[12/06 11:30:32      0s] 
[12/06 11:30:32      0s] Cadence Innovus(TM) Implementation System.
[12/06 11:30:32      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/06 11:30:32      0s] 
[12/06 11:30:32      0s] Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
[12/06 11:30:32      0s] Options:	-no_gui -execute set asictop torus; set datawidth 32 -files asic-par.tcl 
[12/06 11:30:32      0s] Date:		Fri Dec  6 11:30:32 2024
[12/06 11:30:32      0s] Host:		ECEUBUNTU2 (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (18cores*72cpus*Intel(R) Xeon(R) Gold 6154 CPU @ 3.00GHz 25344KB)
[12/06 11:30:32      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[12/06 11:30:32      0s] 
[12/06 11:30:32      0s] License:
[12/06 11:30:32      0s] 		[11:30:32.232276] Configured Lic search path (21.01-s002): 6055@cadpass2.eng.uwaterloo.ca:6055@cadpass1.eng.uwaterloo.ca:7055@cadpass1.eng.uwaterloo.ca:7055@cadpass2.eng.uwaterloo.ca

[12/06 11:30:33      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[12/06 11:30:33      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/06 11:30:45     12s] Reset Parastics called with the command setExtractRCMode -reset**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[12/06 11:30:47     14s] @(#)CDS: Innovus v21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
[12/06 11:30:47     14s] @(#)CDS: NanoRoute 21.17-s075_1 NR230308-2354/21_17-UB (database version 18.20.604) {superthreading v2.17}
[12/06 11:30:47     14s] @(#)CDS: AAE 21.17-s026 (64bit) 03/15/2023 (Linux 3.10.0-693.el7.x86_64)
[12/06 11:30:47     14s] @(#)CDS: CTE 21.17-s025_1 () Mar 14 2023 11:00:06 ( )
[12/06 11:30:47     14s] @(#)CDS: SYNTECH 21.17-s007_1 () Feb 20 2023 06:56:35 ( )
[12/06 11:30:47     14s] @(#)CDS: CPE v21.17-s068
[12/06 11:30:47     14s] @(#)CDS: IQuantus/TQuantus 21.1.1-s939 (64bit) Wed Nov 9 09:34:24 PST 2022 (Linux 3.10.0-693.el7.x86_64)
[12/06 11:30:47     14s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[12/06 11:30:47     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/06 11:30:47     14s] @(#)CDS: RCDB 11.15.0
[12/06 11:30:47     14s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[12/06 11:30:47     14s] @(#)CDS: SystemPlanner-21.17Rel-10251 (21.17) (2023-02-02 17:22:51+0800)
[12/06 11:30:47     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1176749_ECEUBUNTU2_t3rampal_qW8JXQ.

[12/06 11:30:47     14s] Change the soft stacksize limit to 0.2%RAM (770 mbytes). Set global soft_stack_size_limit to change the value.
[12/06 11:30:49     15s] 
[12/06 11:30:49     15s] **INFO:  MMMC transition support version v31-84 
[12/06 11:30:49     15s] 
[12/06 11:30:49     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/06 11:30:49     15s] <CMD> suppressMessage ENCEXT-2799
[12/06 11:30:49     15s] <CMD> getVersion
[12/06 11:30:50     15s] [INFO] Loading PVS  fill procedures
[12/06 11:30:50     15s] **WARN: Tk package not loaded. The PVS fill DRC monitor is disabled.
[12/06 11:30:50     15s] Executing cmd 'set asictop torus; set datawidth 32' ...
[12/06 11:30:50     15s] Sourcing file "asic-par.tcl" ...
[12/06 11:30:50     15s] <CMD> set init_mmmc_file setup-timing.tcl
[12/06 11:30:50     15s] <CMD> set init_verilog asic-post-synth.torus.32.v
[12/06 11:30:50     15s] <CMD> set init_top_cell torus_D_W32
[12/06 11:30:50     15s] <CMD> set init_lef_file {/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef low_swing_rx.lef  low_swing_tx.lef  torus_xbar_1b.lef}
[12/06 11:30:50     15s] <CMD> set init_gnd_net VSS
[12/06 11:30:50     15s] <CMD> set init_pwr_net VDD
[12/06 11:30:50     15s] <CMD> init_design
[12/06 11:30:50     15s] #% Begin Load MMMC data ... (date=12/06 11:30:50, mem=914.7M)
[12/06 11:30:50     15s] #% End Load MMMC data ... (date=12/06 11:30:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=915.7M, current mem=915.7M)
[12/06 11:30:50     15s] 
[12/06 11:30:50     15s] Loading LEF file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef ...
[12/06 11:30:50     16s] Set DBUPerIGU to M2 pitch 400.
[12/06 11:30:50     16s] 
[12/06 11:30:50     16s] Loading LEF file low_swing_rx.lef ...
[12/06 11:30:50     16s] 
[12/06 11:30:50     16s] Loading LEF file low_swing_tx.lef ...
[12/06 11:30:50     16s] 
[12/06 11:30:50     16s] Loading LEF file torus_xbar_1b.lef ...
[12/06 11:30:50     16s] **WARN: (IMPLF-200):	Pin 'wi' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 11:30:50     16s] Type 'man IMPLF-200' for more detail.
[12/06 11:30:50     16s] **WARN: (IMPLF-200):	Pin 'w2e' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 11:30:50     16s] Type 'man IMPLF-200' for more detail.
[12/06 11:30:50     16s] **WARN: (IMPLF-201):	Pin 'eo' in macro 'torus_xbar_1b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 11:30:50     16s] Type 'man IMPLF-201' for more detail.
[12/06 11:30:50     16s] **WARN: (IMPLF-200):	Pin 'pi' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 11:30:50     16s] Type 'man IMPLF-200' for more detail.
[12/06 11:30:50     16s] **WARN: (IMPLF-200):	Pin 'p2e' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 11:30:50     16s] Type 'man IMPLF-200' for more detail.
[12/06 11:30:50     16s] **WARN: (IMPLF-200):	Pin 'p2s' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 11:30:50     16s] Type 'man IMPLF-200' for more detail.
[12/06 11:30:50     16s] **WARN: (IMPLF-201):	Pin 'so' in macro 'torus_xbar_1b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 11:30:50     16s] Type 'man IMPLF-201' for more detail.
[12/06 11:30:50     16s] **WARN: (IMPLF-200):	Pin 'w2s' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 11:30:50     16s] Type 'man IMPLF-200' for more detail.
[12/06 11:30:50     16s] **WARN: (IMPLF-200):	Pin 'ni' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 11:30:50     16s] Type 'man IMPLF-200' for more detail.
[12/06 11:30:50     16s] **WARN: (IMPLF-200):	Pin 'n2s' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 11:30:50     16s] Type 'man IMPLF-200' for more detail.
[12/06 11:30:50     16s] **WARN: (IMPLF-200):	Pin 'i' in macro 'low_swing_tx' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 11:30:50     16s] Type 'man IMPLF-200' for more detail.
[12/06 11:30:50     16s] **WARN: (IMPLF-201):	Pin 'c' in macro 'low_swing_tx' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 11:30:50     16s] Type 'man IMPLF-201' for more detail.
[12/06 11:30:50     16s] **WARN: (IMPLF-201):	Pin 'o' in macro 'low_swing_rx' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 11:30:50     16s] Type 'man IMPLF-201' for more detail.
[12/06 11:30:50     16s] **WARN: (IMPLF-200):	Pin 'i' in macro 'low_swing_rx' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 11:30:50     16s] Type 'man IMPLF-200' for more detail.
[12/06 11:30:50     16s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 11:30:50     16s] Type 'man IMPLF-200' for more detail.
[12/06 11:30:50     16s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[12/06 11:30:50     16s] Loading view definition file from setup-timing.tcl
[12/06 11:30:50     16s] Reading wcl_slow timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib' ...
[12/06 11:30:52     18s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 11:30:52     18s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 11:30:52     18s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 11:30:52     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 11:30:52     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 11:30:52     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 11:30:52     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 11:30:52     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 11:30:52     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 11:30:52     18s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 11:30:53     18s] Read 816 cells in library 'tcbn65gpluswc' 
[12/06 11:30:53     18s] Reading wcl_slow timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib' ...
[12/06 11:30:53     18s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 176)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 184)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 271)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 279)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 459)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 467)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 554)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 562)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 649)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 657)
Read 1 cells in library 'torus_xbar_1b_wc' 
[12/06 11:30:53     18s] Reading wcl_slow timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_rx_wc.lib' ...
[12/06 11:30:53     18s] Read 1 cells in library 'low_swing_rx_wc' 
[12/06 11:30:53     18s] Reading wcl_slow timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_tx_wc.lib' ...
[12/06 11:30:53     18s] Read 1 cells in library 'low_swing_tx_wc' 
[12/06 11:30:53     18s] Ending "PreSetAnalysisView" (total cpu=0:00:02.7, real=0:00:03.0, peak res=1108.0M, current mem=953.7M)
[12/06 11:30:53     18s] *** End library_loading (cpu=0.04min, real=0.05min, mem=100.5M, fe_cpu=0.31min, fe_real=0.35min, fe_mem=1060.6M) ***
[12/06 11:30:53     18s] #% Begin Load netlist data ... (date=12/06 11:30:53, mem=953.7M)
[12/06 11:30:53     18s] *** Begin netlist parsing (mem=1060.6M) ***
[12/06 11:30:53     18s] Created 819 new cells from 4 timing libraries.
[12/06 11:30:53     18s] Reading netlist ...
[12/06 11:30:53     18s] Backslashed names will retain backslash and a trailing blank character.
[12/06 11:30:53     18s] Reading verilog netlist 'asic-post-synth.torus.32.v'
[12/06 11:30:53     18s] 
[12/06 11:30:53     18s] *** Memory Usage v#1 (Current mem = 1060.586M, initial mem = 486.906M) ***
[12/06 11:30:53     18s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1060.6M) ***
[12/06 11:30:53     18s] #% End Load netlist data ... (date=12/06 11:30:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=994.3M, current mem=994.3M)
[12/06 11:30:53     18s] Set top cell to torus_D_W32.
[12/06 11:30:53     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 11:30:53     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL3' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 11:30:53     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 11:30:53     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL10' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 11:30:53     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 11:30:53     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 11:30:53     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 11:30:53     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 11:30:53     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D0' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 11:30:53     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 11:30:53     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 11:30:53     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 11:30:53     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D0' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 11:30:53     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 11:30:53     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 11:30:53     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 11:30:53     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D0' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 11:30:53     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XNR4D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 11:30:53     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XNR4D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 11:30:53     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XNR4D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/06 11:30:53     19s] Message <TECHLIB-606> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/06 11:30:53     19s] Hooked 819 DB cells to tlib cells.
[12/06 11:30:53     19s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1022.2M, current mem=1022.2M)
[12/06 11:30:53     19s] Starting recursive module instantiation check.
[12/06 11:30:53     19s] No recursion found.
[12/06 11:30:53     19s] Building hierarchical netlist for Cell torus_D_W32 ...
[12/06 11:30:53     19s] *** Netlist is unique.
[12/06 11:30:53     19s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[12/06 11:30:53     19s] ** info: there are 923 modules.
[12/06 11:30:53     19s] ** info: there are 8829 stdCell insts.
[12/06 11:30:53     19s] ** info: there are 3039 multi-height stdCell insts (3 stdCells)
[12/06 11:30:53     19s] 
[12/06 11:30:53     19s] *** Memory Usage v#1 (Current mem = 1119.969M, initial mem = 486.906M) ***
[12/06 11:30:53     19s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/06 11:30:53     19s] Type 'man IMPFP-3961' for more detail.
[12/06 11:30:53     19s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/06 11:30:53     19s] Type 'man IMPFP-3961' for more detail.
[12/06 11:30:53     19s] Start create_tracks
[12/06 11:30:53     19s] Extraction setup Started 
[12/06 11:30:53     19s] 
[12/06 11:30:53     19s] Trim Metal Layers:
[12/06 11:30:53     19s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/06 11:30:53     19s] Reading Capacitance Table File /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable ...
[12/06 11:30:53     19s] Importing multi-corner RC tables ... 
[12/06 11:30:53     19s] Summary of Active RC-Corners : 
[12/06 11:30:53     19s]  
[12/06 11:30:53     19s]  Analysis View: view_functional_wcl_slow
[12/06 11:30:53     19s]     RC-Corner Name        : rc_corner
[12/06 11:30:53     19s]     RC-Corner Index       : 0
[12/06 11:30:53     19s]     RC-Corner Temperature : 25 Celsius
[12/06 11:30:53     19s]     RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
[12/06 11:30:53     19s]     RC-Corner PreRoute Res Factor         : 1
[12/06 11:30:53     19s]     RC-Corner PreRoute Cap Factor         : 1
[12/06 11:30:53     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/06 11:30:53     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/06 11:30:53     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/06 11:30:53     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/06 11:30:53     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/06 11:30:53     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/06 11:30:53     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/06 11:30:53     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/06 11:30:53     19s]  
[12/06 11:30:53     19s]  Analysis View: view_functional_wcl_fast
[12/06 11:30:53     19s]     RC-Corner Name        : rc_corner
[12/06 11:30:53     19s]     RC-Corner Index       : 0
[12/06 11:30:53     19s]     RC-Corner Temperature : 25 Celsius
[12/06 11:30:53     19s]     RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
[12/06 11:30:53     19s]     RC-Corner PreRoute Res Factor         : 1
[12/06 11:30:53     19s]     RC-Corner PreRoute Cap Factor         : 1
[12/06 11:30:53     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/06 11:30:53     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/06 11:30:53     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/06 11:30:53     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/06 11:30:53     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/06 11:30:53     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/06 11:30:53     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/06 11:30:53     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/06 11:30:53     19s]  
[12/06 11:30:53     19s]  Analysis View: view_functional_wcl_typical
[12/06 11:30:53     19s]     RC-Corner Name        : rc_corner
[12/06 11:30:53     19s]     RC-Corner Index       : 0
[12/06 11:30:53     19s]     RC-Corner Temperature : 25 Celsius
[12/06 11:30:53     19s]     RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
[12/06 11:30:53     19s]     RC-Corner PreRoute Res Factor         : 1
[12/06 11:30:53     19s]     RC-Corner PreRoute Cap Factor         : 1
[12/06 11:30:53     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/06 11:30:53     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/06 11:30:53     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/06 11:30:53     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/06 11:30:53     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/06 11:30:53     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/06 11:30:53     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/06 11:30:53     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/06 11:30:53     19s] 
[12/06 11:30:53     19s] Trim Metal Layers:
[12/06 11:30:53     19s] LayerId::1 widthSet size::4
[12/06 11:30:53     19s] LayerId::2 widthSet size::4
[12/06 11:30:53     19s] LayerId::3 widthSet size::4
[12/06 11:30:53     19s] LayerId::4 widthSet size::4
[12/06 11:30:53     19s] LayerId::5 widthSet size::4
[12/06 11:30:53     19s] LayerId::6 widthSet size::4
[12/06 11:30:53     19s] LayerId::7 widthSet size::4
[12/06 11:30:53     19s] LayerId::8 widthSet size::4
[12/06 11:30:53     19s] LayerId::9 widthSet size::4
[12/06 11:30:53     19s] LayerId::10 widthSet size::2
[12/06 11:30:53     19s] Updating RC grid for preRoute extraction ...
[12/06 11:30:53     19s] eee: pegSigSF::1.070000
[12/06 11:30:53     19s] Initializing multi-corner capacitance tables ... 
[12/06 11:30:53     19s] Initializing multi-corner resistance tables ...
[12/06 11:30:53     19s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:30:53     19s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:30:53     19s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:30:53     19s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:30:53     19s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:30:53     19s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:30:53     19s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:30:53     19s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:30:53     19s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:30:53     19s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:30:53     19s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 11:30:53     19s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.693800 newSi=0.000000 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/06 11:30:53     19s] *Info: initialize multi-corner CTS.
[12/06 11:30:53     19s] Reading wcl_fast timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib' ...
[12/06 11:30:56     22s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 11:30:56     22s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 11:30:56     22s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 11:30:56     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 11:30:56     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 11:30:56     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 11:30:56     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 11:30:56     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 11:30:56     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 11:30:56     22s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 11:30:56     22s] Read 816 cells in library 'tcbn65gplusbc' 
[12/06 11:30:56     22s] Reading wcl_fast timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_rx_bc.lib' ...
[12/06 11:30:56     22s] Read 1 cells in library 'low_swing_rx_bc' 
[12/06 11:30:56     22s] Reading wcl_fast timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_tx_bc.lib' ...
[12/06 11:30:56     22s] Read 1 cells in library 'low_swing_tx_bc' 
[12/06 11:30:56     22s] Reading wcl_fast timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib' ...
[12/06 11:30:56     22s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 176)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 184)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 271)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 279)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 459)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 467)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 554)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 562)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 649)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 657)
Read 1 cells in library 'torus_xbar_1b_bc' 
[12/06 11:30:56     22s] Reading wcl_typical timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplustc.lib' ...
[12/06 11:30:59     24s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/06 11:30:59     25s] Read 816 cells in library 'tcbn65gplustc' 
[12/06 11:30:59     25s] Reading wcl_typical timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_tc.lib' ...
[12/06 11:30:59     25s] Message <TECHLIB-1171> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/06 11:30:59     25s] Read 1 cells in library 'torus_xbar_1b_tc' 
[12/06 11:30:59     25s] Reading wcl_typical timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_rx_tc.lib' ...
[12/06 11:30:59     25s] Read 1 cells in library 'low_swing_rx_tc' 
[12/06 11:30:59     25s] Reading wcl_typical timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_tx_tc.lib' ...
[12/06 11:30:59     25s] Read 1 cells in library 'low_swing_tx_tc' 
[12/06 11:30:59     25s] Ending "SetAnalysisView" (total cpu=0:00:05.9, real=0:00:06.0, peak res=1332.4M, current mem=1097.9M)
[12/06 11:30:59     25s] Reading timing constraints file 'constraints.sdc' ...
[12/06 11:30:59     25s] Current (total cpu=0:00:25.7, real=0:00:27.0, peak res=1471.6M, current mem=1471.6M)
[12/06 11:30:59     25s] INFO (CTE): Constraints read successfully.
[12/06 11:30:59     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1479.1M, current mem=1479.1M)
[12/06 11:30:59     25s] Current (total cpu=0:00:25.8, real=0:00:27.0, peak res=1479.1M, current mem=1479.1M)
[12/06 11:30:59     25s] Reading timing constraints file 'constraints.sdc' ...
[12/06 11:30:59     25s] Current (total cpu=0:00:25.8, real=0:00:27.0, peak res=1479.1M, current mem=1479.1M)
[12/06 11:30:59     25s] INFO (CTE): Constraints read successfully.
[12/06 11:30:59     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1479.4M, current mem=1479.4M)
[12/06 11:30:59     25s] Current (total cpu=0:00:25.8, real=0:00:27.0, peak res=1479.4M, current mem=1479.4M)
[12/06 11:30:59     25s] Reading timing constraints file 'constraints.sdc' ...
[12/06 11:31:00     25s] Current (total cpu=0:00:25.8, real=0:00:28.0, peak res=1479.4M, current mem=1479.4M)
[12/06 11:31:00     25s] INFO (CTE): Constraints read successfully.
[12/06 11:31:00     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1479.7M, current mem=1479.7M)
[12/06 11:31:00     25s] Current (total cpu=0:00:25.9, real=0:00:28.0, peak res=1479.7M, current mem=1479.7M)
[12/06 11:31:00     25s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/06 11:31:00     25s] 
[12/06 11:31:00     25s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/06 11:31:00     25s] Summary for sequential cells identification: 
[12/06 11:31:00     25s]   Identified SBFF number: 199
[12/06 11:31:00     25s]   Identified MBFF number: 0
[12/06 11:31:00     25s]   Identified SB Latch number: 0
[12/06 11:31:00     25s]   Identified MB Latch number: 0
[12/06 11:31:00     25s]   Not identified SBFF number: 0
[12/06 11:31:00     25s]   Not identified MBFF number: 0
[12/06 11:31:00     25s]   Not identified SB Latch number: 0
[12/06 11:31:00     25s]   Not identified MB Latch number: 0
[12/06 11:31:00     25s]   Number of sequential cells which are not FFs: 104
[12/06 11:31:00     25s] Total number of combinational cells: 485
[12/06 11:31:00     25s] Total number of sequential cells: 303
[12/06 11:31:00     25s] Total number of tristate cells: 12
[12/06 11:31:00     25s] Total number of level shifter cells: 0
[12/06 11:31:00     25s] Total number of power gating cells: 0
[12/06 11:31:00     25s] Total number of isolation cells: 0
[12/06 11:31:00     25s] Total number of power switch cells: 0
[12/06 11:31:00     25s] Total number of pulse generator cells: 0
[12/06 11:31:00     25s] Total number of always on buffers: 0
[12/06 11:31:00     25s] Total number of retention cells: 0
[12/06 11:31:00     25s] Total number of physical cells: 19
[12/06 11:31:00     25s] List of usable buffers: BUFFD2 BUFFD12 BUFFD16 BUFFD4 BUFFD6 BUFFD8 CKBD1 CKBD2 CKBD4 low_swing_rx
[12/06 11:31:00     25s] Total number of usable buffers: 10
[12/06 11:31:00     25s] List of unusable buffers: BUFFD20 GBUFFD1 GBUFFD2 GBUFFD4 GBUFFD8
[12/06 11:31:00     25s] Total number of unusable buffers: 5
[12/06 11:31:00     25s] List of usable inverters: CKND1 CKND0 CKND2 CKND12 CKND16 CKND3 CKND4 CKND6 CKND8 INVD1 INVD0 INVD2 INVD12 INVD16 INVD3 INVD4 INVD6 INVD8
[12/06 11:31:00     25s] Total number of usable inverters: 18
[12/06 11:31:00     25s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[12/06 11:31:00     25s] Total number of unusable inverters: 9
[12/06 11:31:00     25s] List of identified usable delay cells: BUFFD1 BUFFD0 BUFFD3 CKBD0 CKBD12 CKBD16 CKBD3 CKBD6 CKBD8 DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[12/06 11:31:00     25s] Total number of identified usable delay cells: 18
[12/06 11:31:00     25s] List of identified unusable delay cells: BUFFD24 CKBD20 CKBD24 GBUFFD3
[12/06 11:31:00     25s] Total number of identified unusable delay cells: 4
[12/06 11:31:00     25s] 
[12/06 11:31:00     25s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/06 11:31:00     25s] 
[12/06 11:31:00     25s] TimeStamp Deleting Cell Server Begin ...
[12/06 11:31:00     25s] 
[12/06 11:31:00     25s] TimeStamp Deleting Cell Server End ...
[12/06 11:31:00     25s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1510.1M, current mem=1510.0M)
[12/06 11:31:00     25s] 
[12/06 11:31:00     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/06 11:31:00     25s] Summary for sequential cells identification: 
[12/06 11:31:00     25s]   Identified SBFF number: 199
[12/06 11:31:00     25s]   Identified MBFF number: 0
[12/06 11:31:00     25s]   Identified SB Latch number: 0
[12/06 11:31:00     25s]   Identified MB Latch number: 0
[12/06 11:31:00     25s]   Not identified SBFF number: 0
[12/06 11:31:00     25s]   Not identified MBFF number: 0
[12/06 11:31:00     25s]   Not identified SB Latch number: 0
[12/06 11:31:00     25s]   Not identified MB Latch number: 0
[12/06 11:31:00     25s]   Number of sequential cells which are not FFs: 104
[12/06 11:31:00     26s]  Visiting view : view_functional_wcl_slow
[12/06 11:31:00     26s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 11:31:00     26s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 11:31:00     26s]  Visiting view : view_functional_wcl_fast
[12/06 11:31:00     26s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/06 11:31:00     26s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/06 11:31:00     26s]  Visiting view : view_functional_wcl_typical
[12/06 11:31:00     26s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/06 11:31:00     26s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/06 11:31:00     26s]  Visiting view : view_functional_wcl_slow
[12/06 11:31:00     26s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 11:31:00     26s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 11:31:00     26s]  Visiting view : view_functional_wcl_fast
[12/06 11:31:00     26s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/06 11:31:00     26s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/06 11:31:00     26s]  Visiting view : view_functional_wcl_typical
[12/06 11:31:00     26s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/06 11:31:00     26s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/06 11:31:00     26s] TLC MultiMap info (StdDelay):
[12/06 11:31:00     26s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 7.2ps
[12/06 11:31:00     26s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 9.2ps
[12/06 11:31:00     26s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 5.3ps
[12/06 11:31:00     26s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 6.9ps
[12/06 11:31:00     26s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/06 11:31:00     26s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/06 11:31:00     26s]  Setting StdDelay to: 13.6ps
[12/06 11:31:00     26s] 
[12/06 11:31:00     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/06 11:31:00     26s] 
[12/06 11:31:00     26s] TimeStamp Deleting Cell Server Begin ...
[12/06 11:31:00     26s] 
[12/06 11:31:00     26s] TimeStamp Deleting Cell Server End ...
[12/06 11:31:00     26s] 
[12/06 11:31:00     26s] *** Summary of all messages that are not suppressed in this session:
[12/06 11:31:00     26s] Severity  ID               Count  Summary                                  
[12/06 11:31:00     26s] WARNING   IMPLF-200           11  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/06 11:31:00     26s] WARNING   IMPLF-201            4  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/06 11:31:00     26s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/06 11:31:00     26s] WARNING   TECHLIB-302         30  No function defined for cell '%s'. The c...
[12/06 11:31:00     26s] WARNING   TECHLIB-606       3276  An inconsistency was found during interp...
[12/06 11:31:00     26s] ERROR     TECHLIB-1171        30  The attribute '%s' of group '%s' has one...
[12/06 11:31:00     26s] *** Message Summary: 3323 warning(s), 30 error(s)
[12/06 11:31:00     26s] 
[12/06 11:31:00     26s] <CMD> floorPlan -d 1500 1500 2 2 2 2
[12/06 11:31:00     26s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/06 11:31:00     26s] Type 'man IMPFP-3961' for more detail.
[12/06 11:31:00     26s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/06 11:31:00     26s] Type 'man IMPFP-3961' for more detail.
[12/06 11:31:00     26s] Start create_tracks
[12/06 11:31:00     26s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/06 11:31:00     26s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[12/06 11:31:00     26s] 6366 new pwr-pin connections were made to global net 'VDD'.
[12/06 11:31:00     26s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[12/06 11:31:00     26s] 5790 new gnd-pin connections were made to global net 'VSS'.
[12/06 11:31:00     26s] <CMD> globalNetConnect VDD -type pgpin -pin vdd -inst * -verbose
[12/06 11:31:00     26s] 2463 new pwr-pin connections were made to global net 'VDD'.
[12/06 11:31:00     26s] <CMD> globalNetConnect VSS -type pgpin -pin vss -inst * -verbose
[12/06 11:31:00     26s] 3039 new gnd-pin connections were made to global net 'VSS'.
[12/06 11:31:00     26s] <CMD> sroute -nets {VDD VSS}
[12/06 11:31:00     26s] #% Begin sroute (date=12/06 11:31:00, mem=1514.6M)
[12/06 11:31:00     26s] 
[12/06 11:31:00     26s] viaInitial starts at Fri Dec  6 11:31:00 2024
viaInitial ends at Fri Dec  6 11:31:00 2024
*** Begin SPECIAL ROUTE on Fri Dec  6 11:31:00 2024 ***
[12/06 11:31:00     26s] SPECIAL ROUTE ran on directory: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell
[12/06 11:31:00     26s] SPECIAL ROUTE ran on machine: ECEUBUNTU2 (Linux 4.18.0-553.27.1.el8_10.x86_64 Xeon 3.00Ghz)
[12/06 11:31:00     26s] 
[12/06 11:31:00     26s] Begin option processing ...
[12/06 11:31:00     26s] srouteConnectPowerBump set to false
[12/06 11:31:00     26s] routeSelectNet set to "VDD VSS"
[12/06 11:31:00     26s] routeSpecial set to true
[12/06 11:31:00     26s] srouteConnectConverterPin set to false
[12/06 11:31:00     26s] srouteFollowCorePinEnd set to 3
[12/06 11:31:00     26s] srouteJogControl set to "preferWithChanges differentLayer"
[12/06 11:31:00     26s] sroutePadPinAllPorts set to true
[12/06 11:31:00     26s] sroutePreserveExistingRoutes set to true
[12/06 11:31:00     26s] srouteRoutePowerBarPortOnBothDir set to true
[12/06 11:31:00     26s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2939.00 megs.
[12/06 11:31:00     26s] 
[12/06 11:31:00     26s] Reading DB technology information...
[12/06 11:31:00     26s] Finished reading DB technology information.
[12/06 11:31:00     26s] Reading floorplan and netlist information...
[12/06 11:31:00     26s] Finished reading floorplan and netlist information.
[12/06 11:31:00     26s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[12/06 11:31:00     26s] Read in 21 layers, 10 routing layers, 1 overlap layer
[12/06 11:31:00     26s] Read in 858 macros, 47 used
[12/06 11:31:00     26s] Read in 47 components
[12/06 11:31:00     26s]   47 core components: 47 unplaced, 0 placed, 0 fixed
[12/06 11:31:00     26s] Read in 36 logical pins
[12/06 11:31:00     26s] Read in 36 nets
[12/06 11:31:00     26s] Read in 2 special nets
[12/06 11:31:00     26s] Read in 94 terminals
[12/06 11:31:00     26s] 2 nets selected.
[12/06 11:31:00     26s] 
[12/06 11:31:00     26s] Begin power routing ...
[12/06 11:31:00     26s] #create default rule from bind_ndr_rule rule=0x7f9a94144740 0x7f9a8892a018
[12/06 11:31:00     26s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/06 11:31:00     26s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/06 11:31:00     26s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/06 11:31:00     26s] Type 'man IMPSR-1256' for more detail.
[12/06 11:31:00     26s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/06 11:31:00     26s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/06 11:31:00     26s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/06 11:31:00     26s] Type 'man IMPSR-1256' for more detail.
[12/06 11:31:00     26s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/06 11:31:00     26s] CPU time for VDD FollowPin 0 seconds
[12/06 11:31:00     26s] CPU time for VSS FollowPin 0 seconds
[12/06 11:31:00     26s]   Number of IO ports routed: 0
[12/06 11:31:00     26s]   Number of Block ports routed: 0
[12/06 11:31:00     26s]   Number of Stripe ports routed: 0
[12/06 11:31:00     26s]   Number of Core ports routed: 0  open: 1664
[12/06 11:31:00     26s]   Number of Pad ports routed: 0
[12/06 11:31:00     26s]   Number of Power Bump ports routed: 0
[12/06 11:31:00     26s]   Number of Followpin connections: 832
[12/06 11:31:00     26s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2960.00 megs.
[12/06 11:31:00     26s] 
[12/06 11:31:00     26s] 
[12/06 11:31:00     26s] 
[12/06 11:31:00     26s]  Begin updating DB with routing results ...
[12/06 11:31:00     26s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/06 11:31:00     26s] Pin and blockage extraction finished
[12/06 11:31:00     26s] 
[12/06 11:31:00     26s] sroute created 832 wires.
[12/06 11:31:00     26s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/06 11:31:00     26s] +--------+----------------+----------------+
[12/06 11:31:00     26s] |  Layer |     Created    |     Deleted    |
[12/06 11:31:00     26s] +--------+----------------+----------------+
[12/06 11:31:00     26s] |   M1   |       832      |       NA       |
[12/06 11:31:00     26s] +--------+----------------+----------------+
[12/06 11:31:00     26s] #% End sroute (date=12/06 11:31:00, total cpu=0:00:00.4, real=0:00:00.0, peak res=1553.0M, current mem=1535.7M)
[12/06 11:31:00     26s] <CMD> addRing -nets {VDD VSS} -width 0.6 -spacing 0.5 -layer {top 6 bottom 6 left 5 right 5}
[12/06 11:31:00     26s] #% Begin addRing (date=12/06 11:31:00, mem=1535.7M)
[12/06 11:31:00     26s] 
[12/06 11:31:00     26s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
[12/06 11:31:00     26s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[12/06 11:31:00     26s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[12/06 11:31:00     26s] Type 'man IMPPP-4051' for more detail.
[12/06 11:31:00     26s] #% End addRing (date=12/06 11:31:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1536.3M, current mem=1536.3M)
[12/06 11:31:00     26s] <CMD> addStripe -nets {VSS VDD} -layer 5 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
[12/06 11:31:00     26s] #% Begin addStripe (date=12/06 11:31:00, mem=1536.3M)
[12/06 11:31:00     26s] 
[12/06 11:31:00     26s] Initialize fgc environment(mem: 1606.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
[12/06 11:31:00     26s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
[12/06 11:31:00     26s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
[12/06 11:31:00     26s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
[12/06 11:31:00     26s] Starting stripe generation ...
[12/06 11:31:00     26s] Non-Default Mode Option Settings :
[12/06 11:31:00     26s]   NONE
[12/06 11:31:00     26s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/06 11:31:00     26s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/06 11:31:00     26s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
[12/06 11:31:00     26s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
[12/06 11:31:00     26s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
[12/06 11:31:00     26s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
[12/06 11:31:00     26s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
[12/06 11:31:00     26s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
[12/06 11:31:00     26s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
[12/06 11:31:00     26s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
[12/06 11:31:00     26s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
[12/06 11:31:00     26s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
[12/06 11:31:00     26s] Stripe generation is complete.
[12/06 11:31:00     26s] vias are now being generated.
[12/06 11:31:30     56s] addStripe created 600 wires.
[12/06 11:31:30     56s] ViaGen created 995072 vias, deleted 0 via to avoid violation.
[12/06 11:31:30     56s] +--------+----------------+----------------+
[12/06 11:31:30     56s] |  Layer |     Created    |     Deleted    |
[12/06 11:31:30     56s] +--------+----------------+----------------+
[12/06 11:31:30     56s] |  VIA1  |     248768     |        0       |
[12/06 11:31:30     56s] |  VIA2  |     248768     |        0       |
[12/06 11:31:30     56s] |  VIA3  |     248768     |        0       |
[12/06 11:31:30     56s] |  VIA4  |     248768     |        0       |
[12/06 11:31:30     56s] |   M5   |       600      |       NA       |
[12/06 11:31:30     56s] +--------+----------------+----------------+
[12/06 11:31:30     56s] #% End addStripe (date=12/06 11:31:30, total cpu=0:00:30.2, real=0:00:30.0, peak res=1728.1M, current mem=1715.2M)
[12/06 11:31:30     56s] <CMD> addStripe -nets {VSS VDD} -layer 6 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
[12/06 11:31:30     56s] #% Begin addStripe (date=12/06 11:31:30, mem=1715.2M)
[12/06 11:31:30     56s] 
[12/06 11:31:30     56s] Initialize fgc environment(mem: 1781.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1781.9M)
[12/06 11:31:30     56s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1781.9M)
[12/06 11:31:31     56s] Loading wires (cpu: 0:00:00.0, real: 0:00:01.0, peak mem: 1781.9M)
[12/06 11:31:32     58s] Loading via instances (cpu: 0:00:01.3, real: 0:00:01.0, peak mem: 2093.9M)
[12/06 11:31:32     58s] Starting stripe generation ...
[12/06 11:31:32     58s] Non-Default Mode Option Settings :
[12/06 11:31:32     58s]   NONE
[12/06 11:31:32     58s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/06 11:31:32     58s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/06 11:31:32     58s] Completing 10% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2093.9M)
[12/06 11:31:32     58s] Completing 20% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2093.9M)
[12/06 11:31:32     58s] Completing 30% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2094.9M)
[12/06 11:31:32     58s] Completing 40% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2094.9M)
[12/06 11:31:32     58s] Completing 50% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2094.9M)
[12/06 11:31:32     58s] Completing 60% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2094.9M)
[12/06 11:31:32     58s] Completing 70% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2094.9M)
[12/06 11:31:32     58s] Completing 80% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2094.9M)
[12/06 11:31:32     58s] Completing 90% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2094.9M)
[12/06 11:31:33     58s] Completing 100% stripe generation(cpu: 0:00:00.1, real: 0:00:01.0, peak mem: 2094.9M)
[12/06 11:31:33     58s] Stripe generation is complete.
[12/06 11:31:33     58s] vias are now being generated.
[12/06 11:31:33     58s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 10.84) (1498.00, 10.90).
[12/06 11:31:33     58s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 25.50) (1498.00, 25.57).
[12/06 11:31:33     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 50.50) (1498.00, 50.76).
[12/06 11:31:33     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 75.64) (1498.00, 75.90).
[12/06 11:31:33     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 100.83) (1498.00, 100.90).
[12/06 11:31:33     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 115.50) (1498.00, 115.57).
[12/06 11:31:33     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 140.50) (1498.00, 140.76).
[12/06 11:31:33     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 165.63) (1498.00, 165.90).
[12/06 11:31:33     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 190.84) (1498.00, 190.90).
[12/06 11:31:33     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 205.50) (1498.00, 205.57).
[12/06 11:31:34     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 230.50) (1498.00, 230.76).
[12/06 11:31:34     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 255.63) (1498.00, 255.90).
[12/06 11:31:34     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 280.83) (1498.00, 280.90).
[12/06 11:31:34     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 295.50) (1498.00, 295.57).
[12/06 11:31:34     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 320.50) (1498.00, 320.77).
[12/06 11:31:34     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 345.64) (1498.00, 345.90).
[12/06 11:31:34     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 370.83) (1498.00, 370.90).
[12/06 11:31:34     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 385.50) (1498.00, 385.57).
[12/06 11:31:34     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 410.50) (1498.00, 410.77).
[12/06 11:31:35     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 435.64) (1498.00, 435.90).
[12/06 11:31:35     60s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[12/06 11:31:35     60s] To increase the message display limit, refer to the product command reference manual.
[12/06 11:31:48     74s] addStripe created 600 wires.
[12/06 11:31:48     74s] ViaGen created 178802 vias, deleted 0 via to avoid violation.
[12/06 11:31:48     74s] +--------+----------------+----------------+
[12/06 11:31:48     74s] |  Layer |     Created    |     Deleted    |
[12/06 11:31:48     74s] +--------+----------------+----------------+
[12/06 11:31:48     74s] |  VIA5  |     178802     |        0       |
[12/06 11:31:48     74s] |   M6   |       600      |       NA       |
[12/06 11:31:48     74s] +--------+----------------+----------------+
[12/06 11:31:48     74s] #% End addStripe (date=12/06 11:31:48, total cpu=0:00:17.5, real=0:00:18.0, peak res=2060.7M, current mem=1889.4M)
[12/06 11:31:48     74s] <CMD> createInstGroup poly0_0_sw
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_sw {ys[0].xs[0].torus_switch_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly0_0_cli
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_cli {ys[0].xs[0].client_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly0_0_rx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[0].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[1].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[2].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[3].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[4].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[5].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[6].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[7].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[8].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[9].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[10].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[11].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[12].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[13].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[14].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[15].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[16].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[17].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[18].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[19].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[20].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[21].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[22].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[23].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[24].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[25].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[26].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[27].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[28].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[29].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[30].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[31].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[32].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[33].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[34].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[35].west_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly0_0_tx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[0].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[1].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[2].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[3].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[4].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[5].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[6].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[7].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[8].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[9].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[10].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[11].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[12].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[13].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[14].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[15].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[16].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[17].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[18].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[19].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[20].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[21].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[22].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[23].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[24].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[25].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[26].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[27].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[28].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[29].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[30].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[31].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[32].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[33].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[34].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[35].east_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly0_0_rx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[0].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[1].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[2].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[3].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[4].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[5].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[6].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[7].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[8].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[9].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[10].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[11].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[12].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[13].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[14].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[15].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[16].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[17].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[18].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[19].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[20].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[21].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[22].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[23].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[24].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[25].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[26].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[27].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[28].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[29].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[30].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[31].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[32].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[33].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[34].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[35].north_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly0_0_tx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[0].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[1].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[2].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[3].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[4].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[5].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[6].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[7].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[8].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[9].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[10].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[11].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[12].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[13].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[14].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[15].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[16].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[17].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[18].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[19].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[20].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[21].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[22].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[23].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[24].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[25].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[26].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[27].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[28].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[29].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[30].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[31].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[32].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[33].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[34].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[35].south_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly0_1_sw
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_sw {ys[1].xs[0].torus_switch_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly0_1_cli
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_cli {ys[1].xs[0].client_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly0_1_rx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[0].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[1].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[2].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[3].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[4].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[5].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[6].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[7].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[8].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[9].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[10].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[11].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[12].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[13].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[14].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[15].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[16].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[17].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[18].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[19].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[20].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[21].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[22].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[23].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[24].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[25].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[26].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[27].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[28].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[29].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[30].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[31].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[32].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[33].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[34].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[35].west_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly0_1_tx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[0].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[1].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[2].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[3].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[4].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[5].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[6].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[7].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[8].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[9].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[10].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[11].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[12].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[13].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[14].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[15].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[16].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[17].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[18].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[19].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[20].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[21].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[22].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[23].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[24].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[25].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[26].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[27].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[28].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[29].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[30].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[31].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[32].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[33].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[34].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[35].east_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly0_1_rx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[0].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[1].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[2].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[3].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[4].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[5].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[6].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[7].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[8].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[9].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[10].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[11].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[12].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[13].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[14].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[15].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[16].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[17].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[18].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[19].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[20].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[21].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[22].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[23].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[24].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[25].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[26].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[27].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[28].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[29].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[30].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[31].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[32].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[33].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[34].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[35].north_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly0_1_tx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[0].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[1].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[2].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[3].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[4].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[5].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[6].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[7].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[8].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[9].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[10].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[11].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[12].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[13].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[14].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[15].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[16].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[17].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[18].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[19].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[20].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[21].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[22].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[23].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[24].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[25].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[26].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[27].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[28].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[29].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[30].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[31].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[32].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[33].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[34].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[35].south_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly0_2_sw
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_sw {ys[2].xs[0].torus_switch_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly0_2_cli
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_cli {ys[2].xs[0].client_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly0_2_rx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[0].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[1].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[2].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[3].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[4].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[5].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[6].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[7].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[8].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[9].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[10].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[11].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[12].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[13].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[14].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[15].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[16].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[17].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[18].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[19].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[20].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[21].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[22].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[23].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[24].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[25].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[26].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[27].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[28].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[29].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[30].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[31].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[32].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[33].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[34].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[35].west_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly0_2_tx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[0].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[1].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[2].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[3].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[4].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[5].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[6].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[7].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[8].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[9].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[10].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[11].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[12].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[13].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[14].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[15].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[16].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[17].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[18].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[19].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[20].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[21].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[22].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[23].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[24].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[25].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[26].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[27].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[28].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[29].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[30].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[31].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[32].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[33].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[34].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[35].east_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly0_2_rx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[0].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[1].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[2].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[3].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[4].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[5].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[6].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[7].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[8].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[9].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[10].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[11].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[12].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[13].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[14].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[15].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[16].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[17].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[18].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[19].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[20].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[21].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[22].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[23].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[24].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[25].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[26].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[27].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[28].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[29].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[30].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[31].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[32].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[33].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[34].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[35].north_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly0_2_tx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[0].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[1].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[2].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[3].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[4].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[5].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[6].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[7].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[8].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[9].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[10].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[11].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[12].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[13].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[14].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[15].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[16].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[17].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[18].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[19].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[20].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[21].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[22].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[23].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[24].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[25].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[26].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[27].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[28].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[29].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[30].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[31].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[32].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[33].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[34].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[35].south_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly0_3_sw
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_sw {ys[3].xs[0].torus_switch_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly0_3_cli
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_cli {ys[3].xs[0].client_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly0_3_rx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[0].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[1].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[2].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[3].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[4].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[5].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[6].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[7].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[8].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[9].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[10].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[11].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[12].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[13].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[14].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[15].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[16].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[17].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[18].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[19].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[20].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[21].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[22].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[23].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[24].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[25].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[26].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[27].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[28].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[29].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[30].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[31].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[32].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[33].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[34].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[35].west_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly0_3_tx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[0].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[1].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[2].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[3].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[4].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[5].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[6].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[7].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[8].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[9].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[10].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[11].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[12].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[13].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[14].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[15].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[16].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[17].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[18].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[19].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[20].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[21].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[22].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[23].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[24].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[25].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[26].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[27].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[28].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[29].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[30].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[31].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[32].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[33].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[34].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[35].east_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly0_3_rx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[0].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[1].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[2].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[3].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[4].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[5].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[6].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[7].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[8].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[9].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[10].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[11].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[12].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[13].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[14].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[15].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[16].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[17].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[18].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[19].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[20].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[21].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[22].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[23].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[24].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[25].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[26].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[27].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[28].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[29].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[30].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[31].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[32].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[33].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[34].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[35].north_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly0_3_tx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[0].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[1].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[2].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[3].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[4].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[5].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[6].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[7].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[8].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[9].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[10].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[11].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[12].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[13].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[14].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[15].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[16].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[17].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[18].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[19].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[20].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[21].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[22].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[23].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[24].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[25].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[26].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[27].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[28].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[29].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[30].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[31].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[32].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[33].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[34].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[35].south_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly1_0_sw
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_sw {ys[0].xs[1].torus_switch_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly1_0_cli
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_cli {ys[0].xs[1].client_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly1_0_rx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[0].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[1].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[2].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[3].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[4].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[5].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[6].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[7].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[8].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[9].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[10].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[11].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[12].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[13].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[14].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[15].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[16].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[17].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[18].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[19].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[20].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[21].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[22].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[23].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[24].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[25].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[26].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[27].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[28].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[29].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[30].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[31].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[32].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[33].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[34].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[35].west_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly1_0_tx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[0].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[1].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[2].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[3].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[4].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[5].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[6].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[7].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[8].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[9].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[10].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[11].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[12].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[13].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[14].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[15].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[16].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[17].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[18].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[19].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[20].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[21].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[22].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[23].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[24].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[25].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[26].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[27].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[28].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[29].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[30].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[31].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[32].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[33].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[34].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[35].east_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly1_0_rx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[0].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[1].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[2].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[3].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[4].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[5].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[6].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[7].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[8].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[9].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[10].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[11].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[12].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[13].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[14].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[15].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[16].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[17].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[18].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[19].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[20].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[21].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[22].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[23].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[24].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[25].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[26].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[27].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[28].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[29].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[30].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[31].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[32].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[33].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[34].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[35].north_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly1_0_tx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[0].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[1].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[2].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[3].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[4].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[5].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[6].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[7].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[8].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[9].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[10].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[11].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[12].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[13].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[14].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[15].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[16].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[17].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[18].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[19].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[20].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[21].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[22].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[23].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[24].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[25].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[26].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[27].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[28].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[29].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[30].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[31].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[32].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[33].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[34].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[35].south_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly1_1_sw
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_sw {ys[1].xs[1].torus_switch_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly1_1_cli
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_cli {ys[1].xs[1].client_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly1_1_rx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[0].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[1].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[2].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[3].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[4].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[5].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[6].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[7].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[8].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[9].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[10].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[11].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[12].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[13].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[14].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[15].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[16].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[17].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[18].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[19].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[20].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[21].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[22].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[23].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[24].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[25].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[26].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[27].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[28].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[29].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[30].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[31].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[32].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[33].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[34].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[35].west_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly1_1_tx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[0].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[1].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[2].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[3].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[4].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[5].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[6].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[7].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[8].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[9].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[10].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[11].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[12].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[13].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[14].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[15].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[16].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[17].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[18].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[19].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[20].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[21].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[22].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[23].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[24].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[25].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[26].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[27].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[28].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[29].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[30].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[31].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[32].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[33].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[34].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[35].east_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly1_1_rx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[0].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[1].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[2].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[3].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[4].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[5].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[6].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[7].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[8].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[9].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[10].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[11].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[12].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[13].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[14].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[15].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[16].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[17].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[18].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[19].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[20].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[21].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[22].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[23].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[24].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[25].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[26].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[27].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[28].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[29].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[30].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[31].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[32].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[33].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[34].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[35].north_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly1_1_tx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[0].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[1].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[2].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[3].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[4].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[5].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[6].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[7].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[8].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[9].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[10].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[11].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[12].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[13].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[14].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[15].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[16].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[17].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[18].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[19].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[20].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[21].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[22].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[23].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[24].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[25].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[26].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[27].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[28].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[29].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[30].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[31].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[32].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[33].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[34].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[35].south_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly1_2_sw
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_sw {ys[2].xs[1].torus_switch_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly1_2_cli
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_cli {ys[2].xs[1].client_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly1_2_rx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[0].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[1].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[2].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[3].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[4].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[5].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[6].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[7].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[8].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[9].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[10].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[11].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[12].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[13].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[14].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[15].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[16].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[17].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[18].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[19].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[20].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[21].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[22].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[23].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[24].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[25].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[26].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[27].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[28].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[29].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[30].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[31].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[32].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[33].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[34].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[35].west_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly1_2_tx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[0].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[1].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[2].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[3].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[4].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[5].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[6].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[7].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[8].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[9].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[10].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[11].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[12].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[13].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[14].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[15].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[16].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[17].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[18].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[19].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[20].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[21].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[22].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[23].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[24].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[25].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[26].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[27].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[28].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[29].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[30].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[31].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[32].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[33].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[34].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[35].east_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly1_2_rx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[0].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[1].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[2].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[3].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[4].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[5].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[6].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[7].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[8].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[9].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[10].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[11].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[12].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[13].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[14].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[15].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[16].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[17].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[18].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[19].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[20].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[21].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[22].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[23].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[24].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[25].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[26].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[27].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[28].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[29].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[30].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[31].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[32].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[33].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[34].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[35].north_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly1_2_tx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[0].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[1].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[2].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[3].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[4].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[5].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[6].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[7].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[8].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[9].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[10].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[11].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[12].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[13].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[14].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[15].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[16].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[17].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[18].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[19].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[20].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[21].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[22].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[23].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[24].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[25].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[26].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[27].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[28].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[29].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[30].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[31].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[32].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[33].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[34].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[35].south_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly1_3_sw
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_sw {ys[3].xs[1].torus_switch_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly1_3_cli
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_cli {ys[3].xs[1].client_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly1_3_rx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[0].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[1].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[2].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[3].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[4].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[5].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[6].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[7].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[8].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[9].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[10].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[11].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[12].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[13].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[14].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[15].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[16].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[17].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[18].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[19].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[20].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[21].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[22].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[23].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[24].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[25].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[26].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[27].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[28].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[29].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[30].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[31].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[32].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[33].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[34].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[35].west_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly1_3_tx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[0].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[1].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[2].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[3].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[4].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[5].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[6].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[7].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[8].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[9].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[10].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[11].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[12].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[13].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[14].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[15].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[16].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[17].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[18].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[19].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[20].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[21].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[22].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[23].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[24].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[25].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[26].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[27].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[28].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[29].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[30].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[31].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[32].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[33].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[34].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[35].east_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly1_3_rx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[0].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[1].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[2].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[3].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[4].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[5].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[6].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[7].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[8].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[9].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[10].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[11].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[12].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[13].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[14].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[15].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[16].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[17].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[18].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[19].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[20].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[21].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[22].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[23].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[24].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[25].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[26].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[27].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[28].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[29].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[30].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[31].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[32].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[33].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[34].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[35].north_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly1_3_tx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[0].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[1].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[2].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[3].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[4].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[5].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[6].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[7].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[8].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[9].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[10].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[11].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[12].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[13].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[14].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[15].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[16].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[17].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[18].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[19].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[20].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[21].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[22].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[23].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[24].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[25].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[26].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[27].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[28].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[29].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[30].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[31].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[32].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[33].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[34].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[35].south_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly2_0_sw
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_sw {ys[0].xs[2].torus_switch_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly2_0_cli
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_cli {ys[0].xs[2].client_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly2_0_rx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[0].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[1].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[2].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[3].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[4].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[5].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[6].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[7].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[8].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[9].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[10].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[11].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[12].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[13].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[14].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[15].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[16].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[17].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[18].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[19].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[20].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[21].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[22].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[23].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[24].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[25].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[26].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[27].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[28].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[29].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[30].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[31].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[32].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[33].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[34].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[35].west_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly2_0_tx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[0].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[1].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[2].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[3].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[4].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[5].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[6].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[7].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[8].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[9].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[10].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[11].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[12].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[13].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[14].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[15].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[16].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[17].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[18].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[19].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[20].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[21].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[22].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[23].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[24].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[25].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[26].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[27].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[28].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[29].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[30].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[31].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[32].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[33].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[34].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[35].east_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly2_0_rx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[0].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[1].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[2].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[3].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[4].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[5].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[6].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[7].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[8].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[9].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[10].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[11].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[12].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[13].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[14].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[15].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[16].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[17].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[18].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[19].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[20].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[21].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[22].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[23].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[24].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[25].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[26].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[27].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[28].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[29].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[30].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[31].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[32].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[33].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[34].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[35].north_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly2_0_tx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[0].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[1].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[2].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[3].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[4].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[5].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[6].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[7].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[8].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[9].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[10].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[11].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[12].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[13].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[14].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[15].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[16].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[17].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[18].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[19].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[20].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[21].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[22].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[23].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[24].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[25].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[26].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[27].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[28].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[29].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[30].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[31].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[32].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[33].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[34].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[35].south_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly2_1_sw
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_sw {ys[1].xs[2].torus_switch_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly2_1_cli
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_cli {ys[1].xs[2].client_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly2_1_rx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[0].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[1].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[2].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[3].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[4].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[5].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[6].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[7].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[8].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[9].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[10].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[11].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[12].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[13].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[14].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[15].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[16].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[17].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[18].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[19].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[20].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[21].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[22].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[23].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[24].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[25].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[26].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[27].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[28].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[29].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[30].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[31].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[32].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[33].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[34].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[35].west_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly2_1_tx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[0].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[1].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[2].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[3].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[4].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[5].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[6].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[7].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[8].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[9].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[10].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[11].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[12].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[13].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[14].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[15].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[16].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[17].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[18].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[19].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[20].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[21].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[22].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[23].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[24].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[25].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[26].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[27].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[28].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[29].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[30].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[31].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[32].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[33].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[34].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[35].east_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly2_1_rx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[0].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[1].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[2].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[3].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[4].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[5].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[6].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[7].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[8].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[9].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[10].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[11].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[12].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[13].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[14].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[15].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[16].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[17].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[18].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[19].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[20].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[21].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[22].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[23].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[24].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[25].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[26].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[27].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[28].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[29].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[30].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[31].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[32].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[33].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[34].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[35].north_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly2_1_tx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[0].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[1].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[2].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[3].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[4].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[5].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[6].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[7].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[8].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[9].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[10].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[11].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[12].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[13].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[14].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[15].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[16].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[17].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[18].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[19].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[20].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[21].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[22].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[23].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[24].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[25].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[26].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[27].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[28].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[29].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[30].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[31].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[32].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[33].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[34].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[35].south_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly2_2_sw
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_sw {ys[2].xs[2].torus_switch_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly2_2_cli
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_cli {ys[2].xs[2].client_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly2_2_rx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[0].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[1].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[2].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[3].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[4].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[5].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[6].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[7].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[8].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[9].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[10].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[11].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[12].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[13].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[14].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[15].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[16].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[17].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[18].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[19].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[20].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[21].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[22].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[23].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[24].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[25].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[26].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[27].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[28].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[29].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[30].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[31].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[32].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[33].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[34].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[35].west_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly2_2_tx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[0].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[1].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[2].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[3].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[4].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[5].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[6].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[7].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[8].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[9].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[10].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[11].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[12].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[13].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[14].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[15].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[16].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[17].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[18].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[19].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[20].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[21].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[22].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[23].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[24].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[25].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[26].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[27].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[28].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[29].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[30].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[31].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[32].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[33].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[34].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[35].east_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly2_2_rx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[0].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[1].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[2].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[3].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[4].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[5].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[6].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[7].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[8].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[9].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[10].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[11].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[12].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[13].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[14].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[15].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[16].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[17].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[18].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[19].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[20].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[21].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[22].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[23].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[24].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[25].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[26].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[27].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[28].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[29].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[30].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[31].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[32].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[33].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[34].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[35].north_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly2_2_tx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[0].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[1].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[2].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[3].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[4].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[5].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[6].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[7].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[8].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[9].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[10].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[11].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[12].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[13].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[14].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[15].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[16].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[17].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[18].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[19].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[20].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[21].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[22].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[23].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[24].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[25].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[26].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[27].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[28].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[29].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[30].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[31].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[32].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[33].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[34].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[35].south_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly2_3_sw
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_sw {ys[3].xs[2].torus_switch_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly2_3_cli
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_cli {ys[3].xs[2].client_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly2_3_rx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[0].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[1].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[2].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[3].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[4].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[5].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[6].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[7].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[8].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[9].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[10].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[11].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[12].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[13].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[14].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[15].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[16].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[17].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[18].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[19].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[20].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[21].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[22].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[23].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[24].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[25].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[26].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[27].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[28].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[29].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[30].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[31].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[32].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[33].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[34].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[35].west_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly2_3_tx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[0].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[1].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[2].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[3].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[4].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[5].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[6].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[7].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[8].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[9].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[10].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[11].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[12].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[13].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[14].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[15].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[16].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[17].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[18].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[19].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[20].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[21].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[22].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[23].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[24].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[25].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[26].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[27].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[28].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[29].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[30].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[31].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[32].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[33].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[34].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[35].east_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly2_3_rx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[0].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[1].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[2].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[3].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[4].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[5].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[6].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[7].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[8].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[9].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[10].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[11].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[12].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[13].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[14].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[15].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[16].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[17].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[18].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[19].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[20].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[21].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[22].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[23].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[24].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[25].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[26].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[27].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[28].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[29].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[30].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[31].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[32].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[33].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[34].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[35].north_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly2_3_tx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[0].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[1].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[2].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[3].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[4].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[5].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[6].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[7].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[8].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[9].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[10].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[11].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[12].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[13].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[14].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[15].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[16].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[17].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[18].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[19].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[20].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[21].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[22].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[23].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[24].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[25].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[26].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[27].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[28].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[29].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[30].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[31].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[32].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[33].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[34].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[35].south_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly3_0_sw
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_sw {ys[0].xs[3].torus_switch_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly3_0_cli
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_cli {ys[0].xs[3].client_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly3_0_rx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[0].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[1].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[2].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[3].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[4].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[5].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[6].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[7].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[8].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[9].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[10].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[11].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[12].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[13].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[14].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[15].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[16].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[17].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[18].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[19].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[20].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[21].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[22].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[23].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[24].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[25].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[26].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[27].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[28].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[29].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[30].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[31].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[32].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[33].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[34].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[35].west_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly3_0_tx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[0].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[1].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[2].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[3].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[4].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[5].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[6].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[7].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[8].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[9].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[10].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[11].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[12].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[13].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[14].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[15].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[16].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[17].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[18].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[19].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[20].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[21].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[22].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[23].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[24].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[25].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[26].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[27].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[28].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[29].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[30].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[31].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[32].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[33].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[34].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[35].east_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly3_0_rx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[0].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[1].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[2].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[3].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[4].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[5].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[6].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[7].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[8].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[9].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[10].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[11].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[12].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[13].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[14].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[15].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[16].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[17].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[18].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[19].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[20].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[21].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[22].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[23].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[24].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[25].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[26].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[27].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[28].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[29].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[30].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[31].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[32].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[33].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[34].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[35].north_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly3_0_tx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[0].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[1].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[2].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[3].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[4].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[5].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[6].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[7].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[8].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[9].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[10].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[11].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[12].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[13].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[14].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[15].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[16].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[17].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[18].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[19].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[20].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[21].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[22].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[23].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[24].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[25].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[26].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[27].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[28].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[29].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[30].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[31].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[32].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[33].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[34].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[35].south_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly3_1_sw
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_sw {ys[1].xs[3].torus_switch_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly3_1_cli
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_cli {ys[1].xs[3].client_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly3_1_rx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[0].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[1].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[2].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[3].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[4].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[5].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[6].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[7].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[8].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[9].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[10].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[11].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[12].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[13].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[14].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[15].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[16].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[17].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[18].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[19].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[20].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[21].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[22].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[23].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[24].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[25].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[26].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[27].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[28].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[29].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[30].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[31].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[32].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[33].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[34].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[35].west_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly3_1_tx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[0].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[1].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[2].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[3].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[4].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[5].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[6].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[7].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[8].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[9].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[10].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[11].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[12].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[13].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[14].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[15].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[16].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[17].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[18].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[19].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[20].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[21].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[22].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[23].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[24].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[25].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[26].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[27].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[28].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[29].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[30].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[31].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[32].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[33].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[34].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[35].east_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly3_1_rx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[0].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[1].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[2].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[3].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[4].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[5].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[6].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[7].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[8].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[9].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[10].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[11].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[12].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[13].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[14].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[15].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[16].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[17].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[18].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[19].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[20].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[21].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[22].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[23].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[24].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[25].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[26].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[27].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[28].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[29].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[30].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[31].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[32].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[33].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[34].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[35].north_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly3_1_tx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[0].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[1].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[2].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[3].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[4].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[5].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[6].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[7].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[8].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[9].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[10].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[11].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[12].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[13].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[14].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[15].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[16].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[17].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[18].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[19].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[20].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[21].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[22].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[23].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[24].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[25].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[26].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[27].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[28].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[29].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[30].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[31].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[32].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[33].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[34].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[35].south_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly3_2_sw
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_sw {ys[2].xs[3].torus_switch_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly3_2_cli
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_cli {ys[2].xs[3].client_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly3_2_rx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[0].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[1].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[2].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[3].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[4].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[5].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[6].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[7].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[8].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[9].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[10].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[11].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[12].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[13].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[14].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[15].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[16].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[17].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[18].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[19].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[20].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[21].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[22].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[23].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[24].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[25].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[26].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[27].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[28].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[29].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[30].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[31].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[32].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[33].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[34].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[35].west_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly3_2_tx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[0].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[1].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[2].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[3].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[4].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[5].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[6].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[7].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[8].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[9].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[10].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[11].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[12].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[13].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[14].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[15].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[16].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[17].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[18].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[19].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[20].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[21].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[22].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[23].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[24].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[25].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[26].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[27].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[28].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[29].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[30].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[31].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[32].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[33].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[34].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[35].east_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly3_2_rx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[0].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[1].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[2].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[3].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[4].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[5].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[6].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[7].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[8].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[9].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[10].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[11].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[12].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[13].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[14].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[15].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[16].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[17].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[18].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[19].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[20].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[21].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[22].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[23].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[24].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[25].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[26].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[27].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[28].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[29].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[30].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[31].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[32].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[33].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[34].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[35].north_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly3_2_tx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[0].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[1].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[2].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[3].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[4].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[5].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[6].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[7].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[8].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[9].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[10].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[11].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[12].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[13].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[14].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[15].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[16].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[17].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[18].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[19].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[20].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[21].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[22].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[23].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[24].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[25].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[26].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[27].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[28].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[29].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[30].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[31].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[32].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[33].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[34].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[35].south_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly3_3_sw
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_sw {ys[3].xs[3].torus_switch_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly3_3_cli
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_cli {ys[3].xs[3].client_xy}
[12/06 11:31:48     74s] <CMD> createInstGroup poly3_3_rx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[0].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[1].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[2].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[3].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[4].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[5].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[6].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[7].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[8].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[9].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[10].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[11].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[12].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[13].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[14].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[15].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[16].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[17].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[18].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[19].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[20].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[21].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[22].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[23].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[24].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[25].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[26].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[27].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[28].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[29].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[30].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[31].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[32].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[33].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[34].west_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[35].west_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly3_3_tx_ew
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[0].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[1].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[2].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[3].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[4].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[5].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[6].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[7].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[8].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[9].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[10].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[11].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[12].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[13].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[14].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[15].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[16].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[17].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[18].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[19].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[20].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[21].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[22].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[23].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[24].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[25].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[26].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[27].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[28].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[29].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[30].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[31].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[32].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[33].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[34].east_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[35].east_tx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly3_3_rx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[0].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[1].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[2].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[3].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[4].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[5].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[6].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[7].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[8].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[9].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[10].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[11].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[12].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[13].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[14].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[15].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[16].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[17].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[18].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[19].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[20].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[21].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[22].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[23].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[24].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[25].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[26].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[27].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[28].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[29].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[30].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[31].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[32].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[33].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[34].north_rx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[35].north_rx}
[12/06 11:31:48     74s] <CMD> createInstGroup poly3_3_tx_ns
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[0].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[1].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[2].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[3].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[4].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[5].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[6].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[7].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[8].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[9].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[10].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[11].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[12].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[13].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[14].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[15].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[16].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[17].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[18].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[19].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[20].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[21].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[22].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[23].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[24].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[25].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[26].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[27].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[28].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[29].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[30].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[31].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[32].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[33].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[34].south_tx}
[12/06 11:31:48     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[35].south_tx}
[12/06 11:31:48     74s] <CMD> setAttribute -net s_tx* -top_preferred_routing_layer M8 -bottom_preferred_routing_layer M8
[12/06 11:31:48     74s] <CMD> setAttribute -net e_tx* -top_preferred_routing_layer M7 -bottom_preferred_routing_layer M7
[12/06 11:31:48     74s] <CMD> place_design
[12/06 11:31:48     74s] *** placeDesign #1 [begin] : totSession cpu/real = 0:01:14.5/0:01:15.2 (1.0), mem = 2037.8M
[12/06 11:31:48     74s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 3136, percentage of missing scan cell = 0.00% (0 / 3136)
[12/06 11:31:48     74s] #Start colorize_geometry on Fri Dec  6 11:31:48 2024
[12/06 11:31:48     74s] #
[12/06 11:31:48     74s] ### Time Record (colorize_geometry) is installed.
[12/06 11:31:48     74s] ### Time Record (Pre Callback) is installed.
[12/06 11:31:48     74s] ### Time Record (Pre Callback) is uninstalled.
[12/06 11:31:48     74s] ### Time Record (DB Import) is installed.
[12/06 11:31:48     74s] ### info: trigger incremental cell import ( 858 new cells ).
[12/06 11:31:48     74s] ### info: trigger incremental reloading library data ( #cell = 858 ).
[12/06 11:31:49     74s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW torus_xbar_1b does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[12/06 11:31:49     74s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=922593585 placement=984943660 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/06 11:31:49     74s] ### Time Record (DB Import) is uninstalled.
[12/06 11:31:49     74s] ### Time Record (DB Export) is installed.
[12/06 11:31:49     74s] Extracting standard cell pins and blockage ...... 
[12/06 11:31:49     74s] Pin and blockage extraction finished
[12/06 11:31:49     74s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=922593585 placement=984943660 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/06 11:31:49     74s] ### Time Record (DB Export) is uninstalled.
[12/06 11:31:49     74s] ### Time Record (Post Callback) is installed.
[12/06 11:31:49     74s] ### Time Record (Post Callback) is uninstalled.
[12/06 11:31:49     74s] #
[12/06 11:31:49     74s] #colorize_geometry statistics:
[12/06 11:31:49     74s] #Cpu time = 00:00:00
[12/06 11:31:49     74s] #Elapsed time = 00:00:00
[12/06 11:31:49     74s] #Increased memory = 1.07 (MB)
[12/06 11:31:49     74s] #Total memory = 1893.15 (MB)
[12/06 11:31:49     74s] #Peak memory = 2060.67 (MB)
[12/06 11:31:49     74s] #Number of warnings = 1
[12/06 11:31:49     74s] #Total number of warnings = 1
[12/06 11:31:49     74s] #Number of fails = 0
[12/06 11:31:49     74s] #Total number of fails = 0
[12/06 11:31:49     74s] #Complete colorize_geometry on Fri Dec  6 11:31:49 2024
[12/06 11:31:49     74s] #
[12/06 11:31:49     74s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/06 11:31:49     74s] ### Time Record (colorize_geometry) is uninstalled.
[12/06 11:31:49     74s] ### 
[12/06 11:31:49     74s] ###   Scalability Statistics
[12/06 11:31:49     74s] ### 
[12/06 11:31:49     74s] ### ------------------------+----------------+----------------+----------------+
[12/06 11:31:49     74s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/06 11:31:49     74s] ### ------------------------+----------------+----------------+----------------+
[12/06 11:31:49     74s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/06 11:31:49     74s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/06 11:31:49     74s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/06 11:31:49     74s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/06 11:31:49     74s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[12/06 11:31:49     74s] ### ------------------------+----------------+----------------+----------------+
[12/06 11:31:49     74s] ### 
[12/06 11:31:49     74s] *** Starting placeDesign default flow ***
[12/06 11:31:49     74s] ### Creating LA Mngr. totSessionCpu=0:01:15 mem=2037.8M
[12/06 11:31:49     74s] ### Creating LA Mngr, finished. totSessionCpu=0:01:15 mem=2037.8M
[12/06 11:31:49     74s] *** Start deleteBufferTree ***
[12/06 11:31:49     75s] Info: Detect buffers to remove automatically.
[12/06 11:31:49     75s] Analyzing netlist ...
[12/06 11:31:49     75s] Updating netlist
[12/06 11:31:49     75s] 
[12/06 11:31:49     75s] *summary: 2267 instances (buffers/inverters) removed
[12/06 11:31:49     75s] *** Finish deleteBufferTree (0:00:00.7) ***
[12/06 11:31:49     75s] **INFO: Enable pre-place timing setting for timing analysis
[12/06 11:31:49     75s] Set Using Default Delay Limit as 101.
[12/06 11:31:49     75s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/06 11:31:49     75s] Set Default Net Delay as 0 ps.
[12/06 11:31:49     75s] Set Default Net Load as 0 pF. 
[12/06 11:31:49     75s] Set Default Input Pin Transition as 1 ps.
[12/06 11:31:49     75s] **INFO: Analyzing IO path groups for slack adjustment
[12/06 11:31:50     76s] Effort level <high> specified for reg2reg_tmp.1176749 path_group
[12/06 11:31:50     76s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/06 11:31:51     76s] AAE DB initialization (MEM=2068.46 CPU=0:00:00.0 REAL=0:00:01.0) 
[12/06 11:31:51     76s] #################################################################################
[12/06 11:31:51     76s] # Design Stage: PreRoute
[12/06 11:31:51     76s] # Design Name: torus_D_W32
[12/06 11:31:51     76s] # Design Mode: 90nm
[12/06 11:31:51     76s] # Analysis Mode: MMMC Non-OCV 
[12/06 11:31:51     76s] # Parasitics Mode: No SPEF/RCDB 
[12/06 11:31:51     76s] # Signoff Settings: SI Off 
[12/06 11:31:51     76s] #################################################################################
[12/06 11:31:51     76s] Calculate delays in Single mode...
[12/06 11:31:51     76s] Calculate delays in Single mode...
[12/06 11:31:51     76s] Calculate delays in Single mode...
[12/06 11:31:51     76s] Topological Sorting (REAL = 0:00:00.0, MEM = 2070.5M, InitMEM = 2069.5M)
[12/06 11:31:51     76s] Start delay calculation (fullDC) (1 T). (MEM=2070.47)
[12/06 11:31:51     76s] siFlow : Timing analysis mode is single, using late cdB files
[12/06 11:31:51     76s] Start AAE Lib Loading. (MEM=2080.27)
[12/06 11:31:51     76s] End AAE Lib Loading. (MEM=2127.96 CPU=0:00:00.0 Real=0:00:00.0)
[12/06 11:31:51     76s] End AAE Lib Interpolated Model. (MEM=2127.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 11:31:52     77s] Total number of fetched objects 7235
[12/06 11:31:52     78s] Total number of fetched objects 7235
[12/06 11:31:53     79s] Total number of fetched objects 7235
[12/06 11:31:53     79s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/06 11:31:53     79s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/06 11:31:53     79s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/06 11:31:53     79s] End delay calculation. (MEM=2230.9 CPU=0:00:02.0 REAL=0:00:02.0)
[12/06 11:31:53     79s] End delay calculation (fullDC). (MEM=2230.9 CPU=0:00:02.5 REAL=0:00:02.0)
[12/06 11:31:53     79s] *** CDM Built up (cpu=0:00:02.5  real=0:00:02.0  mem= 2230.9M) ***
[12/06 11:31:53     79s] **INFO: Disable pre-place timing setting for timing analysis
[12/06 11:31:54     79s] Set Using Default Delay Limit as 1000.
[12/06 11:31:54     79s] Set Default Net Delay as 1000 ps.
[12/06 11:31:54     79s] Set Default Input Pin Transition as 0.1 ps.
[12/06 11:31:54     79s] Set Default Net Load as 0.5 pF. 
[12/06 11:31:54     79s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/06 11:31:54     79s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2215.1M, EPOCH TIME: 1733502714.016155
[12/06 11:31:54     79s] Deleted 0 physical inst  (cell - / prefix -).
[12/06 11:31:54     79s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2215.1M, EPOCH TIME: 1733502714.016357
[12/06 11:31:54     79s] Inst-group poly0_0_rx_ew has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly0_0_rx_ns has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly0_1_rx_ew has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly0_1_rx_ns has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly0_2_rx_ew has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly0_2_rx_ns has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly0_3_rx_ew has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly0_3_rx_ns has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly1_0_rx_ew has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly1_0_rx_ns has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly1_1_rx_ew has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly1_1_rx_ns has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly1_2_rx_ew has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly1_2_rx_ns has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly1_3_rx_ew has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly1_3_rx_ns has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly2_0_rx_ew has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly2_0_rx_ns has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly2_1_rx_ew has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly2_1_rx_ns has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly2_2_rx_ew has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly2_2_rx_ns has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly2_3_rx_ew has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly2_3_rx_ns has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly3_0_rx_ew has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly3_0_rx_ns has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly3_1_rx_ew has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly3_1_rx_ns has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly3_2_rx_ew has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly3_2_rx_ns has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly3_3_rx_ew has no instances; so deleting it.
[12/06 11:31:54     79s] Inst-group poly3_3_rx_ns has no instances; so deleting it.
[12/06 11:31:54     79s] INFO: #ExclusiveGroups=0
[12/06 11:31:54     79s] INFO: There are no Exclusive Groups.
[12/06 11:31:54     79s] *** Starting "NanoPlace(TM) placement v#7 (mem=2215.1M)" ...
[12/06 11:31:54     79s] Wait...
[12/06 11:32:01     87s] *** Build Buffered Sizing Timing Model
[12/06 11:32:01     87s] (cpu=0:00:07.7 mem=2231.1M) ***
[12/06 11:32:02     88s] *** Build Virtual Sizing Timing Model
[12/06 11:32:02     88s] (cpu=0:00:08.3 mem=2231.1M) ***
[12/06 11:32:02     88s] No user-set net weight.
[12/06 11:32:02     88s] Net fanout histogram:
[12/06 11:32:02     88s] 2		: 5012 (69.9%) nets
[12/06 11:32:02     88s] 3		: 1690 (23.6%) nets
[12/06 11:32:02     88s] 4     -	14	: 355 (5.0%) nets
[12/06 11:32:02     88s] 15    -	39	: 64 (0.9%) nets
[12/06 11:32:02     88s] 40    -	79	: 32 (0.4%) nets
[12/06 11:32:02     88s] 80    -	159	: 17 (0.2%) nets
[12/06 11:32:02     88s] 160   -	319	: 0 (0.0%) nets
[12/06 11:32:02     88s] 320   -	639	: 0 (0.0%) nets
[12/06 11:32:02     88s] 640   -	1279	: 0 (0.0%) nets
[12/06 11:32:02     88s] 1280  -	2559	: 0 (0.0%) nets
[12/06 11:32:02     88s] 2560  -	5119	: 1 (0.0%) nets
[12/06 11:32:02     88s] 5120+		: 0 (0.0%) nets
[12/06 11:32:02     88s] no activity file in design. spp won't run.
[12/06 11:32:02     88s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/06 11:32:02     88s] Scan chains were not defined.
[12/06 11:32:02     88s] Processing tracks to init pin-track alignment.
[12/06 11:32:02     88s] z: 2, totalTracks: 1
[12/06 11:32:02     88s] z: 4, totalTracks: 1
[12/06 11:32:02     88s] z: 6, totalTracks: 1
[12/06 11:32:02     88s] z: 8, totalTracks: 1
[12/06 11:32:02     88s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:32:02     88s] All LLGs are deleted
[12/06 11:32:02     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:32:02     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:32:02     88s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2231.1M, EPOCH TIME: 1733502722.485335
[12/06 11:32:02     88s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2231.1M, EPOCH TIME: 1733502722.485607
[12/06 11:32:02     88s] # Building torus_D_W32 llgBox search-tree.
[12/06 11:32:02     88s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:32:02     88s] #std cell=6562 (0 fixed + 6562 movable) #buf cell=0 #inv cell=273 #block=0 (0 floating + 0 preplaced)
[12/06 11:32:02     88s] #ioInst=0 #net=7171 #term=26534 #term/net=3.70, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=36
[12/06 11:32:02     88s] stdCell: 4802 single + 576 double + 1184 multi
[12/06 11:32:02     88s] Total standard cell length = 26.7026 (mm), area = 0.0723 (mm^2)
[12/06 11:32:02     88s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2231.1M, EPOCH TIME: 1733502722.487541
[12/06 11:32:02     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:32:02     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:32:02     88s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2231.1M, EPOCH TIME: 1733502722.487774
[12/06 11:32:02     88s] Max number of tech site patterns supported in site array is 256.
[12/06 11:32:02     88s] Core basic site is core
[12/06 11:32:02     88s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:32:02     88s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2231.1M, EPOCH TIME: 1733502722.501052
[12/06 11:32:02     88s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Create thread pool 0x7f9a6a131f48.
[12/06 11:32:02     88s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:32:02     88s] After signature check, allow fast init is false, keep pre-filter is false.
[12/06 11:32:02     88s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 11:32:02     88s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.164, REAL:0.163, MEM:2359.1M, EPOCH TIME: 1733502722.664260
[12/06 11:32:02     88s] Use non-trimmed site array because memory saving is not enough.
[12/06 11:32:02     88s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 11:32:02     88s] SiteArray: use 31,911,936 bytes
[12/06 11:32:02     88s] SiteArray: current memory after site array memory allocation 2389.5M
[12/06 11:32:02     88s] SiteArray: FP blocked sites are writable
[12/06 11:32:02     88s] Estimated cell power/ground rail width = 0.365 um
[12/06 11:32:02     88s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 11:32:02     88s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2389.5M, EPOCH TIME: 1733502722.729458
[12/06 11:32:04     90s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:1.615, REAL:1.579, MEM:2389.5M, EPOCH TIME: 1733502724.308028
[12/06 11:32:04     90s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 11:32:04     90s] Atter site array init, number of instance map data is 0.
[12/06 11:32:04     90s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:2.041, REAL:2.005, MEM:2389.5M, EPOCH TIME: 1733502724.492930
[12/06 11:32:04     90s] 
[12/06 11:32:04     90s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:32:04     90s] OPERPROF: Finished spInitSiteArr at level 1, CPU:2.076, REAL:2.040, MEM:2389.5M, EPOCH TIME: 1733502724.527633
[12/06 11:32:04     90s] 
[12/06 11:32:04     90s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:32:04     90s] 
[12/06 11:32:04     90s] Average module density = 0.215.
[12/06 11:32:04     90s] Density for module 'poly3_3_tx_ns' = 0.428.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 7560 sites (2722 um^2).
[12/06 11:32:04     90s] Density for module 'poly3_3_tx_ew' = 0.340.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 9520 sites (3427 um^2).
[12/06 11:32:04     90s] Density for module 'poly3_3_cli' = 0.005.
[12/06 11:32:04     90s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 272110 sites (97960 um^2).
[12/06 11:32:04     90s] Density for module 'poly3_3_sw' = 0.057.
[12/06 11:32:04     90s]        = stdcell_area 4415 sites (1590 um^2) / alloc_area 78120 sites (28123 um^2).
[12/06 11:32:04     90s] Density for module 'poly3_2_tx_ns' = 0.428.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 7560 sites (2722 um^2).
[12/06 11:32:04     90s] Density for module 'poly3_2_tx_ew' = 0.337.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 9605 sites (3458 um^2).
[12/06 11:32:04     90s] Density for module 'poly3_2_cli' = 0.005.
[12/06 11:32:04     90s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 271265 sites (97655 um^2).
[12/06 11:32:04     90s] Density for module 'poly3_2_sw' = 0.056.
[12/06 11:32:04     90s]        = stdcell_area 4420 sites (1591 um^2) / alloc_area 78960 sites (28426 um^2).
[12/06 11:32:04     90s] Density for module 'poly3_1_tx_ns' = 0.428.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 7560 sites (2722 um^2).
[12/06 11:32:04     90s] Density for module 'poly3_1_tx_ew' = 0.337.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 9605 sites (3458 um^2).
[12/06 11:32:04     90s] Density for module 'poly3_1_cli' = 0.006.
[12/06 11:32:04     90s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 270240 sites (97286 um^2).
[12/06 11:32:04     90s] Density for module 'poly3_1_sw' = 0.057.
[12/06 11:32:04     90s]        = stdcell_area 4420 sites (1591 um^2) / alloc_area 78120 sites (28123 um^2).
[12/06 11:32:04     90s] Density for module 'poly3_0_tx_ns' = 0.385.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 8400 sites (3024 um^2).
[12/06 11:32:04     90s] Density for module 'poly3_0_tx_ew' = 0.337.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 9605 sites (3458 um^2).
[12/06 11:32:04     90s] Density for module 'poly3_0_cli' = 0.006.
[12/06 11:32:04     90s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 270240 sites (97286 um^2).
[12/06 11:32:04     90s] Density for module 'poly3_0_sw' = 0.056.
[12/06 11:32:04     90s]        = stdcell_area 4416 sites (1590 um^2) / alloc_area 78960 sites (28426 um^2).
[12/06 11:32:04     90s] Density for module 'poly2_3_tx_ns' = 0.428.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 7560 sites (2722 um^2).
[12/06 11:32:04     90s] Density for module 'poly2_3_tx_ew' = 0.340.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 9520 sites (3427 um^2).
[12/06 11:32:04     90s] Density for module 'poly2_3_cli' = 0.005.
[12/06 11:32:04     90s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 271640 sites (97790 um^2).
[12/06 11:32:04     90s] Density for module 'poly2_3_sw' = 0.057.
[12/06 11:32:04     90s]        = stdcell_area 4417 sites (1590 um^2) / alloc_area 78120 sites (28123 um^2).
[12/06 11:32:04     90s] Density for module 'poly2_2_tx_ns' = 0.428.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 7560 sites (2722 um^2).
[12/06 11:32:04     90s] Density for module 'poly2_2_tx_ew' = 0.337.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 9605 sites (3458 um^2).
[12/06 11:32:04     90s] Density for module 'poly2_2_cli' = 0.006.
[12/06 11:32:04     90s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 270795 sites (97486 um^2).
[12/06 11:32:04     90s] Density for module 'poly2_2_sw' = 0.056.
[12/06 11:32:04     90s]        = stdcell_area 4422 sites (1592 um^2) / alloc_area 78960 sites (28426 um^2).
[12/06 11:32:04     90s] Density for module 'poly2_1_tx_ns' = 0.428.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 7560 sites (2722 um^2).
[12/06 11:32:04     90s] Density for module 'poly2_1_tx_ew' = 0.337.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 9605 sites (3458 um^2).
[12/06 11:32:04     90s] Density for module 'poly2_1_cli' = 0.006.
[12/06 11:32:04     90s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 269775 sites (97119 um^2).
[12/06 11:32:04     90s] Density for module 'poly2_1_sw' = 0.057.
[12/06 11:32:04     90s]        = stdcell_area 4422 sites (1592 um^2) / alloc_area 78120 sites (28123 um^2).
[12/06 11:32:04     90s] Density for module 'poly2_0_tx_ns' = 0.385.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 8400 sites (3024 um^2).
[12/06 11:32:04     90s] Density for module 'poly2_0_tx_ew' = 0.337.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 9605 sites (3458 um^2).
[12/06 11:32:04     90s] Density for module 'poly2_0_cli' = 0.006.
[12/06 11:32:04     90s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 269775 sites (97119 um^2).
[12/06 11:32:04     90s] Density for module 'poly2_0_sw' = 0.056.
[12/06 11:32:04     90s]        = stdcell_area 4418 sites (1591 um^2) / alloc_area 78960 sites (28426 um^2).
[12/06 11:32:04     90s] Density for module 'poly1_3_tx_ns' = 0.428.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 7560 sites (2722 um^2).
[12/06 11:32:04     90s] Density for module 'poly1_3_tx_ew' = 0.340.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 9520 sites (3427 um^2).
[12/06 11:32:04     90s] Density for module 'poly1_3_cli' = 0.005.
[12/06 11:32:04     90s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 272110 sites (97960 um^2).
[12/06 11:32:04     90s] Density for module 'poly1_3_sw' = 0.057.
[12/06 11:32:04     90s]        = stdcell_area 4417 sites (1590 um^2) / alloc_area 78120 sites (28123 um^2).
[12/06 11:32:04     90s] Density for module 'poly1_2_tx_ns' = 0.428.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 7560 sites (2722 um^2).
[12/06 11:32:04     90s] Density for module 'poly1_2_tx_ew' = 0.337.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 9605 sites (3458 um^2).
[12/06 11:32:04     90s] Density for module 'poly1_2_cli' = 0.005.
[12/06 11:32:04     90s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 271265 sites (97655 um^2).
[12/06 11:32:04     90s] Density for module 'poly1_2_sw' = 0.056.
[12/06 11:32:04     90s]        = stdcell_area 4422 sites (1592 um^2) / alloc_area 78960 sites (28426 um^2).
[12/06 11:32:04     90s] Density for module 'poly1_1_tx_ns' = 0.428.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 7560 sites (2722 um^2).
[12/06 11:32:04     90s] Density for module 'poly1_1_tx_ew' = 0.337.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 9605 sites (3458 um^2).
[12/06 11:32:04     90s] Density for module 'poly1_1_cli' = 0.006.
[12/06 11:32:04     90s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 270240 sites (97286 um^2).
[12/06 11:32:04     90s] Density for module 'poly1_1_sw' = 0.057.
[12/06 11:32:04     90s]        = stdcell_area 4422 sites (1592 um^2) / alloc_area 78120 sites (28123 um^2).
[12/06 11:32:04     90s] Density for module 'poly1_0_tx_ns' = 0.385.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 8400 sites (3024 um^2).
[12/06 11:32:04     90s] Density for module 'poly1_0_tx_ew' = 0.337.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 9605 sites (3458 um^2).
[12/06 11:32:04     90s] Density for module 'poly1_0_cli' = 0.006.
[12/06 11:32:04     90s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 270240 sites (97286 um^2).
[12/06 11:32:04     90s] Density for module 'poly1_0_sw' = 0.056.
[12/06 11:32:04     90s]        = stdcell_area 4418 sites (1591 um^2) / alloc_area 78960 sites (28426 um^2).
[12/06 11:32:04     90s] Density for module 'poly0_3_tx_ns' = 0.428.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 7560 sites (2722 um^2).
[12/06 11:32:04     90s] Density for module 'poly0_3_tx_ew' = 0.340.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 9520 sites (3427 um^2).
[12/06 11:32:04     90s] Density for module 'poly0_3_cli' = 0.006.
[12/06 11:32:04     90s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 270030 sites (97211 um^2).
[12/06 11:32:04     90s] Density for module 'poly0_3_sw' = 0.056.
[12/06 11:32:04     90s]        = stdcell_area 4413 sites (1589 um^2) / alloc_area 78120 sites (28123 um^2).
[12/06 11:32:04     90s] Density for module 'poly0_2_tx_ns' = 0.428.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 7560 sites (2722 um^2).
[12/06 11:32:04     90s] Density for module 'poly0_2_tx_ew' = 0.337.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 9605 sites (3458 um^2).
[12/06 11:32:04     90s] Density for module 'poly0_2_cli' = 0.006.
[12/06 11:32:04     90s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 269195 sites (96910 um^2).
[12/06 11:32:04     90s] Density for module 'poly0_2_sw' = 0.056.
[12/06 11:32:04     90s]        = stdcell_area 4418 sites (1591 um^2) / alloc_area 78960 sites (28426 um^2).
[12/06 11:32:04     90s] Density for module 'poly0_1_tx_ns' = 0.428.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 7560 sites (2722 um^2).
[12/06 11:32:04     90s] Density for module 'poly0_1_tx_ew' = 0.337.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 9605 sites (3458 um^2).
[12/06 11:32:04     90s] Density for module 'poly0_1_cli' = 0.006.
[12/06 11:32:04     90s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 268170 sites (96541 um^2).
[12/06 11:32:04     90s] Density for module 'poly0_1_sw' = 0.057.
[12/06 11:32:04     90s]        = stdcell_area 4418 sites (1591 um^2) / alloc_area 78120 sites (28123 um^2).
[12/06 11:32:04     90s] Density for module 'poly0_0_tx_ns' = 0.385.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 8400 sites (3024 um^2).
[12/06 11:32:04     90s] Density for module 'poly0_0_tx_ew' = 0.337.
[12/06 11:32:04     90s]        = stdcell_area 3235 sites (1164 um^2) / alloc_area 9605 sites (3458 um^2).
[12/06 11:32:04     90s] Density for module 'poly0_0_cli' = 0.006.
[12/06 11:32:04     90s]        = stdcell_area 1493 sites (537 um^2) / alloc_area 268170 sites (96541 um^2).
[12/06 11:32:04     90s] Density for module 'poly0_0_sw' = 0.056.
[12/06 11:32:04     90s]        = stdcell_area 4414 sites (1589 um^2) / alloc_area 78960 sites (28426 um^2).
[12/06 11:32:04     90s] Density for the rest of the design = 0.008.
[12/06 11:32:04     90s]        = stdcell_area 2878 sites (1036 um^2) / alloc_area 356320 sites (128275 um^2).
[12/06 11:32:04     90s] Density for the design = 0.032.
[12/06 11:32:04     90s]        = stdcell_area 200941 sites (72339 um^2) / alloc_area 6215880 sites (2237717 um^2).
[12/06 11:32:04     90s] Pin Density = 0.004269.
[12/06 11:32:04     90s]             = total # of pins 26534 / total area 6215880.
[12/06 11:32:04     90s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2389.5M, EPOCH TIME: 1733502724.615489
[12/06 11:32:04     90s] Identified 16 spare or floating instances, with no clusters.
[12/06 11:32:04     90s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.076, REAL:0.076, MEM:2389.5M, EPOCH TIME: 1733502724.691335
[12/06 11:32:04     90s] OPERPROF: Starting pre-place ADS at level 1, MEM:2389.5M, EPOCH TIME: 1733502724.706566
[12/06 11:32:04     90s] 
[12/06 11:32:04     90s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2389.5M, EPOCH TIME: 1733502724.819791
[12/06 11:32:04     90s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2389.5M, EPOCH TIME: 1733502724.819878
[12/06 11:32:04     90s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2389.5M, EPOCH TIME: 1733502724.820119
[12/06 11:32:04     90s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2389.5M, EPOCH TIME: 1733502724.820148
[12/06 11:32:04     90s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2389.5M, EPOCH TIME: 1733502724.820172
[12/06 11:32:05     90s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.232, REAL:0.232, MEM:2389.5M, EPOCH TIME: 1733502725.052210
[12/06 11:32:05     90s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2389.5M, EPOCH TIME: 1733502725.052304
[12/06 11:32:05     90s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.039, REAL:0.039, MEM:2389.5M, EPOCH TIME: 1733502725.091536
[12/06 11:32:05     90s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.271, REAL:0.272, MEM:2389.5M, EPOCH TIME: 1733502725.091883
[12/06 11:32:05     90s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.274, REAL:0.274, MEM:2389.5M, EPOCH TIME: 1733502725.094188
[12/06 11:32:05     90s] ADSU 0.032 -> 0.032. site 6215880.000 -> 6215880.000. GS 14.400
[12/06 11:32:05     90s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.485, REAL:0.486, MEM:2389.5M, EPOCH TIME: 1733502725.192625
[12/06 11:32:05     90s] OPERPROF: Starting spMPad at level 1, MEM:2385.5M, EPOCH TIME: 1733502725.193757
[12/06 11:32:05     90s] OPERPROF:   Starting spContextMPad at level 2, MEM:2385.5M, EPOCH TIME: 1733502725.194178
[12/06 11:32:05     90s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2385.5M, EPOCH TIME: 1733502725.194233
[12/06 11:32:05     90s] OPERPROF: Finished spMPad at level 1, CPU:0.001, REAL:0.001, MEM:2385.5M, EPOCH TIME: 1733502725.194270
[12/06 11:32:05     91s] 
[12/06 11:32:05     91s] 
[12/06 11:32:05     91s] InitPadU 0.428 -> 0.475 for poly3_3_tx_ns
[12/06 11:32:05     91s] InitPadU 0.340 -> 0.377 for poly3_3_tx_ew
[12/06 11:32:05     91s] Initial padding reaches pin density 0.423 for poly3_3_cli
[12/06 11:32:05     91s] InitPadU 0.005 -> 0.007 for poly3_3_cli
[12/06 11:32:05     91s] Initial padding reaches pin density 0.388 for poly3_3_sw
[12/06 11:32:05     91s] InitPadU 0.057 -> 0.060 for poly3_3_sw
[12/06 11:32:05     91s] InitPadU 0.428 -> 0.475 for poly3_2_tx_ns
[12/06 11:32:05     91s] InitPadU 0.337 -> 0.374 for poly3_2_tx_ew
[12/06 11:32:05     91s] Initial padding reaches pin density 0.423 for poly3_2_cli
[12/06 11:32:05     91s] InitPadU 0.005 -> 0.007 for poly3_2_cli
[12/06 11:32:05     91s] Initial padding reaches pin density 0.388 for poly3_2_sw
[12/06 11:32:05     91s] InitPadU 0.056 -> 0.059 for poly3_2_sw
[12/06 11:32:05     91s] InitPadU 0.428 -> 0.475 for poly3_1_tx_ns
[12/06 11:32:05     91s] InitPadU 0.337 -> 0.374 for poly3_1_tx_ew
[12/06 11:32:05     91s] Initial padding reaches pin density 0.423 for poly3_1_cli
[12/06 11:32:05     91s] InitPadU 0.006 -> 0.007 for poly3_1_cli
[12/06 11:32:05     91s] Initial padding reaches pin density 0.388 for poly3_1_sw
[12/06 11:32:05     91s] InitPadU 0.057 -> 0.060 for poly3_1_sw
[12/06 11:32:05     91s] InitPadU 0.385 -> 0.427 for poly3_0_tx_ns
[12/06 11:32:05     91s] InitPadU 0.337 -> 0.374 for poly3_0_tx_ew
[12/06 11:32:05     91s] Initial padding reaches pin density 0.423 for poly3_0_cli
[12/06 11:32:05     91s] InitPadU 0.006 -> 0.007 for poly3_0_cli
[12/06 11:32:05     91s] Initial padding reaches pin density 0.388 for poly3_0_sw
[12/06 11:32:05     91s] InitPadU 0.056 -> 0.059 for poly3_0_sw
[12/06 11:32:05     91s] InitPadU 0.428 -> 0.475 for poly2_3_tx_ns
[12/06 11:32:05     91s] InitPadU 0.340 -> 0.377 for poly2_3_tx_ew
[12/06 11:32:05     91s] Initial padding reaches pin density 0.423 for poly2_3_cli
[12/06 11:32:05     91s] InitPadU 0.005 -> 0.007 for poly2_3_cli
[12/06 11:32:05     91s] Initial padding reaches pin density 0.388 for poly2_3_sw
[12/06 11:32:05     91s] InitPadU 0.057 -> 0.060 for poly2_3_sw
[12/06 11:32:05     91s] InitPadU 0.428 -> 0.475 for poly2_2_tx_ns
[12/06 11:32:05     91s] InitPadU 0.337 -> 0.374 for poly2_2_tx_ew
[12/06 11:32:05     91s] Initial padding reaches pin density 0.423 for poly2_2_cli
[12/06 11:32:05     91s] InitPadU 0.006 -> 0.007 for poly2_2_cli
[12/06 11:32:05     91s] Initial padding reaches pin density 0.388 for poly2_2_sw
[12/06 11:32:05     91s] InitPadU 0.056 -> 0.059 for poly2_2_sw
[12/06 11:32:05     91s] InitPadU 0.428 -> 0.475 for poly2_1_tx_ns
[12/06 11:32:05     91s] InitPadU 0.337 -> 0.374 for poly2_1_tx_ew
[12/06 11:32:05     91s] Initial padding reaches pin density 0.423 for poly2_1_cli
[12/06 11:32:05     91s] InitPadU 0.006 -> 0.007 for poly2_1_cli
[12/06 11:32:05     91s] Initial padding reaches pin density 0.388 for poly2_1_sw
[12/06 11:32:05     91s] InitPadU 0.057 -> 0.060 for poly2_1_sw
[12/06 11:32:05     91s] InitPadU 0.385 -> 0.427 for poly2_0_tx_ns
[12/06 11:32:05     91s] InitPadU 0.337 -> 0.374 for poly2_0_tx_ew
[12/06 11:32:05     91s] Initial padding reaches pin density 0.423 for poly2_0_cli
[12/06 11:32:05     91s] InitPadU 0.006 -> 0.007 for poly2_0_cli
[12/06 11:32:05     91s] Initial padding reaches pin density 0.388 for poly2_0_sw
[12/06 11:32:05     91s] InitPadU 0.056 -> 0.059 for poly2_0_sw
[12/06 11:32:05     91s] InitPadU 0.428 -> 0.475 for poly1_3_tx_ns
[12/06 11:32:05     91s] InitPadU 0.340 -> 0.377 for poly1_3_tx_ew
[12/06 11:32:05     91s] Initial padding reaches pin density 0.423 for poly1_3_cli
[12/06 11:32:05     91s] InitPadU 0.005 -> 0.007 for poly1_3_cli
[12/06 11:32:05     91s] Initial padding reaches pin density 0.388 for poly1_3_sw
[12/06 11:32:05     91s] InitPadU 0.057 -> 0.060 for poly1_3_sw
[12/06 11:32:05     91s] InitPadU 0.428 -> 0.475 for poly1_2_tx_ns
[12/06 11:32:05     91s] InitPadU 0.337 -> 0.374 for poly1_2_tx_ew
[12/06 11:32:05     91s] Initial padding reaches pin density 0.423 for poly1_2_cli
[12/06 11:32:05     91s] InitPadU 0.005 -> 0.007 for poly1_2_cli
[12/06 11:32:05     91s] Initial padding reaches pin density 0.388 for poly1_2_sw
[12/06 11:32:05     91s] InitPadU 0.056 -> 0.059 for poly1_2_sw
[12/06 11:32:05     91s] InitPadU 0.428 -> 0.475 for poly1_1_tx_ns
[12/06 11:32:05     91s] InitPadU 0.337 -> 0.374 for poly1_1_tx_ew
[12/06 11:32:05     91s] Initial padding reaches pin density 0.423 for poly1_1_cli
[12/06 11:32:05     91s] InitPadU 0.006 -> 0.007 for poly1_1_cli
[12/06 11:32:05     91s] Initial padding reaches pin density 0.388 for poly1_1_sw
[12/06 11:32:05     91s] InitPadU 0.057 -> 0.060 for poly1_1_sw
[12/06 11:32:05     91s] InitPadU 0.385 -> 0.427 for poly1_0_tx_ns
[12/06 11:32:05     91s] InitPadU 0.337 -> 0.374 for poly1_0_tx_ew
[12/06 11:32:05     91s] Initial padding reaches pin density 0.423 for poly1_0_cli
[12/06 11:32:05     91s] InitPadU 0.006 -> 0.007 for poly1_0_cli
[12/06 11:32:05     91s] Initial padding reaches pin density 0.388 for poly1_0_sw
[12/06 11:32:05     91s] InitPadU 0.056 -> 0.059 for poly1_0_sw
[12/06 11:32:05     91s] InitPadU 0.428 -> 0.475 for poly0_3_tx_ns
[12/06 11:32:05     91s] InitPadU 0.340 -> 0.377 for poly0_3_tx_ew
[12/06 11:32:05     91s] Initial padding reaches pin density 0.423 for poly0_3_cli
[12/06 11:32:05     91s] InitPadU 0.006 -> 0.007 for poly0_3_cli
[12/06 11:32:05     91s] Initial padding reaches pin density 0.388 for poly0_3_sw
[12/06 11:32:05     91s] InitPadU 0.056 -> 0.060 for poly0_3_sw
[12/06 11:32:05     91s] InitPadU 0.428 -> 0.475 for poly0_2_tx_ns
[12/06 11:32:05     91s] InitPadU 0.337 -> 0.374 for poly0_2_tx_ew
[12/06 11:32:05     91s] Initial padding reaches pin density 0.423 for poly0_2_cli
[12/06 11:32:05     91s] InitPadU 0.006 -> 0.007 for poly0_2_cli
[12/06 11:32:05     91s] Initial padding reaches pin density 0.388 for poly0_2_sw
[12/06 11:32:05     91s] InitPadU 0.056 -> 0.059 for poly0_2_sw
[12/06 11:32:05     91s] InitPadU 0.428 -> 0.475 for poly0_1_tx_ns
[12/06 11:32:05     91s] InitPadU 0.337 -> 0.374 for poly0_1_tx_ew
[12/06 11:32:05     91s] Initial padding reaches pin density 0.423 for poly0_1_cli
[12/06 11:32:05     91s] InitPadU 0.006 -> 0.007 for poly0_1_cli
[12/06 11:32:05     91s] Initial padding reaches pin density 0.388 for poly0_1_sw
[12/06 11:32:05     91s] InitPadU 0.057 -> 0.060 for poly0_1_sw
[12/06 11:32:05     91s] InitPadU 0.385 -> 0.427 for poly0_0_tx_ns
[12/06 11:32:05     91s] InitPadU 0.337 -> 0.374 for poly0_0_tx_ew
[12/06 11:32:05     91s] Initial padding reaches pin density 0.424 for poly0_0_cli
[12/06 11:32:05     91s] InitPadU 0.006 -> 0.007 for poly0_0_cli
[12/06 11:32:05     91s] Initial padding reaches pin density 0.388 for poly0_0_sw
[12/06 11:32:05     91s] InitPadU 0.056 -> 0.059 for poly0_0_sw
[12/06 11:32:05     91s] InitPadU 0.008 -> 0.009 for top
[12/06 11:32:05     91s] 
[12/06 11:32:05     91s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2385.5M, EPOCH TIME: 1733502725.453050
[12/06 11:32:05     91s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.064, REAL:0.065, MEM:2392.6M, EPOCH TIME: 1733502725.517693
[12/06 11:32:05     91s] === lastAutoLevel = 11 
[12/06 11:32:05     91s] OPERPROF: Starting spInitNetWt at level 1, MEM:2392.6M, EPOCH TIME: 1733502725.535270
[12/06 11:32:05     91s] no activity file in design. spp won't run.
[12/06 11:32:05     91s] [spp] 0
[12/06 11:32:05     91s] [adp] 0:1:1:3
[12/06 11:32:07     93s] OPERPROF: Finished spInitNetWt at level 1, CPU:1.805, REAL:1.811, MEM:2426.7M, EPOCH TIME: 1733502727.346170
[12/06 11:32:07     93s] Clock gating cells determined by native netlist tracing.
[12/06 11:32:07     93s] no activity file in design. spp won't run.
[12/06 11:32:07     93s] no activity file in design. spp won't run.
[12/06 11:32:07     93s] Effort level <high> specified for reg2reg path_group
[12/06 11:32:07     93s] OPERPROF: Starting npMain at level 1, MEM:2427.7M, EPOCH TIME: 1733502727.944651
[12/06 11:32:08     93s] OPERPROF:   Starting npPlace at level 2, MEM:2458.7M, EPOCH TIME: 1733502728.984804
[12/06 11:32:09     94s] Iteration  1: Total net bbox = 7.184e-08 (6.70e-08 4.85e-09)
[12/06 11:32:09     94s]               Est.  stn bbox = 7.411e-08 (6.90e-08 5.07e-09)
[12/06 11:32:09     94s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 2667.7M
[12/06 11:32:09     94s] Iteration  2: Total net bbox = 7.184e-08 (6.70e-08 4.85e-09)
[12/06 11:32:09     94s]               Est.  stn bbox = 7.411e-08 (6.90e-08 5.07e-09)
[12/06 11:32:09     94s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2667.7M
[12/06 11:32:10     94s] exp_mt_sequential is set from setPlaceMode option to 1
[12/06 11:32:10     94s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/06 11:32:10     94s] place_exp_mt_interval set to default 32
[12/06 11:32:10     94s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/06 11:32:10     95s] Iteration  3: Total net bbox = 5.120e+03 (3.21e+03 1.91e+03)
[12/06 11:32:10     95s]               Est.  stn bbox = 5.370e+03 (3.36e+03 2.01e+03)
[12/06 11:32:10     95s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 2702.5M
[12/06 11:32:10     95s] Total number of setup views is 3.
[12/06 11:32:11     96s] Total number of active setup views is 1.
[12/06 11:32:11     96s] Active setup views:
[12/06 11:32:11     96s]     view_functional_wcl_slow
[12/06 11:32:11     96s] Iteration  4: Total net bbox = 4.889e+05 (2.35e+05 2.54e+05)
[12/06 11:32:11     96s]               Est.  stn bbox = 5.052e+05 (2.43e+05 2.62e+05)
[12/06 11:32:11     96s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 2724.7M
[12/06 11:32:11     96s] Total number of setup views is 1.
[12/06 11:32:11     96s] Total number of active setup views is 1.
[12/06 11:32:11     96s] Active setup views:
[12/06 11:32:11     96s]     view_functional_wcl_slow
[12/06 11:32:11     96s] Iteration  5: Total net bbox = 6.594e+05 (2.92e+05 3.67e+05)
[12/06 11:32:11     96s]               Est.  stn bbox = 6.782e+05 (3.01e+05 3.77e+05)
[12/06 11:32:11     96s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2733.1M
[12/06 11:32:11     96s] OPERPROF:   Finished npPlace at level 2, CPU:2.888, REAL:2.924, MEM:2733.1M, EPOCH TIME: 1733502731.909203
[12/06 11:32:11     96s] OPERPROF: Finished npMain at level 1, CPU:2.939, REAL:3.976, MEM:2733.1M, EPOCH TIME: 1733502731.920806
[12/06 11:32:11     96s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2733.1M, EPOCH TIME: 1733502731.979935
[12/06 11:32:11     96s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 11:32:11     96s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:2733.1M, EPOCH TIME: 1733502731.982133
[12/06 11:32:11     96s] OPERPROF: Starting npMain at level 1, MEM:2733.1M, EPOCH TIME: 1733502731.983051
[12/06 11:32:12     96s] OPERPROF:   Starting npPlace at level 2, MEM:2733.1M, EPOCH TIME: 1733502732.038302
[12/06 11:32:13     97s] Total number of setup views is 1.
[12/06 11:32:13     97s] Total number of active setup views is 1.
[12/06 11:32:13     97s] Active setup views:
[12/06 11:32:13     97s]     view_functional_wcl_slow
[12/06 11:32:13     98s] Iteration  6: Total net bbox = 7.142e+05 (3.09e+05 4.05e+05)
[12/06 11:32:13     98s]               Est.  stn bbox = 7.338e+05 (3.18e+05 4.16e+05)
[12/06 11:32:13     98s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 2722.3M
[12/06 11:32:13     98s] OPERPROF:   Finished npPlace at level 2, CPU:1.630, REAL:1.670, MEM:2722.3M, EPOCH TIME: 1733502733.708764
[12/06 11:32:13     98s] OPERPROF: Finished npMain at level 1, CPU:1.695, REAL:1.736, MEM:2722.3M, EPOCH TIME: 1733502733.719118
[12/06 11:32:13     98s] Iteration  7: Total net bbox = 7.372e+05 (3.25e+05 4.12e+05)
[12/06 11:32:13     98s]               Est.  stn bbox = 7.601e+05 (3.36e+05 4.24e+05)
[12/06 11:32:13     98s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2722.3M
[12/06 11:32:14     99s] 
[12/06 11:32:14     99s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/06 11:32:14     99s] TLC MultiMap info (StdDelay):
[12/06 11:32:14     99s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/06 11:32:14     99s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/06 11:32:14     99s]  Setting StdDelay to: 13.6ps
[12/06 11:32:14     99s] 
[12/06 11:32:14     99s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/06 11:32:15     99s] nrCritNet: 4.96% ( 356 / 7171 ) cutoffSlk: -7476.5ps stdDelay: 13.6ps
[12/06 11:32:15     99s] nrCritNet: 1.99% ( 143 / 7171 ) cutoffSlk: -7979.5ps stdDelay: 13.6ps
[12/06 11:32:15     99s] Iteration  8: Total net bbox = 7.485e+05 (3.36e+05 4.13e+05)
[12/06 11:32:15     99s]               Est.  stn bbox = 7.714e+05 (3.47e+05 4.25e+05)
[12/06 11:32:15     99s]               cpu = 0:00:01.4 real = 0:00:02.0 mem = 2722.3M
[12/06 11:32:15     99s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2722.3M, EPOCH TIME: 1733502735.185486
[12/06 11:32:15     99s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 11:32:15     99s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2722.3M, EPOCH TIME: 1733502735.186049
[12/06 11:32:15     99s] OPERPROF: Starting npMain at level 1, MEM:2722.3M, EPOCH TIME: 1733502735.186885
[12/06 11:32:15     99s] OPERPROF:   Starting npPlace at level 2, MEM:2722.3M, EPOCH TIME: 1733502735.242912
[12/06 11:32:16    100s] Total number of setup views is 1.
[12/06 11:32:16    100s] Total number of active setup views is 1.
[12/06 11:32:16    100s] Active setup views:
[12/06 11:32:16    100s]     view_functional_wcl_slow
[12/06 11:32:18    103s] OPERPROF:   Finished npPlace at level 2, CPU:3.364, REAL:3.512, MEM:2722.3M, EPOCH TIME: 1733502738.755068
[12/06 11:32:18    103s] OPERPROF: Finished npMain at level 1, CPU:3.430, REAL:3.579, MEM:2722.3M, EPOCH TIME: 1733502738.766170
[12/06 11:32:18    103s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2722.3M, EPOCH TIME: 1733502738.766704
[12/06 11:32:18    103s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 11:32:18    103s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2722.3M, EPOCH TIME: 1733502738.767202
[12/06 11:32:18    103s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2722.3M, EPOCH TIME: 1733502738.767329
[12/06 11:32:18    103s] Starting Early Global Route rough congestion estimation: mem = 2722.3M
[12/06 11:32:18    103s] (I)      ==================== Layers =====================
[12/06 11:32:18    103s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:32:18    103s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 11:32:18    103s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:32:18    103s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 11:32:18    103s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 11:32:18    103s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 11:32:18    103s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 11:32:18    103s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 11:32:18    103s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 11:32:18    103s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 11:32:18    103s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 11:32:18    103s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 11:32:18    103s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 11:32:18    103s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 11:32:18    103s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 11:32:18    103s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 11:32:18    103s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 11:32:18    103s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 11:32:18    103s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 11:32:18    103s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 11:32:18    103s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 11:32:18    103s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 11:32:18    103s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 11:32:18    103s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:32:18    103s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 11:32:18    103s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 11:32:18    103s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:32:18    103s] (I)      Started Import and model ( Curr Mem: 2722.30 MB )
[12/06 11:32:18    103s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:32:18    103s] (I)      == Non-default Options ==
[12/06 11:32:18    103s] (I)      Print mode                                         : 2
[12/06 11:32:18    103s] (I)      Stop if highly congested                           : false
[12/06 11:32:18    103s] (I)      Maximum routing layer                              : 10
[12/06 11:32:18    103s] (I)      Assign partition pins                              : false
[12/06 11:32:18    103s] (I)      Support large GCell                                : true
[12/06 11:32:18    103s] (I)      Number of threads                                  : 1
[12/06 11:32:18    103s] (I)      Number of rows per GCell                           : 26
[12/06 11:32:18    103s] (I)      Max num rows per GCell                             : 32
[12/06 11:32:18    103s] (I)      Method to set GCell size                           : row
[12/06 11:32:18    103s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 11:32:18    103s] (I)      Use row-based GCell size
[12/06 11:32:18    103s] (I)      Use row-based GCell align
[12/06 11:32:18    103s] (I)      layer 0 area = 168000
[12/06 11:32:18    103s] (I)      layer 1 area = 208000
[12/06 11:32:18    103s] (I)      layer 2 area = 208000
[12/06 11:32:18    103s] (I)      layer 3 area = 208000
[12/06 11:32:18    103s] (I)      layer 4 area = 208000
[12/06 11:32:18    103s] (I)      layer 5 area = 208000
[12/06 11:32:18    103s] (I)      layer 6 area = 208000
[12/06 11:32:18    103s] (I)      layer 7 area = 2259999
[12/06 11:32:18    103s] (I)      layer 8 area = 2259999
[12/06 11:32:18    103s] (I)      layer 9 area = 0
[12/06 11:32:18    103s] (I)      GCell unit size   : 3600
[12/06 11:32:18    103s] (I)      GCell multiplier  : 26
[12/06 11:32:18    103s] (I)      GCell row height  : 3600
[12/06 11:32:18    103s] (I)      Actual row height : 3600
[12/06 11:32:18    103s] (I)      GCell align ref   : 4000 4000
[12/06 11:32:18    103s] [NR-eGR] Track table information for default rule: 
[12/06 11:32:18    103s] [NR-eGR] M1 has single uniform track structure
[12/06 11:32:18    103s] [NR-eGR] M2 has single uniform track structure
[12/06 11:32:18    103s] [NR-eGR] M3 has single uniform track structure
[12/06 11:32:18    103s] [NR-eGR] M4 has single uniform track structure
[12/06 11:32:18    103s] [NR-eGR] M5 has single uniform track structure
[12/06 11:32:18    103s] [NR-eGR] M6 has single uniform track structure
[12/06 11:32:18    103s] [NR-eGR] M7 has single uniform track structure
[12/06 11:32:18    103s] [NR-eGR] M8 has single uniform track structure
[12/06 11:32:18    103s] [NR-eGR] M9 has single uniform track structure
[12/06 11:32:18    103s] [NR-eGR] AP has single uniform track structure
[12/06 11:32:18    103s] (I)      ================== Default via ==================
[12/06 11:32:18    103s] (I)      +---+--------------------+----------------------+
[12/06 11:32:18    103s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 11:32:18    103s] (I)      +---+--------------------+----------------------+
[12/06 11:32:18    103s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 11:32:18    103s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 11:32:18    103s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 11:32:18    103s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 11:32:18    103s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 11:32:18    103s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 11:32:18    103s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 11:32:18    103s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 11:32:18    103s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 11:32:18    103s] (I)      +---+--------------------+----------------------+
[12/06 11:32:18    103s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 11:32:18    103s] [NR-eGR] Read 2100180 PG shapes
[12/06 11:32:18    103s] [NR-eGR] Read 0 clock shapes
[12/06 11:32:18    103s] [NR-eGR] Read 0 other shapes
[12/06 11:32:18    103s] [NR-eGR] #Routing Blockages  : 0
[12/06 11:32:18    103s] [NR-eGR] #Instance Blockages : 3552
[12/06 11:32:18    103s] [NR-eGR] #PG Blockages       : 2100180
[12/06 11:32:18    103s] [NR-eGR] #Halo Blockages     : 0
[12/06 11:32:18    103s] [NR-eGR] #Boundary Blockages : 0
[12/06 11:32:18    103s] [NR-eGR] #Clock Blockages    : 0
[12/06 11:32:18    103s] [NR-eGR] #Other Blockages    : 0
[12/06 11:32:18    103s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 11:32:18    103s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 11:32:18    103s] [NR-eGR] Read 7170 nets ( ignored 0 )
[12/06 11:32:18    103s] (I)      early_global_route_priority property id does not exist.
[12/06 11:32:18    103s] (I)      Read Num Blocks=2103732  Num Prerouted Wires=0  Num CS=0
[12/06 11:32:19    103s] (I)      Layer 1 (V) : #blockages 501088 : #preroutes 0
[12/06 11:32:19    103s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/06 11:32:19    103s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/06 11:32:19    103s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 11:32:19    103s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 11:32:19    103s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 11:32:19    103s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 11:32:19    103s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 11:32:19    103s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 11:32:19    103s] (I)      Number of ignored nets                =      0
[12/06 11:32:19    103s] (I)      Number of connected nets              =      0
[12/06 11:32:19    103s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 11:32:19    103s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/06 11:32:19    103s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 11:32:19    103s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 11:32:19    103s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 11:32:19    103s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 11:32:19    103s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 11:32:19    103s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 11:32:19    103s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 11:32:19    103s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 11:32:19    103s] (I)      Ndr track 0 does not exist
[12/06 11:32:19    103s] (I)      ---------------------Grid Graph Info--------------------
[12/06 11:32:19    103s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 11:32:19    103s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 11:32:19    103s] (I)      Site width          :   400  (dbu)
[12/06 11:32:19    103s] (I)      Row height          :  3600  (dbu)
[12/06 11:32:19    103s] (I)      GCell row height    :  3600  (dbu)
[12/06 11:32:19    103s] (I)      GCell width         : 93600  (dbu)
[12/06 11:32:19    103s] (I)      GCell height        : 93600  (dbu)
[12/06 11:32:19    103s] (I)      Grid                :    33    33    10
[12/06 11:32:19    103s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 11:32:19    103s] (I)      Vertical capacity   :     0 93600     0 93600     0 93600     0 93600     0 93600
[12/06 11:32:19    103s] (I)      Horizontal capacity :     0     0 93600     0 93600     0 93600     0 93600     0
[12/06 11:32:19    103s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 11:32:19    103s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 11:32:19    103s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 11:32:19    103s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 11:32:19    103s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 11:32:19    103s] (I)      Num tracks per GCell: 260.00 234.00 234.00 234.00 234.00 234.00 234.00 58.50 58.50  7.20
[12/06 11:32:19    103s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 11:32:19    103s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 11:32:19    103s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 11:32:19    103s] (I)      --------------------------------------------------------
[12/06 11:32:19    103s] 
[12/06 11:32:19    103s] [NR-eGR] ============ Routing rule table ============
[12/06 11:32:19    103s] [NR-eGR] Rule id: 0  Nets: 7170
[12/06 11:32:19    103s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 11:32:19    103s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 11:32:19    103s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 11:32:19    103s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 11:32:19    103s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 11:32:19    103s] [NR-eGR] ========================================
[12/06 11:32:19    103s] [NR-eGR] 
[12/06 11:32:19    103s] (I)      =============== Blocked Tracks ===============
[12/06 11:32:19    103s] (I)      +-------+---------+----------+---------------+
[12/06 11:32:19    103s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 11:32:19    103s] (I)      +-------+---------+----------+---------------+
[12/06 11:32:19    103s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 11:32:19    103s] (I)      |     2 |  247500 |    71241 |        28.78% |
[12/06 11:32:19    103s] (I)      |     3 |  247467 |    79840 |        32.26% |
[12/06 11:32:19    103s] (I)      |     4 |  247500 |    67873 |        27.42% |
[12/06 11:32:19    103s] (I)      |     5 |  247467 |   239392 |        96.74% |
[12/06 11:32:19    103s] (I)      |     6 |  247500 |   239424 |        96.74% |
[12/06 11:32:19    103s] (I)      |     7 |  247467 |        0 |         0.00% |
[12/06 11:32:19    103s] (I)      |     8 |   61875 |        0 |         0.00% |
[12/06 11:32:19    103s] (I)      |     9 |   61875 |        0 |         0.00% |
[12/06 11:32:19    103s] (I)      |    10 |    7590 |        0 |         0.00% |
[12/06 11:32:19    103s] (I)      +-------+---------+----------+---------------+
[12/06 11:32:19    103s] (I)      Finished Import and model ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 2722.30 MB )
[12/06 11:32:19    103s] (I)      Reset routing kernel
[12/06 11:32:19    103s] (I)      numLocalWires=28937  numGlobalNetBranches=8612  numLocalNetBranches=6268
[12/06 11:32:19    103s] (I)      totalPins=26497  totalGlobalPin=8367 (31.58%)
[12/06 11:32:19    103s] (I)      total 2D Cap : 1412681 = (708975 H, 703706 V)
[12/06 11:32:19    103s] (I)      
[12/06 11:32:19    103s] (I)      ============  Phase 1a Route ============
[12/06 11:32:19    103s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 11:32:19    103s] (I)      Usage: 17689 = (8071 H, 9618 V) = (1.14% H, 1.37% V) = (3.777e+05um H, 4.501e+05um V)
[12/06 11:32:19    103s] (I)      
[12/06 11:32:19    103s] (I)      ============  Phase 1b Route ============
[12/06 11:32:19    103s] (I)      Usage: 17689 = (8071 H, 9618 V) = (1.14% H, 1.37% V) = (3.777e+05um H, 4.501e+05um V)
[12/06 11:32:19    103s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/06 11:32:19    103s] 
[12/06 11:32:19    103s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 11:32:19    103s] Finished Early Global Route rough congestion estimation: mem = 2722.3M
[12/06 11:32:19    103s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.305, REAL:0.306, MEM:2722.3M, EPOCH TIME: 1733502739.073071
[12/06 11:32:19    103s] earlyGlobalRoute rough estimation gcell size 26 row height
[12/06 11:32:19    103s] OPERPROF: Starting CDPad at level 1, MEM:2722.3M, EPOCH TIME: 1733502739.073271
[12/06 11:32:19    103s] CDPadU 0.036 -> 0.035. R=0.032, N=6562, GS=46.800
[12/06 11:32:19    103s] OPERPROF: Finished CDPad at level 1, CPU:0.240, REAL:0.241, MEM:2722.3M, EPOCH TIME: 1733502739.314153
[12/06 11:32:19    103s] OPERPROF: Starting npMain at level 1, MEM:2722.3M, EPOCH TIME: 1733502739.315177
[12/06 11:32:19    103s] OPERPROF:   Starting npPlace at level 2, MEM:2722.3M, EPOCH TIME: 1733502739.371609
[12/06 11:32:19    104s] Total number of setup views is 1.
[12/06 11:32:19    104s] Total number of active setup views is 1.
[12/06 11:32:19    104s] Active setup views:
[12/06 11:32:19    104s]     view_functional_wcl_slow
[12/06 11:32:19    104s] OPERPROF:   Finished npPlace at level 2, CPU:0.537, REAL:0.539, MEM:2722.3M, EPOCH TIME: 1733502739.910747
[12/06 11:32:19    104s] OPERPROF: Finished npMain at level 1, CPU:0.604, REAL:0.606, MEM:2722.3M, EPOCH TIME: 1733502739.921470
[12/06 11:32:19    104s] Global placement CDP skipped at cutLevel 9.
[12/06 11:32:19    104s] Iteration  9: Total net bbox = 7.814e+05 (3.55e+05 4.26e+05)
[12/06 11:32:19    104s]               Est.  stn bbox = 8.041e+05 (3.66e+05 4.38e+05)
[12/06 11:32:19    104s]               cpu = 0:00:04.6 real = 0:00:04.0 mem = 2722.3M
[12/06 11:32:21    106s] nrCritNet: 4.99% ( 358 / 7171 ) cutoffSlk: -3042.0ps stdDelay: 13.6ps
[12/06 11:32:21    106s] nrCritNet: 1.92% ( 138 / 7171 ) cutoffSlk: -5314.9ps stdDelay: 13.6ps
[12/06 11:32:21    106s] Iteration 10: Total net bbox = 7.865e+05 (3.60e+05 4.27e+05)
[12/06 11:32:21    106s]               Est.  stn bbox = 8.088e+05 (3.71e+05 4.38e+05)
[12/06 11:32:21    106s]               cpu = 0:00:01.6 real = 0:00:02.0 mem = 2722.3M
[12/06 11:32:21    106s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2722.3M, EPOCH TIME: 1733502741.598514
[12/06 11:32:21    106s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 11:32:21    106s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2722.3M, EPOCH TIME: 1733502741.599102
[12/06 11:32:21    106s] OPERPROF: Starting npMain at level 1, MEM:2722.3M, EPOCH TIME: 1733502741.599981
[12/06 11:32:21    106s] OPERPROF:   Starting npPlace at level 2, MEM:2722.3M, EPOCH TIME: 1733502741.649275
[12/06 11:32:22    107s] Total number of setup views is 1.
[12/06 11:32:22    107s] Total number of active setup views is 1.
[12/06 11:32:22    107s] Active setup views:
[12/06 11:32:22    107s]     view_functional_wcl_slow
[12/06 11:32:25    110s] OPERPROF:   Finished npPlace at level 2, CPU:4.021, REAL:4.162, MEM:2722.3M, EPOCH TIME: 1733502745.811716
[12/06 11:32:25    110s] OPERPROF: Finished npMain at level 1, CPU:4.084, REAL:4.226, MEM:2722.3M, EPOCH TIME: 1733502745.825919
[12/06 11:32:25    110s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2722.3M, EPOCH TIME: 1733502745.826554
[12/06 11:32:25    110s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 11:32:25    110s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2722.3M, EPOCH TIME: 1733502745.827063
[12/06 11:32:25    110s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2722.3M, EPOCH TIME: 1733502745.827192
[12/06 11:32:25    110s] Starting Early Global Route rough congestion estimation: mem = 2722.3M
[12/06 11:32:25    110s] (I)      ==================== Layers =====================
[12/06 11:32:25    110s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:32:25    110s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 11:32:25    110s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:32:25    110s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 11:32:25    110s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 11:32:25    110s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 11:32:25    110s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 11:32:25    110s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 11:32:25    110s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 11:32:25    110s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 11:32:25    110s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 11:32:25    110s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 11:32:25    110s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 11:32:25    110s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 11:32:25    110s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 11:32:25    110s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 11:32:25    110s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 11:32:25    110s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 11:32:25    110s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 11:32:25    110s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 11:32:25    110s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 11:32:25    110s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 11:32:25    110s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 11:32:25    110s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:32:25    110s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 11:32:25    110s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 11:32:25    110s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:32:25    110s] (I)      Started Import and model ( Curr Mem: 2722.30 MB )
[12/06 11:32:25    110s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:32:25    110s] (I)      == Non-default Options ==
[12/06 11:32:25    110s] (I)      Print mode                                         : 2
[12/06 11:32:25    110s] (I)      Stop if highly congested                           : false
[12/06 11:32:25    110s] (I)      Maximum routing layer                              : 10
[12/06 11:32:25    110s] (I)      Assign partition pins                              : false
[12/06 11:32:25    110s] (I)      Support large GCell                                : true
[12/06 11:32:25    110s] (I)      Number of threads                                  : 1
[12/06 11:32:25    110s] (I)      Number of rows per GCell                           : 13
[12/06 11:32:25    110s] (I)      Max num rows per GCell                             : 32
[12/06 11:32:25    110s] (I)      Method to set GCell size                           : row
[12/06 11:32:25    110s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 11:32:25    110s] (I)      Use row-based GCell size
[12/06 11:32:25    110s] (I)      Use row-based GCell align
[12/06 11:32:25    110s] (I)      layer 0 area = 168000
[12/06 11:32:25    110s] (I)      layer 1 area = 208000
[12/06 11:32:25    110s] (I)      layer 2 area = 208000
[12/06 11:32:25    110s] (I)      layer 3 area = 208000
[12/06 11:32:25    110s] (I)      layer 4 area = 208000
[12/06 11:32:25    110s] (I)      layer 5 area = 208000
[12/06 11:32:25    110s] (I)      layer 6 area = 208000
[12/06 11:32:25    110s] (I)      layer 7 area = 2259999
[12/06 11:32:25    110s] (I)      layer 8 area = 2259999
[12/06 11:32:25    110s] (I)      layer 9 area = 0
[12/06 11:32:25    110s] (I)      GCell unit size   : 3600
[12/06 11:32:25    110s] (I)      GCell multiplier  : 13
[12/06 11:32:25    110s] (I)      GCell row height  : 3600
[12/06 11:32:25    110s] (I)      Actual row height : 3600
[12/06 11:32:25    110s] (I)      GCell align ref   : 4000 4000
[12/06 11:32:25    110s] [NR-eGR] Track table information for default rule: 
[12/06 11:32:25    110s] [NR-eGR] M1 has single uniform track structure
[12/06 11:32:25    110s] [NR-eGR] M2 has single uniform track structure
[12/06 11:32:25    110s] [NR-eGR] M3 has single uniform track structure
[12/06 11:32:25    110s] [NR-eGR] M4 has single uniform track structure
[12/06 11:32:25    110s] [NR-eGR] M5 has single uniform track structure
[12/06 11:32:25    110s] [NR-eGR] M6 has single uniform track structure
[12/06 11:32:25    110s] [NR-eGR] M7 has single uniform track structure
[12/06 11:32:25    110s] [NR-eGR] M8 has single uniform track structure
[12/06 11:32:25    110s] [NR-eGR] M9 has single uniform track structure
[12/06 11:32:25    110s] [NR-eGR] AP has single uniform track structure
[12/06 11:32:25    110s] (I)      ================== Default via ==================
[12/06 11:32:25    110s] (I)      +---+--------------------+----------------------+
[12/06 11:32:25    110s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 11:32:25    110s] (I)      +---+--------------------+----------------------+
[12/06 11:32:25    110s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 11:32:25    110s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 11:32:25    110s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 11:32:25    110s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 11:32:25    110s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 11:32:25    110s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 11:32:25    110s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 11:32:25    110s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 11:32:25    110s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 11:32:25    110s] (I)      +---+--------------------+----------------------+
[12/06 11:32:25    110s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 11:32:26    110s] [NR-eGR] Read 2100180 PG shapes
[12/06 11:32:26    110s] [NR-eGR] Read 0 clock shapes
[12/06 11:32:26    110s] [NR-eGR] Read 0 other shapes
[12/06 11:32:26    110s] [NR-eGR] #Routing Blockages  : 0
[12/06 11:32:26    110s] [NR-eGR] #Instance Blockages : 3552
[12/06 11:32:26    110s] [NR-eGR] #PG Blockages       : 2100180
[12/06 11:32:26    110s] [NR-eGR] #Halo Blockages     : 0
[12/06 11:32:26    110s] [NR-eGR] #Boundary Blockages : 0
[12/06 11:32:26    110s] [NR-eGR] #Clock Blockages    : 0
[12/06 11:32:26    110s] [NR-eGR] #Other Blockages    : 0
[12/06 11:32:26    110s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 11:32:26    110s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 11:32:26    110s] [NR-eGR] Read 7170 nets ( ignored 0 )
[12/06 11:32:26    110s] (I)      early_global_route_priority property id does not exist.
[12/06 11:32:26    110s] (I)      Read Num Blocks=2103732  Num Prerouted Wires=0  Num CS=0
[12/06 11:32:26    110s] (I)      Layer 1 (V) : #blockages 501088 : #preroutes 0
[12/06 11:32:26    110s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/06 11:32:26    110s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/06 11:32:26    110s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 11:32:26    110s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 11:32:26    110s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 11:32:26    110s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 11:32:26    110s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 11:32:26    110s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 11:32:26    110s] (I)      Number of ignored nets                =      0
[12/06 11:32:26    110s] (I)      Number of connected nets              =      0
[12/06 11:32:26    110s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 11:32:26    110s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/06 11:32:26    110s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 11:32:26    110s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 11:32:26    110s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 11:32:26    110s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 11:32:26    110s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 11:32:26    110s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 11:32:26    110s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 11:32:26    110s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 11:32:26    110s] (I)      Ndr track 0 does not exist
[12/06 11:32:26    110s] (I)      ---------------------Grid Graph Info--------------------
[12/06 11:32:26    110s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 11:32:26    110s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 11:32:26    110s] (I)      Site width          :   400  (dbu)
[12/06 11:32:26    110s] (I)      Row height          :  3600  (dbu)
[12/06 11:32:26    110s] (I)      GCell row height    :  3600  (dbu)
[12/06 11:32:26    110s] (I)      GCell width         : 46800  (dbu)
[12/06 11:32:26    110s] (I)      GCell height        : 46800  (dbu)
[12/06 11:32:26    110s] (I)      Grid                :    65    65    10
[12/06 11:32:26    110s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 11:32:26    110s] (I)      Vertical capacity   :     0 46800     0 46800     0 46800     0 46800     0 46800
[12/06 11:32:26    110s] (I)      Horizontal capacity :     0     0 46800     0 46800     0 46800     0 46800     0
[12/06 11:32:26    110s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 11:32:26    110s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 11:32:26    110s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 11:32:26    110s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 11:32:26    110s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 11:32:26    110s] (I)      Num tracks per GCell: 130.00 117.00 117.00 117.00 117.00 117.00 117.00 29.25 29.25  3.60
[12/06 11:32:26    110s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 11:32:26    110s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 11:32:26    110s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 11:32:26    110s] (I)      --------------------------------------------------------
[12/06 11:32:26    110s] 
[12/06 11:32:26    110s] [NR-eGR] ============ Routing rule table ============
[12/06 11:32:26    110s] [NR-eGR] Rule id: 0  Nets: 7170
[12/06 11:32:26    110s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 11:32:26    110s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 11:32:26    110s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 11:32:26    110s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 11:32:26    110s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 11:32:26    110s] [NR-eGR] ========================================
[12/06 11:32:26    110s] [NR-eGR] 
[12/06 11:32:26    110s] (I)      =============== Blocked Tracks ===============
[12/06 11:32:26    110s] (I)      +-------+---------+----------+---------------+
[12/06 11:32:26    110s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 11:32:26    110s] (I)      +-------+---------+----------+---------------+
[12/06 11:32:26    110s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 11:32:26    110s] (I)      |     2 |  487500 |   141501 |        29.03% |
[12/06 11:32:26    110s] (I)      |     3 |  487435 |   159680 |        32.76% |
[12/06 11:32:26    110s] (I)      |     4 |  487500 |   134849 |        27.66% |
[12/06 11:32:26    110s] (I)      |     5 |  487435 |   478784 |        98.23% |
[12/06 11:32:26    110s] (I)      |     6 |  487500 |   478848 |        98.23% |
[12/06 11:32:26    110s] (I)      |     7 |  487435 |        0 |         0.00% |
[12/06 11:32:26    110s] (I)      |     8 |  121875 |        0 |         0.00% |
[12/06 11:32:26    110s] (I)      |     9 |  121875 |        0 |         0.00% |
[12/06 11:32:26    110s] (I)      |    10 |   14950 |        0 |         0.00% |
[12/06 11:32:26    110s] (I)      +-------+---------+----------+---------------+
[12/06 11:32:26    110s] (I)      Finished Import and model ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2722.30 MB )
[12/06 11:32:26    110s] (I)      Reset routing kernel
[12/06 11:32:26    110s] (I)      numLocalWires=26487  numGlobalNetBranches=9897  numLocalNetBranches=3699
[12/06 11:32:26    110s] (I)      totalPins=26497  totalGlobalPin=10141 (38.27%)
[12/06 11:32:26    110s] (I)      total 2D Cap : 2772281 = (1391248 H, 1381033 V)
[12/06 11:32:26    110s] (I)      
[12/06 11:32:26    110s] (I)      ============  Phase 1a Route ============
[12/06 11:32:26    110s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 11:32:26    110s] (I)      Usage: 34688 = (15399 H, 19289 V) = (1.11% H, 1.40% V) = (3.603e+05um H, 4.514e+05um V)
[12/06 11:32:26    110s] (I)      
[12/06 11:32:26    110s] (I)      ============  Phase 1b Route ============
[12/06 11:32:26    110s] (I)      Usage: 34688 = (15399 H, 19289 V) = (1.11% H, 1.40% V) = (3.603e+05um H, 4.514e+05um V)
[12/06 11:32:26    110s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/06 11:32:26    110s] 
[12/06 11:32:26    110s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 11:32:26    110s] Finished Early Global Route rough congestion estimation: mem = 2722.3M
[12/06 11:32:26    110s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.318, REAL:0.319, MEM:2722.3M, EPOCH TIME: 1733502746.146346
[12/06 11:32:26    110s] earlyGlobalRoute rough estimation gcell size 13 row height
[12/06 11:32:26    110s] OPERPROF: Starting CDPad at level 1, MEM:2722.3M, EPOCH TIME: 1733502746.146544
[12/06 11:32:26    110s] CDPadU 0.035 -> 0.035. R=0.032, N=6562, GS=23.400
[12/06 11:32:26    110s] OPERPROF: Finished CDPad at level 1, CPU:0.245, REAL:0.246, MEM:2722.3M, EPOCH TIME: 1733502746.392198
[12/06 11:32:26    110s] OPERPROF: Starting npMain at level 1, MEM:2722.3M, EPOCH TIME: 1733502746.393181
[12/06 11:32:26    110s] OPERPROF:   Starting npPlace at level 2, MEM:2722.3M, EPOCH TIME: 1733502746.452174
[12/06 11:32:26    111s] Total number of setup views is 1.
[12/06 11:32:26    111s] Total number of active setup views is 1.
[12/06 11:32:26    111s] Active setup views:
[12/06 11:32:26    111s]     view_functional_wcl_slow
[12/06 11:32:26    111s] OPERPROF:   Finished npPlace at level 2, CPU:0.540, REAL:0.542, MEM:2722.3M, EPOCH TIME: 1733502746.993971
[12/06 11:32:27    111s] OPERPROF: Finished npMain at level 1, CPU:0.609, REAL:0.611, MEM:2722.3M, EPOCH TIME: 1733502747.004660
[12/06 11:32:27    111s] Global placement CDP skipped at cutLevel 11.
[12/06 11:32:27    111s] Iteration 11: Total net bbox = 8.067e+05 (3.66e+05 4.41e+05)
[12/06 11:32:27    111s]               Est.  stn bbox = 8.368e+05 (3.81e+05 4.56e+05)
[12/06 11:32:27    111s]               cpu = 0:00:05.3 real = 0:00:06.0 mem = 2722.3M
[12/06 11:32:28    113s] nrCritNet: 4.99% ( 358 / 7171 ) cutoffSlk: 640.7ps stdDelay: 13.6ps
[12/06 11:32:28    113s] nrCritNet: 1.99% ( 143 / 7171 ) cutoffSlk: -1059.4ps stdDelay: 13.6ps
[12/06 11:32:28    113s] Iteration 12: Total net bbox = 8.129e+05 (3.68e+05 4.45e+05)
[12/06 11:32:28    113s]               Est.  stn bbox = 8.416e+05 (3.83e+05 4.59e+05)
[12/06 11:32:28    113s]               cpu = 0:00:01.8 real = 0:00:01.0 mem = 2722.3M
[12/06 11:32:28    113s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2722.3M, EPOCH TIME: 1733502748.807878
[12/06 11:32:28    113s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 11:32:28    113s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2722.3M, EPOCH TIME: 1733502748.808489
[12/06 11:32:28    113s] OPERPROF: Starting npMain at level 1, MEM:2722.3M, EPOCH TIME: 1733502748.809384
[12/06 11:32:28    113s] OPERPROF:   Starting npPlace at level 2, MEM:2722.3M, EPOCH TIME: 1733502748.867663
[12/06 11:32:29    114s] Total number of setup views is 1.
[12/06 11:32:29    114s] Total number of active setup views is 1.
[12/06 11:32:29    114s] Active setup views:
[12/06 11:32:29    114s]     view_functional_wcl_slow
[12/06 11:32:33    117s] OPERPROF:   Finished npPlace at level 2, CPU:4.657, REAL:4.837, MEM:2722.3M, EPOCH TIME: 1733502753.704825
[12/06 11:32:33    117s] OPERPROF: Finished npMain at level 1, CPU:4.729, REAL:4.910, MEM:2722.3M, EPOCH TIME: 1733502753.719411
[12/06 11:32:33    117s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2722.3M, EPOCH TIME: 1733502753.720409
[12/06 11:32:33    117s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 11:32:33    117s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2722.3M, EPOCH TIME: 1733502753.720921
[12/06 11:32:33    117s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2722.3M, EPOCH TIME: 1733502753.721052
[12/06 11:32:33    117s] Starting Early Global Route rough congestion estimation: mem = 2722.3M
[12/06 11:32:33    117s] (I)      ==================== Layers =====================
[12/06 11:32:33    117s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:32:33    117s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 11:32:33    117s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:32:33    117s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 11:32:33    117s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 11:32:33    117s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 11:32:33    117s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 11:32:33    117s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 11:32:33    117s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 11:32:33    117s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 11:32:33    117s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 11:32:33    117s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 11:32:33    117s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 11:32:33    117s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 11:32:33    117s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 11:32:33    117s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 11:32:33    117s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 11:32:33    117s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 11:32:33    117s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 11:32:33    117s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 11:32:33    117s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 11:32:33    117s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 11:32:33    117s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 11:32:33    117s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:32:33    117s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 11:32:33    117s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 11:32:33    117s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:32:33    117s] (I)      Started Import and model ( Curr Mem: 2722.30 MB )
[12/06 11:32:33    117s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:32:33    117s] (I)      == Non-default Options ==
[12/06 11:32:33    117s] (I)      Print mode                                         : 2
[12/06 11:32:33    117s] (I)      Stop if highly congested                           : false
[12/06 11:32:33    117s] (I)      Maximum routing layer                              : 10
[12/06 11:32:33    117s] (I)      Assign partition pins                              : false
[12/06 11:32:33    117s] (I)      Support large GCell                                : true
[12/06 11:32:33    117s] (I)      Number of threads                                  : 1
[12/06 11:32:33    117s] (I)      Number of rows per GCell                           : 7
[12/06 11:32:33    117s] (I)      Max num rows per GCell                             : 32
[12/06 11:32:33    117s] (I)      Method to set GCell size                           : row
[12/06 11:32:33    117s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 11:32:33    117s] (I)      Use row-based GCell size
[12/06 11:32:33    117s] (I)      Use row-based GCell align
[12/06 11:32:33    117s] (I)      layer 0 area = 168000
[12/06 11:32:33    117s] (I)      layer 1 area = 208000
[12/06 11:32:33    117s] (I)      layer 2 area = 208000
[12/06 11:32:33    117s] (I)      layer 3 area = 208000
[12/06 11:32:33    117s] (I)      layer 4 area = 208000
[12/06 11:32:33    117s] (I)      layer 5 area = 208000
[12/06 11:32:33    117s] (I)      layer 6 area = 208000
[12/06 11:32:33    117s] (I)      layer 7 area = 2259999
[12/06 11:32:33    117s] (I)      layer 8 area = 2259999
[12/06 11:32:33    117s] (I)      layer 9 area = 0
[12/06 11:32:33    117s] (I)      GCell unit size   : 3600
[12/06 11:32:33    117s] (I)      GCell multiplier  : 7
[12/06 11:32:33    117s] (I)      GCell row height  : 3600
[12/06 11:32:33    117s] (I)      Actual row height : 3600
[12/06 11:32:33    117s] (I)      GCell align ref   : 4000 4000
[12/06 11:32:33    117s] [NR-eGR] Track table information for default rule: 
[12/06 11:32:33    117s] [NR-eGR] M1 has single uniform track structure
[12/06 11:32:33    117s] [NR-eGR] M2 has single uniform track structure
[12/06 11:32:33    117s] [NR-eGR] M3 has single uniform track structure
[12/06 11:32:33    117s] [NR-eGR] M4 has single uniform track structure
[12/06 11:32:33    117s] [NR-eGR] M5 has single uniform track structure
[12/06 11:32:33    117s] [NR-eGR] M6 has single uniform track structure
[12/06 11:32:33    117s] [NR-eGR] M7 has single uniform track structure
[12/06 11:32:33    117s] [NR-eGR] M8 has single uniform track structure
[12/06 11:32:33    117s] [NR-eGR] M9 has single uniform track structure
[12/06 11:32:33    117s] [NR-eGR] AP has single uniform track structure
[12/06 11:32:33    117s] (I)      ================== Default via ==================
[12/06 11:32:33    117s] (I)      +---+--------------------+----------------------+
[12/06 11:32:33    117s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 11:32:33    117s] (I)      +---+--------------------+----------------------+
[12/06 11:32:33    117s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 11:32:33    117s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 11:32:33    117s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 11:32:33    117s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 11:32:33    117s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 11:32:33    117s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 11:32:33    117s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 11:32:33    117s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 11:32:33    117s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 11:32:33    117s] (I)      +---+--------------------+----------------------+
[12/06 11:32:33    117s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 11:32:33    118s] [NR-eGR] Read 2100180 PG shapes
[12/06 11:32:33    118s] [NR-eGR] Read 0 clock shapes
[12/06 11:32:33    118s] [NR-eGR] Read 0 other shapes
[12/06 11:32:33    118s] [NR-eGR] #Routing Blockages  : 0
[12/06 11:32:33    118s] [NR-eGR] #Instance Blockages : 3552
[12/06 11:32:33    118s] [NR-eGR] #PG Blockages       : 2100180
[12/06 11:32:33    118s] [NR-eGR] #Halo Blockages     : 0
[12/06 11:32:33    118s] [NR-eGR] #Boundary Blockages : 0
[12/06 11:32:33    118s] [NR-eGR] #Clock Blockages    : 0
[12/06 11:32:33    118s] [NR-eGR] #Other Blockages    : 0
[12/06 11:32:33    118s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 11:32:33    118s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 11:32:33    118s] [NR-eGR] Read 7170 nets ( ignored 0 )
[12/06 11:32:33    118s] (I)      early_global_route_priority property id does not exist.
[12/06 11:32:33    118s] (I)      Read Num Blocks=2103732  Num Prerouted Wires=0  Num CS=0
[12/06 11:32:33    118s] (I)      Layer 1 (V) : #blockages 501088 : #preroutes 0
[12/06 11:32:33    118s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/06 11:32:34    118s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/06 11:32:34    118s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 11:32:34    118s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 11:32:34    118s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 11:32:34    118s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 11:32:34    118s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 11:32:34    118s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 11:32:34    118s] (I)      Number of ignored nets                =      0
[12/06 11:32:34    118s] (I)      Number of connected nets              =      0
[12/06 11:32:34    118s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 11:32:34    118s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/06 11:32:34    118s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 11:32:34    118s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 11:32:34    118s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 11:32:34    118s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 11:32:34    118s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 11:32:34    118s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 11:32:34    118s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 11:32:34    118s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 11:32:34    118s] (I)      Ndr track 0 does not exist
[12/06 11:32:34    118s] (I)      ---------------------Grid Graph Info--------------------
[12/06 11:32:34    118s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 11:32:34    118s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 11:32:34    118s] (I)      Site width          :   400  (dbu)
[12/06 11:32:34    118s] (I)      Row height          :  3600  (dbu)
[12/06 11:32:34    118s] (I)      GCell row height    :  3600  (dbu)
[12/06 11:32:34    118s] (I)      GCell width         : 25200  (dbu)
[12/06 11:32:34    118s] (I)      GCell height        : 25200  (dbu)
[12/06 11:32:34    118s] (I)      Grid                :   120   120    10
[12/06 11:32:34    118s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 11:32:34    118s] (I)      Vertical capacity   :     0 25200     0 25200     0 25200     0 25200     0 25200
[12/06 11:32:34    118s] (I)      Horizontal capacity :     0     0 25200     0 25200     0 25200     0 25200     0
[12/06 11:32:34    118s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 11:32:34    118s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 11:32:34    118s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 11:32:34    118s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 11:32:34    118s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 11:32:34    118s] (I)      Num tracks per GCell: 70.00 63.00 63.00 63.00 63.00 63.00 63.00 15.75 15.75  1.94
[12/06 11:32:34    118s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 11:32:34    118s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 11:32:34    118s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 11:32:34    118s] (I)      --------------------------------------------------------
[12/06 11:32:34    118s] 
[12/06 11:32:34    118s] [NR-eGR] ============ Routing rule table ============
[12/06 11:32:34    118s] [NR-eGR] Rule id: 0  Nets: 7170
[12/06 11:32:34    118s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 11:32:34    118s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 11:32:34    118s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 11:32:34    118s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 11:32:34    118s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 11:32:34    118s] [NR-eGR] ========================================
[12/06 11:32:34    118s] [NR-eGR] 
[12/06 11:32:34    118s] (I)      =============== Blocked Tracks ===============
[12/06 11:32:34    118s] (I)      +-------+---------+----------+---------------+
[12/06 11:32:34    118s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 11:32:34    118s] (I)      +-------+---------+----------+---------------+
[12/06 11:32:34    118s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 11:32:34    118s] (I)      |     2 |  900000 |   262441 |        29.16% |
[12/06 11:32:34    118s] (I)      |     3 |  899880 |   296905 |        32.99% |
[12/06 11:32:34    118s] (I)      |     4 |  900000 |   249067 |        27.67% |
[12/06 11:32:34    118s] (I)      |     5 |  899880 |   890239 |        98.93% |
[12/06 11:32:34    118s] (I)      |     6 |  900000 |   890358 |        98.93% |
[12/06 11:32:34    118s] (I)      |     7 |  899880 |        0 |         0.00% |
[12/06 11:32:34    118s] (I)      |     8 |  225000 |        0 |         0.00% |
[12/06 11:32:34    118s] (I)      |     9 |  225000 |        0 |         0.00% |
[12/06 11:32:34    118s] (I)      |    10 |   27600 |        0 |         0.00% |
[12/06 11:32:34    118s] (I)      +-------+---------+----------+---------------+
[12/06 11:32:34    118s] (I)      Finished Import and model ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 2722.30 MB )
[12/06 11:32:34    118s] (I)      Reset routing kernel
[12/06 11:32:34    118s] (I)      numLocalWires=23132  numGlobalNetBranches=8750  numLocalNetBranches=3030
[12/06 11:32:34    118s] (I)      totalPins=26497  totalGlobalPin=12410 (46.84%)
[12/06 11:32:34    118s] (I)      total 2D Cap : 5107578 = (2563919 H, 2543659 V)
[12/06 11:32:34    118s] (I)      
[12/06 11:32:34    118s] (I)      ============  Phase 1a Route ============
[12/06 11:32:34    118s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 11:32:34    118s] (I)      Usage: 65348 = (29167 H, 36181 V) = (1.14% H, 1.42% V) = (3.675e+05um H, 4.559e+05um V)
[12/06 11:32:34    118s] (I)      
[12/06 11:32:34    118s] (I)      ============  Phase 1b Route ============
[12/06 11:32:34    118s] (I)      Usage: 65348 = (29167 H, 36181 V) = (1.14% H, 1.42% V) = (3.675e+05um H, 4.559e+05um V)
[12/06 11:32:34    118s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/06 11:32:34    118s] 
[12/06 11:32:34    118s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 11:32:34    118s] Finished Early Global Route rough congestion estimation: mem = 2722.3M
[12/06 11:32:34    118s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.365, REAL:0.366, MEM:2722.3M, EPOCH TIME: 1733502754.087128
[12/06 11:32:34    118s] earlyGlobalRoute rough estimation gcell size 7 row height
[12/06 11:32:34    118s] OPERPROF: Starting CDPad at level 1, MEM:2722.3M, EPOCH TIME: 1733502754.087329
[12/06 11:32:34    118s] CDPadU 0.035 -> 0.035. R=0.032, N=6562, GS=12.600
[12/06 11:32:34    118s] OPERPROF: Finished CDPad at level 1, CPU:0.275, REAL:0.277, MEM:2722.3M, EPOCH TIME: 1733502754.363963
[12/06 11:32:34    118s] OPERPROF: Starting npMain at level 1, MEM:2722.3M, EPOCH TIME: 1733502754.364927
[12/06 11:32:34    118s] OPERPROF:   Starting npPlace at level 2, MEM:2722.3M, EPOCH TIME: 1733502754.424611
[12/06 11:32:34    119s] Total number of setup views is 1.
[12/06 11:32:34    119s] Total number of active setup views is 1.
[12/06 11:32:34    119s] Active setup views:
[12/06 11:32:34    119s]     view_functional_wcl_slow
[12/06 11:32:34    119s] OPERPROF:   Finished npPlace at level 2, CPU:0.569, REAL:0.572, MEM:2722.3M, EPOCH TIME: 1733502754.996247
[12/06 11:32:35    119s] OPERPROF: Finished npMain at level 1, CPU:0.637, REAL:0.640, MEM:2722.3M, EPOCH TIME: 1733502755.005134
[12/06 11:32:35    119s] Global placement CDP skipped at cutLevel 13.
[12/06 11:32:35    119s] Iteration 13: Total net bbox = 8.238e+05 (3.69e+05 4.55e+05)
[12/06 11:32:35    119s]               Est.  stn bbox = 8.552e+05 (3.86e+05 4.70e+05)
[12/06 11:32:35    119s]               cpu = 0:00:06.0 real = 0:00:07.0 mem = 2722.3M
[12/06 11:32:35    119s] Iteration 14: Total net bbox = 8.238e+05 (3.69e+05 4.55e+05)
[12/06 11:32:35    119s]               Est.  stn bbox = 8.552e+05 (3.86e+05 4.70e+05)
[12/06 11:32:35    119s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2722.3M
[12/06 11:32:35    119s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2722.3M, EPOCH TIME: 1733502755.069738
[12/06 11:32:35    119s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 11:32:35    119s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2722.3M, EPOCH TIME: 1733502755.070251
[12/06 11:32:35    119s] OPERPROF: Starting npMain at level 1, MEM:2722.3M, EPOCH TIME: 1733502755.071159
[12/06 11:32:35    119s] OPERPROF:   Starting npPlace at level 2, MEM:2722.3M, EPOCH TIME: 1733502755.128747
[12/06 11:32:36    120s] Total number of setup views is 1.
[12/06 11:32:36    120s] Total number of active setup views is 1.
[12/06 11:32:36    120s] Active setup views:
[12/06 11:32:36    120s]     view_functional_wcl_slow
[12/06 11:32:39    123s] OPERPROF:   Finished npPlace at level 2, CPU:3.782, REAL:3.905, MEM:2722.3M, EPOCH TIME: 1733502759.033894
[12/06 11:32:39    123s] OPERPROF: Finished npMain at level 1, CPU:3.854, REAL:3.977, MEM:2722.3M, EPOCH TIME: 1733502759.048379
[12/06 11:32:39    123s] Legalizing MH Cells... 0 / 0 (level 8)
[12/06 11:32:39    123s] No instances found in the vector
[12/06 11:32:39    123s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2722.3M, DRC: 0)
[12/06 11:32:39    123s] 0 (out of 0) MH cells were successfully legalized.
[12/06 11:32:39    123s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2722.3M, EPOCH TIME: 1733502759.050252
[12/06 11:32:39    123s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 11:32:39    123s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2722.3M, EPOCH TIME: 1733502759.050725
[12/06 11:32:39    123s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2722.3M, EPOCH TIME: 1733502759.050852
[12/06 11:32:39    123s] Starting Early Global Route rough congestion estimation: mem = 2722.3M
[12/06 11:32:39    123s] (I)      ==================== Layers =====================
[12/06 11:32:39    123s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:32:39    123s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 11:32:39    123s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:32:39    123s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 11:32:39    123s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 11:32:39    123s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 11:32:39    123s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 11:32:39    123s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 11:32:39    123s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 11:32:39    123s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 11:32:39    123s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 11:32:39    123s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 11:32:39    123s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 11:32:39    123s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 11:32:39    123s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 11:32:39    123s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 11:32:39    123s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 11:32:39    123s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 11:32:39    123s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 11:32:39    123s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 11:32:39    123s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 11:32:39    123s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 11:32:39    123s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 11:32:39    123s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:32:39    123s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 11:32:39    123s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 11:32:39    123s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:32:39    123s] (I)      Started Import and model ( Curr Mem: 2722.30 MB )
[12/06 11:32:39    123s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:32:39    123s] (I)      == Non-default Options ==
[12/06 11:32:39    123s] (I)      Print mode                                         : 2
[12/06 11:32:39    123s] (I)      Stop if highly congested                           : false
[12/06 11:32:39    123s] (I)      Maximum routing layer                              : 10
[12/06 11:32:39    123s] (I)      Assign partition pins                              : false
[12/06 11:32:39    123s] (I)      Support large GCell                                : true
[12/06 11:32:39    123s] (I)      Number of threads                                  : 1
[12/06 11:32:39    123s] (I)      Number of rows per GCell                           : 4
[12/06 11:32:39    123s] (I)      Max num rows per GCell                             : 32
[12/06 11:32:39    123s] (I)      Method to set GCell size                           : row
[12/06 11:32:39    123s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 11:32:39    123s] (I)      Use row-based GCell size
[12/06 11:32:39    123s] (I)      Use row-based GCell align
[12/06 11:32:39    123s] (I)      layer 0 area = 168000
[12/06 11:32:39    123s] (I)      layer 1 area = 208000
[12/06 11:32:39    123s] (I)      layer 2 area = 208000
[12/06 11:32:39    123s] (I)      layer 3 area = 208000
[12/06 11:32:39    123s] (I)      layer 4 area = 208000
[12/06 11:32:39    123s] (I)      layer 5 area = 208000
[12/06 11:32:39    123s] (I)      layer 6 area = 208000
[12/06 11:32:39    123s] (I)      layer 7 area = 2259999
[12/06 11:32:39    123s] (I)      layer 8 area = 2259999
[12/06 11:32:39    123s] (I)      layer 9 area = 0
[12/06 11:32:39    123s] (I)      GCell unit size   : 3600
[12/06 11:32:39    123s] (I)      GCell multiplier  : 4
[12/06 11:32:39    123s] (I)      GCell row height  : 3600
[12/06 11:32:39    123s] (I)      Actual row height : 3600
[12/06 11:32:39    123s] (I)      GCell align ref   : 4000 4000
[12/06 11:32:39    123s] [NR-eGR] Track table information for default rule: 
[12/06 11:32:39    123s] [NR-eGR] M1 has single uniform track structure
[12/06 11:32:39    123s] [NR-eGR] M2 has single uniform track structure
[12/06 11:32:39    123s] [NR-eGR] M3 has single uniform track structure
[12/06 11:32:39    123s] [NR-eGR] M4 has single uniform track structure
[12/06 11:32:39    123s] [NR-eGR] M5 has single uniform track structure
[12/06 11:32:39    123s] [NR-eGR] M6 has single uniform track structure
[12/06 11:32:39    123s] [NR-eGR] M7 has single uniform track structure
[12/06 11:32:39    123s] [NR-eGR] M8 has single uniform track structure
[12/06 11:32:39    123s] [NR-eGR] M9 has single uniform track structure
[12/06 11:32:39    123s] [NR-eGR] AP has single uniform track structure
[12/06 11:32:39    123s] (I)      ================== Default via ==================
[12/06 11:32:39    123s] (I)      +---+--------------------+----------------------+
[12/06 11:32:39    123s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 11:32:39    123s] (I)      +---+--------------------+----------------------+
[12/06 11:32:39    123s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 11:32:39    123s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 11:32:39    123s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 11:32:39    123s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 11:32:39    123s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 11:32:39    123s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 11:32:39    123s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 11:32:39    123s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 11:32:39    123s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 11:32:39    123s] (I)      +---+--------------------+----------------------+
[12/06 11:32:39    123s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 11:32:39    123s] [NR-eGR] Read 2100180 PG shapes
[12/06 11:32:39    123s] [NR-eGR] Read 0 clock shapes
[12/06 11:32:39    123s] [NR-eGR] Read 0 other shapes
[12/06 11:32:39    123s] [NR-eGR] #Routing Blockages  : 0
[12/06 11:32:39    123s] [NR-eGR] #Instance Blockages : 3552
[12/06 11:32:39    123s] [NR-eGR] #PG Blockages       : 2100180
[12/06 11:32:39    123s] [NR-eGR] #Halo Blockages     : 0
[12/06 11:32:39    123s] [NR-eGR] #Boundary Blockages : 0
[12/06 11:32:39    123s] [NR-eGR] #Clock Blockages    : 0
[12/06 11:32:39    123s] [NR-eGR] #Other Blockages    : 0
[12/06 11:32:39    123s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 11:32:39    123s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 11:32:39    123s] [NR-eGR] Read 7170 nets ( ignored 0 )
[12/06 11:32:39    123s] (I)      early_global_route_priority property id does not exist.
[12/06 11:32:39    123s] (I)      Read Num Blocks=2103732  Num Prerouted Wires=0  Num CS=0
[12/06 11:32:39    123s] (I)      Layer 1 (V) : #blockages 501088 : #preroutes 0
[12/06 11:32:39    123s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/06 11:32:39    123s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/06 11:32:39    123s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 11:32:39    123s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 11:32:39    123s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 11:32:39    123s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 11:32:39    123s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 11:32:39    123s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 11:32:39    123s] (I)      Number of ignored nets                =      0
[12/06 11:32:39    123s] (I)      Number of connected nets              =      0
[12/06 11:32:39    123s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 11:32:39    123s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/06 11:32:39    123s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 11:32:39    123s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 11:32:39    123s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 11:32:39    123s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 11:32:39    123s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 11:32:39    123s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 11:32:39    123s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 11:32:39    123s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 11:32:39    123s] (I)      Ndr track 0 does not exist
[12/06 11:32:39    123s] (I)      ---------------------Grid Graph Info--------------------
[12/06 11:32:39    123s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 11:32:39    123s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 11:32:39    123s] (I)      Site width          :   400  (dbu)
[12/06 11:32:39    123s] (I)      Row height          :  3600  (dbu)
[12/06 11:32:39    123s] (I)      GCell row height    :  3600  (dbu)
[12/06 11:32:39    123s] (I)      GCell width         : 14400  (dbu)
[12/06 11:32:39    123s] (I)      GCell height        : 14400  (dbu)
[12/06 11:32:39    123s] (I)      Grid                :   209   209    10
[12/06 11:32:39    123s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 11:32:39    123s] (I)      Vertical capacity   :     0 14400     0 14400     0 14400     0 14400     0 14400
[12/06 11:32:39    123s] (I)      Horizontal capacity :     0     0 14400     0 14400     0 14400     0 14400     0
[12/06 11:32:39    123s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 11:32:39    123s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 11:32:39    123s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 11:32:39    123s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 11:32:39    123s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 11:32:39    123s] (I)      Num tracks per GCell: 40.00 36.00 36.00 36.00 36.00 36.00 36.00  9.00  9.00  1.11
[12/06 11:32:39    123s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 11:32:39    123s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 11:32:39    123s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 11:32:39    123s] (I)      --------------------------------------------------------
[12/06 11:32:39    123s] 
[12/06 11:32:39    123s] [NR-eGR] ============ Routing rule table ============
[12/06 11:32:39    123s] [NR-eGR] Rule id: 0  Nets: 7170
[12/06 11:32:39    123s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 11:32:39    123s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 11:32:39    123s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 11:32:39    123s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 11:32:39    123s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 11:32:39    123s] [NR-eGR] ========================================
[12/06 11:32:39    123s] [NR-eGR] 
[12/06 11:32:39    123s] (I)      =============== Blocked Tracks ===============
[12/06 11:32:39    123s] (I)      +-------+---------+----------+---------------+
[12/06 11:32:39    123s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 11:32:39    123s] (I)      +-------+---------+----------+---------------+
[12/06 11:32:39    123s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 11:32:39    123s] (I)      |     2 | 1567500 |   460132 |        29.35% |
[12/06 11:32:39    123s] (I)      |     3 | 1567291 |   518960 |        33.11% |
[12/06 11:32:39    123s] (I)      |     4 | 1567500 |   436241 |        27.83% |
[12/06 11:32:39    123s] (I)      |     5 | 1567291 |  1556048 |        99.28% |
[12/06 11:32:39    123s] (I)      |     6 | 1567500 |  1556256 |        99.28% |
[12/06 11:32:39    123s] (I)      |     7 | 1567291 |        0 |         0.00% |
[12/06 11:32:39    123s] (I)      |     8 |  391875 |        0 |         0.00% |
[12/06 11:32:39    123s] (I)      |     9 |  391875 |        0 |         0.00% |
[12/06 11:32:39    123s] (I)      |    10 |   48070 |        0 |         0.00% |
[12/06 11:32:39    123s] (I)      +-------+---------+----------+---------------+
[12/06 11:32:39    123s] (I)      Finished Import and model ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 2722.30 MB )
[12/06 11:32:39    123s] (I)      Reset routing kernel
[12/06 11:32:39    123s] (I)      numLocalWires=17426  numGlobalNetBranches=7039  numLocalNetBranches=1832
[12/06 11:32:39    123s] (I)      totalPins=26497  totalGlobalPin=16127 (60.86%)
[12/06 11:32:39    123s] (I)      total 2D Cap : 8869294 = (4451777 H, 4417517 V)
[12/06 11:32:39    123s] (I)      
[12/06 11:32:39    123s] (I)      ============  Phase 1a Route ============
[12/06 11:32:39    123s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 11:32:39    123s] (I)      Usage: 115683 = (51615 H, 64068 V) = (1.16% H, 1.45% V) = (3.716e+05um H, 4.613e+05um V)
[12/06 11:32:39    123s] (I)      
[12/06 11:32:39    123s] (I)      ============  Phase 1b Route ============
[12/06 11:32:39    123s] (I)      Usage: 115683 = (51615 H, 64068 V) = (1.16% H, 1.45% V) = (3.716e+05um H, 4.613e+05um V)
[12/06 11:32:39    123s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/06 11:32:39    123s] 
[12/06 11:32:39    123s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 11:32:39    123s] Finished Early Global Route rough congestion estimation: mem = 2722.3M
[12/06 11:32:39    123s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.408, REAL:0.409, MEM:2722.3M, EPOCH TIME: 1733502759.459630
[12/06 11:32:39    123s] earlyGlobalRoute rough estimation gcell size 4 row height
[12/06 11:32:39    123s] OPERPROF: Starting CDPad at level 1, MEM:2722.3M, EPOCH TIME: 1733502759.459830
[12/06 11:32:39    123s] CDPadU 0.035 -> 0.036. R=0.032, N=6562, GS=7.200
[12/06 11:32:39    123s] OPERPROF: Finished CDPad at level 1, CPU:0.344, REAL:0.346, MEM:2722.3M, EPOCH TIME: 1733502759.805860
[12/06 11:32:39    123s] OPERPROF: Starting npMain at level 1, MEM:2722.3M, EPOCH TIME: 1733502759.806847
[12/06 11:32:39    123s] OPERPROF:   Starting npPlace at level 2, MEM:2722.3M, EPOCH TIME: 1733502759.860372
[12/06 11:32:40    124s] Total number of setup views is 1.
[12/06 11:32:40    124s] Total number of active setup views is 1.
[12/06 11:32:40    124s] Active setup views:
[12/06 11:32:40    124s]     view_functional_wcl_slow
[12/06 11:32:40    124s] OPERPROF:   Finished npPlace at level 2, CPU:0.607, REAL:0.609, MEM:2726.8M, EPOCH TIME: 1733502760.469695
[12/06 11:32:40    124s] OPERPROF: Finished npMain at level 1, CPU:0.668, REAL:0.671, MEM:2726.8M, EPOCH TIME: 1733502760.477675
[12/06 11:32:40    124s] Global placement CDP skipped at cutLevel 15.
[12/06 11:32:40    124s] Iteration 15: Total net bbox = 8.304e+05 (3.72e+05 4.59e+05)
[12/06 11:32:40    124s]               Est.  stn bbox = 8.620e+05 (3.88e+05 4.74e+05)
[12/06 11:32:40    124s]               cpu = 0:00:05.3 real = 0:00:05.0 mem = 2726.8M
[12/06 11:32:42    126s] nrCritNet: 4.99% ( 358 / 7171 ) cutoffSlk: 1251.3ps stdDelay: 13.6ps
[12/06 11:32:42    126s] nrCritNet: 1.91% ( 137 / 7171 ) cutoffSlk: -564.5ps stdDelay: 13.6ps
[12/06 11:32:42    126s] Iteration 16: Total net bbox = 8.361e+05 (3.75e+05 4.62e+05)
[12/06 11:32:42    126s]               Est.  stn bbox = 8.663e+05 (3.91e+05 4.76e+05)
[12/06 11:32:42    126s]               cpu = 0:00:01.6 real = 0:00:02.0 mem = 2726.8M
[12/06 11:32:42    126s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2726.8M, EPOCH TIME: 1733502762.115920
[12/06 11:32:42    126s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 11:32:42    126s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2726.8M, EPOCH TIME: 1733502762.116577
[12/06 11:32:42    126s] Legalizing MH Cells... 0 / 0 (level 11)
[12/06 11:32:42    126s] No instances found in the vector
[12/06 11:32:42    126s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2726.8M, DRC: 0)
[12/06 11:32:42    126s] 0 (out of 0) MH cells were successfully legalized.
[12/06 11:32:42    126s] OPERPROF: Starting npMain at level 1, MEM:2726.8M, EPOCH TIME: 1733502762.117233
[12/06 11:32:42    126s] OPERPROF:   Starting npPlace at level 2, MEM:2726.8M, EPOCH TIME: 1733502762.177523
[12/06 11:32:43    127s] Total number of setup views is 1.
[12/06 11:32:43    127s] Total number of active setup views is 1.
[12/06 11:32:43    127s] Active setup views:
[12/06 11:32:43    127s]     view_functional_wcl_slow
[12/06 11:32:47    131s] Total number of setup views is 1.
[12/06 11:32:47    131s] Total number of active setup views is 1.
[12/06 11:32:47    131s] Active setup views:
[12/06 11:32:47    131s]     view_functional_wcl_slow
[12/06 11:32:51    135s] GP RA stats: MHOnly 0 nrInst 6562 nrDH 576 nrMH 1184 (nrMH3Cnt 1184 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 576, nrHgtY0Cnt 576
[12/06 11:32:52    135s] Total number of setup views is 1.
[12/06 11:32:52    135s] Total number of active setup views is 1.
[12/06 11:32:52    135s] Active setup views:
[12/06 11:32:52    135s]     view_functional_wcl_slow
[12/06 11:33:01    145s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2750.6M, EPOCH TIME: 1733502781.736306
[12/06 11:33:01    145s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.236, REAL:0.236, MEM:2798.6M, EPOCH TIME: 1733502781.972575
[12/06 11:33:01    145s] OPERPROF:   Finished npPlace at level 2, CPU:19.480, REAL:19.796, MEM:2798.6M, EPOCH TIME: 1733502781.973548
[12/06 11:33:01    145s] OPERPROF: Finished npMain at level 1, CPU:19.549, REAL:19.866, MEM:2782.6M, EPOCH TIME: 1733502781.982771
[12/06 11:33:01    145s] Iteration 17: Total net bbox = 8.442e+05 (3.78e+05 4.66e+05)
[12/06 11:33:01    145s]               Est.  stn bbox = 8.757e+05 (3.94e+05 4.81e+05)
[12/06 11:33:01    145s]               cpu = 0:00:19.6 real = 0:00:19.0 mem = 2782.6M
[12/06 11:33:02    145s] Iteration 18: Total net bbox = 8.442e+05 (3.78e+05 4.66e+05)
[12/06 11:33:02    145s]               Est.  stn bbox = 8.757e+05 (3.94e+05 4.81e+05)
[12/06 11:33:02    145s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 2782.6M
[12/06 11:33:02    145s] [adp] clock
[12/06 11:33:02    145s] [adp] weight, nr nets, wire length
[12/06 11:33:02    145s] [adp]      0        1  2761.006500
[12/06 11:33:02    145s] [adp] data
[12/06 11:33:02    145s] [adp] weight, nr nets, wire length
[12/06 11:33:02    145s] [adp]      0     7170  841478.849500
[12/06 11:33:02    145s] [adp] 0.000000|0.000000|0.000000
[12/06 11:33:02    145s] Iteration 19: Total net bbox = 8.442e+05 (3.78e+05 4.66e+05)
[12/06 11:33:02    145s]               Est.  stn bbox = 8.757e+05 (3.94e+05 4.81e+05)
[12/06 11:33:02    145s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2782.6M
[12/06 11:33:02    145s] *** cost = 8.442e+05 (3.78e+05 4.66e+05) (cpu for global=0:00:52.7) real=0:00:55.0***
[12/06 11:33:02    145s] Info: 0 clock gating cells identified, 0 (on average) moved 0/10
[12/06 11:33:02    145s] Saved padding area to DB
[12/06 11:33:02    145s] All LLGs are deleted
[12/06 11:33:02    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:02    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:02    145s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2782.6M, EPOCH TIME: 1733502782.124458
[12/06 11:33:02    145s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2752.2M, EPOCH TIME: 1733502782.125095
[12/06 11:33:02    145s] Solver runtime cpu: 0:00:28.5 real: 0:00:29.4
[12/06 11:33:02    145s] Core Placement runtime cpu: 0:00:42.8 real: 0:00:44.0
[12/06 11:33:02    145s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/06 11:33:02    145s] Type 'man IMPSP-9025' for more detail.
[12/06 11:33:02    145s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2752.2M, EPOCH TIME: 1733502782.131263
[12/06 11:33:02    145s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2752.2M, EPOCH TIME: 1733502782.131342
[12/06 11:33:02    145s] Processing tracks to init pin-track alignment.
[12/06 11:33:02    145s] z: 2, totalTracks: 1
[12/06 11:33:02    145s] z: 4, totalTracks: 1
[12/06 11:33:02    145s] z: 6, totalTracks: 1
[12/06 11:33:02    145s] z: 8, totalTracks: 1
[12/06 11:33:02    145s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:33:02    145s] All LLGs are deleted
[12/06 11:33:02    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:02    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:02    145s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2752.2M, EPOCH TIME: 1733502782.139338
[12/06 11:33:02    145s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2752.2M, EPOCH TIME: 1733502782.139528
[12/06 11:33:02    145s] # Building torus_D_W32 llgBox search-tree.
[12/06 11:33:02    145s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:33:02    145s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2752.2M, EPOCH TIME: 1733502782.140813
[12/06 11:33:02    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:02    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:02    145s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2752.2M, EPOCH TIME: 1733502782.141337
[12/06 11:33:02    145s] Max number of tech site patterns supported in site array is 256.
[12/06 11:33:02    145s] Core basic site is core
[12/06 11:33:02    145s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:33:02    145s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2752.2M, EPOCH TIME: 1733502782.156489
[12/06 11:33:02    146s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 11:33:02    146s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 11:33:02    146s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.174, REAL:0.175, MEM:2752.2M, EPOCH TIME: 1733502782.331102
[12/06 11:33:02    146s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 11:33:02    146s] SiteArray: use 31,911,936 bytes
[12/06 11:33:02    146s] SiteArray: current memory after site array memory allocation 2782.6M
[12/06 11:33:02    146s] SiteArray: FP blocked sites are writable
[12/06 11:33:02    146s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 11:33:02    146s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:2782.6M, EPOCH TIME: 1733502782.390916
[12/06 11:33:03    147s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:1.621, REAL:1.581, MEM:2782.6M, EPOCH TIME: 1733502783.971554
[12/06 11:33:04    147s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 11:33:04    147s] Atter site array init, number of instance map data is 0.
[12/06 11:33:04    147s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:1.925, REAL:1.885, MEM:2782.6M, EPOCH TIME: 1733502784.026391
[12/06 11:33:04    147s] 
[12/06 11:33:04    147s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:33:04    147s] OPERPROF:       Starting CMU at level 4, MEM:2782.6M, EPOCH TIME: 1733502784.051855
[12/06 11:33:04    147s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.003, MEM:2782.6M, EPOCH TIME: 1733502784.054544
[12/06 11:33:04    147s] 
[12/06 11:33:04    147s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 11:33:04    147s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:1.963, REAL:1.924, MEM:2782.6M, EPOCH TIME: 1733502784.064793
[12/06 11:33:04    147s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2782.6M, EPOCH TIME: 1733502784.064840
[12/06 11:33:04    147s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2782.6M, EPOCH TIME: 1733502784.065233
[12/06 11:33:04    147s] 
[12/06 11:33:04    147s] [CPU] DPlace-Init (cpu=0:00:02.0, real=0:00:02.0, mem=2782.6MB).
[12/06 11:33:04    147s] OPERPROF:   Finished DPlace-Init at level 2, CPU:2.035, REAL:1.996, MEM:2782.6M, EPOCH TIME: 1733502784.126987
[12/06 11:33:04    147s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:2.035, REAL:1.996, MEM:2782.6M, EPOCH TIME: 1733502784.127059
[12/06 11:33:04    147s] TDRefine: refinePlace mode is spiral
[12/06 11:33:04    147s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1176749.1
[12/06 11:33:04    147s] OPERPROF: Starting RefinePlace at level 1, MEM:2782.6M, EPOCH TIME: 1733502784.127135
[12/06 11:33:04    147s] *** Starting refinePlace (0:02:28 mem=2782.6M) ***
[12/06 11:33:04    147s] Total net bbox length = 8.442e+05 (3.778e+05 4.664e+05) (ext = 1.793e+04)
[12/06 11:33:04    147s] 
[12/06 11:33:04    147s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:33:04    147s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 11:33:04    147s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:33:04    147s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:33:04    147s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2782.6M, EPOCH TIME: 1733502784.155510
[12/06 11:33:04    147s] Starting refinePlace ...
[12/06 11:33:04    147s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:33:04    147s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:33:04    148s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2782.6M, EPOCH TIME: 1733502784.234238
[12/06 11:33:04    148s] DDP initSite1 nrRow 831 nrJob 831
[12/06 11:33:04    148s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2782.6M, EPOCH TIME: 1733502784.234328
[12/06 11:33:04    148s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.014, REAL:0.014, MEM:2782.6M, EPOCH TIME: 1733502784.248468
[12/06 11:33:04    148s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2782.6M, EPOCH TIME: 1733502784.248505
[12/06 11:33:04    148s] DDP markSite nrRow 831 nrJob 831
[12/06 11:33:04    148s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.019, REAL:0.019, MEM:2782.6M, EPOCH TIME: 1733502784.267658
[12/06 11:33:04    148s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.033, REAL:0.033, MEM:2782.6M, EPOCH TIME: 1733502784.267709
[12/06 11:33:04    148s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2782.6M, EPOCH TIME: 1733502784.279689
[12/06 11:33:04    148s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2782.6M, EPOCH TIME: 1733502784.279743
[12/06 11:33:04    148s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.052, REAL:0.052, MEM:2782.6M, EPOCH TIME: 1733502784.331582
[12/06 11:33:04    148s] ** Cut row section cpu time 0:00:00.1.
[12/06 11:33:04    148s]  ** Cut row section real time 0:00:00.0.
[12/06 11:33:04    148s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.052, REAL:0.052, MEM:2782.6M, EPOCH TIME: 1733502784.331700
[12/06 11:33:04    148s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2782.6M, EPOCH TIME: 1733502784.367897
[12/06 11:33:04    148s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2782.6M, EPOCH TIME: 1733502784.367982
[12/06 11:33:04    148s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2782.6M, EPOCH TIME: 1733502784.368389
[12/06 11:33:04    148s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2782.6M, EPOCH TIME: 1733502784.368426
[12/06 11:33:04    148s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.098, REAL:0.098, MEM:2782.6M, EPOCH TIME: 1733502784.466856
[12/06 11:33:04    148s] ** Cut row section cpu time 0:00:00.1.
[12/06 11:33:04    148s]  ** Cut row section real time 0:00:00.0.
[12/06 11:33:04    148s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.099, REAL:0.099, MEM:2782.6M, EPOCH TIME: 1733502784.467613
[12/06 11:33:04    148s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 11:33:04    148s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=2782.6MB) @(0:02:28 - 0:02:28).
[12/06 11:33:04    148s] Move report: preRPlace moves 5378 insts, mean move: 0.55 um, max move: 10.30 um 
[12/06 11:33:04    148s] 	Max move on inst (ys[3].xs[3].torus_switch_xy/e_out_data_reg_reg[23]): (569.37, 697.73) --> (578.80, 698.60)
[12/06 11:33:04    148s] 	Length: 20 sites, height: 1 rows, site name: core, cell type: DFKCNQD1, constraint:Fence
[12/06 11:33:04    148s] wireLenOptFixPriorityInst 0 inst fixed
[12/06 11:33:04    148s] Placement tweakage begins.
[12/06 11:33:04    148s] wire length = 8.611e+05
[12/06 11:33:04    148s] wire length = 8.449e+05
[12/06 11:33:04    148s] Placement tweakage ends.
[12/06 11:33:04    148s] Move report: tweak moves 1439 insts, mean move: 6.52 um, max move: 26.20 um 
[12/06 11:33:04    148s] 	Max move on inst (ys[1].xs[3].torus_switch_xy/w_in_data_reg_reg[8]): (612.60, 954.20) --> (633.40, 948.80)
[12/06 11:33:04    148s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:00.0, mem=2782.6MB) @(0:02:28 - 0:02:29).
[12/06 11:33:04    148s] 
[12/06 11:33:04    148s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 11:33:05    149s] 
[12/06 11:33:05    149s] Verbose-2031: Within search radius 115.200 um from center (1116.000 732.800), there is no legal location for instance "ys[3].xs[1].msg_txrx[8].east_tx" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 11:33:05    149s] 
[12/06 11:33:05    149s] 
[12/06 11:33:05    149s] Verbose-2031: Within search radius 115.200 um from center (365.800 929.000), there is no legal location for instance "ys[1].xs[0].msg_txrx[2].east_tx" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 11:33:05    149s] 
[12/06 11:33:05    149s] 
[12/06 11:33:05    149s] Verbose-2031: Within search radius 115.200 um from center (365.800 173.000), there is no legal location for instance "ys[0].xs[0].msg_txrx[19].east_tx" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 11:33:05    149s] 
[12/06 11:33:05    149s] 
[12/06 11:33:05    149s] Verbose-2031: Within search radius 115.200 um from center (1303.800 191.000), there is no legal location for instance "ys[0].xs[2].msg_txrx[9].east_tx" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 11:33:05    149s] 
[12/06 11:33:05    149s] 
[12/06 11:33:05    149s] Verbose-2031: Within search radius 115.200 um from center (365.800 740.000), there is no legal location for instance "ys[3].xs[0].msg_txrx[14].east_tx" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 11:33:05    149s] 
[12/06 11:33:05    149s] 
[12/06 11:33:05    149s] Verbose-2031: Within search radius 115.200 um from center (365.800 740.000), there is no legal location for instance "ys[3].xs[0].msg_txrx[18].east_tx" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 11:33:05    149s] 
[12/06 11:33:05    149s] 
[12/06 11:33:05    149s] Verbose-2031: Within search radius 115.200 um from center (365.800 740.000), there is no legal location for instance "ys[3].xs[0].msg_txrx[22].east_tx" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 11:33:05    149s] 
[12/06 11:33:05    149s] 
[12/06 11:33:05    149s] Verbose-2031: Within search radius 115.200 um from center (365.800 740.000), there is no legal location for instance "ys[3].xs[0].msg_txrx[3].east_tx" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 11:33:05    149s] 
[12/06 11:33:05    149s] 
[12/06 11:33:05    149s] Verbose-2031: Within search radius 115.200 um from center (365.800 740.000), there is no legal location for instance "ys[3].xs[0].msg_txrx[30].east_tx" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 11:33:05    149s] 
[12/06 11:33:05    149s] 
[12/06 11:33:05    149s] Verbose-2031: Within search radius 115.200 um from center (365.800 740.000), there is no legal location for instance "ys[3].xs[0].msg_txrx[5].east_tx" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 11:33:05    149s] 
[12/06 11:33:06    149s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:33:06    149s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:33:06    149s] 
[12/06 11:33:06    149s] mha: 0.999133 mhc: 0.969697
[12/06 11:33:06    149s] 
[12/06 11:33:06    149s] Verbose-2031: Within search radius 115.200 um from center (559.000 232.400), there is no legal location for instance "ys[0].xs[3].msg_txrx[36].east_tx" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 11:33:06    149s] 
[12/06 11:33:06    149s] 
[12/06 11:33:06    149s] Verbose-2031: Within search radius 115.200 um from center (559.000 682.400), there is no legal location for instance "ys[3].xs[3].msg_txrx[36].east_tx" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 11:33:06    149s] 
[12/06 11:33:06    149s] 
[12/06 11:33:06    149s] Verbose-2031: Within search radius 115.200 um from center (559.000 961.400), there is no legal location for instance "ys[1].xs[3].msg_txrx[36].east_tx" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 11:33:06    149s] 
[12/06 11:33:06    149s] 
[12/06 11:33:06    149s] Verbose-2031: Within search radius 115.200 um from center (1120.600 255.800), there is no legal location for instance "ys[0].xs[1].msg_txrx[36].east_tx" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 11:33:06    149s] 
[12/06 11:33:06    149s] 
[12/06 11:33:06    149s] Verbose-2031: Within search radius 115.200 um from center (1120.600 673.400), there is no legal location for instance "ys[3].xs[1].msg_txrx[36].east_tx" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 11:33:06    149s] 
[12/06 11:33:06    149s] 
[12/06 11:33:06    149s] Verbose-2031: Within search radius 115.200 um from center (1120.600 966.800), there is no legal location for instance "ys[1].xs[1].msg_txrx[36].east_tx" ( cell: "low_swing_tx" ). This is likely caused by "DRC_Violation".
[12/06 11:33:06    149s] 
[12/06 11:33:06    149s] Move report: legalization moves 1759 insts, mean move: 20.68 um, max move: 161.27 um spiral
[12/06 11:33:06    149s] 	Max move on inst (ys[1].xs[1].msg_txrx[36].east_tx): (1120.77, 968.60) --> (1099.00, 1108.10)
[12/06 11:33:06    149s] [CPU] RefinePlace/Spiral (cpu=0:00:00.6, real=0:00:01.0)
[12/06 11:33:06    149s] [CPU] RefinePlace/Commit (cpu=0:00:00.7, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.6, real=0:00:01.0)
[12/06 11:33:06    149s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:02.0, mem=2750.6MB) @(0:02:29 - 0:02:30).
[12/06 11:33:06    149s] Move report: Detail placement moves 6562 insts, mean move: 7.02 um, max move: 161.27 um 
[12/06 11:33:06    149s] 	Max move on inst (ys[1].xs[1].msg_txrx[36].east_tx): (1120.77, 968.60) --> (1099.00, 1108.10)
[12/06 11:33:06    149s] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2750.6MB
[12/06 11:33:06    149s] Statistics of distance of Instance movement in refine placement:
[12/06 11:33:06    149s]   maximum (X+Y) =       161.27 um
[12/06 11:33:06    149s]   inst (ys[1].xs[1].msg_txrx[36].east_tx) with max move: (1120.77, 968.596) -> (1099, 1108.1)
[12/06 11:33:06    149s]   mean    (X+Y) =         7.02 um
[12/06 11:33:06    149s] Summary Report:
[12/06 11:33:06    149s] Instances move: 6562 (out of 6562 movable)
[12/06 11:33:06    149s] Instances flipped: 0
[12/06 11:33:06    149s] Mean displacement: 7.02 um
[12/06 11:33:06    149s] Max displacement: 161.27 um (Instance: ys[1].xs[1].msg_txrx[36].east_tx) (1120.77, 968.596) -> (1099, 1108.1)
[12/06 11:33:06    149s] 	Length: 36 sites, height: 3 rows, site name: core, cell type: low_swing_tx
[12/06 11:33:06    149s] 	Violation at original loc: Not-of-Fence Violation
[12/06 11:33:06    149s] Total instances moved : 6562
[12/06 11:33:06    149s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.970, REAL:1.973, MEM:2750.6M, EPOCH TIME: 1733502786.128075
[12/06 11:33:06    149s] Total net bbox length = 8.907e+05 (3.933e+05 4.974e+05) (ext = 1.703e+04)
[12/06 11:33:06    149s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2750.6MB
[12/06 11:33:06    149s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=2750.6MB) @(0:02:28 - 0:02:30).
[12/06 11:33:06    149s] *** Finished refinePlace (0:02:30 mem=2750.6M) ***
[12/06 11:33:06    149s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1176749.1
[12/06 11:33:06    149s] OPERPROF: Finished RefinePlace at level 1, CPU:2.000, REAL:2.003, MEM:2750.6M, EPOCH TIME: 1733502786.130137
[12/06 11:33:06    149s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2750.6M, EPOCH TIME: 1733502786.130167
[12/06 11:33:06    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9506).
[12/06 11:33:06    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:06    149s] All LLGs are deleted
[12/06 11:33:06    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:06    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:06    149s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2750.6M, EPOCH TIME: 1733502786.144169
[12/06 11:33:06    149s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2720.2M, EPOCH TIME: 1733502786.144672
[12/06 11:33:06    149s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.025, REAL:0.025, MEM:2491.2M, EPOCH TIME: 1733502786.155619
[12/06 11:33:06    149s] *** End of Placement (cpu=0:01:10, real=0:01:12, mem=2491.2M) ***
[12/06 11:33:06    149s] Processing tracks to init pin-track alignment.
[12/06 11:33:06    149s] z: 2, totalTracks: 1
[12/06 11:33:06    149s] z: 4, totalTracks: 1
[12/06 11:33:06    149s] z: 6, totalTracks: 1
[12/06 11:33:06    149s] z: 8, totalTracks: 1
[12/06 11:33:06    149s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:33:06    149s] All LLGs are deleted
[12/06 11:33:06    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:06    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:06    149s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2491.2M, EPOCH TIME: 1733502786.162332
[12/06 11:33:06    149s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2491.2M, EPOCH TIME: 1733502786.162520
[12/06 11:33:06    149s] # Building torus_D_W32 llgBox search-tree.
[12/06 11:33:06    149s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:33:06    149s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2491.2M, EPOCH TIME: 1733502786.163576
[12/06 11:33:06    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:06    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:06    149s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2491.2M, EPOCH TIME: 1733502786.163829
[12/06 11:33:06    149s] Max number of tech site patterns supported in site array is 256.
[12/06 11:33:06    149s] Core basic site is core
[12/06 11:33:06    149s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:33:06    149s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2491.2M, EPOCH TIME: 1733502786.177273
[12/06 11:33:06    150s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 11:33:06    150s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 11:33:06    150s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.156, REAL:0.157, MEM:2491.2M, EPOCH TIME: 1733502786.334103
[12/06 11:33:06    150s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 11:33:06    150s] SiteArray: use 31,911,936 bytes
[12/06 11:33:06    150s] SiteArray: current memory after site array memory allocation 2521.6M
[12/06 11:33:06    150s] SiteArray: FP blocked sites are writable
[12/06 11:33:06    150s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 11:33:06    150s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2521.6M, EPOCH TIME: 1733502786.397013
[12/06 11:33:07    151s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:1.576, REAL:1.579, MEM:2521.6M, EPOCH TIME: 1733502787.975674
[12/06 11:33:08    151s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 11:33:08    151s] Atter site array init, number of instance map data is 0.
[12/06 11:33:08    151s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:1.862, REAL:1.866, MEM:2521.6M, EPOCH TIME: 1733502788.029573
[12/06 11:33:08    151s] 
[12/06 11:33:08    151s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:33:08    151s] OPERPROF: Finished spInitSiteArr at level 1, CPU:1.898, REAL:1.902, MEM:2521.6M, EPOCH TIME: 1733502788.065615
[12/06 11:33:08    151s] 
[12/06 11:33:08    151s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2521.6M, EPOCH TIME: 1733502788.117651
[12/06 11:33:08    151s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2521.6M, EPOCH TIME: 1733502788.128247
[12/06 11:33:08    151s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.030, REAL:0.030, MEM:2537.6M, EPOCH TIME: 1733502788.158378
[12/06 11:33:08    151s] default core: bins with density > 0.750 =  0.54 % ( 38 / 7056 )
[12/06 11:33:08    151s] Density distribution unevenness ratio = 89.439%
[12/06 11:33:08    151s] Density distribution unevenness ratio (U70) = 1.737%
[12/06 11:33:08    151s] Density distribution unevenness ratio (U80) = 0.348%
[12/06 11:33:08    151s] Density distribution unevenness ratio (U90) = 0.000%
[12/06 11:33:08    151s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.041, REAL:0.041, MEM:2537.6M, EPOCH TIME: 1733502788.158654
[12/06 11:33:08    151s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2537.6M, EPOCH TIME: 1733502788.158699
[12/06 11:33:08    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:08    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:08    151s] All LLGs are deleted
[12/06 11:33:08    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:08    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:08    151s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2537.6M, EPOCH TIME: 1733502788.175054
[12/06 11:33:08    151s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2507.2M, EPOCH TIME: 1733502788.175752
[12/06 11:33:08    151s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.021, REAL:0.021, MEM:2507.2M, EPOCH TIME: 1733502788.179430
[12/06 11:33:08    152s] *** Free Virtual Timing Model ...(mem=2507.2M)
[12/06 11:33:08    152s] **INFO: Enable pre-place timing setting for timing analysis
[12/06 11:33:08    152s] Set Using Default Delay Limit as 101.
[12/06 11:33:08    152s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/06 11:33:08    152s] Set Default Net Delay as 0 ps.
[12/06 11:33:08    152s] Set Default Net Load as 0 pF. 
[12/06 11:33:08    152s] **INFO: Analyzing IO path groups for slack adjustment
[12/06 11:33:08    152s] Effort level <high> specified for reg2reg_tmp.1176749 path_group
[12/06 11:33:08    152s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/06 11:33:08    152s] #################################################################################
[12/06 11:33:08    152s] # Design Stage: PreRoute
[12/06 11:33:08    152s] # Design Name: torus_D_W32
[12/06 11:33:08    152s] # Design Mode: 90nm
[12/06 11:33:08    152s] # Analysis Mode: MMMC Non-OCV 
[12/06 11:33:08    152s] # Parasitics Mode: No SPEF/RCDB 
[12/06 11:33:08    152s] # Signoff Settings: SI Off 
[12/06 11:33:08    152s] #################################################################################
[12/06 11:33:08    152s] Calculate delays in Single mode...
[12/06 11:33:08    152s] Topological Sorting (REAL = 0:00:00.0, MEM = 2491.4M, InitMEM = 2491.4M)
[12/06 11:33:08    152s] Start delay calculation (fullDC) (1 T). (MEM=2491.41)
[12/06 11:33:08    152s] End AAE Lib Interpolated Model. (MEM=2501.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 11:33:09    153s] Total number of fetched objects 7235
[12/06 11:33:09    153s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/06 11:33:09    153s] End delay calculation. (MEM=2532.9 CPU=0:00:00.6 REAL=0:00:00.0)
[12/06 11:33:09    153s] End delay calculation (fullDC). (MEM=2532.9 CPU=0:00:00.8 REAL=0:00:01.0)
[12/06 11:33:09    153s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 2532.9M) ***
[12/06 11:33:09    153s] **INFO: Disable pre-place timing setting for timing analysis
[12/06 11:33:10    153s] Set Using Default Delay Limit as 1000.
[12/06 11:33:10    153s] Set Default Net Delay as 1000 ps.
[12/06 11:33:10    153s] Set Default Net Load as 0.5 pF. 
[12/06 11:33:10    153s] Info: Disable timing driven in postCTS congRepair.
[12/06 11:33:10    153s] 
[12/06 11:33:10    153s] Starting congRepair ...
[12/06 11:33:10    153s] User Input Parameters:
[12/06 11:33:10    153s] - Congestion Driven    : On
[12/06 11:33:10    153s] - Timing Driven        : Off
[12/06 11:33:10    153s] - Area-Violation Based : On
[12/06 11:33:10    153s] - Start Rollback Level : -5
[12/06 11:33:10    153s] - Legalized            : On
[12/06 11:33:10    153s] - Window Based         : Off
[12/06 11:33:10    153s] - eDen incr mode       : Off
[12/06 11:33:10    153s] - Small incr mode      : Off
[12/06 11:33:10    153s] 
[12/06 11:33:10    153s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2525.1M, EPOCH TIME: 1733502790.054769
[12/06 11:33:10    153s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.006, MEM:2525.1M, EPOCH TIME: 1733502790.060427
[12/06 11:33:10    153s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2525.1M, EPOCH TIME: 1733502790.060480
[12/06 11:33:10    153s] Starting Early Global Route congestion estimation: mem = 2525.1M
[12/06 11:33:10    153s] (I)      ==================== Layers =====================
[12/06 11:33:10    153s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:10    153s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 11:33:10    153s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:10    153s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 11:33:10    153s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 11:33:10    153s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 11:33:10    153s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 11:33:10    153s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 11:33:10    153s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 11:33:10    153s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 11:33:10    153s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 11:33:10    153s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 11:33:10    153s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 11:33:10    153s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 11:33:10    153s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 11:33:10    153s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 11:33:10    153s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 11:33:10    153s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 11:33:10    153s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 11:33:10    153s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 11:33:10    153s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 11:33:10    153s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 11:33:10    153s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 11:33:10    153s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:10    153s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 11:33:10    153s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 11:33:10    153s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:10    153s] (I)      Started Import and model ( Curr Mem: 2525.10 MB )
[12/06 11:33:10    153s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:33:10    153s] (I)      == Non-default Options ==
[12/06 11:33:10    153s] (I)      Maximum routing layer                              : 10
[12/06 11:33:10    153s] (I)      Number of threads                                  : 1
[12/06 11:33:10    153s] (I)      Use non-blocking free Dbs wires                    : false
[12/06 11:33:10    153s] (I)      Method to set GCell size                           : row
[12/06 11:33:10    153s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 11:33:10    153s] (I)      Use row-based GCell size
[12/06 11:33:10    153s] (I)      Use row-based GCell align
[12/06 11:33:10    153s] (I)      layer 0 area = 168000
[12/06 11:33:10    153s] (I)      layer 1 area = 208000
[12/06 11:33:10    153s] (I)      layer 2 area = 208000
[12/06 11:33:10    153s] (I)      layer 3 area = 208000
[12/06 11:33:10    153s] (I)      layer 4 area = 208000
[12/06 11:33:10    153s] (I)      layer 5 area = 208000
[12/06 11:33:10    153s] (I)      layer 6 area = 208000
[12/06 11:33:10    153s] (I)      layer 7 area = 2259999
[12/06 11:33:10    153s] (I)      layer 8 area = 2259999
[12/06 11:33:10    153s] (I)      layer 9 area = 0
[12/06 11:33:10    153s] (I)      GCell unit size   : 3600
[12/06 11:33:10    153s] (I)      GCell multiplier  : 1
[12/06 11:33:10    153s] (I)      GCell row height  : 3600
[12/06 11:33:10    153s] (I)      Actual row height : 3600
[12/06 11:33:10    153s] (I)      GCell align ref   : 4000 4000
[12/06 11:33:10    153s] [NR-eGR] Track table information for default rule: 
[12/06 11:33:10    153s] [NR-eGR] M1 has single uniform track structure
[12/06 11:33:10    153s] [NR-eGR] M2 has single uniform track structure
[12/06 11:33:10    153s] [NR-eGR] M3 has single uniform track structure
[12/06 11:33:10    153s] [NR-eGR] M4 has single uniform track structure
[12/06 11:33:10    153s] [NR-eGR] M5 has single uniform track structure
[12/06 11:33:10    153s] [NR-eGR] M6 has single uniform track structure
[12/06 11:33:10    153s] [NR-eGR] M7 has single uniform track structure
[12/06 11:33:10    153s] [NR-eGR] M8 has single uniform track structure
[12/06 11:33:10    153s] [NR-eGR] M9 has single uniform track structure
[12/06 11:33:10    153s] [NR-eGR] AP has single uniform track structure
[12/06 11:33:10    153s] (I)      ================== Default via ==================
[12/06 11:33:10    153s] (I)      +---+--------------------+----------------------+
[12/06 11:33:10    153s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 11:33:10    153s] (I)      +---+--------------------+----------------------+
[12/06 11:33:10    153s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 11:33:10    153s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 11:33:10    153s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 11:33:10    153s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 11:33:10    153s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 11:33:10    153s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 11:33:10    153s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 11:33:10    153s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 11:33:10    153s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 11:33:10    153s] (I)      +---+--------------------+----------------------+
[12/06 11:33:10    153s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 11:33:10    154s] [NR-eGR] Read 2100180 PG shapes
[12/06 11:33:10    154s] [NR-eGR] Read 0 clock shapes
[12/06 11:33:10    154s] [NR-eGR] Read 0 other shapes
[12/06 11:33:10    154s] [NR-eGR] #Routing Blockages  : 0
[12/06 11:33:10    154s] [NR-eGR] #Instance Blockages : 3552
[12/06 11:33:10    154s] [NR-eGR] #PG Blockages       : 2100180
[12/06 11:33:10    154s] [NR-eGR] #Halo Blockages     : 0
[12/06 11:33:10    154s] [NR-eGR] #Boundary Blockages : 0
[12/06 11:33:10    154s] [NR-eGR] #Clock Blockages    : 0
[12/06 11:33:10    154s] [NR-eGR] #Other Blockages    : 0
[12/06 11:33:10    154s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 11:33:10    154s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 11:33:10    154s] [NR-eGR] Read 7170 nets ( ignored 0 )
[12/06 11:33:10    154s] (I)      early_global_route_priority property id does not exist.
[12/06 11:33:10    154s] (I)      Read Num Blocks=2103732  Num Prerouted Wires=0  Num CS=0
[12/06 11:33:10    154s] (I)      Layer 1 (V) : #blockages 501088 : #preroutes 0
[12/06 11:33:10    154s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/06 11:33:10    154s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/06 11:33:10    154s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 11:33:10    154s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 11:33:10    154s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 11:33:10    154s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 11:33:10    154s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 11:33:10    154s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 11:33:10    154s] (I)      Number of ignored nets                =      0
[12/06 11:33:10    154s] (I)      Number of connected nets              =      0
[12/06 11:33:10    154s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 11:33:10    154s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/06 11:33:10    154s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 11:33:10    154s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 11:33:10    154s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 11:33:10    154s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 11:33:10    154s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 11:33:10    154s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 11:33:10    154s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 11:33:10    154s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 11:33:10    154s] (I)      Ndr track 0 does not exist
[12/06 11:33:10    154s] (I)      ---------------------Grid Graph Info--------------------
[12/06 11:33:10    154s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 11:33:10    154s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 11:33:10    154s] (I)      Site width          :   400  (dbu)
[12/06 11:33:10    154s] (I)      Row height          :  3600  (dbu)
[12/06 11:33:10    154s] (I)      GCell row height    :  3600  (dbu)
[12/06 11:33:10    154s] (I)      GCell width         :  3600  (dbu)
[12/06 11:33:10    154s] (I)      GCell height        :  3600  (dbu)
[12/06 11:33:10    154s] (I)      Grid                :   834   834    10
[12/06 11:33:10    154s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 11:33:10    154s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 11:33:10    154s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 11:33:10    154s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 11:33:10    154s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 11:33:10    154s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 11:33:10    154s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 11:33:10    154s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 11:33:10    154s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 11:33:10    154s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 11:33:10    154s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 11:33:10    154s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 11:33:10    154s] (I)      --------------------------------------------------------
[12/06 11:33:10    154s] 
[12/06 11:33:10    154s] [NR-eGR] ============ Routing rule table ============
[12/06 11:33:10    154s] [NR-eGR] Rule id: 0  Nets: 7170
[12/06 11:33:10    154s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 11:33:10    154s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 11:33:10    154s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 11:33:10    154s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 11:33:10    154s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 11:33:10    154s] [NR-eGR] ========================================
[12/06 11:33:10    154s] [NR-eGR] 
[12/06 11:33:10    154s] (I)      =============== Blocked Tracks ===============
[12/06 11:33:10    154s] (I)      +-------+---------+----------+---------------+
[12/06 11:33:10    154s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 11:33:10    154s] (I)      +-------+---------+----------+---------------+
[12/06 11:33:10    154s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 11:33:10    154s] (I)      |     2 | 6255000 |  1792680 |        28.66% |
[12/06 11:33:10    154s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/06 11:33:10    154s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 11:33:10    154s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/06 11:33:10    154s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/06 11:33:10    154s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 11:33:10    154s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 11:33:10    154s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 11:33:10    154s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 11:33:10    154s] (I)      +-------+---------+----------+---------------+
[12/06 11:33:10    154s] (I)      Finished Import and model ( CPU: 0.73 sec, Real: 0.73 sec, Curr Mem: 2577.60 MB )
[12/06 11:33:10    154s] (I)      Reset routing kernel
[12/06 11:33:10    154s] (I)      Started Global Routing ( Curr Mem: 2577.60 MB )
[12/06 11:33:10    154s] (I)      totalPins=26497  totalGlobalPin=26071 (98.39%)
[12/06 11:33:10    154s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/06 11:33:10    154s] [NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[12/06 11:33:10    154s] (I)      
[12/06 11:33:10    154s] (I)      ============  Phase 1a Route ============
[12/06 11:33:10    154s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 11:33:10    154s] (I)      Usage: 208369 = (11076 H, 197293 V) = (0.18% H, 12.62% V) = (1.994e+04um H, 3.551e+05um V)
[12/06 11:33:10    154s] (I)      
[12/06 11:33:10    154s] (I)      ============  Phase 1b Route ============
[12/06 11:33:10    154s] (I)      Usage: 208375 = (11082 H, 197293 V) = (0.18% H, 12.62% V) = (1.995e+04um H, 3.551e+05um V)
[12/06 11:33:10    154s] (I)      Overflow of layer group 1: 0.00% H + 0.19% V. EstWL: 3.750750e+05um
[12/06 11:33:10    154s] (I)      
[12/06 11:33:10    154s] (I)      ============  Phase 1c Route ============
[12/06 11:33:10    154s] (I)      Level2 Grid: 167 x 167
[12/06 11:33:10    154s] (I)      Usage: 208403 = (11110 H, 197293 V) = (0.18% H, 12.62% V) = (2.000e+04um H, 3.551e+05um V)
[12/06 11:33:10    154s] (I)      
[12/06 11:33:10    154s] (I)      ============  Phase 1d Route ============
[12/06 11:33:10    154s] (I)      Usage: 208403 = (11110 H, 197293 V) = (0.18% H, 12.62% V) = (2.000e+04um H, 3.551e+05um V)
[12/06 11:33:10    154s] (I)      
[12/06 11:33:10    154s] (I)      ============  Phase 1e Route ============
[12/06 11:33:10    154s] (I)      Usage: 208403 = (11110 H, 197293 V) = (0.18% H, 12.62% V) = (2.000e+04um H, 3.551e+05um V)
[12/06 11:33:10    154s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 3.751254e+05um
[12/06 11:33:10    154s] (I)      
[12/06 11:33:10    154s] (I)      ============  Phase 1l Route ============
[12/06 11:33:10    154s] (I)      total 2D Cap : 10261864 = (6254166 H, 4007698 V)
[12/06 11:33:10    154s] [NR-eGR] Layer group 2: route 592 net(s) in layer range [6, 7]
[12/06 11:33:10    154s] (I)      
[12/06 11:33:10    154s] (I)      ============  Phase 1a Route ============
[12/06 11:33:11    154s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 11:33:11    154s] (I)      Usage: 357743 = (148985 H, 208758 V) = (2.38% H, 5.21% V) = (2.682e+05um H, 3.758e+05um V)
[12/06 11:33:11    154s] (I)      
[12/06 11:33:11    154s] (I)      ============  Phase 1b Route ============
[12/06 11:33:11    154s] (I)      Usage: 357743 = (148985 H, 208758 V) = (2.38% H, 5.21% V) = (2.682e+05um H, 3.758e+05um V)
[12/06 11:33:11    154s] (I)      Overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 6.439374e+05um
[12/06 11:33:11    154s] (I)      
[12/06 11:33:11    154s] (I)      ============  Phase 1c Route ============
[12/06 11:33:11    154s] (I)      Level2 Grid: 167 x 167
[12/06 11:33:11    154s] (I)      Usage: 357773 = (149015 H, 208758 V) = (2.38% H, 5.21% V) = (2.682e+05um H, 3.758e+05um V)
[12/06 11:33:11    154s] (I)      
[12/06 11:33:11    154s] (I)      ============  Phase 1d Route ============
[12/06 11:33:11    154s] (I)      Usage: 357773 = (149015 H, 208758 V) = (2.38% H, 5.21% V) = (2.682e+05um H, 3.758e+05um V)
[12/06 11:33:11    154s] (I)      
[12/06 11:33:11    154s] (I)      ============  Phase 1e Route ============
[12/06 11:33:11    154s] (I)      Usage: 357773 = (149015 H, 208758 V) = (2.38% H, 5.21% V) = (2.682e+05um H, 3.758e+05um V)
[12/06 11:33:11    154s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.439914e+05um
[12/06 11:33:11    154s] (I)      
[12/06 11:33:11    154s] (I)      ============  Phase 1l Route ============
[12/06 11:33:11    154s] (I)      total 2D Cap : 34395087 = (17412463 H, 16982624 V)
[12/06 11:33:11    154s] [NR-eGR] Layer group 3: route 5986 net(s) in layer range [2, 10]
[12/06 11:33:11    154s] (I)      
[12/06 11:33:11    154s] (I)      ============  Phase 1a Route ============
[12/06 11:33:11    155s] (I)      Usage: 502129 = (220836 H, 281293 V) = (1.27% H, 1.66% V) = (3.975e+05um H, 5.063e+05um V)
[12/06 11:33:11    155s] (I)      
[12/06 11:33:11    155s] (I)      ============  Phase 1b Route ============
[12/06 11:33:11    155s] (I)      Usage: 502129 = (220836 H, 281293 V) = (1.27% H, 1.66% V) = (3.975e+05um H, 5.063e+05um V)
[12/06 11:33:11    155s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.038322e+05um
[12/06 11:33:11    155s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/06 11:33:11    155s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 11:33:11    155s] (I)      
[12/06 11:33:11    155s] (I)      ============  Phase 1c Route ============
[12/06 11:33:11    155s] (I)      Usage: 502129 = (220836 H, 281293 V) = (1.27% H, 1.66% V) = (3.975e+05um H, 5.063e+05um V)
[12/06 11:33:11    155s] (I)      
[12/06 11:33:11    155s] (I)      ============  Phase 1d Route ============
[12/06 11:33:11    155s] (I)      Usage: 502129 = (220836 H, 281293 V) = (1.27% H, 1.66% V) = (3.975e+05um H, 5.063e+05um V)
[12/06 11:33:11    155s] (I)      
[12/06 11:33:11    155s] (I)      ============  Phase 1e Route ============
[12/06 11:33:11    155s] (I)      Usage: 502129 = (220836 H, 281293 V) = (1.27% H, 1.66% V) = (3.975e+05um H, 5.063e+05um V)
[12/06 11:33:11    155s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.038322e+05um
[12/06 11:33:11    155s] (I)      
[12/06 11:33:11    155s] (I)      ============  Phase 1l Route ============
[12/06 11:33:11    155s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/06 11:33:11    155s] (I)      Layer  2:    5609778     66157         3           0     6252498    ( 0.00%) 
[12/06 11:33:11    155s] (I)      Layer  3:    5717469     69738         0           0     6252498    ( 0.00%) 
[12/06 11:33:11    155s] (I)      Layer  4:    5655432     19185         0           0     6252498    ( 0.00%) 
[12/06 11:33:11    155s] (I)      Layer  5:    4127728      3890        12           0     6252498    ( 0.00%) 
[12/06 11:33:11    155s] (I)      Layer  6:    4332235     13798        33           0     6252498    ( 0.00%) 
[12/06 11:33:11    155s] (I)      Layer  7:    6246667    155886         2           0     6252498    ( 0.00%) 
[12/06 11:33:11    155s] (I)      Layer  8:    1561875    197322       241           0     1563124    ( 0.00%) 
[12/06 11:33:11    155s] (I)      Layer  9:    1561875         0         0           0     1563124    ( 0.00%) 
[12/06 11:33:11    155s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/06 11:33:11    155s] (I)      Total:      35004649    525976       291      139328    40694291    ( 0.34%) 
[12/06 11:33:11    155s] (I)      
[12/06 11:33:11    155s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 11:33:11    155s] [NR-eGR]                        OverCon            
[12/06 11:33:11    155s] [NR-eGR]                         #Gcell     %Gcell
[12/06 11:33:11    155s] [NR-eGR]        Layer             (1-2)    OverCon
[12/06 11:33:11    155s] [NR-eGR] ----------------------------------------------
[12/06 11:33:11    155s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:11    155s] [NR-eGR]      M2 ( 2)         3( 0.00%)   ( 0.00%) 
[12/06 11:33:11    155s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:11    155s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:11    155s] [NR-eGR]      M5 ( 5)        12( 0.00%)   ( 0.00%) 
[12/06 11:33:11    155s] [NR-eGR]      M6 ( 6)        30( 0.00%)   ( 0.00%) 
[12/06 11:33:11    155s] [NR-eGR]      M7 ( 7)         1( 0.00%)   ( 0.00%) 
[12/06 11:33:11    155s] [NR-eGR]      M8 ( 8)       241( 0.03%)   ( 0.03%) 
[12/06 11:33:11    155s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:11    155s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:11    155s] [NR-eGR] ----------------------------------------------
[12/06 11:33:11    155s] [NR-eGR]        Total       287( 0.00%)   ( 0.00%) 
[12/06 11:33:11    155s] [NR-eGR] 
[12/06 11:33:11    155s] (I)      Finished Global Routing ( CPU: 0.77 sec, Real: 0.77 sec, Curr Mem: 2617.47 MB )
[12/06 11:33:11    155s] (I)      total 2D Cap : 35080082 = (17696835 H, 17383247 V)
[12/06 11:33:11    155s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 11:33:11    155s] Early Global Route congestion estimation runtime: 1.71 seconds, mem = 2617.5M
[12/06 11:33:11    155s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.705, REAL:1.709, MEM:2617.5M, EPOCH TIME: 1733502791.769480
[12/06 11:33:11    155s] OPERPROF: Starting HotSpotCal at level 1, MEM:2617.5M, EPOCH TIME: 1733502791.769530
[12/06 11:33:11    155s] [hotspot] +------------+---------------+---------------+
[12/06 11:33:11    155s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 11:33:11    155s] [hotspot] +------------+---------------+---------------+
[12/06 11:33:11    155s] [hotspot] | normalized |          0.00 |          0.00 |
[12/06 11:33:11    155s] [hotspot] +------------+---------------+---------------+
[12/06 11:33:11    155s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/06 11:33:11    155s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/06 11:33:11    155s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.029, REAL:0.030, MEM:2633.5M, EPOCH TIME: 1733502791.799083
[12/06 11:33:11    155s] Skipped repairing congestion.
[12/06 11:33:11    155s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2633.5M, EPOCH TIME: 1733502791.799170
[12/06 11:33:11    155s] Starting Early Global Route wiring: mem = 2633.5M
[12/06 11:33:11    155s] (I)      ============= Track Assignment ============
[12/06 11:33:11    155s] (I)      Started Track Assignment (1T) ( Curr Mem: 2633.47 MB )
[12/06 11:33:11    155s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 11:33:11    155s] (I)      Run Multi-thread track assignment
[12/06 11:33:12    155s] (I)      Finished Track Assignment (1T) ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2633.47 MB )
[12/06 11:33:12    155s] (I)      Started Export ( Curr Mem: 2633.47 MB )
[12/06 11:33:12    155s] [NR-eGR]             Length (um)   Vias 
[12/06 11:33:12    155s] [NR-eGR] -------------------------------
[12/06 11:33:12    155s] [NR-eGR]  M1  (1H)             0  26497 
[12/06 11:33:12    155s] [NR-eGR]  M2  (2V)        101651  41691 
[12/06 11:33:12    155s] [NR-eGR]  M3  (3H)        122940   4602 
[12/06 11:33:12    155s] [NR-eGR]  M4  (4V)         30154   2906 
[12/06 11:33:12    155s] [NR-eGR]  M5  (5H)          2889   2640 
[12/06 11:33:12    155s] [NR-eGR]  M6  (6V)         21721   2720 
[12/06 11:33:12    155s] [NR-eGR]  M7  (7H)        274563   1243 
[12/06 11:33:12    155s] [NR-eGR]  M8  (8V)        355178      0 
[12/06 11:33:12    155s] [NR-eGR]  M9  (9H)             0      0 
[12/06 11:33:12    155s] [NR-eGR]  AP  (10V)            0      0 
[12/06 11:33:12    155s] [NR-eGR] -------------------------------
[12/06 11:33:12    155s] [NR-eGR]      Total       909094  82299 
[12/06 11:33:12    155s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:12    155s] [NR-eGR] Total half perimeter of net bounding box: 890669um
[12/06 11:33:12    155s] [NR-eGR] Total length: 909094um, number of vias: 82299
[12/06 11:33:12    155s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:12    155s] [NR-eGR] Total eGR-routed clock nets wire length: 15463um, number of vias: 9093
[12/06 11:33:12    155s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:12    155s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2633.47 MB )
[12/06 11:33:12    155s] Early Global Route wiring runtime: 0.39 seconds, mem = 2553.5M
[12/06 11:33:12    155s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.390, REAL:0.391, MEM:2553.5M, EPOCH TIME: 1733502792.190311
[12/06 11:33:12    155s] Tdgp not successfully inited but do clear! skip clearing
[12/06 11:33:12    155s] End of congRepair (cpu=0:00:02.2, real=0:00:02.0)
[12/06 11:33:12    155s] *** Finishing placeDesign default flow ***
[12/06 11:33:12    155s] **placeDesign ... cpu = 0: 1:22, real = 0: 1:24, mem = 2524.5M **
[12/06 11:33:12    155s] 
[12/06 11:33:12    155s] Optimization is working on the following views:
[12/06 11:33:12    155s]   Setup views: view_functional_wcl_slow view_functional_wcl_fast view_functional_wcl_typical 
[12/06 11:33:12    155s]   Hold  views: view_functional_wcl_slow view_functional_wcl_fast view_functional_wcl_typical 
[12/06 11:33:12    155s] Tdgp not successfully inited but do clear! skip clearing
[12/06 11:33:12    156s] 
[12/06 11:33:12    156s] *** Summary of all messages that are not suppressed in this session:
[12/06 11:33:12    156s] Severity  ID               Count  Summary                                  
[12/06 11:33:12    156s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/06 11:33:12    156s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/06 11:33:12    156s] WARNING   NRDB-733             1  %s %s in %s %s does not have a physical ...
[12/06 11:33:12    156s] *** Message Summary: 4 warning(s), 0 error(s)
[12/06 11:33:12    156s] 
[12/06 11:33:12    156s] *** placeDesign #1 [finish] : cpu/real = 0:01:21.6/0:01:23.6 (1.0), totSession cpu/real = 0:02:36.0/0:02:38.8 (1.0), mem = 2524.5M
[12/06 11:33:12    156s] 
[12/06 11:33:12    156s] =============================================================================================
[12/06 11:33:12    156s]  Final TAT Report : placeDesign #1                                              21.17-s075_1
[12/06 11:33:12    156s] =============================================================================================
[12/06 11:33:12    156s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 11:33:12    156s] ---------------------------------------------------------------------------------------------
[12/06 11:33:12    156s] [ ViewPruning            ]      1   0:00:00.4  (   0.4 % )     0:00:00.8 /  0:00:00.8    1.0
[12/06 11:33:12    156s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/06 11:33:12    156s] [ TimingUpdate           ]     12   0:00:02.3  (   2.8 % )     0:00:02.3 /  0:00:02.3    1.0
[12/06 11:33:12    156s] [ FullDelayCalc          ]      7   0:00:07.9  (   9.5 % )     0:00:07.9 /  0:00:07.9    1.0
[12/06 11:33:12    156s] [ MISC                   ]          0:01:13.0  (  87.3 % )     0:01:13.0 /  0:01:11.0    1.0
[12/06 11:33:12    156s] ---------------------------------------------------------------------------------------------
[12/06 11:33:12    156s]  placeDesign #1 TOTAL               0:01:23.6  ( 100.0 % )     0:01:23.6 /  0:01:21.6    1.0
[12/06 11:33:12    156s] ---------------------------------------------------------------------------------------------
[12/06 11:33:12    156s] 
[12/06 11:33:12    156s] <CMD> ccopt_design
[12/06 11:33:12    156s] #% Begin ccopt_design (date=12/06 11:33:12, mem=2118.5M)
[12/06 11:33:12    156s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:02:36.1/0:02:38.8 (1.0), mem = 2524.5M
[12/06 11:33:12    156s] Runtime...
[12/06 11:33:12    156s] **INFO: User's settings:
[12/06 11:33:12    156s] setNanoRouteMode -extractThirdPartyCompatible  false
[12/06 11:33:12    156s] setExtractRCMode -engine                       preRoute
[12/06 11:33:12    156s] setDelayCalMode -engine                        aae
[12/06 11:33:12    156s] setDelayCalMode -ignoreNetLoad                 false
[12/06 11:33:12    156s] setOptMode -preserveAllSequential              true
[12/06 11:33:12    156s] 
[12/06 11:33:12    156s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[12/06 11:33:12    156s] (ccopt_design): create_ccopt_clock_tree_spec
[12/06 11:33:12    156s] Creating clock tree spec for modes (timing configs): functional_wcl_slow functional_wcl_fast functional_wcl_typical
[12/06 11:33:12    156s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/06 11:33:12    156s] Reset timing graph...
[12/06 11:33:12    156s] Ignoring AAE DB Resetting ...
[12/06 11:33:12    156s] Reset timing graph done.
[12/06 11:33:12    156s] Ignoring AAE DB Resetting ...
[12/06 11:33:12    156s] Analyzing clock structure...
[12/06 11:33:12    156s] Analyzing clock structure done.
[12/06 11:33:12    156s] Reset timing graph...
[12/06 11:33:12    156s] Ignoring AAE DB Resetting ...
[12/06 11:33:12    156s] Reset timing graph done.
[12/06 11:33:12    156s] Extracting original clock gating for ideal_clock...
[12/06 11:33:13    156s]   clock_tree ideal_clock contains 3136 sinks and 0 clock gates.
[12/06 11:33:13    156s] Extracting original clock gating for ideal_clock done.
[12/06 11:33:13    156s] The skew group ideal_clock/functional_wcl_slow was created. It contains 3136 sinks and 1 sources.
[12/06 11:33:13    156s] The skew group ideal_clock/functional_wcl_fast was created. It contains 3136 sinks and 1 sources.
[12/06 11:33:13    156s] The skew group ideal_clock/functional_wcl_typical was created. It contains 3136 sinks and 1 sources.
[12/06 11:33:13    156s] Checking clock tree convergence...
[12/06 11:33:13    156s] Checking clock tree convergence done.
[12/06 11:33:13    156s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/06 11:33:13    156s] Set place::cacheFPlanSiteMark to 1
[12/06 11:33:13    156s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[12/06 11:33:13    156s] Using CCOpt effort standard.
[12/06 11:33:13    156s] CCOpt::Phase::Initialization...
[12/06 11:33:13    156s] Check Prerequisites...
[12/06 11:33:13    156s] Leaving CCOpt scope - CheckPlace...
[12/06 11:33:13    156s] OPERPROF: Starting checkPlace at level 1, MEM:2532.5M, EPOCH TIME: 1733502793.030720
[12/06 11:33:13    156s] Processing tracks to init pin-track alignment.
[12/06 11:33:13    156s] z: 2, totalTracks: 1
[12/06 11:33:13    156s] z: 4, totalTracks: 1
[12/06 11:33:13    156s] z: 6, totalTracks: 1
[12/06 11:33:13    156s] z: 8, totalTracks: 1
[12/06 11:33:13    156s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:33:13    156s] All LLGs are deleted
[12/06 11:33:13    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:13    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:13    156s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2532.5M, EPOCH TIME: 1733502793.038055
[12/06 11:33:13    156s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2532.5M, EPOCH TIME: 1733502793.038374
[12/06 11:33:13    156s] # Building torus_D_W32 llgBox search-tree.
[12/06 11:33:13    156s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:33:13    156s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2532.5M, EPOCH TIME: 1733502793.038607
[12/06 11:33:13    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:13    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:13    156s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2532.5M, EPOCH TIME: 1733502793.039001
[12/06 11:33:13    156s] Max number of tech site patterns supported in site array is 256.
[12/06 11:33:13    156s] Core basic site is core
[12/06 11:33:13    156s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2532.5M, EPOCH TIME: 1733502793.039346
[12/06 11:33:13    156s] After signature check, allow fast init is false, keep pre-filter is true.
[12/06 11:33:13    156s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 11:33:13    156s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.160, REAL:0.160, MEM:2532.5M, EPOCH TIME: 1733502793.199375
[12/06 11:33:13    156s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 11:33:13    156s] SiteArray: use 31,911,936 bytes
[12/06 11:33:13    156s] SiteArray: current memory after site array memory allocation 2562.9M
[12/06 11:33:13    156s] SiteArray: FP blocked sites are writable
[12/06 11:33:13    157s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 11:33:13    157s] Atter site array init, number of instance map data is 0.
[12/06 11:33:13    157s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.269, REAL:0.270, MEM:2562.9M, EPOCH TIME: 1733502793.308921
[12/06 11:33:13    157s] 
[12/06 11:33:13    157s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:33:13    157s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.293, REAL:0.294, MEM:2562.9M, EPOCH TIME: 1733502793.332349
[12/06 11:33:13    157s] 
[12/06 11:33:13    157s] Begin checking placement ... (start mem=2532.5M, init mem=2562.9M)
[12/06 11:33:13    157s] Begin checking exclusive groups violation ...
[12/06 11:33:13    157s] There are 0 groups to check, max #box is 0, total #box is 0
[12/06 11:33:13    157s] Finished checking exclusive groups violations. Found 0 Vio.
[12/06 11:33:13    157s] 
[12/06 11:33:13    157s] Running CheckPlace using 1 thread in normal mode...
[12/06 11:33:13    157s] 
[12/06 11:33:13    157s] ...checkPlace normal is done!
[12/06 11:33:13    157s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2562.9M, EPOCH TIME: 1733502793.437142
[12/06 11:33:13    157s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.003, MEM:2562.9M, EPOCH TIME: 1733502793.440551
[12/06 11:33:13    157s] *info: Placed = 6562          
[12/06 11:33:13    157s] *info: Unplaced = 0           
[12/06 11:33:13    157s] Placement Density:3.23%(72339/2237717)
[12/06 11:33:13    157s] Placement Density (including fixed std cells):3.23%(72339/2237717)
[12/06 11:33:13    157s] All LLGs are deleted
[12/06 11:33:13    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9506).
[12/06 11:33:13    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:13    157s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2562.9M, EPOCH TIME: 1733502793.453193
[12/06 11:33:13    157s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2562.9M, EPOCH TIME: 1733502793.453736
[12/06 11:33:13    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:13    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:13    157s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2562.9M)
[12/06 11:33:13    157s] OPERPROF: Finished checkPlace at level 1, CPU:0.424, REAL:0.426, MEM:2562.9M, EPOCH TIME: 1733502793.456273
[12/06 11:33:13    157s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/06 11:33:13    157s] Innovus will update I/O latencies
[12/06 11:33:13    157s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/06 11:33:13    157s] 
[12/06 11:33:13    157s] 
[12/06 11:33:13    157s] 
[12/06 11:33:13    157s] Check Prerequisites done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/06 11:33:13    157s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/06 11:33:13    157s] Info: 1 threads available for lower-level modules during optimization.
[12/06 11:33:13    157s] Executing ccopt post-processing.
[12/06 11:33:13    157s] Synthesizing clock trees with CCOpt...
[12/06 11:33:13    157s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:37.2/0:02:40.0 (1.0), mem = 2562.9M
[12/06 11:33:13    157s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/06 11:33:13    157s] CCOpt::Phase::PreparingToBalance...
[12/06 11:33:13    157s] Leaving CCOpt scope - Initializing power interface...
[12/06 11:33:13    157s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:13    157s] 
[12/06 11:33:13    157s] Positive (advancing) pin insertion delays
[12/06 11:33:13    157s] =========================================
[12/06 11:33:13    157s] 
[12/06 11:33:13    157s] Found 0 advancing pin insertion delay (0.000% of 3136 clock tree sinks)
[12/06 11:33:13    157s] 
[12/06 11:33:13    157s] Negative (delaying) pin insertion delays
[12/06 11:33:13    157s] ========================================
[12/06 11:33:13    157s] 
[12/06 11:33:13    157s] Found 0 delaying pin insertion delay (0.000% of 3136 clock tree sinks)
[12/06 11:33:13    157s] **WARN: (IMPCCOPT-1127):	The skew group default.ideal_clock/functional_wcl_slow has been identified as a duplicate of: ideal_clock/functional_wcl_fast
[12/06 11:33:13    157s] **WARN: (IMPCCOPT-1127):	The skew group default.ideal_clock/functional_wcl_typical has been identified as a duplicate of: ideal_clock/functional_wcl_fast
[12/06 11:33:13    157s] The skew group ideal_clock/functional_wcl_slow has been identified as a duplicate of: ideal_clock/functional_wcl_fast, so it will not be cloned.
[12/06 11:33:13    157s] The skew group ideal_clock/functional_wcl_typical has been identified as a duplicate of: ideal_clock/functional_wcl_fast, so it will not be cloned.
[12/06 11:33:13    157s] Notify start of optimization...
[12/06 11:33:13    157s] Notify start of optimization done.
[12/06 11:33:13    157s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/06 11:33:13    157s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2562.9M, EPOCH TIME: 1733502793.471877
[12/06 11:33:13    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:13    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:13    157s] All LLGs are deleted
[12/06 11:33:13    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:13    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:13    157s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2562.9M, EPOCH TIME: 1733502793.471947
[12/06 11:33:13    157s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2562.9M, EPOCH TIME: 1733502793.471979
[12/06 11:33:13    157s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:2554.9M, EPOCH TIME: 1733502793.473729
[12/06 11:33:13    157s] ### Creating LA Mngr. totSessionCpu=0:02:37 mem=2554.9M
[12/06 11:33:13    157s] 
[12/06 11:33:13    157s] Trim Metal Layers:
[12/06 11:33:13    157s] LayerId::1 widthSet size::4
[12/06 11:33:13    157s] LayerId::2 widthSet size::4
[12/06 11:33:13    157s] LayerId::3 widthSet size::4
[12/06 11:33:13    157s] LayerId::4 widthSet size::4
[12/06 11:33:13    157s] LayerId::5 widthSet size::4
[12/06 11:33:13    157s] LayerId::6 widthSet size::4
[12/06 11:33:13    157s] LayerId::7 widthSet size::4
[12/06 11:33:13    157s] LayerId::8 widthSet size::4
[12/06 11:33:13    157s] LayerId::9 widthSet size::4
[12/06 11:33:13    157s] LayerId::10 widthSet size::2
[12/06 11:33:13    157s] Updating RC grid for preRoute extraction ...
[12/06 11:33:13    157s] eee: pegSigSF::1.070000
[12/06 11:33:13    157s] Initializing multi-corner capacitance tables ... 
[12/06 11:33:13    157s] Initializing multi-corner resistance tables ...
[12/06 11:33:13    157s] eee: l::1 avDens::0.110237 usedTrk::70004.888911 availTrk::635040.000000 sigTrk::70004.888911
[12/06 11:33:13    157s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:33:13    157s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:33:13    157s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:33:13    157s] eee: l::5 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/06 11:33:13    157s] eee: l::6 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/06 11:33:13    157s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:33:13    157s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:33:13    157s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:33:13    157s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:33:13    157s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 11:33:13    157s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.693800 newSi=0.000000 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/06 11:33:13    157s] ### Creating LA Mngr, finished. totSessionCpu=0:02:37 mem=2554.9M
[12/06 11:33:13    157s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2554.93 MB )
[12/06 11:33:13    157s] (I)      ==================== Layers =====================
[12/06 11:33:13    157s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:13    157s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 11:33:13    157s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:13    157s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 11:33:13    157s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 11:33:13    157s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 11:33:13    157s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 11:33:13    157s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 11:33:13    157s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 11:33:13    157s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 11:33:13    157s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 11:33:13    157s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 11:33:13    157s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 11:33:13    157s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 11:33:13    157s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 11:33:13    157s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 11:33:13    157s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 11:33:13    157s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 11:33:13    157s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 11:33:13    157s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 11:33:13    157s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 11:33:13    157s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 11:33:13    157s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 11:33:13    157s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:13    157s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 11:33:13    157s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 11:33:13    157s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:13    157s] (I)      Started Import and model ( Curr Mem: 2554.93 MB )
[12/06 11:33:13    157s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:33:13    157s] (I)      == Non-default Options ==
[12/06 11:33:13    157s] (I)      Maximum routing layer                              : 10
[12/06 11:33:13    157s] (I)      Number of threads                                  : 1
[12/06 11:33:13    157s] (I)      Method to set GCell size                           : row
[12/06 11:33:13    157s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 11:33:13    157s] (I)      Use row-based GCell size
[12/06 11:33:13    157s] (I)      Use row-based GCell align
[12/06 11:33:13    157s] (I)      layer 0 area = 168000
[12/06 11:33:13    157s] (I)      layer 1 area = 208000
[12/06 11:33:13    157s] (I)      layer 2 area = 208000
[12/06 11:33:13    157s] (I)      layer 3 area = 208000
[12/06 11:33:13    157s] (I)      layer 4 area = 208000
[12/06 11:33:13    157s] (I)      layer 5 area = 208000
[12/06 11:33:13    157s] (I)      layer 6 area = 208000
[12/06 11:33:13    157s] (I)      layer 7 area = 2259999
[12/06 11:33:13    157s] (I)      layer 8 area = 2259999
[12/06 11:33:13    157s] (I)      layer 9 area = 0
[12/06 11:33:13    157s] (I)      GCell unit size   : 3600
[12/06 11:33:13    157s] (I)      GCell multiplier  : 1
[12/06 11:33:13    157s] (I)      GCell row height  : 3600
[12/06 11:33:13    157s] (I)      Actual row height : 3600
[12/06 11:33:13    157s] (I)      GCell align ref   : 4000 4000
[12/06 11:33:13    157s] [NR-eGR] Track table information for default rule: 
[12/06 11:33:13    157s] [NR-eGR] M1 has single uniform track structure
[12/06 11:33:13    157s] [NR-eGR] M2 has single uniform track structure
[12/06 11:33:13    157s] [NR-eGR] M3 has single uniform track structure
[12/06 11:33:13    157s] [NR-eGR] M4 has single uniform track structure
[12/06 11:33:13    157s] [NR-eGR] M5 has single uniform track structure
[12/06 11:33:13    157s] [NR-eGR] M6 has single uniform track structure
[12/06 11:33:13    157s] [NR-eGR] M7 has single uniform track structure
[12/06 11:33:13    157s] [NR-eGR] M8 has single uniform track structure
[12/06 11:33:13    157s] [NR-eGR] M9 has single uniform track structure
[12/06 11:33:13    157s] [NR-eGR] AP has single uniform track structure
[12/06 11:33:13    157s] (I)      ================== Default via ==================
[12/06 11:33:13    157s] (I)      +---+--------------------+----------------------+
[12/06 11:33:13    157s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 11:33:13    157s] (I)      +---+--------------------+----------------------+
[12/06 11:33:13    157s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 11:33:13    157s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 11:33:13    157s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 11:33:13    157s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 11:33:13    157s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 11:33:13    157s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 11:33:13    157s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 11:33:13    157s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 11:33:13    157s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 11:33:13    157s] (I)      +---+--------------------+----------------------+
[12/06 11:33:13    157s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 11:33:13    157s] [NR-eGR] Read 2100180 PG shapes
[12/06 11:33:13    157s] [NR-eGR] Read 0 clock shapes
[12/06 11:33:13    157s] [NR-eGR] Read 0 other shapes
[12/06 11:33:13    157s] [NR-eGR] #Routing Blockages  : 0
[12/06 11:33:13    157s] [NR-eGR] #Instance Blockages : 3552
[12/06 11:33:13    157s] [NR-eGR] #PG Blockages       : 2100180
[12/06 11:33:13    157s] [NR-eGR] #Halo Blockages     : 0
[12/06 11:33:13    157s] [NR-eGR] #Boundary Blockages : 0
[12/06 11:33:13    157s] [NR-eGR] #Clock Blockages    : 0
[12/06 11:33:13    157s] [NR-eGR] #Other Blockages    : 0
[12/06 11:33:13    157s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 11:33:13    157s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 11:33:13    157s] [NR-eGR] Read 7170 nets ( ignored 0 )
[12/06 11:33:13    157s] (I)      early_global_route_priority property id does not exist.
[12/06 11:33:13    157s] (I)      Read Num Blocks=2103732  Num Prerouted Wires=0  Num CS=0
[12/06 11:33:14    157s] (I)      Layer 1 (V) : #blockages 501088 : #preroutes 0
[12/06 11:33:14    157s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/06 11:33:14    157s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/06 11:33:14    158s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 11:33:14    158s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 11:33:14    158s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 11:33:14    158s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 11:33:14    158s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 11:33:14    158s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 11:33:14    158s] (I)      Number of ignored nets                =      0
[12/06 11:33:14    158s] (I)      Number of connected nets              =      0
[12/06 11:33:14    158s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 11:33:14    158s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/06 11:33:14    158s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 11:33:14    158s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 11:33:14    158s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 11:33:14    158s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 11:33:14    158s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 11:33:14    158s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 11:33:14    158s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 11:33:14    158s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 11:33:14    158s] (I)      Ndr track 0 does not exist
[12/06 11:33:14    158s] (I)      ---------------------Grid Graph Info--------------------
[12/06 11:33:14    158s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 11:33:14    158s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 11:33:14    158s] (I)      Site width          :   400  (dbu)
[12/06 11:33:14    158s] (I)      Row height          :  3600  (dbu)
[12/06 11:33:14    158s] (I)      GCell row height    :  3600  (dbu)
[12/06 11:33:14    158s] (I)      GCell width         :  3600  (dbu)
[12/06 11:33:14    158s] (I)      GCell height        :  3600  (dbu)
[12/06 11:33:14    158s] (I)      Grid                :   834   834    10
[12/06 11:33:14    158s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 11:33:14    158s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 11:33:14    158s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 11:33:14    158s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 11:33:14    158s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 11:33:14    158s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 11:33:14    158s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 11:33:14    158s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 11:33:14    158s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 11:33:14    158s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 11:33:14    158s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 11:33:14    158s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 11:33:14    158s] (I)      --------------------------------------------------------
[12/06 11:33:14    158s] 
[12/06 11:33:14    158s] [NR-eGR] ============ Routing rule table ============
[12/06 11:33:14    158s] [NR-eGR] Rule id: 0  Nets: 7170
[12/06 11:33:14    158s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 11:33:14    158s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 11:33:14    158s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 11:33:14    158s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 11:33:14    158s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 11:33:14    158s] [NR-eGR] ========================================
[12/06 11:33:14    158s] [NR-eGR] 
[12/06 11:33:14    158s] (I)      =============== Blocked Tracks ===============
[12/06 11:33:14    158s] (I)      +-------+---------+----------+---------------+
[12/06 11:33:14    158s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 11:33:14    158s] (I)      +-------+---------+----------+---------------+
[12/06 11:33:14    158s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 11:33:14    158s] (I)      |     2 | 6255000 |  1792680 |        28.66% |
[12/06 11:33:14    158s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/06 11:33:14    158s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 11:33:14    158s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/06 11:33:14    158s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/06 11:33:14    158s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 11:33:14    158s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 11:33:14    158s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 11:33:14    158s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 11:33:14    158s] (I)      +-------+---------+----------+---------------+
[12/06 11:33:14    158s] (I)      Finished Import and model ( CPU: 0.75 sec, Real: 0.75 sec, Curr Mem: 2687.49 MB )
[12/06 11:33:14    158s] (I)      Reset routing kernel
[12/06 11:33:14    158s] (I)      Started Global Routing ( Curr Mem: 2687.49 MB )
[12/06 11:33:14    158s] (I)      totalPins=26497  totalGlobalPin=26071 (98.39%)
[12/06 11:33:14    158s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/06 11:33:14    158s] [NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[12/06 11:33:14    158s] (I)      
[12/06 11:33:14    158s] (I)      ============  Phase 1a Route ============
[12/06 11:33:14    158s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 11:33:14    158s] (I)      Usage: 208369 = (11076 H, 197293 V) = (0.18% H, 12.62% V) = (1.994e+04um H, 3.551e+05um V)
[12/06 11:33:14    158s] (I)      
[12/06 11:33:14    158s] (I)      ============  Phase 1b Route ============
[12/06 11:33:14    158s] (I)      Usage: 208375 = (11082 H, 197293 V) = (0.18% H, 12.62% V) = (1.995e+04um H, 3.551e+05um V)
[12/06 11:33:14    158s] (I)      Overflow of layer group 1: 0.00% H + 0.19% V. EstWL: 3.750750e+05um
[12/06 11:33:14    158s] (I)      
[12/06 11:33:14    158s] (I)      ============  Phase 1c Route ============
[12/06 11:33:14    158s] (I)      Level2 Grid: 167 x 167
[12/06 11:33:14    158s] (I)      Usage: 208403 = (11110 H, 197293 V) = (0.18% H, 12.62% V) = (2.000e+04um H, 3.551e+05um V)
[12/06 11:33:14    158s] (I)      
[12/06 11:33:14    158s] (I)      ============  Phase 1d Route ============
[12/06 11:33:14    158s] (I)      Usage: 208403 = (11110 H, 197293 V) = (0.18% H, 12.62% V) = (2.000e+04um H, 3.551e+05um V)
[12/06 11:33:14    158s] (I)      
[12/06 11:33:14    158s] (I)      ============  Phase 1e Route ============
[12/06 11:33:14    158s] (I)      Usage: 208403 = (11110 H, 197293 V) = (0.18% H, 12.62% V) = (2.000e+04um H, 3.551e+05um V)
[12/06 11:33:14    158s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 3.751254e+05um
[12/06 11:33:14    158s] (I)      
[12/06 11:33:14    158s] (I)      ============  Phase 1l Route ============
[12/06 11:33:14    158s] (I)      total 2D Cap : 10261864 = (6254166 H, 4007698 V)
[12/06 11:33:14    158s] [NR-eGR] Layer group 2: route 592 net(s) in layer range [6, 7]
[12/06 11:33:14    158s] (I)      
[12/06 11:33:14    158s] (I)      ============  Phase 1a Route ============
[12/06 11:33:14    158s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 11:33:14    158s] (I)      Usage: 357743 = (148985 H, 208758 V) = (2.38% H, 5.21% V) = (2.682e+05um H, 3.758e+05um V)
[12/06 11:33:14    158s] (I)      
[12/06 11:33:14    158s] (I)      ============  Phase 1b Route ============
[12/06 11:33:14    158s] (I)      Usage: 357743 = (148985 H, 208758 V) = (2.38% H, 5.21% V) = (2.682e+05um H, 3.758e+05um V)
[12/06 11:33:14    158s] (I)      Overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 6.439374e+05um
[12/06 11:33:14    158s] (I)      
[12/06 11:33:14    158s] (I)      ============  Phase 1c Route ============
[12/06 11:33:14    158s] (I)      Level2 Grid: 167 x 167
[12/06 11:33:14    158s] (I)      Usage: 357773 = (149015 H, 208758 V) = (2.38% H, 5.21% V) = (2.682e+05um H, 3.758e+05um V)
[12/06 11:33:14    158s] (I)      
[12/06 11:33:14    158s] (I)      ============  Phase 1d Route ============
[12/06 11:33:14    158s] (I)      Usage: 357773 = (149015 H, 208758 V) = (2.38% H, 5.21% V) = (2.682e+05um H, 3.758e+05um V)
[12/06 11:33:14    158s] (I)      
[12/06 11:33:14    158s] (I)      ============  Phase 1e Route ============
[12/06 11:33:14    158s] (I)      Usage: 357773 = (149015 H, 208758 V) = (2.38% H, 5.21% V) = (2.682e+05um H, 3.758e+05um V)
[12/06 11:33:14    158s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.439914e+05um
[12/06 11:33:14    158s] (I)      
[12/06 11:33:14    158s] (I)      ============  Phase 1l Route ============
[12/06 11:33:14    158s] (I)      total 2D Cap : 34395087 = (17412463 H, 16982624 V)
[12/06 11:33:14    158s] [NR-eGR] Layer group 3: route 5986 net(s) in layer range [2, 10]
[12/06 11:33:14    158s] (I)      
[12/06 11:33:14    158s] (I)      ============  Phase 1a Route ============
[12/06 11:33:14    158s] (I)      Usage: 502129 = (220836 H, 281293 V) = (1.27% H, 1.66% V) = (3.975e+05um H, 5.063e+05um V)
[12/06 11:33:14    158s] (I)      
[12/06 11:33:14    158s] (I)      ============  Phase 1b Route ============
[12/06 11:33:14    158s] (I)      Usage: 502129 = (220836 H, 281293 V) = (1.27% H, 1.66% V) = (3.975e+05um H, 5.063e+05um V)
[12/06 11:33:14    158s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.038322e+05um
[12/06 11:33:14    158s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/06 11:33:14    158s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 11:33:14    158s] (I)      
[12/06 11:33:14    158s] (I)      ============  Phase 1c Route ============
[12/06 11:33:14    158s] (I)      Usage: 502129 = (220836 H, 281293 V) = (1.27% H, 1.66% V) = (3.975e+05um H, 5.063e+05um V)
[12/06 11:33:14    158s] (I)      
[12/06 11:33:14    158s] (I)      ============  Phase 1d Route ============
[12/06 11:33:14    158s] (I)      Usage: 502129 = (220836 H, 281293 V) = (1.27% H, 1.66% V) = (3.975e+05um H, 5.063e+05um V)
[12/06 11:33:14    158s] (I)      
[12/06 11:33:14    158s] (I)      ============  Phase 1e Route ============
[12/06 11:33:14    158s] (I)      Usage: 502129 = (220836 H, 281293 V) = (1.27% H, 1.66% V) = (3.975e+05um H, 5.063e+05um V)
[12/06 11:33:14    158s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.038322e+05um
[12/06 11:33:14    158s] (I)      
[12/06 11:33:14    158s] (I)      ============  Phase 1l Route ============
[12/06 11:33:15    158s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/06 11:33:15    158s] (I)      Layer  2:    5609778     66157         3           0     6252498    ( 0.00%) 
[12/06 11:33:15    158s] (I)      Layer  3:    5717469     69738         0           0     6252498    ( 0.00%) 
[12/06 11:33:15    158s] (I)      Layer  4:    5655432     19185         0           0     6252498    ( 0.00%) 
[12/06 11:33:15    158s] (I)      Layer  5:    4127728      3890        12           0     6252498    ( 0.00%) 
[12/06 11:33:15    158s] (I)      Layer  6:    4332235     13798        33           0     6252498    ( 0.00%) 
[12/06 11:33:15    158s] (I)      Layer  7:    6246667    155886         2           0     6252498    ( 0.00%) 
[12/06 11:33:15    158s] (I)      Layer  8:    1561875    197322       241           0     1563124    ( 0.00%) 
[12/06 11:33:15    158s] (I)      Layer  9:    1561875         0         0           0     1563124    ( 0.00%) 
[12/06 11:33:15    158s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/06 11:33:15    158s] (I)      Total:      35004649    525976       291      139328    40694291    ( 0.34%) 
[12/06 11:33:15    158s] (I)      
[12/06 11:33:15    158s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 11:33:15    158s] [NR-eGR]                        OverCon            
[12/06 11:33:15    158s] [NR-eGR]                         #Gcell     %Gcell
[12/06 11:33:15    158s] [NR-eGR]        Layer             (1-2)    OverCon
[12/06 11:33:15    158s] [NR-eGR] ----------------------------------------------
[12/06 11:33:15    158s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:15    158s] [NR-eGR]      M2 ( 2)         3( 0.00%)   ( 0.00%) 
[12/06 11:33:15    158s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:15    158s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:15    158s] [NR-eGR]      M5 ( 5)        12( 0.00%)   ( 0.00%) 
[12/06 11:33:15    158s] [NR-eGR]      M6 ( 6)        30( 0.00%)   ( 0.00%) 
[12/06 11:33:15    158s] [NR-eGR]      M7 ( 7)         1( 0.00%)   ( 0.00%) 
[12/06 11:33:15    158s] [NR-eGR]      M8 ( 8)       241( 0.03%)   ( 0.03%) 
[12/06 11:33:15    158s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:15    158s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:15    158s] [NR-eGR] ----------------------------------------------
[12/06 11:33:15    158s] [NR-eGR]        Total       287( 0.00%)   ( 0.00%) 
[12/06 11:33:15    158s] [NR-eGR] 
[12/06 11:33:15    158s] (I)      Finished Global Routing ( CPU: 0.76 sec, Real: 0.77 sec, Curr Mem: 2687.49 MB )
[12/06 11:33:15    159s] (I)      total 2D Cap : 35080082 = (17696835 H, 17383247 V)
[12/06 11:33:15    159s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 11:33:15    159s] (I)      ============= Track Assignment ============
[12/06 11:33:15    159s] (I)      Started Track Assignment (1T) ( Curr Mem: 2687.49 MB )
[12/06 11:33:15    159s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 11:33:15    159s] (I)      Run Multi-thread track assignment
[12/06 11:33:15    159s] (I)      Finished Track Assignment (1T) ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2687.49 MB )
[12/06 11:33:15    159s] (I)      Started Export ( Curr Mem: 2687.49 MB )
[12/06 11:33:15    159s] [NR-eGR]             Length (um)   Vias 
[12/06 11:33:15    159s] [NR-eGR] -------------------------------
[12/06 11:33:15    159s] [NR-eGR]  M1  (1H)             0  26497 
[12/06 11:33:15    159s] [NR-eGR]  M2  (2V)        101651  41691 
[12/06 11:33:15    159s] [NR-eGR]  M3  (3H)        122940   4602 
[12/06 11:33:15    159s] [NR-eGR]  M4  (4V)         30154   2906 
[12/06 11:33:15    159s] [NR-eGR]  M5  (5H)          2889   2640 
[12/06 11:33:15    159s] [NR-eGR]  M6  (6V)         21721   2720 
[12/06 11:33:15    159s] [NR-eGR]  M7  (7H)        274563   1243 
[12/06 11:33:15    159s] [NR-eGR]  M8  (8V)        355178      0 
[12/06 11:33:15    159s] [NR-eGR]  M9  (9H)             0      0 
[12/06 11:33:15    159s] [NR-eGR]  AP  (10V)            0      0 
[12/06 11:33:15    159s] [NR-eGR] -------------------------------
[12/06 11:33:15    159s] [NR-eGR]      Total       909094  82299 
[12/06 11:33:15    159s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:15    159s] [NR-eGR] Total half perimeter of net bounding box: 890669um
[12/06 11:33:15    159s] [NR-eGR] Total length: 909094um, number of vias: 82299
[12/06 11:33:15    159s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:15    159s] [NR-eGR] Total eGR-routed clock nets wire length: 15463um, number of vias: 9093
[12/06 11:33:15    159s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:15    159s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2687.49 MB )
[12/06 11:33:15    159s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.11 sec, Real: 2.12 sec, Curr Mem: 2585.49 MB )
[12/06 11:33:15    159s] (I)      ======================================= Runtime Summary =======================================
[12/06 11:33:15    159s] (I)       Step                                              %      Start     Finish      Real       CPU 
[12/06 11:33:15    159s] (I)      -----------------------------------------------------------------------------------------------
[12/06 11:33:15    159s] (I)       Early Global Route kernel                   100.00%  54.95 sec  57.06 sec  2.12 sec  2.11 sec 
[12/06 11:33:15    159s] (I)       +-Import and model                           35.60%  54.95 sec  55.70 sec  0.75 sec  0.75 sec 
[12/06 11:33:15    159s] (I)       | +-Create place DB                           0.86%  54.95 sec  54.97 sec  0.02 sec  0.02 sec 
[12/06 11:33:15    159s] (I)       | | +-Import place data                       0.86%  54.95 sec  54.97 sec  0.02 sec  0.02 sec 
[12/06 11:33:15    159s] (I)       | | | +-Read instances and placement          0.25%  54.95 sec  54.95 sec  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)       | | | +-Read nets                             0.60%  54.95 sec  54.97 sec  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)       | +-Create route DB                          32.12%  54.97 sec  55.65 sec  0.68 sec  0.68 sec 
[12/06 11:33:15    159s] (I)       | | +-Import route data (1T)                 32.11%  54.97 sec  55.65 sec  0.68 sec  0.68 sec 
[12/06 11:33:15    159s] (I)       | | | +-Read blockages ( Layer 2-10 )        10.37%  54.97 sec  55.19 sec  0.22 sec  0.22 sec 
[12/06 11:33:15    159s] (I)       | | | | +-Read routing blockages              0.00%  54.97 sec  54.97 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | | | | +-Read instance blockages             0.06%  54.97 sec  54.97 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | | | | +-Read PG blockages                  10.27%  54.97 sec  55.19 sec  0.22 sec  0.22 sec 
[12/06 11:33:15    159s] (I)       | | | | +-Read clock blockages                0.00%  55.19 sec  55.19 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | | | | +-Read other blockages                0.00%  55.19 sec  55.19 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | | | | +-Read halo blockages                 0.01%  55.19 sec  55.19 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | | | | +-Read boundary cut boxes             0.00%  55.19 sec  55.19 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | | | +-Read blackboxes                       0.00%  55.19 sec  55.19 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | | | +-Read prerouted                        0.02%  55.19 sec  55.19 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | | | +-Read unlegalized nets                 0.04%  55.19 sec  55.19 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | | | +-Read nets                             0.12%  55.19 sec  55.19 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | | | +-Set up via pillars                    0.00%  55.19 sec  55.19 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | | | +-Initialize 3D grid graph              0.74%  55.19 sec  55.21 sec  0.02 sec  0.02 sec 
[12/06 11:33:15    159s] (I)       | | | +-Model blockage capacity              20.61%  55.21 sec  55.65 sec  0.44 sec  0.44 sec 
[12/06 11:33:15    159s] (I)       | | | | +-Initialize 3D capacity             19.47%  55.21 sec  55.62 sec  0.41 sec  0.41 sec 
[12/06 11:33:15    159s] (I)       | +-Read aux data                             0.00%  55.65 sec  55.65 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | +-Others data preparation                   0.10%  55.65 sec  55.65 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | +-Create route kernel                       2.46%  55.65 sec  55.70 sec  0.05 sec  0.05 sec 
[12/06 11:33:15    159s] (I)       +-Global Routing                             36.13%  55.70 sec  56.47 sec  0.77 sec  0.76 sec 
[12/06 11:33:15    159s] (I)       | +-Initialization                            0.33%  55.70 sec  55.71 sec  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)       | +-Net group 1                               7.10%  55.71 sec  55.86 sec  0.15 sec  0.15 sec 
[12/06 11:33:15    159s] (I)       | | +-Generate topology                       0.01%  55.71 sec  55.71 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | | +-Phase 1a                                1.13%  55.74 sec  55.76 sec  0.02 sec  0.02 sec 
[12/06 11:33:15    159s] (I)       | | | +-Pattern routing (1T)                  0.66%  55.74 sec  55.75 sec  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.46%  55.75 sec  55.76 sec  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)       | | +-Phase 1b                                0.44%  55.76 sec  55.77 sec  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)       | | | +-Monotonic routing (1T)                0.34%  55.76 sec  55.77 sec  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)       | | +-Phase 1c                                1.60%  55.77 sec  55.80 sec  0.03 sec  0.03 sec 
[12/06 11:33:15    159s] (I)       | | | +-Two level Routing                     1.59%  55.77 sec  55.80 sec  0.03 sec  0.03 sec 
[12/06 11:33:15    159s] (I)       | | | | +-Two Level Routing (Regular)         1.20%  55.78 sec  55.80 sec  0.03 sec  0.03 sec 
[12/06 11:33:15    159s] (I)       | | | | +-Two Level Routing (Strong)          0.15%  55.80 sec  55.80 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | | +-Phase 1d                                0.36%  55.80 sec  55.81 sec  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)       | | | +-Detoured routing (1T)                 0.36%  55.80 sec  55.81 sec  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)       | | +-Phase 1e                                0.09%  55.81 sec  55.81 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | | | +-Route legalization                    0.00%  55.81 sec  55.81 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | | +-Phase 1l                                2.13%  55.81 sec  55.86 sec  0.05 sec  0.05 sec 
[12/06 11:33:15    159s] (I)       | | | +-Layer assignment (1T)                 2.13%  55.81 sec  55.86 sec  0.05 sec  0.04 sec 
[12/06 11:33:15    159s] (I)       | +-Net group 2                               8.40%  55.86 sec  56.04 sec  0.18 sec  0.18 sec 
[12/06 11:33:15    159s] (I)       | | +-Generate topology                       0.01%  55.86 sec  55.86 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | | +-Phase 1a                                1.11%  55.89 sec  55.91 sec  0.02 sec  0.02 sec 
[12/06 11:33:15    159s] (I)       | | | +-Pattern routing (1T)                  0.72%  55.89 sec  55.90 sec  0.02 sec  0.02 sec 
[12/06 11:33:15    159s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.39%  55.90 sec  55.91 sec  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)       | | +-Phase 1b                                0.72%  55.91 sec  55.93 sec  0.02 sec  0.02 sec 
[12/06 11:33:15    159s] (I)       | | | +-Monotonic routing (1T)                0.63%  55.91 sec  55.92 sec  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)       | | +-Phase 1c                                2.33%  55.93 sec  55.98 sec  0.05 sec  0.05 sec 
[12/06 11:33:15    159s] (I)       | | | +-Two level Routing                     2.33%  55.93 sec  55.98 sec  0.05 sec  0.05 sec 
[12/06 11:33:15    159s] (I)       | | | | +-Two Level Routing (Regular)         1.38%  55.93 sec  55.96 sec  0.03 sec  0.03 sec 
[12/06 11:33:15    159s] (I)       | | | | +-Two Level Routing (Strong)          0.72%  55.96 sec  55.98 sec  0.02 sec  0.02 sec 
[12/06 11:33:15    159s] (I)       | | +-Phase 1d                                0.60%  55.98 sec  55.99 sec  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)       | | | +-Detoured routing (1T)                 0.59%  55.98 sec  55.99 sec  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)       | | +-Phase 1e                                0.15%  55.99 sec  55.99 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | | | +-Route legalization                    0.05%  55.99 sec  55.99 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | | | | +-Legalize Blockage Violations        0.05%  55.99 sec  55.99 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | | +-Phase 1l                                2.18%  55.99 sec  56.04 sec  0.05 sec  0.05 sec 
[12/06 11:33:15    159s] (I)       | | | +-Layer assignment (1T)                 2.18%  55.99 sec  56.04 sec  0.05 sec  0.05 sec 
[12/06 11:33:15    159s] (I)       | +-Net group 3                              13.71%  56.04 sec  56.33 sec  0.29 sec  0.29 sec 
[12/06 11:33:15    159s] (I)       | | +-Generate topology                       0.64%  56.04 sec  56.05 sec  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)       | | +-Phase 1a                                1.75%  56.12 sec  56.16 sec  0.04 sec  0.04 sec 
[12/06 11:33:15    159s] (I)       | | | +-Pattern routing (1T)                  1.43%  56.12 sec  56.15 sec  0.03 sec  0.03 sec 
[12/06 11:33:15    159s] (I)       | | | +-Add via demand to 2D                  0.30%  56.15 sec  56.16 sec  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)       | | +-Phase 1b                                0.10%  56.16 sec  56.16 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | | +-Phase 1c                                0.00%  56.16 sec  56.16 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | | +-Phase 1d                                0.00%  56.16 sec  56.16 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | | +-Phase 1e                                0.10%  56.16 sec  56.16 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | | | +-Route legalization                    0.00%  56.16 sec  56.16 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | | +-Phase 1l                                7.97%  56.16 sec  56.33 sec  0.17 sec  0.17 sec 
[12/06 11:33:15    159s] (I)       | | | +-Layer assignment (1T)                 5.55%  56.21 sec  56.33 sec  0.12 sec  0.12 sec 
[12/06 11:33:15    159s] (I)       | +-Clean cong LA                             0.00%  56.33 sec  56.33 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       +-Export 3D cong map                          9.60%  56.47 sec  56.67 sec  0.20 sec  0.20 sec 
[12/06 11:33:15    159s] (I)       | +-Export 2D cong map                        0.80%  56.65 sec  56.67 sec  0.02 sec  0.02 sec 
[12/06 11:33:15    159s] (I)       +-Extract Global 3D Wires                     0.35%  56.67 sec  56.68 sec  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)       +-Track Assignment (1T)                      15.03%  56.68 sec  57.00 sec  0.32 sec  0.32 sec 
[12/06 11:33:15    159s] (I)       | +-Initialization                            0.03%  56.68 sec  56.68 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | +-Track Assignment Kernel                  14.88%  56.68 sec  57.00 sec  0.32 sec  0.31 sec 
[12/06 11:33:15    159s] (I)       | +-Free Memory                               0.00%  57.00 sec  57.00 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       +-Export                                      2.42%  57.00 sec  57.05 sec  0.05 sec  0.05 sec 
[12/06 11:33:15    159s] (I)       | +-Export DB wires                           1.57%  57.00 sec  57.03 sec  0.03 sec  0.03 sec 
[12/06 11:33:15    159s] (I)       | | +-Export all nets                         1.23%  57.00 sec  57.03 sec  0.03 sec  0.03 sec 
[12/06 11:33:15    159s] (I)       | | +-Set wire vias                           0.23%  57.03 sec  57.03 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       | +-Report wirelength                         0.42%  57.03 sec  57.04 sec  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)       | +-Update net boxes                          0.42%  57.04 sec  57.05 sec  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)       | +-Update timing                             0.00%  57.05 sec  57.05 sec  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)       +-Postprocess design                          0.30%  57.05 sec  57.06 sec  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)      ======================= Summary by functions ========================
[12/06 11:33:15    159s] (I)       Lv  Step                                      %      Real       CPU 
[12/06 11:33:15    159s] (I)      ---------------------------------------------------------------------
[12/06 11:33:15    159s] (I)        0  Early Global Route kernel           100.00%  2.12 sec  2.11 sec 
[12/06 11:33:15    159s] (I)        1  Global Routing                       36.13%  0.77 sec  0.76 sec 
[12/06 11:33:15    159s] (I)        1  Import and model                     35.60%  0.75 sec  0.75 sec 
[12/06 11:33:15    159s] (I)        1  Track Assignment (1T)                15.03%  0.32 sec  0.32 sec 
[12/06 11:33:15    159s] (I)        1  Export 3D cong map                    9.60%  0.20 sec  0.20 sec 
[12/06 11:33:15    159s] (I)        1  Export                                2.42%  0.05 sec  0.05 sec 
[12/06 11:33:15    159s] (I)        1  Extract Global 3D Wires               0.35%  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)        1  Postprocess design                    0.30%  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)        2  Create route DB                      32.12%  0.68 sec  0.68 sec 
[12/06 11:33:15    159s] (I)        2  Track Assignment Kernel              14.88%  0.32 sec  0.31 sec 
[12/06 11:33:15    159s] (I)        2  Net group 3                          13.71%  0.29 sec  0.29 sec 
[12/06 11:33:15    159s] (I)        2  Net group 2                           8.40%  0.18 sec  0.18 sec 
[12/06 11:33:15    159s] (I)        2  Net group 1                           7.10%  0.15 sec  0.15 sec 
[12/06 11:33:15    159s] (I)        2  Create route kernel                   2.46%  0.05 sec  0.05 sec 
[12/06 11:33:15    159s] (I)        2  Export DB wires                       1.57%  0.03 sec  0.03 sec 
[12/06 11:33:15    159s] (I)        2  Create place DB                       0.86%  0.02 sec  0.02 sec 
[12/06 11:33:15    159s] (I)        2  Export 2D cong map                    0.80%  0.02 sec  0.02 sec 
[12/06 11:33:15    159s] (I)        2  Update net boxes                      0.42%  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)        2  Report wirelength                     0.42%  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)        2  Initialization                        0.36%  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)        2  Others data preparation               0.10%  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)        3  Import route data (1T)               32.11%  0.68 sec  0.68 sec 
[12/06 11:33:15    159s] (I)        3  Phase 1l                             12.29%  0.26 sec  0.26 sec 
[12/06 11:33:15    159s] (I)        3  Phase 1a                              3.99%  0.08 sec  0.08 sec 
[12/06 11:33:15    159s] (I)        3  Phase 1c                              3.93%  0.08 sec  0.08 sec 
[12/06 11:33:15    159s] (I)        3  Phase 1b                              1.25%  0.03 sec  0.03 sec 
[12/06 11:33:15    159s] (I)        3  Export all nets                       1.23%  0.03 sec  0.03 sec 
[12/06 11:33:15    159s] (I)        3  Phase 1d                              0.96%  0.02 sec  0.02 sec 
[12/06 11:33:15    159s] (I)        3  Import place data                     0.86%  0.02 sec  0.02 sec 
[12/06 11:33:15    159s] (I)        3  Generate topology                     0.65%  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)        3  Phase 1e                              0.34%  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)        3  Set wire vias                         0.23%  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)        4  Model blockage capacity              20.61%  0.44 sec  0.44 sec 
[12/06 11:33:15    159s] (I)        4  Read blockages ( Layer 2-10 )        10.37%  0.22 sec  0.22 sec 
[12/06 11:33:15    159s] (I)        4  Layer assignment (1T)                 9.85%  0.21 sec  0.21 sec 
[12/06 11:33:15    159s] (I)        4  Two level Routing                     3.92%  0.08 sec  0.08 sec 
[12/06 11:33:15    159s] (I)        4  Pattern routing (1T)                  2.80%  0.06 sec  0.06 sec 
[12/06 11:33:15    159s] (I)        4  Monotonic routing (1T)                0.97%  0.02 sec  0.02 sec 
[12/06 11:33:15    159s] (I)        4  Detoured routing (1T)                 0.95%  0.02 sec  0.02 sec 
[12/06 11:33:15    159s] (I)        4  Pattern Routing Avoiding Blockages    0.85%  0.02 sec  0.02 sec 
[12/06 11:33:15    159s] (I)        4  Initialize 3D grid graph              0.74%  0.02 sec  0.02 sec 
[12/06 11:33:15    159s] (I)        4  Read nets                             0.73%  0.02 sec  0.02 sec 
[12/06 11:33:15    159s] (I)        4  Add via demand to 2D                  0.30%  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)        4  Read instances and placement          0.25%  0.01 sec  0.01 sec 
[12/06 11:33:15    159s] (I)        4  Route legalization                    0.05%  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)        4  Read unlegalized nets                 0.04%  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)        4  Read prerouted                        0.02%  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)        5  Initialize 3D capacity               19.47%  0.41 sec  0.41 sec 
[12/06 11:33:15    159s] (I)        5  Read PG blockages                    10.27%  0.22 sec  0.22 sec 
[12/06 11:33:15    159s] (I)        5  Two Level Routing (Regular)           2.59%  0.05 sec  0.05 sec 
[12/06 11:33:15    159s] (I)        5  Two Level Routing (Strong)            0.86%  0.02 sec  0.02 sec 
[12/06 11:33:15    159s] (I)        5  Read instance blockages               0.06%  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)        5  Legalize Blockage Violations          0.05%  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/06 11:33:15    159s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.4 real=0:00:02.4)
[12/06 11:33:15    159s] Legalization setup...
[12/06 11:33:15    159s] Using cell based legalization.
[12/06 11:33:15    159s] Initializing placement interface...
[12/06 11:33:15    159s]   Use check_library -place or consult logv if problems occur.
[12/06 11:33:15    159s]   Leaving CCOpt scope - Initializing placement interface...
[12/06 11:33:15    159s] OPERPROF: Starting DPlace-Init at level 1, MEM:2554.5M, EPOCH TIME: 1733502795.848802
[12/06 11:33:15    159s] Processing tracks to init pin-track alignment.
[12/06 11:33:15    159s] z: 2, totalTracks: 1
[12/06 11:33:15    159s] z: 4, totalTracks: 1
[12/06 11:33:15    159s] z: 6, totalTracks: 1
[12/06 11:33:15    159s] z: 8, totalTracks: 1
[12/06 11:33:15    159s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:33:15    159s] All LLGs are deleted
[12/06 11:33:15    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:15    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:15    159s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2554.5M, EPOCH TIME: 1733502795.856278
[12/06 11:33:15    159s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2554.5M, EPOCH TIME: 1733502795.856563
[12/06 11:33:15    159s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:33:15    159s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2554.5M, EPOCH TIME: 1733502795.857810
[12/06 11:33:15    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:15    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:15    159s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2554.5M, EPOCH TIME: 1733502795.858214
[12/06 11:33:15    159s] Max number of tech site patterns supported in site array is 256.
[12/06 11:33:15    159s] Core basic site is core
[12/06 11:33:15    159s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:33:15    159s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2554.5M, EPOCH TIME: 1733502795.871963
[12/06 11:33:16    159s] After signature check, allow fast init is false, keep pre-filter is true.
[12/06 11:33:16    159s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/06 11:33:16    159s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.159, REAL:0.160, MEM:2554.5M, EPOCH TIME: 1733502796.031650
[12/06 11:33:16    159s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 11:33:16    159s] SiteArray: use 31,911,936 bytes
[12/06 11:33:16    159s] SiteArray: current memory after site array memory allocation 2554.5M
[12/06 11:33:16    159s] SiteArray: FP blocked sites are writable
[12/06 11:33:16    159s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 11:33:16    159s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2554.5M, EPOCH TIME: 1733502796.091519
[12/06 11:33:17    161s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.580, REAL:1.583, MEM:2554.5M, EPOCH TIME: 1733502797.674265
[12/06 11:33:17    161s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 11:33:17    161s] Atter site array init, number of instance map data is 0.
[12/06 11:33:17    161s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.867, REAL:1.870, MEM:2554.5M, EPOCH TIME: 1733502797.728518
[12/06 11:33:17    161s] 
[12/06 11:33:17    161s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:33:17    161s] OPERPROF:     Starting CMU at level 3, MEM:2554.5M, EPOCH TIME: 1733502797.757536
[12/06 11:33:17    161s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2554.5M, EPOCH TIME: 1733502797.758783
[12/06 11:33:17    161s] 
[12/06 11:33:17    161s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 11:33:17    161s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.907, REAL:1.911, MEM:2554.5M, EPOCH TIME: 1733502797.769047
[12/06 11:33:17    161s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2554.5M, EPOCH TIME: 1733502797.769093
[12/06 11:33:17    161s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2554.5M, EPOCH TIME: 1733502797.769487
[12/06 11:33:17    161s] 
[12/06 11:33:17    161s] [CPU] DPlace-Init (cpu=0:00:02.0, real=0:00:02.0, mem=2554.5MB).
[12/06 11:33:17    161s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.980, REAL:1.984, MEM:2554.5M, EPOCH TIME: 1733502797.833075
[12/06 11:33:17    161s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:02.0 real=0:00:02.0)
[12/06 11:33:17    161s] Initializing placement interface done.
[12/06 11:33:17    161s] Leaving CCOpt scope - Cleaning up placement interface...
[12/06 11:33:17    161s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2554.5M, EPOCH TIME: 1733502797.833237
[12/06 11:33:17    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:17    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:17    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:17    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:17    161s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.023, REAL:0.023, MEM:2554.5M, EPOCH TIME: 1733502797.856580
[12/06 11:33:17    161s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:17    161s] Leaving CCOpt scope - Initializing placement interface...
[12/06 11:33:17    161s] OPERPROF: Starting DPlace-Init at level 1, MEM:2554.5M, EPOCH TIME: 1733502797.860881
[12/06 11:33:17    161s] Processing tracks to init pin-track alignment.
[12/06 11:33:17    161s] z: 2, totalTracks: 1
[12/06 11:33:17    161s] z: 4, totalTracks: 1
[12/06 11:33:17    161s] z: 6, totalTracks: 1
[12/06 11:33:17    161s] z: 8, totalTracks: 1
[12/06 11:33:17    161s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:33:17    161s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:33:17    161s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2554.5M, EPOCH TIME: 1733502797.869491
[12/06 11:33:17    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:17    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:17    161s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:33:17    161s] 
[12/06 11:33:17    161s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:33:17    161s] OPERPROF:     Starting CMU at level 3, MEM:2554.5M, EPOCH TIME: 1733502797.927244
[12/06 11:33:17    161s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2554.5M, EPOCH TIME: 1733502797.928278
[12/06 11:33:17    161s] 
[12/06 11:33:17    161s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 11:33:17    161s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.069, REAL:0.069, MEM:2554.5M, EPOCH TIME: 1733502797.938540
[12/06 11:33:17    161s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2554.5M, EPOCH TIME: 1733502797.938586
[12/06 11:33:17    161s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2554.5M, EPOCH TIME: 1733502797.938964
[12/06 11:33:17    161s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2554.5MB).
[12/06 11:33:17    161s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.087, REAL:0.087, MEM:2554.5M, EPOCH TIME: 1733502797.947903
[12/06 11:33:17    161s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:33:17    161s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:33:17    161s] (I)      Load db... (mem=2554.5M)
[12/06 11:33:17    161s] (I)      Read data from FE... (mem=2554.5M)
[12/06 11:33:17    161s] (I)      Number of ignored instance 0
[12/06 11:33:17    161s] (I)      Number of inbound cells 0
[12/06 11:33:17    161s] (I)      Number of opened ILM blockages 0
[12/06 11:33:17    161s] (I)      Number of instances temporarily fixed by detailed placement 0
[12/06 11:33:17    161s] (I)      numMoveCells=4802, numMacros=0  numPads=0  numMultiRowHeightInsts=1760
[12/06 11:33:17    161s] (I)      cell height: 3600, count: 4802
[12/06 11:33:17    161s] (I)      Read rows... (mem=2554.5M)
[12/06 11:33:17    161s] (I)      rowRegion is not equal to core box, resetting core box
[12/06 11:33:17    161s] (I)      rowRegion : (4000, 4000) - (2996000, 2995600)
[12/06 11:33:17    161s] (I)      coreBox   : (4000, 4000) - (2996000, 2996000)
[12/06 11:33:17    161s] (I)      Done Read rows (cpu=0.000s, mem=2554.5M)
[12/06 11:33:17    161s] (I)      Done Read data from FE (cpu=0.006s, mem=2554.5M)
[12/06 11:33:17    161s] (I)      Done Load db (cpu=0.006s, mem=2554.5M)
[12/06 11:33:17    161s] (I)      Constructing placeable region... (mem=2554.5M)
[12/06 11:33:17    161s] (I)      Constructing bin map
[12/06 11:33:17    161s] (I)      Initialize bin information with width=36000 height=36000
[12/06 11:33:17    161s] (I)      Done constructing bin map
[12/06 11:33:17    161s] (I)      Compute region effective width... (mem=2554.5M)
[12/06 11:33:17    161s] (I)      Done Compute region effective width (cpu=0.000s, mem=2554.5M)
[12/06 11:33:17    161s] (I)      Done Constructing placeable region (cpu=0.008s, mem=2554.5M)
[12/06 11:33:17    161s] Legalization setup done. (took cpu=0:00:02.1 real=0:00:02.1)
[12/06 11:33:17    161s] Validating CTS configuration...
[12/06 11:33:17    161s] Checking module port directions...
[12/06 11:33:17    161s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:17    161s] Non-default CCOpt properties:
[12/06 11:33:17    161s]   Public non-default CCOpt properties:
[12/06 11:33:17    161s]     cts_merge_clock_gates is set for at least one object
[12/06 11:33:17    161s]     cts_merge_clock_logic is set for at least one object
[12/06 11:33:17    161s]     route_type is set for at least one object
[12/06 11:33:17    161s]   No private non-default CCOpt properties
[12/06 11:33:17    161s] Route type trimming info:
[12/06 11:33:17    161s]   No route type modifications were made.
[12/06 11:33:17    161s] 
[12/06 11:33:17    161s] Trim Metal Layers:
[12/06 11:33:18    161s] LayerId::1 widthSet size::4
[12/06 11:33:18    161s] LayerId::2 widthSet size::4
[12/06 11:33:18    161s] LayerId::3 widthSet size::4
[12/06 11:33:18    161s] LayerId::4 widthSet size::4
[12/06 11:33:18    161s] LayerId::5 widthSet size::4
[12/06 11:33:18    161s] LayerId::6 widthSet size::4
[12/06 11:33:18    161s] LayerId::7 widthSet size::4
[12/06 11:33:18    161s] LayerId::8 widthSet size::4
[12/06 11:33:18    161s] LayerId::9 widthSet size::4
[12/06 11:33:18    161s] LayerId::10 widthSet size::2
[12/06 11:33:18    161s] Updating RC grid for preRoute extraction ...
[12/06 11:33:18    161s] eee: pegSigSF::1.070000
[12/06 11:33:18    161s] Initializing multi-corner capacitance tables ... 
[12/06 11:33:18    161s] Initializing multi-corner resistance tables ...
[12/06 11:33:18    161s] eee: l::1 avDens::0.110237 usedTrk::70004.888911 availTrk::635040.000000 sigTrk::70004.888911
[12/06 11:33:18    161s] eee: l::2 avDens::0.044854 usedTrk::5655.631939 availTrk::126090.000000 sigTrk::5655.631939
[12/06 11:33:18    161s] eee: l::3 avDens::0.054887 usedTrk::6891.083328 availTrk::125550.000000 sigTrk::6891.083328
[12/06 11:33:18    161s] eee: l::4 avDens::0.024583 usedTrk::1679.272500 availTrk::68310.000000 sigTrk::1679.272500
[12/06 11:33:18    161s] eee: l::5 avDens::0.002069 usedTrk::1313.983371 availTrk::635040.000000 sigTrk::1313.983371
[12/06 11:33:18    161s] eee: l::6 avDens::0.003717 usedTrk::2360.433374 availTrk::635040.000000 sigTrk::2360.433374
[12/06 11:33:18    161s] eee: l::7 avDens::0.075160 usedTrk::15307.833331 availTrk::203670.000000 sigTrk::15307.833331
[12/06 11:33:18    161s] eee: l::8 avDens::0.349359 usedTrk::19745.777777 availTrk::56520.000000 sigTrk::19745.777777
[12/06 11:33:18    161s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:33:18    161s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:33:18    162s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 11:33:18    162s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.387542 uaWl=0.291436 uaWlH=0.044389 aWlH=0.708562 lMod=0 pMax=0.807400 pMod=83 wcR=0.693800 newSi=0.236000 wHLS=3.266415 siPrev=0 viaL=0.000000 crit=1.021277 shortMod=5.106384 fMod=0.255319 
[12/06 11:33:18    162s] End AAE Lib Interpolated Model. (MEM=2554.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000133
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00016
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000181
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.0002
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000219
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000238
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000257
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000276
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000295
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000314
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000332
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00035
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000369
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000387
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000406
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000425
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000443
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000461
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00048
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000499
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000517
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000535
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000553
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000571
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000589
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000607
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000625
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000645
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000663
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000681
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000699
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000717
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000735
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000782
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000804
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000825
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000845
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000865
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000885
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000905
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000925
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000945
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000965
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.000986
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00101
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00103
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00105
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00107
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00109
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00111
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00113
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00115
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00117
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00119
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00121
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00123
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00125
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00127
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00129
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00131
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00133
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00135
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00137
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00139
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00141
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00143
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00145
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00146
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00148
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.0015
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00151
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00153
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00154
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00156
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00157
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00159
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00161
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00162
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00164
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00165
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00167
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00169
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.0017
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00172
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00173
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00175
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00176
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00178
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.0018
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00181
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00183
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00184
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00186
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00188
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00189
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00191
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00192
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00194
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00195
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00197
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00199
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.002
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00202
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00203
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00205
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00207
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00208
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.0021
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00211
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00213
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00214
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00216
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00217
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00219
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.0022
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00222
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00224
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00225
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00227
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00228
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.0023
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00232
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00233
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00235
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00236
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00238
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00239
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00241
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00242
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00244
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00246
[12/06 11:33:18    162s] Accumulated time to calculate placeable region: 0.00247
[12/06 11:33:18    162s] (I)      Initializing Steiner engine. 
[12/06 11:33:18    162s] (I)      ==================== Layers =====================
[12/06 11:33:18    162s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:18    162s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 11:33:18    162s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:18    162s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 11:33:18    162s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 11:33:18    162s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 11:33:18    162s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 11:33:18    162s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 11:33:18    162s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 11:33:18    162s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 11:33:18    162s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 11:33:18    162s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 11:33:18    162s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 11:33:18    162s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 11:33:18    162s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 11:33:18    162s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 11:33:18    162s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 11:33:18    162s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 11:33:18    162s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 11:33:18    162s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 11:33:18    162s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 11:33:18    162s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 11:33:18    162s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 11:33:18    162s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:18    162s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 11:33:18    162s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 11:33:18    162s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:19    163s] Library trimming buffers in power domain auto-default and half-corner delay_corner_wcl_slow:both.late removed 1 of 4 cells
[12/06 11:33:19    163s] Original list had 4 cells:
[12/06 11:33:19    163s] CKBD4 CKBD2 low_swing_rx CKBD1 
[12/06 11:33:19    163s] New trimmed list has 3 cells:
[12/06 11:33:19    163s] CKBD4 CKBD2 CKBD1 
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00257
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0026
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00262
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00264
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00265
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00267
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00269
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0027
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00272
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00274
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00275
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00277
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00279
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0028
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00282
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00284
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00285
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00287
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00288
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0029
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00292
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00293
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00295
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00297
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00298
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.003
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00302
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00303
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00305
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00306
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00308
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0031
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00311
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00314
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00316
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00318
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0032
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00322
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00324
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00326
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00328
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00331
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00333
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00335
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00337
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00339
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00341
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00343
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00345
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00347
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00349
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00351
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00353
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00355
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00357
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00359
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00361
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00363
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00365
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00367
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00369
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00371
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00373
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00375
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00377
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00379
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00381
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00383
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00385
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00386
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00388
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0039
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00391
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00393
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00395
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00396
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00398
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.004
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00401
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00403
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00405
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00406
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00408
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0041
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00412
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00413
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00415
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00417
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00418
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0042
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00422
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00423
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00425
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00427
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00429
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0043
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00432
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00434
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00436
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00438
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0044
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00442
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00444
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00446
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00448
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0045
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00452
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00454
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00456
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00457
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00459
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00461
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00463
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00465
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00467
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00469
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00471
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00473
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00475
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00477
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00479
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00481
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00483
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00485
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00487
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00489
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00491
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00493
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00495
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00497
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00499
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00501
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00503
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00504
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00506
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00507
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00509
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0051
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00512
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00514
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00515
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00517
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00518
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0052
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00522
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00523
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00525
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00526
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00528
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0053
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00531
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00533
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00535
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00536
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00538
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00539
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00541
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00543
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00544
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00546
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00547
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00549
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0055
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00552
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00554
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00556
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00558
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00559
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00561
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00563
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00564
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00566
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00568
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00569
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00571
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00573
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00574
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00576
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00577
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00579
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00581
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00582
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00584
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00586
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00588
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00589
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00591
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00593
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00594
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00596
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00598
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00599
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00601
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00603
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00604
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00606
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00607
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00609
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00611
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00613
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00614
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00616
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00618
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00619
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00621
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00623
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00624
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00626
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00627
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00629
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00631
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00632
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00634
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00636
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00637
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00639
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00641
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00642
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00644
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00646
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00647
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00649
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00651
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00652
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00654
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00655
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00657
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00659
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0066
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00662
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00664
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00665
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00667
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00669
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0067
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00672
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00674
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00675
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00677
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00678
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0068
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00681
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00683
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00685
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00686
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00688
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00689
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00691
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00692
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00694
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00696
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00697
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00699
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.007
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00702
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00704
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00705
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00707
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00708
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0071
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00712
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00713
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00715
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00716
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00718
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0072
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00721
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00723
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00725
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00726
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00728
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00729
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00731
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00732
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00734
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00736
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00737
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00739
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00741
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00742
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00744
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00745
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00747
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00749
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0075
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00752
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00753
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00755
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00756
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00758
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0076
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00761
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00763
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00764
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00766
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00768
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00769
[12/06 11:33:19    163s] Library trimming inverters in power domain auto-default and half-corner delay_corner_wcl_slow:both.late removed 0 of 9 cells
[12/06 11:33:19    163s] Original list had 9 cells:
[12/06 11:33:19    163s] CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[12/06 11:33:19    163s] Library trimming was not able to trim any cells:
[12/06 11:33:19    163s] CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00779
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00782
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00785
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00788
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0079
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00793
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00796
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00799
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00801
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00804
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00807
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0081
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00812
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00815
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00818
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00821
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00823
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00826
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00829
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00832
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00835
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00837
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0084
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00843
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00846
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00848
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00851
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00854
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00856
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00859
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00862
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00865
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00867
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00871
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00873
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00876
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00879
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00881
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00884
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00887
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00889
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00892
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00895
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00897
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.009
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00903
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00906
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00908
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00911
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00914
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00916
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00919
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00922
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00924
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00927
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0093
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00933
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00935
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00938
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00941
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00943
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00946
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00949
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00951
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00954
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00957
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0096
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00963
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00966
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00969
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00971
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00974
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00977
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0098
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00983
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00985
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00988
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00991
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00994
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.00997
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.01
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.01
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0101
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0101
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0101
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0101
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0102
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0102
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0102
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0103
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0103
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0103
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0103
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0104
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0104
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0104
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0104
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0105
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0105
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0105
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0106
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0106
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0106
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0107
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0107
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0107
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0107
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0108
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0108
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0108
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0108
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0109
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0109
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0109
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.011
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.011
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.011
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.011
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0111
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0111
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0111
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0112
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0112
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0112
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0112
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0113
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0113
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0113
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0114
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0114
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0114
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0114
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0115
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0115
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0115
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0116
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0116
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0116
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0116
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0117
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0117
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0117
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0118
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0118
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0118
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0118
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0119
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0119
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0119
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.012
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.012
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.012
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.012
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0121
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0121
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0121
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0122
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0122
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0122
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0122
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0123
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0123
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0123
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0124
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0124
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0124
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0124
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0125
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0125
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0125
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0126
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0126
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0126
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0127
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0127
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0127
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0128
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0128
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0128
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0128
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0129
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0129
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0129
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.013
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.013
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.013
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0131
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0131
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0131
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0131
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0132
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0132
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0132
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0133
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0133
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0133
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0134
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0134
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0134
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0134
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0135
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0135
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0135
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0136
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0136
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0136
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0137
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0137
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0137
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0137
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0138
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0138
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0138
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0139
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0139
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0139
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0139
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.014
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.014
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.014
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0141
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0141
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0141
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0142
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0142
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0142
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0142
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0143
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0143
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0143
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0144
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0144
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0144
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0144
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0145
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0145
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0145
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0146
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0146
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0146
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0146
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0147
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0147
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0147
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0148
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0148
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0148
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0148
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0149
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0149
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0149
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.015
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.015
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.015
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.015
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0151
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0151
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0151
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0152
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0152
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0152
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0152
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0153
[12/06 11:33:19    163s] Accumulated time to calculate placeable region: 0.0153
[12/06 11:33:20    164s] Clock tree balancer configuration for clock_tree ideal_clock:
[12/06 11:33:20    164s] Non-default CCOpt properties:
[12/06 11:33:20    164s]   Public non-default CCOpt properties:
[12/06 11:33:20    164s]     cts_merge_clock_gates: true (default: false)
[12/06 11:33:20    164s]     cts_merge_clock_logic: true (default: false)
[12/06 11:33:20    164s]     route_type (leaf): default_route_type_leaf (default: default)
[12/06 11:33:20    164s]     route_type (top): default_route_type_nonleaf (default: default)
[12/06 11:33:20    164s]     route_type (trunk): default_route_type_nonleaf (default: default)
[12/06 11:33:20    164s]   No private non-default CCOpt properties
[12/06 11:33:20    164s] For power domain auto-default:
[12/06 11:33:20    164s]   Buffers:     {CKBD4 CKBD2 CKBD1}
[12/06 11:33:20    164s]   Inverters:   CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[12/06 11:33:20    164s]   Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[12/06 11:33:20    164s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 2237713.200um^2
[12/06 11:33:20    164s] Top Routing info:
[12/06 11:33:20    164s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/06 11:33:20    164s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/06 11:33:20    164s] Trunk Routing info:
[12/06 11:33:20    164s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/06 11:33:20    164s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/06 11:33:20    164s] Leaf Routing info:
[12/06 11:33:20    164s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/06 11:33:20    164s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/06 11:33:20    164s] For timing_corner delay_corner_wcl_slow:both, late and power domain auto-default:
[12/06 11:33:20    164s]   Slew time target (leaf):    0.133ns
[12/06 11:33:20    164s]   Slew time target (trunk):   0.133ns
[12/06 11:33:20    164s]   Slew time target (top):     0.134ns (Note: no nets are considered top nets in this clock tree)
[12/06 11:33:20    164s]   Buffer unit delay: 0.058ns
[12/06 11:33:20    164s]   Buffer max distance: 303.515um
[12/06 11:33:20    164s] Fastest wire driving cells and distances:
[12/06 11:33:20    164s]   Buffer    : {lib_cell:CKBD4, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=303.515um, saturatedSlew=0.113ns, speed=2784.542um per ns, cellArea=10.675um^2 per 1000um}
[12/06 11:33:20    164s]   Inverter  : {lib_cell:CKND16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=583.312um, saturatedSlew=0.083ns, speed=8273.936um per ns, cellArea=13.578um^2 per 1000um}
[12/06 11:33:20    164s]   Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=713.714um, saturatedSlew=0.118ns, speed=3919.352um per ns, cellArea=21.185um^2 per 1000um}
[12/06 11:33:20    164s] 
[12/06 11:33:20    164s] 
[12/06 11:33:20    164s] Logic Sizing Table:
[12/06 11:33:20    164s] 
[12/06 11:33:20    164s] ----------------------------------------------------------
[12/06 11:33:20    164s] Cell    Instance count    Source    Eligible library cells
[12/06 11:33:20    164s] ----------------------------------------------------------
[12/06 11:33:20    164s]   (empty table)
[12/06 11:33:20    164s] ----------------------------------------------------------
[12/06 11:33:20    164s] 
[12/06 11:33:20    164s] 
[12/06 11:33:20    164s] Clock tree balancer configuration for skew_group ideal_clock/functional_wcl_fast:
[12/06 11:33:20    164s]   Sources:                     pin clk
[12/06 11:33:20    164s]   Total number of sinks:       3136
[12/06 11:33:20    164s]   Delay constrained sinks:     3136
[12/06 11:33:20    164s]   Constrains:                  default
[12/06 11:33:20    164s]   Non-leaf sinks:              0
[12/06 11:33:20    164s]   Ignore pins:                 0
[12/06 11:33:20    164s]  Timing corner delay_corner_wcl_slow:both.late:
[12/06 11:33:20    164s]   Skew target:                 0.058ns
[12/06 11:33:20    164s] Primary reporting skew groups are:
[12/06 11:33:20    164s] skew_group ideal_clock/functional_wcl_fast with 3136 clock sinks
[12/06 11:33:20    164s] 
[12/06 11:33:20    164s] Clock DAG stats initial state:
[12/06 11:33:20    164s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/06 11:33:20    164s]   sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:20    164s]   misc counts      : r=1, pp=0
[12/06 11:33:20    164s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/06 11:33:20    164s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/06 11:33:20    164s] Clock DAG hash initial state: 6973794453671610883 2566917508129826326
[12/06 11:33:20    164s] CTS services accumulated run-time stats initial state:
[12/06 11:33:20    164s]   delay calculator: calls=8713, total_wall_time=0.216s, mean_wall_time=0.025ms
[12/06 11:33:20    164s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/06 11:33:20    164s]   steiner router: calls=6177, total_wall_time=0.058s, mean_wall_time=0.009ms
[12/06 11:33:20    164s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/06 11:33:20    164s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/06 11:33:20    164s] 
[12/06 11:33:20    164s] Layer information for route type default_route_type_leaf:
[12/06 11:33:20    164s] 
[12/06 11:33:20    164s] --------------------------------------------------------------------
[12/06 11:33:20    164s] Layer    Preferred    Route    Res.          Cap.          RC
[12/06 11:33:20    164s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/06 11:33:20    164s] --------------------------------------------------------------------
[12/06 11:33:20    164s] M1       N            H          1.003         0.168         0.168
[12/06 11:33:20    164s] M2       N            V          0.831         0.186         0.154
[12/06 11:33:20    164s] M3       Y            H          0.831         0.185         0.154
[12/06 11:33:20    164s] M4       Y            V          0.831         0.185         0.154
[12/06 11:33:20    164s] M5       N            H          0.831         0.185         0.154
[12/06 11:33:20    164s] M6       N            V          0.831         0.185         0.154
[12/06 11:33:20    164s] M7       N            H          0.831         0.174         0.144
[12/06 11:33:20    164s] M8       N            V          0.054         0.269         0.015
[12/06 11:33:20    164s] M9       N            H          0.054         0.257         0.014
[12/06 11:33:20    164s] AP       N            V          0.007         0.360         0.003
[12/06 11:33:20    164s] --------------------------------------------------------------------
[12/06 11:33:20    164s] 
[12/06 11:33:20    164s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/06 11:33:20    164s] Unshielded; Mask Constraint: 0; Source: route_type.
[12/06 11:33:20    164s] 
[12/06 11:33:20    164s] Layer information for route type default_route_type_nonleaf:
[12/06 11:33:20    164s] 
[12/06 11:33:20    164s] --------------------------------------------------------------------
[12/06 11:33:20    164s] Layer    Preferred    Route    Res.          Cap.          RC
[12/06 11:33:20    164s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/06 11:33:20    164s] --------------------------------------------------------------------
[12/06 11:33:20    164s] M1       N            H          1.648         0.242         0.399
[12/06 11:33:20    164s] M2       N            V          1.397         0.246         0.344
[12/06 11:33:20    164s] M3       Y            H          1.397         0.246         0.343
[12/06 11:33:20    164s] M4       Y            V          1.397         0.246         0.343
[12/06 11:33:20    164s] M5       N            H          1.397         0.246         0.343
[12/06 11:33:20    164s] M6       N            V          1.397         0.246         0.343
[12/06 11:33:20    164s] M7       N            H          1.397         0.244         0.341
[12/06 11:33:20    164s] M8       N            V          0.054         0.379         0.021
[12/06 11:33:20    164s] M9       N            H          0.054         0.375         0.020
[12/06 11:33:20    164s] AP       N            V          0.007         0.369         0.003
[12/06 11:33:20    164s] --------------------------------------------------------------------
[12/06 11:33:20    164s] 
[12/06 11:33:20    164s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/06 11:33:20    164s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/06 11:33:20    164s] 
[12/06 11:33:20    164s] Layer information for route type default_route_type_nonleaf:
[12/06 11:33:20    164s] 
[12/06 11:33:20    164s] --------------------------------------------------------------------
[12/06 11:33:20    164s] Layer    Preferred    Route    Res.          Cap.          RC
[12/06 11:33:20    164s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/06 11:33:20    164s] --------------------------------------------------------------------
[12/06 11:33:20    164s] M1       N            H          1.003         0.168         0.168
[12/06 11:33:20    164s] M2       N            V          0.831         0.186         0.154
[12/06 11:33:20    164s] M3       Y            H          0.831         0.185         0.154
[12/06 11:33:20    164s] M4       Y            V          0.831         0.185         0.154
[12/06 11:33:20    164s] M5       N            H          0.831         0.185         0.154
[12/06 11:33:20    164s] M6       N            V          0.831         0.185         0.154
[12/06 11:33:20    164s] M7       N            H          0.831         0.174         0.144
[12/06 11:33:20    164s] M8       N            V          0.054         0.269         0.015
[12/06 11:33:20    164s] M9       N            H          0.054         0.257         0.014
[12/06 11:33:20    164s] AP       N            V          0.007         0.360         0.003
[12/06 11:33:20    164s] --------------------------------------------------------------------
[12/06 11:33:20    164s] 
[12/06 11:33:20    164s] 
[12/06 11:33:20    164s] Via selection for estimated routes (rule default):
[12/06 11:33:20    164s] 
[12/06 11:33:20    164s] --------------------------------------------------------------------
[12/06 11:33:20    164s] Layer    Via Cell            Res.     Cap.     RC       Top of Stack
[12/06 11:33:20    164s] Range                        (Ohm)    (fF)     (fs)     Only
[12/06 11:33:20    164s] --------------------------------------------------------------------
[12/06 11:33:20    164s] M1-M2    VIA12_1cut          1.500    0.015    0.022    false
[12/06 11:33:20    164s] M2-M3    VIA23_1cut          1.500    0.013    0.020    false
[12/06 11:33:20    164s] M3-M4    VIA34_1cut          1.500    0.013    0.020    false
[12/06 11:33:20    164s] M4-M5    VIA45_1cut          1.500    0.013    0.020    false
[12/06 11:33:20    164s] M5-M6    VIA56_1cut          1.500    0.013    0.020    false
[12/06 11:33:20    164s] M6-M7    VIA67_1cut          1.500    0.013    0.019    false
[12/06 11:33:20    164s] M7-M8    VIA78_1cut_FAT_C    0.220    0.065    0.014    false
[12/06 11:33:20    164s] M8-M9    VIA89_1cut_FAT_C    0.220    0.055    0.012    false
[12/06 11:33:20    164s] M9-AP    VIA9AP_1cut         0.041    1.812    0.074    false
[12/06 11:33:20    164s] --------------------------------------------------------------------
[12/06 11:33:20    164s] 
[12/06 11:33:20    164s] No ideal or dont_touch nets found in the clock tree
[12/06 11:33:20    164s] No dont_touch hnets found in the clock tree
[12/06 11:33:20    164s] No dont_touch hpins found in the clock network.
[12/06 11:33:20    164s] Checking for illegal sizes of clock logic instances...
[12/06 11:33:20    164s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:20    164s] 
[12/06 11:33:20    164s] Filtering reasons for cell type: buffer
[12/06 11:33:20    164s] =======================================
[12/06 11:33:20    164s] 
[12/06 11:33:20    164s] -------------------------------------------------------------------------------------------------------------
[12/06 11:33:20    164s] Clock trees    Power domain    Reason                         Library cells
[12/06 11:33:20    164s] -------------------------------------------------------------------------------------------------------------
[12/06 11:33:20    164s] all            auto-default    Unbalanced rise/fall delays    { BUFFD12 BUFFD16 BUFFD2 BUFFD4 BUFFD6 BUFFD8 }
[12/06 11:33:20    164s] all            auto-default    Library trimming               { low_swing_rx }
[12/06 11:33:20    164s] -------------------------------------------------------------------------------------------------------------
[12/06 11:33:20    164s] 
[12/06 11:33:20    164s] Filtering reasons for cell type: inverter
[12/06 11:33:20    164s] =========================================
[12/06 11:33:20    164s] 
[12/06 11:33:20    164s] -------------------------------------------------------------------------------------------------------------------------
[12/06 11:33:20    164s] Clock trees    Power domain    Reason                         Library cells
[12/06 11:33:20    164s] -------------------------------------------------------------------------------------------------------------------------
[12/06 11:33:20    164s] all            auto-default    Unbalanced rise/fall delays    { INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[12/06 11:33:20    164s] -------------------------------------------------------------------------------------------------------------------------
[12/06 11:33:20    164s] 
[12/06 11:33:20    164s] 
[12/06 11:33:20    164s] Validating CTS configuration done. (took cpu=0:00:02.7 real=0:00:02.7)
[12/06 11:33:20    164s] CCOpt configuration status: all checks passed.
[12/06 11:33:20    164s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[12/06 11:33:20    164s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/06 11:33:20    164s]   No exclusion drivers are needed.
[12/06 11:33:20    164s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[12/06 11:33:20    164s] Antenna diode management...
[12/06 11:33:20    164s]   Found 0 antenna diodes in the clock trees.
[12/06 11:33:20    164s]   
[12/06 11:33:20    164s] Antenna diode management done.
[12/06 11:33:20    164s] Adding driver cells for primary IOs...
[12/06 11:33:20    164s]   
[12/06 11:33:20    164s]   ----------------------------------------------------------------------------------------------
[12/06 11:33:20    164s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[12/06 11:33:20    164s]   ----------------------------------------------------------------------------------------------
[12/06 11:33:20    164s]     (empty table)
[12/06 11:33:20    164s]   ----------------------------------------------------------------------------------------------
[12/06 11:33:20    164s]   
[12/06 11:33:20    164s]   
[12/06 11:33:20    164s] Adding driver cells for primary IOs done.
[12/06 11:33:20    164s] Adding driver cell for primary IO roots...
[12/06 11:33:20    164s] Adding driver cell for primary IO roots done.
[12/06 11:33:20    164s] Maximizing clock DAG abstraction...
[12/06 11:33:20    164s]   Removing clock DAG drivers
[12/06 11:33:20    164s] Maximizing clock DAG abstraction done.
[12/06 11:33:20    164s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:07.2 real=0:00:07.2)
[12/06 11:33:20    164s] Synthesizing clock trees...
[12/06 11:33:20    164s]   Preparing To Balance...
[12/06 11:33:20    164s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/06 11:33:20    164s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2751.3M, EPOCH TIME: 1733502800.647799
[12/06 11:33:20    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:20    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:20    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:20    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:20    164s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.035, REAL:0.035, MEM:2718.3M, EPOCH TIME: 1733502800.683147
[12/06 11:33:20    164s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:20    164s]   Leaving CCOpt scope - Initializing placement interface...
[12/06 11:33:20    164s] OPERPROF: Starting DPlace-Init at level 1, MEM:2708.8M, EPOCH TIME: 1733502800.683351
[12/06 11:33:20    164s] Processing tracks to init pin-track alignment.
[12/06 11:33:20    164s] z: 2, totalTracks: 1
[12/06 11:33:20    164s] z: 4, totalTracks: 1
[12/06 11:33:20    164s] z: 6, totalTracks: 1
[12/06 11:33:20    164s] z: 8, totalTracks: 1
[12/06 11:33:20    164s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:33:20    164s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:33:20    164s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2708.8M, EPOCH TIME: 1733502800.691560
[12/06 11:33:20    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:20    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:20    164s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:33:20    164s] 
[12/06 11:33:20    164s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:33:20    164s] OPERPROF:     Starting CMU at level 3, MEM:2708.8M, EPOCH TIME: 1733502800.752567
[12/06 11:33:20    164s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2708.8M, EPOCH TIME: 1733502800.753582
[12/06 11:33:20    164s] 
[12/06 11:33:20    164s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 11:33:20    164s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.072, REAL:0.072, MEM:2708.8M, EPOCH TIME: 1733502800.763873
[12/06 11:33:20    164s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2708.8M, EPOCH TIME: 1733502800.763919
[12/06 11:33:20    164s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2708.8M, EPOCH TIME: 1733502800.764297
[12/06 11:33:20    164s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2708.8MB).
[12/06 11:33:20    164s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.090, MEM:2708.8M, EPOCH TIME: 1733502800.773532
[12/06 11:33:20    164s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:33:20    164s]   Merging duplicate siblings in DAG...
[12/06 11:33:20    164s]     Clock DAG stats before merging:
[12/06 11:33:20    164s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/06 11:33:20    164s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:20    164s]       misc counts      : r=1, pp=0
[12/06 11:33:20    164s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/06 11:33:20    164s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/06 11:33:20    164s]     Clock DAG hash before merging: 6973794453671610883 2566917508129826326
[12/06 11:33:20    164s]     CTS services accumulated run-time stats before merging:
[12/06 11:33:20    164s]       delay calculator: calls=8713, total_wall_time=0.216s, mean_wall_time=0.025ms
[12/06 11:33:20    164s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/06 11:33:20    164s]       steiner router: calls=6177, total_wall_time=0.058s, mean_wall_time=0.009ms
[12/06 11:33:20    164s]     Resynthesising clock tree into netlist...
[12/06 11:33:20    164s]       Reset timing graph...
[12/06 11:33:20    164s] Ignoring AAE DB Resetting ...
[12/06 11:33:20    164s]       Reset timing graph done.
[12/06 11:33:20    164s]     Resynthesising clock tree into netlist done.
[12/06 11:33:20    164s]     Merging duplicate clock dag driver clones in DAG...
[12/06 11:33:20    164s]     Merging duplicate clock dag driver clones in DAG done.
[12/06 11:33:20    164s]     
[12/06 11:33:20    164s]     Disconnecting clock tree from netlist...
[12/06 11:33:20    164s]     Disconnecting clock tree from netlist done.
[12/06 11:33:20    164s]   Merging duplicate siblings in DAG done.
[12/06 11:33:20    164s]   Applying movement limits...
[12/06 11:33:20    164s]   Applying movement limits done.
[12/06 11:33:20    164s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:33:20    164s]   CCOpt::Phase::Construction...
[12/06 11:33:20    164s]   Stage::Clustering...
[12/06 11:33:20    164s]   Clustering...
[12/06 11:33:20    164s]     Clock DAG hash before 'Clustering': 6973794453671610883 2566917508129826326
[12/06 11:33:20    164s]     CTS services accumulated run-time stats before 'Clustering':
[12/06 11:33:20    164s]       delay calculator: calls=8713, total_wall_time=0.216s, mean_wall_time=0.025ms
[12/06 11:33:20    164s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/06 11:33:20    164s]       steiner router: calls=6177, total_wall_time=0.058s, mean_wall_time=0.009ms
[12/06 11:33:20    164s]     Initialize for clustering...
[12/06 11:33:20    164s]     Clock DAG stats before clustering:
[12/06 11:33:20    164s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/06 11:33:20    164s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:20    164s]       misc counts      : r=1, pp=0
[12/06 11:33:20    164s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/06 11:33:20    164s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/06 11:33:20    164s]     Clock DAG hash before clustering: 6973794453671610883 2566917508129826326
[12/06 11:33:20    164s]     CTS services accumulated run-time stats before clustering:
[12/06 11:33:20    164s]       delay calculator: calls=8713, total_wall_time=0.216s, mean_wall_time=0.025ms
[12/06 11:33:20    164s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/06 11:33:20    164s]       steiner router: calls=6177, total_wall_time=0.058s, mean_wall_time=0.009ms
[12/06 11:33:20    164s]     Computing max distances from locked parents...
[12/06 11:33:20    164s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/06 11:33:20    164s]     Computing max distances from locked parents done.
[12/06 11:33:20    164s]     Computing optimal clock node locations...
[12/06 11:33:20    164s]     : ...20% ...40% ...60% ...80% ...100% 
[12/06 11:33:20    164s]     Optimal path computation stats:
[12/06 11:33:20    164s]       Successful          : 0
[12/06 11:33:20    164s]       Unsuccessful        : 0
[12/06 11:33:20    164s]       Immovable           : 140299401691137
[12/06 11:33:20    164s]       lockedParentLocation: 0
[12/06 11:33:20    164s]       Region hash         : e4d0d11cb7a6f7ec
[12/06 11:33:20    164s]     Unsuccessful details:
[12/06 11:33:20    164s]     
[12/06 11:33:20    164s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:20    164s] End AAE Lib Interpolated Model. (MEM=2708.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 11:33:20    164s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:20    164s]     Bottom-up phase...
[12/06 11:33:20    164s]     Clustering bottom-up starting from leaves...
[12/06 11:33:20    164s]       Clustering clock_tree ideal_clock...
[12/06 11:33:22    166s]           Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 11:33:23    166s]           Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:33:23    167s]       Clustering clock_tree ideal_clock done.
[12/06 11:33:23    167s]     Clustering bottom-up starting from leaves done.
[12/06 11:33:23    167s]     Rebuilding the clock tree after clustering...
[12/06 11:33:23    167s]     Rebuilding the clock tree after clustering done.
[12/06 11:33:23    167s]     Clock DAG stats after bottom-up phase:
[12/06 11:33:23    167s]       cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/06 11:33:23    167s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:23    167s]       misc counts      : r=1, pp=0
[12/06 11:33:23    167s]       cell areas       : b=368.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=368.280um^2
[12/06 11:33:23    167s]       hp wire lengths  : top=0.000um, trunk=6857.000um, leaf=5718.000um, total=12575.000um
[12/06 11:33:23    167s]     Clock DAG library cell distribution after bottom-up phase {count}:
[12/06 11:33:23    167s]        Bufs: CKBD4: 113 CKBD2: 1 
[12/06 11:33:23    167s]     Clock DAG hash after bottom-up phase: 14000995283739843458 12691010867905840885
[12/06 11:33:23    167s]     CTS services accumulated run-time stats after bottom-up phase:
[12/06 11:33:23    167s]       delay calculator: calls=9531, total_wall_time=0.250s, mean_wall_time=0.026ms
[12/06 11:33:23    167s]       legalizer: calls=1833, total_wall_time=0.029s, mean_wall_time=0.016ms
[12/06 11:33:23    167s]       steiner router: calls=6900, total_wall_time=0.341s, mean_wall_time=0.049ms
[12/06 11:33:23    167s]     Bottom-up phase done. (took cpu=0:00:02.5 real=0:00:02.5)
[12/06 11:33:23    167s]     Legalizing clock trees...
[12/06 11:33:23    167s]     Resynthesising clock tree into netlist...
[12/06 11:33:23    167s]       Reset timing graph...
[12/06 11:33:23    167s] Ignoring AAE DB Resetting ...
[12/06 11:33:23    167s]       Reset timing graph done.
[12/06 11:33:23    167s]     Resynthesising clock tree into netlist done.
[12/06 11:33:23    167s]     Commiting net attributes....
[12/06 11:33:23    167s]     Commiting net attributes. done.
[12/06 11:33:23    167s]     Leaving CCOpt scope - ClockRefiner...
[12/06 11:33:23    167s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2708.8M, EPOCH TIME: 1733502803.402224
[12/06 11:33:23    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:23    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:23    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:23    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:23    167s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.032, REAL:0.033, MEM:2670.8M, EPOCH TIME: 1733502803.434773
[12/06 11:33:23    167s]     Assigned high priority to 3250 instances.
[12/06 11:33:23    167s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[12/06 11:33:23    167s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[12/06 11:33:23    167s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2670.8M, EPOCH TIME: 1733502803.437376
[12/06 11:33:23    167s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2670.8M, EPOCH TIME: 1733502803.437458
[12/06 11:33:23    167s] Processing tracks to init pin-track alignment.
[12/06 11:33:23    167s] z: 2, totalTracks: 1
[12/06 11:33:23    167s] z: 4, totalTracks: 1
[12/06 11:33:23    167s] z: 6, totalTracks: 1
[12/06 11:33:23    167s] z: 8, totalTracks: 1
[12/06 11:33:23    167s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:33:23    167s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:33:23    167s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2670.8M, EPOCH TIME: 1733502803.446660
[12/06 11:33:23    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:23    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:23    167s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:33:23    167s] 
[12/06 11:33:23    167s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:33:23    167s] OPERPROF:       Starting CMU at level 4, MEM:2670.8M, EPOCH TIME: 1733502803.503852
[12/06 11:33:23    167s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2670.8M, EPOCH TIME: 1733502803.504924
[12/06 11:33:23    167s] 
[12/06 11:33:23    167s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 11:33:23    167s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.068, REAL:0.069, MEM:2670.8M, EPOCH TIME: 1733502803.515224
[12/06 11:33:23    167s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2670.8M, EPOCH TIME: 1733502803.515270
[12/06 11:33:23    167s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2670.8M, EPOCH TIME: 1733502803.515673
[12/06 11:33:23    167s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2670.8MB).
[12/06 11:33:23    167s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.087, REAL:0.087, MEM:2670.8M, EPOCH TIME: 1733502803.524914
[12/06 11:33:23    167s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.087, REAL:0.088, MEM:2670.8M, EPOCH TIME: 1733502803.524940
[12/06 11:33:23    167s] TDRefine: refinePlace mode is spiral
[12/06 11:33:23    167s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1176749.2
[12/06 11:33:23    167s] OPERPROF: Starting RefinePlace at level 1, MEM:2670.8M, EPOCH TIME: 1733502803.524996
[12/06 11:33:23    167s] *** Starting refinePlace (0:02:47 mem=2670.8M) ***
[12/06 11:33:23    167s] Total net bbox length = 9.019e+05 (3.995e+05 5.024e+05) (ext = 1.816e+04)
[12/06 11:33:23    167s] 
[12/06 11:33:23    167s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:33:23    167s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 11:33:23    167s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:33:23    167s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:33:23    167s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2670.8M, EPOCH TIME: 1733502803.551430
[12/06 11:33:23    167s] Starting refinePlace ...
[12/06 11:33:23    167s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:33:23    167s] One DDP V2 for no tweak run.
[12/06 11:33:23    167s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:33:23    167s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2673.8M, EPOCH TIME: 1733502803.626444
[12/06 11:33:23    167s] DDP initSite1 nrRow 831 nrJob 831
[12/06 11:33:23    167s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2673.8M, EPOCH TIME: 1733502803.626542
[12/06 11:33:23    167s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.016, REAL:0.016, MEM:2673.8M, EPOCH TIME: 1733502803.642843
[12/06 11:33:23    167s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2673.8M, EPOCH TIME: 1733502803.642883
[12/06 11:33:23    167s] DDP markSite nrRow 831 nrJob 831
[12/06 11:33:23    167s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.017, REAL:0.017, MEM:2673.8M, EPOCH TIME: 1733502803.660004
[12/06 11:33:23    167s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.033, REAL:0.034, MEM:2673.8M, EPOCH TIME: 1733502803.660054
[12/06 11:33:23    167s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2673.8M, EPOCH TIME: 1733502803.673213
[12/06 11:33:23    167s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2673.8M, EPOCH TIME: 1733502803.673262
[12/06 11:33:23    167s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.052, REAL:0.052, MEM:2673.8M, EPOCH TIME: 1733502803.725349
[12/06 11:33:23    167s] ** Cut row section cpu time 0:00:00.0.
[12/06 11:33:23    167s]  ** Cut row section real time 0:00:00.0.
[12/06 11:33:23    167s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.052, REAL:0.052, MEM:2673.8M, EPOCH TIME: 1733502803.725459
[12/06 11:33:23    167s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2673.8M, EPOCH TIME: 1733502803.756558
[12/06 11:33:23    167s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2673.8M, EPOCH TIME: 1733502803.756647
[12/06 11:33:23    167s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2673.8M, EPOCH TIME: 1733502803.757056
[12/06 11:33:23    167s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2673.8M, EPOCH TIME: 1733502803.757093
[12/06 11:33:23    167s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.100, REAL:0.100, MEM:2673.8M, EPOCH TIME: 1733502803.857387
[12/06 11:33:23    167s] ** Cut row section cpu time 0:00:00.1.
[12/06 11:33:23    167s]  ** Cut row section real time 0:00:00.0.
[12/06 11:33:23    167s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.101, REAL:0.101, MEM:2673.8M, EPOCH TIME: 1733502803.858079
[12/06 11:33:23    167s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 11:33:23    167s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=2673.8MB) @(0:02:47 - 0:02:48).
[12/06 11:33:23    167s] Move report: preRPlace moves 742 insts, mean move: 0.58 um, max move: 8.20 um 
[12/06 11:33:23    167s] 	Max move on inst (ys[1].xs[0].torus_switch_xy/dor_inst/U4): (333.00, 957.80) --> (339.40, 959.60)
[12/06 11:33:23    167s] 	Length: 8 sites, height: 1 rows, site name: core, cell type: OAI32D1
[12/06 11:33:23    167s] wireLenOptFixPriorityInst 3136 inst fixed
[12/06 11:33:23    167s] 
[12/06 11:33:23    167s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 11:33:24    167s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:33:24    167s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:33:24    167s] Move report: legalization moves 377 insts, mean move: 0.12 um, max move: 0.12 um spiral
[12/06 11:33:24    167s] 	Max move on inst (ys[0].xs[0].torus_switch_xy/xbar_gen[0].xbar_inst): (330.40, 219.80) --> (330.52, 219.80)
[12/06 11:33:24    167s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/06 11:33:24    167s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/06 11:33:24    167s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=2649.8MB) @(0:02:48 - 0:02:48).
[12/06 11:33:24    167s] Move report: Detail placement moves 717 insts, mean move: 0.65 um, max move: 8.20 um 
[12/06 11:33:24    167s] 	Max move on inst (ys[1].xs[0].torus_switch_xy/dor_inst/U4): (333.00, 957.80) --> (339.40, 959.60)
[12/06 11:33:24    167s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2649.8MB
[12/06 11:33:24    167s] Statistics of distance of Instance movement in refine placement:
[12/06 11:33:24    167s]   maximum (X+Y) =         8.20 um
[12/06 11:33:24    167s]   inst (ys[1].xs[0].torus_switch_xy/dor_inst/U4) with max move: (333, 957.8) -> (339.4, 959.6)
[12/06 11:33:24    167s]   mean    (X+Y) =         0.65 um
[12/06 11:33:24    167s] Summary Report:
[12/06 11:33:24    167s] Instances move: 717 (out of 6676 movable)
[12/06 11:33:24    167s] Instances flipped: 0
[12/06 11:33:24    167s] Mean displacement: 0.65 um
[12/06 11:33:24    167s] Max displacement: 8.20 um (Instance: ys[1].xs[0].torus_switch_xy/dor_inst/U4) (333, 957.8) -> (339.4, 959.6)
[12/06 11:33:24    167s] 	Length: 8 sites, height: 1 rows, site name: core, cell type: OAI32D1
[12/06 11:33:24    167s] Total instances moved : 717
[12/06 11:33:24    167s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.705, REAL:0.705, MEM:2649.8M, EPOCH TIME: 1733502804.256598
[12/06 11:33:24    167s] Total net bbox length = 9.022e+05 (3.997e+05 5.025e+05) (ext = 1.816e+04)
[12/06 11:33:24    167s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2649.8MB
[12/06 11:33:24    167s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=2649.8MB) @(0:02:47 - 0:02:48).
[12/06 11:33:24    167s] *** Finished refinePlace (0:02:48 mem=2649.8M) ***
[12/06 11:33:24    167s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1176749.2
[12/06 11:33:24    167s] OPERPROF: Finished RefinePlace at level 1, CPU:0.733, REAL:0.734, MEM:2649.8M, EPOCH TIME: 1733502804.258882
[12/06 11:33:24    167s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2649.8M, EPOCH TIME: 1733502804.258914
[12/06 11:33:24    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9620).
[12/06 11:33:24    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:24    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:24    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:24    168s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.025, REAL:0.025, MEM:2646.8M, EPOCH TIME: 1733502804.283935
[12/06 11:33:24    168s]     ClockRefiner summary
[12/06 11:33:24    168s]     All clock instances: Moved 317, flipped 46 and cell swapped 0 (out of a total of 3250).
[12/06 11:33:24    168s]     The largest move was 6.8 um for ys[3].xs[1].torus_switch_xy/e_out_data_reg_reg[5].
[12/06 11:33:24    168s]     Non-sink clock instances: Moved 23, flipped 0 and cell swapped 0 (out of a total of 114).
[12/06 11:33:24    168s]     The largest move was 3.6 um for ys[3].xs[0].torus_switch_xy/CTS_ccl_a_buf_00015.
[12/06 11:33:24    168s]     Clock sinks: Moved 294, flipped 46 and cell swapped 0 (out of a total of 3136).
[12/06 11:33:24    168s]     The largest move was 6.8 um for ys[3].xs[1].torus_switch_xy/e_out_data_reg_reg[5].
[12/06 11:33:24    168s]     Revert refine place priority changes on 0 instances.
[12/06 11:33:24    168s] OPERPROF: Starting DPlace-Init at level 1, MEM:2646.8M, EPOCH TIME: 1733502804.287310
[12/06 11:33:24    168s] Processing tracks to init pin-track alignment.
[12/06 11:33:24    168s] z: 2, totalTracks: 1
[12/06 11:33:24    168s] z: 4, totalTracks: 1
[12/06 11:33:24    168s] z: 6, totalTracks: 1
[12/06 11:33:24    168s] z: 8, totalTracks: 1
[12/06 11:33:24    168s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:33:24    168s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:33:24    168s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2646.8M, EPOCH TIME: 1733502804.295619
[12/06 11:33:24    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:24    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:24    168s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:33:24    168s] 
[12/06 11:33:24    168s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:33:24    168s] OPERPROF:     Starting CMU at level 3, MEM:2646.8M, EPOCH TIME: 1733502804.350540
[12/06 11:33:24    168s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2646.8M, EPOCH TIME: 1733502804.351578
[12/06 11:33:24    168s] 
[12/06 11:33:24    168s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 11:33:24    168s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.066, REAL:0.066, MEM:2646.8M, EPOCH TIME: 1733502804.361864
[12/06 11:33:24    168s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2646.8M, EPOCH TIME: 1733502804.361911
[12/06 11:33:24    168s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2662.8M, EPOCH TIME: 1733502804.362486
[12/06 11:33:24    168s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2662.8MB).
[12/06 11:33:24    168s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.084, REAL:0.084, MEM:2662.8M, EPOCH TIME: 1733502804.371645
[12/06 11:33:24    168s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/06 11:33:24    168s]     Disconnecting clock tree from netlist...
[12/06 11:33:24    168s]     Disconnecting clock tree from netlist done.
[12/06 11:33:24    168s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/06 11:33:24    168s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2662.8M, EPOCH TIME: 1733502804.376278
[12/06 11:33:24    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:24    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:24    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:24    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:24    168s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.024, REAL:0.024, MEM:2662.8M, EPOCH TIME: 1733502804.400623
[12/06 11:33:24    168s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:24    168s]     Leaving CCOpt scope - Initializing placement interface...
[12/06 11:33:24    168s] OPERPROF: Starting DPlace-Init at level 1, MEM:2662.8M, EPOCH TIME: 1733502804.401065
[12/06 11:33:24    168s] Processing tracks to init pin-track alignment.
[12/06 11:33:24    168s] z: 2, totalTracks: 1
[12/06 11:33:24    168s] z: 4, totalTracks: 1
[12/06 11:33:24    168s] z: 6, totalTracks: 1
[12/06 11:33:24    168s] z: 8, totalTracks: 1
[12/06 11:33:24    168s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:33:24    168s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:33:24    168s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2662.8M, EPOCH TIME: 1733502804.410892
[12/06 11:33:24    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:24    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:24    168s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:33:24    168s] 
[12/06 11:33:24    168s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:33:24    168s] OPERPROF:     Starting CMU at level 3, MEM:2662.8M, EPOCH TIME: 1733502804.478845
[12/06 11:33:24    168s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2662.8M, EPOCH TIME: 1733502804.479829
[12/06 11:33:24    168s] 
[12/06 11:33:24    168s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 11:33:24    168s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.079, REAL:0.079, MEM:2662.8M, EPOCH TIME: 1733502804.490171
[12/06 11:33:24    168s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2662.8M, EPOCH TIME: 1733502804.490218
[12/06 11:33:24    168s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2662.8M, EPOCH TIME: 1733502804.490621
[12/06 11:33:24    168s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2662.8MB).
[12/06 11:33:24    168s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.098, REAL:0.098, MEM:2662.8M, EPOCH TIME: 1733502804.499352
[12/06 11:33:24    168s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:33:24    168s]     Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 11:33:24    168s] End AAE Lib Interpolated Model. (MEM=2662.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 11:33:24    168s]     Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:33:24    168s]     
[12/06 11:33:24    168s]     Clock tree legalization - Histogram:
[12/06 11:33:24    168s]     ====================================
[12/06 11:33:24    168s]     
[12/06 11:33:24    168s]     -------------------------------------
[12/06 11:33:24    168s]     Movement (um)         Number of cells
[12/06 11:33:24    168s]     -------------------------------------
[12/06 11:33:24    168s]     [0.2,0.685714)               3
[12/06 11:33:24    168s]     [0.685714,1.17143)           1
[12/06 11:33:24    168s]     [1.17143,1.65714)            1
[12/06 11:33:24    168s]     [1.65714,2.14286)            0
[12/06 11:33:24    168s]     [2.14286,2.62857)           17
[12/06 11:33:24    168s]     [2.62857,3.11429)            0
[12/06 11:33:24    168s]     [3.11429,3.6)                1
[12/06 11:33:24    168s]     -------------------------------------
[12/06 11:33:24    168s]     
[12/06 11:33:24    168s]     
[12/06 11:33:24    168s]     Clock tree legalization - Top 10 Movements:
[12/06 11:33:24    168s]     ===========================================
[12/06 11:33:24    168s]     
[12/06 11:33:24    168s]     --------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 11:33:24    168s]     Movement (um)    Desired                Achieved               Node
[12/06 11:33:24    168s]                      location               location               
[12/06 11:33:24    168s]     --------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 11:33:24    168s]          3.6         (329.200,720.200)      (329.200,716.600)      CTS_ccl_a_buf_00015 (a lib_cell CKBD4) at (329.200,716.600), in power domain auto-default
[12/06 11:33:24    168s]          2.4         (586.600,207.200)      (584.200,207.200)      CTS_ccl_buf_00103 (a lib_cell CKBD4) at (584.200,207.200), in power domain auto-default
[12/06 11:33:24    168s]          2.4         (988.800,209.000)      (991.200,209.000)      CTS_ccl_buf_00102 (a lib_cell CKBD4) at (991.200,209.000), in power domain auto-default
[12/06 11:33:24    168s]          2.4         (424.800,763.400)      (422.400,763.400)      CTS_ccl_buf_00101 (a lib_cell CKBD4) at (422.400,763.400), in power domain auto-default
[12/06 11:33:24    168s]          2.4         (328.400,720.200)      (326.000,720.200)      CTS_ccl_buf_00095 (a lib_cell CKBD4) at (326.000,720.200), in power domain auto-default
[12/06 11:33:24    168s]          2.4         (584.400,1325.000)     (582.000,1325.000)     CTS_ccl_buf_00097 (a lib_cell CKBD4) at (582.000,1325.000), in power domain auto-default
[12/06 11:33:24    168s]          2.4         (1007.400,1332.200)    (1005.000,1332.200)    CTS_ccl_buf_00096 (a lib_cell CKBD4) at (1005.000,1332.200), in power domain auto-default
[12/06 11:33:24    168s]          2.4         (424.800,763.400)      (427.200,763.400)      CTS_ccl_buf_00106 (a lib_cell CKBD4) at (427.200,763.400), in power domain auto-default
[12/06 11:33:24    168s]          2.4         (954.400,819.200)      (952.000,819.200)      CTS_ccl_buf_00105 (a lib_cell CKBD4) at (952.000,819.200), in power domain auto-default
[12/06 11:33:24    168s]          2.4         (684.000,848.000)      (681.600,848.000)      CTS_ccl_buf_00112 (a lib_cell CKBD4) at (681.600,848.000), in power domain auto-default
[12/06 11:33:24    168s]     --------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 11:33:24    168s]     
[12/06 11:33:24    168s]     Legalizing clock trees done. (took cpu=0:00:01.3 real=0:00:01.3)
[12/06 11:33:24    168s]     Clock DAG stats after 'Clustering':
[12/06 11:33:24    168s]       cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/06 11:33:24    168s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:24    168s]       misc counts      : r=1, pp=0
[12/06 11:33:24    168s]       cell areas       : b=368.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=368.280um^2
[12/06 11:33:24    168s]       cell capacitance : b=0.207pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.207pF
[12/06 11:33:24    168s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:24    168s]       wire capacitance : top=0.000pF, trunk=0.764pF, leaf=1.609pF, total=2.373pF
[12/06 11:33:24    168s]       wire lengths     : top=0.000um, trunk=6978.417um, leaf=12129.171um, total=19107.587um
[12/06 11:33:24    168s]       hp wire lengths  : top=0.000um, trunk=6875.800um, leaf=5738.000um, total=12613.800um
[12/06 11:33:24    168s]     Clock DAG net violations after 'Clustering':
[12/06 11:33:24    168s]       Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[12/06 11:33:24    168s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/06 11:33:24    168s]       Trunk : target=0.133ns count=38 avg=0.062ns sd=0.024ns min=0.004ns max=0.117ns {32 <= 0.080ns, 3 <= 0.106ns, 3 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
[12/06 11:33:24    168s]       Leaf  : target=0.133ns count=77 avg=0.109ns sd=0.015ns min=0.070ns max=0.133ns {1 <= 0.080ns, 29 <= 0.106ns, 25 <= 0.120ns, 10 <= 0.126ns, 11 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 11:33:24    168s]     Clock DAG library cell distribution after 'Clustering' {count}:
[12/06 11:33:24    168s]        Bufs: CKBD4: 113 CKBD2: 1 
[12/06 11:33:24    168s]     Clock DAG hash after 'Clustering': 212648462436796369 15237707527433992038
[12/06 11:33:24    168s]     CTS services accumulated run-time stats after 'Clustering':
[12/06 11:33:24    168s]       delay calculator: calls=9646, total_wall_time=0.254s, mean_wall_time=0.026ms
[12/06 11:33:24    168s]       legalizer: calls=2175, total_wall_time=0.033s, mean_wall_time=0.015ms
[12/06 11:33:24    168s]       steiner router: calls=7015, total_wall_time=0.374s, mean_wall_time=0.053ms
[12/06 11:33:24    168s]     Primary reporting skew groups after 'Clustering':
[12/06 11:33:24    168s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.431, max=0.564, avg=0.524, sd=0.023], skew [0.133 vs 0.058*], 88.4% {0.497, 0.555} (wid=0.021 ws=0.014) (gid=0.546 gs=0.123)
[12/06 11:33:24    168s]           min path sink: ys[3].xs[0].client_xy/i_d_r_reg[11]/CP
[12/06 11:33:24    168s]           max path sink: ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[31]/CP
[12/06 11:33:24    168s]     Skew group summary after 'Clustering':
[12/06 11:33:24    168s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.431, max=0.564, avg=0.524, sd=0.023], skew [0.133 vs 0.058*], 88.4% {0.497, 0.555} (wid=0.021 ws=0.014) (gid=0.546 gs=0.123)
[12/06 11:33:24    168s]     Legalizer API calls during this step: 2175 succeeded with high effort: 2175 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:24    168s]   Clustering done. (took cpu=0:00:03.9 real=0:00:03.9)
[12/06 11:33:24    168s]   
[12/06 11:33:24    168s]   Post-Clustering Statistics Report
[12/06 11:33:24    168s]   =================================
[12/06 11:33:24    168s]   
[12/06 11:33:24    168s]   Fanout Statistics:
[12/06 11:33:24    168s]   
[12/06 11:33:24    168s]   ----------------------------------------------------------------------------------------------------------------
[12/06 11:33:24    168s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/06 11:33:24    168s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[12/06 11:33:24    168s]   ----------------------------------------------------------------------------------------------------------------
[12/06 11:33:24    168s]   Trunk        39       2.949       1         5        1.621      {9 <= 1, 12 <= 2, 2 <= 3, 4 <= 4, 12 <= 5}
[12/06 11:33:24    168s]   Leaf         77      40.727      22        54        7.082      {3 <= 28, 19 <= 35, 22 <= 42, 25 <= 49, 8 <= 56}
[12/06 11:33:24    168s]   ----------------------------------------------------------------------------------------------------------------
[12/06 11:33:24    168s]   
[12/06 11:33:24    168s]   Clustering Failure Statistics:
[12/06 11:33:24    168s]   
[12/06 11:33:24    168s]   -------------------------------------------------------------------------
[12/06 11:33:24    168s]   Net Type    Clusters    Clusters    Capacitance    Net Skew    Transition
[12/06 11:33:24    168s]               Tried       Failed      Failures       Failures    Failures
[12/06 11:33:24    168s]   -------------------------------------------------------------------------
[12/06 11:33:24    168s]   Trunk          715        161            9            37          161
[12/06 11:33:24    168s]   Leaf          2248        269            0             0          269
[12/06 11:33:24    168s]   -------------------------------------------------------------------------
[12/06 11:33:24    168s]   
[12/06 11:33:24    168s]   Clustering Partition Statistics:
[12/06 11:33:24    168s]   
[12/06 11:33:24    168s]   --------------------------------------------------------------------------------------
[12/06 11:33:24    168s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[12/06 11:33:24    168s]               Fraction    Fraction    Count        Size        Size    Size    Size
[12/06 11:33:24    168s]   --------------------------------------------------------------------------------------
[12/06 11:33:24    168s]   Trunk        0.000       1.000          6          18.833       2      77     29.006
[12/06 11:33:24    168s]   Leaf         0.000       1.000          1        3136.000    3136    3136      0.000
[12/06 11:33:24    168s]   --------------------------------------------------------------------------------------
[12/06 11:33:24    168s]   
[12/06 11:33:24    168s]   Longest 5 runtime clustering solutions:
[12/06 11:33:24    168s]   
[12/06 11:33:24    168s]   ----------------------------------------------------------------------------------
[12/06 11:33:24    168s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree     Driver
[12/06 11:33:24    168s]   ----------------------------------------------------------------------------------
[12/06 11:33:24    168s]     2.492       3136        0                  0          ideal_clock    ideal_clock
[12/06 11:33:24    168s]   ----------------------------------------------------------------------------------
[12/06 11:33:24    168s]   
[12/06 11:33:24    168s]   Bottom-up runtime statistics:
[12/06 11:33:24    168s]   
[12/06 11:33:24    168s]   --------------------------------------------
[12/06 11:33:24    168s]   Mean     Min      Max      Std. Dev    Count
[12/06 11:33:24    168s]   --------------------------------------------
[12/06 11:33:24    168s]   2.492    2.492    2.492     0.000         1
[12/06 11:33:24    168s]   --------------------------------------------
[12/06 11:33:24    168s]   
[12/06 11:33:24    168s]   
[12/06 11:33:24    168s]   Looking for fanout violations...
[12/06 11:33:24    168s]   Looking for fanout violations done.
[12/06 11:33:24    168s]   CongRepair After Initial Clustering...
[12/06 11:33:24    168s]   Reset timing graph...
[12/06 11:33:24    168s] Ignoring AAE DB Resetting ...
[12/06 11:33:24    168s]   Reset timing graph done.
[12/06 11:33:24    168s]   Leaving CCOpt scope - Early Global Route...
[12/06 11:33:24    168s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2701.0M, EPOCH TIME: 1733502804.726669
[12/06 11:33:24    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3136).
[12/06 11:33:24    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:24    168s] All LLGs are deleted
[12/06 11:33:24    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:24    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:24    168s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2701.0M, EPOCH TIME: 1733502804.753876
[12/06 11:33:24    168s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2670.5M, EPOCH TIME: 1733502804.754305
[12/06 11:33:24    168s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.030, REAL:0.030, MEM:2632.5M, EPOCH TIME: 1733502804.756984
[12/06 11:33:24    168s]   Clock implementation routing...
[12/06 11:33:24    168s] Net route status summary:
[12/06 11:33:24    168s]   Clock:       115 (unrouted=115, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 11:33:24    168s]   Non-clock: 15406 (unrouted=8237, trialRouted=7169, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=8236, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 11:33:24    168s]     Routing using eGR only...
[12/06 11:33:24    168s]       Early Global Route - eGR only step...
[12/06 11:33:24    168s] (ccopt eGR): There are 115 nets to be routed. 0 nets have skip routing designation.
[12/06 11:33:24    168s] (ccopt eGR): There are 115 nets for routing of which 115 have one or more fixed wires.
[12/06 11:33:24    168s] (ccopt eGR): Start to route 115 all nets
[12/06 11:33:24    168s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2632.55 MB )
[12/06 11:33:24    168s] (I)      ==================== Layers =====================
[12/06 11:33:24    168s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:24    168s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 11:33:24    168s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:24    168s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 11:33:24    168s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 11:33:24    168s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 11:33:24    168s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 11:33:24    168s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 11:33:24    168s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 11:33:24    168s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 11:33:24    168s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 11:33:24    168s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 11:33:24    168s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 11:33:24    168s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 11:33:24    168s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 11:33:24    168s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 11:33:24    168s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 11:33:24    168s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 11:33:24    168s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 11:33:24    168s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 11:33:24    168s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 11:33:24    168s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 11:33:24    168s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 11:33:24    168s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:24    168s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 11:33:24    168s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 11:33:24    168s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:24    168s] (I)      Started Import and model ( Curr Mem: 2632.55 MB )
[12/06 11:33:24    168s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:33:24    168s] (I)      == Non-default Options ==
[12/06 11:33:24    168s] (I)      Clean congestion better                            : true
[12/06 11:33:24    168s] (I)      Estimate vias on DPT layer                         : true
[12/06 11:33:24    168s] (I)      Clean congestion layer assignment rounds           : 3
[12/06 11:33:24    168s] (I)      Layer constraints as soft constraints              : true
[12/06 11:33:24    168s] (I)      Soft top layer                                     : true
[12/06 11:33:24    168s] (I)      Skip prospective layer relax nets                  : true
[12/06 11:33:24    168s] (I)      Better NDR handling                                : true
[12/06 11:33:24    168s] (I)      Improved NDR modeling in LA                        : true
[12/06 11:33:24    168s] (I)      Routing cost fix for NDR handling                  : true
[12/06 11:33:24    168s] (I)      Block tracks for preroutes                         : true
[12/06 11:33:24    168s] (I)      Assign IRoute by net group key                     : true
[12/06 11:33:24    168s] (I)      Block unroutable channels                          : true
[12/06 11:33:24    168s] (I)      Block unroutable channels 3D                       : true
[12/06 11:33:24    168s] (I)      Bound layer relaxed segment wl                     : true
[12/06 11:33:24    168s] (I)      Blocked pin reach length threshold                 : 2
[12/06 11:33:24    168s] (I)      Check blockage within NDR space in TA              : true
[12/06 11:33:24    168s] (I)      Skip must join for term with via pillar            : true
[12/06 11:33:24    168s] (I)      Model find APA for IO pin                          : true
[12/06 11:33:24    168s] (I)      On pin location for off pin term                   : true
[12/06 11:33:24    168s] (I)      Handle EOL spacing                                 : true
[12/06 11:33:24    168s] (I)      Merge PG vias by gap                               : true
[12/06 11:33:24    168s] (I)      Maximum routing layer                              : 10
[12/06 11:33:24    168s] (I)      Route selected nets only                           : true
[12/06 11:33:24    168s] (I)      Refine MST                                         : true
[12/06 11:33:24    168s] (I)      Honor PRL                                          : true
[12/06 11:33:24    168s] (I)      Strong congestion aware                            : true
[12/06 11:33:24    168s] (I)      Improved initial location for IRoutes              : true
[12/06 11:33:24    168s] (I)      Multi panel TA                                     : true
[12/06 11:33:24    168s] (I)      Penalize wire overlap                              : true
[12/06 11:33:24    168s] (I)      Expand small instance blockage                     : true
[12/06 11:33:24    168s] (I)      Reduce via in TA                                   : true
[12/06 11:33:24    168s] (I)      SS-aware routing                                   : true
[12/06 11:33:24    168s] (I)      Improve tree edge sharing                          : true
[12/06 11:33:24    168s] (I)      Improve 2D via estimation                          : true
[12/06 11:33:24    168s] (I)      Refine Steiner tree                                : true
[12/06 11:33:24    168s] (I)      Build spine tree                                   : true
[12/06 11:33:24    168s] (I)      Model pass through capacity                        : true
[12/06 11:33:24    168s] (I)      Extend blockages by a half GCell                   : true
[12/06 11:33:24    168s] (I)      Consider pin shapes                                : true
[12/06 11:33:24    168s] (I)      Consider pin shapes for all nodes                  : true
[12/06 11:33:24    168s] (I)      Consider NR APA                                    : true
[12/06 11:33:24    168s] (I)      Consider IO pin shape                              : true
[12/06 11:33:24    168s] (I)      Fix pin connection bug                             : true
[12/06 11:33:24    168s] (I)      Consider layer RC for local wires                  : true
[12/06 11:33:24    168s] (I)      Route to clock mesh pin                            : true
[12/06 11:33:24    168s] (I)      LA-aware pin escape length                         : 2
[12/06 11:33:24    168s] (I)      Connect multiple ports                             : true
[12/06 11:33:24    168s] (I)      Split for must join                                : true
[12/06 11:33:24    168s] (I)      Number of threads                                  : 1
[12/06 11:33:24    168s] (I)      Routing effort level                               : 10000
[12/06 11:33:24    168s] (I)      Prefer layer length threshold                      : 8
[12/06 11:33:24    168s] (I)      Overflow penalty cost                              : 10
[12/06 11:33:24    168s] (I)      A-star cost                                        : 0.300000
[12/06 11:33:24    168s] (I)      Misalignment cost                                  : 10.000000
[12/06 11:33:24    168s] (I)      Threshold for short IRoute                         : 6
[12/06 11:33:24    168s] (I)      Via cost during post routing                       : 1.000000
[12/06 11:33:24    168s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/06 11:33:24    168s] (I)      Source-to-sink ratio                               : 0.300000
[12/06 11:33:24    168s] (I)      Scenic ratio bound                                 : 3.000000
[12/06 11:33:24    168s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/06 11:33:24    168s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/06 11:33:24    168s] (I)      PG-aware similar topology routing                  : true
[12/06 11:33:24    168s] (I)      Maze routing via cost fix                          : true
[12/06 11:33:24    168s] (I)      Apply PRL on PG terms                              : true
[12/06 11:33:24    168s] (I)      Apply PRL on obs objects                           : true
[12/06 11:33:24    168s] (I)      Handle range-type spacing rules                    : true
[12/06 11:33:24    168s] (I)      PG gap threshold multiplier                        : 10.000000
[12/06 11:33:24    168s] (I)      Parallel spacing query fix                         : true
[12/06 11:33:24    168s] (I)      Force source to root IR                            : true
[12/06 11:33:24    168s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/06 11:33:24    168s] (I)      Do not relax to DPT layer                          : true
[12/06 11:33:24    168s] (I)      No DPT in post routing                             : true
[12/06 11:33:24    168s] (I)      Modeling PG via merging fix                        : true
[12/06 11:33:24    168s] (I)      Shield aware TA                                    : true
[12/06 11:33:24    168s] (I)      Strong shield aware TA                             : true
[12/06 11:33:24    168s] (I)      Overflow calculation fix in LA                     : true
[12/06 11:33:24    168s] (I)      Post routing fix                                   : true
[12/06 11:33:24    168s] (I)      Strong post routing                                : true
[12/06 11:33:24    168s] (I)      NDR via pillar fix                                 : true
[12/06 11:33:24    168s] (I)      Violation on path threshold                        : 1
[12/06 11:33:24    168s] (I)      Pass through capacity modeling                     : true
[12/06 11:33:24    168s] (I)      Select the non-relaxed segments in post routing stage : true
[12/06 11:33:24    168s] (I)      Select term pin box for io pin                     : true
[12/06 11:33:24    168s] (I)      Penalize NDR sharing                               : true
[12/06 11:33:24    168s] (I)      Enable special modeling                            : false
[12/06 11:33:24    168s] (I)      Keep fixed segments                                : true
[12/06 11:33:24    168s] (I)      Reorder net groups by key                          : true
[12/06 11:33:24    168s] (I)      Increase net scenic ratio                          : true
[12/06 11:33:24    168s] (I)      Method to set GCell size                           : row
[12/06 11:33:24    168s] (I)      Connect multiple ports and must join fix           : true
[12/06 11:33:24    168s] (I)      Avoid high resistance layers                       : true
[12/06 11:33:24    168s] (I)      Model find APA for IO pin fix                      : true
[12/06 11:33:24    168s] (I)      Avoid connecting non-metal layers                  : true
[12/06 11:33:24    168s] (I)      Use track pitch for NDR                            : true
[12/06 11:33:24    168s] (I)      Enable layer relax to lower layer                  : true
[12/06 11:33:24    168s] (I)      Enable layer relax to upper layer                  : true
[12/06 11:33:24    168s] (I)      Top layer relaxation fix                           : true
[12/06 11:33:24    168s] (I)      Handle non-default track width                     : false
[12/06 11:33:24    168s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 11:33:24    168s] (I)      Use row-based GCell size
[12/06 11:33:24    168s] (I)      Use row-based GCell align
[12/06 11:33:24    168s] (I)      layer 0 area = 168000
[12/06 11:33:24    168s] (I)      layer 1 area = 208000
[12/06 11:33:24    168s] (I)      layer 2 area = 208000
[12/06 11:33:24    168s] (I)      layer 3 area = 208000
[12/06 11:33:24    168s] (I)      layer 4 area = 208000
[12/06 11:33:24    168s] (I)      layer 5 area = 208000
[12/06 11:33:24    168s] (I)      layer 6 area = 208000
[12/06 11:33:24    168s] (I)      layer 7 area = 2259999
[12/06 11:33:24    168s] (I)      layer 8 area = 2259999
[12/06 11:33:24    168s] (I)      layer 9 area = 0
[12/06 11:33:24    168s] (I)      GCell unit size   : 3600
[12/06 11:33:24    168s] (I)      GCell multiplier  : 1
[12/06 11:33:24    168s] (I)      GCell row height  : 3600
[12/06 11:33:24    168s] (I)      Actual row height : 3600
[12/06 11:33:24    168s] (I)      GCell align ref   : 4000 4000
[12/06 11:33:24    168s] [NR-eGR] Track table information for default rule: 
[12/06 11:33:24    168s] [NR-eGR] M1 has single uniform track structure
[12/06 11:33:24    168s] [NR-eGR] M2 has single uniform track structure
[12/06 11:33:24    168s] [NR-eGR] M3 has single uniform track structure
[12/06 11:33:24    168s] [NR-eGR] M4 has single uniform track structure
[12/06 11:33:24    168s] [NR-eGR] M5 has single uniform track structure
[12/06 11:33:24    168s] [NR-eGR] M6 has single uniform track structure
[12/06 11:33:24    168s] [NR-eGR] M7 has single uniform track structure
[12/06 11:33:24    168s] [NR-eGR] M8 has single uniform track structure
[12/06 11:33:24    168s] [NR-eGR] M9 has single uniform track structure
[12/06 11:33:24    168s] [NR-eGR] AP has single uniform track structure
[12/06 11:33:24    168s] (I)      ================== Default via ==================
[12/06 11:33:24    168s] (I)      +---+--------------------+----------------------+
[12/06 11:33:24    168s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 11:33:24    168s] (I)      +---+--------------------+----------------------+
[12/06 11:33:24    168s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 11:33:24    168s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 11:33:24    168s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 11:33:24    168s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 11:33:24    168s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 11:33:24    168s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 11:33:24    168s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 11:33:24    168s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 11:33:24    168s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 11:33:24    168s] (I)      +---+--------------------+----------------------+
[12/06 11:33:24    168s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 11:33:25    169s] [NR-eGR] Read 2209622 PG shapes
[12/06 11:33:25    169s] [NR-eGR] Read 0 clock shapes
[12/06 11:33:25    169s] [NR-eGR] Read 0 other shapes
[12/06 11:33:25    169s] [NR-eGR] #Routing Blockages  : 0
[12/06 11:33:25    169s] [NR-eGR] #Instance Blockages : 3552
[12/06 11:33:25    169s] [NR-eGR] #PG Blockages       : 2209622
[12/06 11:33:25    169s] [NR-eGR] #Halo Blockages     : 0
[12/06 11:33:25    169s] [NR-eGR] #Boundary Blockages : 0
[12/06 11:33:25    169s] [NR-eGR] #Clock Blockages    : 0
[12/06 11:33:25    169s] [NR-eGR] #Other Blockages    : 0
[12/06 11:33:25    169s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 11:33:25    169s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 11:33:25    169s] [NR-eGR] Read 7283 nets ( ignored 7169 )
[12/06 11:33:25    169s] [NR-eGR] Connected 0 must-join pins/ports
[12/06 11:33:25    169s] (I)      early_global_route_priority property id does not exist.
[12/06 11:33:25    169s] (I)      Read Num Blocks=2217828  Num Prerouted Wires=0  Num CS=0
[12/06 11:33:25    169s] (I)      Layer 1 (V) : #blockages 4449 : #preroutes 0
[12/06 11:33:25    169s] (I)      Layer 2 (H) : #blockages 994708 : #preroutes 0
[12/06 11:33:25    169s] (I)      Layer 3 (V) : #blockages 897 : #preroutes 0
[12/06 11:33:25    169s] (I)      Layer 4 (H) : #blockages 857772 : #preroutes 0
[12/06 11:33:25    169s] (I)      Layer 5 (V) : #blockages 360002 : #preroutes 0
[12/06 11:33:26    169s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 11:33:26    169s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 11:33:26    169s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 11:33:26    169s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 11:33:26    169s] (I)      Moved 0 terms for better access 
[12/06 11:33:26    169s] (I)      Number of ignored nets                =      0
[12/06 11:33:26    169s] (I)      Number of connected nets              =      0
[12/06 11:33:26    169s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 11:33:26    169s] (I)      Number of clock nets                  =    114.  Ignored: No
[12/06 11:33:26    169s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 11:33:26    169s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 11:33:26    169s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 11:33:26    169s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 11:33:26    169s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 11:33:26    169s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 11:33:26    169s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 11:33:26    169s] [NR-eGR] There are 114 clock nets ( 114 with NDR ).
[12/06 11:33:26    169s] (I)      Ndr track 0 does not exist
[12/06 11:33:26    169s] (I)      ---------------------Grid Graph Info--------------------
[12/06 11:33:26    169s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 11:33:26    169s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 11:33:26    169s] (I)      Site width          :   400  (dbu)
[12/06 11:33:26    169s] (I)      Row height          :  3600  (dbu)
[12/06 11:33:26    169s] (I)      GCell row height    :  3600  (dbu)
[12/06 11:33:26    169s] (I)      GCell width         :  3600  (dbu)
[12/06 11:33:26    169s] (I)      GCell height        :  3600  (dbu)
[12/06 11:33:26    169s] (I)      Grid                :   834   834    10
[12/06 11:33:26    169s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 11:33:26    169s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 11:33:26    169s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 11:33:26    169s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 11:33:26    169s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 11:33:26    169s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 11:33:26    169s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 11:33:26    169s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 11:33:26    169s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 11:33:26    169s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 11:33:26    169s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 11:33:26    169s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 11:33:26    169s] (I)      --------------------------------------------------------
[12/06 11:33:26    169s] 
[12/06 11:33:26    169s] [NR-eGR] ============ Routing rule table ============
[12/06 11:33:26    169s] [NR-eGR] Rule id: 0  Nets: 114
[12/06 11:33:26    169s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/06 11:33:26    169s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 11:33:26    169s] (I)                    Pitch  800  800  800  800  800  800  3200  3200  26000 
[12/06 11:33:26    169s] (I)             #Used tracks    2    2    2    2    2    2     2     2      2 
[12/06 11:33:26    169s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 11:33:26    169s] [NR-eGR] ========================================
[12/06 11:33:26    169s] [NR-eGR] 
[12/06 11:33:26    169s] (I)      =============== Blocked Tracks ===============
[12/06 11:33:26    169s] (I)      +-------+---------+----------+---------------+
[12/06 11:33:26    169s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 11:33:26    169s] (I)      +-------+---------+----------+---------------+
[12/06 11:33:26    169s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 11:33:26    169s] (I)      |     2 | 6255000 |  1776267 |        28.40% |
[12/06 11:33:26    169s] (I)      |     3 | 6254166 |  2068355 |        33.07% |
[12/06 11:33:26    169s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 11:33:26    169s] (I)      |     5 | 6254166 |  5146593 |        82.29% |
[12/06 11:33:26    169s] (I)      |     6 | 6255000 |  4611620 |        73.73% |
[12/06 11:33:26    169s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 11:33:26    169s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 11:33:26    169s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 11:33:26    169s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 11:33:26    169s] (I)      +-------+---------+----------+---------------+
[12/06 11:33:26    169s] (I)      Finished Import and model ( CPU: 1.22 sec, Real: 1.22 sec, Curr Mem: 2802.63 MB )
[12/06 11:33:26    169s] (I)      Reset routing kernel
[12/06 11:33:26    169s] (I)      Started Global Routing ( Curr Mem: 2802.63 MB )
[12/06 11:33:26    169s] (I)      totalPins=3363  totalGlobalPin=3202 (95.21%)
[12/06 11:33:26    169s] (I)      total 2D Cap : 8701514 = (4186228 H, 4515286 V)
[12/06 11:33:26    169s] [NR-eGR] Layer group 1: route 114 net(s) in layer range [3, 4]
[12/06 11:33:26    169s] (I)      
[12/06 11:33:26    169s] (I)      ============  Phase 1a Route ============
[12/06 11:33:26    169s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 11:33:26    169s] (I)      Usage: 10396 = (5358 H, 5038 V) = (0.13% H, 0.11% V) = (9.644e+03um H, 9.068e+03um V)
[12/06 11:33:26    169s] (I)      
[12/06 11:33:26    169s] (I)      ============  Phase 1b Route ============
[12/06 11:33:26    169s] (I)      Usage: 10396 = (5358 H, 5038 V) = (0.13% H, 0.11% V) = (9.644e+03um H, 9.068e+03um V)
[12/06 11:33:26    169s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.871280e+04um
[12/06 11:33:26    169s] (I)      
[12/06 11:33:26    169s] (I)      ============  Phase 1c Route ============
[12/06 11:33:26    169s] (I)      Usage: 10396 = (5358 H, 5038 V) = (0.13% H, 0.11% V) = (9.644e+03um H, 9.068e+03um V)
[12/06 11:33:26    169s] (I)      
[12/06 11:33:26    169s] (I)      ============  Phase 1d Route ============
[12/06 11:33:26    169s] (I)      Usage: 10396 = (5358 H, 5038 V) = (0.13% H, 0.11% V) = (9.644e+03um H, 9.068e+03um V)
[12/06 11:33:26    169s] (I)      
[12/06 11:33:26    169s] (I)      ============  Phase 1e Route ============
[12/06 11:33:26    169s] (I)      Usage: 10396 = (5358 H, 5038 V) = (0.13% H, 0.11% V) = (9.644e+03um H, 9.068e+03um V)
[12/06 11:33:26    169s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.871280e+04um
[12/06 11:33:26    169s] (I)      
[12/06 11:33:26    169s] (I)      ============  Phase 1f Route ============
[12/06 11:33:26    169s] (I)      Usage: 10396 = (5358 H, 5038 V) = (0.13% H, 0.11% V) = (9.644e+03um H, 9.068e+03um V)
[12/06 11:33:26    169s] (I)      
[12/06 11:33:26    169s] (I)      ============  Phase 1g Route ============
[12/06 11:33:26    169s] (I)      Usage: 10344 = (5331 H, 5013 V) = (0.13% H, 0.11% V) = (9.596e+03um H, 9.023e+03um V)
[12/06 11:33:26    169s] (I)      #Nets         : 114
[12/06 11:33:26    169s] (I)      #Relaxed nets : 11
[12/06 11:33:26    169s] (I)      Wire length   : 9391
[12/06 11:33:26    169s] [NR-eGR] Create a new net group with 11 nets and layer range [3, 6]
[12/06 11:33:26    169s] (I)      
[12/06 11:33:26    169s] (I)      ============  Phase 1h Route ============
[12/06 11:33:26    170s] (I)      Usage: 10244 = (5290 H, 4954 V) = (0.13% H, 0.11% V) = (9.522e+03um H, 8.917e+03um V)
[12/06 11:33:26    170s] (I)      total 2D Cap : 13591092 = (6092878 H, 7498214 V)
[12/06 11:33:26    170s] [NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 6]
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1a Route ============
[12/06 11:33:26    170s] (I)      Usage: 11239 = (5721 H, 5518 V) = (0.09% H, 0.07% V) = (1.030e+04um H, 9.932e+03um V)
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1b Route ============
[12/06 11:33:26    170s] (I)      Usage: 11239 = (5721 H, 5518 V) = (0.09% H, 0.07% V) = (1.030e+04um H, 9.932e+03um V)
[12/06 11:33:26    170s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.023020e+04um
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1c Route ============
[12/06 11:33:26    170s] (I)      Usage: 11239 = (5721 H, 5518 V) = (0.09% H, 0.07% V) = (1.030e+04um H, 9.932e+03um V)
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1d Route ============
[12/06 11:33:26    170s] (I)      Usage: 11239 = (5721 H, 5518 V) = (0.09% H, 0.07% V) = (1.030e+04um H, 9.932e+03um V)
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1e Route ============
[12/06 11:33:26    170s] (I)      Usage: 11239 = (5721 H, 5518 V) = (0.09% H, 0.07% V) = (1.030e+04um H, 9.932e+03um V)
[12/06 11:33:26    170s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.023020e+04um
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1f Route ============
[12/06 11:33:26    170s] (I)      Usage: 11239 = (5721 H, 5518 V) = (0.09% H, 0.07% V) = (1.030e+04um H, 9.932e+03um V)
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1g Route ============
[12/06 11:33:26    170s] (I)      Usage: 11202 = (5708 H, 5494 V) = (0.09% H, 0.07% V) = (1.027e+04um H, 9.889e+03um V)
[12/06 11:33:26    170s] (I)      #Nets         : 11
[12/06 11:33:26    170s] (I)      #Relaxed nets : 10
[12/06 11:33:26    170s] (I)      Wire length   : 88
[12/06 11:33:26    170s] [NR-eGR] Create a new net group with 10 nets and layer range [3, 8]
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1h Route ============
[12/06 11:33:26    170s] (I)      Usage: 11106 = (5663 H, 5443 V) = (0.09% H, 0.07% V) = (1.019e+04um H, 9.797e+03um V)
[12/06 11:33:26    170s] (I)      total 2D Cap : 21409008 = (12347044 H, 9061964 V)
[12/06 11:33:26    170s] [NR-eGR] Layer group 3: route 10 net(s) in layer range [3, 8]
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1a Route ============
[12/06 11:33:26    170s] (I)      Usage: 12013 = (6054 H, 5959 V) = (0.05% H, 0.07% V) = (1.090e+04um H, 1.073e+04um V)
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1b Route ============
[12/06 11:33:26    170s] (I)      Usage: 12013 = (6054 H, 5959 V) = (0.05% H, 0.07% V) = (1.090e+04um H, 1.073e+04um V)
[12/06 11:33:26    170s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.162340e+04um
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1c Route ============
[12/06 11:33:26    170s] (I)      Usage: 12013 = (6054 H, 5959 V) = (0.05% H, 0.07% V) = (1.090e+04um H, 1.073e+04um V)
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1d Route ============
[12/06 11:33:26    170s] (I)      Usage: 12013 = (6054 H, 5959 V) = (0.05% H, 0.07% V) = (1.090e+04um H, 1.073e+04um V)
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1e Route ============
[12/06 11:33:26    170s] (I)      Usage: 12013 = (6054 H, 5959 V) = (0.05% H, 0.07% V) = (1.090e+04um H, 1.073e+04um V)
[12/06 11:33:26    170s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.162340e+04um
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1f Route ============
[12/06 11:33:26    170s] (I)      Usage: 12013 = (6054 H, 5959 V) = (0.05% H, 0.07% V) = (1.090e+04um H, 1.073e+04um V)
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1g Route ============
[12/06 11:33:26    170s] (I)      Usage: 11976 = (6046 H, 5930 V) = (0.05% H, 0.07% V) = (1.088e+04um H, 1.067e+04um V)
[12/06 11:33:26    170s] (I)      #Nets         : 10
[12/06 11:33:26    170s] (I)      #Relaxed nets : 10
[12/06 11:33:26    170s] (I)      Wire length   : 0
[12/06 11:33:26    170s] [NR-eGR] Create a new net group with 10 nets and layer range [3, 10]
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1h Route ============
[12/06 11:33:26    170s] (I)      Usage: 11880 = (5999 H, 5881 V) = (0.05% H, 0.06% V) = (1.080e+04um H, 1.059e+04um V)
[12/06 11:33:26    170s] (I)      total 2D Cap : 23164578 = (13910794 H, 9253784 V)
[12/06 11:33:26    170s] [NR-eGR] Layer group 4: route 10 net(s) in layer range [3, 10]
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1a Route ============
[12/06 11:33:26    170s] (I)      Usage: 12787 = (6390 H, 6397 V) = (0.05% H, 0.07% V) = (1.150e+04um H, 1.151e+04um V)
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1b Route ============
[12/06 11:33:26    170s] (I)      Usage: 12787 = (6390 H, 6397 V) = (0.05% H, 0.07% V) = (1.150e+04um H, 1.151e+04um V)
[12/06 11:33:26    170s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.301660e+04um
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1c Route ============
[12/06 11:33:26    170s] (I)      Usage: 12787 = (6390 H, 6397 V) = (0.05% H, 0.07% V) = (1.150e+04um H, 1.151e+04um V)
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1d Route ============
[12/06 11:33:26    170s] (I)      Usage: 12787 = (6390 H, 6397 V) = (0.05% H, 0.07% V) = (1.150e+04um H, 1.151e+04um V)
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1e Route ============
[12/06 11:33:26    170s] (I)      Usage: 12787 = (6390 H, 6397 V) = (0.05% H, 0.07% V) = (1.150e+04um H, 1.151e+04um V)
[12/06 11:33:26    170s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.301660e+04um
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1f Route ============
[12/06 11:33:26    170s] (I)      Usage: 12787 = (6390 H, 6397 V) = (0.05% H, 0.07% V) = (1.150e+04um H, 1.151e+04um V)
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1g Route ============
[12/06 11:33:26    170s] (I)      Usage: 12750 = (6382 H, 6368 V) = (0.05% H, 0.07% V) = (1.149e+04um H, 1.146e+04um V)
[12/06 11:33:26    170s] (I)      #Nets         : 10
[12/06 11:33:26    170s] (I)      #Relaxed nets : 9
[12/06 11:33:26    170s] (I)      Wire length   : 96
[12/06 11:33:26    170s] [NR-eGR] Create a new net group with 9 nets and layer range [2, 10]
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1h Route ============
[12/06 11:33:26    170s] (I)      Usage: 12750 = (6382 H, 6368 V) = (0.05% H, 0.07% V) = (1.149e+04um H, 1.146e+04um V)
[12/06 11:33:26    170s] (I)      total 2D Cap : 27662479 = (13910794 H, 13751685 V)
[12/06 11:33:26    170s] [NR-eGR] Layer group 5: route 9 net(s) in layer range [2, 10]
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1a Route ============
[12/06 11:33:26    170s] (I)      Usage: 14349 = (7070 H, 7279 V) = (0.05% H, 0.05% V) = (1.273e+04um H, 1.310e+04um V)
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1b Route ============
[12/06 11:33:26    170s] (I)      Usage: 14349 = (7070 H, 7279 V) = (0.05% H, 0.05% V) = (1.273e+04um H, 1.310e+04um V)
[12/06 11:33:26    170s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.582820e+04um
[12/06 11:33:26    170s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/06 11:33:26    170s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1c Route ============
[12/06 11:33:26    170s] (I)      Usage: 14349 = (7070 H, 7279 V) = (0.05% H, 0.05% V) = (1.273e+04um H, 1.310e+04um V)
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1d Route ============
[12/06 11:33:26    170s] (I)      Usage: 14349 = (7070 H, 7279 V) = (0.05% H, 0.05% V) = (1.273e+04um H, 1.310e+04um V)
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1e Route ============
[12/06 11:33:26    170s] (I)      Usage: 14349 = (7070 H, 7279 V) = (0.05% H, 0.05% V) = (1.273e+04um H, 1.310e+04um V)
[12/06 11:33:26    170s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.582820e+04um
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1f Route ============
[12/06 11:33:26    170s] (I)      Usage: 14349 = (7070 H, 7279 V) = (0.05% H, 0.05% V) = (1.273e+04um H, 1.310e+04um V)
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1g Route ============
[12/06 11:33:26    170s] (I)      Usage: 14343 = (7069 H, 7274 V) = (0.05% H, 0.05% V) = (1.272e+04um H, 1.309e+04um V)
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] (I)      ============  Phase 1h Route ============
[12/06 11:33:26    170s] (I)      Usage: 14343 = (7069 H, 7274 V) = (0.05% H, 0.05% V) = (1.272e+04um H, 1.309e+04um V)
[12/06 11:33:26    170s] (I)      
[12/06 11:33:26    170s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 11:33:26    170s] [NR-eGR]                        OverCon            
[12/06 11:33:26    170s] [NR-eGR]                         #Gcell     %Gcell
[12/06 11:33:26    170s] [NR-eGR]        Layer               (1)    OverCon
[12/06 11:33:26    170s] [NR-eGR] ----------------------------------------------
[12/06 11:33:26    170s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:26    170s] [NR-eGR]      M2 ( 2)         1( 0.00%)   ( 0.00%) 
[12/06 11:33:26    170s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:26    170s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:26    170s] [NR-eGR]      M5 ( 5)         1( 0.00%)   ( 0.00%) 
[12/06 11:33:26    170s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:26    170s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:26    170s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:26    170s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:26    170s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:26    170s] [NR-eGR] ----------------------------------------------
[12/06 11:33:26    170s] [NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[12/06 11:33:26    170s] [NR-eGR] 
[12/06 11:33:26    170s] (I)      Finished Global Routing ( CPU: 0.65 sec, Real: 0.65 sec, Curr Mem: 2802.63 MB )
[12/06 11:33:26    170s] (I)      total 2D Cap : 28270748 = (14218329 H, 14052419 V)
[12/06 11:33:27    170s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 11:33:27    170s] (I)      ============= Track Assignment ============
[12/06 11:33:27    170s] (I)      Started Track Assignment (1T) ( Curr Mem: 2802.63 MB )
[12/06 11:33:27    170s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 11:33:27    170s] (I)      Run Multi-thread track assignment
[12/06 11:33:27    170s] (I)      Finished Track Assignment (1T) ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2802.63 MB )
[12/06 11:33:27    170s] (I)      Started Export ( Curr Mem: 2802.63 MB )
[12/06 11:33:27    170s] [NR-eGR]             Length (um)   Vias 
[12/06 11:33:27    170s] [NR-eGR] -------------------------------
[12/06 11:33:27    170s] [NR-eGR]  M1  (1H)             0  26724 
[12/06 11:33:27    170s] [NR-eGR]  M2  (2V)         97375  39865 
[12/06 11:33:27    170s] [NR-eGR]  M3  (3H)        124818   6194 
[12/06 11:33:27    170s] [NR-eGR]  M4  (4V)         36274   2909 
[12/06 11:33:27    170s] [NR-eGR]  M5  (5H)          2889   2643 
[12/06 11:33:27    170s] [NR-eGR]  M6  (6V)         21724   2722 
[12/06 11:33:27    170s] [NR-eGR]  M7  (7H)        274564   1243 
[12/06 11:33:27    170s] [NR-eGR]  M8  (8V)        355178      0 
[12/06 11:33:27    170s] [NR-eGR]  M9  (9H)             0      0 
[12/06 11:33:27    170s] [NR-eGR]  AP  (10V)            0      0 
[12/06 11:33:27    170s] [NR-eGR] -------------------------------
[12/06 11:33:27    170s] [NR-eGR]      Total       912821  82300 
[12/06 11:33:27    170s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:27    170s] [NR-eGR] Total half perimeter of net bounding box: 902209um
[12/06 11:33:27    170s] [NR-eGR] Total length: 912821um, number of vias: 82300
[12/06 11:33:27    170s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:27    170s] [NR-eGR] Total eGR-routed clock nets wire length: 19189um, number of vias: 9094
[12/06 11:33:27    170s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:27    170s] [NR-eGR] Report for selected net(s) only.
[12/06 11:33:27    170s] [NR-eGR]             Length (um)  Vias 
[12/06 11:33:27    170s] [NR-eGR] ------------------------------
[12/06 11:33:27    170s] [NR-eGR]  M1  (1H)             0  3363 
[12/06 11:33:27    170s] [NR-eGR]  M2  (2V)          2689  4053 
[12/06 11:33:27    170s] [NR-eGR]  M3  (3H)          9984  1670 
[12/06 11:33:27    170s] [NR-eGR]  M4  (4V)          6512     3 
[12/06 11:33:27    170s] [NR-eGR]  M5  (5H)             0     3 
[12/06 11:33:27    170s] [NR-eGR]  M6  (6V)             3     2 
[12/06 11:33:27    170s] [NR-eGR]  M7  (7H)             1     0 
[12/06 11:33:27    170s] [NR-eGR]  M8  (8V)             0     0 
[12/06 11:33:27    170s] [NR-eGR]  M9  (9H)             0     0 
[12/06 11:33:27    170s] [NR-eGR]  AP  (10V)            0     0 
[12/06 11:33:27    170s] [NR-eGR] ------------------------------
[12/06 11:33:27    170s] [NR-eGR]      Total        19189  9094 
[12/06 11:33:27    170s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:27    170s] [NR-eGR] Total half perimeter of net bounding box: 12636um
[12/06 11:33:27    170s] [NR-eGR] Total length: 19189um, number of vias: 9094
[12/06 11:33:27    170s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:27    170s] [NR-eGR] Total routed clock nets wire length: 19189um, number of vias: 9094
[12/06 11:33:27    170s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:27    170s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2802.63 MB )
[12/06 11:33:27    171s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.33 sec, Real: 2.34 sec, Curr Mem: 2681.63 MB )
[12/06 11:33:27    171s] (I)      ======================================= Runtime Summary =======================================
[12/06 11:33:27    171s] (I)       Step                                              %      Start     Finish      Real       CPU 
[12/06 11:33:27    171s] (I)      -----------------------------------------------------------------------------------------------
[12/06 11:33:27    171s] (I)       Early Global Route kernel                   100.00%  66.18 sec  68.51 sec  2.34 sec  2.33 sec 
[12/06 11:33:27    171s] (I)       +-Import and model                           52.39%  66.18 sec  67.41 sec  1.22 sec  1.22 sec 
[12/06 11:33:27    171s] (I)       | +-Create place DB                           0.82%  66.18 sec  66.20 sec  0.02 sec  0.02 sec 
[12/06 11:33:27    171s] (I)       | | +-Import place data                       0.81%  66.18 sec  66.20 sec  0.02 sec  0.02 sec 
[12/06 11:33:27    171s] (I)       | | | +-Read instances and placement          0.23%  66.18 sec  66.19 sec  0.01 sec  0.01 sec 
[12/06 11:33:27    171s] (I)       | | | +-Read nets                             0.58%  66.19 sec  66.20 sec  0.01 sec  0.01 sec 
[12/06 11:33:27    171s] (I)       | +-Create route DB                          49.24%  66.20 sec  67.35 sec  1.15 sec  1.15 sec 
[12/06 11:33:27    171s] (I)       | | +-Import route data (1T)                 49.21%  66.20 sec  67.35 sec  1.15 sec  1.15 sec 
[12/06 11:33:27    171s] (I)       | | | +-Read blockages ( Layer 2-10 )        20.87%  66.20 sec  66.69 sec  0.49 sec  0.49 sec 
[12/06 11:33:27    171s] (I)       | | | | +-Read routing blockages              0.00%  66.20 sec  66.20 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | | +-Read instance blockages             0.06%  66.20 sec  66.20 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | | +-Read PG blockages                  20.77%  66.20 sec  66.69 sec  0.49 sec  0.48 sec 
[12/06 11:33:27    171s] (I)       | | | | +-Read clock blockages                0.00%  66.69 sec  66.69 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | | +-Read other blockages                0.00%  66.69 sec  66.69 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | | +-Read halo blockages                 0.01%  66.69 sec  66.69 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | | +-Read boundary cut boxes             0.00%  66.69 sec  66.69 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | +-Read blackboxes                       0.00%  66.69 sec  66.69 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | +-Read prerouted                        0.10%  66.69 sec  66.69 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | +-Read unlegalized nets                 0.04%  66.69 sec  66.69 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | +-Read nets                             0.01%  66.69 sec  66.69 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | +-Set up via pillars                    0.00%  66.69 sec  66.69 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | +-Initialize 3D grid graph              1.23%  66.69 sec  66.72 sec  0.03 sec  0.03 sec 
[12/06 11:33:27    171s] (I)       | | | +-Model blockage capacity              26.76%  66.72 sec  67.35 sec  0.63 sec  0.62 sec 
[12/06 11:33:27    171s] (I)       | | | | +-Initialize 3D capacity             25.14%  66.72 sec  67.31 sec  0.59 sec  0.59 sec 
[12/06 11:33:27    171s] (I)       | | | +-Move terms for access (1T)            0.05%  67.35 sec  67.35 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | +-Read aux data                             0.00%  67.35 sec  67.35 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | +-Others data preparation                   0.06%  67.35 sec  67.35 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | +-Create route kernel                       2.22%  67.35 sec  67.40 sec  0.05 sec  0.05 sec 
[12/06 11:33:27    171s] (I)       +-Global Routing                             27.72%  67.41 sec  68.05 sec  0.65 sec  0.65 sec 
[12/06 11:33:27    171s] (I)       | +-Initialization                            0.15%  67.41 sec  67.41 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | +-Net group 1                               5.18%  67.41 sec  67.53 sec  0.12 sec  0.12 sec 
[12/06 11:33:27    171s] (I)       | | +-Generate topology                       0.51%  67.41 sec  67.42 sec  0.01 sec  0.01 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1a                                0.54%  67.46 sec  67.48 sec  0.01 sec  0.01 sec 
[12/06 11:33:27    171s] (I)       | | | +-Pattern routing (1T)                  0.18%  67.46 sec  67.47 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.31%  67.47 sec  67.48 sec  0.01 sec  0.01 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1b                                0.44%  67.48 sec  67.49 sec  0.01 sec  0.01 sec 
[12/06 11:33:27    171s] (I)       | | | +-Monotonic routing (1T)                0.29%  67.48 sec  67.48 sec  0.01 sec  0.01 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1c                                0.00%  67.49 sec  67.49 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1d                                0.00%  67.49 sec  67.49 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1e                                0.09%  67.49 sec  67.49 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | +-Route legalization                    0.00%  67.49 sec  67.49 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1f                                0.00%  67.49 sec  67.49 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1g                                0.43%  67.49 sec  67.50 sec  0.01 sec  0.01 sec 
[12/06 11:33:27    171s] (I)       | | | +-Post Routing                          0.42%  67.49 sec  67.50 sec  0.01 sec  0.01 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1h                                0.39%  67.50 sec  67.51 sec  0.01 sec  0.01 sec 
[12/06 11:33:27    171s] (I)       | | | +-Post Routing                          0.39%  67.50 sec  67.51 sec  0.01 sec  0.01 sec 
[12/06 11:33:27    171s] (I)       | | +-Layer assignment (1T)                   0.88%  67.51 sec  67.53 sec  0.02 sec  0.02 sec 
[12/06 11:33:27    171s] (I)       | +-Net group 2                               3.22%  67.53 sec  67.61 sec  0.08 sec  0.08 sec 
[12/06 11:33:27    171s] (I)       | | +-Generate topology                       0.11%  67.53 sec  67.53 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1a                                0.15%  67.59 sec  67.59 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | +-Pattern routing (1T)                  0.14%  67.59 sec  67.59 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1b                                0.09%  67.59 sec  67.59 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1c                                0.00%  67.59 sec  67.59 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1d                                0.00%  67.59 sec  67.59 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1e                                0.09%  67.59 sec  67.60 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | +-Route legalization                    0.00%  67.60 sec  67.60 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1f                                0.00%  67.60 sec  67.60 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1g                                0.16%  67.60 sec  67.60 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | +-Post Routing                          0.16%  67.60 sec  67.60 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1h                                0.14%  67.60 sec  67.60 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | +-Post Routing                          0.13%  67.60 sec  67.60 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Layer assignment (1T)                   0.03%  67.60 sec  67.61 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | +-Net group 3                               3.75%  67.61 sec  67.69 sec  0.09 sec  0.09 sec 
[12/06 11:33:27    171s] (I)       | | +-Generate topology                       0.07%  67.61 sec  67.61 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1a                                0.15%  67.68 sec  67.68 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | +-Pattern routing (1T)                  0.14%  67.68 sec  67.68 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1b                                0.09%  67.68 sec  67.68 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1c                                0.00%  67.68 sec  67.68 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1d                                0.00%  67.68 sec  67.68 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1e                                0.09%  67.68 sec  67.69 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | +-Route legalization                    0.00%  67.68 sec  67.68 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1f                                0.00%  67.69 sec  67.69 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1g                                0.16%  67.69 sec  67.69 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | +-Post Routing                          0.16%  67.69 sec  67.69 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1h                                0.13%  67.69 sec  67.69 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | +-Post Routing                          0.13%  67.69 sec  67.69 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | +-Net group 4                               4.63%  67.69 sec  67.80 sec  0.11 sec  0.11 sec 
[12/06 11:33:27    171s] (I)       | | +-Generate topology                       0.07%  67.69 sec  67.69 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1a                                0.15%  67.79 sec  67.79 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | +-Pattern routing (1T)                  0.14%  67.79 sec  67.79 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1b                                0.09%  67.79 sec  67.79 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1c                                0.00%  67.79 sec  67.79 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1d                                0.00%  67.79 sec  67.79 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1e                                0.09%  67.79 sec  67.79 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | +-Route legalization                    0.00%  67.79 sec  67.79 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1f                                0.00%  67.79 sec  67.79 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1g                                0.16%  67.79 sec  67.80 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | +-Post Routing                          0.16%  67.79 sec  67.80 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1h                                0.14%  67.80 sec  67.80 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | +-Post Routing                          0.13%  67.80 sec  67.80 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Layer assignment (1T)                   0.03%  67.80 sec  67.80 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | +-Net group 5                               7.56%  67.80 sec  67.98 sec  0.18 sec  0.18 sec 
[12/06 11:33:27    171s] (I)       | | +-Generate topology                       0.00%  67.80 sec  67.80 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1a                                0.33%  67.90 sec  67.91 sec  0.01 sec  0.01 sec 
[12/06 11:33:27    171s] (I)       | | | +-Pattern routing (1T)                  0.14%  67.91 sec  67.91 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | +-Add via demand to 2D                  0.18%  67.91 sec  67.91 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1b                                0.09%  67.91 sec  67.91 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1c                                0.00%  67.92 sec  67.92 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1d                                0.00%  67.92 sec  67.92 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1e                                0.09%  67.92 sec  67.92 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | +-Route legalization                    0.00%  67.92 sec  67.92 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1f                                0.00%  67.92 sec  67.92 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1g                                0.14%  67.92 sec  67.92 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | +-Post Routing                          0.13%  67.92 sec  67.92 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Phase 1h                                0.14%  67.92 sec  67.92 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | | +-Post Routing                          0.13%  67.92 sec  67.92 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | | +-Layer assignment (1T)                   0.10%  67.98 sec  67.98 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       +-Export 3D cong map                          8.84%  68.05 sec  68.26 sec  0.21 sec  0.21 sec 
[12/06 11:33:27    171s] (I)       | +-Export 2D cong map                        0.74%  68.24 sec  68.26 sec  0.02 sec  0.02 sec 
[12/06 11:33:27    171s] (I)       +-Extract Global 3D Wires                     0.01%  68.26 sec  68.26 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       +-Track Assignment (1T)                       9.02%  68.26 sec  68.47 sec  0.21 sec  0.21 sec 
[12/06 11:33:27    171s] (I)       | +-Initialization                            0.00%  68.26 sec  68.26 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | +-Track Assignment Kernel                   8.99%  68.26 sec  68.47 sec  0.21 sec  0.21 sec 
[12/06 11:33:27    171s] (I)       | +-Free Memory                               0.00%  68.47 sec  68.47 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       +-Export                                      1.47%  68.47 sec  68.51 sec  0.03 sec  0.03 sec 
[12/06 11:33:27    171s] (I)       | +-Export DB wires                           0.29%  68.47 sec  68.48 sec  0.01 sec  0.01 sec 
[12/06 11:33:27    171s] (I)       | | +-Export all nets                         0.23%  68.47 sec  68.48 sec  0.01 sec  0.01 sec 
[12/06 11:33:27    171s] (I)       | | +-Set wire vias                           0.05%  68.48 sec  68.48 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       | +-Report wirelength                         0.68%  68.48 sec  68.49 sec  0.02 sec  0.02 sec 
[12/06 11:33:27    171s] (I)       | +-Update net boxes                          0.48%  68.49 sec  68.51 sec  0.01 sec  0.01 sec 
[12/06 11:33:27    171s] (I)       | +-Update timing                             0.00%  68.51 sec  68.51 sec  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)       +-Postprocess design                          0.31%  68.51 sec  68.51 sec  0.01 sec  0.01 sec 
[12/06 11:33:27    171s] (I)      ======================= Summary by functions ========================
[12/06 11:33:27    171s] (I)       Lv  Step                                      %      Real       CPU 
[12/06 11:33:27    171s] (I)      ---------------------------------------------------------------------
[12/06 11:33:27    171s] (I)        0  Early Global Route kernel           100.00%  2.34 sec  2.33 sec 
[12/06 11:33:27    171s] (I)        1  Import and model                     52.39%  1.22 sec  1.22 sec 
[12/06 11:33:27    171s] (I)        1  Global Routing                       27.72%  0.65 sec  0.65 sec 
[12/06 11:33:27    171s] (I)        1  Track Assignment (1T)                 9.02%  0.21 sec  0.21 sec 
[12/06 11:33:27    171s] (I)        1  Export 3D cong map                    8.84%  0.21 sec  0.21 sec 
[12/06 11:33:27    171s] (I)        1  Export                                1.47%  0.03 sec  0.03 sec 
[12/06 11:33:27    171s] (I)        1  Postprocess design                    0.31%  0.01 sec  0.01 sec 
[12/06 11:33:27    171s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)        2  Create route DB                      49.24%  1.15 sec  1.15 sec 
[12/06 11:33:27    171s] (I)        2  Track Assignment Kernel               8.99%  0.21 sec  0.21 sec 
[12/06 11:33:27    171s] (I)        2  Net group 5                           7.56%  0.18 sec  0.18 sec 
[12/06 11:33:27    171s] (I)        2  Net group 1                           5.18%  0.12 sec  0.12 sec 
[12/06 11:33:27    171s] (I)        2  Net group 4                           4.63%  0.11 sec  0.11 sec 
[12/06 11:33:27    171s] (I)        2  Net group 3                           3.75%  0.09 sec  0.09 sec 
[12/06 11:33:27    171s] (I)        2  Net group 2                           3.22%  0.08 sec  0.08 sec 
[12/06 11:33:27    171s] (I)        2  Create route kernel                   2.22%  0.05 sec  0.05 sec 
[12/06 11:33:27    171s] (I)        2  Create place DB                       0.82%  0.02 sec  0.02 sec 
[12/06 11:33:27    171s] (I)        2  Export 2D cong map                    0.74%  0.02 sec  0.02 sec 
[12/06 11:33:27    171s] (I)        2  Report wirelength                     0.68%  0.02 sec  0.02 sec 
[12/06 11:33:27    171s] (I)        2  Update net boxes                      0.48%  0.01 sec  0.01 sec 
[12/06 11:33:27    171s] (I)        2  Export DB wires                       0.29%  0.01 sec  0.01 sec 
[12/06 11:33:27    171s] (I)        2  Initialization                        0.15%  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)        2  Others data preparation               0.06%  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)        3  Import route data (1T)               49.21%  1.15 sec  1.15 sec 
[12/06 11:33:27    171s] (I)        3  Phase 1a                              1.32%  0.03 sec  0.03 sec 
[12/06 11:33:27    171s] (I)        3  Layer assignment (1T)                 1.05%  0.02 sec  0.02 sec 
[12/06 11:33:27    171s] (I)        3  Phase 1g                              1.05%  0.02 sec  0.02 sec 
[12/06 11:33:27    171s] (I)        3  Phase 1h                              0.94%  0.02 sec  0.02 sec 
[12/06 11:33:27    171s] (I)        3  Import place data                     0.81%  0.02 sec  0.02 sec 
[12/06 11:33:27    171s] (I)        3  Phase 1b                              0.79%  0.02 sec  0.02 sec 
[12/06 11:33:27    171s] (I)        3  Generate topology                     0.76%  0.02 sec  0.02 sec 
[12/06 11:33:27    171s] (I)        3  Phase 1e                              0.43%  0.01 sec  0.01 sec 
[12/06 11:33:27    171s] (I)        3  Export all nets                       0.23%  0.01 sec  0.01 sec 
[12/06 11:33:27    171s] (I)        3  Set wire vias                         0.05%  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)        3  Phase 1f                              0.00%  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)        3  Phase 1c                              0.00%  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)        3  Phase 1d                              0.00%  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)        4  Model blockage capacity              26.76%  0.63 sec  0.62 sec 
[12/06 11:33:27    171s] (I)        4  Read blockages ( Layer 2-10 )        20.87%  0.49 sec  0.49 sec 
[12/06 11:33:27    171s] (I)        4  Post Routing                          1.95%  0.05 sec  0.05 sec 
[12/06 11:33:27    171s] (I)        4  Initialize 3D grid graph              1.23%  0.03 sec  0.03 sec 
[12/06 11:33:27    171s] (I)        4  Pattern routing (1T)                  0.75%  0.02 sec  0.02 sec 
[12/06 11:33:27    171s] (I)        4  Read nets                             0.59%  0.01 sec  0.01 sec 
[12/06 11:33:27    171s] (I)        4  Pattern Routing Avoiding Blockages    0.31%  0.01 sec  0.01 sec 
[12/06 11:33:27    171s] (I)        4  Monotonic routing (1T)                0.29%  0.01 sec  0.01 sec 
[12/06 11:33:27    171s] (I)        4  Read instances and placement          0.23%  0.01 sec  0.01 sec 
[12/06 11:33:27    171s] (I)        4  Add via demand to 2D                  0.18%  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)        4  Read prerouted                        0.10%  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)        4  Move terms for access (1T)            0.05%  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)        4  Read unlegalized nets                 0.04%  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)        5  Initialize 3D capacity               25.14%  0.59 sec  0.59 sec 
[12/06 11:33:27    171s] (I)        5  Read PG blockages                    20.77%  0.49 sec  0.48 sec 
[12/06 11:33:27    171s] (I)        5  Read instance blockages               0.06%  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/06 11:33:27    171s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/06 11:33:27    171s]       Early Global Route - eGR only step done. (took cpu=0:00:02.5 real=0:00:02.5)
[12/06 11:33:27    171s]     Routing using eGR only done.
[12/06 11:33:27    171s] Net route status summary:
[12/06 11:33:27    171s]   Clock:       115 (unrouted=1, trialRouted=0, noStatus=0, routed=114, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 11:33:27    171s]   Non-clock: 15406 (unrouted=8237, trialRouted=7169, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=8236, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 11:33:27    171s] 
[12/06 11:33:27    171s] CCOPT: Done with clock implementation routing.
[12/06 11:33:27    171s] 
[12/06 11:33:27    171s]   Clock implementation routing done.
[12/06 11:33:27    171s]   Fixed 114 wires.
[12/06 11:33:27    171s]   CCOpt: Starting congestion repair using flow wrapper...
[12/06 11:33:27    171s]     Congestion Repair...
[12/06 11:33:27    171s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:02:51.1/0:02:53.9 (1.0), mem = 2681.6M
[12/06 11:33:27    171s] Info: Disable timing driven in postCTS congRepair.
[12/06 11:33:27    171s] 
[12/06 11:33:27    171s] Starting congRepair ...
[12/06 11:33:27    171s] User Input Parameters:
[12/06 11:33:27    171s] - Congestion Driven    : On
[12/06 11:33:27    171s] - Timing Driven        : Off
[12/06 11:33:27    171s] - Area-Violation Based : On
[12/06 11:33:27    171s] - Start Rollback Level : -5
[12/06 11:33:27    171s] - Legalized            : On
[12/06 11:33:27    171s] - Window Based         : Off
[12/06 11:33:27    171s] - eDen incr mode       : Off
[12/06 11:33:27    171s] - Small incr mode      : Off
[12/06 11:33:27    171s] 
[12/06 11:33:27    171s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2681.6M, EPOCH TIME: 1733502807.341768
[12/06 11:33:27    171s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:2681.6M, EPOCH TIME: 1733502807.346345
[12/06 11:33:27    171s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2681.6M, EPOCH TIME: 1733502807.346400
[12/06 11:33:27    171s] Starting Early Global Route congestion estimation: mem = 2681.6M
[12/06 11:33:27    171s] (I)      ==================== Layers =====================
[12/06 11:33:27    171s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:27    171s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 11:33:27    171s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:27    171s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 11:33:27    171s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 11:33:27    171s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 11:33:27    171s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 11:33:27    171s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 11:33:27    171s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 11:33:27    171s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 11:33:27    171s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 11:33:27    171s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 11:33:27    171s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 11:33:27    171s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 11:33:27    171s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 11:33:27    171s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 11:33:27    171s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 11:33:27    171s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 11:33:27    171s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 11:33:27    171s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 11:33:27    171s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 11:33:27    171s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 11:33:27    171s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 11:33:27    171s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:27    171s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 11:33:27    171s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 11:33:27    171s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:27    171s] (I)      Started Import and model ( Curr Mem: 2681.63 MB )
[12/06 11:33:27    171s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:33:27    171s] (I)      == Non-default Options ==
[12/06 11:33:27    171s] (I)      Maximum routing layer                              : 10
[12/06 11:33:27    171s] (I)      Number of threads                                  : 1
[12/06 11:33:27    171s] (I)      Use non-blocking free Dbs wires                    : false
[12/06 11:33:27    171s] (I)      Method to set GCell size                           : row
[12/06 11:33:27    171s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 11:33:27    171s] (I)      Use row-based GCell size
[12/06 11:33:27    171s] (I)      Use row-based GCell align
[12/06 11:33:27    171s] (I)      layer 0 area = 168000
[12/06 11:33:27    171s] (I)      layer 1 area = 208000
[12/06 11:33:27    171s] (I)      layer 2 area = 208000
[12/06 11:33:27    171s] (I)      layer 3 area = 208000
[12/06 11:33:27    171s] (I)      layer 4 area = 208000
[12/06 11:33:27    171s] (I)      layer 5 area = 208000
[12/06 11:33:27    171s] (I)      layer 6 area = 208000
[12/06 11:33:27    171s] (I)      layer 7 area = 2259999
[12/06 11:33:27    171s] (I)      layer 8 area = 2259999
[12/06 11:33:27    171s] (I)      layer 9 area = 0
[12/06 11:33:27    171s] (I)      GCell unit size   : 3600
[12/06 11:33:27    171s] (I)      GCell multiplier  : 1
[12/06 11:33:27    171s] (I)      GCell row height  : 3600
[12/06 11:33:27    171s] (I)      Actual row height : 3600
[12/06 11:33:27    171s] (I)      GCell align ref   : 4000 4000
[12/06 11:33:27    171s] [NR-eGR] Track table information for default rule: 
[12/06 11:33:27    171s] [NR-eGR] M1 has single uniform track structure
[12/06 11:33:27    171s] [NR-eGR] M2 has single uniform track structure
[12/06 11:33:27    171s] [NR-eGR] M3 has single uniform track structure
[12/06 11:33:27    171s] [NR-eGR] M4 has single uniform track structure
[12/06 11:33:27    171s] [NR-eGR] M5 has single uniform track structure
[12/06 11:33:27    171s] [NR-eGR] M6 has single uniform track structure
[12/06 11:33:27    171s] [NR-eGR] M7 has single uniform track structure
[12/06 11:33:27    171s] [NR-eGR] M8 has single uniform track structure
[12/06 11:33:27    171s] [NR-eGR] M9 has single uniform track structure
[12/06 11:33:27    171s] [NR-eGR] AP has single uniform track structure
[12/06 11:33:27    171s] (I)      ================== Default via ==================
[12/06 11:33:27    171s] (I)      +---+--------------------+----------------------+
[12/06 11:33:27    171s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 11:33:27    171s] (I)      +---+--------------------+----------------------+
[12/06 11:33:27    171s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 11:33:27    171s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 11:33:27    171s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 11:33:27    171s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 11:33:27    171s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 11:33:27    171s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 11:33:27    171s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 11:33:27    171s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 11:33:27    171s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 11:33:27    171s] (I)      +---+--------------------+----------------------+
[12/06 11:33:27    171s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 11:33:27    171s] [NR-eGR] Read 2100180 PG shapes
[12/06 11:33:27    171s] [NR-eGR] Read 0 clock shapes
[12/06 11:33:27    171s] [NR-eGR] Read 0 other shapes
[12/06 11:33:27    171s] [NR-eGR] #Routing Blockages  : 0
[12/06 11:33:27    171s] [NR-eGR] #Instance Blockages : 3552
[12/06 11:33:27    171s] [NR-eGR] #PG Blockages       : 2100180
[12/06 11:33:27    171s] [NR-eGR] #Halo Blockages     : 0
[12/06 11:33:27    171s] [NR-eGR] #Boundary Blockages : 0
[12/06 11:33:27    171s] [NR-eGR] #Clock Blockages    : 0
[12/06 11:33:27    171s] [NR-eGR] #Other Blockages    : 0
[12/06 11:33:27    171s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 11:33:27    171s] [NR-eGR] Num Prerouted Nets = 114  Num Prerouted Wires = 9153
[12/06 11:33:27    171s] [NR-eGR] Read 7283 nets ( ignored 114 )
[12/06 11:33:27    171s] (I)      early_global_route_priority property id does not exist.
[12/06 11:33:27    171s] (I)      Read Num Blocks=2103732  Num Prerouted Wires=9153  Num CS=0
[12/06 11:33:27    171s] (I)      Layer 1 (V) : #blockages 501088 : #preroutes 5195
[12/06 11:33:27    171s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 3461
[12/06 11:33:27    171s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 489
[12/06 11:33:27    171s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 4
[12/06 11:33:27    171s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 3
[12/06 11:33:27    171s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 1
[12/06 11:33:28    171s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 11:33:28    171s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 11:33:28    171s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 11:33:28    171s] (I)      Number of ignored nets                =    114
[12/06 11:33:28    171s] (I)      Number of connected nets              =      0
[12/06 11:33:28    171s] (I)      Number of fixed nets                  =    114.  Ignored: Yes
[12/06 11:33:28    171s] (I)      Number of clock nets                  =    114.  Ignored: No
[12/06 11:33:28    171s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 11:33:28    171s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 11:33:28    171s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 11:33:28    171s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 11:33:28    171s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 11:33:28    171s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 11:33:28    171s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 11:33:28    171s] (I)      Ndr track 0 does not exist
[12/06 11:33:28    171s] (I)      ---------------------Grid Graph Info--------------------
[12/06 11:33:28    171s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 11:33:28    171s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 11:33:28    171s] (I)      Site width          :   400  (dbu)
[12/06 11:33:28    171s] (I)      Row height          :  3600  (dbu)
[12/06 11:33:28    171s] (I)      GCell row height    :  3600  (dbu)
[12/06 11:33:28    171s] (I)      GCell width         :  3600  (dbu)
[12/06 11:33:28    171s] (I)      GCell height        :  3600  (dbu)
[12/06 11:33:28    171s] (I)      Grid                :   834   834    10
[12/06 11:33:28    171s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 11:33:28    171s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 11:33:28    171s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 11:33:28    171s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 11:33:28    171s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 11:33:28    171s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 11:33:28    171s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 11:33:28    171s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 11:33:28    171s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 11:33:28    171s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 11:33:28    171s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 11:33:28    171s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 11:33:28    171s] (I)      --------------------------------------------------------
[12/06 11:33:28    171s] 
[12/06 11:33:28    171s] [NR-eGR] ============ Routing rule table ============
[12/06 11:33:28    171s] [NR-eGR] Rule id: 1  Nets: 7169
[12/06 11:33:28    171s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 11:33:28    171s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 11:33:28    171s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 11:33:28    171s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 11:33:28    171s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 11:33:28    171s] [NR-eGR] ========================================
[12/06 11:33:28    171s] [NR-eGR] 
[12/06 11:33:28    171s] (I)      =============== Blocked Tracks ===============
[12/06 11:33:28    171s] (I)      +-------+---------+----------+---------------+
[12/06 11:33:28    171s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 11:33:28    171s] (I)      +-------+---------+----------+---------------+
[12/06 11:33:28    171s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 11:33:28    171s] (I)      |     2 | 6255000 |  1792680 |        28.66% |
[12/06 11:33:28    171s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/06 11:33:28    171s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 11:33:28    171s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/06 11:33:28    171s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/06 11:33:28    171s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 11:33:28    171s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 11:33:28    171s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 11:33:28    171s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 11:33:28    171s] (I)      +-------+---------+----------+---------------+
[12/06 11:33:28    171s] (I)      Finished Import and model ( CPU: 0.75 sec, Real: 0.75 sec, Curr Mem: 2776.69 MB )
[12/06 11:33:28    171s] (I)      Reset routing kernel
[12/06 11:33:28    171s] (I)      Started Global Routing ( Curr Mem: 2776.69 MB )
[12/06 11:33:28    171s] (I)      totalPins=23361  totalGlobalPin=23060 (98.71%)
[12/06 11:33:28    171s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/06 11:33:28    171s] [NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[12/06 11:33:28    171s] (I)      
[12/06 11:33:28    171s] (I)      ============  Phase 1a Route ============
[12/06 11:33:28    171s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 11:33:28    171s] (I)      Usage: 208372 = (11081 H, 197291 V) = (0.18% H, 12.62% V) = (1.995e+04um H, 3.551e+05um V)
[12/06 11:33:28    171s] (I)      
[12/06 11:33:28    171s] (I)      ============  Phase 1b Route ============
[12/06 11:33:28    171s] (I)      Usage: 208377 = (11086 H, 197291 V) = (0.18% H, 12.62% V) = (1.995e+04um H, 3.551e+05um V)
[12/06 11:33:28    171s] (I)      Overflow of layer group 1: 0.00% H + 0.23% V. EstWL: 3.750786e+05um
[12/06 11:33:28    171s] (I)      
[12/06 11:33:28    171s] (I)      ============  Phase 1c Route ============
[12/06 11:33:28    171s] (I)      Level2 Grid: 167 x 167
[12/06 11:33:28    171s] (I)      Usage: 208409 = (11118 H, 197291 V) = (0.18% H, 12.62% V) = (2.001e+04um H, 3.551e+05um V)
[12/06 11:33:28    171s] (I)      
[12/06 11:33:28    171s] (I)      ============  Phase 1d Route ============
[12/06 11:33:28    171s] (I)      Usage: 208409 = (11118 H, 197291 V) = (0.18% H, 12.62% V) = (2.001e+04um H, 3.551e+05um V)
[12/06 11:33:28    171s] (I)      
[12/06 11:33:28    171s] (I)      ============  Phase 1e Route ============
[12/06 11:33:28    171s] (I)      Usage: 208409 = (11118 H, 197291 V) = (0.18% H, 12.62% V) = (2.001e+04um H, 3.551e+05um V)
[12/06 11:33:28    171s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 3.751362e+05um
[12/06 11:33:28    171s] (I)      
[12/06 11:33:28    171s] (I)      ============  Phase 1l Route ============
[12/06 11:33:28    172s] (I)      total 2D Cap : 10261864 = (6254166 H, 4007698 V)
[12/06 11:33:28    172s] [NR-eGR] Layer group 2: route 592 net(s) in layer range [6, 7]
[12/06 11:33:28    172s] (I)      
[12/06 11:33:28    172s] (I)      ============  Phase 1a Route ============
[12/06 11:33:28    172s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 11:33:28    172s] (I)      Usage: 357756 = (149003 H, 208753 V) = (2.38% H, 5.21% V) = (2.682e+05um H, 3.758e+05um V)
[12/06 11:33:28    172s] (I)      
[12/06 11:33:28    172s] (I)      ============  Phase 1b Route ============
[12/06 11:33:28    172s] (I)      Usage: 357756 = (149003 H, 208753 V) = (2.38% H, 5.21% V) = (2.682e+05um H, 3.758e+05um V)
[12/06 11:33:28    172s] (I)      Overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 6.439608e+05um
[12/06 11:33:28    172s] (I)      
[12/06 11:33:28    172s] (I)      ============  Phase 1c Route ============
[12/06 11:33:28    172s] (I)      Level2 Grid: 167 x 167
[12/06 11:33:28    172s] (I)      Usage: 357786 = (149033 H, 208753 V) = (2.38% H, 5.21% V) = (2.683e+05um H, 3.758e+05um V)
[12/06 11:33:28    172s] (I)      
[12/06 11:33:28    172s] (I)      ============  Phase 1d Route ============
[12/06 11:33:28    172s] (I)      Usage: 357786 = (149033 H, 208753 V) = (2.38% H, 5.21% V) = (2.683e+05um H, 3.758e+05um V)
[12/06 11:33:28    172s] (I)      
[12/06 11:33:28    172s] (I)      ============  Phase 1e Route ============
[12/06 11:33:28    172s] (I)      Usage: 357786 = (149033 H, 208753 V) = (2.38% H, 5.21% V) = (2.683e+05um H, 3.758e+05um V)
[12/06 11:33:28    172s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.440148e+05um
[12/06 11:33:28    172s] (I)      
[12/06 11:33:28    172s] (I)      ============  Phase 1l Route ============
[12/06 11:33:28    172s] (I)      total 2D Cap : 34395087 = (17412463 H, 16982624 V)
[12/06 11:33:28    172s] [NR-eGR] Layer group 3: route 5985 net(s) in layer range [2, 10]
[12/06 11:33:28    172s] (I)      
[12/06 11:33:28    172s] (I)      ============  Phase 1a Route ============
[12/06 11:33:28    172s] (I)      Usage: 494129 = (216729 H, 277400 V) = (1.24% H, 1.63% V) = (3.901e+05um H, 4.993e+05um V)
[12/06 11:33:28    172s] (I)      
[12/06 11:33:28    172s] (I)      ============  Phase 1b Route ============
[12/06 11:33:28    172s] (I)      Usage: 494129 = (216729 H, 277400 V) = (1.24% H, 1.63% V) = (3.901e+05um H, 4.993e+05um V)
[12/06 11:33:28    172s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.894322e+05um
[12/06 11:33:28    172s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/06 11:33:28    172s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 11:33:28    172s] (I)      
[12/06 11:33:28    172s] (I)      ============  Phase 1c Route ============
[12/06 11:33:28    172s] (I)      Usage: 494129 = (216729 H, 277400 V) = (1.24% H, 1.63% V) = (3.901e+05um H, 4.993e+05um V)
[12/06 11:33:28    172s] (I)      
[12/06 11:33:28    172s] (I)      ============  Phase 1d Route ============
[12/06 11:33:28    172s] (I)      Usage: 494129 = (216729 H, 277400 V) = (1.24% H, 1.63% V) = (3.901e+05um H, 4.993e+05um V)
[12/06 11:33:28    172s] (I)      
[12/06 11:33:28    172s] (I)      ============  Phase 1e Route ============
[12/06 11:33:28    172s] (I)      Usage: 494129 = (216729 H, 277400 V) = (1.24% H, 1.63% V) = (3.901e+05um H, 4.993e+05um V)
[12/06 11:33:28    172s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.894322e+05um
[12/06 11:33:28    172s] (I)      
[12/06 11:33:28    172s] (I)      ============  Phase 1l Route ============
[12/06 11:33:28    172s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/06 11:33:28    172s] (I)      Layer  2:    5609778     65405         2           0     6252498    ( 0.00%) 
[12/06 11:33:28    172s] (I)      Layer  3:    5717469     78812         0           0     6252498    ( 0.00%) 
[12/06 11:33:28    172s] (I)      Layer  4:    5655432     31135         0           0     6252498    ( 0.00%) 
[12/06 11:33:28    172s] (I)      Layer  5:    4127728      5771        14           0     6252498    ( 0.00%) 
[12/06 11:33:28    172s] (I)      Layer  6:    4332235     14602        30           0     6252498    ( 0.00%) 
[12/06 11:33:28    172s] (I)      Layer  7:    6246667    158076         2           0     6252498    ( 0.00%) 
[12/06 11:33:28    172s] (I)      Layer  8:    1561875    197320       193           0     1563124    ( 0.00%) 
[12/06 11:33:28    172s] (I)      Layer  9:    1561875         0         0           0     1563124    ( 0.00%) 
[12/06 11:33:28    172s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/06 11:33:28    172s] (I)      Total:      35004649    551121       241      139328    40694291    ( 0.34%) 
[12/06 11:33:28    172s] (I)      
[12/06 11:33:28    172s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 11:33:28    172s] [NR-eGR]                        OverCon            
[12/06 11:33:28    172s] [NR-eGR]                         #Gcell     %Gcell
[12/06 11:33:28    172s] [NR-eGR]        Layer             (1-2)    OverCon
[12/06 11:33:28    172s] [NR-eGR] ----------------------------------------------
[12/06 11:33:28    172s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:28    172s] [NR-eGR]      M2 ( 2)         2( 0.00%)   ( 0.00%) 
[12/06 11:33:28    172s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:28    172s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:28    172s] [NR-eGR]      M5 ( 5)        14( 0.00%)   ( 0.00%) 
[12/06 11:33:28    172s] [NR-eGR]      M6 ( 6)        28( 0.00%)   ( 0.00%) 
[12/06 11:33:28    172s] [NR-eGR]      M7 ( 7)         1( 0.00%)   ( 0.00%) 
[12/06 11:33:28    172s] [NR-eGR]      M8 ( 8)       193( 0.03%)   ( 0.03%) 
[12/06 11:33:28    172s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:28    172s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:28    172s] [NR-eGR] ----------------------------------------------
[12/06 11:33:28    172s] [NR-eGR]        Total       238( 0.00%)   ( 0.00%) 
[12/06 11:33:28    172s] [NR-eGR] 
[12/06 11:33:28    172s] (I)      Finished Global Routing ( CPU: 0.75 sec, Real: 0.75 sec, Curr Mem: 2776.69 MB )
[12/06 11:33:28    172s] (I)      total 2D Cap : 35080082 = (17696835 H, 17383247 V)
[12/06 11:33:29    172s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 11:33:29    172s] Early Global Route congestion estimation runtime: 1.71 seconds, mem = 2776.7M
[12/06 11:33:29    172s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.707, REAL:1.711, MEM:2776.7M, EPOCH TIME: 1733502809.057486
[12/06 11:33:29    172s] OPERPROF: Starting HotSpotCal at level 1, MEM:2776.7M, EPOCH TIME: 1733502809.057525
[12/06 11:33:29    172s] [hotspot] +------------+---------------+---------------+
[12/06 11:33:29    172s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 11:33:29    172s] [hotspot] +------------+---------------+---------------+
[12/06 11:33:29    172s] [hotspot] | normalized |          0.00 |          0.00 |
[12/06 11:33:29    172s] [hotspot] +------------+---------------+---------------+
[12/06 11:33:29    172s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/06 11:33:29    172s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/06 11:33:29    172s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.032, REAL:0.032, MEM:2776.7M, EPOCH TIME: 1733502809.089758
[12/06 11:33:29    172s] Skipped repairing congestion.
[12/06 11:33:29    172s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2776.7M, EPOCH TIME: 1733502809.089863
[12/06 11:33:29    172s] Starting Early Global Route wiring: mem = 2776.7M
[12/06 11:33:29    172s] (I)      ============= Track Assignment ============
[12/06 11:33:29    172s] (I)      Started Track Assignment (1T) ( Curr Mem: 2776.69 MB )
[12/06 11:33:29    172s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 11:33:29    172s] (I)      Run Multi-thread track assignment
[12/06 11:33:29    173s] (I)      Finished Track Assignment (1T) ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2776.69 MB )
[12/06 11:33:29    173s] (I)      Started Export ( Curr Mem: 2776.69 MB )
[12/06 11:33:29    173s] [NR-eGR]             Length (um)   Vias 
[12/06 11:33:29    173s] [NR-eGR] -------------------------------
[12/06 11:33:29    173s] [NR-eGR]  M1  (1H)             0  26724 
[12/06 11:33:29    173s] [NR-eGR]  M2  (2V)         93554  39531 
[12/06 11:33:29    173s] [NR-eGR]  M3  (3H)        117980   6723 
[12/06 11:33:29    173s] [NR-eGR]  M4  (4V)         38730   3374 
[12/06 11:33:29    173s] [NR-eGR]  M5  (5H)          5934   2889 
[12/06 11:33:29    173s] [NR-eGR]  M6  (6V)         22940   2962 
[12/06 11:33:29    173s] [NR-eGR]  M7  (7H)        278564   1241 
[12/06 11:33:29    173s] [NR-eGR]  M8  (8V)        355175      0 
[12/06 11:33:29    173s] [NR-eGR]  M9  (9H)             0      0 
[12/06 11:33:29    173s] [NR-eGR]  AP  (10V)            0      0 
[12/06 11:33:29    173s] [NR-eGR] -------------------------------
[12/06 11:33:29    173s] [NR-eGR]      Total       912877  83444 
[12/06 11:33:29    173s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:29    173s] [NR-eGR] Total half perimeter of net bounding box: 902209um
[12/06 11:33:29    173s] [NR-eGR] Total length: 912877um, number of vias: 83444
[12/06 11:33:29    173s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:29    173s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/06 11:33:29    173s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:29    173s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2776.69 MB )
[12/06 11:33:29    173s] Early Global Route wiring runtime: 0.41 seconds, mem = 2669.7M
[12/06 11:33:29    173s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.405, REAL:0.406, MEM:2669.7M, EPOCH TIME: 1733502809.495693
[12/06 11:33:29    173s] Tdgp not successfully inited but do clear! skip clearing
[12/06 11:33:29    173s] End of congRepair (cpu=0:00:02.2, real=0:00:02.0)
[12/06 11:33:29    173s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:02:53.2/0:02:56.0 (1.0), mem = 2669.7M
[12/06 11:33:29    173s] 
[12/06 11:33:29    173s] =============================================================================================
[12/06 11:33:29    173s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.17-s075_1
[12/06 11:33:29    173s] =============================================================================================
[12/06 11:33:29    173s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 11:33:29    173s] ---------------------------------------------------------------------------------------------
[12/06 11:33:29    173s] [ MISC                   ]          0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[12/06 11:33:29    173s] ---------------------------------------------------------------------------------------------
[12/06 11:33:29    173s]  IncrReplace #1 TOTAL               0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[12/06 11:33:29    173s] ---------------------------------------------------------------------------------------------
[12/06 11:33:29    173s] 
[12/06 11:33:29    173s]     Congestion Repair done. (took cpu=0:00:02.2 real=0:00:02.2)
[12/06 11:33:29    173s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/06 11:33:29    173s] OPERPROF: Starting DPlace-Init at level 1, MEM:2669.7M, EPOCH TIME: 1733502809.516952
[12/06 11:33:29    173s] Processing tracks to init pin-track alignment.
[12/06 11:33:29    173s] z: 2, totalTracks: 1
[12/06 11:33:29    173s] z: 4, totalTracks: 1
[12/06 11:33:29    173s] z: 6, totalTracks: 1
[12/06 11:33:29    173s] z: 8, totalTracks: 1
[12/06 11:33:29    173s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:33:29    173s] All LLGs are deleted
[12/06 11:33:29    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:29    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:29    173s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2669.7M, EPOCH TIME: 1733502809.524549
[12/06 11:33:29    173s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2669.7M, EPOCH TIME: 1733502809.524845
[12/06 11:33:29    173s] # Building torus_D_W32 llgBox search-tree.
[12/06 11:33:29    173s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:33:29    173s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2669.7M, EPOCH TIME: 1733502809.526300
[12/06 11:33:29    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:29    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:29    173s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2669.7M, EPOCH TIME: 1733502809.526717
[12/06 11:33:29    173s] Max number of tech site patterns supported in site array is 256.
[12/06 11:33:29    173s] Core basic site is core
[12/06 11:33:29    173s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:33:29    173s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2669.7M, EPOCH TIME: 1733502809.540383
[12/06 11:33:29    173s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 11:33:29    173s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 11:33:29    173s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.161, REAL:0.162, MEM:2669.7M, EPOCH TIME: 1733502809.702165
[12/06 11:33:29    173s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 11:33:29    173s] SiteArray: use 31,911,936 bytes
[12/06 11:33:29    173s] SiteArray: current memory after site array memory allocation 2700.1M
[12/06 11:33:29    173s] SiteArray: FP blocked sites are writable
[12/06 11:33:29    173s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 11:33:29    173s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2700.1M, EPOCH TIME: 1733502809.761376
[12/06 11:33:31    175s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.604, REAL:1.607, MEM:2700.1M, EPOCH TIME: 1733502811.368438
[12/06 11:33:31    175s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 11:33:31    175s] Atter site array init, number of instance map data is 0.
[12/06 11:33:31    175s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.892, REAL:1.896, MEM:2700.1M, EPOCH TIME: 1733502811.422509
[12/06 11:33:31    175s] 
[12/06 11:33:31    175s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:33:31    175s] OPERPROF:     Starting CMU at level 3, MEM:2700.1M, EPOCH TIME: 1733502811.456406
[12/06 11:33:31    175s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2700.1M, EPOCH TIME: 1733502811.457798
[12/06 11:33:31    175s] 
[12/06 11:33:31    175s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 11:33:31    175s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.938, REAL:1.942, MEM:2700.1M, EPOCH TIME: 1733502811.468031
[12/06 11:33:31    175s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2700.1M, EPOCH TIME: 1733502811.468078
[12/06 11:33:31    175s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2700.1M, EPOCH TIME: 1733502811.468469
[12/06 11:33:31    175s] [CPU] DPlace-Init (cpu=0:00:02.0, real=0:00:02.0, mem=2700.1MB).
[12/06 11:33:31    175s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.957, REAL:1.961, MEM:2700.1M, EPOCH TIME: 1733502811.477491
[12/06 11:33:31    175s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:06.7 real=0:00:06.8)
[12/06 11:33:31    175s]   Leaving CCOpt scope - extractRC...
[12/06 11:33:31    175s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/06 11:33:31    175s] Extraction called for design 'torus_D_W32' of instances=6676 and nets=15521 using extraction engine 'preRoute' .
[12/06 11:33:31    175s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 11:33:31    175s] Type 'man IMPEXT-3530' for more detail.
[12/06 11:33:31    175s] PreRoute RC Extraction called for design torus_D_W32.
[12/06 11:33:31    175s] RC Extraction called in multi-corner(1) mode.
[12/06 11:33:31    175s] RCMode: PreRoute
[12/06 11:33:31    175s]       RC Corner Indexes            0   
[12/06 11:33:31    175s] Capacitance Scaling Factor   : 1.00000 
[12/06 11:33:31    175s] Resistance Scaling Factor    : 1.00000 
[12/06 11:33:31    175s] Clock Cap. Scaling Factor    : 1.00000 
[12/06 11:33:31    175s] Clock Res. Scaling Factor    : 1.00000 
[12/06 11:33:31    175s] Shrink Factor                : 1.00000
[12/06 11:33:31    175s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 11:33:31    175s] Using capacitance table file ...
[12/06 11:33:31    175s] 
[12/06 11:33:31    175s] Trim Metal Layers:
[12/06 11:33:31    175s] LayerId::1 widthSet size::4
[12/06 11:33:31    175s] LayerId::2 widthSet size::4
[12/06 11:33:31    175s] LayerId::3 widthSet size::4
[12/06 11:33:31    175s] LayerId::4 widthSet size::4
[12/06 11:33:31    175s] LayerId::5 widthSet size::4
[12/06 11:33:31    175s] LayerId::6 widthSet size::4
[12/06 11:33:31    175s] LayerId::7 widthSet size::4
[12/06 11:33:31    175s] LayerId::8 widthSet size::4
[12/06 11:33:31    175s] LayerId::9 widthSet size::4
[12/06 11:33:31    175s] LayerId::10 widthSet size::2
[12/06 11:33:31    175s] Updating RC grid for preRoute extraction ...
[12/06 11:33:31    175s] eee: pegSigSF::1.070000
[12/06 11:33:31    175s] Initializing multi-corner capacitance tables ... 
[12/06 11:33:31    175s] Initializing multi-corner resistance tables ...
[12/06 11:33:31    175s] eee: l::1 avDens::0.110237 usedTrk::70004.888911 availTrk::635040.000000 sigTrk::70004.888911
[12/06 11:33:31    175s] eee: l::2 avDens::0.042406 usedTrk::5205.769161 availTrk::122760.000000 sigTrk::5205.769161
[12/06 11:33:31    175s] eee: l::3 avDens::0.050146 usedTrk::6616.327761 availTrk::131940.000000 sigTrk::6616.327761
[12/06 11:33:31    175s] eee: l::4 avDens::0.025566 usedTrk::2155.943892 availTrk::84330.000000 sigTrk::2155.943892
[12/06 11:33:31    175s] eee: l::5 avDens::0.002336 usedTrk::1483.166705 availTrk::635040.000000 sigTrk::1483.166705
[12/06 11:33:31    175s] eee: l::6 avDens::0.003824 usedTrk::2428.111149 availTrk::635040.000000 sigTrk::2428.111149
[12/06 11:33:31    175s] eee: l::7 avDens::0.075772 usedTrk::15521.149997 availTrk::204840.000000 sigTrk::15521.149997
[12/06 11:33:31    175s] eee: l::8 avDens::0.349077 usedTrk::19745.566671 availTrk::56565.000000 sigTrk::19745.566671
[12/06 11:33:31    175s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:33:31    175s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:33:31    175s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 11:33:31    175s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.385820 uaWl=0.279213 uaWlH=0.056697 aWlH=0.720785 lMod=0 pMax=0.808000 pMod=83 wcR=0.693800 newSi=0.244000 wHLS=3.292842 siPrev=0 viaL=0.000000 crit=1.038895 shortMod=5.194473 fMod=0.259724 
[12/06 11:33:31    175s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2700.121M)
[12/06 11:33:31    175s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/06 11:33:31    175s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/06 11:33:31    175s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 11:33:31    175s] End AAE Lib Interpolated Model. (MEM=2700.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 11:33:31    175s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:33:31    175s]   Clock DAG stats after clustering cong repair call:
[12/06 11:33:31    175s]     cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/06 11:33:31    175s]     sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:31    175s]     misc counts      : r=1, pp=0
[12/06 11:33:31    175s]     cell areas       : b=368.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=368.280um^2
[12/06 11:33:31    175s]     cell capacitance : b=0.207pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.207pF
[12/06 11:33:31    175s]     sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:31    175s]     wire capacitance : top=0.000pF, trunk=0.771pF, leaf=1.622pF, total=2.392pF
[12/06 11:33:31    175s]     wire lengths     : top=0.000um, trunk=6978.417um, leaf=12129.171um, total=19107.587um
[12/06 11:33:31    175s]     hp wire lengths  : top=0.000um, trunk=6875.800um, leaf=5738.000um, total=12613.800um
[12/06 11:33:31    175s]   Clock DAG net violations after clustering cong repair call:
[12/06 11:33:31    175s]     Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[12/06 11:33:31    175s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/06 11:33:31    175s]     Trunk : target=0.133ns count=38 avg=0.062ns sd=0.025ns min=0.004ns max=0.117ns {31 <= 0.080ns, 4 <= 0.106ns, 3 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
[12/06 11:33:31    175s]     Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.015ns min=0.070ns max=0.133ns {1 <= 0.080ns, 29 <= 0.106ns, 24 <= 0.120ns, 11 <= 0.126ns, 11 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 11:33:31    175s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[12/06 11:33:31    175s]      Bufs: CKBD4: 113 CKBD2: 1 
[12/06 11:33:31    175s]   Clock DAG hash after clustering cong repair call: 212648462436796369 15237707527433992038
[12/06 11:33:31    175s]   CTS services accumulated run-time stats after clustering cong repair call:
[12/06 11:33:31    175s]     delay calculator: calls=9761, total_wall_time=0.259s, mean_wall_time=0.026ms
[12/06 11:33:31    175s]     legalizer: calls=2175, total_wall_time=0.033s, mean_wall_time=0.015ms
[12/06 11:33:31    175s]     steiner router: calls=7245, total_wall_time=0.439s, mean_wall_time=0.061ms
[12/06 11:33:31    175s]   Primary reporting skew groups after clustering cong repair call:
[12/06 11:33:31    175s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.566, avg=0.526, sd=0.023], skew [0.134 vs 0.058*], 88.5% {0.498, 0.557} (wid=0.021 ws=0.014) (gid=0.548 gs=0.125)
[12/06 11:33:31    175s]         min path sink: ys[3].xs[0].client_xy/i_d_r_reg[21]/CP
[12/06 11:33:31    175s]         max path sink: ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[31]/CP
[12/06 11:33:32    175s]   Skew group summary after clustering cong repair call:
[12/06 11:33:32    175s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.566, avg=0.526, sd=0.023], skew [0.134 vs 0.058*], 88.5% {0.498, 0.557} (wid=0.021 ws=0.014) (gid=0.548 gs=0.125)
[12/06 11:33:32    175s]   CongRepair After Initial Clustering done. (took cpu=0:00:07.3 real=0:00:07.3)
[12/06 11:33:32    175s]   Stage::Clustering done. (took cpu=0:00:11.2 real=0:00:11.2)
[12/06 11:33:32    175s]   Stage::DRV Fixing...
[12/06 11:33:32    175s]   Fixing clock tree slew time and max cap violations...
[12/06 11:33:32    175s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 212648462436796369 15237707527433992038
[12/06 11:33:32    175s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[12/06 11:33:32    175s]       delay calculator: calls=9761, total_wall_time=0.259s, mean_wall_time=0.026ms
[12/06 11:33:32    175s]       legalizer: calls=2175, total_wall_time=0.033s, mean_wall_time=0.015ms
[12/06 11:33:32    175s]       steiner router: calls=7245, total_wall_time=0.439s, mean_wall_time=0.061ms
[12/06 11:33:32    175s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/06 11:33:32    175s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/06 11:33:32    175s]       cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/06 11:33:32    175s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:32    175s]       misc counts      : r=1, pp=0
[12/06 11:33:32    175s]       cell areas       : b=368.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=368.280um^2
[12/06 11:33:32    175s]       cell capacitance : b=0.207pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.207pF
[12/06 11:33:32    175s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:32    175s]       wire capacitance : top=0.000pF, trunk=0.771pF, leaf=1.621pF, total=2.392pF
[12/06 11:33:32    175s]       wire lengths     : top=0.000um, trunk=6982.016um, leaf=12127.071um, total=19109.087um
[12/06 11:33:32    175s]       hp wire lengths  : top=0.000um, trunk=6879.400um, leaf=5738.000um, total=12617.400um
[12/06 11:33:32    175s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[12/06 11:33:32    175s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/06 11:33:32    175s]       Trunk : target=0.133ns count=38 avg=0.062ns sd=0.024ns min=0.004ns max=0.117ns {31 <= 0.080ns, 4 <= 0.106ns, 3 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
[12/06 11:33:32    175s]       Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.015ns min=0.070ns max=0.133ns {1 <= 0.080ns, 29 <= 0.106ns, 24 <= 0.120ns, 11 <= 0.126ns, 12 <= 0.133ns}
[12/06 11:33:32    175s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[12/06 11:33:32    175s]        Bufs: CKBD4: 113 CKBD2: 1 
[12/06 11:33:32    175s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 4177701569114760145 5711634662815964006
[12/06 11:33:32    175s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[12/06 11:33:32    175s]       delay calculator: calls=9835, total_wall_time=0.261s, mean_wall_time=0.027ms
[12/06 11:33:32    175s]       legalizer: calls=2187, total_wall_time=0.035s, mean_wall_time=0.016ms
[12/06 11:33:32    175s]       steiner router: calls=7275, total_wall_time=0.446s, mean_wall_time=0.061ms
[12/06 11:33:32    175s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/06 11:33:32    175s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.566], skew [0.134 vs 0.058*]
[12/06 11:33:32    175s]           min path sink: ys[3].xs[0].client_xy/i_d_r_reg[21]/CP
[12/06 11:33:32    175s]           max path sink: ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[31]/CP
[12/06 11:33:32    175s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/06 11:33:32    175s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.566], skew [0.134 vs 0.058*]
[12/06 11:33:32    175s]     Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:32    175s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:33:32    175s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/06 11:33:32    175s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 4177701569114760145 5711634662815964006
[12/06 11:33:32    175s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 11:33:32    175s]       delay calculator: calls=9835, total_wall_time=0.261s, mean_wall_time=0.027ms
[12/06 11:33:32    175s]       legalizer: calls=2187, total_wall_time=0.035s, mean_wall_time=0.016ms
[12/06 11:33:32    175s]       steiner router: calls=7275, total_wall_time=0.446s, mean_wall_time=0.061ms
[12/06 11:33:32    175s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/06 11:33:32    175s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 11:33:32    175s]       cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/06 11:33:32    175s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:32    175s]       misc counts      : r=1, pp=0
[12/06 11:33:32    175s]       cell areas       : b=368.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=368.280um^2
[12/06 11:33:32    175s]       cell capacitance : b=0.207pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.207pF
[12/06 11:33:32    175s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:32    175s]       wire capacitance : top=0.000pF, trunk=0.771pF, leaf=1.621pF, total=2.392pF
[12/06 11:33:32    175s]       wire lengths     : top=0.000um, trunk=6982.016um, leaf=12127.071um, total=19109.087um
[12/06 11:33:32    175s]       hp wire lengths  : top=0.000um, trunk=6879.400um, leaf=5738.000um, total=12617.400um
[12/06 11:33:32    175s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[12/06 11:33:32    175s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 11:33:32    175s]       Trunk : target=0.133ns count=38 avg=0.062ns sd=0.024ns min=0.004ns max=0.117ns {31 <= 0.080ns, 4 <= 0.106ns, 3 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
[12/06 11:33:32    175s]       Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.015ns min=0.070ns max=0.133ns {1 <= 0.080ns, 29 <= 0.106ns, 24 <= 0.120ns, 11 <= 0.126ns, 12 <= 0.133ns}
[12/06 11:33:32    175s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[12/06 11:33:32    175s]        Bufs: CKBD4: 113 CKBD2: 1 
[12/06 11:33:32    175s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 4177701569114760145 5711634662815964006
[12/06 11:33:32    175s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 11:33:32    175s]       delay calculator: calls=9835, total_wall_time=0.261s, mean_wall_time=0.027ms
[12/06 11:33:32    175s]       legalizer: calls=2187, total_wall_time=0.035s, mean_wall_time=0.016ms
[12/06 11:33:32    175s]       steiner router: calls=7275, total_wall_time=0.446s, mean_wall_time=0.061ms
[12/06 11:33:32    175s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 11:33:32    175s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.566, avg=0.526, sd=0.023], skew [0.134 vs 0.058*], 88.5% {0.498, 0.557} (wid=0.021 ws=0.014) (gid=0.548 gs=0.125)
[12/06 11:33:32    175s]           min path sink: ys[3].xs[0].client_xy/i_d_r_reg[21]/CP
[12/06 11:33:32    175s]           max path sink: ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[31]/CP
[12/06 11:33:32    175s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 11:33:32    175s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.566, avg=0.526, sd=0.023], skew [0.134 vs 0.058*], 88.5% {0.498, 0.557} (wid=0.021 ws=0.014) (gid=0.548 gs=0.125)
[12/06 11:33:32    175s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:32    175s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:33:32    175s]   Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:33:32    175s]   Stage::Insertion Delay Reduction...
[12/06 11:33:32    175s]   Removing unnecessary root buffering...
[12/06 11:33:32    175s]     Clock DAG hash before 'Removing unnecessary root buffering': 4177701569114760145 5711634662815964006
[12/06 11:33:32    175s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[12/06 11:33:32    175s]       delay calculator: calls=9835, total_wall_time=0.261s, mean_wall_time=0.027ms
[12/06 11:33:32    175s]       legalizer: calls=2187, total_wall_time=0.035s, mean_wall_time=0.016ms
[12/06 11:33:32    175s]       steiner router: calls=7275, total_wall_time=0.446s, mean_wall_time=0.061ms
[12/06 11:33:32    175s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/06 11:33:32    175s]       cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/06 11:33:32    175s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:32    175s]       misc counts      : r=1, pp=0
[12/06 11:33:32    175s]       cell areas       : b=368.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=368.280um^2
[12/06 11:33:32    175s]       cell capacitance : b=0.207pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.207pF
[12/06 11:33:32    175s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:32    175s]       wire capacitance : top=0.000pF, trunk=0.771pF, leaf=1.621pF, total=2.392pF
[12/06 11:33:32    175s]       wire lengths     : top=0.000um, trunk=6982.016um, leaf=12127.071um, total=19109.087um
[12/06 11:33:32    175s]       hp wire lengths  : top=0.000um, trunk=6879.400um, leaf=5738.000um, total=12617.400um
[12/06 11:33:32    175s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[12/06 11:33:32    175s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/06 11:33:32    175s]       Trunk : target=0.133ns count=38 avg=0.062ns sd=0.024ns min=0.004ns max=0.117ns {31 <= 0.080ns, 4 <= 0.106ns, 3 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
[12/06 11:33:32    175s]       Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.015ns min=0.070ns max=0.133ns {1 <= 0.080ns, 29 <= 0.106ns, 24 <= 0.120ns, 11 <= 0.126ns, 12 <= 0.133ns}
[12/06 11:33:32    175s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[12/06 11:33:32    175s]        Bufs: CKBD4: 113 CKBD2: 1 
[12/06 11:33:32    175s]     Clock DAG hash after 'Removing unnecessary root buffering': 4177701569114760145 5711634662815964006
[12/06 11:33:32    175s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[12/06 11:33:32    175s]       delay calculator: calls=9930, total_wall_time=0.265s, mean_wall_time=0.027ms
[12/06 11:33:32    175s]       legalizer: calls=2205, total_wall_time=0.036s, mean_wall_time=0.016ms
[12/06 11:33:32    175s]       steiner router: calls=7318, total_wall_time=0.457s, mean_wall_time=0.062ms
[12/06 11:33:32    175s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/06 11:33:32    175s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.566], skew [0.134 vs 0.058*]
[12/06 11:33:32    175s]           min path sink: ys[3].xs[0].client_xy/i_d_r_reg[21]/CP
[12/06 11:33:32    175s]           max path sink: ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[31]/CP
[12/06 11:33:32    175s]     Skew group summary after 'Removing unnecessary root buffering':
[12/06 11:33:32    175s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.566], skew [0.134 vs 0.058*]
[12/06 11:33:32    175s]     Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:32    175s]   Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:33:32    175s]   Removing unconstrained drivers...
[12/06 11:33:32    175s]     Clock DAG hash before 'Removing unconstrained drivers': 4177701569114760145 5711634662815964006
[12/06 11:33:32    175s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[12/06 11:33:32    175s]       delay calculator: calls=9930, total_wall_time=0.265s, mean_wall_time=0.027ms
[12/06 11:33:32    175s]       legalizer: calls=2205, total_wall_time=0.036s, mean_wall_time=0.016ms
[12/06 11:33:32    175s]       steiner router: calls=7318, total_wall_time=0.457s, mean_wall_time=0.062ms
[12/06 11:33:32    175s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/06 11:33:32    175s]       cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/06 11:33:32    175s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:32    175s]       misc counts      : r=1, pp=0
[12/06 11:33:32    175s]       cell areas       : b=368.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=368.280um^2
[12/06 11:33:32    175s]       cell capacitance : b=0.207pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.207pF
[12/06 11:33:32    175s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:32    175s]       wire capacitance : top=0.000pF, trunk=0.771pF, leaf=1.621pF, total=2.392pF
[12/06 11:33:32    175s]       wire lengths     : top=0.000um, trunk=6982.016um, leaf=12127.071um, total=19109.087um
[12/06 11:33:32    175s]       hp wire lengths  : top=0.000um, trunk=6879.400um, leaf=5738.000um, total=12617.400um
[12/06 11:33:32    175s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[12/06 11:33:32    175s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/06 11:33:32    175s]       Trunk : target=0.133ns count=38 avg=0.062ns sd=0.024ns min=0.004ns max=0.117ns {31 <= 0.080ns, 4 <= 0.106ns, 3 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
[12/06 11:33:32    175s]       Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.015ns min=0.070ns max=0.133ns {1 <= 0.080ns, 29 <= 0.106ns, 24 <= 0.120ns, 11 <= 0.126ns, 12 <= 0.133ns}
[12/06 11:33:32    175s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[12/06 11:33:32    175s]        Bufs: CKBD4: 113 CKBD2: 1 
[12/06 11:33:32    175s]     Clock DAG hash after 'Removing unconstrained drivers': 4177701569114760145 5711634662815964006
[12/06 11:33:32    175s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[12/06 11:33:32    175s]       delay calculator: calls=9930, total_wall_time=0.265s, mean_wall_time=0.027ms
[12/06 11:33:32    175s]       legalizer: calls=2205, total_wall_time=0.036s, mean_wall_time=0.016ms
[12/06 11:33:32    175s]       steiner router: calls=7318, total_wall_time=0.457s, mean_wall_time=0.062ms
[12/06 11:33:32    175s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/06 11:33:32    175s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.566], skew [0.134 vs 0.058*]
[12/06 11:33:32    175s]           min path sink: ys[3].xs[0].client_xy/i_d_r_reg[21]/CP
[12/06 11:33:32    175s]           max path sink: ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[31]/CP
[12/06 11:33:32    175s]     Skew group summary after 'Removing unconstrained drivers':
[12/06 11:33:32    175s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.566], skew [0.134 vs 0.058*]
[12/06 11:33:32    175s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:32    175s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:32    175s]   Reducing insertion delay 1...
[12/06 11:33:32    175s]     Clock DAG hash before 'Reducing insertion delay 1': 4177701569114760145 5711634662815964006
[12/06 11:33:32    175s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[12/06 11:33:32    175s]       delay calculator: calls=9930, total_wall_time=0.265s, mean_wall_time=0.027ms
[12/06 11:33:32    175s]       legalizer: calls=2205, total_wall_time=0.036s, mean_wall_time=0.016ms
[12/06 11:33:32    175s]       steiner router: calls=7318, total_wall_time=0.457s, mean_wall_time=0.062ms
[12/06 11:33:32    175s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/06 11:33:32    175s]       cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/06 11:33:32    175s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:32    175s]       misc counts      : r=1, pp=0
[12/06 11:33:32    175s]       cell areas       : b=368.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=368.280um^2
[12/06 11:33:32    175s]       cell capacitance : b=0.207pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.207pF
[12/06 11:33:32    175s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:32    175s]       wire capacitance : top=0.000pF, trunk=0.771pF, leaf=1.621pF, total=2.392pF
[12/06 11:33:32    175s]       wire lengths     : top=0.000um, trunk=6982.016um, leaf=12127.071um, total=19109.087um
[12/06 11:33:32    175s]       hp wire lengths  : top=0.000um, trunk=6879.400um, leaf=5738.000um, total=12617.400um
[12/06 11:33:32    175s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[12/06 11:33:32    175s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/06 11:33:32    175s]       Trunk : target=0.133ns count=38 avg=0.062ns sd=0.024ns min=0.004ns max=0.117ns {31 <= 0.080ns, 4 <= 0.106ns, 3 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
[12/06 11:33:32    175s]       Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.015ns min=0.070ns max=0.133ns {1 <= 0.080ns, 29 <= 0.106ns, 24 <= 0.120ns, 11 <= 0.126ns, 12 <= 0.133ns}
[12/06 11:33:32    175s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[12/06 11:33:32    175s]        Bufs: CKBD4: 113 CKBD2: 1 
[12/06 11:33:32    175s]     Clock DAG hash after 'Reducing insertion delay 1': 4177701569114760145 5711634662815964006
[12/06 11:33:32    175s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[12/06 11:33:32    175s]       delay calculator: calls=9949, total_wall_time=0.265s, mean_wall_time=0.027ms
[12/06 11:33:32    175s]       legalizer: calls=2208, total_wall_time=0.036s, mean_wall_time=0.016ms
[12/06 11:33:32    175s]       steiner router: calls=7325, total_wall_time=0.460s, mean_wall_time=0.063ms
[12/06 11:33:32    175s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/06 11:33:32    175s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.566], skew [0.134 vs 0.058*]
[12/06 11:33:32    175s]           min path sink: ys[3].xs[0].client_xy/i_d_r_reg[21]/CP
[12/06 11:33:32    175s]           max path sink: ys[2].xs[2].torus_switch_xy/n_in_data_reg_reg[31]/CP
[12/06 11:33:32    175s]     Skew group summary after 'Reducing insertion delay 1':
[12/06 11:33:32    175s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.566], skew [0.134 vs 0.058*]
[12/06 11:33:32    175s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:32    175s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:32    175s]   Removing longest path buffering...
[12/06 11:33:32    175s]     Clock DAG hash before 'Removing longest path buffering': 4177701569114760145 5711634662815964006
[12/06 11:33:32    175s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[12/06 11:33:32    175s]       delay calculator: calls=9949, total_wall_time=0.265s, mean_wall_time=0.027ms
[12/06 11:33:32    175s]       legalizer: calls=2208, total_wall_time=0.036s, mean_wall_time=0.016ms
[12/06 11:33:32    175s]       steiner router: calls=7325, total_wall_time=0.460s, mean_wall_time=0.063ms
[12/06 11:33:32    176s]     Clock DAG stats after 'Removing longest path buffering':
[12/06 11:33:32    176s]       cell counts      : b=111, i=0, icg=0, dcg=0, l=0, total=111
[12/06 11:33:32    176s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:32    176s]       misc counts      : r=1, pp=0
[12/06 11:33:32    176s]       cell areas       : b=357.480um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=357.480um^2
[12/06 11:33:32    176s]       cell capacitance : b=0.201pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.201pF
[12/06 11:33:32    176s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:32    176s]       wire capacitance : top=0.000pF, trunk=0.809pF, leaf=1.621pF, total=2.430pF
[12/06 11:33:32    176s]       wire lengths     : top=0.000um, trunk=7358.317um, leaf=12127.071um, total=19485.388um
[12/06 11:33:32    176s]       hp wire lengths  : top=0.000um, trunk=7250.200um, leaf=5738.000um, total=12988.200um
[12/06 11:33:32    176s]     Clock DAG net violations after 'Removing longest path buffering': none
[12/06 11:33:32    176s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/06 11:33:32    176s]       Trunk : target=0.133ns count=35 avg=0.071ns sd=0.034ns min=0.004ns max=0.133ns {25 <= 0.080ns, 3 <= 0.106ns, 2 <= 0.120ns, 0 <= 0.126ns, 5 <= 0.133ns}
[12/06 11:33:32    176s]       Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.015ns min=0.070ns max=0.133ns {1 <= 0.080ns, 29 <= 0.106ns, 24 <= 0.120ns, 11 <= 0.126ns, 12 <= 0.133ns}
[12/06 11:33:32    176s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[12/06 11:33:32    176s]        Bufs: CKBD4: 109 CKBD2: 2 
[12/06 11:33:32    176s]     Clock DAG hash after 'Removing longest path buffering': 2736003930994499551 16728909969540412825
[12/06 11:33:32    176s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[12/06 11:33:32    176s]       delay calculator: calls=11140, total_wall_time=0.309s, mean_wall_time=0.028ms
[12/06 11:33:32    176s]       legalizer: calls=2349, total_wall_time=0.040s, mean_wall_time=0.017ms
[12/06 11:33:32    176s]       steiner router: calls=7657, total_wall_time=0.546s, mean_wall_time=0.071ms
[12/06 11:33:32    176s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/06 11:33:32    176s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.543], skew [0.111 vs 0.058*]
[12/06 11:33:32    176s]           min path sink: ys[3].xs[0].client_xy/i_d_r_reg[21]/CP
[12/06 11:33:32    176s]           max path sink: ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[25]/CP
[12/06 11:33:32    176s]     Skew group summary after 'Removing longest path buffering':
[12/06 11:33:32    176s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.543], skew [0.111 vs 0.058*]
[12/06 11:33:32    176s]     Legalizer API calls during this step: 141 succeeded with high effort: 141 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:32    176s]   Removing longest path buffering done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/06 11:33:32    176s]   Reducing insertion delay 2...
[12/06 11:33:32    176s]     Clock DAG hash before 'Reducing insertion delay 2': 2736003930994499551 16728909969540412825
[12/06 11:33:32    176s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[12/06 11:33:32    176s]       delay calculator: calls=11140, total_wall_time=0.309s, mean_wall_time=0.028ms
[12/06 11:33:32    176s]       legalizer: calls=2349, total_wall_time=0.040s, mean_wall_time=0.017ms
[12/06 11:33:32    176s]       steiner router: calls=7657, total_wall_time=0.546s, mean_wall_time=0.071ms
[12/06 11:33:33    177s]     Path optimization required 1120 stage delay updates 
[12/06 11:33:33    177s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/06 11:33:33    177s]       cell counts      : b=111, i=0, icg=0, dcg=0, l=0, total=111
[12/06 11:33:33    177s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:33    177s]       misc counts      : r=1, pp=0
[12/06 11:33:33    177s]       cell areas       : b=357.480um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=357.480um^2
[12/06 11:33:33    177s]       cell capacitance : b=0.201pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.201pF
[12/06 11:33:33    177s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:33    177s]       wire capacitance : top=0.000pF, trunk=0.805pF, leaf=1.625pF, total=2.430pF
[12/06 11:33:33    177s]       wire lengths     : top=0.000um, trunk=7324.917um, leaf=12156.671um, total=19481.588um
[12/06 11:33:33    177s]       hp wire lengths  : top=0.000um, trunk=7220.800um, leaf=5768.600um, total=12989.400um
[12/06 11:33:33    177s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[12/06 11:33:33    177s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/06 11:33:33    177s]       Trunk : target=0.133ns count=35 avg=0.071ns sd=0.034ns min=0.004ns max=0.133ns {25 <= 0.080ns, 3 <= 0.106ns, 2 <= 0.120ns, 1 <= 0.126ns, 4 <= 0.133ns}
[12/06 11:33:33    177s]       Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.015ns min=0.070ns max=0.133ns {1 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 13 <= 0.133ns}
[12/06 11:33:33    177s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[12/06 11:33:33    177s]        Bufs: CKBD4: 109 CKBD2: 2 
[12/06 11:33:33    177s]     Clock DAG hash after 'Reducing insertion delay 2': 318602960248924814 13540155880456565280
[12/06 11:33:33    177s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[12/06 11:33:33    177s]       delay calculator: calls=13092, total_wall_time=0.382s, mean_wall_time=0.029ms
[12/06 11:33:33    177s]       legalizer: calls=2825, total_wall_time=0.054s, mean_wall_time=0.019ms
[12/06 11:33:33    177s]       steiner router: calls=8777, total_wall_time=0.726s, mean_wall_time=0.083ms
[12/06 11:33:33    177s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[12/06 11:33:33    177s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.435, max=0.539, avg=0.512, sd=0.020], skew [0.104 vs 0.058*], 90.6% {0.480, 0.539} (wid=0.028 ws=0.022) (gid=0.524 gs=0.098)
[12/06 11:33:33    177s]           min path sink: ys[3].xs[0].client_xy/i_d_r_reg[21]/CP
[12/06 11:33:33    177s]           max path sink: ys[3].xs[2].torus_switch_xy/w_in_v_reg_reg/CP
[12/06 11:33:33    177s]     Skew group summary after 'Reducing insertion delay 2':
[12/06 11:33:33    177s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.435, max=0.539, avg=0.512, sd=0.020], skew [0.104 vs 0.058*], 90.6% {0.480, 0.539} (wid=0.028 ws=0.022) (gid=0.524 gs=0.098)
[12/06 11:33:33    177s]     Legalizer API calls during this step: 476 succeeded with high effort: 476 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:33    177s]   Reducing insertion delay 2 done. (took cpu=0:00:00.9 real=0:00:00.8)
[12/06 11:33:33    177s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.4 real=0:00:01.4)
[12/06 11:33:33    177s]   CCOpt::Phase::Construction done. (took cpu=0:00:12.8 real=0:00:12.8)
[12/06 11:33:33    177s]   CCOpt::Phase::Implementation...
[12/06 11:33:33    177s]   Stage::Reducing Power...
[12/06 11:33:33    177s]   Improving clock tree routing...
[12/06 11:33:33    177s]     Clock DAG hash before 'Improving clock tree routing': 318602960248924814 13540155880456565280
[12/06 11:33:33    177s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[12/06 11:33:33    177s]       delay calculator: calls=13092, total_wall_time=0.382s, mean_wall_time=0.029ms
[12/06 11:33:33    177s]       legalizer: calls=2825, total_wall_time=0.054s, mean_wall_time=0.019ms
[12/06 11:33:33    177s]       steiner router: calls=8777, total_wall_time=0.726s, mean_wall_time=0.083ms
[12/06 11:33:33    177s]     Iteration 1...
[12/06 11:33:33    177s]     Iteration 1 done.
[12/06 11:33:33    177s]     Clock DAG stats after 'Improving clock tree routing':
[12/06 11:33:33    177s]       cell counts      : b=111, i=0, icg=0, dcg=0, l=0, total=111
[12/06 11:33:33    177s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:33    177s]       misc counts      : r=1, pp=0
[12/06 11:33:33    177s]       cell areas       : b=357.480um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=357.480um^2
[12/06 11:33:33    177s]       cell capacitance : b=0.201pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.201pF
[12/06 11:33:33    177s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:33    177s]       wire capacitance : top=0.000pF, trunk=0.800pF, leaf=1.625pF, total=2.425pF
[12/06 11:33:33    177s]       wire lengths     : top=0.000um, trunk=7281.717um, leaf=12156.671um, total=19438.388um
[12/06 11:33:33    177s]       hp wire lengths  : top=0.000um, trunk=7177.600um, leaf=5768.600um, total=12946.200um
[12/06 11:33:33    177s]     Clock DAG net violations after 'Improving clock tree routing': none
[12/06 11:33:33    177s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/06 11:33:33    177s]       Trunk : target=0.133ns count=35 avg=0.070ns sd=0.033ns min=0.004ns max=0.133ns {25 <= 0.080ns, 3 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
[12/06 11:33:33    177s]       Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.015ns min=0.070ns max=0.133ns {1 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 13 <= 0.133ns}
[12/06 11:33:33    177s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[12/06 11:33:33    177s]        Bufs: CKBD4: 109 CKBD2: 2 
[12/06 11:33:33    177s]     Clock DAG hash after 'Improving clock tree routing': 16673032131052509718 10207252849188733416
[12/06 11:33:33    177s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[12/06 11:33:33    177s]       delay calculator: calls=13276, total_wall_time=0.389s, mean_wall_time=0.029ms
[12/06 11:33:33    177s]       legalizer: calls=2933, total_wall_time=0.056s, mean_wall_time=0.019ms
[12/06 11:33:33    177s]       steiner router: calls=8863, total_wall_time=0.742s, mean_wall_time=0.084ms
[12/06 11:33:33    177s]     Primary reporting skew groups after 'Improving clock tree routing':
[12/06 11:33:33    177s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.435, max=0.539], skew [0.104 vs 0.058*]
[12/06 11:33:33    177s]           min path sink: ys[3].xs[0].client_xy/i_d_r_reg[21]/CP
[12/06 11:33:33    177s]           max path sink: ys[3].xs[2].torus_switch_xy/w_in_v_reg_reg/CP
[12/06 11:33:33    177s]     Skew group summary after 'Improving clock tree routing':
[12/06 11:33:33    177s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.435, max=0.539], skew [0.104 vs 0.058*]
[12/06 11:33:33    177s]     Legalizer API calls during this step: 108 succeeded with high effort: 108 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:33    177s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:33:33    177s]   Reducing clock tree power 1...
[12/06 11:33:33    177s]     Clock DAG hash before 'Reducing clock tree power 1': 16673032131052509718 10207252849188733416
[12/06 11:33:33    177s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[12/06 11:33:33    177s]       delay calculator: calls=13276, total_wall_time=0.389s, mean_wall_time=0.029ms
[12/06 11:33:33    177s]       legalizer: calls=2933, total_wall_time=0.056s, mean_wall_time=0.019ms
[12/06 11:33:33    177s]       steiner router: calls=8863, total_wall_time=0.742s, mean_wall_time=0.084ms
[12/06 11:33:33    177s]     Resizing gates: 
[12/06 11:33:33    177s]     Legalizer releasing space for clock trees
[12/06 11:33:33    177s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/06 11:33:33    177s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:33    177s]     100% 
[12/06 11:33:33    177s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[12/06 11:33:33    177s]       cell counts      : b=111, i=0, icg=0, dcg=0, l=0, total=111
[12/06 11:33:33    177s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:33    177s]       misc counts      : r=1, pp=0
[12/06 11:33:33    177s]       cell areas       : b=350.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=350.280um^2
[12/06 11:33:33    177s]       cell capacitance : b=0.196pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.196pF
[12/06 11:33:33    177s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:33    177s]       wire capacitance : top=0.000pF, trunk=0.800pF, leaf=1.625pF, total=2.425pF
[12/06 11:33:33    177s]       wire lengths     : top=0.000um, trunk=7280.717um, leaf=12155.671um, total=19436.388um
[12/06 11:33:33    177s]       hp wire lengths  : top=0.000um, trunk=7177.600um, leaf=5768.600um, total=12946.200um
[12/06 11:33:33    177s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[12/06 11:33:33    177s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[12/06 11:33:33    177s]       Trunk : target=0.133ns count=35 avg=0.075ns sd=0.032ns min=0.004ns max=0.133ns {23 <= 0.080ns, 5 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
[12/06 11:33:33    177s]       Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
[12/06 11:33:33    177s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[12/06 11:33:33    177s]        Bufs: CKBD4: 103 CKBD2: 7 CKBD1: 1 
[12/06 11:33:33    177s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 12210017834016324975 7647355295963746545
[12/06 11:33:33    177s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[12/06 11:33:33    177s]       delay calculator: calls=13760, total_wall_time=0.405s, mean_wall_time=0.029ms
[12/06 11:33:33    177s]       legalizer: calls=3171, total_wall_time=0.060s, mean_wall_time=0.019ms
[12/06 11:33:33    177s]       steiner router: calls=8915, total_wall_time=0.749s, mean_wall_time=0.084ms
[12/06 11:33:33    177s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[12/06 11:33:33    177s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.477, max=0.557], skew [0.079 vs 0.058*]
[12/06 11:33:33    177s]           min path sink: ys[0].xs[0].client_xy/i_d_r_reg[10]/CP
[12/06 11:33:33    177s]           max path sink: ys[3].xs[3].torus_switch_xy/e_out_v_reg_reg/CP
[12/06 11:33:33    177s]     Skew group summary after reducing clock tree power 1 iteration 1:
[12/06 11:33:33    177s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.477, max=0.557], skew [0.079 vs 0.058*]
[12/06 11:33:33    177s]     Resizing gates: 
[12/06 11:33:33    177s]     Legalizer releasing space for clock trees
[12/06 11:33:33    177s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/06 11:33:34    177s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:34    177s]     100% 
[12/06 11:33:34    177s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[12/06 11:33:34    177s]       cell counts      : b=111, i=0, icg=0, dcg=0, l=0, total=111
[12/06 11:33:34    177s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:34    177s]       misc counts      : r=1, pp=0
[12/06 11:33:34    177s]       cell areas       : b=349.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=349.200um^2
[12/06 11:33:34    177s]       cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
[12/06 11:33:34    177s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:34    177s]       wire capacitance : top=0.000pF, trunk=0.800pF, leaf=1.625pF, total=2.425pF
[12/06 11:33:34    177s]       wire lengths     : top=0.000um, trunk=7280.117um, leaf=12155.671um, total=19435.788um
[12/06 11:33:34    177s]       hp wire lengths  : top=0.000um, trunk=7177.600um, leaf=5768.600um, total=12946.200um
[12/06 11:33:34    177s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[12/06 11:33:34    177s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[12/06 11:33:34    177s]       Trunk : target=0.133ns count=35 avg=0.076ns sd=0.031ns min=0.004ns max=0.133ns {22 <= 0.080ns, 6 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
[12/06 11:33:34    177s]       Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
[12/06 11:33:34    177s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[12/06 11:33:34    177s]        Bufs: CKBD4: 102 CKBD2: 8 CKBD1: 1 
[12/06 11:33:34    177s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 1944654368680587343 13534067631168893265
[12/06 11:33:34    177s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 2:
[12/06 11:33:34    177s]       delay calculator: calls=14191, total_wall_time=0.419s, mean_wall_time=0.030ms
[12/06 11:33:34    177s]       legalizer: calls=3402, total_wall_time=0.062s, mean_wall_time=0.018ms
[12/06 11:33:34    177s]       steiner router: calls=8949, total_wall_time=0.754s, mean_wall_time=0.084ms
[12/06 11:33:34    177s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[12/06 11:33:34    177s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.477, max=0.557], skew [0.079 vs 0.058*]
[12/06 11:33:34    177s]           min path sink: ys[0].xs[0].client_xy/i_d_r_reg[10]/CP
[12/06 11:33:34    177s]           max path sink: ys[3].xs[3].torus_switch_xy/e_out_v_reg_reg/CP
[12/06 11:33:34    177s]     Skew group summary after reducing clock tree power 1 iteration 2:
[12/06 11:33:34    177s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.477, max=0.557], skew [0.079 vs 0.058*]
[12/06 11:33:34    177s]     Resizing gates: 
[12/06 11:33:34    177s]     Legalizer releasing space for clock trees
[12/06 11:33:34    177s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/06 11:33:34    178s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:34    178s]     100% 
[12/06 11:33:34    178s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/06 11:33:34    178s]       cell counts      : b=111, i=0, icg=0, dcg=0, l=0, total=111
[12/06 11:33:34    178s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:34    178s]       misc counts      : r=1, pp=0
[12/06 11:33:34    178s]       cell areas       : b=349.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=349.200um^2
[12/06 11:33:34    178s]       cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
[12/06 11:33:34    178s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:34    178s]       wire capacitance : top=0.000pF, trunk=0.800pF, leaf=1.625pF, total=2.425pF
[12/06 11:33:34    178s]       wire lengths     : top=0.000um, trunk=7280.117um, leaf=12155.671um, total=19435.788um
[12/06 11:33:34    178s]       hp wire lengths  : top=0.000um, trunk=7177.600um, leaf=5768.600um, total=12946.200um
[12/06 11:33:34    178s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[12/06 11:33:34    178s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/06 11:33:34    178s]       Trunk : target=0.133ns count=35 avg=0.076ns sd=0.031ns min=0.004ns max=0.133ns {22 <= 0.080ns, 6 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
[12/06 11:33:34    178s]       Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
[12/06 11:33:34    178s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[12/06 11:33:34    178s]        Bufs: CKBD4: 102 CKBD2: 8 CKBD1: 1 
[12/06 11:33:34    178s]     Clock DAG hash after 'Reducing clock tree power 1': 1944654368680587343 13534067631168893265
[12/06 11:33:34    178s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[12/06 11:33:34    178s]       delay calculator: calls=14606, total_wall_time=0.433s, mean_wall_time=0.030ms
[12/06 11:33:34    178s]       legalizer: calls=3631, total_wall_time=0.065s, mean_wall_time=0.018ms
[12/06 11:33:34    178s]       steiner router: calls=8977, total_wall_time=0.758s, mean_wall_time=0.084ms
[12/06 11:33:34    178s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[12/06 11:33:34    178s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.477, max=0.557], skew [0.079 vs 0.058*]
[12/06 11:33:34    178s]           min path sink: ys[0].xs[0].client_xy/i_d_r_reg[10]/CP
[12/06 11:33:34    178s]           max path sink: ys[3].xs[3].torus_switch_xy/e_out_v_reg_reg/CP
[12/06 11:33:34    178s]     Skew group summary after 'Reducing clock tree power 1':
[12/06 11:33:34    178s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.477, max=0.557], skew [0.079 vs 0.058*]
[12/06 11:33:34    178s]     Legalizer API calls during this step: 698 succeeded with high effort: 698 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:34    178s]   Reducing clock tree power 1 done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/06 11:33:34    178s]   Reducing clock tree power 2...
[12/06 11:33:34    178s]     Clock DAG hash before 'Reducing clock tree power 2': 1944654368680587343 13534067631168893265
[12/06 11:33:34    178s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[12/06 11:33:34    178s]       delay calculator: calls=14606, total_wall_time=0.433s, mean_wall_time=0.030ms
[12/06 11:33:34    178s]       legalizer: calls=3631, total_wall_time=0.065s, mean_wall_time=0.018ms
[12/06 11:33:34    178s]       steiner router: calls=8977, total_wall_time=0.758s, mean_wall_time=0.084ms
[12/06 11:33:34    178s]     Path optimization required 424 stage delay updates 
[12/06 11:33:34    178s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/06 11:33:34    178s]       cell counts      : b=111, i=0, icg=0, dcg=0, l=0, total=111
[12/06 11:33:34    178s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:34    178s]       misc counts      : r=1, pp=0
[12/06 11:33:34    178s]       cell areas       : b=349.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=349.200um^2
[12/06 11:33:34    178s]       cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
[12/06 11:33:34    178s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:34    178s]       wire capacitance : top=0.000pF, trunk=0.808pF, leaf=1.625pF, total=2.433pF
[12/06 11:33:34    178s]       wire lengths     : top=0.000um, trunk=7359.315um, leaf=12155.671um, total=19514.986um
[12/06 11:33:34    178s]       hp wire lengths  : top=0.000um, trunk=7254.400um, leaf=5768.600um, total=13023.000um
[12/06 11:33:34    178s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[12/06 11:33:34    178s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/06 11:33:34    178s]       Trunk : target=0.133ns count=35 avg=0.077ns sd=0.032ns min=0.004ns max=0.133ns {21 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
[12/06 11:33:34    178s]       Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
[12/06 11:33:34    178s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[12/06 11:33:34    178s]        Bufs: CKBD4: 102 CKBD2: 8 CKBD1: 1 
[12/06 11:33:34    178s]     Clock DAG hash after 'Reducing clock tree power 2': 3995557050160528653 3587983201317945603
[12/06 11:33:34    178s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[12/06 11:33:34    178s]       delay calculator: calls=15386, total_wall_time=0.461s, mean_wall_time=0.030ms
[12/06 11:33:34    178s]       legalizer: calls=3815, total_wall_time=0.070s, mean_wall_time=0.018ms
[12/06 11:33:34    178s]       steiner router: calls=9401, total_wall_time=0.818s, mean_wall_time=0.087ms
[12/06 11:33:34    178s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[12/06 11:33:34    178s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.493, max=0.553, avg=0.522, sd=0.016], skew [0.060 vs 0.058*], 98.7% {0.493, 0.551} (wid=0.029 ws=0.023) (gid=0.538 gs=0.067)
[12/06 11:33:34    178s]           min path sink: ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[13]/CP
[12/06 11:33:34    178s]           max path sink: ys[0].xs[2].torus_switch_xy/n_in_data_reg_reg[25]/CP
[12/06 11:33:34    178s]     Skew group summary after 'Reducing clock tree power 2':
[12/06 11:33:34    178s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.493, max=0.553, avg=0.522, sd=0.016], skew [0.060 vs 0.058*], 98.7% {0.493, 0.551} (wid=0.029 ws=0.023) (gid=0.538 gs=0.067)
[12/06 11:33:34    178s]     Legalizer API calls during this step: 184 succeeded with high effort: 184 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:34    178s]   Reducing clock tree power 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 11:33:34    178s]   Stage::Reducing Power done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/06 11:33:34    178s]   Stage::Balancing...
[12/06 11:33:34    178s]   Approximately balancing fragments step...
[12/06 11:33:34    178s]     Clock DAG hash before 'Approximately balancing fragments step': 3995557050160528653 3587983201317945603
[12/06 11:33:34    178s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[12/06 11:33:34    178s]       delay calculator: calls=15386, total_wall_time=0.461s, mean_wall_time=0.030ms
[12/06 11:33:34    178s]       legalizer: calls=3815, total_wall_time=0.070s, mean_wall_time=0.018ms
[12/06 11:33:34    178s]       steiner router: calls=9401, total_wall_time=0.818s, mean_wall_time=0.087ms
[12/06 11:33:34    178s]     Resolve constraints - Approximately balancing fragments...
[12/06 11:33:34    178s]     Resolving skew group constraints...
[12/06 11:33:34    178s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/06 11:33:34    178s]     Resolving skew group constraints done.
[12/06 11:33:34    178s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 11:33:34    178s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[12/06 11:33:34    178s]     Trial balancer estimated the amount of delay to be added in balancing: 0.004ns
[12/06 11:33:34    178s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:33:34    178s]     Approximately balancing fragments...
[12/06 11:33:34    178s]       Moving gates to improve sub-tree skew...
[12/06 11:33:34    178s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 3995557050160528653 3587983201317945603
[12/06 11:33:34    178s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[12/06 11:33:34    178s]           delay calculator: calls=15434, total_wall_time=0.462s, mean_wall_time=0.030ms
[12/06 11:33:34    178s]           legalizer: calls=3815, total_wall_time=0.070s, mean_wall_time=0.018ms
[12/06 11:33:34    178s]           steiner router: calls=9449, total_wall_time=0.818s, mean_wall_time=0.087ms
[12/06 11:33:34    178s]         Tried: 113 Succeeded: 0
[12/06 11:33:34    178s]         Topology Tried: 0 Succeeded: 0
[12/06 11:33:34    178s]         0 Succeeded with SS ratio
[12/06 11:33:34    178s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/06 11:33:34    178s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/06 11:33:34    178s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/06 11:33:34    178s]           cell counts      : b=111, i=0, icg=0, dcg=0, l=0, total=111
[12/06 11:33:34    178s]           sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:34    178s]           misc counts      : r=1, pp=0
[12/06 11:33:34    178s]           cell areas       : b=349.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=349.200um^2
[12/06 11:33:34    178s]           cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
[12/06 11:33:34    178s]           sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:34    178s]           wire capacitance : top=0.000pF, trunk=0.808pF, leaf=1.625pF, total=2.433pF
[12/06 11:33:34    178s]           wire lengths     : top=0.000um, trunk=7359.315um, leaf=12155.671um, total=19514.986um
[12/06 11:33:34    178s]           hp wire lengths  : top=0.000um, trunk=7254.400um, leaf=5768.600um, total=13023.000um
[12/06 11:33:34    178s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[12/06 11:33:34    178s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/06 11:33:34    178s]           Trunk : target=0.133ns count=35 avg=0.077ns sd=0.032ns min=0.004ns max=0.133ns {21 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
[12/06 11:33:34    178s]           Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
[12/06 11:33:34    178s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[12/06 11:33:34    178s]            Bufs: CKBD4: 102 CKBD2: 8 CKBD1: 1 
[12/06 11:33:34    178s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 3995557050160528653 3587983201317945603
[12/06 11:33:34    178s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[12/06 11:33:34    178s]           delay calculator: calls=15434, total_wall_time=0.462s, mean_wall_time=0.030ms
[12/06 11:33:34    178s]           legalizer: calls=3815, total_wall_time=0.070s, mean_wall_time=0.018ms
[12/06 11:33:34    178s]           steiner router: calls=9449, total_wall_time=0.818s, mean_wall_time=0.087ms
[12/06 11:33:34    178s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:34    178s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:34    178s]       Approximately balancing fragments bottom up...
[12/06 11:33:35    178s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 3995557050160528653 3587983201317945603
[12/06 11:33:35    178s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[12/06 11:33:35    178s]           delay calculator: calls=15434, total_wall_time=0.462s, mean_wall_time=0.030ms
[12/06 11:33:35    178s]           legalizer: calls=3815, total_wall_time=0.070s, mean_wall_time=0.018ms
[12/06 11:33:35    178s]           steiner router: calls=9449, total_wall_time=0.818s, mean_wall_time=0.087ms
[12/06 11:33:35    178s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/06 11:33:35    178s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/06 11:33:35    178s]           cell counts      : b=113, i=0, icg=0, dcg=0, l=0, total=113
[12/06 11:33:35    178s]           sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:35    178s]           misc counts      : r=1, pp=0
[12/06 11:33:35    178s]           cell areas       : b=355.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=355.680um^2
[12/06 11:33:35    178s]           cell capacitance : b=0.198pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.198pF
[12/06 11:33:35    178s]           sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:35    178s]           wire capacitance : top=0.000pF, trunk=0.816pF, leaf=1.625pF, total=2.441pF
[12/06 11:33:35    178s]           wire lengths     : top=0.000um, trunk=7430.315um, leaf=12155.671um, total=19585.986um
[12/06 11:33:35    178s]           hp wire lengths  : top=0.000um, trunk=7323.000um, leaf=5768.600um, total=13091.600um
[12/06 11:33:35    178s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[12/06 11:33:35    178s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/06 11:33:35    178s]           Trunk : target=0.133ns count=37 avg=0.074ns sd=0.030ns min=0.004ns max=0.132ns {24 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns}
[12/06 11:33:35    178s]           Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
[12/06 11:33:35    178s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[12/06 11:33:35    178s]            Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 1 
[12/06 11:33:35    178s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 9758972535648453665 4918565897736263889
[12/06 11:33:35    178s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[12/06 11:33:35    178s]           delay calculator: calls=15810, total_wall_time=0.475s, mean_wall_time=0.030ms
[12/06 11:33:35    178s]           legalizer: calls=3818, total_wall_time=0.071s, mean_wall_time=0.018ms
[12/06 11:33:35    178s]           steiner router: calls=9467, total_wall_time=0.821s, mean_wall_time=0.087ms
[12/06 11:33:35    178s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:35    178s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 11:33:35    178s]       Approximately balancing fragments, wire and cell delays...
[12/06 11:33:35    178s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[12/06 11:33:35    178s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/06 11:33:35    178s]           cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
[12/06 11:33:35    178s]           sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:35    178s]           misc counts      : r=1, pp=0
[12/06 11:33:35    178s]           cell areas       : b=358.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=358.560um^2
[12/06 11:33:35    178s]           cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
[12/06 11:33:35    178s]           sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:35    178s]           wire capacitance : top=0.000pF, trunk=0.817pF, leaf=1.625pF, total=2.441pF
[12/06 11:33:35    178s]           wire lengths     : top=0.000um, trunk=7432.515um, leaf=12155.671um, total=19588.186um
[12/06 11:33:35    178s]           hp wire lengths  : top=0.000um, trunk=7325.600um, leaf=5768.600um, total=13094.200um
[12/06 11:33:35    178s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[12/06 11:33:35    178s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/06 11:33:35    178s]           Trunk : target=0.133ns count=39 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {26 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns}
[12/06 11:33:35    178s]           Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
[12/06 11:33:35    178s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[12/06 11:33:35    178s]            Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 3 
[12/06 11:33:35    178s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 12107862750421347573 15949304924985
[12/06 11:33:35    178s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/06 11:33:35    178s]           delay calculator: calls=15822, total_wall_time=0.475s, mean_wall_time=0.030ms
[12/06 11:33:35    178s]           legalizer: calls=3820, total_wall_time=0.071s, mean_wall_time=0.018ms
[12/06 11:33:35    178s]           steiner router: calls=9475, total_wall_time=0.821s, mean_wall_time=0.087ms
[12/06 11:33:35    178s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/06 11:33:35    178s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[12/06 11:33:35    178s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/06 11:33:35    178s]           cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
[12/06 11:33:35    178s]           sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:35    178s]           misc counts      : r=1, pp=0
[12/06 11:33:35    178s]           cell areas       : b=358.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=358.560um^2
[12/06 11:33:35    178s]           cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
[12/06 11:33:35    178s]           sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:35    178s]           wire capacitance : top=0.000pF, trunk=0.817pF, leaf=1.625pF, total=2.441pF
[12/06 11:33:35    178s]           wire lengths     : top=0.000um, trunk=7432.515um, leaf=12155.671um, total=19588.186um
[12/06 11:33:35    178s]           hp wire lengths  : top=0.000um, trunk=7325.600um, leaf=5768.600um, total=13094.200um
[12/06 11:33:35    178s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[12/06 11:33:35    178s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/06 11:33:35    178s]           Trunk : target=0.133ns count=39 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {26 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns}
[12/06 11:33:35    178s]           Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
[12/06 11:33:35    178s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[12/06 11:33:35    178s]            Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 3 
[12/06 11:33:35    178s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 2: 12107862750421347573 15949304924985
[12/06 11:33:35    178s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/06 11:33:35    178s]           delay calculator: calls=15822, total_wall_time=0.475s, mean_wall_time=0.030ms
[12/06 11:33:35    178s]           legalizer: calls=3820, total_wall_time=0.071s, mean_wall_time=0.018ms
[12/06 11:33:35    178s]           steiner router: calls=9475, total_wall_time=0.821s, mean_wall_time=0.087ms
[12/06 11:33:35    178s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[12/06 11:33:35    178s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:33:35    178s]     Approximately balancing fragments done.
[12/06 11:33:35    178s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/06 11:33:35    178s]       cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
[12/06 11:33:35    178s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:35    178s]       misc counts      : r=1, pp=0
[12/06 11:33:35    178s]       cell areas       : b=358.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=358.560um^2
[12/06 11:33:35    178s]       cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
[12/06 11:33:35    178s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:35    178s]       wire capacitance : top=0.000pF, trunk=0.817pF, leaf=1.625pF, total=2.441pF
[12/06 11:33:35    178s]       wire lengths     : top=0.000um, trunk=7432.515um, leaf=12155.671um, total=19588.186um
[12/06 11:33:35    178s]       hp wire lengths  : top=0.000um, trunk=7325.600um, leaf=5768.600um, total=13094.200um
[12/06 11:33:35    178s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[12/06 11:33:35    178s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/06 11:33:35    178s]       Trunk : target=0.133ns count=39 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {26 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns}
[12/06 11:33:35    179s]       Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
[12/06 11:33:35    179s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[12/06 11:33:35    179s]        Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 3 
[12/06 11:33:35    179s]     Clock DAG hash after 'Approximately balancing fragments step': 12107862750421347573 15949304924985
[12/06 11:33:35    179s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[12/06 11:33:35    179s]       delay calculator: calls=15822, total_wall_time=0.475s, mean_wall_time=0.030ms
[12/06 11:33:35    179s]       legalizer: calls=3820, total_wall_time=0.071s, mean_wall_time=0.018ms
[12/06 11:33:35    179s]       steiner router: calls=9475, total_wall_time=0.821s, mean_wall_time=0.087ms
[12/06 11:33:35    179s]     Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:35    179s]   Approximately balancing fragments step done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/06 11:33:35    179s]   Clock DAG stats after Approximately balancing fragments:
[12/06 11:33:35    179s]     cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
[12/06 11:33:35    179s]     sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:35    179s]     misc counts      : r=1, pp=0
[12/06 11:33:35    179s]     cell areas       : b=358.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=358.560um^2
[12/06 11:33:35    179s]     cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
[12/06 11:33:35    179s]     sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:35    179s]     wire capacitance : top=0.000pF, trunk=0.817pF, leaf=1.625pF, total=2.441pF
[12/06 11:33:35    179s]     wire lengths     : top=0.000um, trunk=7432.515um, leaf=12155.671um, total=19588.186um
[12/06 11:33:35    179s]     hp wire lengths  : top=0.000um, trunk=7325.600um, leaf=5768.600um, total=13094.200um
[12/06 11:33:35    179s]   Clock DAG net violations after Approximately balancing fragments: none
[12/06 11:33:35    179s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/06 11:33:35    179s]     Trunk : target=0.133ns count=39 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {26 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns}
[12/06 11:33:35    179s]     Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
[12/06 11:33:35    179s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[12/06 11:33:35    179s]      Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 3 
[12/06 11:33:35    179s]   Clock DAG hash after Approximately balancing fragments: 12107862750421347573 15949304924985
[12/06 11:33:35    179s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[12/06 11:33:35    179s]     delay calculator: calls=15822, total_wall_time=0.475s, mean_wall_time=0.030ms
[12/06 11:33:35    179s]     legalizer: calls=3820, total_wall_time=0.071s, mean_wall_time=0.018ms
[12/06 11:33:35    179s]     steiner router: calls=9475, total_wall_time=0.821s, mean_wall_time=0.087ms
[12/06 11:33:35    179s]   Primary reporting skew groups after Approximately balancing fragments:
[12/06 11:33:35    179s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.546], skew [0.049 vs 0.058]
[12/06 11:33:35    179s]         min path sink: ys[0].xs[2].torus_switch_xy/w_in_data_reg_reg[15]/CP
[12/06 11:33:35    179s]         max path sink: ys[3].xs[3].torus_switch_xy/e_out_v_reg_reg/CP
[12/06 11:33:35    179s]   Skew group summary after Approximately balancing fragments:
[12/06 11:33:35    179s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.546], skew [0.049 vs 0.058]
[12/06 11:33:35    179s]   Improving fragments clock skew...
[12/06 11:33:35    179s]     Clock DAG hash before 'Improving fragments clock skew': 12107862750421347573 15949304924985
[12/06 11:33:35    179s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[12/06 11:33:35    179s]       delay calculator: calls=15822, total_wall_time=0.475s, mean_wall_time=0.030ms
[12/06 11:33:35    179s]       legalizer: calls=3820, total_wall_time=0.071s, mean_wall_time=0.018ms
[12/06 11:33:35    179s]       steiner router: calls=9475, total_wall_time=0.821s, mean_wall_time=0.087ms
[12/06 11:33:35    179s]     Clock DAG stats after 'Improving fragments clock skew':
[12/06 11:33:35    179s]       cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
[12/06 11:33:35    179s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:35    179s]       misc counts      : r=1, pp=0
[12/06 11:33:35    179s]       cell areas       : b=358.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=358.560um^2
[12/06 11:33:35    179s]       cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
[12/06 11:33:35    179s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:35    179s]       wire capacitance : top=0.000pF, trunk=0.817pF, leaf=1.625pF, total=2.441pF
[12/06 11:33:35    179s]       wire lengths     : top=0.000um, trunk=7432.515um, leaf=12155.671um, total=19588.186um
[12/06 11:33:35    179s]       hp wire lengths  : top=0.000um, trunk=7325.600um, leaf=5768.600um, total=13094.200um
[12/06 11:33:35    179s]     Clock DAG net violations after 'Improving fragments clock skew': none
[12/06 11:33:35    179s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/06 11:33:35    179s]       Trunk : target=0.133ns count=39 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {26 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns}
[12/06 11:33:35    179s]       Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
[12/06 11:33:35    179s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[12/06 11:33:35    179s]        Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 3 
[12/06 11:33:35    179s]     Clock DAG hash after 'Improving fragments clock skew': 12107862750421347573 15949304924985
[12/06 11:33:35    179s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[12/06 11:33:35    179s]       delay calculator: calls=15822, total_wall_time=0.475s, mean_wall_time=0.030ms
[12/06 11:33:35    179s]       legalizer: calls=3820, total_wall_time=0.071s, mean_wall_time=0.018ms
[12/06 11:33:35    179s]       steiner router: calls=9475, total_wall_time=0.821s, mean_wall_time=0.087ms
[12/06 11:33:35    179s]     Primary reporting skew groups after 'Improving fragments clock skew':
[12/06 11:33:35    179s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.546], skew [0.049 vs 0.058]
[12/06 11:33:35    179s]           min path sink: ys[0].xs[2].torus_switch_xy/w_in_data_reg_reg[15]/CP
[12/06 11:33:35    179s]           max path sink: ys[3].xs[3].torus_switch_xy/e_out_v_reg_reg/CP
[12/06 11:33:35    179s]     Skew group summary after 'Improving fragments clock skew':
[12/06 11:33:35    179s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.546], skew [0.049 vs 0.058]
[12/06 11:33:35    179s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:35    179s]   Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:33:35    179s]   Approximately balancing step...
[12/06 11:33:35    179s]     Clock DAG hash before 'Approximately balancing step': 12107862750421347573 15949304924985
[12/06 11:33:35    179s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[12/06 11:33:35    179s]       delay calculator: calls=15822, total_wall_time=0.475s, mean_wall_time=0.030ms
[12/06 11:33:35    179s]       legalizer: calls=3820, total_wall_time=0.071s, mean_wall_time=0.018ms
[12/06 11:33:35    179s]       steiner router: calls=9475, total_wall_time=0.821s, mean_wall_time=0.087ms
[12/06 11:33:35    179s]     Resolve constraints - Approximately balancing...
[12/06 11:33:35    179s]     Resolving skew group constraints...
[12/06 11:33:35    179s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/06 11:33:35    179s]     Resolving skew group constraints done.
[12/06 11:33:35    179s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:33:35    179s]     Approximately balancing...
[12/06 11:33:35    179s]       Approximately balancing, wire and cell delays...
[12/06 11:33:35    179s]       Approximately balancing, wire and cell delays, iteration 1...
[12/06 11:33:35    179s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/06 11:33:35    179s]           cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
[12/06 11:33:35    179s]           sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:35    179s]           misc counts      : r=1, pp=0
[12/06 11:33:35    179s]           cell areas       : b=358.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=358.560um^2
[12/06 11:33:35    179s]           cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
[12/06 11:33:35    179s]           sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:35    179s]           wire capacitance : top=0.000pF, trunk=0.817pF, leaf=1.625pF, total=2.441pF
[12/06 11:33:35    179s]           wire lengths     : top=0.000um, trunk=7432.515um, leaf=12155.671um, total=19588.186um
[12/06 11:33:35    179s]           hp wire lengths  : top=0.000um, trunk=7325.600um, leaf=5768.600um, total=13094.200um
[12/06 11:33:35    179s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[12/06 11:33:35    179s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/06 11:33:35    179s]           Trunk : target=0.133ns count=39 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {26 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns}
[12/06 11:33:35    179s]           Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
[12/06 11:33:35    179s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[12/06 11:33:35    179s]            Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 3 
[12/06 11:33:35    179s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 12107862750421347573 15949304924985
[12/06 11:33:35    179s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[12/06 11:33:35    179s]           delay calculator: calls=15822, total_wall_time=0.475s, mean_wall_time=0.030ms
[12/06 11:33:35    179s]           legalizer: calls=3820, total_wall_time=0.071s, mean_wall_time=0.018ms
[12/06 11:33:35    179s]           steiner router: calls=9475, total_wall_time=0.821s, mean_wall_time=0.087ms
[12/06 11:33:35    179s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/06 11:33:35    179s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:35    179s]     Approximately balancing done.
[12/06 11:33:35    179s]     Clock DAG stats after 'Approximately balancing step':
[12/06 11:33:35    179s]       cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
[12/06 11:33:35    179s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:35    179s]       misc counts      : r=1, pp=0
[12/06 11:33:35    179s]       cell areas       : b=358.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=358.560um^2
[12/06 11:33:35    179s]       cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
[12/06 11:33:35    179s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:35    179s]       wire capacitance : top=0.000pF, trunk=0.817pF, leaf=1.625pF, total=2.441pF
[12/06 11:33:35    179s]       wire lengths     : top=0.000um, trunk=7432.515um, leaf=12155.671um, total=19588.186um
[12/06 11:33:35    179s]       hp wire lengths  : top=0.000um, trunk=7325.600um, leaf=5768.600um, total=13094.200um
[12/06 11:33:35    179s]     Clock DAG net violations after 'Approximately balancing step': none
[12/06 11:33:35    179s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/06 11:33:35    179s]       Trunk : target=0.133ns count=39 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {26 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns}
[12/06 11:33:35    179s]       Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
[12/06 11:33:35    179s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[12/06 11:33:35    179s]        Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 3 
[12/06 11:33:35    179s]     Clock DAG hash after 'Approximately balancing step': 12107862750421347573 15949304924985
[12/06 11:33:35    179s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[12/06 11:33:35    179s]       delay calculator: calls=15822, total_wall_time=0.475s, mean_wall_time=0.030ms
[12/06 11:33:35    179s]       legalizer: calls=3820, total_wall_time=0.071s, mean_wall_time=0.018ms
[12/06 11:33:35    179s]       steiner router: calls=9475, total_wall_time=0.821s, mean_wall_time=0.087ms
[12/06 11:33:35    179s]     Primary reporting skew groups after 'Approximately balancing step':
[12/06 11:33:35    179s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.546], skew [0.049 vs 0.058]
[12/06 11:33:35    179s]           min path sink: ys[0].xs[2].torus_switch_xy/w_in_data_reg_reg[15]/CP
[12/06 11:33:35    179s]           max path sink: ys[3].xs[3].torus_switch_xy/e_out_v_reg_reg/CP
[12/06 11:33:35    179s]     Skew group summary after 'Approximately balancing step':
[12/06 11:33:35    179s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.546], skew [0.049 vs 0.058]
[12/06 11:33:35    179s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:35    179s]   Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 11:33:35    179s]   Fixing clock tree overload...
[12/06 11:33:35    179s]     Clock DAG hash before 'Fixing clock tree overload': 12107862750421347573 15949304924985
[12/06 11:33:35    179s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[12/06 11:33:35    179s]       delay calculator: calls=15822, total_wall_time=0.475s, mean_wall_time=0.030ms
[12/06 11:33:35    179s]       legalizer: calls=3820, total_wall_time=0.071s, mean_wall_time=0.018ms
[12/06 11:33:35    179s]       steiner router: calls=9475, total_wall_time=0.821s, mean_wall_time=0.087ms
[12/06 11:33:35    179s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/06 11:33:35    179s]     Clock DAG stats after 'Fixing clock tree overload':
[12/06 11:33:35    179s]       cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
[12/06 11:33:35    179s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:35    179s]       misc counts      : r=1, pp=0
[12/06 11:33:35    179s]       cell areas       : b=358.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=358.560um^2
[12/06 11:33:35    179s]       cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
[12/06 11:33:35    179s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:35    179s]       wire capacitance : top=0.000pF, trunk=0.817pF, leaf=1.625pF, total=2.441pF
[12/06 11:33:35    179s]       wire lengths     : top=0.000um, trunk=7432.515um, leaf=12155.671um, total=19588.186um
[12/06 11:33:35    179s]       hp wire lengths  : top=0.000um, trunk=7325.600um, leaf=5768.600um, total=13094.200um
[12/06 11:33:35    179s]     Clock DAG net violations after 'Fixing clock tree overload': none
[12/06 11:33:35    179s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/06 11:33:35    179s]       Trunk : target=0.133ns count=39 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {26 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns}
[12/06 11:33:35    179s]       Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
[12/06 11:33:35    179s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[12/06 11:33:35    179s]        Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 3 
[12/06 11:33:35    179s]     Clock DAG hash after 'Fixing clock tree overload': 12107862750421347573 15949304924985
[12/06 11:33:35    179s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[12/06 11:33:35    179s]       delay calculator: calls=15822, total_wall_time=0.475s, mean_wall_time=0.030ms
[12/06 11:33:35    179s]       legalizer: calls=3820, total_wall_time=0.071s, mean_wall_time=0.018ms
[12/06 11:33:35    179s]       steiner router: calls=9475, total_wall_time=0.821s, mean_wall_time=0.087ms
[12/06 11:33:35    179s]     Primary reporting skew groups after 'Fixing clock tree overload':
[12/06 11:33:35    179s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.546], skew [0.049 vs 0.058]
[12/06 11:33:35    179s]           min path sink: ys[0].xs[2].torus_switch_xy/w_in_data_reg_reg[15]/CP
[12/06 11:33:35    179s]           max path sink: ys[3].xs[3].torus_switch_xy/e_out_v_reg_reg/CP
[12/06 11:33:35    179s]     Skew group summary after 'Fixing clock tree overload':
[12/06 11:33:35    179s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.546], skew [0.049 vs 0.058]
[12/06 11:33:35    179s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:35    179s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:35    179s]   Approximately balancing paths...
[12/06 11:33:35    179s]     Clock DAG hash before 'Approximately balancing paths': 12107862750421347573 15949304924985
[12/06 11:33:35    179s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[12/06 11:33:35    179s]       delay calculator: calls=15822, total_wall_time=0.475s, mean_wall_time=0.030ms
[12/06 11:33:35    179s]       legalizer: calls=3820, total_wall_time=0.071s, mean_wall_time=0.018ms
[12/06 11:33:35    179s]       steiner router: calls=9475, total_wall_time=0.821s, mean_wall_time=0.087ms
[12/06 11:33:35    179s]     Added 0 buffers.
[12/06 11:33:35    179s]     Clock DAG stats after 'Approximately balancing paths':
[12/06 11:33:35    179s]       cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
[12/06 11:33:35    179s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:35    179s]       misc counts      : r=1, pp=0
[12/06 11:33:35    179s]       cell areas       : b=358.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=358.560um^2
[12/06 11:33:35    179s]       cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
[12/06 11:33:35    179s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:35    179s]       wire capacitance : top=0.000pF, trunk=0.817pF, leaf=1.625pF, total=2.441pF
[12/06 11:33:35    179s]       wire lengths     : top=0.000um, trunk=7432.515um, leaf=12155.671um, total=19588.186um
[12/06 11:33:35    179s]       hp wire lengths  : top=0.000um, trunk=7325.600um, leaf=5768.600um, total=13094.200um
[12/06 11:33:35    179s]     Clock DAG net violations after 'Approximately balancing paths': none
[12/06 11:33:35    179s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/06 11:33:35    179s]       Trunk : target=0.133ns count=39 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {26 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns}
[12/06 11:33:35    179s]       Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
[12/06 11:33:35    179s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[12/06 11:33:35    179s]        Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 3 
[12/06 11:33:35    179s]     Clock DAG hash after 'Approximately balancing paths': 12107862750421347573 15949304924985
[12/06 11:33:35    179s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[12/06 11:33:35    179s]       delay calculator: calls=15822, total_wall_time=0.475s, mean_wall_time=0.030ms
[12/06 11:33:35    179s]       legalizer: calls=3820, total_wall_time=0.071s, mean_wall_time=0.018ms
[12/06 11:33:35    179s]       steiner router: calls=9475, total_wall_time=0.821s, mean_wall_time=0.087ms
[12/06 11:33:35    179s]     Primary reporting skew groups after 'Approximately balancing paths':
[12/06 11:33:35    179s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.546, avg=0.524, sd=0.014], skew [0.049 vs 0.058], 100% {0.497, 0.546} (wid=0.029 ws=0.023) (gid=0.538 gs=0.067)
[12/06 11:33:35    179s]           min path sink: ys[0].xs[2].torus_switch_xy/w_in_data_reg_reg[15]/CP
[12/06 11:33:35    179s]           max path sink: ys[3].xs[3].torus_switch_xy/e_out_v_reg_reg/CP
[12/06 11:33:35    179s]     Skew group summary after 'Approximately balancing paths':
[12/06 11:33:35    179s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.546, avg=0.524, sd=0.014], skew [0.049 vs 0.058], 100% {0.497, 0.546} (wid=0.029 ws=0.023) (gid=0.538 gs=0.067)
[12/06 11:33:35    179s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:35    179s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:35    179s]   Stage::Balancing done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/06 11:33:35    179s]   Stage::Polishing...
[12/06 11:33:35    179s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 11:33:35    179s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:33:35    179s]   Clock DAG stats before polishing:
[12/06 11:33:35    179s]     cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
[12/06 11:33:35    179s]     sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:35    179s]     misc counts      : r=1, pp=0
[12/06 11:33:35    179s]     cell areas       : b=358.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=358.560um^2
[12/06 11:33:35    179s]     cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
[12/06 11:33:35    179s]     sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:35    179s]     wire capacitance : top=0.000pF, trunk=0.817pF, leaf=1.625pF, total=2.441pF
[12/06 11:33:35    179s]     wire lengths     : top=0.000um, trunk=7432.515um, leaf=12155.671um, total=19588.186um
[12/06 11:33:35    179s]     hp wire lengths  : top=0.000um, trunk=7325.600um, leaf=5768.600um, total=13094.200um
[12/06 11:33:35    179s]   Clock DAG net violations before polishing: none
[12/06 11:33:35    179s]   Clock DAG primary half-corner transition distribution before polishing:
[12/06 11:33:35    179s]     Trunk : target=0.133ns count=39 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {26 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns}
[12/06 11:33:35    179s]     Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
[12/06 11:33:35    179s]   Clock DAG library cell distribution before polishing {count}:
[12/06 11:33:35    179s]      Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 3 
[12/06 11:33:35    179s]   Clock DAG hash before polishing: 12107862750421347573 15949304924985
[12/06 11:33:35    179s]   CTS services accumulated run-time stats before polishing:
[12/06 11:33:35    179s]     delay calculator: calls=15938, total_wall_time=0.479s, mean_wall_time=0.030ms
[12/06 11:33:35    179s]     legalizer: calls=3820, total_wall_time=0.071s, mean_wall_time=0.018ms
[12/06 11:33:35    179s]     steiner router: calls=9591, total_wall_time=0.855s, mean_wall_time=0.089ms
[12/06 11:33:35    179s]   Primary reporting skew groups before polishing:
[12/06 11:33:35    179s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.496, max=0.546], skew [0.049 vs 0.058]
[12/06 11:33:35    179s]         min path sink: ys[0].xs[2].torus_switch_xy/w_in_data_reg_reg[15]/CP
[12/06 11:33:35    179s]         max path sink: ys[3].xs[3].torus_switch_xy/e_out_v_reg_reg/CP
[12/06 11:33:35    179s]   Skew group summary before polishing:
[12/06 11:33:35    179s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.496, max=0.546], skew [0.049 vs 0.058]
[12/06 11:33:35    179s]   Merging balancing drivers for power...
[12/06 11:33:35    179s]     Clock DAG hash before 'Merging balancing drivers for power': 12107862750421347573 15949304924985
[12/06 11:33:35    179s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[12/06 11:33:35    179s]       delay calculator: calls=15938, total_wall_time=0.479s, mean_wall_time=0.030ms
[12/06 11:33:35    179s]       legalizer: calls=3820, total_wall_time=0.071s, mean_wall_time=0.018ms
[12/06 11:33:35    179s]       steiner router: calls=9591, total_wall_time=0.855s, mean_wall_time=0.089ms
[12/06 11:33:35    179s]     Tried: 117 Succeeded: 0
[12/06 11:33:35    179s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/06 11:33:35    179s]       cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
[12/06 11:33:35    179s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:35    179s]       misc counts      : r=1, pp=0
[12/06 11:33:35    179s]       cell areas       : b=358.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=358.560um^2
[12/06 11:33:35    179s]       cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
[12/06 11:33:35    179s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:35    179s]       wire capacitance : top=0.000pF, trunk=0.817pF, leaf=1.625pF, total=2.441pF
[12/06 11:33:35    179s]       wire lengths     : top=0.000um, trunk=7432.515um, leaf=12155.671um, total=19588.186um
[12/06 11:33:35    179s]       hp wire lengths  : top=0.000um, trunk=7325.600um, leaf=5768.600um, total=13094.200um
[12/06 11:33:35    179s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[12/06 11:33:35    179s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/06 11:33:35    179s]       Trunk : target=0.133ns count=39 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {26 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns}
[12/06 11:33:35    179s]       Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
[12/06 11:33:35    179s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[12/06 11:33:35    179s]        Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 3 
[12/06 11:33:35    179s]     Clock DAG hash after 'Merging balancing drivers for power': 12107862750421347573 15949304924985
[12/06 11:33:35    179s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[12/06 11:33:35    179s]       delay calculator: calls=16022, total_wall_time=0.482s, mean_wall_time=0.030ms
[12/06 11:33:35    179s]       legalizer: calls=3823, total_wall_time=0.071s, mean_wall_time=0.018ms
[12/06 11:33:35    179s]       steiner router: calls=9602, total_wall_time=0.857s, mean_wall_time=0.089ms
[12/06 11:33:35    179s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[12/06 11:33:35    179s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.496, max=0.546], skew [0.049 vs 0.058]
[12/06 11:33:35    179s]           min path sink: ys[0].xs[2].torus_switch_xy/w_in_data_reg_reg[15]/CP
[12/06 11:33:35    179s]           max path sink: ys[3].xs[3].torus_switch_xy/e_out_v_reg_reg/CP
[12/06 11:33:35    179s]     Skew group summary after 'Merging balancing drivers for power':
[12/06 11:33:35    179s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.496, max=0.546], skew [0.049 vs 0.058]
[12/06 11:33:35    179s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:35    179s]   Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:33:35    179s]   Improving clock skew...
[12/06 11:33:35    179s]     Clock DAG hash before 'Improving clock skew': 12107862750421347573 15949304924985
[12/06 11:33:35    179s]     CTS services accumulated run-time stats before 'Improving clock skew':
[12/06 11:33:35    179s]       delay calculator: calls=16022, total_wall_time=0.482s, mean_wall_time=0.030ms
[12/06 11:33:35    179s]       legalizer: calls=3823, total_wall_time=0.071s, mean_wall_time=0.018ms
[12/06 11:33:35    179s]       steiner router: calls=9602, total_wall_time=0.857s, mean_wall_time=0.089ms
[12/06 11:33:35    179s]     Clock DAG stats after 'Improving clock skew':
[12/06 11:33:35    179s]       cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
[12/06 11:33:35    179s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:35    179s]       misc counts      : r=1, pp=0
[12/06 11:33:35    179s]       cell areas       : b=358.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=358.560um^2
[12/06 11:33:35    179s]       cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
[12/06 11:33:35    179s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:35    179s]       wire capacitance : top=0.000pF, trunk=0.817pF, leaf=1.625pF, total=2.441pF
[12/06 11:33:35    179s]       wire lengths     : top=0.000um, trunk=7432.515um, leaf=12155.671um, total=19588.186um
[12/06 11:33:35    179s]       hp wire lengths  : top=0.000um, trunk=7325.600um, leaf=5768.600um, total=13094.200um
[12/06 11:33:35    179s]     Clock DAG net violations after 'Improving clock skew': none
[12/06 11:33:35    179s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/06 11:33:35    179s]       Trunk : target=0.133ns count=39 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {26 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns}
[12/06 11:33:35    179s]       Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
[12/06 11:33:35    179s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[12/06 11:33:35    179s]        Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 3 
[12/06 11:33:35    179s]     Clock DAG hash after 'Improving clock skew': 12107862750421347573 15949304924985
[12/06 11:33:35    179s]     CTS services accumulated run-time stats after 'Improving clock skew':
[12/06 11:33:35    179s]       delay calculator: calls=16022, total_wall_time=0.482s, mean_wall_time=0.030ms
[12/06 11:33:35    179s]       legalizer: calls=3823, total_wall_time=0.071s, mean_wall_time=0.018ms
[12/06 11:33:35    179s]       steiner router: calls=9602, total_wall_time=0.857s, mean_wall_time=0.089ms
[12/06 11:33:35    179s]     Primary reporting skew groups after 'Improving clock skew':
[12/06 11:33:35    179s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.496, max=0.546, avg=0.524, sd=0.014], skew [0.049 vs 0.058], 100% {0.496, 0.546} (wid=0.029 ws=0.023) (gid=0.538 gs=0.067)
[12/06 11:33:35    179s]           min path sink: ys[0].xs[2].torus_switch_xy/w_in_data_reg_reg[15]/CP
[12/06 11:33:35    179s]           max path sink: ys[3].xs[3].torus_switch_xy/e_out_v_reg_reg/CP
[12/06 11:33:35    179s]     Skew group summary after 'Improving clock skew':
[12/06 11:33:35    179s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.496, max=0.546, avg=0.524, sd=0.014], skew [0.049 vs 0.058], 100% {0.496, 0.546} (wid=0.029 ws=0.023) (gid=0.538 gs=0.067)
[12/06 11:33:35    179s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:35    179s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:35    179s]   Moving gates to reduce wire capacitance...
[12/06 11:33:35    179s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 12107862750421347573 15949304924985
[12/06 11:33:35    179s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[12/06 11:33:35    179s]       delay calculator: calls=16022, total_wall_time=0.482s, mean_wall_time=0.030ms
[12/06 11:33:35    179s]       legalizer: calls=3823, total_wall_time=0.071s, mean_wall_time=0.018ms
[12/06 11:33:35    179s]       steiner router: calls=9602, total_wall_time=0.857s, mean_wall_time=0.089ms
[12/06 11:33:35    179s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[12/06 11:33:35    179s]     Iteration 1...
[12/06 11:33:35    179s]       Artificially removing short and long paths...
[12/06 11:33:35    179s]         Clock DAG hash before 'Artificially removing short and long paths': 12107862750421347573 15949304924985
[12/06 11:33:35    179s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/06 11:33:35    179s]           delay calculator: calls=16022, total_wall_time=0.482s, mean_wall_time=0.030ms
[12/06 11:33:35    179s]           legalizer: calls=3823, total_wall_time=0.071s, mean_wall_time=0.018ms
[12/06 11:33:35    179s]           steiner router: calls=9602, total_wall_time=0.857s, mean_wall_time=0.089ms
[12/06 11:33:35    179s]         For skew_group ideal_clock/functional_wcl_fast target band (0.496, 0.546)
[12/06 11:33:35    179s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:35    179s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:35    179s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[12/06 11:33:35    179s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 12107862750421347573 15949304924985
[12/06 11:33:35    179s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[12/06 11:33:35    179s]           delay calculator: calls=16022, total_wall_time=0.482s, mean_wall_time=0.030ms
[12/06 11:33:35    179s]           legalizer: calls=3823, total_wall_time=0.071s, mean_wall_time=0.018ms
[12/06 11:33:35    179s]           steiner router: calls=9602, total_wall_time=0.857s, mean_wall_time=0.089ms
[12/06 11:33:35    179s]         Legalizer releasing space for clock trees
[12/06 11:33:36    180s]         Legalizing clock trees...
[12/06 11:33:36    180s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:36    180s]         Legalizer API calls during this step: 755 succeeded with high effort: 755 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:36    180s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/06 11:33:36    180s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[12/06 11:33:36    180s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 10535319003893943125 15976435987761057713
[12/06 11:33:36    180s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[12/06 11:33:36    180s]           delay calculator: calls=16727, total_wall_time=0.505s, mean_wall_time=0.030ms
[12/06 11:33:36    180s]           legalizer: calls=4578, total_wall_time=0.084s, mean_wall_time=0.018ms
[12/06 11:33:36    180s]           steiner router: calls=10113, total_wall_time=0.954s, mean_wall_time=0.094ms
[12/06 11:33:36    180s]         Moving gates: 
[12/06 11:33:36    180s]         Legalizer releasing space for clock trees
[12/06 11:33:36    180s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/06 11:33:38    182s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:38    182s]         100% 
[12/06 11:33:38    182s]         Legalizer API calls during this step: 1610 succeeded with high effort: 1610 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:38    182s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:02.0 real=0:00:02.0)
[12/06 11:33:38    182s]     Iteration 1 done.
[12/06 11:33:38    182s]     Iteration 2...
[12/06 11:33:38    182s]       Artificially removing short and long paths...
[12/06 11:33:38    182s]         Clock DAG hash before 'Artificially removing short and long paths': 5354364151916775535 17357397567772635395
[12/06 11:33:38    182s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/06 11:33:38    182s]           delay calculator: calls=18899, total_wall_time=0.576s, mean_wall_time=0.030ms
[12/06 11:33:38    182s]           legalizer: calls=6188, total_wall_time=0.120s, mean_wall_time=0.019ms
[12/06 11:33:38    182s]           steiner router: calls=12395, total_wall_time=1.373s, mean_wall_time=0.111ms
[12/06 11:33:38    182s]         For skew_group ideal_clock/functional_wcl_fast target band (0.488, 0.544)
[12/06 11:33:38    182s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:38    182s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:38    182s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[12/06 11:33:38    182s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 5354364151916775535 17357397567772635395
[12/06 11:33:38    182s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[12/06 11:33:38    182s]           delay calculator: calls=18923, total_wall_time=0.576s, mean_wall_time=0.030ms
[12/06 11:33:38    182s]           legalizer: calls=6188, total_wall_time=0.120s, mean_wall_time=0.019ms
[12/06 11:33:38    182s]           steiner router: calls=12411, total_wall_time=1.376s, mean_wall_time=0.111ms
[12/06 11:33:38    182s]         Legalizer releasing space for clock trees
[12/06 11:33:38    182s]         Legalizing clock trees...
[12/06 11:33:38    182s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:38    182s]         Legalizer API calls during this step: 648 succeeded with high effort: 648 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:38    182s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/06 11:33:38    182s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[12/06 11:33:38    182s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 8843620785082814225 11434311859233433485
[12/06 11:33:38    182s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[12/06 11:33:38    182s]           delay calculator: calls=19308, total_wall_time=0.589s, mean_wall_time=0.031ms
[12/06 11:33:38    182s]           legalizer: calls=6836, total_wall_time=0.132s, mean_wall_time=0.019ms
[12/06 11:33:38    182s]           steiner router: calls=12982, total_wall_time=1.483s, mean_wall_time=0.114ms
[12/06 11:33:38    182s]         Moving gates: 
[12/06 11:33:38    182s]         Legalizer releasing space for clock trees
[12/06 11:33:39    182s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/06 11:33:40    184s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:40    184s]         100% 
[12/06 11:33:40    184s]         Legalizer API calls during this step: 1610 succeeded with high effort: 1610 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:40    184s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.7 real=0:00:01.7)
[12/06 11:33:40    184s]     Iteration 2 done.
[12/06 11:33:40    184s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[12/06 11:33:40    184s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[12/06 11:33:40    184s]       cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
[12/06 11:33:40    184s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:40    184s]       misc counts      : r=1, pp=0
[12/06 11:33:40    184s]       cell areas       : b=358.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=358.560um^2
[12/06 11:33:40    184s]       cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
[12/06 11:33:40    184s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:40    184s]       wire capacitance : top=0.000pF, trunk=0.778pF, leaf=1.607pF, total=2.385pF
[12/06 11:33:40    184s]       wire lengths     : top=0.000um, trunk=7124.017um, leaf=12007.272um, total=19131.289um
[12/06 11:33:40    184s]       hp wire lengths  : top=0.000um, trunk=7078.600um, leaf=5828.400um, total=12907.000um
[12/06 11:33:40    184s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[12/06 11:33:40    184s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[12/06 11:33:40    184s]       Trunk : target=0.133ns count=39 avg=0.069ns sd=0.030ns min=0.004ns max=0.129ns {24 <= 0.080ns, 12 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 1 <= 0.133ns}
[12/06 11:33:40    184s]       Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.014ns min=0.081ns max=0.133ns {0 <= 0.080ns, 30 <= 0.106ns, 23 <= 0.120ns, 10 <= 0.126ns, 14 <= 0.133ns}
[12/06 11:33:40    184s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[12/06 11:33:40    184s]        Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 3 
[12/06 11:33:40    184s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 4700184910320995019 13944695268295803087
[12/06 11:33:40    184s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[12/06 11:33:40    184s]       delay calculator: calls=20969, total_wall_time=0.642s, mean_wall_time=0.031ms
[12/06 11:33:40    184s]       legalizer: calls=8446, total_wall_time=0.168s, mean_wall_time=0.020ms
[12/06 11:33:40    184s]       steiner router: calls=15296, total_wall_time=1.909s, mean_wall_time=0.125ms
[12/06 11:33:40    184s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[12/06 11:33:40    184s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.488, max=0.544, avg=0.516, sd=0.015], skew [0.056 vs 0.058], 100% {0.488, 0.544} (wid=0.028 ws=0.022) (gid=0.536 gs=0.073)
[12/06 11:33:40    184s]           min path sink: ys[2].xs[2].torus_switch_xy/e_out_v_reg_reg/CP
[12/06 11:33:40    184s]           max path sink: ys[3].xs[0].client_xy/regulator/number_tokens_reg[0]/CP
[12/06 11:33:40    184s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[12/06 11:33:40    184s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.488, max=0.544, avg=0.516, sd=0.015], skew [0.056 vs 0.058], 100% {0.488, 0.544} (wid=0.028 ws=0.022) (gid=0.536 gs=0.073)
[12/06 11:33:40    184s]     Legalizer API calls during this step: 4623 succeeded with high effort: 4623 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:40    184s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:04.8 real=0:00:04.9)
[12/06 11:33:40    184s]   Reducing clock tree power 3...
[12/06 11:33:40    184s]     Clock DAG hash before 'Reducing clock tree power 3': 4700184910320995019 13944695268295803087
[12/06 11:33:40    184s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[12/06 11:33:40    184s]       delay calculator: calls=20969, total_wall_time=0.642s, mean_wall_time=0.031ms
[12/06 11:33:40    184s]       legalizer: calls=8446, total_wall_time=0.168s, mean_wall_time=0.020ms
[12/06 11:33:40    184s]       steiner router: calls=15296, total_wall_time=1.909s, mean_wall_time=0.125ms
[12/06 11:33:40    184s]     Artificially removing short and long paths...
[12/06 11:33:40    184s]       Clock DAG hash before 'Artificially removing short and long paths': 4700184910320995019 13944695268295803087
[12/06 11:33:40    184s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/06 11:33:40    184s]         delay calculator: calls=20969, total_wall_time=0.642s, mean_wall_time=0.031ms
[12/06 11:33:40    184s]         legalizer: calls=8446, total_wall_time=0.168s, mean_wall_time=0.020ms
[12/06 11:33:40    184s]         steiner router: calls=15296, total_wall_time=1.909s, mean_wall_time=0.125ms
[12/06 11:33:40    184s]       For skew_group ideal_clock/functional_wcl_fast target band (0.488, 0.544)
[12/06 11:33:40    184s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:40    184s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:40    184s]     Initial gate capacitance is (rise=2.326pF fall=2.269pF).
[12/06 11:33:40    184s]     Resizing gates: 
[12/06 11:33:40    184s]     Legalizer releasing space for clock trees
[12/06 11:33:40    184s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/06 11:33:40    184s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:40    184s]     100% 
[12/06 11:33:40    184s]     Stopping in iteration 1: unable to make further power recovery in this step.
[12/06 11:33:40    184s]     Iteration 1: gate capacitance is (rise=2.321pF fall=2.264pF).
[12/06 11:33:41    184s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/06 11:33:41    184s]       cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
[12/06 11:33:41    184s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:41    184s]       misc counts      : r=1, pp=0
[12/06 11:33:41    184s]       cell areas       : b=352.080um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=352.080um^2
[12/06 11:33:41    184s]       cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
[12/06 11:33:41    184s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:41    184s]       wire capacitance : top=0.000pF, trunk=0.778pF, leaf=1.607pF, total=2.385pF
[12/06 11:33:41    184s]       wire lengths     : top=0.000um, trunk=7124.605um, leaf=12007.272um, total=19131.877um
[12/06 11:33:41    184s]       hp wire lengths  : top=0.000um, trunk=7078.600um, leaf=5828.400um, total=12907.000um
[12/06 11:33:41    184s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[12/06 11:33:41    184s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/06 11:33:41    184s]       Trunk : target=0.133ns count=39 avg=0.073ns sd=0.028ns min=0.004ns max=0.126ns {21 <= 0.080ns, 15 <= 0.106ns, 0 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
[12/06 11:33:41    184s]       Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.014ns min=0.081ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 24 <= 0.120ns, 10 <= 0.126ns, 14 <= 0.133ns}
[12/06 11:33:41    184s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[12/06 11:33:41    184s]        Bufs: CKBD4: 98 CKBD2: 14 CKBD1: 3 
[12/06 11:33:41    184s]     Clock DAG hash after 'Reducing clock tree power 3': 12328310589177870961 2575988021787415021
[12/06 11:33:41    184s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[12/06 11:33:41    184s]       delay calculator: calls=21396, total_wall_time=0.657s, mean_wall_time=0.031ms
[12/06 11:33:41    184s]       legalizer: calls=8687, total_wall_time=0.171s, mean_wall_time=0.020ms
[12/06 11:33:41    184s]       steiner router: calls=15326, total_wall_time=1.913s, mean_wall_time=0.125ms
[12/06 11:33:41    184s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[12/06 11:33:41    184s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.508, max=0.559, avg=0.539, sd=0.014], skew [0.051 vs 0.058], 100% {0.508, 0.559} (wid=0.028 ws=0.022) (gid=0.551 gs=0.069)
[12/06 11:33:41    184s]           min path sink: ys[0].xs[2].torus_switch_xy/e_out_data_reg_reg[24]/CP
[12/06 11:33:41    184s]           max path sink: ys[3].xs[0].client_xy/regulator/number_tokens_reg[0]/CP
[12/06 11:33:41    184s]     Skew group summary after 'Reducing clock tree power 3':
[12/06 11:33:41    184s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.508, max=0.559, avg=0.539, sd=0.014], skew [0.051 vs 0.058], 100% {0.508, 0.559} (wid=0.028 ws=0.022) (gid=0.551 gs=0.069)
[12/06 11:33:41    184s]     Legalizer API calls during this step: 241 succeeded with high effort: 241 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:41    184s]   Reducing clock tree power 3 done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 11:33:41    184s]   Improving insertion delay...
[12/06 11:33:41    184s]     Clock DAG hash before 'Improving insertion delay': 12328310589177870961 2575988021787415021
[12/06 11:33:41    184s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[12/06 11:33:41    184s]       delay calculator: calls=21396, total_wall_time=0.657s, mean_wall_time=0.031ms
[12/06 11:33:41    184s]       legalizer: calls=8687, total_wall_time=0.171s, mean_wall_time=0.020ms
[12/06 11:33:41    184s]       steiner router: calls=15326, total_wall_time=1.913s, mean_wall_time=0.125ms
[12/06 11:33:41    184s]     Clock DAG stats after 'Improving insertion delay':
[12/06 11:33:41    184s]       cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
[12/06 11:33:41    184s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:41    184s]       misc counts      : r=1, pp=0
[12/06 11:33:41    184s]       cell areas       : b=353.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=353.160um^2
[12/06 11:33:41    184s]       cell capacitance : b=0.196pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.196pF
[12/06 11:33:41    184s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:41    184s]       wire capacitance : top=0.000pF, trunk=0.778pF, leaf=1.607pF, total=2.385pF
[12/06 11:33:41    184s]       wire lengths     : top=0.000um, trunk=7124.217um, leaf=12007.272um, total=19131.489um
[12/06 11:33:41    184s]       hp wire lengths  : top=0.000um, trunk=7078.600um, leaf=5828.400um, total=12907.000um
[12/06 11:33:41    184s]     Clock DAG net violations after 'Improving insertion delay': none
[12/06 11:33:41    184s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/06 11:33:41    184s]       Trunk : target=0.133ns count=39 avg=0.073ns sd=0.029ns min=0.004ns max=0.126ns {21 <= 0.080ns, 15 <= 0.106ns, 0 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
[12/06 11:33:41    184s]       Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.014ns min=0.081ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 24 <= 0.120ns, 10 <= 0.126ns, 14 <= 0.133ns}
[12/06 11:33:41    184s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[12/06 11:33:41    184s]        Bufs: CKBD4: 99 CKBD2: 13 CKBD1: 3 
[12/06 11:33:41    184s]     Clock DAG hash after 'Improving insertion delay': 17611625157916764470 14287739205223986058
[12/06 11:33:41    184s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[12/06 11:33:41    184s]       delay calculator: calls=21470, total_wall_time=0.659s, mean_wall_time=0.031ms
[12/06 11:33:41    184s]       legalizer: calls=8704, total_wall_time=0.171s, mean_wall_time=0.020ms
[12/06 11:33:41    184s]       steiner router: calls=15370, total_wall_time=1.914s, mean_wall_time=0.125ms
[12/06 11:33:41    184s]     Primary reporting skew groups after 'Improving insertion delay':
[12/06 11:33:41    184s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.492, max=0.544, avg=0.524, sd=0.014], skew [0.051 vs 0.058], 100% {0.492, 0.544} (wid=0.028 ws=0.022) (gid=0.536 gs=0.069)
[12/06 11:33:41    184s]           min path sink: ys[0].xs[2].torus_switch_xy/e_out_data_reg_reg[24]/CP
[12/06 11:33:41    184s]           max path sink: ys[3].xs[0].client_xy/regulator/number_tokens_reg[0]/CP
[12/06 11:33:41    184s]     Skew group summary after 'Improving insertion delay':
[12/06 11:33:41    184s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.492, max=0.544, avg=0.524, sd=0.014], skew [0.051 vs 0.058], 100% {0.492, 0.544} (wid=0.028 ws=0.022) (gid=0.536 gs=0.069)
[12/06 11:33:41    184s]     Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:41    184s]   Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:33:41    184s]   Wire Opt OverFix...
[12/06 11:33:41    184s]     Clock DAG hash before 'Wire Opt OverFix': 17611625157916764470 14287739205223986058
[12/06 11:33:41    184s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[12/06 11:33:41    184s]       delay calculator: calls=21470, total_wall_time=0.659s, mean_wall_time=0.031ms
[12/06 11:33:41    184s]       legalizer: calls=8704, total_wall_time=0.171s, mean_wall_time=0.020ms
[12/06 11:33:41    184s]       steiner router: calls=15370, total_wall_time=1.914s, mean_wall_time=0.125ms
[12/06 11:33:41    184s]     Wire Reduction extra effort...
[12/06 11:33:41    184s]       Clock DAG hash before 'Wire Reduction extra effort': 17611625157916764470 14287739205223986058
[12/06 11:33:41    184s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[12/06 11:33:41    184s]         delay calculator: calls=21470, total_wall_time=0.659s, mean_wall_time=0.031ms
[12/06 11:33:41    184s]         legalizer: calls=8704, total_wall_time=0.171s, mean_wall_time=0.020ms
[12/06 11:33:41    184s]         steiner router: calls=15370, total_wall_time=1.914s, mean_wall_time=0.125ms
[12/06 11:33:41    184s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[12/06 11:33:41    184s]       Artificially removing short and long paths...
[12/06 11:33:41    184s]         Clock DAG hash before 'Artificially removing short and long paths': 17611625157916764470 14287739205223986058
[12/06 11:33:41    184s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/06 11:33:41    184s]           delay calculator: calls=21470, total_wall_time=0.659s, mean_wall_time=0.031ms
[12/06 11:33:41    184s]           legalizer: calls=8704, total_wall_time=0.171s, mean_wall_time=0.020ms
[12/06 11:33:41    184s]           steiner router: calls=15370, total_wall_time=1.914s, mean_wall_time=0.125ms
[12/06 11:33:41    184s]         For skew_group ideal_clock/functional_wcl_fast target band (0.492, 0.544)
[12/06 11:33:41    184s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:41    184s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:41    184s]       Global shorten wires A0...
[12/06 11:33:41    184s]         Clock DAG hash before 'Global shorten wires A0': 17611625157916764470 14287739205223986058
[12/06 11:33:41    184s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[12/06 11:33:41    184s]           delay calculator: calls=21470, total_wall_time=0.659s, mean_wall_time=0.031ms
[12/06 11:33:41    184s]           legalizer: calls=8704, total_wall_time=0.171s, mean_wall_time=0.020ms
[12/06 11:33:41    184s]           steiner router: calls=15370, total_wall_time=1.914s, mean_wall_time=0.125ms
[12/06 11:33:41    184s]         Legalizer API calls during this step: 147 succeeded with high effort: 147 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:41    184s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:41    184s]       Move For Wirelength - core...
[12/06 11:33:41    184s]         Clock DAG hash before 'Move For Wirelength - core': 16862489865861793352 16944289641677869692
[12/06 11:33:41    184s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[12/06 11:33:41    184s]           delay calculator: calls=21499, total_wall_time=0.660s, mean_wall_time=0.031ms
[12/06 11:33:41    184s]           legalizer: calls=8851, total_wall_time=0.174s, mean_wall_time=0.020ms
[12/06 11:33:41    184s]           steiner router: calls=15416, total_wall_time=1.924s, mean_wall_time=0.125ms
[12/06 11:33:41    185s]         Move for wirelength. considered=116, filtered=116, permitted=115, cannotCompute=11, computed=104, moveTooSmall=155, resolved=0, predictFail=21, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=19, ignoredLeafDriver=0, worse=342, accepted=20
[12/06 11:33:41    185s]         Max accepted move=135.200um, total accepted move=525.200um, average move=26.260um
[12/06 11:33:42    185s]         Move for wirelength. considered=116, filtered=116, permitted=115, cannotCompute=11, computed=104, moveTooSmall=158, resolved=0, predictFail=20, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=20, ignoredLeafDriver=0, worse=352, accepted=12
[12/06 11:33:42    185s]         Max accepted move=40.200um, total accepted move=141.800um, average move=11.816um
[12/06 11:33:42    186s]         Move for wirelength. considered=116, filtered=116, permitted=115, cannotCompute=11, computed=104, moveTooSmall=158, resolved=0, predictFail=21, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=22, ignoredLeafDriver=0, worse=372, accepted=3
[12/06 11:33:42    186s]         Max accepted move=10.000um, total accepted move=20.600um, average move=6.867um
[12/06 11:33:42    186s]         Legalizer API calls during this step: 1233 succeeded with high effort: 1233 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:42    186s]       Move For Wirelength - core done. (took cpu=0:00:01.4 real=0:00:01.4)
[12/06 11:33:42    186s]       Global shorten wires A1...
[12/06 11:33:42    186s]         Clock DAG hash before 'Global shorten wires A1': 15666954677370469531 5880341006477498751
[12/06 11:33:42    186s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[12/06 11:33:42    186s]           delay calculator: calls=22707, total_wall_time=0.697s, mean_wall_time=0.031ms
[12/06 11:33:42    186s]           legalizer: calls=10084, total_wall_time=0.209s, mean_wall_time=0.021ms
[12/06 11:33:42    186s]           steiner router: calls=18166, total_wall_time=2.439s, mean_wall_time=0.134ms
[12/06 11:33:42    186s]         Legalizer API calls during this step: 149 succeeded with high effort: 149 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:42    186s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:42    186s]       Move For Wirelength - core...
[12/06 11:33:42    186s]         Clock DAG hash before 'Move For Wirelength - core': 6173864999938640879 12418210185633234163
[12/06 11:33:42    186s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[12/06 11:33:42    186s]           delay calculator: calls=22747, total_wall_time=0.698s, mean_wall_time=0.031ms
[12/06 11:33:42    186s]           legalizer: calls=10233, total_wall_time=0.212s, mean_wall_time=0.021ms
[12/06 11:33:42    186s]           steiner router: calls=18222, total_wall_time=2.449s, mean_wall_time=0.134ms
[12/06 11:33:42    186s]         Move for wirelength. considered=116, filtered=116, permitted=115, cannotCompute=107, computed=8, moveTooSmall=165, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=5, accepted=0
[12/06 11:33:42    186s]         Max accepted move=0.000um, total accepted move=0.000um
[12/06 11:33:42    186s]         Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:42    186s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:42    186s]       Global shorten wires B...
[12/06 11:33:42    186s]         Clock DAG hash before 'Global shorten wires B': 6173864999938640879 12418210185633234163
[12/06 11:33:42    186s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[12/06 11:33:42    186s]           delay calculator: calls=22763, total_wall_time=0.699s, mean_wall_time=0.031ms
[12/06 11:33:42    186s]           legalizer: calls=10242, total_wall_time=0.212s, mean_wall_time=0.021ms
[12/06 11:33:42    186s]           steiner router: calls=18242, total_wall_time=2.453s, mean_wall_time=0.134ms
[12/06 11:33:42    186s]         Legalizer API calls during this step: 493 succeeded with high effort: 493 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:42    186s]       Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 11:33:42    186s]       Move For Wirelength - branch...
[12/06 11:33:42    186s]         Clock DAG hash before 'Move For Wirelength - branch': 7634083405436551417 17416572174937386421
[12/06 11:33:42    186s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[12/06 11:33:42    186s]           delay calculator: calls=22970, total_wall_time=0.706s, mean_wall_time=0.031ms
[12/06 11:33:42    186s]           legalizer: calls=10735, total_wall_time=0.222s, mean_wall_time=0.021ms
[12/06 11:33:42    186s]           steiner router: calls=18590, total_wall_time=2.522s, mean_wall_time=0.136ms
[12/06 11:33:42    186s]         Move for wirelength. considered=116, filtered=116, permitted=115, cannotCompute=0, computed=115, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=117, accepted=3
[12/06 11:33:42    186s]         Max accepted move=0.600um, total accepted move=1.400um, average move=0.467um
[12/06 11:33:43    186s]         Move for wirelength. considered=116, filtered=116, permitted=115, cannotCompute=112, computed=3, moveTooSmall=0, resolved=0, predictFail=158, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
[12/06 11:33:43    186s]         Max accepted move=0.000um, total accepted move=0.000um
[12/06 11:33:43    186s]         Legalizer API calls during this step: 124 succeeded with high effort: 124 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:43    186s]       Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:33:43    186s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[12/06 11:33:43    186s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/06 11:33:43    186s]         cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
[12/06 11:33:43    186s]         sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:43    186s]         misc counts      : r=1, pp=0
[12/06 11:33:43    186s]         cell areas       : b=353.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=353.160um^2
[12/06 11:33:43    186s]         cell capacitance : b=0.196pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.196pF
[12/06 11:33:43    186s]         sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:43    186s]         wire capacitance : top=0.000pF, trunk=0.767pF, leaf=1.607pF, total=2.375pF
[12/06 11:33:43    186s]         wire lengths     : top=0.000um, trunk=7020.818um, leaf=12010.472um, total=19031.291um
[12/06 11:33:43    186s]         hp wire lengths  : top=0.000um, trunk=6991.000um, leaf=5841.200um, total=12832.200um
[12/06 11:33:43    186s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[12/06 11:33:43    186s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/06 11:33:43    186s]         Trunk : target=0.133ns count=39 avg=0.072ns sd=0.029ns min=0.004ns max=0.131ns {24 <= 0.080ns, 11 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 2 <= 0.133ns}
[12/06 11:33:43    186s]         Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.014ns min=0.081ns max=0.133ns {0 <= 0.080ns, 30 <= 0.106ns, 23 <= 0.120ns, 10 <= 0.126ns, 14 <= 0.133ns}
[12/06 11:33:43    186s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[12/06 11:33:43    186s]          Bufs: CKBD4: 99 CKBD2: 13 CKBD1: 3 
[12/06 11:33:43    186s]       Clock DAG hash after 'Wire Reduction extra effort': 14568933913700675740 10285629299461794352
[12/06 11:33:43    186s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[12/06 11:33:43    186s]         delay calculator: calls=23000, total_wall_time=0.707s, mean_wall_time=0.031ms
[12/06 11:33:43    186s]         legalizer: calls=10859, total_wall_time=0.224s, mean_wall_time=0.021ms
[12/06 11:33:43    186s]         steiner router: calls=18642, total_wall_time=2.532s, mean_wall_time=0.136ms
[12/06 11:33:43    186s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[12/06 11:33:43    186s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.494, max=0.546, avg=0.524, sd=0.014], skew [0.052 vs 0.058], 100% {0.494, 0.546} (wid=0.032 ws=0.026) (gid=0.538 gs=0.069)
[12/06 11:33:43    186s]             min path sink: ys[2].xs[0].torus_switch_xy/e_out_data_reg_reg[14]/CP
[12/06 11:33:43    186s]             max path sink: ys[3].xs[0].client_xy/regulator/number_tokens_reg[0]/CP
[12/06 11:33:43    186s]       Skew group summary after 'Wire Reduction extra effort':
[12/06 11:33:43    186s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.494, max=0.546, avg=0.524, sd=0.014], skew [0.052 vs 0.058], 100% {0.494, 0.546} (wid=0.032 ws=0.026) (gid=0.538 gs=0.069)
[12/06 11:33:43    186s]       Legalizer API calls during this step: 2155 succeeded with high effort: 2155 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:43    186s]     Wire Reduction extra effort done. (took cpu=0:00:02.0 real=0:00:02.0)
[12/06 11:33:43    186s]     Optimizing orientation...
[12/06 11:33:43    186s]     FlipOpt...
[12/06 11:33:43    186s]     Disconnecting clock tree from netlist...
[12/06 11:33:43    186s]     Disconnecting clock tree from netlist done.
[12/06 11:33:43    186s]     Performing Single Threaded FlipOpt
[12/06 11:33:43    186s]     Optimizing orientation on clock cells...
[12/06 11:33:43    186s]       Orientation Wirelength Optimization: Attempted = 117 , Succeeded = 9 , Constraints Broken = 106 , CannotMove = 2 , Illegal = 0 , Other = 0
[12/06 11:33:43    186s]     Optimizing orientation on clock cells done.
[12/06 11:33:43    186s]     Resynthesising clock tree into netlist...
[12/06 11:33:43    186s]       Reset timing graph...
[12/06 11:33:43    186s] Ignoring AAE DB Resetting ...
[12/06 11:33:43    186s]       Reset timing graph done.
[12/06 11:33:43    186s]     Resynthesising clock tree into netlist done.
[12/06 11:33:43    186s]     FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:33:43    186s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:33:43    186s] End AAE Lib Interpolated Model. (MEM=2738.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 11:33:43    187s]     Clock DAG stats after 'Wire Opt OverFix':
[12/06 11:33:43    187s]       cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
[12/06 11:33:43    187s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:43    187s]       misc counts      : r=1, pp=0
[12/06 11:33:43    187s]       cell areas       : b=353.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=353.160um^2
[12/06 11:33:43    187s]       cell capacitance : b=0.196pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.196pF
[12/06 11:33:43    187s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:43    187s]       wire capacitance : top=0.000pF, trunk=0.767pF, leaf=1.607pF, total=2.373pF
[12/06 11:33:43    187s]       wire lengths     : top=0.000um, trunk=7013.418um, leaf=12007.272um, total=19020.691um
[12/06 11:33:43    187s]       hp wire lengths  : top=0.000um, trunk=6991.000um, leaf=5841.200um, total=12832.200um
[12/06 11:33:43    187s]     Clock DAG net violations after 'Wire Opt OverFix': none
[12/06 11:33:43    187s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/06 11:33:43    187s]       Trunk : target=0.133ns count=39 avg=0.072ns sd=0.029ns min=0.004ns max=0.131ns {24 <= 0.080ns, 11 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 2 <= 0.133ns}
[12/06 11:33:43    187s]       Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.014ns min=0.081ns max=0.133ns {0 <= 0.080ns, 30 <= 0.106ns, 23 <= 0.120ns, 10 <= 0.126ns, 14 <= 0.133ns}
[12/06 11:33:43    187s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[12/06 11:33:43    187s]        Bufs: CKBD4: 99 CKBD2: 13 CKBD1: 3 
[12/06 11:33:43    187s]     Clock DAG hash after 'Wire Opt OverFix': 11757940141979387057 9749725825548713101
[12/06 11:33:43    187s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[12/06 11:33:43    187s]       delay calculator: calls=23116, total_wall_time=0.711s, mean_wall_time=0.031ms
[12/06 11:33:43    187s]       legalizer: calls=10859, total_wall_time=0.224s, mean_wall_time=0.021ms
[12/06 11:33:43    187s]       steiner router: calls=19096, total_wall_time=2.618s, mean_wall_time=0.137ms
[12/06 11:33:43    187s]     Primary reporting skew groups after 'Wire Opt OverFix':
[12/06 11:33:43    187s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.494, max=0.546, avg=0.524, sd=0.014], skew [0.052 vs 0.058], 100% {0.494, 0.546} (wid=0.032 ws=0.026) (gid=0.538 gs=0.069)
[12/06 11:33:43    187s]           min path sink: ys[2].xs[0].torus_switch_xy/e_out_data_reg_reg[14]/CP
[12/06 11:33:43    187s]           max path sink: ys[3].xs[0].client_xy/regulator/number_tokens_reg[0]/CP
[12/06 11:33:43    187s]     Skew group summary after 'Wire Opt OverFix':
[12/06 11:33:43    187s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.494, max=0.546, avg=0.524, sd=0.014], skew [0.052 vs 0.058], 100% {0.494, 0.546} (wid=0.032 ws=0.026) (gid=0.538 gs=0.069)
[12/06 11:33:43    187s]     Legalizer API calls during this step: 2155 succeeded with high effort: 2155 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:43    187s]   Wire Opt OverFix done. (took cpu=0:00:02.3 real=0:00:02.3)
[12/06 11:33:43    187s]   Total capacitance is (rise=4.695pF fall=4.638pF), of which (rise=2.373pF fall=2.373pF) is wire, and (rise=2.322pF fall=2.265pF) is gate.
[12/06 11:33:43    187s]   Stage::Polishing done. (took cpu=0:00:07.7 real=0:00:07.8)
[12/06 11:33:43    187s]   Stage::Updating netlist...
[12/06 11:33:43    187s]   Reset timing graph...
[12/06 11:33:43    187s] Ignoring AAE DB Resetting ...
[12/06 11:33:43    187s]   Reset timing graph done.
[12/06 11:33:43    187s]   Setting non-default rules before calling refine place.
[12/06 11:33:43    187s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/06 11:33:43    187s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2738.3M, EPOCH TIME: 1733502823.402520
[12/06 11:33:43    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3136).
[12/06 11:33:43    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:43    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:43    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:43    187s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.036, REAL:0.036, MEM:2669.3M, EPOCH TIME: 1733502823.438968
[12/06 11:33:43    187s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:43    187s]   Leaving CCOpt scope - ClockRefiner...
[12/06 11:33:43    187s]   Assigned high priority to 115 instances.
[12/06 11:33:43    187s]   Soft fixed 115 clock instances.
[12/06 11:33:43    187s]   Performing Clock Only Refine Place.
[12/06 11:33:43    187s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[12/06 11:33:43    187s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2669.3M, EPOCH TIME: 1733502823.442140
[12/06 11:33:43    187s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2669.3M, EPOCH TIME: 1733502823.442207
[12/06 11:33:43    187s] Processing tracks to init pin-track alignment.
[12/06 11:33:43    187s] z: 2, totalTracks: 1
[12/06 11:33:43    187s] z: 4, totalTracks: 1
[12/06 11:33:43    187s] z: 6, totalTracks: 1
[12/06 11:33:43    187s] z: 8, totalTracks: 1
[12/06 11:33:43    187s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:33:43    187s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:33:43    187s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2669.3M, EPOCH TIME: 1733502823.451121
[12/06 11:33:43    187s] Info: 115 insts are soft-fixed.
[12/06 11:33:43    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:43    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:43    187s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:33:43    187s] 
[12/06 11:33:43    187s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:33:43    187s] OPERPROF:       Starting CMU at level 4, MEM:2669.3M, EPOCH TIME: 1733502823.510539
[12/06 11:33:43    187s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2669.3M, EPOCH TIME: 1733502823.511590
[12/06 11:33:43    187s] 
[12/06 11:33:43    187s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 11:33:43    187s] Info: 115 insts are soft-fixed.
[12/06 11:33:43    187s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.071, REAL:0.071, MEM:2669.3M, EPOCH TIME: 1733502823.522098
[12/06 11:33:43    187s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2669.3M, EPOCH TIME: 1733502823.522140
[12/06 11:33:43    187s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2669.3M, EPOCH TIME: 1733502823.522550
[12/06 11:33:43    187s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2669.3MB).
[12/06 11:33:43    187s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.089, REAL:0.090, MEM:2669.3M, EPOCH TIME: 1733502823.531806
[12/06 11:33:43    187s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.089, REAL:0.090, MEM:2669.3M, EPOCH TIME: 1733502823.531832
[12/06 11:33:43    187s] TDRefine: refinePlace mode is spiral
[12/06 11:33:43    187s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1176749.3
[12/06 11:33:43    187s] OPERPROF: Starting RefinePlace at level 1, MEM:2669.3M, EPOCH TIME: 1733502823.531888
[12/06 11:33:43    187s] *** Starting refinePlace (0:03:07 mem=2669.3M) ***
[12/06 11:33:43    187s] Total net bbox length = 9.024e+05 (3.999e+05 5.025e+05) (ext = 1.823e+04)
[12/06 11:33:43    187s] 
[12/06 11:33:43    187s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:33:43    187s] Info: 115 insts are soft-fixed.
[12/06 11:33:43    187s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 11:33:43    187s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 11:33:43    187s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 11:33:43    187s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:33:43    187s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:33:43    187s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2669.3M, EPOCH TIME: 1733502823.561281
[12/06 11:33:43    187s] Starting refinePlace ...
[12/06 11:33:43    187s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:33:43    187s] One DDP V2 for no tweak run.
[12/06 11:33:43    187s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 11:33:43    187s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2669.3MB
[12/06 11:33:43    187s] Statistics of distance of Instance movement in refine placement:
[12/06 11:33:43    187s]   maximum (X+Y) =         0.00 um
[12/06 11:33:43    187s]   mean    (X+Y) =         0.00 um
[12/06 11:33:43    187s] Summary Report:
[12/06 11:33:43    187s] Instances move: 0 (out of 6677 movable)
[12/06 11:33:43    187s] Instances flipped: 0
[12/06 11:33:43    187s] Mean displacement: 0.00 um
[12/06 11:33:43    187s] Max displacement: 0.00 um 
[12/06 11:33:43    187s] Total instances moved : 0
[12/06 11:33:43    187s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.004, REAL:0.004, MEM:2669.3M, EPOCH TIME: 1733502823.565101
[12/06 11:33:43    187s] Total net bbox length = 9.024e+05 (3.999e+05 5.025e+05) (ext = 1.823e+04)
[12/06 11:33:43    187s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2669.3MB
[12/06 11:33:43    187s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2669.3MB) @(0:03:07 - 0:03:07).
[12/06 11:33:43    187s] *** Finished refinePlace (0:03:07 mem=2669.3M) ***
[12/06 11:33:43    187s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1176749.3
[12/06 11:33:43    187s] OPERPROF: Finished RefinePlace at level 1, CPU:0.035, REAL:0.035, MEM:2669.3M, EPOCH TIME: 1733502823.567256
[12/06 11:33:43    187s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2669.3M, EPOCH TIME: 1733502823.567290
[12/06 11:33:43    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:115).
[12/06 11:33:43    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:43    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:43    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:43    187s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.028, REAL:0.028, MEM:2669.3M, EPOCH TIME: 1733502823.595162
[12/06 11:33:43    187s]   ClockRefiner summary
[12/06 11:33:43    187s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3251).
[12/06 11:33:43    187s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 115).
[12/06 11:33:43    187s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3136).
[12/06 11:33:43    187s]   Restoring pStatusCts on 115 clock instances.
[12/06 11:33:43    187s]   Revert refine place priority changes on 0 instances.
[12/06 11:33:43    187s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 11:33:43    187s]   Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 11:33:43    187s]   CCOpt::Phase::Implementation done. (took cpu=0:00:10.0 real=0:00:10.1)
[12/06 11:33:43    187s]   CCOpt::Phase::eGRPC...
[12/06 11:33:43    187s]   eGR Post Conditioning loop iteration 0...
[12/06 11:33:43    187s]     Clock implementation routing...
[12/06 11:33:43    187s]       Leaving CCOpt scope - Routing Tools...
[12/06 11:33:43    187s] Net route status summary:
[12/06 11:33:43    187s]   Clock:       116 (unrouted=116, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 11:33:43    187s]   Non-clock: 15406 (unrouted=8237, trialRouted=7169, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=8236, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 11:33:43    187s]       Routing using eGR only...
[12/06 11:33:43    187s]         Early Global Route - eGR only step...
[12/06 11:33:43    187s] (ccopt eGR): There are 116 nets to be routed. 0 nets have skip routing designation.
[12/06 11:33:43    187s] (ccopt eGR): There are 116 nets for routing of which 116 have one or more fixed wires.
[12/06 11:33:43    187s] (ccopt eGR): Start to route 116 all nets
[12/06 11:33:43    187s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2669.28 MB )
[12/06 11:33:43    187s] (I)      ==================== Layers =====================
[12/06 11:33:43    187s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:43    187s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 11:33:43    187s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:43    187s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 11:33:43    187s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 11:33:43    187s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 11:33:43    187s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 11:33:43    187s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 11:33:43    187s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 11:33:43    187s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 11:33:43    187s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 11:33:43    187s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 11:33:43    187s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 11:33:43    187s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 11:33:43    187s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 11:33:43    187s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 11:33:43    187s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 11:33:43    187s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 11:33:43    187s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 11:33:43    187s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 11:33:43    187s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 11:33:43    187s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 11:33:43    187s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 11:33:43    187s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:43    187s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 11:33:43    187s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 11:33:43    187s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:43    187s] (I)      Started Import and model ( Curr Mem: 2669.28 MB )
[12/06 11:33:43    187s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:33:43    187s] (I)      == Non-default Options ==
[12/06 11:33:43    187s] (I)      Clean congestion better                            : true
[12/06 11:33:43    187s] (I)      Estimate vias on DPT layer                         : true
[12/06 11:33:43    187s] (I)      Clean congestion layer assignment rounds           : 3
[12/06 11:33:43    187s] (I)      Layer constraints as soft constraints              : true
[12/06 11:33:43    187s] (I)      Soft top layer                                     : true
[12/06 11:33:43    187s] (I)      Skip prospective layer relax nets                  : true
[12/06 11:33:43    187s] (I)      Better NDR handling                                : true
[12/06 11:33:43    187s] (I)      Improved NDR modeling in LA                        : true
[12/06 11:33:43    187s] (I)      Routing cost fix for NDR handling                  : true
[12/06 11:33:43    187s] (I)      Block tracks for preroutes                         : true
[12/06 11:33:43    187s] (I)      Assign IRoute by net group key                     : true
[12/06 11:33:43    187s] (I)      Block unroutable channels                          : true
[12/06 11:33:43    187s] (I)      Block unroutable channels 3D                       : true
[12/06 11:33:43    187s] (I)      Bound layer relaxed segment wl                     : true
[12/06 11:33:43    187s] (I)      Blocked pin reach length threshold                 : 2
[12/06 11:33:43    187s] (I)      Check blockage within NDR space in TA              : true
[12/06 11:33:43    187s] (I)      Skip must join for term with via pillar            : true
[12/06 11:33:43    187s] (I)      Model find APA for IO pin                          : true
[12/06 11:33:43    187s] (I)      On pin location for off pin term                   : true
[12/06 11:33:43    187s] (I)      Handle EOL spacing                                 : true
[12/06 11:33:43    187s] (I)      Merge PG vias by gap                               : true
[12/06 11:33:43    187s] (I)      Maximum routing layer                              : 10
[12/06 11:33:43    187s] (I)      Route selected nets only                           : true
[12/06 11:33:43    187s] (I)      Refine MST                                         : true
[12/06 11:33:43    187s] (I)      Honor PRL                                          : true
[12/06 11:33:43    187s] (I)      Strong congestion aware                            : true
[12/06 11:33:43    187s] (I)      Improved initial location for IRoutes              : true
[12/06 11:33:43    187s] (I)      Multi panel TA                                     : true
[12/06 11:33:43    187s] (I)      Penalize wire overlap                              : true
[12/06 11:33:43    187s] (I)      Expand small instance blockage                     : true
[12/06 11:33:43    187s] (I)      Reduce via in TA                                   : true
[12/06 11:33:43    187s] (I)      SS-aware routing                                   : true
[12/06 11:33:43    187s] (I)      Improve tree edge sharing                          : true
[12/06 11:33:43    187s] (I)      Improve 2D via estimation                          : true
[12/06 11:33:43    187s] (I)      Refine Steiner tree                                : true
[12/06 11:33:43    187s] (I)      Build spine tree                                   : true
[12/06 11:33:43    187s] (I)      Model pass through capacity                        : true
[12/06 11:33:43    187s] (I)      Extend blockages by a half GCell                   : true
[12/06 11:33:43    187s] (I)      Consider pin shapes                                : true
[12/06 11:33:43    187s] (I)      Consider pin shapes for all nodes                  : true
[12/06 11:33:43    187s] (I)      Consider NR APA                                    : true
[12/06 11:33:43    187s] (I)      Consider IO pin shape                              : true
[12/06 11:33:43    187s] (I)      Fix pin connection bug                             : true
[12/06 11:33:43    187s] (I)      Consider layer RC for local wires                  : true
[12/06 11:33:43    187s] (I)      Route to clock mesh pin                            : true
[12/06 11:33:43    187s] (I)      LA-aware pin escape length                         : 2
[12/06 11:33:43    187s] (I)      Connect multiple ports                             : true
[12/06 11:33:43    187s] (I)      Split for must join                                : true
[12/06 11:33:43    187s] (I)      Number of threads                                  : 1
[12/06 11:33:43    187s] (I)      Routing effort level                               : 10000
[12/06 11:33:43    187s] (I)      Prefer layer length threshold                      : 8
[12/06 11:33:43    187s] (I)      Overflow penalty cost                              : 10
[12/06 11:33:43    187s] (I)      A-star cost                                        : 0.300000
[12/06 11:33:43    187s] (I)      Misalignment cost                                  : 10.000000
[12/06 11:33:43    187s] (I)      Threshold for short IRoute                         : 6
[12/06 11:33:43    187s] (I)      Via cost during post routing                       : 1.000000
[12/06 11:33:43    187s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/06 11:33:43    187s] (I)      Source-to-sink ratio                               : 0.300000
[12/06 11:33:43    187s] (I)      Scenic ratio bound                                 : 3.000000
[12/06 11:33:43    187s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/06 11:33:43    187s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/06 11:33:43    187s] (I)      PG-aware similar topology routing                  : true
[12/06 11:33:43    187s] (I)      Maze routing via cost fix                          : true
[12/06 11:33:43    187s] (I)      Apply PRL on PG terms                              : true
[12/06 11:33:43    187s] (I)      Apply PRL on obs objects                           : true
[12/06 11:33:43    187s] (I)      Handle range-type spacing rules                    : true
[12/06 11:33:43    187s] (I)      PG gap threshold multiplier                        : 10.000000
[12/06 11:33:43    187s] (I)      Parallel spacing query fix                         : true
[12/06 11:33:43    187s] (I)      Force source to root IR                            : true
[12/06 11:33:43    187s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/06 11:33:43    187s] (I)      Do not relax to DPT layer                          : true
[12/06 11:33:43    187s] (I)      No DPT in post routing                             : true
[12/06 11:33:43    187s] (I)      Modeling PG via merging fix                        : true
[12/06 11:33:43    187s] (I)      Shield aware TA                                    : true
[12/06 11:33:43    187s] (I)      Strong shield aware TA                             : true
[12/06 11:33:43    187s] (I)      Overflow calculation fix in LA                     : true
[12/06 11:33:43    187s] (I)      Post routing fix                                   : true
[12/06 11:33:43    187s] (I)      Strong post routing                                : true
[12/06 11:33:43    187s] (I)      NDR via pillar fix                                 : true
[12/06 11:33:43    187s] (I)      Violation on path threshold                        : 1
[12/06 11:33:43    187s] (I)      Pass through capacity modeling                     : true
[12/06 11:33:43    187s] (I)      Select the non-relaxed segments in post routing stage : true
[12/06 11:33:43    187s] (I)      Select term pin box for io pin                     : true
[12/06 11:33:43    187s] (I)      Penalize NDR sharing                               : true
[12/06 11:33:43    187s] (I)      Enable special modeling                            : false
[12/06 11:33:43    187s] (I)      Keep fixed segments                                : true
[12/06 11:33:43    187s] (I)      Reorder net groups by key                          : true
[12/06 11:33:43    187s] (I)      Increase net scenic ratio                          : true
[12/06 11:33:43    187s] (I)      Method to set GCell size                           : row
[12/06 11:33:43    187s] (I)      Connect multiple ports and must join fix           : true
[12/06 11:33:43    187s] (I)      Avoid high resistance layers                       : true
[12/06 11:33:43    187s] (I)      Model find APA for IO pin fix                      : true
[12/06 11:33:43    187s] (I)      Avoid connecting non-metal layers                  : true
[12/06 11:33:43    187s] (I)      Use track pitch for NDR                            : true
[12/06 11:33:43    187s] (I)      Enable layer relax to lower layer                  : true
[12/06 11:33:43    187s] (I)      Enable layer relax to upper layer                  : true
[12/06 11:33:43    187s] (I)      Top layer relaxation fix                           : true
[12/06 11:33:43    187s] (I)      Handle non-default track width                     : false
[12/06 11:33:43    187s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 11:33:43    187s] (I)      Use row-based GCell size
[12/06 11:33:43    187s] (I)      Use row-based GCell align
[12/06 11:33:43    187s] (I)      layer 0 area = 168000
[12/06 11:33:43    187s] (I)      layer 1 area = 208000
[12/06 11:33:43    187s] (I)      layer 2 area = 208000
[12/06 11:33:43    187s] (I)      layer 3 area = 208000
[12/06 11:33:43    187s] (I)      layer 4 area = 208000
[12/06 11:33:43    187s] (I)      layer 5 area = 208000
[12/06 11:33:43    187s] (I)      layer 6 area = 208000
[12/06 11:33:43    187s] (I)      layer 7 area = 2259999
[12/06 11:33:43    187s] (I)      layer 8 area = 2259999
[12/06 11:33:43    187s] (I)      layer 9 area = 0
[12/06 11:33:43    187s] (I)      GCell unit size   : 3600
[12/06 11:33:43    187s] (I)      GCell multiplier  : 1
[12/06 11:33:43    187s] (I)      GCell row height  : 3600
[12/06 11:33:43    187s] (I)      Actual row height : 3600
[12/06 11:33:43    187s] (I)      GCell align ref   : 4000 4000
[12/06 11:33:43    187s] [NR-eGR] Track table information for default rule: 
[12/06 11:33:43    187s] [NR-eGR] M1 has single uniform track structure
[12/06 11:33:43    187s] [NR-eGR] M2 has single uniform track structure
[12/06 11:33:43    187s] [NR-eGR] M3 has single uniform track structure
[12/06 11:33:43    187s] [NR-eGR] M4 has single uniform track structure
[12/06 11:33:43    187s] [NR-eGR] M5 has single uniform track structure
[12/06 11:33:43    187s] [NR-eGR] M6 has single uniform track structure
[12/06 11:33:43    187s] [NR-eGR] M7 has single uniform track structure
[12/06 11:33:43    187s] [NR-eGR] M8 has single uniform track structure
[12/06 11:33:43    187s] [NR-eGR] M9 has single uniform track structure
[12/06 11:33:43    187s] [NR-eGR] AP has single uniform track structure
[12/06 11:33:43    187s] (I)      ================== Default via ==================
[12/06 11:33:43    187s] (I)      +---+--------------------+----------------------+
[12/06 11:33:43    187s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 11:33:43    187s] (I)      +---+--------------------+----------------------+
[12/06 11:33:43    187s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 11:33:43    187s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 11:33:43    187s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 11:33:43    187s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 11:33:43    187s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 11:33:43    187s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 11:33:43    187s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 11:33:43    187s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 11:33:43    187s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 11:33:43    187s] (I)      +---+--------------------+----------------------+
[12/06 11:33:43    187s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 11:33:44    188s] [NR-eGR] Read 2209622 PG shapes
[12/06 11:33:44    188s] [NR-eGR] Read 0 clock shapes
[12/06 11:33:44    188s] [NR-eGR] Read 0 other shapes
[12/06 11:33:44    188s] [NR-eGR] #Routing Blockages  : 0
[12/06 11:33:44    188s] [NR-eGR] #Instance Blockages : 3552
[12/06 11:33:44    188s] [NR-eGR] #PG Blockages       : 2209622
[12/06 11:33:44    188s] [NR-eGR] #Halo Blockages     : 0
[12/06 11:33:44    188s] [NR-eGR] #Boundary Blockages : 0
[12/06 11:33:44    188s] [NR-eGR] #Clock Blockages    : 0
[12/06 11:33:44    188s] [NR-eGR] #Other Blockages    : 0
[12/06 11:33:44    188s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 11:33:44    188s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 11:33:44    188s] [NR-eGR] Read 7284 nets ( ignored 7169 )
[12/06 11:33:44    188s] [NR-eGR] Connected 0 must-join pins/ports
[12/06 11:33:44    188s] (I)      early_global_route_priority property id does not exist.
[12/06 11:33:44    188s] (I)      Read Num Blocks=2217828  Num Prerouted Wires=0  Num CS=0
[12/06 11:33:44    188s] (I)      Layer 1 (V) : #blockages 4449 : #preroutes 0
[12/06 11:33:44    188s] (I)      Layer 2 (H) : #blockages 994708 : #preroutes 0
[12/06 11:33:44    188s] (I)      Layer 3 (V) : #blockages 897 : #preroutes 0
[12/06 11:33:44    188s] (I)      Layer 4 (H) : #blockages 857772 : #preroutes 0
[12/06 11:33:44    188s] (I)      Layer 5 (V) : #blockages 360002 : #preroutes 0
[12/06 11:33:44    188s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 11:33:44    188s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 11:33:44    188s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 11:33:44    188s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 11:33:44    188s] (I)      Moved 0 terms for better access 
[12/06 11:33:44    188s] (I)      Number of ignored nets                =      0
[12/06 11:33:44    188s] (I)      Number of connected nets              =      0
[12/06 11:33:44    188s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 11:33:44    188s] (I)      Number of clock nets                  =    115.  Ignored: No
[12/06 11:33:44    188s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 11:33:44    188s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 11:33:44    188s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 11:33:44    188s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 11:33:44    188s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 11:33:44    188s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 11:33:44    188s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 11:33:44    188s] [NR-eGR] There are 115 clock nets ( 115 with NDR ).
[12/06 11:33:44    188s] (I)      Ndr track 0 does not exist
[12/06 11:33:45    188s] (I)      ---------------------Grid Graph Info--------------------
[12/06 11:33:45    188s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 11:33:45    188s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 11:33:45    188s] (I)      Site width          :   400  (dbu)
[12/06 11:33:45    188s] (I)      Row height          :  3600  (dbu)
[12/06 11:33:45    188s] (I)      GCell row height    :  3600  (dbu)
[12/06 11:33:45    188s] (I)      GCell width         :  3600  (dbu)
[12/06 11:33:45    188s] (I)      GCell height        :  3600  (dbu)
[12/06 11:33:45    188s] (I)      Grid                :   834   834    10
[12/06 11:33:45    188s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 11:33:45    188s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 11:33:45    188s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 11:33:45    188s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 11:33:45    188s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 11:33:45    188s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 11:33:45    188s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 11:33:45    188s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 11:33:45    188s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 11:33:45    188s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 11:33:45    188s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 11:33:45    188s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 11:33:45    188s] (I)      --------------------------------------------------------
[12/06 11:33:45    188s] 
[12/06 11:33:45    188s] [NR-eGR] ============ Routing rule table ============
[12/06 11:33:45    188s] [NR-eGR] Rule id: 0  Nets: 115
[12/06 11:33:45    188s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/06 11:33:45    188s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 11:33:45    188s] (I)                    Pitch  800  800  800  800  800  800  3200  3200  26000 
[12/06 11:33:45    188s] (I)             #Used tracks    2    2    2    2    2    2     2     2      2 
[12/06 11:33:45    188s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 11:33:45    188s] [NR-eGR] ========================================
[12/06 11:33:45    188s] [NR-eGR] 
[12/06 11:33:45    188s] (I)      =============== Blocked Tracks ===============
[12/06 11:33:45    188s] (I)      +-------+---------+----------+---------------+
[12/06 11:33:45    188s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 11:33:45    188s] (I)      +-------+---------+----------+---------------+
[12/06 11:33:45    188s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 11:33:45    188s] (I)      |     2 | 6255000 |  1776267 |        28.40% |
[12/06 11:33:45    188s] (I)      |     3 | 6254166 |  2068355 |        33.07% |
[12/06 11:33:45    188s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 11:33:45    188s] (I)      |     5 | 6254166 |  5146593 |        82.29% |
[12/06 11:33:45    188s] (I)      |     6 | 6255000 |  4611620 |        73.73% |
[12/06 11:33:45    188s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 11:33:45    188s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 11:33:45    188s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 11:33:45    188s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 11:33:45    188s] (I)      +-------+---------+----------+---------------+
[12/06 11:33:45    188s] (I)      Finished Import and model ( CPU: 1.22 sec, Real: 1.22 sec, Curr Mem: 2795.25 MB )
[12/06 11:33:45    188s] (I)      Reset routing kernel
[12/06 11:33:45    188s] (I)      Started Global Routing ( Curr Mem: 2795.25 MB )
[12/06 11:33:45    188s] (I)      totalPins=3365  totalGlobalPin=3213 (95.48%)
[12/06 11:33:45    188s] (I)      total 2D Cap : 8701514 = (4186228 H, 4515286 V)
[12/06 11:33:45    188s] [NR-eGR] Layer group 1: route 115 net(s) in layer range [3, 4]
[12/06 11:33:45    188s] (I)      
[12/06 11:33:45    188s] (I)      ============  Phase 1a Route ============
[12/06 11:33:45    188s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 11:33:45    188s] (I)      Usage: 10452 = (5492 H, 4960 V) = (0.13% H, 0.11% V) = (9.886e+03um H, 8.928e+03um V)
[12/06 11:33:45    188s] (I)      
[12/06 11:33:45    188s] (I)      ============  Phase 1b Route ============
[12/06 11:33:45    188s] (I)      Usage: 10452 = (5492 H, 4960 V) = (0.13% H, 0.11% V) = (9.886e+03um H, 8.928e+03um V)
[12/06 11:33:45    188s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.881360e+04um
[12/06 11:33:45    188s] (I)      
[12/06 11:33:45    188s] (I)      ============  Phase 1c Route ============
[12/06 11:33:45    188s] (I)      Level2 Grid: 167 x 167
[12/06 11:33:45    188s] (I)      Usage: 10452 = (5492 H, 4960 V) = (0.13% H, 0.11% V) = (9.886e+03um H, 8.928e+03um V)
[12/06 11:33:45    188s] (I)      
[12/06 11:33:45    188s] (I)      ============  Phase 1d Route ============
[12/06 11:33:45    188s] (I)      Usage: 10454 = (5494 H, 4960 V) = (0.13% H, 0.11% V) = (9.889e+03um H, 8.928e+03um V)
[12/06 11:33:45    188s] (I)      
[12/06 11:33:45    188s] (I)      ============  Phase 1e Route ============
[12/06 11:33:45    188s] (I)      Usage: 10454 = (5494 H, 4960 V) = (0.13% H, 0.11% V) = (9.889e+03um H, 8.928e+03um V)
[12/06 11:33:45    188s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.881720e+04um
[12/06 11:33:45    188s] (I)      
[12/06 11:33:45    188s] (I)      ============  Phase 1f Route ============
[12/06 11:33:45    188s] (I)      Usage: 10454 = (5494 H, 4960 V) = (0.13% H, 0.11% V) = (9.889e+03um H, 8.928e+03um V)
[12/06 11:33:45    188s] (I)      
[12/06 11:33:45    188s] (I)      ============  Phase 1g Route ============
[12/06 11:33:45    188s] (I)      Usage: 10382 = (5453 H, 4929 V) = (0.13% H, 0.11% V) = (9.815e+03um H, 8.872e+03um V)
[12/06 11:33:45    188s] (I)      #Nets         : 115
[12/06 11:33:45    188s] (I)      #Relaxed nets : 11
[12/06 11:33:45    188s] (I)      Wire length   : 9553
[12/06 11:33:45    188s] [NR-eGR] Create a new net group with 11 nets and layer range [3, 6]
[12/06 11:33:45    188s] (I)      
[12/06 11:33:45    188s] (I)      ============  Phase 1h Route ============
[12/06 11:33:45    188s] (I)      Usage: 10307 = (5424 H, 4883 V) = (0.13% H, 0.11% V) = (9.763e+03um H, 8.789e+03um V)
[12/06 11:33:45    188s] (I)      total 2D Cap : 13591092 = (6092878 H, 7498214 V)
[12/06 11:33:45    188s] [NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 6]
[12/06 11:33:45    188s] (I)      
[12/06 11:33:45    188s] (I)      ============  Phase 1a Route ============
[12/06 11:33:45    188s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 11:33:45    188s] (I)      Usage: 11196 = (5843 H, 5353 V) = (0.10% H, 0.07% V) = (1.052e+04um H, 9.635e+03um V)
[12/06 11:33:45    188s] (I)      
[12/06 11:33:45    188s] (I)      ============  Phase 1b Route ============
[12/06 11:33:45    188s] (I)      Usage: 11196 = (5843 H, 5353 V) = (0.10% H, 0.07% V) = (1.052e+04um H, 9.635e+03um V)
[12/06 11:33:45    188s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.015280e+04um
[12/06 11:33:45    188s] (I)      
[12/06 11:33:45    188s] (I)      ============  Phase 1c Route ============
[12/06 11:33:45    188s] (I)      Level2 Grid: 167 x 167
[12/06 11:33:45    188s] (I)      Usage: 11196 = (5843 H, 5353 V) = (0.10% H, 0.07% V) = (1.052e+04um H, 9.635e+03um V)
[12/06 11:33:45    188s] (I)      
[12/06 11:33:45    188s] (I)      ============  Phase 1d Route ============
[12/06 11:33:45    188s] (I)      Usage: 11196 = (5843 H, 5353 V) = (0.10% H, 0.07% V) = (1.052e+04um H, 9.635e+03um V)
[12/06 11:33:45    188s] (I)      
[12/06 11:33:45    188s] (I)      ============  Phase 1e Route ============
[12/06 11:33:45    188s] (I)      Usage: 11196 = (5843 H, 5353 V) = (0.10% H, 0.07% V) = (1.052e+04um H, 9.635e+03um V)
[12/06 11:33:45    188s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.015280e+04um
[12/06 11:33:45    188s] (I)      
[12/06 11:33:45    188s] (I)      ============  Phase 1f Route ============
[12/06 11:33:45    188s] (I)      Usage: 11196 = (5843 H, 5353 V) = (0.10% H, 0.07% V) = (1.052e+04um H, 9.635e+03um V)
[12/06 11:33:45    188s] (I)      
[12/06 11:33:45    188s] (I)      ============  Phase 1g Route ============
[12/06 11:33:45    188s] (I)      Usage: 11141 = (5819 H, 5322 V) = (0.10% H, 0.07% V) = (1.047e+04um H, 9.580e+03um V)
[12/06 11:33:45    188s] (I)      #Nets         : 11
[12/06 11:33:45    188s] (I)      #Relaxed nets : 10
[12/06 11:33:45    188s] (I)      Wire length   : 93
[12/06 11:33:45    188s] [NR-eGR] Create a new net group with 10 nets and layer range [3, 8]
[12/06 11:33:45    188s] (I)      
[12/06 11:33:45    188s] (I)      ============  Phase 1h Route ============
[12/06 11:33:45    188s] (I)      Usage: 11070 = (5784 H, 5286 V) = (0.09% H, 0.07% V) = (1.041e+04um H, 9.515e+03um V)
[12/06 11:33:45    189s] (I)      total 2D Cap : 21409008 = (12347044 H, 9061964 V)
[12/06 11:33:45    189s] [NR-eGR] Layer group 3: route 10 net(s) in layer range [3, 8]
[12/06 11:33:45    189s] (I)      
[12/06 11:33:45    189s] (I)      ============  Phase 1a Route ============
[12/06 11:33:45    189s] (I)      Usage: 11866 = (6157 H, 5709 V) = (0.05% H, 0.06% V) = (1.108e+04um H, 1.028e+04um V)
[12/06 11:33:45    189s] (I)      
[12/06 11:33:45    189s] (I)      ============  Phase 1b Route ============
[12/06 11:33:45    189s] (I)      Usage: 11866 = (6157 H, 5709 V) = (0.05% H, 0.06% V) = (1.108e+04um H, 1.028e+04um V)
[12/06 11:33:45    189s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.135880e+04um
[12/06 11:33:45    189s] (I)      
[12/06 11:33:45    189s] (I)      ============  Phase 1c Route ============
[12/06 11:33:45    189s] (I)      Usage: 11866 = (6157 H, 5709 V) = (0.05% H, 0.06% V) = (1.108e+04um H, 1.028e+04um V)
[12/06 11:33:45    189s] (I)      
[12/06 11:33:45    189s] (I)      ============  Phase 1d Route ============
[12/06 11:33:45    189s] (I)      Usage: 11866 = (6157 H, 5709 V) = (0.05% H, 0.06% V) = (1.108e+04um H, 1.028e+04um V)
[12/06 11:33:45    189s] (I)      
[12/06 11:33:45    189s] (I)      ============  Phase 1e Route ============
[12/06 11:33:45    189s] (I)      Usage: 11866 = (6157 H, 5709 V) = (0.05% H, 0.06% V) = (1.108e+04um H, 1.028e+04um V)
[12/06 11:33:45    189s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.135880e+04um
[12/06 11:33:45    189s] (I)      
[12/06 11:33:45    189s] (I)      ============  Phase 1f Route ============
[12/06 11:33:45    189s] (I)      Usage: 11866 = (6157 H, 5709 V) = (0.05% H, 0.06% V) = (1.108e+04um H, 1.028e+04um V)
[12/06 11:33:45    189s] (I)      
[12/06 11:33:45    189s] (I)      ============  Phase 1g Route ============
[12/06 11:33:45    189s] (I)      Usage: 11811 = (6134 H, 5677 V) = (0.05% H, 0.06% V) = (1.104e+04um H, 1.022e+04um V)
[12/06 11:33:45    189s] (I)      #Nets         : 10
[12/06 11:33:45    189s] (I)      #Relaxed nets : 10
[12/06 11:33:45    189s] (I)      Wire length   : 0
[12/06 11:33:45    189s] [NR-eGR] Create a new net group with 10 nets and layer range [3, 10]
[12/06 11:33:45    189s] (I)      
[12/06 11:33:45    189s] (I)      ============  Phase 1h Route ============
[12/06 11:33:45    189s] (I)      Usage: 11740 = (6099 H, 5641 V) = (0.05% H, 0.06% V) = (1.098e+04um H, 1.015e+04um V)
[12/06 11:33:45    189s] (I)      total 2D Cap : 23164578 = (13910794 H, 9253784 V)
[12/06 11:33:45    189s] [NR-eGR] Layer group 4: route 10 net(s) in layer range [3, 10]
[12/06 11:33:45    189s] (I)      
[12/06 11:33:45    189s] (I)      ============  Phase 1a Route ============
[12/06 11:33:45    189s] (I)      Usage: 12536 = (6472 H, 6064 V) = (0.05% H, 0.07% V) = (1.165e+04um H, 1.092e+04um V)
[12/06 11:33:45    189s] (I)      
[12/06 11:33:45    189s] (I)      ============  Phase 1b Route ============
[12/06 11:33:45    189s] (I)      Usage: 12536 = (6472 H, 6064 V) = (0.05% H, 0.07% V) = (1.165e+04um H, 1.092e+04um V)
[12/06 11:33:45    189s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.256480e+04um
[12/06 11:33:45    189s] (I)      
[12/06 11:33:45    189s] (I)      ============  Phase 1c Route ============
[12/06 11:33:45    189s] (I)      Usage: 12536 = (6472 H, 6064 V) = (0.05% H, 0.07% V) = (1.165e+04um H, 1.092e+04um V)
[12/06 11:33:45    189s] (I)      
[12/06 11:33:45    189s] (I)      ============  Phase 1d Route ============
[12/06 11:33:45    189s] (I)      Usage: 12536 = (6472 H, 6064 V) = (0.05% H, 0.07% V) = (1.165e+04um H, 1.092e+04um V)
[12/06 11:33:45    189s] (I)      
[12/06 11:33:45    189s] (I)      ============  Phase 1e Route ============
[12/06 11:33:45    189s] (I)      Usage: 12536 = (6472 H, 6064 V) = (0.05% H, 0.07% V) = (1.165e+04um H, 1.092e+04um V)
[12/06 11:33:45    189s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.256480e+04um
[12/06 11:33:45    189s] (I)      
[12/06 11:33:45    189s] (I)      ============  Phase 1f Route ============
[12/06 11:33:45    189s] (I)      Usage: 12536 = (6472 H, 6064 V) = (0.05% H, 0.07% V) = (1.165e+04um H, 1.092e+04um V)
[12/06 11:33:45    189s] (I)      
[12/06 11:33:45    189s] (I)      ============  Phase 1g Route ============
[12/06 11:33:45    189s] (I)      Usage: 12481 = (6449 H, 6032 V) = (0.05% H, 0.07% V) = (1.161e+04um H, 1.086e+04um V)
[12/06 11:33:45    189s] (I)      #Nets         : 10
[12/06 11:33:45    189s] (I)      #Relaxed nets : 9
[12/06 11:33:45    189s] (I)      Wire length   : 71
[12/06 11:33:45    189s] [NR-eGR] Create a new net group with 9 nets and layer range [2, 10]
[12/06 11:33:45    189s] (I)      
[12/06 11:33:45    189s] (I)      ============  Phase 1h Route ============
[12/06 11:33:45    189s] (I)      Usage: 12481 = (6449 H, 6032 V) = (0.05% H, 0.07% V) = (1.161e+04um H, 1.086e+04um V)
[12/06 11:33:45    189s] (I)      total 2D Cap : 27662479 = (13910794 H, 13751685 V)
[12/06 11:33:45    189s] [NR-eGR] Layer group 5: route 9 net(s) in layer range [2, 10]
[12/06 11:33:45    189s] (I)      
[12/06 11:33:45    189s] (I)      ============  Phase 1a Route ============
[12/06 11:33:45    189s] (I)      Usage: 13896 = (7113 H, 6783 V) = (0.05% H, 0.05% V) = (1.280e+04um H, 1.221e+04um V)
[12/06 11:33:45    189s] (I)      
[12/06 11:33:45    189s] (I)      ============  Phase 1b Route ============
[12/06 11:33:45    189s] (I)      Usage: 13896 = (7113 H, 6783 V) = (0.05% H, 0.05% V) = (1.280e+04um H, 1.221e+04um V)
[12/06 11:33:45    189s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.501280e+04um
[12/06 11:33:45    189s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/06 11:33:45    189s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 11:33:45    189s] (I)      
[12/06 11:33:45    189s] (I)      ============  Phase 1c Route ============
[12/06 11:33:45    189s] (I)      Usage: 13896 = (7113 H, 6783 V) = (0.05% H, 0.05% V) = (1.280e+04um H, 1.221e+04um V)
[12/06 11:33:45    189s] (I)      
[12/06 11:33:45    189s] (I)      ============  Phase 1d Route ============
[12/06 11:33:45    189s] (I)      Usage: 13896 = (7113 H, 6783 V) = (0.05% H, 0.05% V) = (1.280e+04um H, 1.221e+04um V)
[12/06 11:33:45    189s] (I)      
[12/06 11:33:45    189s] (I)      ============  Phase 1e Route ============
[12/06 11:33:45    189s] (I)      Usage: 13896 = (7113 H, 6783 V) = (0.05% H, 0.05% V) = (1.280e+04um H, 1.221e+04um V)
[12/06 11:33:45    189s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.501280e+04um
[12/06 11:33:45    189s] (I)      
[12/06 11:33:45    189s] (I)      ============  Phase 1f Route ============
[12/06 11:33:45    189s] (I)      Usage: 13896 = (7113 H, 6783 V) = (0.05% H, 0.05% V) = (1.280e+04um H, 1.221e+04um V)
[12/06 11:33:45    189s] (I)      
[12/06 11:33:45    189s] (I)      ============  Phase 1g Route ============
[12/06 11:33:45    189s] (I)      Usage: 13889 = (7116 H, 6773 V) = (0.05% H, 0.05% V) = (1.281e+04um H, 1.219e+04um V)
[12/06 11:33:45    189s] (I)      
[12/06 11:33:45    189s] (I)      ============  Phase 1h Route ============
[12/06 11:33:45    189s] (I)      Usage: 13889 = (7116 H, 6773 V) = (0.05% H, 0.05% V) = (1.281e+04um H, 1.219e+04um V)
[12/06 11:33:45    189s] (I)      
[12/06 11:33:45    189s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 11:33:45    189s] [NR-eGR]                        OverCon            
[12/06 11:33:45    189s] [NR-eGR]                         #Gcell     %Gcell
[12/06 11:33:45    189s] [NR-eGR]        Layer               (1)    OverCon
[12/06 11:33:45    189s] [NR-eGR] ----------------------------------------------
[12/06 11:33:45    189s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:45    189s] [NR-eGR]      M2 ( 2)         1( 0.00%)   ( 0.00%) 
[12/06 11:33:45    189s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:45    189s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:45    189s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:45    189s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:45    189s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:45    189s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:45    189s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:45    189s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:45    189s] [NR-eGR] ----------------------------------------------
[12/06 11:33:45    189s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[12/06 11:33:45    189s] [NR-eGR] 
[12/06 11:33:45    189s] (I)      Finished Global Routing ( CPU: 0.71 sec, Real: 0.71 sec, Curr Mem: 2795.25 MB )
[12/06 11:33:45    189s] (I)      total 2D Cap : 28270748 = (14218329 H, 14052419 V)
[12/06 11:33:45    189s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 11:33:45    189s] (I)      ============= Track Assignment ============
[12/06 11:33:45    189s] (I)      Started Track Assignment (1T) ( Curr Mem: 2795.25 MB )
[12/06 11:33:45    189s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 11:33:45    189s] (I)      Run Multi-thread track assignment
[12/06 11:33:46    189s] (I)      Finished Track Assignment (1T) ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2795.25 MB )
[12/06 11:33:46    189s] (I)      Started Export ( Curr Mem: 2795.25 MB )
[12/06 11:33:46    189s] [NR-eGR]             Length (um)   Vias 
[12/06 11:33:46    189s] [NR-eGR] -------------------------------
[12/06 11:33:46    189s] [NR-eGR]  M1  (1H)             0  26726 
[12/06 11:33:46    189s] [NR-eGR]  M2  (2V)         93529  39543 
[12/06 11:33:46    189s] [NR-eGR]  M3  (3H)        118203   6726 
[12/06 11:33:46    189s] [NR-eGR]  M4  (4V)         38597   3371 
[12/06 11:33:46    189s] [NR-eGR]  M5  (5H)          5934   2886 
[12/06 11:33:46    189s] [NR-eGR]  M6  (6V)         22937   2960 
[12/06 11:33:46    189s] [NR-eGR]  M7  (7H)        278563   1241 
[12/06 11:33:46    189s] [NR-eGR]  M8  (8V)        355175      0 
[12/06 11:33:46    189s] [NR-eGR]  M9  (9H)             0      0 
[12/06 11:33:46    189s] [NR-eGR]  AP  (10V)            0      0 
[12/06 11:33:46    189s] [NR-eGR] -------------------------------
[12/06 11:33:46    189s] [NR-eGR]      Total       912939  83453 
[12/06 11:33:46    189s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:46    189s] [NR-eGR] Total half perimeter of net bounding box: 902422um
[12/06 11:33:46    189s] [NR-eGR] Total length: 912939um, number of vias: 83453
[12/06 11:33:46    189s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:46    189s] [NR-eGR] Total eGR-routed clock nets wire length: 19251um, number of vias: 9103
[12/06 11:33:46    189s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:46    189s] [NR-eGR] Report for selected net(s) only.
[12/06 11:33:46    189s] [NR-eGR]             Length (um)  Vias 
[12/06 11:33:46    189s] [NR-eGR] ------------------------------
[12/06 11:33:46    189s] [NR-eGR]  M1  (1H)             0  3365 
[12/06 11:33:46    189s] [NR-eGR]  M2  (2V)          2664  4065 
[12/06 11:33:46    189s] [NR-eGR]  M3  (3H)         10207  1673 
[12/06 11:33:46    189s] [NR-eGR]  M4  (4V)          6380     0 
[12/06 11:33:46    189s] [NR-eGR]  M5  (5H)             0     0 
[12/06 11:33:46    189s] [NR-eGR]  M6  (6V)             0     0 
[12/06 11:33:46    189s] [NR-eGR]  M7  (7H)             0     0 
[12/06 11:33:46    189s] [NR-eGR]  M8  (8V)             0     0 
[12/06 11:33:46    189s] [NR-eGR]  M9  (9H)             0     0 
[12/06 11:33:46    189s] [NR-eGR]  AP  (10V)            0     0 
[12/06 11:33:46    189s] [NR-eGR] ------------------------------
[12/06 11:33:46    189s] [NR-eGR]      Total        19251  9103 
[12/06 11:33:46    189s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:46    189s] [NR-eGR] Total half perimeter of net bounding box: 12781um
[12/06 11:33:46    189s] [NR-eGR] Total length: 19251um, number of vias: 9103
[12/06 11:33:46    189s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:46    189s] [NR-eGR] Total routed clock nets wire length: 19251um, number of vias: 9103
[12/06 11:33:46    189s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:46    189s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2795.25 MB )
[12/06 11:33:46    189s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.42 sec, Real: 2.43 sec, Curr Mem: 2710.25 MB )
[12/06 11:33:46    189s] (I)      ======================================= Runtime Summary =======================================
[12/06 11:33:46    189s] (I)       Step                                              %      Start     Finish      Real       CPU 
[12/06 11:33:46    189s] (I)      -----------------------------------------------------------------------------------------------
[12/06 11:33:46    189s] (I)       Early Global Route kernel                   100.00%  85.01 sec  87.44 sec  2.43 sec  2.42 sec 
[12/06 11:33:46    189s] (I)       +-Import and model                           50.34%  85.02 sec  86.24 sec  1.22 sec  1.22 sec 
[12/06 11:33:46    189s] (I)       | +-Create place DB                           0.80%  85.02 sec  85.04 sec  0.02 sec  0.02 sec 
[12/06 11:33:46    189s] (I)       | | +-Import place data                       0.79%  85.02 sec  85.03 sec  0.02 sec  0.02 sec 
[12/06 11:33:46    189s] (I)       | | | +-Read instances and placement          0.22%  85.02 sec  85.02 sec  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)       | | | +-Read nets                             0.56%  85.02 sec  85.03 sec  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)       | +-Create route DB                          47.37%  85.04 sec  86.18 sec  1.15 sec  1.15 sec 
[12/06 11:33:46    189s] (I)       | | +-Import route data (1T)                 47.33%  85.04 sec  86.18 sec  1.15 sec  1.15 sec 
[12/06 11:33:46    189s] (I)       | | | +-Read blockages ( Layer 2-10 )        20.21%  85.04 sec  85.53 sec  0.49 sec  0.49 sec 
[12/06 11:33:46    189s] (I)       | | | | +-Read routing blockages              0.00%  85.04 sec  85.04 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | | +-Read instance blockages             0.06%  85.04 sec  85.04 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | | +-Read PG blockages                  20.12%  85.04 sec  85.53 sec  0.49 sec  0.49 sec 
[12/06 11:33:46    189s] (I)       | | | | +-Read clock blockages                0.00%  85.53 sec  85.53 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | | +-Read other blockages                0.00%  85.53 sec  85.53 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | | +-Read halo blockages                 0.01%  85.53 sec  85.53 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | | +-Read boundary cut boxes             0.00%  85.53 sec  85.53 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | +-Read blackboxes                       0.00%  85.53 sec  85.53 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | +-Read prerouted                        0.09%  85.53 sec  85.53 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | +-Read unlegalized nets                 0.04%  85.53 sec  85.53 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | +-Read nets                             0.01%  85.53 sec  85.53 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | +-Set up via pillars                    0.00%  85.53 sec  85.53 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | +-Initialize 3D grid graph              1.03%  85.53 sec  85.56 sec  0.02 sec  0.02 sec 
[12/06 11:33:46    189s] (I)       | | | +-Model blockage capacity              25.75%  85.56 sec  86.18 sec  0.62 sec  0.62 sec 
[12/06 11:33:46    189s] (I)       | | | | +-Initialize 3D capacity             24.20%  85.56 sec  86.15 sec  0.59 sec  0.59 sec 
[12/06 11:33:46    189s] (I)       | | | +-Move terms for access (1T)            0.05%  86.18 sec  86.18 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | +-Read aux data                             0.00%  86.18 sec  86.18 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | +-Others data preparation                   0.06%  86.18 sec  86.19 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | +-Create route kernel                       2.06%  86.19 sec  86.24 sec  0.05 sec  0.05 sec 
[12/06 11:33:46    189s] (I)       +-Global Routing                             29.25%  86.24 sec  86.95 sec  0.71 sec  0.71 sec 
[12/06 11:33:46    189s] (I)       | +-Initialization                            0.14%  86.24 sec  86.24 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | +-Net group 1                               6.13%  86.24 sec  86.39 sec  0.15 sec  0.15 sec 
[12/06 11:33:46    189s] (I)       | | +-Generate topology                       0.49%  86.24 sec  86.25 sec  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1a                                0.52%  86.30 sec  86.31 sec  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)       | | | +-Pattern routing (1T)                  0.17%  86.30 sec  86.30 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.30%  86.30 sec  86.31 sec  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1b                                0.39%  86.31 sec  86.32 sec  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)       | | | +-Monotonic routing (1T)                0.25%  86.31 sec  86.31 sec  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1c                                0.47%  86.32 sec  86.33 sec  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)       | | | +-Two level Routing                     0.47%  86.32 sec  86.33 sec  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)       | | | | +-Two Level Routing (Regular)         0.13%  86.32 sec  86.33 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | | +-Two Level Routing (Strong)          0.13%  86.33 sec  86.33 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1d                                0.19%  86.33 sec  86.33 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | +-Detoured routing (1T)                 0.19%  86.33 sec  86.33 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1e                                0.08%  86.33 sec  86.34 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | +-Route legalization                    0.00%  86.33 sec  86.33 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1f                                0.00%  86.34 sec  86.34 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1g                                0.57%  86.34 sec  86.35 sec  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)       | | | +-Post Routing                          0.56%  86.34 sec  86.35 sec  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1h                                0.64%  86.35 sec  86.37 sec  0.02 sec  0.02 sec 
[12/06 11:33:46    189s] (I)       | | | +-Post Routing                          0.64%  86.35 sec  86.37 sec  0.02 sec  0.02 sec 
[12/06 11:33:46    189s] (I)       | | +-Layer assignment (1T)                   0.91%  86.37 sec  86.39 sec  0.02 sec  0.02 sec 
[12/06 11:33:46    189s] (I)       | +-Net group 2                               4.55%  86.39 sec  86.50 sec  0.11 sec  0.11 sec 
[12/06 11:33:46    189s] (I)       | | +-Generate topology                       0.10%  86.39 sec  86.39 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1a                                0.44%  86.45 sec  86.46 sec  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)       | | | +-Pattern routing (1T)                  0.14%  86.45 sec  86.45 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.29%  86.45 sec  86.46 sec  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1b                                0.23%  86.46 sec  86.46 sec  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)       | | | +-Monotonic routing (1T)                0.14%  86.46 sec  86.46 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1c                                0.45%  86.46 sec  86.47 sec  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)       | | | +-Two level Routing                     0.45%  86.46 sec  86.47 sec  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)       | | | | +-Two Level Routing (Regular)         0.13%  86.47 sec  86.47 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | | +-Two Level Routing (Strong)          0.13%  86.47 sec  86.47 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1d                                0.60%  86.47 sec  86.49 sec  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)       | | | +-Detoured routing (1T)                 0.60%  86.47 sec  86.49 sec  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1e                                0.08%  86.49 sec  86.49 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | +-Route legalization                    0.00%  86.49 sec  86.49 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1f                                0.00%  86.49 sec  86.49 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1g                                0.16%  86.49 sec  86.50 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | +-Post Routing                          0.15%  86.49 sec  86.50 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1h                                0.13%  86.50 sec  86.50 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | +-Post Routing                          0.13%  86.50 sec  86.50 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Layer assignment (1T)                   0.03%  86.50 sec  86.50 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | +-Net group 3                               3.60%  86.50 sec  86.59 sec  0.09 sec  0.09 sec 
[12/06 11:33:46    189s] (I)       | | +-Generate topology                       0.06%  86.50 sec  86.50 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1a                                0.14%  86.57 sec  86.58 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | +-Pattern routing (1T)                  0.14%  86.57 sec  86.58 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1b                                0.08%  86.58 sec  86.58 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1c                                0.00%  86.58 sec  86.58 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1d                                0.00%  86.58 sec  86.58 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1e                                0.08%  86.58 sec  86.58 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | +-Route legalization                    0.00%  86.58 sec  86.58 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1f                                0.00%  86.58 sec  86.58 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1g                                0.15%  86.58 sec  86.58 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | +-Post Routing                          0.15%  86.58 sec  86.58 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1h                                0.13%  86.58 sec  86.59 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | +-Post Routing                          0.13%  86.58 sec  86.59 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | +-Net group 4                               4.47%  86.59 sec  86.70 sec  0.11 sec  0.11 sec 
[12/06 11:33:46    189s] (I)       | | +-Generate topology                       0.06%  86.59 sec  86.59 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1a                                0.14%  86.68 sec  86.68 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | +-Pattern routing (1T)                  0.14%  86.68 sec  86.68 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1b                                0.08%  86.68 sec  86.69 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1c                                0.00%  86.69 sec  86.69 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1d                                0.00%  86.69 sec  86.69 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1e                                0.08%  86.69 sec  86.69 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | +-Route legalization                    0.00%  86.69 sec  86.69 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1f                                0.00%  86.69 sec  86.69 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1g                                0.15%  86.69 sec  86.69 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | +-Post Routing                          0.15%  86.69 sec  86.69 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1h                                0.13%  86.69 sec  86.69 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | +-Post Routing                          0.13%  86.69 sec  86.69 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Layer assignment (1T)                   0.03%  86.69 sec  86.70 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | +-Net group 5                               7.25%  86.70 sec  86.87 sec  0.18 sec  0.18 sec 
[12/06 11:33:46    189s] (I)       | | +-Generate topology                       0.00%  86.70 sec  86.70 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1a                                0.33%  86.80 sec  86.81 sec  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)       | | | +-Pattern routing (1T)                  0.14%  86.80 sec  86.80 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | +-Add via demand to 2D                  0.19%  86.80 sec  86.81 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1b                                0.09%  86.81 sec  86.81 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1c                                0.00%  86.81 sec  86.81 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1d                                0.00%  86.81 sec  86.81 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1e                                0.08%  86.81 sec  86.81 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | +-Route legalization                    0.00%  86.81 sec  86.81 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1f                                0.00%  86.81 sec  86.81 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1g                                0.13%  86.81 sec  86.81 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | +-Post Routing                          0.13%  86.81 sec  86.81 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Phase 1h                                0.13%  86.81 sec  86.82 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | | +-Post Routing                          0.13%  86.81 sec  86.82 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Layer assignment (1T)                   0.09%  86.87 sec  86.87 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       +-Export 3D cong map                          8.84%  86.95 sec  87.16 sec  0.21 sec  0.21 sec 
[12/06 11:33:46    189s] (I)       | +-Export 2D cong map                        0.71%  87.14 sec  87.16 sec  0.02 sec  0.02 sec 
[12/06 11:33:46    189s] (I)       +-Extract Global 3D Wires                     0.01%  87.16 sec  87.16 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       +-Track Assignment (1T)                       9.78%  87.16 sec  87.40 sec  0.24 sec  0.24 sec 
[12/06 11:33:46    189s] (I)       | +-Initialization                            0.00%  87.16 sec  87.16 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | +-Track Assignment Kernel                   9.75%  87.16 sec  87.40 sec  0.24 sec  0.24 sec 
[12/06 11:33:46    189s] (I)       | +-Free Memory                               0.00%  87.40 sec  87.40 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       +-Export                                      1.30%  87.40 sec  87.43 sec  0.03 sec  0.03 sec 
[12/06 11:33:46    189s] (I)       | +-Export DB wires                           0.22%  87.40 sec  87.40 sec  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)       | | +-Export all nets                         0.17%  87.40 sec  87.40 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | | +-Set wire vias                           0.03%  87.40 sec  87.40 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       | +-Report wirelength                         0.60%  87.40 sec  87.42 sec  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)       | +-Update net boxes                          0.46%  87.42 sec  87.43 sec  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)       | +-Update timing                             0.00%  87.43 sec  87.43 sec  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)       +-Postprocess design                          0.26%  87.43 sec  87.44 sec  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)      ======================= Summary by functions ========================
[12/06 11:33:46    189s] (I)       Lv  Step                                      %      Real       CPU 
[12/06 11:33:46    189s] (I)      ---------------------------------------------------------------------
[12/06 11:33:46    189s] (I)        0  Early Global Route kernel           100.00%  2.43 sec  2.42 sec 
[12/06 11:33:46    189s] (I)        1  Import and model                     50.34%  1.22 sec  1.22 sec 
[12/06 11:33:46    189s] (I)        1  Global Routing                       29.25%  0.71 sec  0.71 sec 
[12/06 11:33:46    189s] (I)        1  Track Assignment (1T)                 9.78%  0.24 sec  0.24 sec 
[12/06 11:33:46    189s] (I)        1  Export 3D cong map                    8.84%  0.21 sec  0.21 sec 
[12/06 11:33:46    189s] (I)        1  Export                                1.30%  0.03 sec  0.03 sec 
[12/06 11:33:46    189s] (I)        1  Postprocess design                    0.26%  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)        2  Create route DB                      47.37%  1.15 sec  1.15 sec 
[12/06 11:33:46    189s] (I)        2  Track Assignment Kernel               9.75%  0.24 sec  0.24 sec 
[12/06 11:33:46    189s] (I)        2  Net group 5                           7.25%  0.18 sec  0.18 sec 
[12/06 11:33:46    189s] (I)        2  Net group 1                           6.13%  0.15 sec  0.15 sec 
[12/06 11:33:46    189s] (I)        2  Net group 2                           4.55%  0.11 sec  0.11 sec 
[12/06 11:33:46    189s] (I)        2  Net group 4                           4.47%  0.11 sec  0.11 sec 
[12/06 11:33:46    189s] (I)        2  Net group 3                           3.60%  0.09 sec  0.09 sec 
[12/06 11:33:46    189s] (I)        2  Create route kernel                   2.06%  0.05 sec  0.05 sec 
[12/06 11:33:46    189s] (I)        2  Create place DB                       0.80%  0.02 sec  0.02 sec 
[12/06 11:33:46    189s] (I)        2  Export 2D cong map                    0.71%  0.02 sec  0.02 sec 
[12/06 11:33:46    189s] (I)        2  Report wirelength                     0.60%  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)        2  Update net boxes                      0.46%  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)        2  Export DB wires                       0.22%  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)        2  Initialization                        0.15%  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)        2  Others data preparation               0.06%  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)        3  Import route data (1T)               47.33%  1.15 sec  1.15 sec 
[12/06 11:33:46    189s] (I)        3  Phase 1a                              1.58%  0.04 sec  0.04 sec 
[12/06 11:33:46    189s] (I)        3  Phase 1h                              1.17%  0.03 sec  0.03 sec 
[12/06 11:33:46    189s] (I)        3  Phase 1g                              1.16%  0.03 sec  0.03 sec 
[12/06 11:33:46    189s] (I)        3  Layer assignment (1T)                 1.06%  0.03 sec  0.03 sec 
[12/06 11:33:46    189s] (I)        3  Phase 1c                              0.93%  0.02 sec  0.02 sec 
[12/06 11:33:46    189s] (I)        3  Phase 1b                              0.87%  0.02 sec  0.02 sec 
[12/06 11:33:46    189s] (I)        3  Phase 1d                              0.80%  0.02 sec  0.02 sec 
[12/06 11:33:46    189s] (I)        3  Import place data                     0.79%  0.02 sec  0.02 sec 
[12/06 11:33:46    189s] (I)        3  Generate topology                     0.72%  0.02 sec  0.02 sec 
[12/06 11:33:46    189s] (I)        3  Phase 1e                              0.41%  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)        3  Export all nets                       0.17%  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)        3  Set wire vias                         0.03%  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)        3  Phase 1f                              0.00%  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)        4  Model blockage capacity              25.75%  0.62 sec  0.62 sec 
[12/06 11:33:46    189s] (I)        4  Read blockages ( Layer 2-10 )        20.21%  0.49 sec  0.49 sec 
[12/06 11:33:46    189s] (I)        4  Post Routing                          2.29%  0.06 sec  0.06 sec 
[12/06 11:33:46    189s] (I)        4  Initialize 3D grid graph              1.03%  0.02 sec  0.02 sec 
[12/06 11:33:46    189s] (I)        4  Two level Routing                     0.92%  0.02 sec  0.02 sec 
[12/06 11:33:46    189s] (I)        4  Detoured routing (1T)                 0.79%  0.02 sec  0.02 sec 
[12/06 11:33:46    189s] (I)        4  Pattern routing (1T)                  0.72%  0.02 sec  0.02 sec 
[12/06 11:33:46    189s] (I)        4  Pattern Routing Avoiding Blockages    0.59%  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)        4  Read nets                             0.58%  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)        4  Monotonic routing (1T)                0.38%  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)        4  Read instances and placement          0.22%  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)        4  Add via demand to 2D                  0.19%  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)        4  Read prerouted                        0.09%  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)        4  Move terms for access (1T)            0.05%  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)        4  Read unlegalized nets                 0.04%  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)        5  Initialize 3D capacity               24.20%  0.59 sec  0.59 sec 
[12/06 11:33:46    189s] (I)        5  Read PG blockages                    20.12%  0.49 sec  0.49 sec 
[12/06 11:33:46    189s] (I)        5  Two Level Routing (Regular)           0.26%  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)        5  Two Level Routing (Strong)            0.26%  0.01 sec  0.01 sec 
[12/06 11:33:46    189s] (I)        5  Read instance blockages               0.06%  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/06 11:33:46    189s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/06 11:33:46    189s]         Early Global Route - eGR only step done. (took cpu=0:00:02.6 real=0:00:02.6)
[12/06 11:33:46    189s]       Routing using eGR only done.
[12/06 11:33:46    189s] Net route status summary:
[12/06 11:33:46    189s]   Clock:       116 (unrouted=1, trialRouted=0, noStatus=0, routed=115, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 11:33:46    189s]   Non-clock: 15406 (unrouted=8237, trialRouted=7169, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=8236, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 11:33:46    189s] 
[12/06 11:33:46    189s] CCOPT: Done with clock implementation routing.
[12/06 11:33:46    189s] 
[12/06 11:33:46    189s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.6 real=0:00:02.6)
[12/06 11:33:46    189s]     Clock implementation routing done.
[12/06 11:33:46    189s]     Leaving CCOpt scope - extractRC...
[12/06 11:33:46    189s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/06 11:33:46    189s] Extraction called for design 'torus_D_W32' of instances=6677 and nets=15522 using extraction engine 'preRoute' .
[12/06 11:33:46    189s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 11:33:46    189s] Type 'man IMPEXT-3530' for more detail.
[12/06 11:33:46    189s] PreRoute RC Extraction called for design torus_D_W32.
[12/06 11:33:46    189s] RC Extraction called in multi-corner(1) mode.
[12/06 11:33:46    189s] RCMode: PreRoute
[12/06 11:33:46    189s]       RC Corner Indexes            0   
[12/06 11:33:46    189s] Capacitance Scaling Factor   : 1.00000 
[12/06 11:33:46    189s] Resistance Scaling Factor    : 1.00000 
[12/06 11:33:46    189s] Clock Cap. Scaling Factor    : 1.00000 
[12/06 11:33:46    189s] Clock Res. Scaling Factor    : 1.00000 
[12/06 11:33:46    189s] Shrink Factor                : 1.00000
[12/06 11:33:46    189s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 11:33:46    189s] Using capacitance table file ...
[12/06 11:33:46    189s] 
[12/06 11:33:46    189s] Trim Metal Layers:
[12/06 11:33:46    190s] LayerId::1 widthSet size::4
[12/06 11:33:46    190s] LayerId::2 widthSet size::4
[12/06 11:33:46    190s] LayerId::3 widthSet size::4
[12/06 11:33:46    190s] LayerId::4 widthSet size::4
[12/06 11:33:46    190s] LayerId::5 widthSet size::4
[12/06 11:33:46    190s] LayerId::6 widthSet size::4
[12/06 11:33:46    190s] LayerId::7 widthSet size::4
[12/06 11:33:46    190s] LayerId::8 widthSet size::4
[12/06 11:33:46    190s] LayerId::9 widthSet size::4
[12/06 11:33:46    190s] LayerId::10 widthSet size::2
[12/06 11:33:46    190s] Updating RC grid for preRoute extraction ...
[12/06 11:33:46    190s] eee: pegSigSF::1.070000
[12/06 11:33:46    190s] Initializing multi-corner capacitance tables ... 
[12/06 11:33:46    190s] Initializing multi-corner resistance tables ...
[12/06 11:33:46    190s] eee: l::1 avDens::0.110237 usedTrk::70004.888911 availTrk::635040.000000 sigTrk::70004.888911
[12/06 11:33:46    190s] eee: l::2 avDens::0.042364 usedTrk::5204.391394 availTrk::122850.000000 sigTrk::5204.391394
[12/06 11:33:46    190s] eee: l::3 avDens::0.049799 usedTrk::6628.705555 availTrk::133110.000000 sigTrk::6628.705555
[12/06 11:33:46    190s] eee: l::4 avDens::0.025893 usedTrk::2148.577225 availTrk::82980.000000 sigTrk::2148.577225
[12/06 11:33:46    190s] eee: l::5 avDens::0.002336 usedTrk::1483.155594 availTrk::635040.000000 sigTrk::1483.155594
[12/06 11:33:46    190s] eee: l::6 avDens::0.003823 usedTrk::2427.966705 availTrk::635040.000000 sigTrk::2427.966705
[12/06 11:33:46    190s] eee: l::7 avDens::0.075772 usedTrk::15521.094442 availTrk::204840.000000 sigTrk::15521.094442
[12/06 11:33:46    190s] eee: l::8 avDens::0.349077 usedTrk::19745.566671 availTrk::56565.000000 sigTrk::19745.566671
[12/06 11:33:46    190s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:33:46    190s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:33:46    190s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 11:33:46    190s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.385820 uaWl=0.279213 uaWlH=0.056697 aWlH=0.720785 lMod=0 pMax=0.808000 pMod=83 wcR=0.693800 newSi=0.244000 wHLS=3.292842 siPrev=0 viaL=0.000000 crit=1.038895 shortMod=5.194473 fMod=0.259724 
[12/06 11:33:46    190s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2710.246M)
[12/06 11:33:46    190s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/06 11:33:46    190s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 11:33:46    190s]     Leaving CCOpt scope - Initializing placement interface...
[12/06 11:33:46    190s] OPERPROF: Starting DPlace-Init at level 1, MEM:2710.2M, EPOCH TIME: 1733502826.599211
[12/06 11:33:46    190s] Processing tracks to init pin-track alignment.
[12/06 11:33:46    190s] z: 2, totalTracks: 1
[12/06 11:33:46    190s] z: 4, totalTracks: 1
[12/06 11:33:46    190s] z: 6, totalTracks: 1
[12/06 11:33:46    190s] z: 8, totalTracks: 1
[12/06 11:33:46    190s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:33:46    190s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:33:46    190s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2710.2M, EPOCH TIME: 1733502826.608540
[12/06 11:33:46    190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:46    190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:46    190s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:33:46    190s] 
[12/06 11:33:46    190s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:33:46    190s] OPERPROF:     Starting CMU at level 3, MEM:2710.2M, EPOCH TIME: 1733502826.675168
[12/06 11:33:46    190s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2710.2M, EPOCH TIME: 1733502826.676282
[12/06 11:33:46    190s] 
[12/06 11:33:46    190s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 11:33:46    190s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.078, REAL:0.078, MEM:2710.2M, EPOCH TIME: 1733502826.686582
[12/06 11:33:46    190s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2710.2M, EPOCH TIME: 1733502826.686629
[12/06 11:33:46    190s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2710.2M, EPOCH TIME: 1733502826.687011
[12/06 11:33:46    190s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2710.2MB).
[12/06 11:33:46    190s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.097, REAL:0.097, MEM:2710.2M, EPOCH TIME: 1733502826.696237
[12/06 11:33:46    190s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:33:46    190s]     Legalizer reserving space for clock trees
[12/06 11:33:46    190s]     Calling post conditioning for eGRPC...
[12/06 11:33:46    190s]       eGRPC...
[12/06 11:33:46    190s]         eGRPC active optimizations:
[12/06 11:33:46    190s]          - Move Down
[12/06 11:33:46    190s]          - Downsizing before DRV sizing
[12/06 11:33:46    190s]          - DRV fixing with sizing
[12/06 11:33:46    190s]          - Move to fanout
[12/06 11:33:46    190s]          - Cloning
[12/06 11:33:46    190s]         
[12/06 11:33:46    190s]         Currently running CTS, using active skew data
[12/06 11:33:46    190s]         Reset bufferability constraints...
[12/06 11:33:46    190s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/06 11:33:46    190s]         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 11:33:46    190s] End AAE Lib Interpolated Model. (MEM=2710.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 11:33:46    190s]         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:33:46    190s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:33:46    190s]         Clock DAG stats eGRPC initial state:
[12/06 11:33:46    190s]           cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
[12/06 11:33:46    190s]           sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:46    190s]           misc counts      : r=1, pp=0
[12/06 11:33:46    190s]           cell areas       : b=353.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=353.160um^2
[12/06 11:33:46    190s]           cell capacitance : b=0.196pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.196pF
[12/06 11:33:46    190s]           sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:46    190s]           wire capacitance : top=0.000pF, trunk=0.775pF, leaf=1.657pF, total=2.432pF
[12/06 11:33:46    190s]           wire lengths     : top=0.000um, trunk=7031.718um, leaf=12219.400um, total=19251.118um
[12/06 11:33:46    190s]           hp wire lengths  : top=0.000um, trunk=6991.000um, leaf=5841.200um, total=12832.200um
[12/06 11:33:46    190s]         Clock DAG net violations eGRPC initial state:
[12/06 11:33:46    190s]           Remaining Transition : {count=4, worst=[0.002ns, 0.002ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.007ns
[12/06 11:33:46    190s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/06 11:33:46    190s]           Trunk : target=0.133ns count=39 avg=0.073ns sd=0.029ns min=0.004ns max=0.131ns {23 <= 0.080ns, 11 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
[12/06 11:33:46    190s]           Leaf  : target=0.133ns count=77 avg=0.112ns sd=0.014ns min=0.082ns max=0.135ns {0 <= 0.080ns, 29 <= 0.106ns, 22 <= 0.120ns, 11 <= 0.126ns, 11 <= 0.133ns} {4 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 11:33:46    190s]         Clock DAG library cell distribution eGRPC initial state {count}:
[12/06 11:33:46    190s]            Bufs: CKBD4: 99 CKBD2: 13 CKBD1: 3 
[12/06 11:33:46    190s]         Clock DAG hash eGRPC initial state: 11757940141979387057 9749725825548713101
[12/06 11:33:46    190s]         CTS services accumulated run-time stats eGRPC initial state:
[12/06 11:33:46    190s]           delay calculator: calls=23232, total_wall_time=0.715s, mean_wall_time=0.031ms
[12/06 11:33:46    190s]           legalizer: calls=10974, total_wall_time=0.226s, mean_wall_time=0.021ms
[12/06 11:33:46    190s]           steiner router: calls=19213, total_wall_time=2.649s, mean_wall_time=0.138ms
[12/06 11:33:46    190s]         Primary reporting skew groups eGRPC initial state:
[12/06 11:33:46    190s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.548, avg=0.527, sd=0.014], skew [0.052 vs 0.058], 100% {0.497, 0.548} (wid=0.032 ws=0.026) (gid=0.539 gs=0.069)
[12/06 11:33:46    190s]               min path sink: ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[11]/CP
[12/06 11:33:46    190s]               max path sink: ys[0].xs[3].client_xy/i_vc_r_reg[0]/CP
[12/06 11:33:46    190s]         Skew group summary eGRPC initial state:
[12/06 11:33:46    190s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.548, avg=0.527, sd=0.014], skew [0.052 vs 0.058], 100% {0.497, 0.548} (wid=0.032 ws=0.026) (gid=0.539 gs=0.069)
[12/06 11:33:46    190s]         eGRPC Moving buffers...
[12/06 11:33:46    190s]           Clock DAG hash before 'eGRPC Moving buffers': 11757940141979387057 9749725825548713101
[12/06 11:33:46    190s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[12/06 11:33:46    190s]             delay calculator: calls=23232, total_wall_time=0.715s, mean_wall_time=0.031ms
[12/06 11:33:46    190s]             legalizer: calls=10974, total_wall_time=0.226s, mean_wall_time=0.021ms
[12/06 11:33:46    190s]             steiner router: calls=19213, total_wall_time=2.649s, mean_wall_time=0.138ms
[12/06 11:33:46    190s]           Violation analysis...
[12/06 11:33:46    190s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:46    190s]           Clock DAG stats after 'eGRPC Moving buffers':
[12/06 11:33:46    190s]             cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
[12/06 11:33:46    190s]             sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:46    190s]             misc counts      : r=1, pp=0
[12/06 11:33:46    190s]             cell areas       : b=353.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=353.160um^2
[12/06 11:33:46    190s]             cell capacitance : b=0.196pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.196pF
[12/06 11:33:46    190s]             sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:46    190s]             wire capacitance : top=0.000pF, trunk=0.775pF, leaf=1.657pF, total=2.432pF
[12/06 11:33:46    190s]             wire lengths     : top=0.000um, trunk=7031.718um, leaf=12219.400um, total=19251.118um
[12/06 11:33:46    190s]             hp wire lengths  : top=0.000um, trunk=6991.000um, leaf=5841.200um, total=12832.200um
[12/06 11:33:46    190s]           Clock DAG net violations after 'eGRPC Moving buffers':
[12/06 11:33:46    190s]             Remaining Transition : {count=4, worst=[0.002ns, 0.002ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.007ns
[12/06 11:33:46    190s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[12/06 11:33:46    190s]             Trunk : target=0.133ns count=39 avg=0.073ns sd=0.029ns min=0.004ns max=0.131ns {23 <= 0.080ns, 11 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
[12/06 11:33:46    190s]             Leaf  : target=0.133ns count=77 avg=0.112ns sd=0.014ns min=0.082ns max=0.135ns {0 <= 0.080ns, 29 <= 0.106ns, 22 <= 0.120ns, 11 <= 0.126ns, 11 <= 0.133ns} {4 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 11:33:46    190s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[12/06 11:33:46    190s]              Bufs: CKBD4: 99 CKBD2: 13 CKBD1: 3 
[12/06 11:33:46    190s]           Clock DAG hash after 'eGRPC Moving buffers': 11757940141979387057 9749725825548713101
[12/06 11:33:46    190s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[12/06 11:33:46    190s]             delay calculator: calls=23232, total_wall_time=0.715s, mean_wall_time=0.031ms
[12/06 11:33:46    190s]             legalizer: calls=10974, total_wall_time=0.226s, mean_wall_time=0.021ms
[12/06 11:33:46    190s]             steiner router: calls=19213, total_wall_time=2.649s, mean_wall_time=0.138ms
[12/06 11:33:46    190s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[12/06 11:33:46    190s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.548], skew [0.052 vs 0.058]
[12/06 11:33:46    190s]                 min path sink: ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[11]/CP
[12/06 11:33:46    190s]                 max path sink: ys[0].xs[3].client_xy/i_vc_r_reg[0]/CP
[12/06 11:33:46    190s]           Skew group summary after 'eGRPC Moving buffers':
[12/06 11:33:46    190s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.548], skew [0.052 vs 0.058]
[12/06 11:33:46    190s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:46    190s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:46    190s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[12/06 11:33:46    190s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 11757940141979387057 9749725825548713101
[12/06 11:33:46    190s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 11:33:46    190s]             delay calculator: calls=23232, total_wall_time=0.715s, mean_wall_time=0.031ms
[12/06 11:33:46    190s]             legalizer: calls=10974, total_wall_time=0.226s, mean_wall_time=0.021ms
[12/06 11:33:46    190s]             steiner router: calls=19213, total_wall_time=2.649s, mean_wall_time=0.138ms
[12/06 11:33:46    190s]           Artificially removing long paths...
[12/06 11:33:46    190s]             Clock DAG hash before 'Artificially removing long paths': 11757940141979387057 9749725825548713101
[12/06 11:33:46    190s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[12/06 11:33:46    190s]               delay calculator: calls=23232, total_wall_time=0.715s, mean_wall_time=0.031ms
[12/06 11:33:46    190s]               legalizer: calls=10974, total_wall_time=0.226s, mean_wall_time=0.021ms
[12/06 11:33:46    190s]               steiner router: calls=19213, total_wall_time=2.649s, mean_wall_time=0.138ms
[12/06 11:33:46    190s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:46    190s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:46    190s]           Modifying slew-target multiplier from 1 to 0.9
[12/06 11:33:46    190s]           Downsizing prefiltering...
[12/06 11:33:46    190s]           Downsizing prefiltering done.
[12/06 11:33:46    190s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/06 11:33:47    190s]           DoDownSizing Summary : numSized = 0, numUnchanged = 45, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 49, numSkippedDueToCloseToSkewTarget = 22
[12/06 11:33:47    190s]           CCOpt-eGRPC Downsizing: considered: 45, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 45, unsuccessful: 0, sized: 0
[12/06 11:33:47    190s]           Reverting slew-target multiplier from 0.9 to 1
[12/06 11:33:47    190s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 11:33:47    190s]             cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
[12/06 11:33:47    190s]             sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:47    190s]             misc counts      : r=1, pp=0
[12/06 11:33:47    190s]             cell areas       : b=353.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=353.160um^2
[12/06 11:33:47    190s]             cell capacitance : b=0.196pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.196pF
[12/06 11:33:47    190s]             sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:47    190s]             wire capacitance : top=0.000pF, trunk=0.775pF, leaf=1.657pF, total=2.432pF
[12/06 11:33:47    190s]             wire lengths     : top=0.000um, trunk=7031.718um, leaf=12219.400um, total=19251.118um
[12/06 11:33:47    190s]             hp wire lengths  : top=0.000um, trunk=6991.000um, leaf=5841.200um, total=12832.200um
[12/06 11:33:47    190s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 11:33:47    190s]             Remaining Transition : {count=4, worst=[0.002ns, 0.002ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.007ns
[12/06 11:33:47    190s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 11:33:47    190s]             Trunk : target=0.133ns count=39 avg=0.073ns sd=0.029ns min=0.004ns max=0.131ns {23 <= 0.080ns, 11 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
[12/06 11:33:47    190s]             Leaf  : target=0.133ns count=77 avg=0.112ns sd=0.014ns min=0.082ns max=0.135ns {0 <= 0.080ns, 29 <= 0.106ns, 22 <= 0.120ns, 11 <= 0.126ns, 11 <= 0.133ns} {4 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 11:33:47    190s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[12/06 11:33:47    190s]              Bufs: CKBD4: 99 CKBD2: 13 CKBD1: 3 
[12/06 11:33:47    190s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 11757940141979387057 9749725825548713101
[12/06 11:33:47    190s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 11:33:47    190s]             delay calculator: calls=23672, total_wall_time=0.724s, mean_wall_time=0.031ms
[12/06 11:33:47    190s]             legalizer: calls=11024, total_wall_time=0.227s, mean_wall_time=0.021ms
[12/06 11:33:47    190s]             steiner router: calls=19483, total_wall_time=2.651s, mean_wall_time=0.136ms
[12/06 11:33:47    190s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 11:33:47    190s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.548], skew [0.052 vs 0.058]
[12/06 11:33:47    190s]                 min path sink: ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[11]/CP
[12/06 11:33:47    190s]                 max path sink: ys[0].xs[3].client_xy/i_vc_r_reg[0]/CP
[12/06 11:33:47    190s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 11:33:47    190s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.548], skew [0.052 vs 0.058]
[12/06 11:33:47    190s]           Legalizer API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:47    190s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 11:33:47    190s]         eGRPC Fixing DRVs...
[12/06 11:33:47    190s]           Clock DAG hash before 'eGRPC Fixing DRVs': 11757940141979387057 9749725825548713101
[12/06 11:33:47    190s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[12/06 11:33:47    190s]             delay calculator: calls=23672, total_wall_time=0.724s, mean_wall_time=0.031ms
[12/06 11:33:47    190s]             legalizer: calls=11024, total_wall_time=0.227s, mean_wall_time=0.021ms
[12/06 11:33:47    190s]             steiner router: calls=19483, total_wall_time=2.651s, mean_wall_time=0.136ms
[12/06 11:33:47    190s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/06 11:33:47    190s]           CCOpt-eGRPC: considered: 116, tested: 116, violation detected: 4, violation ignored (due to small violation): 2, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 1
[12/06 11:33:47    190s]           
[12/06 11:33:47    190s]           Statistics: Fix DRVs (cell sizing):
[12/06 11:33:47    190s]           ===================================
[12/06 11:33:47    190s]           
[12/06 11:33:47    190s]           Cell changes by Net Type:
[12/06 11:33:47    190s]           
[12/06 11:33:47    190s]           ---------------------------------------------------------------------------------------------------------------------------
[12/06 11:33:47    190s]           Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
[12/06 11:33:47    190s]           ---------------------------------------------------------------------------------------------------------------------------
[12/06 11:33:47    190s]           top                0                    0                   0            0                    0                   0
[12/06 11:33:47    190s]           trunk              0                    0                   0            0                    0                   0
[12/06 11:33:47    190s]           leaf               2 [100.0%]           1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
[12/06 11:33:47    190s]           ---------------------------------------------------------------------------------------------------------------------------
[12/06 11:33:47    190s]           Total              2 [100.0%]           1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
[12/06 11:33:47    190s]           ---------------------------------------------------------------------------------------------------------------------------
[12/06 11:33:47    190s]           
[12/06 11:33:47    190s]           Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 1.080um^2 (0.306%)
[12/06 11:33:47    190s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/06 11:33:47    190s]           
[12/06 11:33:47    190s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[12/06 11:33:47    190s]             cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
[12/06 11:33:47    190s]             sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:47    190s]             misc counts      : r=1, pp=0
[12/06 11:33:47    190s]             cell areas       : b=354.240um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=354.240um^2
[12/06 11:33:47    190s]             cell capacitance : b=0.197pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.197pF
[12/06 11:33:47    190s]             sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:47    190s]             wire capacitance : top=0.000pF, trunk=0.775pF, leaf=1.657pF, total=2.432pF
[12/06 11:33:47    190s]             wire lengths     : top=0.000um, trunk=7031.718um, leaf=12219.400um, total=19251.118um
[12/06 11:33:47    190s]             hp wire lengths  : top=0.000um, trunk=6991.000um, leaf=5841.200um, total=12832.200um
[12/06 11:33:47    190s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[12/06 11:33:47    190s]             Remaining Transition : {count=3, worst=[0.002ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.000ns sum=0.005ns
[12/06 11:33:47    190s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[12/06 11:33:47    190s]             Trunk : target=0.133ns count=39 avg=0.073ns sd=0.029ns min=0.004ns max=0.131ns {23 <= 0.080ns, 11 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
[12/06 11:33:47    190s]             Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.015ns min=0.071ns max=0.135ns {1 <= 0.080ns, 29 <= 0.106ns, 22 <= 0.120ns, 11 <= 0.126ns, 11 <= 0.133ns} {3 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 11:33:47    190s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[12/06 11:33:47    190s]              Bufs: CKBD4: 100 CKBD2: 12 CKBD1: 3 
[12/06 11:33:47    190s]           Clock DAG hash after 'eGRPC Fixing DRVs': 12401655577825941251 16756185272188610271
[12/06 11:33:47    190s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[12/06 11:33:47    190s]             delay calculator: calls=23689, total_wall_time=0.724s, mean_wall_time=0.031ms
[12/06 11:33:47    190s]             legalizer: calls=11027, total_wall_time=0.227s, mean_wall_time=0.021ms
[12/06 11:33:47    190s]             steiner router: calls=19495, total_wall_time=2.651s, mean_wall_time=0.136ms
[12/06 11:33:47    190s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[12/06 11:33:47    190s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.548], skew [0.052 vs 0.058]
[12/06 11:33:47    190s]                 min path sink: ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[11]/CP
[12/06 11:33:47    190s]                 max path sink: ys[0].xs[3].client_xy/i_vc_r_reg[0]/CP
[12/06 11:33:47    190s]           Skew group summary after 'eGRPC Fixing DRVs':
[12/06 11:33:47    190s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.548], skew [0.052 vs 0.058]
[12/06 11:33:47    190s]           Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:33:47    190s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:47    190s]         
[12/06 11:33:47    190s]         Slew Diagnostics: After DRV fixing
[12/06 11:33:47    190s]         ==================================
[12/06 11:33:47    190s]         
[12/06 11:33:47    190s]         Global Causes:
[12/06 11:33:47    190s]         
[12/06 11:33:47    190s]         -------------------------------------
[12/06 11:33:47    190s]         Cause
[12/06 11:33:47    190s]         -------------------------------------
[12/06 11:33:47    190s]         DRV fixing with buffering is disabled
[12/06 11:33:47    190s]         -------------------------------------
[12/06 11:33:47    190s]         
[12/06 11:33:47    190s]         Top 5 overslews:
[12/06 11:33:47    190s]         
[12/06 11:33:47    190s]         ---------------------------------------------------------------------------------------------------------
[12/06 11:33:47    190s]         Overslew    Causes                                      Driving Pin
[12/06 11:33:47    190s]         ---------------------------------------------------------------------------------------------------------
[12/06 11:33:47    190s]         0.002ns     Inst already optimally sized (CKBD4)        ys[1].xs[2].torus_switch_xy/CTS_ccl_a_buf_00045/Z
[12/06 11:33:47    190s]         0.002ns     Violation below threshold for DRV sizing    ys[2].xs[3].torus_switch_xy/CTS_ccl_a_buf_00022/Z
[12/06 11:33:47    190s]         0.001ns     Violation below threshold for DRV sizing    ys[2].xs[2].torus_switch_xy/CTS_ccl_a_buf_00027/Z
[12/06 11:33:47    190s]         ---------------------------------------------------------------------------------------------------------
[12/06 11:33:47    190s]         
[12/06 11:33:47    190s]         Slew diagnostics counts from the 3 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/06 11:33:47    190s]         
[12/06 11:33:47    190s]         ------------------------------------------------------
[12/06 11:33:47    190s]         Cause                                       Occurences
[12/06 11:33:47    190s]         ------------------------------------------------------
[12/06 11:33:47    190s]         Violation below threshold for DRV sizing        2
[12/06 11:33:47    190s]         Inst already optimally sized                    1
[12/06 11:33:47    190s]         ------------------------------------------------------
[12/06 11:33:47    190s]         
[12/06 11:33:47    190s]         Violation diagnostics counts from the 3 nodes that have violations:
[12/06 11:33:47    190s]         
[12/06 11:33:47    190s]         ------------------------------------------------------
[12/06 11:33:47    190s]         Cause                                       Occurences
[12/06 11:33:47    190s]         ------------------------------------------------------
[12/06 11:33:47    190s]         Violation below threshold for DRV sizing        2
[12/06 11:33:47    190s]         Inst already optimally sized                    1
[12/06 11:33:47    190s]         ------------------------------------------------------
[12/06 11:33:47    190s]         
[12/06 11:33:47    190s]         Reconnecting optimized routes...
[12/06 11:33:47    190s]         Reset timing graph...
[12/06 11:33:47    190s] Ignoring AAE DB Resetting ...
[12/06 11:33:47    190s]         Reset timing graph done.
[12/06 11:33:47    190s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[12/06 11:33:47    190s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:47    190s]         Violation analysis...
[12/06 11:33:47    190s] End AAE Lib Interpolated Model. (MEM=2748.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 11:33:47    190s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:47    190s]         Moving clock insts towards fanout...
[12/06 11:33:47    190s]         Move to sink centre: considered=3, unsuccessful=0, alreadyClose=0, noImprovementFound=3, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
[12/06 11:33:47    190s]         Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:33:47    190s]         Clock instances to consider for cloning: 0
[12/06 11:33:47    190s]         Reset timing graph...
[12/06 11:33:47    190s] Ignoring AAE DB Resetting ...
[12/06 11:33:47    190s]         Reset timing graph done.
[12/06 11:33:47    190s]         Set dirty flag on 1 instances, 2 nets
[12/06 11:33:47    190s] End AAE Lib Interpolated Model. (MEM=2748.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 11:33:47    191s]         Clock DAG stats before routing clock trees:
[12/06 11:33:47    191s]           cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
[12/06 11:33:47    191s]           sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:33:47    191s]           misc counts      : r=1, pp=0
[12/06 11:33:47    191s]           cell areas       : b=354.240um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=354.240um^2
[12/06 11:33:47    191s]           cell capacitance : b=0.197pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.197pF
[12/06 11:33:47    191s]           sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:33:47    191s]           wire capacitance : top=0.000pF, trunk=0.775pF, leaf=1.657pF, total=2.432pF
[12/06 11:33:47    191s]           wire lengths     : top=0.000um, trunk=7031.718um, leaf=12219.400um, total=19251.118um
[12/06 11:33:47    191s]           hp wire lengths  : top=0.000um, trunk=6991.000um, leaf=5841.200um, total=12832.200um
[12/06 11:33:47    191s]         Clock DAG net violations before routing clock trees:
[12/06 11:33:47    191s]           Remaining Transition : {count=3, worst=[0.002ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.000ns sum=0.005ns
[12/06 11:33:47    191s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/06 11:33:47    191s]           Trunk : target=0.133ns count=39 avg=0.073ns sd=0.029ns min=0.004ns max=0.131ns {23 <= 0.080ns, 11 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
[12/06 11:33:47    191s]           Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.015ns min=0.071ns max=0.135ns {1 <= 0.080ns, 29 <= 0.106ns, 22 <= 0.120ns, 11 <= 0.126ns, 11 <= 0.133ns} {3 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 11:33:47    191s]         Clock DAG library cell distribution before routing clock trees {count}:
[12/06 11:33:47    191s]            Bufs: CKBD4: 100 CKBD2: 12 CKBD1: 3 
[12/06 11:33:47    191s]         Clock DAG hash before routing clock trees: 12401655577825941251 16756185272188610271
[12/06 11:33:47    191s]         CTS services accumulated run-time stats before routing clock trees:
[12/06 11:33:47    191s]           delay calculator: calls=23821, total_wall_time=0.729s, mean_wall_time=0.031ms
[12/06 11:33:47    191s]           legalizer: calls=11042, total_wall_time=0.228s, mean_wall_time=0.021ms
[12/06 11:33:47    191s]           steiner router: calls=19531, total_wall_time=2.660s, mean_wall_time=0.136ms
[12/06 11:33:47    191s]         Primary reporting skew groups before routing clock trees:
[12/06 11:33:47    191s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.548, avg=0.526, sd=0.014], skew [0.052 vs 0.058], 100% {0.497, 0.548} (wid=0.032 ws=0.026) (gid=0.537 gs=0.067)
[12/06 11:33:47    191s]               min path sink: ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[11]/CP
[12/06 11:33:47    191s]               max path sink: ys[0].xs[3].client_xy/i_vc_r_reg[0]/CP
[12/06 11:33:47    191s]         Skew group summary before routing clock trees:
[12/06 11:33:47    191s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.548, avg=0.526, sd=0.014], skew [0.052 vs 0.058], 100% {0.497, 0.548} (wid=0.032 ws=0.026) (gid=0.537 gs=0.067)
[12/06 11:33:47    191s]       eGRPC done.
[12/06 11:33:47    191s]     Calling post conditioning for eGRPC done.
[12/06 11:33:47    191s]   eGR Post Conditioning loop iteration 0 done.
[12/06 11:33:47    191s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/06 11:33:47    191s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/06 11:33:47    191s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2757.9M, EPOCH TIME: 1733502827.341754
[12/06 11:33:47    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:47    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:47    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:47    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:47    191s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.034, REAL:0.034, MEM:2719.9M, EPOCH TIME: 1733502827.375971
[12/06 11:33:47    191s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:33:47    191s]   Leaving CCOpt scope - ClockRefiner...
[12/06 11:33:47    191s]   Assigned high priority to 0 instances.
[12/06 11:33:47    191s]   Soft fixed 115 clock instances.
[12/06 11:33:47    191s]   Performing Single Pass Refine Place.
[12/06 11:33:47    191s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/06 11:33:47    191s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2710.4M, EPOCH TIME: 1733502827.379288
[12/06 11:33:47    191s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2710.4M, EPOCH TIME: 1733502827.379351
[12/06 11:33:47    191s] Processing tracks to init pin-track alignment.
[12/06 11:33:47    191s] z: 2, totalTracks: 1
[12/06 11:33:47    191s] z: 4, totalTracks: 1
[12/06 11:33:47    191s] z: 6, totalTracks: 1
[12/06 11:33:47    191s] z: 8, totalTracks: 1
[12/06 11:33:47    191s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:33:47    191s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:33:47    191s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2710.4M, EPOCH TIME: 1733502827.387827
[12/06 11:33:47    191s] Info: 115 insts are soft-fixed.
[12/06 11:33:47    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:47    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:47    191s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:33:47    191s] 
[12/06 11:33:47    191s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:33:47    191s] OPERPROF:       Starting CMU at level 4, MEM:2710.4M, EPOCH TIME: 1733502827.453373
[12/06 11:33:47    191s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2710.4M, EPOCH TIME: 1733502827.454418
[12/06 11:33:47    191s] 
[12/06 11:33:47    191s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 11:33:47    191s] Info: 115 insts are soft-fixed.
[12/06 11:33:47    191s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.077, REAL:0.077, MEM:2710.4M, EPOCH TIME: 1733502827.464926
[12/06 11:33:47    191s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2710.4M, EPOCH TIME: 1733502827.464968
[12/06 11:33:47    191s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2710.4M, EPOCH TIME: 1733502827.465353
[12/06 11:33:47    191s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2710.4MB).
[12/06 11:33:47    191s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.095, REAL:0.095, MEM:2710.4M, EPOCH TIME: 1733502827.474555
[12/06 11:33:47    191s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.095, REAL:0.095, MEM:2710.4M, EPOCH TIME: 1733502827.474582
[12/06 11:33:47    191s] TDRefine: refinePlace mode is spiral
[12/06 11:33:47    191s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1176749.4
[12/06 11:33:47    191s] OPERPROF: Starting RefinePlace at level 1, MEM:2710.4M, EPOCH TIME: 1733502827.474640
[12/06 11:33:47    191s] *** Starting refinePlace (0:03:11 mem=2710.4M) ***
[12/06 11:33:47    191s] Total net bbox length = 9.024e+05 (3.999e+05 5.025e+05) (ext = 1.823e+04)
[12/06 11:33:47    191s] 
[12/06 11:33:47    191s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:33:47    191s] Info: 115 insts are soft-fixed.
[12/06 11:33:47    191s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 11:33:47    191s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 11:33:47    191s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 11:33:47    191s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:33:47    191s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:33:47    191s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2710.4M, EPOCH TIME: 1733502827.504322
[12/06 11:33:47    191s] Starting refinePlace ...
[12/06 11:33:47    191s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:33:47    191s] One DDP V2 for no tweak run.
[12/06 11:33:47    191s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:33:47    191s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2710.4M, EPOCH TIME: 1733502827.574723
[12/06 11:33:47    191s] DDP initSite1 nrRow 831 nrJob 831
[12/06 11:33:47    191s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2710.4M, EPOCH TIME: 1733502827.574811
[12/06 11:33:47    191s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.016, REAL:0.016, MEM:2710.4M, EPOCH TIME: 1733502827.590616
[12/06 11:33:47    191s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2710.4M, EPOCH TIME: 1733502827.590654
[12/06 11:33:47    191s] DDP markSite nrRow 831 nrJob 831
[12/06 11:33:47    191s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.018, REAL:0.018, MEM:2710.4M, EPOCH TIME: 1733502827.608827
[12/06 11:33:47    191s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.034, REAL:0.034, MEM:2710.4M, EPOCH TIME: 1733502827.608963
[12/06 11:33:47    191s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2710.4M, EPOCH TIME: 1733502827.621427
[12/06 11:33:47    191s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2710.4M, EPOCH TIME: 1733502827.621474
[12/06 11:33:47    191s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.052, REAL:0.052, MEM:2710.4M, EPOCH TIME: 1733502827.673467
[12/06 11:33:47    191s] ** Cut row section cpu time 0:00:00.1.
[12/06 11:33:47    191s]  ** Cut row section real time 0:00:00.0.
[12/06 11:33:47    191s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.052, REAL:0.052, MEM:2710.4M, EPOCH TIME: 1733502827.673663
[12/06 11:33:47    191s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2710.4M, EPOCH TIME: 1733502827.708542
[12/06 11:33:47    191s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2710.4M, EPOCH TIME: 1733502827.708628
[12/06 11:33:47    191s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2710.4M, EPOCH TIME: 1733502827.709007
[12/06 11:33:47    191s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2710.4M, EPOCH TIME: 1733502827.709044
[12/06 11:33:47    191s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.099, REAL:0.099, MEM:2710.4M, EPOCH TIME: 1733502827.808396
[12/06 11:33:47    191s] ** Cut row section cpu time 0:00:00.1.
[12/06 11:33:47    191s]  ** Cut row section real time 0:00:00.0.
[12/06 11:33:47    191s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.100, REAL:0.100, MEM:2710.4M, EPOCH TIME: 1733502827.809329
[12/06 11:33:47    191s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 11:33:47    191s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=2710.4MB) @(0:03:11 - 0:03:12).
[12/06 11:33:47    191s] Move report: preRPlace moves 682 insts, mean move: 0.54 um, max move: 11.00 um 
[12/06 11:33:47    191s] 	Max move on inst (ys[3].xs[3].torus_switch_xy/w_in_data_reg_reg[25]): (575.00, 702.20) --> (567.60, 705.80)
[12/06 11:33:47    191s] 	Length: 20 sites, height: 1 rows, site name: core, cell type: DFKCNQD1
[12/06 11:33:47    191s] wireLenOptFixPriorityInst 3136 inst fixed
[12/06 11:33:47    191s] 
[12/06 11:33:47    191s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 11:33:48    191s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:33:48    191s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:33:48    191s] Move report: legalization moves 391 insts, mean move: 0.26 um, max move: 14.40 um spiral
[12/06 11:33:48    191s] 	Max move on inst (ys[2].xs[2].msg_txrx[8].east_tx): (1303.62, 1324.10) --> (1310.82, 1316.89)
[12/06 11:33:48    191s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/06 11:33:48    191s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/06 11:33:48    191s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=2694.4MB) @(0:03:12 - 0:03:12).
[12/06 11:33:48    191s] Move report: Detail placement moves 669 insts, mean move: 0.69 um, max move: 14.40 um 
[12/06 11:33:48    191s] 	Max move on inst (ys[2].xs[2].msg_txrx[8].east_tx): (1303.62, 1324.10) --> (1310.82, 1316.89)
[12/06 11:33:48    191s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2694.4MB
[12/06 11:33:48    191s] Statistics of distance of Instance movement in refine placement:
[12/06 11:33:48    191s]   maximum (X+Y) =        14.40 um
[12/06 11:33:48    191s]   inst (ys[2].xs[2].msg_txrx[8].east_tx) with max move: (1303.62, 1324.1) -> (1310.82, 1316.89)
[12/06 11:33:48    191s]   mean    (X+Y) =         0.69 um
[12/06 11:33:48    191s] Summary Report:
[12/06 11:33:48    191s] Instances move: 669 (out of 6677 movable)
[12/06 11:33:48    191s] Instances flipped: 0
[12/06 11:33:48    191s] Mean displacement: 0.69 um
[12/06 11:33:48    191s] Max displacement: 14.40 um (Instance: ys[2].xs[2].msg_txrx[8].east_tx) (1303.62, 1324.1) -> (1310.82, 1316.89)
[12/06 11:33:48    191s] 	Length: 36 sites, height: 3 rows, site name: core, cell type: low_swing_tx
[12/06 11:33:48    191s] 	Violation at original loc: Placement Blockage Violation
[12/06 11:33:48    191s] Total instances moved : 669
[12/06 11:33:48    191s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.720, REAL:0.721, MEM:2694.4M, EPOCH TIME: 1733502828.224867
[12/06 11:33:48    191s] Total net bbox length = 9.027e+05 (4.002e+05 5.026e+05) (ext = 1.823e+04)
[12/06 11:33:48    191s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2694.4MB
[12/06 11:33:48    191s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=2694.4MB) @(0:03:11 - 0:03:12).
[12/06 11:33:48    191s] *** Finished refinePlace (0:03:12 mem=2694.4M) ***
[12/06 11:33:48    191s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1176749.4
[12/06 11:33:48    191s] OPERPROF: Finished RefinePlace at level 1, CPU:0.752, REAL:0.753, MEM:2694.4M, EPOCH TIME: 1733502828.227173
[12/06 11:33:48    191s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2694.4M, EPOCH TIME: 1733502828.227207
[12/06 11:33:48    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9621).
[12/06 11:33:48    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:48    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:48    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:33:48    191s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.034, REAL:0.035, MEM:2656.4M, EPOCH TIME: 1733502828.261746
[12/06 11:33:48    191s]   ClockRefiner summary
[12/06 11:33:48    191s]   All clock instances: Moved 257, flipped 26 and cell swapped 0 (out of a total of 3251).
[12/06 11:33:48    191s]   The largest move was 11 um for ys[3].xs[3].torus_switch_xy/w_in_data_reg_reg[25].
[12/06 11:33:48    191s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 115).
[12/06 11:33:48    191s]   Clock sinks: Moved 257, flipped 26 and cell swapped 0 (out of a total of 3136).
[12/06 11:33:48    191s]   The largest move was 11 um for ys[3].xs[3].torus_switch_xy/w_in_data_reg_reg[25].
[12/06 11:33:48    191s]   Restoring pStatusCts on 115 clock instances.
[12/06 11:33:48    191s]   Revert refine place priority changes on 0 instances.
[12/06 11:33:48    191s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/06 11:33:48    191s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:04.7 real=0:00:04.7)
[12/06 11:33:48    191s]   CCOpt::Phase::Routing...
[12/06 11:33:48    191s]   Clock implementation routing...
[12/06 11:33:48    191s]     Leaving CCOpt scope - Routing Tools...
[12/06 11:33:48    191s] Net route status summary:
[12/06 11:33:48    191s]   Clock:       116 (unrouted=0, trialRouted=0, noStatus=0, routed=116, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 11:33:48    191s]   Non-clock: 15406 (unrouted=8237, trialRouted=7169, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=8236, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 11:33:48    192s]     Routing using eGR in eGR->NR Step...
[12/06 11:33:48    192s]       Early Global Route - eGR->Nr High Frequency step...
[12/06 11:33:48    192s] (ccopt eGR): There are 116 nets to be routed. 0 nets have skip routing designation.
[12/06 11:33:48    192s] (ccopt eGR): There are 116 nets for routing of which 116 have one or more fixed wires.
[12/06 11:33:48    192s] (ccopt eGR): Start to route 116 all nets
[12/06 11:33:48    192s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2656.40 MB )
[12/06 11:33:48    192s] (I)      ==================== Layers =====================
[12/06 11:33:48    192s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:48    192s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 11:33:48    192s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:48    192s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 11:33:48    192s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 11:33:48    192s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 11:33:48    192s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 11:33:48    192s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 11:33:48    192s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 11:33:48    192s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 11:33:48    192s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 11:33:48    192s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 11:33:48    192s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 11:33:48    192s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 11:33:48    192s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 11:33:48    192s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 11:33:48    192s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 11:33:48    192s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 11:33:48    192s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 11:33:48    192s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 11:33:48    192s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 11:33:48    192s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 11:33:48    192s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 11:33:48    192s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:48    192s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 11:33:48    192s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 11:33:48    192s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:33:48    192s] (I)      Started Import and model ( Curr Mem: 2656.40 MB )
[12/06 11:33:48    192s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:33:48    192s] (I)      == Non-default Options ==
[12/06 11:33:48    192s] (I)      Clean congestion better                            : true
[12/06 11:33:48    192s] (I)      Estimate vias on DPT layer                         : true
[12/06 11:33:48    192s] (I)      Clean congestion layer assignment rounds           : 3
[12/06 11:33:48    192s] (I)      Layer constraints as soft constraints              : true
[12/06 11:33:48    192s] (I)      Soft top layer                                     : true
[12/06 11:33:48    192s] (I)      Skip prospective layer relax nets                  : true
[12/06 11:33:48    192s] (I)      Better NDR handling                                : true
[12/06 11:33:48    192s] (I)      Improved NDR modeling in LA                        : true
[12/06 11:33:48    192s] (I)      Routing cost fix for NDR handling                  : true
[12/06 11:33:48    192s] (I)      Block tracks for preroutes                         : true
[12/06 11:33:48    192s] (I)      Assign IRoute by net group key                     : true
[12/06 11:33:48    192s] (I)      Block unroutable channels                          : true
[12/06 11:33:48    192s] (I)      Block unroutable channels 3D                       : true
[12/06 11:33:48    192s] (I)      Bound layer relaxed segment wl                     : true
[12/06 11:33:48    192s] (I)      Blocked pin reach length threshold                 : 2
[12/06 11:33:48    192s] (I)      Check blockage within NDR space in TA              : true
[12/06 11:33:48    192s] (I)      Skip must join for term with via pillar            : true
[12/06 11:33:48    192s] (I)      Model find APA for IO pin                          : true
[12/06 11:33:48    192s] (I)      On pin location for off pin term                   : true
[12/06 11:33:48    192s] (I)      Handle EOL spacing                                 : true
[12/06 11:33:48    192s] (I)      Merge PG vias by gap                               : true
[12/06 11:33:48    192s] (I)      Maximum routing layer                              : 10
[12/06 11:33:48    192s] (I)      Route selected nets only                           : true
[12/06 11:33:48    192s] (I)      Refine MST                                         : true
[12/06 11:33:48    192s] (I)      Honor PRL                                          : true
[12/06 11:33:48    192s] (I)      Strong congestion aware                            : true
[12/06 11:33:48    192s] (I)      Improved initial location for IRoutes              : true
[12/06 11:33:48    192s] (I)      Multi panel TA                                     : true
[12/06 11:33:48    192s] (I)      Penalize wire overlap                              : true
[12/06 11:33:48    192s] (I)      Expand small instance blockage                     : true
[12/06 11:33:48    192s] (I)      Reduce via in TA                                   : true
[12/06 11:33:48    192s] (I)      SS-aware routing                                   : true
[12/06 11:33:48    192s] (I)      Improve tree edge sharing                          : true
[12/06 11:33:48    192s] (I)      Improve 2D via estimation                          : true
[12/06 11:33:48    192s] (I)      Refine Steiner tree                                : true
[12/06 11:33:48    192s] (I)      Build spine tree                                   : true
[12/06 11:33:48    192s] (I)      Model pass through capacity                        : true
[12/06 11:33:48    192s] (I)      Extend blockages by a half GCell                   : true
[12/06 11:33:48    192s] (I)      Consider pin shapes                                : true
[12/06 11:33:48    192s] (I)      Consider pin shapes for all nodes                  : true
[12/06 11:33:48    192s] (I)      Consider NR APA                                    : true
[12/06 11:33:48    192s] (I)      Consider IO pin shape                              : true
[12/06 11:33:48    192s] (I)      Fix pin connection bug                             : true
[12/06 11:33:48    192s] (I)      Consider layer RC for local wires                  : true
[12/06 11:33:48    192s] (I)      Route to clock mesh pin                            : true
[12/06 11:33:48    192s] (I)      LA-aware pin escape length                         : 2
[12/06 11:33:48    192s] (I)      Connect multiple ports                             : true
[12/06 11:33:48    192s] (I)      Split for must join                                : true
[12/06 11:33:48    192s] (I)      Number of threads                                  : 1
[12/06 11:33:48    192s] (I)      Routing effort level                               : 10000
[12/06 11:33:48    192s] (I)      Prefer layer length threshold                      : 8
[12/06 11:33:48    192s] (I)      Overflow penalty cost                              : 10
[12/06 11:33:48    192s] (I)      A-star cost                                        : 0.300000
[12/06 11:33:48    192s] (I)      Misalignment cost                                  : 10.000000
[12/06 11:33:48    192s] (I)      Threshold for short IRoute                         : 6
[12/06 11:33:48    192s] (I)      Via cost during post routing                       : 1.000000
[12/06 11:33:48    192s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/06 11:33:48    192s] (I)      Source-to-sink ratio                               : 0.300000
[12/06 11:33:48    192s] (I)      Scenic ratio bound                                 : 3.000000
[12/06 11:33:48    192s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/06 11:33:48    192s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/06 11:33:48    192s] (I)      PG-aware similar topology routing                  : true
[12/06 11:33:48    192s] (I)      Maze routing via cost fix                          : true
[12/06 11:33:48    192s] (I)      Apply PRL on PG terms                              : true
[12/06 11:33:48    192s] (I)      Apply PRL on obs objects                           : true
[12/06 11:33:48    192s] (I)      Handle range-type spacing rules                    : true
[12/06 11:33:48    192s] (I)      PG gap threshold multiplier                        : 10.000000
[12/06 11:33:48    192s] (I)      Parallel spacing query fix                         : true
[12/06 11:33:48    192s] (I)      Force source to root IR                            : true
[12/06 11:33:48    192s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/06 11:33:48    192s] (I)      Do not relax to DPT layer                          : true
[12/06 11:33:48    192s] (I)      No DPT in post routing                             : true
[12/06 11:33:48    192s] (I)      Modeling PG via merging fix                        : true
[12/06 11:33:48    192s] (I)      Shield aware TA                                    : true
[12/06 11:33:48    192s] (I)      Strong shield aware TA                             : true
[12/06 11:33:48    192s] (I)      Overflow calculation fix in LA                     : true
[12/06 11:33:48    192s] (I)      Post routing fix                                   : true
[12/06 11:33:48    192s] (I)      Strong post routing                                : true
[12/06 11:33:48    192s] (I)      NDR via pillar fix                                 : true
[12/06 11:33:48    192s] (I)      Violation on path threshold                        : 1
[12/06 11:33:48    192s] (I)      Pass through capacity modeling                     : true
[12/06 11:33:48    192s] (I)      Select the non-relaxed segments in post routing stage : true
[12/06 11:33:48    192s] (I)      Select term pin box for io pin                     : true
[12/06 11:33:48    192s] (I)      Penalize NDR sharing                               : true
[12/06 11:33:48    192s] (I)      Enable special modeling                            : false
[12/06 11:33:48    192s] (I)      Keep fixed segments                                : true
[12/06 11:33:48    192s] (I)      Reorder net groups by key                          : true
[12/06 11:33:48    192s] (I)      Increase net scenic ratio                          : true
[12/06 11:33:48    192s] (I)      Method to set GCell size                           : row
[12/06 11:33:48    192s] (I)      Connect multiple ports and must join fix           : true
[12/06 11:33:48    192s] (I)      Avoid high resistance layers                       : true
[12/06 11:33:48    192s] (I)      Model find APA for IO pin fix                      : true
[12/06 11:33:48    192s] (I)      Avoid connecting non-metal layers                  : true
[12/06 11:33:48    192s] (I)      Use track pitch for NDR                            : true
[12/06 11:33:48    192s] (I)      Enable layer relax to lower layer                  : true
[12/06 11:33:48    192s] (I)      Enable layer relax to upper layer                  : true
[12/06 11:33:48    192s] (I)      Top layer relaxation fix                           : true
[12/06 11:33:48    192s] (I)      Handle non-default track width                     : false
[12/06 11:33:48    192s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 11:33:48    192s] (I)      Use row-based GCell size
[12/06 11:33:48    192s] (I)      Use row-based GCell align
[12/06 11:33:48    192s] (I)      layer 0 area = 168000
[12/06 11:33:48    192s] (I)      layer 1 area = 208000
[12/06 11:33:48    192s] (I)      layer 2 area = 208000
[12/06 11:33:48    192s] (I)      layer 3 area = 208000
[12/06 11:33:48    192s] (I)      layer 4 area = 208000
[12/06 11:33:48    192s] (I)      layer 5 area = 208000
[12/06 11:33:48    192s] (I)      layer 6 area = 208000
[12/06 11:33:48    192s] (I)      layer 7 area = 2259999
[12/06 11:33:48    192s] (I)      layer 8 area = 2259999
[12/06 11:33:48    192s] (I)      layer 9 area = 0
[12/06 11:33:48    192s] (I)      GCell unit size   : 3600
[12/06 11:33:48    192s] (I)      GCell multiplier  : 1
[12/06 11:33:48    192s] (I)      GCell row height  : 3600
[12/06 11:33:48    192s] (I)      Actual row height : 3600
[12/06 11:33:48    192s] (I)      GCell align ref   : 4000 4000
[12/06 11:33:48    192s] [NR-eGR] Track table information for default rule: 
[12/06 11:33:48    192s] [NR-eGR] M1 has single uniform track structure
[12/06 11:33:48    192s] [NR-eGR] M2 has single uniform track structure
[12/06 11:33:48    192s] [NR-eGR] M3 has single uniform track structure
[12/06 11:33:48    192s] [NR-eGR] M4 has single uniform track structure
[12/06 11:33:48    192s] [NR-eGR] M5 has single uniform track structure
[12/06 11:33:48    192s] [NR-eGR] M6 has single uniform track structure
[12/06 11:33:48    192s] [NR-eGR] M7 has single uniform track structure
[12/06 11:33:48    192s] [NR-eGR] M8 has single uniform track structure
[12/06 11:33:48    192s] [NR-eGR] M9 has single uniform track structure
[12/06 11:33:48    192s] [NR-eGR] AP has single uniform track structure
[12/06 11:33:48    192s] (I)      ================== Default via ==================
[12/06 11:33:48    192s] (I)      +---+--------------------+----------------------+
[12/06 11:33:48    192s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 11:33:48    192s] (I)      +---+--------------------+----------------------+
[12/06 11:33:48    192s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 11:33:48    192s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 11:33:48    192s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 11:33:48    192s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 11:33:48    192s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 11:33:48    192s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 11:33:48    192s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 11:33:48    192s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 11:33:48    192s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 11:33:48    192s] (I)      +---+--------------------+----------------------+
[12/06 11:33:48    192s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 11:33:48    192s] [NR-eGR] Read 2209622 PG shapes
[12/06 11:33:48    192s] [NR-eGR] Read 0 clock shapes
[12/06 11:33:48    192s] [NR-eGR] Read 0 other shapes
[12/06 11:33:48    192s] [NR-eGR] #Routing Blockages  : 0
[12/06 11:33:48    192s] [NR-eGR] #Instance Blockages : 3552
[12/06 11:33:48    192s] [NR-eGR] #PG Blockages       : 2209622
[12/06 11:33:48    192s] [NR-eGR] #Halo Blockages     : 0
[12/06 11:33:48    192s] [NR-eGR] #Boundary Blockages : 0
[12/06 11:33:48    192s] [NR-eGR] #Clock Blockages    : 0
[12/06 11:33:48    192s] [NR-eGR] #Other Blockages    : 0
[12/06 11:33:48    192s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 11:33:48    192s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 11:33:48    192s] [NR-eGR] Read 7284 nets ( ignored 7169 )
[12/06 11:33:48    192s] [NR-eGR] Connected 0 must-join pins/ports
[12/06 11:33:48    192s] (I)      early_global_route_priority property id does not exist.
[12/06 11:33:49    192s] (I)      Read Num Blocks=2217828  Num Prerouted Wires=0  Num CS=0
[12/06 11:33:49    192s] (I)      Layer 1 (V) : #blockages 4449 : #preroutes 0
[12/06 11:33:49    192s] (I)      Layer 2 (H) : #blockages 994708 : #preroutes 0
[12/06 11:33:49    192s] (I)      Layer 3 (V) : #blockages 897 : #preroutes 0
[12/06 11:33:49    193s] (I)      Layer 4 (H) : #blockages 857772 : #preroutes 0
[12/06 11:33:49    193s] (I)      Layer 5 (V) : #blockages 360002 : #preroutes 0
[12/06 11:33:49    193s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 11:33:49    193s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 11:33:49    193s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 11:33:49    193s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 11:33:49    193s] (I)      Moved 0 terms for better access 
[12/06 11:33:49    193s] (I)      Number of ignored nets                =      0
[12/06 11:33:49    193s] (I)      Number of connected nets              =      0
[12/06 11:33:49    193s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 11:33:49    193s] (I)      Number of clock nets                  =    115.  Ignored: No
[12/06 11:33:49    193s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 11:33:49    193s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 11:33:49    193s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 11:33:49    193s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 11:33:49    193s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 11:33:49    193s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 11:33:49    193s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 11:33:49    193s] [NR-eGR] There are 115 clock nets ( 115 with NDR ).
[12/06 11:33:49    193s] (I)      Ndr track 0 does not exist
[12/06 11:33:49    193s] (I)      ---------------------Grid Graph Info--------------------
[12/06 11:33:49    193s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 11:33:49    193s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 11:33:49    193s] (I)      Site width          :   400  (dbu)
[12/06 11:33:49    193s] (I)      Row height          :  3600  (dbu)
[12/06 11:33:49    193s] (I)      GCell row height    :  3600  (dbu)
[12/06 11:33:49    193s] (I)      GCell width         :  3600  (dbu)
[12/06 11:33:49    193s] (I)      GCell height        :  3600  (dbu)
[12/06 11:33:49    193s] (I)      Grid                :   834   834    10
[12/06 11:33:49    193s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 11:33:49    193s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 11:33:49    193s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 11:33:49    193s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 11:33:49    193s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 11:33:49    193s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 11:33:49    193s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 11:33:49    193s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 11:33:49    193s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 11:33:49    193s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 11:33:49    193s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 11:33:49    193s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 11:33:49    193s] (I)      --------------------------------------------------------
[12/06 11:33:49    193s] 
[12/06 11:33:49    193s] [NR-eGR] ============ Routing rule table ============
[12/06 11:33:49    193s] [NR-eGR] Rule id: 0  Nets: 115
[12/06 11:33:49    193s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/06 11:33:49    193s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 11:33:49    193s] (I)                    Pitch  800  800  800  800  800  800  3200  3200  26000 
[12/06 11:33:49    193s] (I)             #Used tracks    2    2    2    2    2    2     2     2      2 
[12/06 11:33:49    193s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 11:33:49    193s] [NR-eGR] ========================================
[12/06 11:33:49    193s] [NR-eGR] 
[12/06 11:33:49    193s] (I)      =============== Blocked Tracks ===============
[12/06 11:33:49    193s] (I)      +-------+---------+----------+---------------+
[12/06 11:33:49    193s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 11:33:49    193s] (I)      +-------+---------+----------+---------------+
[12/06 11:33:49    193s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 11:33:49    193s] (I)      |     2 | 6255000 |  1776272 |        28.40% |
[12/06 11:33:49    193s] (I)      |     3 | 6254166 |  2068355 |        33.07% |
[12/06 11:33:49    193s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 11:33:49    193s] (I)      |     5 | 6254166 |  5146593 |        82.29% |
[12/06 11:33:49    193s] (I)      |     6 | 6255000 |  4611620 |        73.73% |
[12/06 11:33:49    193s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 11:33:49    193s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 11:33:49    193s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 11:33:49    193s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 11:33:49    193s] (I)      +-------+---------+----------+---------------+
[12/06 11:33:49    193s] (I)      Finished Import and model ( CPU: 1.21 sec, Real: 1.22 sec, Curr Mem: 2798.31 MB )
[12/06 11:33:49    193s] (I)      Reset routing kernel
[12/06 11:33:49    193s] (I)      Started Global Routing ( Curr Mem: 2798.31 MB )
[12/06 11:33:49    193s] (I)      totalPins=3365  totalGlobalPin=3209 (95.36%)
[12/06 11:33:49    193s] (I)      total 2D Cap : 8701514 = (4186228 H, 4515286 V)
[12/06 11:33:49    193s] [NR-eGR] Layer group 1: route 115 net(s) in layer range [3, 4]
[12/06 11:33:49    193s] (I)      
[12/06 11:33:49    193s] (I)      ============  Phase 1a Route ============
[12/06 11:33:49    193s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 11:33:49    193s] (I)      Usage: 10467 = (5498 H, 4969 V) = (0.13% H, 0.11% V) = (9.896e+03um H, 8.944e+03um V)
[12/06 11:33:49    193s] (I)      
[12/06 11:33:49    193s] (I)      ============  Phase 1b Route ============
[12/06 11:33:49    193s] (I)      Usage: 10467 = (5498 H, 4969 V) = (0.13% H, 0.11% V) = (9.896e+03um H, 8.944e+03um V)
[12/06 11:33:49    193s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.884060e+04um
[12/06 11:33:49    193s] (I)      
[12/06 11:33:49    193s] (I)      ============  Phase 1c Route ============
[12/06 11:33:49    193s] (I)      Level2 Grid: 167 x 167
[12/06 11:33:49    193s] (I)      Usage: 10467 = (5498 H, 4969 V) = (0.13% H, 0.11% V) = (9.896e+03um H, 8.944e+03um V)
[12/06 11:33:49    193s] (I)      
[12/06 11:33:49    193s] (I)      ============  Phase 1d Route ============
[12/06 11:33:49    193s] (I)      Usage: 10469 = (5500 H, 4969 V) = (0.13% H, 0.11% V) = (9.900e+03um H, 8.944e+03um V)
[12/06 11:33:49    193s] (I)      
[12/06 11:33:49    193s] (I)      ============  Phase 1e Route ============
[12/06 11:33:49    193s] (I)      Usage: 10469 = (5500 H, 4969 V) = (0.13% H, 0.11% V) = (9.900e+03um H, 8.944e+03um V)
[12/06 11:33:49    193s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.884420e+04um
[12/06 11:33:49    193s] (I)      
[12/06 11:33:49    193s] (I)      ============  Phase 1f Route ============
[12/06 11:33:49    193s] (I)      Usage: 10469 = (5500 H, 4969 V) = (0.13% H, 0.11% V) = (9.900e+03um H, 8.944e+03um V)
[12/06 11:33:49    193s] (I)      
[12/06 11:33:49    193s] (I)      ============  Phase 1g Route ============
[12/06 11:33:49    193s] (I)      Usage: 10393 = (5457 H, 4936 V) = (0.13% H, 0.11% V) = (9.823e+03um H, 8.885e+03um V)
[12/06 11:33:49    193s] (I)      #Nets         : 115
[12/06 11:33:49    193s] (I)      #Relaxed nets : 11
[12/06 11:33:49    193s] (I)      Wire length   : 9573
[12/06 11:33:49    193s] [NR-eGR] Create a new net group with 11 nets and layer range [3, 6]
[12/06 11:33:49    193s] (I)      
[12/06 11:33:49    193s] (I)      ============  Phase 1h Route ============
[12/06 11:33:49    193s] (I)      Usage: 10386 = (5462 H, 4924 V) = (0.13% H, 0.11% V) = (9.832e+03um H, 8.863e+03um V)
[12/06 11:33:49    193s] (I)      total 2D Cap : 13591092 = (6092878 H, 7498214 V)
[12/06 11:33:49    193s] [NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 6]
[12/06 11:33:49    193s] (I)      
[12/06 11:33:49    193s] (I)      ============  Phase 1a Route ============
[12/06 11:33:49    193s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 11:33:49    193s] (I)      Usage: 11269 = (5879 H, 5390 V) = (0.10% H, 0.07% V) = (1.058e+04um H, 9.702e+03um V)
[12/06 11:33:49    193s] (I)      
[12/06 11:33:49    193s] (I)      ============  Phase 1b Route ============
[12/06 11:33:49    193s] (I)      Usage: 11269 = (5879 H, 5390 V) = (0.10% H, 0.07% V) = (1.058e+04um H, 9.702e+03um V)
[12/06 11:33:49    193s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.028420e+04um
[12/06 11:33:49    193s] (I)      
[12/06 11:33:49    193s] (I)      ============  Phase 1c Route ============
[12/06 11:33:49    193s] (I)      Level2 Grid: 167 x 167
[12/06 11:33:49    193s] (I)      Usage: 11269 = (5879 H, 5390 V) = (0.10% H, 0.07% V) = (1.058e+04um H, 9.702e+03um V)
[12/06 11:33:49    193s] (I)      
[12/06 11:33:49    193s] (I)      ============  Phase 1d Route ============
[12/06 11:33:49    193s] (I)      Usage: 11269 = (5879 H, 5390 V) = (0.10% H, 0.07% V) = (1.058e+04um H, 9.702e+03um V)
[12/06 11:33:49    193s] (I)      
[12/06 11:33:49    193s] (I)      ============  Phase 1e Route ============
[12/06 11:33:49    193s] (I)      Usage: 11269 = (5879 H, 5390 V) = (0.10% H, 0.07% V) = (1.058e+04um H, 9.702e+03um V)
[12/06 11:33:49    193s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.028420e+04um
[12/06 11:33:49    193s] (I)      
[12/06 11:33:49    193s] (I)      ============  Phase 1f Route ============
[12/06 11:33:49    193s] (I)      Usage: 11269 = (5879 H, 5390 V) = (0.10% H, 0.07% V) = (1.058e+04um H, 9.702e+03um V)
[12/06 11:33:49    193s] (I)      
[12/06 11:33:49    193s] (I)      ============  Phase 1g Route ============
[12/06 11:33:49    193s] (I)      Usage: 11211 = (5851 H, 5360 V) = (0.10% H, 0.07% V) = (1.053e+04um H, 9.648e+03um V)
[12/06 11:33:49    193s] (I)      #Nets         : 11
[12/06 11:33:49    193s] (I)      #Relaxed nets : 10
[12/06 11:33:49    193s] (I)      Wire length   : 92
[12/06 11:33:49    193s] [NR-eGR] Create a new net group with 10 nets and layer range [3, 8]
[12/06 11:33:49    193s] (I)      
[12/06 11:33:49    193s] (I)      ============  Phase 1h Route ============
[12/06 11:33:49    193s] (I)      Usage: 11211 = (5851 H, 5360 V) = (0.10% H, 0.07% V) = (1.053e+04um H, 9.648e+03um V)
[12/06 11:33:50    193s] (I)      total 2D Cap : 21409008 = (12347044 H, 9061964 V)
[12/06 11:33:50    193s] [NR-eGR] Layer group 3: route 10 net(s) in layer range [3, 8]
[12/06 11:33:50    193s] (I)      
[12/06 11:33:50    193s] (I)      ============  Phase 1a Route ============
[12/06 11:33:50    193s] (I)      Usage: 12001 = (6223 H, 5778 V) = (0.05% H, 0.06% V) = (1.120e+04um H, 1.040e+04um V)
[12/06 11:33:50    193s] (I)      
[12/06 11:33:50    193s] (I)      ============  Phase 1b Route ============
[12/06 11:33:50    193s] (I)      Usage: 12001 = (6223 H, 5778 V) = (0.05% H, 0.06% V) = (1.120e+04um H, 1.040e+04um V)
[12/06 11:33:50    193s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.160180e+04um
[12/06 11:33:50    193s] (I)      
[12/06 11:33:50    193s] (I)      ============  Phase 1c Route ============
[12/06 11:33:50    193s] (I)      Usage: 12001 = (6223 H, 5778 V) = (0.05% H, 0.06% V) = (1.120e+04um H, 1.040e+04um V)
[12/06 11:33:50    193s] (I)      
[12/06 11:33:50    193s] (I)      ============  Phase 1d Route ============
[12/06 11:33:50    193s] (I)      Usage: 12001 = (6223 H, 5778 V) = (0.05% H, 0.06% V) = (1.120e+04um H, 1.040e+04um V)
[12/06 11:33:50    193s] (I)      
[12/06 11:33:50    193s] (I)      ============  Phase 1e Route ============
[12/06 11:33:50    193s] (I)      Usage: 12001 = (6223 H, 5778 V) = (0.05% H, 0.06% V) = (1.120e+04um H, 1.040e+04um V)
[12/06 11:33:50    193s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.160180e+04um
[12/06 11:33:50    193s] (I)      
[12/06 11:33:50    193s] (I)      ============  Phase 1f Route ============
[12/06 11:33:50    193s] (I)      Usage: 12001 = (6223 H, 5778 V) = (0.05% H, 0.06% V) = (1.120e+04um H, 1.040e+04um V)
[12/06 11:33:50    193s] (I)      
[12/06 11:33:50    193s] (I)      ============  Phase 1g Route ============
[12/06 11:33:50    193s] (I)      Usage: 11944 = (6196 H, 5748 V) = (0.05% H, 0.06% V) = (1.115e+04um H, 1.035e+04um V)
[12/06 11:33:50    193s] (I)      #Nets         : 10
[12/06 11:33:50    193s] (I)      #Relaxed nets : 10
[12/06 11:33:50    193s] (I)      Wire length   : 0
[12/06 11:33:50    193s] [NR-eGR] Create a new net group with 10 nets and layer range [3, 10]
[12/06 11:33:50    193s] (I)      
[12/06 11:33:50    193s] (I)      ============  Phase 1h Route ============
[12/06 11:33:50    193s] (I)      Usage: 11944 = (6196 H, 5748 V) = (0.05% H, 0.06% V) = (1.115e+04um H, 1.035e+04um V)
[12/06 11:33:50    193s] (I)      total 2D Cap : 23164578 = (13910794 H, 9253784 V)
[12/06 11:33:50    193s] [NR-eGR] Layer group 4: route 10 net(s) in layer range [3, 10]
[12/06 11:33:50    193s] (I)      
[12/06 11:33:50    193s] (I)      ============  Phase 1a Route ============
[12/06 11:33:50    193s] (I)      Usage: 12734 = (6568 H, 6166 V) = (0.05% H, 0.07% V) = (1.182e+04um H, 1.110e+04um V)
[12/06 11:33:50    193s] (I)      
[12/06 11:33:50    193s] (I)      ============  Phase 1b Route ============
[12/06 11:33:50    193s] (I)      Usage: 12734 = (6568 H, 6166 V) = (0.05% H, 0.07% V) = (1.182e+04um H, 1.110e+04um V)
[12/06 11:33:50    193s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.292120e+04um
[12/06 11:33:50    193s] (I)      
[12/06 11:33:50    193s] (I)      ============  Phase 1c Route ============
[12/06 11:33:50    193s] (I)      Usage: 12734 = (6568 H, 6166 V) = (0.05% H, 0.07% V) = (1.182e+04um H, 1.110e+04um V)
[12/06 11:33:50    193s] (I)      
[12/06 11:33:50    193s] (I)      ============  Phase 1d Route ============
[12/06 11:33:50    193s] (I)      Usage: 12734 = (6568 H, 6166 V) = (0.05% H, 0.07% V) = (1.182e+04um H, 1.110e+04um V)
[12/06 11:33:50    193s] (I)      
[12/06 11:33:50    193s] (I)      ============  Phase 1e Route ============
[12/06 11:33:50    193s] (I)      Usage: 12734 = (6568 H, 6166 V) = (0.05% H, 0.07% V) = (1.182e+04um H, 1.110e+04um V)
[12/06 11:33:50    193s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.292120e+04um
[12/06 11:33:50    193s] (I)      
[12/06 11:33:50    193s] (I)      ============  Phase 1f Route ============
[12/06 11:33:50    193s] (I)      Usage: 12734 = (6568 H, 6166 V) = (0.05% H, 0.07% V) = (1.182e+04um H, 1.110e+04um V)
[12/06 11:33:50    193s] (I)      
[12/06 11:33:50    193s] (I)      ============  Phase 1g Route ============
[12/06 11:33:50    193s] (I)      Usage: 12677 = (6540 H, 6137 V) = (0.05% H, 0.07% V) = (1.177e+04um H, 1.105e+04um V)
[12/06 11:33:50    193s] (I)      #Nets         : 10
[12/06 11:33:50    193s] (I)      #Relaxed nets : 10
[12/06 11:33:50    193s] (I)      Wire length   : 0
[12/06 11:33:50    193s] [NR-eGR] Create a new net group with 10 nets and layer range [2, 10]
[12/06 11:33:50    193s] (I)      
[12/06 11:33:50    193s] (I)      ============  Phase 1h Route ============
[12/06 11:33:50    193s] (I)      Usage: 12677 = (6540 H, 6137 V) = (0.05% H, 0.07% V) = (1.177e+04um H, 1.105e+04um V)
[12/06 11:33:50    193s] (I)      total 2D Cap : 27662488 = (13910794 H, 13751694 V)
[12/06 11:33:50    193s] [NR-eGR] Layer group 5: route 10 net(s) in layer range [2, 10]
[12/06 11:33:50    193s] (I)      
[12/06 11:33:50    193s] (I)      ============  Phase 1a Route ============
[12/06 11:33:50    193s] (I)      Usage: 14220 = (7267 H, 6953 V) = (0.05% H, 0.05% V) = (1.308e+04um H, 1.252e+04um V)
[12/06 11:33:50    193s] (I)      
[12/06 11:33:50    193s] (I)      ============  Phase 1b Route ============
[12/06 11:33:50    193s] (I)      Usage: 14220 = (7267 H, 6953 V) = (0.05% H, 0.05% V) = (1.308e+04um H, 1.252e+04um V)
[12/06 11:33:50    193s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.559600e+04um
[12/06 11:33:50    193s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/06 11:33:50    193s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 11:33:50    193s] (I)      
[12/06 11:33:50    193s] (I)      ============  Phase 1c Route ============
[12/06 11:33:50    193s] (I)      Usage: 14220 = (7267 H, 6953 V) = (0.05% H, 0.05% V) = (1.308e+04um H, 1.252e+04um V)
[12/06 11:33:50    193s] (I)      
[12/06 11:33:50    193s] (I)      ============  Phase 1d Route ============
[12/06 11:33:50    193s] (I)      Usage: 14220 = (7267 H, 6953 V) = (0.05% H, 0.05% V) = (1.308e+04um H, 1.252e+04um V)
[12/06 11:33:50    193s] (I)      
[12/06 11:33:50    193s] (I)      ============  Phase 1e Route ============
[12/06 11:33:50    193s] (I)      Usage: 14220 = (7267 H, 6953 V) = (0.05% H, 0.05% V) = (1.308e+04um H, 1.252e+04um V)
[12/06 11:33:50    193s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.559600e+04um
[12/06 11:33:50    193s] (I)      
[12/06 11:33:50    193s] (I)      ============  Phase 1f Route ============
[12/06 11:33:50    193s] (I)      Usage: 14220 = (7267 H, 6953 V) = (0.05% H, 0.05% V) = (1.308e+04um H, 1.252e+04um V)
[12/06 11:33:50    193s] (I)      
[12/06 11:33:50    193s] (I)      ============  Phase 1g Route ============
[12/06 11:33:50    193s] (I)      Usage: 14214 = (7268 H, 6946 V) = (0.05% H, 0.05% V) = (1.308e+04um H, 1.250e+04um V)
[12/06 11:33:50    193s] (I)      
[12/06 11:33:50    193s] (I)      ============  Phase 1h Route ============
[12/06 11:33:50    193s] (I)      Usage: 14214 = (7268 H, 6946 V) = (0.05% H, 0.05% V) = (1.308e+04um H, 1.250e+04um V)
[12/06 11:33:50    194s] (I)      
[12/06 11:33:50    194s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 11:33:50    194s] [NR-eGR]                        OverCon            
[12/06 11:33:50    194s] [NR-eGR]                         #Gcell     %Gcell
[12/06 11:33:50    194s] [NR-eGR]        Layer               (1)    OverCon
[12/06 11:33:50    194s] [NR-eGR] ----------------------------------------------
[12/06 11:33:50    194s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:50    194s] [NR-eGR]      M2 ( 2)         1( 0.00%)   ( 0.00%) 
[12/06 11:33:50    194s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:50    194s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:50    194s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:50    194s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:50    194s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:50    194s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:50    194s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:50    194s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/06 11:33:50    194s] [NR-eGR] ----------------------------------------------
[12/06 11:33:50    194s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[12/06 11:33:50    194s] [NR-eGR] 
[12/06 11:33:50    194s] (I)      Finished Global Routing ( CPU: 0.71 sec, Real: 0.71 sec, Curr Mem: 2806.31 MB )
[12/06 11:33:50    194s] (I)      total 2D Cap : 28270744 = (14218329 H, 14052415 V)
[12/06 11:33:50    194s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 11:33:50    194s] (I)      ============= Track Assignment ============
[12/06 11:33:50    194s] (I)      Started Track Assignment (1T) ( Curr Mem: 2806.31 MB )
[12/06 11:33:50    194s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 11:33:50    194s] (I)      Run Multi-thread track assignment
[12/06 11:33:50    194s] (I)      Finished Track Assignment (1T) ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2806.31 MB )
[12/06 11:33:50    194s] (I)      Started Export ( Curr Mem: 2806.31 MB )
[12/06 11:33:50    194s] [NR-eGR]             Length (um)   Vias 
[12/06 11:33:50    194s] [NR-eGR] -------------------------------
[12/06 11:33:50    194s] [NR-eGR]  M1  (1H)             0  26726 
[12/06 11:33:50    194s] [NR-eGR]  M2  (2V)         93561  39526 
[12/06 11:33:50    194s] [NR-eGR]  M3  (3H)        118206   6724 
[12/06 11:33:50    194s] [NR-eGR]  M4  (4V)         38586   3371 
[12/06 11:33:50    194s] [NR-eGR]  M5  (5H)          5934   2886 
[12/06 11:33:50    194s] [NR-eGR]  M6  (6V)         22937   2960 
[12/06 11:33:50    194s] [NR-eGR]  M7  (7H)        278563   1241 
[12/06 11:33:50    194s] [NR-eGR]  M8  (8V)        355175      0 
[12/06 11:33:50    194s] [NR-eGR]  M9  (9H)             0      0 
[12/06 11:33:50    194s] [NR-eGR]  AP  (10V)            0      0 
[12/06 11:33:50    194s] [NR-eGR] -------------------------------
[12/06 11:33:50    194s] [NR-eGR]      Total       912961  83434 
[12/06 11:33:50    194s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:50    194s] [NR-eGR] Total half perimeter of net bounding box: 902734um
[12/06 11:33:50    194s] [NR-eGR] Total length: 912961um, number of vias: 83434
[12/06 11:33:50    194s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:50    194s] [NR-eGR] Total eGR-routed clock nets wire length: 19274um, number of vias: 9084
[12/06 11:33:50    194s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:50    194s] [NR-eGR] Report for selected net(s) only.
[12/06 11:33:50    194s] [NR-eGR]             Length (um)  Vias 
[12/06 11:33:50    194s] [NR-eGR] ------------------------------
[12/06 11:33:50    194s] [NR-eGR]  M1  (1H)             0  3365 
[12/06 11:33:50    194s] [NR-eGR]  M2  (2V)          2696  4048 
[12/06 11:33:50    194s] [NR-eGR]  M3  (3H)         10209  1671 
[12/06 11:33:50    194s] [NR-eGR]  M4  (4V)          6368     0 
[12/06 11:33:50    194s] [NR-eGR]  M5  (5H)             0     0 
[12/06 11:33:50    194s] [NR-eGR]  M6  (6V)             0     0 
[12/06 11:33:50    194s] [NR-eGR]  M7  (7H)             0     0 
[12/06 11:33:50    194s] [NR-eGR]  M8  (8V)             0     0 
[12/06 11:33:50    194s] [NR-eGR]  M9  (9H)             0     0 
[12/06 11:33:50    194s] [NR-eGR]  AP  (10V)            0     0 
[12/06 11:33:50    194s] [NR-eGR] ------------------------------
[12/06 11:33:50    194s] [NR-eGR]      Total        19274  9084 
[12/06 11:33:50    194s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:50    194s] [NR-eGR] Total half perimeter of net bounding box: 12790um
[12/06 11:33:50    194s] [NR-eGR] Total length: 19274um, number of vias: 9084
[12/06 11:33:50    194s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:50    194s] [NR-eGR] Total routed clock nets wire length: 19274um, number of vias: 9084
[12/06 11:33:50    194s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:33:50    194s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2806.31 MB )
[12/06 11:33:50    194s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.39 sec, Real: 2.40 sec, Curr Mem: 2703.31 MB )
[12/06 11:33:50    194s] (I)      ======================================= Runtime Summary =======================================
[12/06 11:33:50    194s] (I)       Step                                              %      Start     Finish      Real       CPU 
[12/06 11:33:50    194s] (I)      -----------------------------------------------------------------------------------------------
[12/06 11:33:50    194s] (I)       Early Global Route kernel                   100.00%  89.69 sec  92.09 sec  2.40 sec  2.39 sec 
[12/06 11:33:50    194s] (I)       +-Import and model                           50.70%  89.70 sec  90.91 sec  1.22 sec  1.21 sec 
[12/06 11:33:50    194s] (I)       | +-Create place DB                           0.81%  89.70 sec  89.71 sec  0.02 sec  0.02 sec 
[12/06 11:33:50    194s] (I)       | | +-Import place data                       0.81%  89.70 sec  89.71 sec  0.02 sec  0.02 sec 
[12/06 11:33:50    194s] (I)       | | | +-Read instances and placement          0.23%  89.70 sec  89.70 sec  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)       | | | +-Read nets                             0.57%  89.70 sec  89.71 sec  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)       | +-Create route DB                          47.67%  89.71 sec  90.86 sec  1.14 sec  1.14 sec 
[12/06 11:33:50    194s] (I)       | | +-Import route data (1T)                 47.63%  89.72 sec  90.86 sec  1.14 sec  1.14 sec 
[12/06 11:33:50    194s] (I)       | | | +-Read blockages ( Layer 2-10 )        20.49%  89.72 sec  90.21 sec  0.49 sec  0.49 sec 
[12/06 11:33:50    194s] (I)       | | | | +-Read routing blockages              0.00%  89.72 sec  89.72 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | | +-Read instance blockages             0.06%  89.72 sec  89.72 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | | +-Read PG blockages                  20.40%  89.72 sec  90.21 sec  0.49 sec  0.49 sec 
[12/06 11:33:50    194s] (I)       | | | | +-Read clock blockages                0.00%  90.21 sec  90.21 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | | +-Read other blockages                0.00%  90.21 sec  90.21 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | | +-Read halo blockages                 0.01%  90.21 sec  90.21 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | | +-Read boundary cut boxes             0.00%  90.21 sec  90.21 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | +-Read blackboxes                       0.00%  90.21 sec  90.21 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | +-Read prerouted                        0.10%  90.21 sec  90.21 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | +-Read unlegalized nets                 0.04%  90.21 sec  90.21 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | +-Read nets                             0.01%  90.21 sec  90.21 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | +-Set up via pillars                    0.00%  90.21 sec  90.21 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | +-Initialize 3D grid graph              1.16%  90.21 sec  90.24 sec  0.03 sec  0.03 sec 
[12/06 11:33:50    194s] (I)       | | | +-Model blockage capacity              25.63%  90.24 sec  90.86 sec  0.61 sec  0.61 sec 
[12/06 11:33:50    194s] (I)       | | | | +-Initialize 3D capacity             24.05%  90.24 sec  90.82 sec  0.58 sec  0.58 sec 
[12/06 11:33:50    194s] (I)       | | | +-Move terms for access (1T)            0.05%  90.86 sec  90.86 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | +-Read aux data                             0.00%  90.86 sec  90.86 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | +-Others data preparation                   0.06%  90.86 sec  90.86 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | +-Create route kernel                       2.10%  90.86 sec  90.91 sec  0.05 sec  0.05 sec 
[12/06 11:33:50    194s] (I)       +-Global Routing                             29.49%  90.91 sec  91.62 sec  0.71 sec  0.71 sec 
[12/06 11:33:50    194s] (I)       | +-Initialization                            0.14%  90.91 sec  90.91 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | +-Net group 1                               6.23%  90.91 sec  91.06 sec  0.15 sec  0.15 sec 
[12/06 11:33:50    194s] (I)       | | +-Generate topology                       0.50%  90.91 sec  90.93 sec  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1a                                0.55%  90.97 sec  90.98 sec  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)       | | | +-Pattern routing (1T)                  0.18%  90.97 sec  90.97 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.32%  90.97 sec  90.98 sec  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1b                                0.40%  90.98 sec  90.99 sec  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)       | | | +-Monotonic routing (1T)                0.25%  90.98 sec  90.99 sec  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1c                                0.46%  90.99 sec  91.00 sec  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)       | | | +-Two level Routing                     0.46%  90.99 sec  91.00 sec  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)       | | | | +-Two Level Routing (Regular)         0.13%  91.00 sec  91.00 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | | +-Two Level Routing (Strong)          0.13%  91.00 sec  91.00 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1d                                0.21%  91.00 sec  91.01 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | +-Detoured routing (1T)                 0.20%  91.00 sec  91.01 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1e                                0.08%  91.01 sec  91.01 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | +-Route legalization                    0.00%  91.01 sec  91.01 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1f                                0.00%  91.01 sec  91.01 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1g                                0.59%  91.01 sec  91.02 sec  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)       | | | +-Post Routing                          0.59%  91.01 sec  91.02 sec  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1h                                0.66%  91.03 sec  91.04 sec  0.02 sec  0.02 sec 
[12/06 11:33:50    194s] (I)       | | | +-Post Routing                          0.66%  91.03 sec  91.04 sec  0.02 sec  0.02 sec 
[12/06 11:33:50    194s] (I)       | | +-Layer assignment (1T)                   0.86%  91.04 sec  91.06 sec  0.02 sec  0.02 sec 
[12/06 11:33:50    194s] (I)       | +-Net group 2                               4.72%  91.06 sec  91.18 sec  0.11 sec  0.11 sec 
[12/06 11:33:50    194s] (I)       | | +-Generate topology                       0.10%  91.06 sec  91.07 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1a                                0.43%  91.12 sec  91.13 sec  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)       | | | +-Pattern routing (1T)                  0.14%  91.12 sec  91.13 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.28%  91.13 sec  91.13 sec  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1b                                0.23%  91.13 sec  91.14 sec  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)       | | | +-Monotonic routing (1T)                0.14%  91.13 sec  91.14 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1c                                0.46%  91.14 sec  91.15 sec  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)       | | | +-Two level Routing                     0.46%  91.14 sec  91.15 sec  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)       | | | | +-Two Level Routing (Regular)         0.13%  91.15 sec  91.15 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | | +-Two Level Routing (Strong)          0.13%  91.15 sec  91.15 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1d                                0.62%  91.15 sec  91.17 sec  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)       | | | +-Detoured routing (1T)                 0.62%  91.15 sec  91.17 sec  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1e                                0.08%  91.17 sec  91.17 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | +-Route legalization                    0.00%  91.17 sec  91.17 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1f                                0.00%  91.17 sec  91.17 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1g                                0.16%  91.17 sec  91.17 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | +-Post Routing                          0.16%  91.17 sec  91.17 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1h                                0.13%  91.17 sec  91.18 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | +-Post Routing                          0.13%  91.17 sec  91.18 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Layer assignment (1T)                   0.03%  91.18 sec  91.18 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | +-Net group 3                               3.61%  91.18 sec  91.26 sec  0.09 sec  0.09 sec 
[12/06 11:33:50    194s] (I)       | | +-Generate topology                       0.06%  91.18 sec  91.18 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1a                                0.15%  91.25 sec  91.25 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | +-Pattern routing (1T)                  0.14%  91.25 sec  91.25 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1b                                0.09%  91.25 sec  91.25 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1c                                0.00%  91.25 sec  91.25 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1d                                0.00%  91.25 sec  91.25 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1e                                0.08%  91.25 sec  91.26 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | +-Route legalization                    0.00%  91.25 sec  91.25 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1f                                0.00%  91.26 sec  91.26 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1g                                0.16%  91.26 sec  91.26 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | +-Post Routing                          0.15%  91.26 sec  91.26 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1h                                0.13%  91.26 sec  91.26 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | +-Post Routing                          0.13%  91.26 sec  91.26 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | +-Net group 4                               4.42%  91.26 sec  91.37 sec  0.11 sec  0.11 sec 
[12/06 11:33:50    194s] (I)       | | +-Generate topology                       0.06%  91.26 sec  91.26 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1a                                0.15%  91.35 sec  91.36 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | +-Pattern routing (1T)                  0.14%  91.35 sec  91.36 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1b                                0.09%  91.36 sec  91.36 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1c                                0.00%  91.36 sec  91.36 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1d                                0.00%  91.36 sec  91.36 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1e                                0.08%  91.36 sec  91.36 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | +-Route legalization                    0.00%  91.36 sec  91.36 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1f                                0.00%  91.36 sec  91.36 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1g                                0.15%  91.36 sec  91.37 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | +-Post Routing                          0.15%  91.36 sec  91.37 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1h                                0.13%  91.37 sec  91.37 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | +-Post Routing                          0.13%  91.37 sec  91.37 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | +-Net group 5                               7.29%  91.37 sec  91.54 sec  0.17 sec  0.17 sec 
[12/06 11:33:50    194s] (I)       | | +-Generate topology                       0.00%  91.37 sec  91.37 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1a                                0.33%  91.47 sec  91.48 sec  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)       | | | +-Pattern routing (1T)                  0.14%  91.47 sec  91.47 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | +-Add via demand to 2D                  0.18%  91.48 sec  91.48 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1b                                0.09%  91.48 sec  91.48 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1c                                0.00%  91.48 sec  91.48 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1d                                0.00%  91.48 sec  91.48 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1e                                0.08%  91.48 sec  91.48 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | +-Route legalization                    0.00%  91.48 sec  91.48 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1f                                0.00%  91.48 sec  91.48 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1g                                0.13%  91.48 sec  91.49 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | +-Post Routing                          0.13%  91.48 sec  91.49 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Phase 1h                                0.13%  91.49 sec  91.49 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | | +-Post Routing                          0.13%  91.49 sec  91.49 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | | +-Layer assignment (1T)                   0.10%  91.54 sec  91.54 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       +-Export 3D cong map                          8.54%  91.62 sec  91.82 sec  0.20 sec  0.20 sec 
[12/06 11:33:50    194s] (I)       | +-Export 2D cong map                        0.72%  91.80 sec  91.82 sec  0.02 sec  0.02 sec 
[12/06 11:33:50    194s] (I)       +-Extract Global 3D Wires                     0.01%  91.82 sec  91.82 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       +-Track Assignment (1T)                       9.36%  91.82 sec  92.05 sec  0.22 sec  0.22 sec 
[12/06 11:33:50    194s] (I)       | +-Initialization                            0.00%  91.82 sec  91.82 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | +-Track Assignment Kernel                   9.33%  91.82 sec  92.05 sec  0.22 sec  0.22 sec 
[12/06 11:33:50    194s] (I)       | +-Free Memory                               0.00%  92.05 sec  92.05 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       +-Export                                      1.41%  92.05 sec  92.08 sec  0.03 sec  0.03 sec 
[12/06 11:33:50    194s] (I)       | +-Export DB wires                           0.28%  92.05 sec  92.05 sec  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)       | | +-Export all nets                         0.22%  92.05 sec  92.05 sec  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)       | | +-Set wire vias                           0.05%  92.05 sec  92.05 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       | +-Report wirelength                         0.63%  92.05 sec  92.07 sec  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)       | +-Update net boxes                          0.48%  92.07 sec  92.08 sec  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)       | +-Update timing                             0.00%  92.08 sec  92.08 sec  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)       +-Postprocess design                          0.26%  92.08 sec  92.09 sec  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)      ======================= Summary by functions ========================
[12/06 11:33:50    194s] (I)       Lv  Step                                      %      Real       CPU 
[12/06 11:33:50    194s] (I)      ---------------------------------------------------------------------
[12/06 11:33:50    194s] (I)        0  Early Global Route kernel           100.00%  2.40 sec  2.39 sec 
[12/06 11:33:50    194s] (I)        1  Import and model                     50.70%  1.22 sec  1.21 sec 
[12/06 11:33:50    194s] (I)        1  Global Routing                       29.49%  0.71 sec  0.71 sec 
[12/06 11:33:50    194s] (I)        1  Track Assignment (1T)                 9.36%  0.22 sec  0.22 sec 
[12/06 11:33:50    194s] (I)        1  Export 3D cong map                    8.54%  0.20 sec  0.20 sec 
[12/06 11:33:50    194s] (I)        1  Export                                1.41%  0.03 sec  0.03 sec 
[12/06 11:33:50    194s] (I)        1  Postprocess design                    0.26%  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)        2  Create route DB                      47.67%  1.14 sec  1.14 sec 
[12/06 11:33:50    194s] (I)        2  Track Assignment Kernel               9.33%  0.22 sec  0.22 sec 
[12/06 11:33:50    194s] (I)        2  Net group 5                           7.29%  0.17 sec  0.17 sec 
[12/06 11:33:50    194s] (I)        2  Net group 1                           6.23%  0.15 sec  0.15 sec 
[12/06 11:33:50    194s] (I)        2  Net group 2                           4.72%  0.11 sec  0.11 sec 
[12/06 11:33:50    194s] (I)        2  Net group 4                           4.42%  0.11 sec  0.11 sec 
[12/06 11:33:50    194s] (I)        2  Net group 3                           3.61%  0.09 sec  0.09 sec 
[12/06 11:33:50    194s] (I)        2  Create route kernel                   2.10%  0.05 sec  0.05 sec 
[12/06 11:33:50    194s] (I)        2  Create place DB                       0.81%  0.02 sec  0.02 sec 
[12/06 11:33:50    194s] (I)        2  Export 2D cong map                    0.72%  0.02 sec  0.02 sec 
[12/06 11:33:50    194s] (I)        2  Report wirelength                     0.63%  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)        2  Update net boxes                      0.48%  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)        2  Export DB wires                       0.28%  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)        2  Initialization                        0.14%  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)        2  Others data preparation               0.06%  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)        3  Import route data (1T)               47.63%  1.14 sec  1.14 sec 
[12/06 11:33:50    194s] (I)        3  Phase 1a                              1.60%  0.04 sec  0.04 sec 
[12/06 11:33:50    194s] (I)        3  Phase 1g                              1.19%  0.03 sec  0.03 sec 
[12/06 11:33:50    194s] (I)        3  Phase 1h                              1.19%  0.03 sec  0.03 sec 
[12/06 11:33:50    194s] (I)        3  Layer assignment (1T)                 0.99%  0.02 sec  0.02 sec 
[12/06 11:33:50    194s] (I)        3  Phase 1c                              0.92%  0.02 sec  0.02 sec 
[12/06 11:33:50    194s] (I)        3  Phase 1b                              0.88%  0.02 sec  0.02 sec 
[12/06 11:33:50    194s] (I)        3  Phase 1d                              0.83%  0.02 sec  0.02 sec 
[12/06 11:33:50    194s] (I)        3  Import place data                     0.81%  0.02 sec  0.02 sec 
[12/06 11:33:50    194s] (I)        3  Generate topology                     0.72%  0.02 sec  0.02 sec 
[12/06 11:33:50    194s] (I)        3  Phase 1e                              0.42%  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)        3  Export all nets                       0.22%  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)        3  Set wire vias                         0.05%  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)        3  Phase 1f                              0.00%  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)        4  Model blockage capacity              25.63%  0.61 sec  0.61 sec 
[12/06 11:33:50    194s] (I)        4  Read blockages ( Layer 2-10 )        20.49%  0.49 sec  0.49 sec 
[12/06 11:33:50    194s] (I)        4  Post Routing                          2.35%  0.06 sec  0.06 sec 
[12/06 11:33:50    194s] (I)        4  Initialize 3D grid graph              1.16%  0.03 sec  0.03 sec 
[12/06 11:33:50    194s] (I)        4  Two level Routing                     0.92%  0.02 sec  0.02 sec 
[12/06 11:33:50    194s] (I)        4  Detoured routing (1T)                 0.82%  0.02 sec  0.02 sec 
[12/06 11:33:50    194s] (I)        4  Pattern routing (1T)                  0.73%  0.02 sec  0.02 sec 
[12/06 11:33:50    194s] (I)        4  Pattern Routing Avoiding Blockages    0.60%  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)        4  Read nets                             0.58%  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)        4  Monotonic routing (1T)                0.39%  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)        4  Read instances and placement          0.23%  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)        4  Add via demand to 2D                  0.18%  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)        4  Read prerouted                        0.10%  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)        4  Move terms for access (1T)            0.05%  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)        4  Read unlegalized nets                 0.04%  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)        5  Initialize 3D capacity               24.05%  0.58 sec  0.58 sec 
[12/06 11:33:50    194s] (I)        5  Read PG blockages                    20.40%  0.49 sec  0.49 sec 
[12/06 11:33:50    194s] (I)        5  Two Level Routing (Regular)           0.26%  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)        5  Two Level Routing (Strong)            0.26%  0.01 sec  0.01 sec 
[12/06 11:33:50    194s] (I)        5  Read instance blockages               0.06%  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/06 11:33:50    194s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/06 11:33:50    194s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:02.5 real=0:00:02.5)
[12/06 11:33:50    194s]     Routing using eGR in eGR->NR Step done.
[12/06 11:33:50    194s]     Routing using NR in eGR->NR Step...
[12/06 11:33:50    194s] 
[12/06 11:33:50    194s] CCOPT: Preparing to route 116 clock nets with NanoRoute.
[12/06 11:33:50    194s]   All net are default rule.
[12/06 11:33:50    194s]   Preferred NanoRoute mode settings: Current
[12/06 11:33:50    194s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/06 11:33:50    194s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/06 11:33:50    194s]       Clock detailed routing...
[12/06 11:33:50    194s]         NanoRoute...
[12/06 11:33:50    194s] % Begin globalDetailRoute (date=12/06 11:33:50, mem=2320.3M)
[12/06 11:33:50    194s] 
[12/06 11:33:50    194s] globalDetailRoute
[12/06 11:33:50    194s] 
[12/06 11:33:50    194s] #Start globalDetailRoute on Fri Dec  6 11:33:50 2024
[12/06 11:33:50    194s] #
[12/06 11:33:50    194s] ### Time Record (globalDetailRoute) is installed.
[12/06 11:33:50    194s] ### Time Record (Pre Callback) is installed.
[12/06 11:33:50    194s] ### Time Record (Pre Callback) is uninstalled.
[12/06 11:33:50    194s] ### Time Record (DB Import) is installed.
[12/06 11:33:50    194s] ### Time Record (Timing Data Generation) is installed.
[12/06 11:33:50    194s] ### Time Record (Timing Data Generation) is uninstalled.
[12/06 11:33:51    194s] ### Net info: total nets: 15522
[12/06 11:33:51    194s] ### Net info: dirty nets: 0
[12/06 11:33:51    194s] ### Net info: marked as disconnected nets: 0
[12/06 11:33:51    194s] #num needed restored net=0
[12/06 11:33:51    194s] #need_extraction net=0 (total=15522)
[12/06 11:33:51    194s] ### Net info: fully routed nets: 115
[12/06 11:33:51    194s] ### Net info: trivial (< 2 pins) nets: 8238
[12/06 11:33:51    194s] ### Net info: unrouted nets: 7169
[12/06 11:33:51    194s] ### Net info: re-extraction nets: 0
[12/06 11:33:51    194s] ### Net info: selected nets: 116
[12/06 11:33:51    194s] ### Net info: ignored nets: 0
[12/06 11:33:51    194s] ### Net info: skip routing nets: 0
[12/06 11:33:51    194s] ### import design signature (5): route=1659293907 fixed_route=903847282 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2003429848 dirty_area=0 del_dirty_area=0 cell=922593585 placement=1553615329 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/06 11:33:51    194s] ### Time Record (DB Import) is uninstalled.
[12/06 11:33:51    194s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[12/06 11:33:51    194s] #
[12/06 11:33:51    194s] #Wire/Via statistics before line assignment ...
[12/06 11:33:51    194s] #Total number of nets with non-default rule or having extra spacing = 116
[12/06 11:33:51    194s] #Total wire length = 19274 um.
[12/06 11:33:51    194s] #Total half perimeter of net bounding box = 12883 um.
[12/06 11:33:51    194s] #Total wire length on LAYER M1 = 0 um.
[12/06 11:33:51    194s] #Total wire length on LAYER M2 = 2696 um.
[12/06 11:33:51    194s] #Total wire length on LAYER M3 = 10209 um.
[12/06 11:33:51    194s] #Total wire length on LAYER M4 = 6368 um.
[12/06 11:33:51    194s] #Total wire length on LAYER M5 = 0 um.
[12/06 11:33:51    194s] #Total wire length on LAYER M6 = 0 um.
[12/06 11:33:51    194s] #Total wire length on LAYER M7 = 0 um.
[12/06 11:33:51    194s] #Total wire length on LAYER M8 = 0 um.
[12/06 11:33:51    194s] #Total wire length on LAYER M9 = 0 um.
[12/06 11:33:51    194s] #Total wire length on LAYER AP = 0 um.
[12/06 11:33:51    194s] #Total number of vias = 9084
[12/06 11:33:51    194s] #Up-Via Summary (total 9084):
[12/06 11:33:51    194s] #           
[12/06 11:33:51    194s] #-----------------------
[12/06 11:33:51    194s] # M1               3365
[12/06 11:33:51    194s] # M2               4048
[12/06 11:33:51    194s] # M3               1671
[12/06 11:33:51    194s] #-----------------------
[12/06 11:33:51    194s] #                  9084 
[12/06 11:33:51    194s] #
[12/06 11:33:51    194s] ### Time Record (Data Preparation) is installed.
[12/06 11:33:51    194s] #Start routing data preparation on Fri Dec  6 11:33:51 2024
[12/06 11:33:51    194s] #
[12/06 11:33:51    195s] #Minimum voltage of a net in the design = 0.000.
[12/06 11:33:51    195s] #Maximum voltage of a net in the design = 1.100.
[12/06 11:33:51    195s] #Voltage range [0.000 - 1.100] has 15520 nets.
[12/06 11:33:51    195s] #Voltage range [0.900 - 1.100] has 1 net.
[12/06 11:33:51    195s] #Voltage range [0.000 - 0.000] has 1 net.
[12/06 11:33:51    195s] #Build and mark too close pins for the same net.
[12/06 11:33:51    195s] ### Time Record (Cell Pin Access) is installed.
[12/06 11:33:51    195s] #Initial pin access analysis.
[12/06 11:33:55    198s] #Detail pin access analysis.
[12/06 11:33:55    198s] ### Time Record (Cell Pin Access) is uninstalled.
[12/06 11:33:55    198s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/06 11:33:55    198s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 11:33:55    198s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 11:33:55    198s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 11:33:55    198s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 11:33:55    198s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 11:33:55    198s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 11:33:55    198s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/06 11:33:55    198s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/06 11:33:55    198s] # AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
[12/06 11:33:55    198s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[12/06 11:33:55    198s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
[12/06 11:33:55    198s] #pin_access_rlayer=2(M2)
[12/06 11:33:55    198s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/06 11:33:55    198s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/06 11:33:55    199s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2329.91 (MB), peak = 2484.28 (MB)
[12/06 11:33:55    199s] #Regenerating Ggrids automatically.
[12/06 11:33:55    199s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/06 11:33:55    199s] #Using automatically generated G-grids.
[12/06 11:33:56    200s] #Done routing data preparation.
[12/06 11:33:56    200s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2334.34 (MB), peak = 2484.28 (MB)
[12/06 11:33:56    200s] ### Time Record (Data Preparation) is uninstalled.
[12/06 11:33:56    200s] 
[12/06 11:33:56    200s] Trim Metal Layers:
[12/06 11:33:56    200s] LayerId::1 widthSet size::4
[12/06 11:33:56    200s] LayerId::2 widthSet size::4
[12/06 11:33:56    200s] LayerId::3 widthSet size::4
[12/06 11:33:56    200s] LayerId::4 widthSet size::4
[12/06 11:33:56    200s] LayerId::5 widthSet size::4
[12/06 11:33:56    200s] LayerId::6 widthSet size::4
[12/06 11:33:56    200s] LayerId::7 widthSet size::4
[12/06 11:33:56    200s] LayerId::8 widthSet size::4
[12/06 11:33:56    200s] LayerId::9 widthSet size::4
[12/06 11:33:56    200s] LayerId::10 widthSet size::2
[12/06 11:33:56    200s] Updating RC grid for preRoute extraction ...
[12/06 11:33:56    200s] eee: pegSigSF::1.070000
[12/06 11:33:56    200s] Initializing multi-corner capacitance tables ... 
[12/06 11:33:56    200s] Initializing multi-corner resistance tables ...
[12/06 11:33:56    200s] eee: l::1 avDens::0.110237 usedTrk::70004.888911 availTrk::635040.000000 sigTrk::70004.888911
[12/06 11:33:56    200s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:33:56    200s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:33:56    200s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:33:56    200s] eee: l::5 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/06 11:33:56    200s] eee: l::6 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/06 11:33:56    200s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:33:56    200s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:33:56    200s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:33:56    200s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:33:56    200s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 11:33:56    200s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.808000 pMod=83 wcR=0.693800 newSi=0.244000 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=1.038895 shortMod=5.194473 fMod=0.259724 
[12/06 11:33:56    200s] ### Successfully loaded pre-route RC model
[12/06 11:33:56    200s] ### Time Record (Line Assignment) is installed.
[12/06 11:33:56    200s] #
[12/06 11:33:56    200s] #Distribution of nets:
[12/06 11:33:56    200s] #  
[12/06 11:33:56    200s] # #pin range           #net       %
[12/06 11:33:56    200s] #------------------------------------
[12/06 11:33:56    200s] #          2            5020 ( 32.3%)
[12/06 11:33:56    200s] #          3            1700 ( 11.0%)
[12/06 11:33:56    200s] #          4             263 (  1.7%)
[12/06 11:33:56    200s] #          5              32 (  0.2%)
[12/06 11:33:56    200s] #          6              31 (  0.2%)
[12/06 11:33:56    200s] #          7              32 (  0.2%)
[12/06 11:33:56    200s] #          9              16 (  0.1%)
[12/06 11:33:56    200s] #  20  -  29               3 (  0.0%)
[12/06 11:33:56    200s] #  30  -  39              92 (  0.6%)
[12/06 11:33:56    200s] #  40  -  49              53 (  0.3%)
[12/06 11:33:56    200s] #  50  -  59               9 (  0.1%)
[12/06 11:33:56    200s] #  70  -  79              16 (  0.1%)
[12/06 11:33:56    200s] #  100 - 199              17 (  0.1%)
[12/06 11:33:56    200s] #     >=2000               0 (  0.0%)
[12/06 11:33:56    200s] #
[12/06 11:33:56    200s] #Total: 15522 nets, 7284 non-trivial nets
[12/06 11:33:56    200s] #                              #net       %
[12/06 11:33:56    200s] #-------------------------------------------
[12/06 11:33:56    200s] #  Fully global routed          115 ( 1.6%)
[12/06 11:33:56    200s] #  Clock                        115
[12/06 11:33:56    200s] #  Extra space                  115
[12/06 11:33:56    200s] #  Prefer layer range          7284
[12/06 11:33:56    200s] #
[12/06 11:33:56    200s] #Nets in 4 layer ranges:
[12/06 11:33:56    200s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[12/06 11:33:56    200s] #---------------------------------------------------------
[12/06 11:33:56    200s] #              -----             9 M9*       5985 ( 82.2%)
[12/06 11:33:56    200s] #               3 M3             4 M4         115 (  1.6%)
[12/06 11:33:56    200s] #               7 M7             7 M7         592 (  8.1%)
[12/06 11:33:56    200s] #               8 M8             8 M8         592 (  8.1%)
[12/06 11:33:56    200s] #
[12/06 11:33:56    200s] #115 nets selected.
[12/06 11:33:56    200s] #
[12/06 11:33:57    201s] ### 
[12/06 11:33:57    201s] ### Net length summary before Line Assignment:
[12/06 11:33:57    201s] ### Layer   H-Len   V-Len         Total       #Up-Via
[12/06 11:33:57    201s] ### -------------------------------------------------
[12/06 11:33:57    201s] ###  1 M1       0       0       0(  0%)    3365( 37%)
[12/06 11:33:57    201s] ###  2 M2       0    2696    2696( 14%)    4048( 45%)
[12/06 11:33:57    201s] ###  3 M3   10209       0   10209( 53%)    1671( 18%)
[12/06 11:33:57    201s] ###  4 M4       0    6368    6368( 33%)       0(  0%)
[12/06 11:33:57    201s] ###  5 M5       0       0       0(  0%)       0(  0%)
[12/06 11:33:57    201s] ###  6 M6       0       0       0(  0%)       0(  0%)
[12/06 11:33:57    201s] ###  7 M7       0       0       0(  0%)       0(  0%)
[12/06 11:33:57    201s] ###  8 M8       0       0       0(  0%)       0(  0%)
[12/06 11:33:57    201s] ###  9 M9       0       0       0(  0%)       0(  0%)
[12/06 11:33:57    201s] ### 10 AP       0       0       0(  0%)       0(  0%)
[12/06 11:33:57    201s] ### -------------------------------------------------
[12/06 11:33:57    201s] ###         10209    9064   19273          9084      
[12/06 11:33:58    201s] ### 
[12/06 11:33:58    201s] ### Net length and overlap summary after Line Assignment:
[12/06 11:33:58    201s] ### Layer   H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[12/06 11:33:58    201s] ### --------------------------------------------------------------------------
[12/06 11:33:58    201s] ###  1 M1      13       0      13(  0%)    3362( 40%)    0(  0%)     0(  0.0%)
[12/06 11:33:58    201s] ###  2 M2       0    3015    3015( 16%)    3676( 44%)    0(  0%)     0(  0.0%)
[12/06 11:33:58    201s] ###  3 M3   10147       0   10147( 52%)    1350( 16%)    0(  0%)     0(  0.0%)
[12/06 11:33:58    201s] ###  4 M4       0    6163    6163( 32%)       0(  0%)    0(  0%)     0(  0.0%)
[12/06 11:33:58    201s] ###  5 M5       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/06 11:33:58    201s] ###  6 M6       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/06 11:33:58    201s] ###  7 M7       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/06 11:33:58    201s] ###  8 M8       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/06 11:33:58    201s] ###  9 M9       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/06 11:33:58    201s] ### 10 AP       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/06 11:33:58    201s] ### --------------------------------------------------------------------------
[12/06 11:33:58    201s] ###         10160    9179   19339          8388          0           0        
[12/06 11:33:58    201s] #
[12/06 11:33:58    201s] #Line Assignment statistics:
[12/06 11:33:58    201s] #Cpu time = 00:00:01
[12/06 11:33:58    201s] #Elapsed time = 00:00:01
[12/06 11:33:58    201s] #Increased memory = -11.46 (MB)
[12/06 11:33:58    201s] #Total memory = 2326.11 (MB)
[12/06 11:33:58    201s] #Peak memory = 2484.28 (MB)
[12/06 11:33:58    201s] #End Line Assignment: cpu:00:00:01, real:00:00:01, mem:2.3 GB, peak:2.4 GB
[12/06 11:33:58    202s] ### Time Record (Line Assignment) is uninstalled.
[12/06 11:33:58    202s] #
[12/06 11:33:58    202s] #Wire/Via statistics after line assignment ...
[12/06 11:33:58    202s] #Total number of nets with non-default rule or having extra spacing = 116
[12/06 11:33:58    202s] #Total wire length = 19340 um.
[12/06 11:33:58    202s] #Total half perimeter of net bounding box = 12884 um.
[12/06 11:33:58    202s] #Total wire length on LAYER M1 = 14 um.
[12/06 11:33:58    202s] #Total wire length on LAYER M2 = 3016 um.
[12/06 11:33:58    202s] #Total wire length on LAYER M3 = 10147 um.
[12/06 11:33:58    202s] #Total wire length on LAYER M4 = 6164 um.
[12/06 11:33:58    202s] #Total wire length on LAYER M5 = 0 um.
[12/06 11:33:58    202s] #Total wire length on LAYER M6 = 0 um.
[12/06 11:33:58    202s] #Total wire length on LAYER M7 = 0 um.
[12/06 11:33:58    202s] #Total wire length on LAYER M8 = 0 um.
[12/06 11:33:58    202s] #Total wire length on LAYER M9 = 0 um.
[12/06 11:33:58    202s] #Total wire length on LAYER AP = 0 um.
[12/06 11:33:58    202s] #Total number of vias = 8388
[12/06 11:33:58    202s] #Up-Via Summary (total 8388):
[12/06 11:33:58    202s] #           
[12/06 11:33:58    202s] #-----------------------
[12/06 11:33:58    202s] # M1               3362
[12/06 11:33:58    202s] # M2               3676
[12/06 11:33:58    202s] # M3               1350
[12/06 11:33:58    202s] #-----------------------
[12/06 11:33:58    202s] #                  8388 
[12/06 11:33:58    202s] #
[12/06 11:33:58    202s] #Routing data preparation, pin analysis, line assignment statistics:
[12/06 11:33:58    202s] #Cpu time = 00:00:07
[12/06 11:33:58    202s] #Elapsed time = 00:00:07
[12/06 11:33:58    202s] #Increased memory = 2.84 (MB)
[12/06 11:33:58    202s] #Total memory = 2324.28 (MB)
[12/06 11:33:58    202s] #Peak memory = 2484.28 (MB)
[12/06 11:33:58    202s] #RTESIG:78da9593c14e843010863dfb1413760f98b8da69c196831713af6a36ba5782d02544680d
[12/06 11:33:58    202s] #       2d9a7d7b67d598b021548e852fffccff1556ebddfd16228e5728378ec9344778d872c104
[12/06 11:33:58    202s] #       531b2ed2e49a634eaf5eeea2f3d5faf1e999430485734d6df2ce56fab66c6df906bee91a
[12/06 11:33:58    202s] #       53ff3cc10862e77b3a5fc2e0740f4e7b4fa78bdf0009be1f34c4afd6b6938454b02f5af7
[12/06 11:33:58    202s] #       87540753744d0995de1743eb4f684c92313e355364c019c48df1bad6fd2423185b325650
[12/06 11:33:58    202s] #       64a047aa2444debedbd6d607682d09fa6c7a3daf274bf8a2f60c31581f51dc8c960d6462
[12/06 11:33:58    202s] #       8acbf065e92a252dc493086d866e7a654e1e027e514a12fc5d7ede294a1a89e9fcfdd35a
[12/06 11:33:58    202s] #       0aa20f118852c74b75be3055d157b30d94a23c63cd6c4f8e5c847af2a3b1e0274ef3fe01
[12/06 11:33:58    202s] #       65320cf1d33f610c9d7d013f8a5136
[12/06 11:33:58    202s] #
[12/06 11:33:58    202s] #Skip comparing routing design signature in db-snapshot flow
[12/06 11:33:58    202s] ### Time Record (Detail Routing) is installed.
[12/06 11:33:58    202s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/06 11:33:58    202s] #
[12/06 11:33:58    202s] #Start Detail Routing..
[12/06 11:33:58    202s] #start initial detail routing ...
[12/06 11:33:58    202s] ### Design has 118 dirty nets
[12/06 11:33:59    203s] #    completing 10% with 1 violations
[12/06 11:33:59    203s] #    elapsed time = 00:00:01, memory = 2345.18 (MB)
[12/06 11:34:01    205s] #    completing 20% with 1 violations
[12/06 11:34:01    205s] #    elapsed time = 00:00:03, memory = 2345.00 (MB)
[12/06 11:34:02    205s] #    completing 30% with 1 violations
[12/06 11:34:02    205s] #    elapsed time = 00:00:04, memory = 2345.00 (MB)
[12/06 11:34:03    207s] #    completing 40% with 1 violations
[12/06 11:34:03    207s] #    elapsed time = 00:00:05, memory = 2345.11 (MB)
[12/06 11:34:05    209s] #    completing 50% with 1 violations
[12/06 11:34:05    209s] #    elapsed time = 00:00:07, memory = 2345.68 (MB)
[12/06 11:34:06    210s] #   Improving pin accessing ...
[12/06 11:34:06    210s] #    elapsed time = 00:00:08, memory = 2345.18 (MB)
[12/06 11:34:08    211s] #    completing 70% with 1 violations
[12/06 11:34:08    211s] #    elapsed time = 00:00:10, memory = 2344.74 (MB)
[12/06 11:34:09    212s] #    completing 80% with 1 violations
[12/06 11:34:09    212s] #    elapsed time = 00:00:11, memory = 2345.71 (MB)
[12/06 11:34:10    214s] #    completing 90% with 2 violations
[12/06 11:34:10    214s] #    elapsed time = 00:00:12, memory = 2345.06 (MB)
[12/06 11:34:12    216s] #    completing 100% with 2 violations
[12/06 11:34:12    216s] #    elapsed time = 00:00:14, memory = 2345.71 (MB)
[12/06 11:34:12    216s] ### Routing stats: routing = 7.16% drc-check-only = 5.29%
[12/06 11:34:12    216s] #   number of violations = 2
[12/06 11:34:12    216s] #
[12/06 11:34:12    216s] #    By Layer and Type :
[12/06 11:34:12    216s] #	          Short   Totals
[12/06 11:34:12    216s] #	M1            0        0
[12/06 11:34:12    216s] #	M2            0        0
[12/06 11:34:12    216s] #	M3            1        1
[12/06 11:34:12    216s] #	M4            1        1
[12/06 11:34:12    216s] #	Totals        2        2
[12/06 11:34:12    216s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 2327.29 (MB), peak = 2484.28 (MB)
[12/06 11:34:12    216s] #start 1st optimization iteration ...
[12/06 11:34:12    216s] ### Routing stats: routing = 7.16% drc-check-only = 5.29%
[12/06 11:34:12    216s] #   number of violations = 0
[12/06 11:34:12    216s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2328.50 (MB), peak = 2484.28 (MB)
[12/06 11:34:12    216s] #Complete Detail Routing.
[12/06 11:34:12    216s] #Total number of nets with non-default rule or having extra spacing = 116
[12/06 11:34:12    216s] #Total wire length = 20206 um.
[12/06 11:34:12    216s] #Total half perimeter of net bounding box = 12884 um.
[12/06 11:34:12    216s] #Total wire length on LAYER M1 = 25 um.
[12/06 11:34:12    216s] #Total wire length on LAYER M2 = 1285 um.
[12/06 11:34:12    216s] #Total wire length on LAYER M3 = 11520 um.
[12/06 11:34:12    216s] #Total wire length on LAYER M4 = 7376 um.
[12/06 11:34:12    216s] #Total wire length on LAYER M5 = 0 um.
[12/06 11:34:12    216s] #Total wire length on LAYER M6 = 0 um.
[12/06 11:34:12    216s] #Total wire length on LAYER M7 = 0 um.
[12/06 11:34:12    216s] #Total wire length on LAYER M8 = 0 um.
[12/06 11:34:12    216s] #Total wire length on LAYER M9 = 0 um.
[12/06 11:34:12    216s] #Total wire length on LAYER AP = 0 um.
[12/06 11:34:12    216s] #Total number of vias = 8669
[12/06 11:34:12    216s] #Total number of multi-cut vias = 100 (  1.2%)
[12/06 11:34:12    216s] #Total number of single cut vias = 8569 ( 98.8%)
[12/06 11:34:12    216s] #Up-Via Summary (total 8669):
[12/06 11:34:12    216s] #                   single-cut          multi-cut      Total
[12/06 11:34:12    216s] #-----------------------------------------------------------
[12/06 11:34:12    216s] # M1              3254 ( 97.0%)       100 (  3.0%)       3354
[12/06 11:34:12    216s] # M2              3069 (100.0%)         0 (  0.0%)       3069
[12/06 11:34:12    216s] # M3              2246 (100.0%)         0 (  0.0%)       2246
[12/06 11:34:12    216s] #-----------------------------------------------------------
[12/06 11:34:12    216s] #                 8569 ( 98.8%)       100 (  1.2%)       8669 
[12/06 11:34:12    216s] #
[12/06 11:34:12    216s] #Total number of DRC violations = 0
[12/06 11:34:12    216s] ### Time Record (Detail Routing) is uninstalled.
[12/06 11:34:12    216s] #Cpu time = 00:00:14
[12/06 11:34:12    216s] #Elapsed time = 00:00:14
[12/06 11:34:12    216s] #Increased memory = 4.22 (MB)
[12/06 11:34:12    216s] #Total memory = 2328.50 (MB)
[12/06 11:34:12    216s] #Peak memory = 2484.28 (MB)
[12/06 11:34:12    216s] #Skip updating routing design signature in db-snapshot flow
[12/06 11:34:12    216s] #detailRoute Statistics:
[12/06 11:34:12    216s] #Cpu time = 00:00:14
[12/06 11:34:12    216s] #Elapsed time = 00:00:14
[12/06 11:34:12    216s] #Increased memory = 4.22 (MB)
[12/06 11:34:12    216s] #Total memory = 2328.50 (MB)
[12/06 11:34:12    216s] #Peak memory = 2484.28 (MB)
[12/06 11:34:12    216s] ### Time Record (DB Export) is installed.
[12/06 11:34:12    216s] ### export design design signature (12): route=1103302813 fixed_route=903847282 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1794839784 dirty_area=0 del_dirty_area=0 cell=922593585 placement=1553615329 pin_access=1603008822 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/06 11:34:12    216s] ### Time Record (DB Export) is uninstalled.
[12/06 11:34:12    216s] ### Time Record (Post Callback) is installed.
[12/06 11:34:12    216s] ### Time Record (Post Callback) is uninstalled.
[12/06 11:34:12    216s] #
[12/06 11:34:12    216s] #globalDetailRoute statistics:
[12/06 11:34:12    216s] #Cpu time = 00:00:22
[12/06 11:34:12    216s] #Elapsed time = 00:00:22
[12/06 11:34:12    216s] #Increased memory = 10.14 (MB)
[12/06 11:34:12    216s] #Total memory = 2330.64 (MB)
[12/06 11:34:12    216s] #Peak memory = 2484.28 (MB)
[12/06 11:34:12    216s] #Number of warnings = 0
[12/06 11:34:12    216s] #Total number of warnings = 1
[12/06 11:34:12    216s] #Number of fails = 0
[12/06 11:34:12    216s] #Total number of fails = 0
[12/06 11:34:12    216s] #Complete globalDetailRoute on Fri Dec  6 11:34:12 2024
[12/06 11:34:12    216s] #
[12/06 11:34:12    216s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1603008822 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/06 11:34:12    216s] ### Time Record (globalDetailRoute) is uninstalled.
[12/06 11:34:12    216s] ### 
[12/06 11:34:12    216s] ###   Scalability Statistics
[12/06 11:34:12    216s] ### 
[12/06 11:34:12    216s] ### --------------------------------+----------------+----------------+----------------+
[12/06 11:34:12    216s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/06 11:34:12    216s] ### --------------------------------+----------------+----------------+----------------+
[12/06 11:34:12    216s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/06 11:34:12    216s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/06 11:34:12    216s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/06 11:34:12    216s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/06 11:34:12    216s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/06 11:34:12    216s] ###   Cell Pin Access               |        00:00:03|        00:00:03|             1.0|
[12/06 11:34:12    216s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[12/06 11:34:12    216s] ###   Detail Routing                |        00:00:14|        00:00:14|             1.0|
[12/06 11:34:12    216s] ###   Line Assignment               |        00:00:01|        00:00:01|             1.0|
[12/06 11:34:12    216s] ###   Entire Command                |        00:00:22|        00:00:22|             1.0|
[12/06 11:34:12    216s] ### --------------------------------+----------------+----------------+----------------+
[12/06 11:34:12    216s] ### 
[12/06 11:34:12    216s] % End globalDetailRoute (date=12/06 11:34:12, total cpu=0:00:21.7, real=0:00:22.0, peak res=2345.6M, current mem=2330.3M)
[12/06 11:34:12    216s]         NanoRoute done. (took cpu=0:00:21.8 real=0:00:21.8)
[12/06 11:34:12    216s]       Clock detailed routing done.
[12/06 11:34:12    216s] Skipping check of guided vs. routed net lengths.
[12/06 11:34:12    216s] Set FIXED routing status on 115 net(s)
[12/06 11:34:12    216s] Set FIXED placed status on 115 instance(s)
[12/06 11:34:12    216s]       Route Remaining Unrouted Nets...
[12/06 11:34:12    216s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[12/06 11:34:12    216s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2681.7M, EPOCH TIME: 1733502852.708298
[12/06 11:34:12    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:12    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:12    216s] All LLGs are deleted
[12/06 11:34:12    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:12    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:12    216s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2681.7M, EPOCH TIME: 1733502852.708380
[12/06 11:34:12    216s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2651.3M, EPOCH TIME: 1733502852.708811
[12/06 11:34:12    216s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2651.3M, EPOCH TIME: 1733502852.708910
[12/06 11:34:12    216s] ### Creating LA Mngr. totSessionCpu=0:03:36 mem=2651.3M
[12/06 11:34:12    216s] ### Creating LA Mngr, finished. totSessionCpu=0:03:36 mem=2651.3M
[12/06 11:34:12    216s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2651.27 MB )
[12/06 11:34:12    216s] (I)      ==================== Layers =====================
[12/06 11:34:12    216s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:34:12    216s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 11:34:12    216s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:34:12    216s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 11:34:12    216s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 11:34:12    216s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 11:34:12    216s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 11:34:12    216s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 11:34:12    216s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 11:34:12    216s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 11:34:12    216s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 11:34:12    216s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 11:34:12    216s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 11:34:12    216s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 11:34:12    216s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 11:34:12    216s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 11:34:12    216s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 11:34:12    216s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 11:34:12    216s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 11:34:12    216s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 11:34:12    216s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 11:34:12    216s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 11:34:12    216s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 11:34:12    216s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:34:12    216s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 11:34:12    216s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 11:34:12    216s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:34:12    216s] (I)      Started Import and model ( Curr Mem: 2651.27 MB )
[12/06 11:34:12    216s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:34:12    216s] (I)      == Non-default Options ==
[12/06 11:34:12    216s] (I)      Maximum routing layer                              : 10
[12/06 11:34:12    216s] (I)      Number of threads                                  : 1
[12/06 11:34:12    216s] (I)      Method to set GCell size                           : row
[12/06 11:34:12    216s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 11:34:12    216s] (I)      Use row-based GCell size
[12/06 11:34:12    216s] (I)      Use row-based GCell align
[12/06 11:34:12    216s] (I)      layer 0 area = 168000
[12/06 11:34:12    216s] (I)      layer 1 area = 208000
[12/06 11:34:12    216s] (I)      layer 2 area = 208000
[12/06 11:34:12    216s] (I)      layer 3 area = 208000
[12/06 11:34:12    216s] (I)      layer 4 area = 208000
[12/06 11:34:12    216s] (I)      layer 5 area = 208000
[12/06 11:34:12    216s] (I)      layer 6 area = 208000
[12/06 11:34:12    216s] (I)      layer 7 area = 2259999
[12/06 11:34:12    216s] (I)      layer 8 area = 2259999
[12/06 11:34:12    216s] (I)      layer 9 area = 0
[12/06 11:34:12    216s] (I)      GCell unit size   : 3600
[12/06 11:34:12    216s] (I)      GCell multiplier  : 1
[12/06 11:34:12    216s] (I)      GCell row height  : 3600
[12/06 11:34:12    216s] (I)      Actual row height : 3600
[12/06 11:34:12    216s] (I)      GCell align ref   : 4000 4000
[12/06 11:34:12    216s] [NR-eGR] Track table information for default rule: 
[12/06 11:34:12    216s] [NR-eGR] M1 has single uniform track structure
[12/06 11:34:12    216s] [NR-eGR] M2 has single uniform track structure
[12/06 11:34:12    216s] [NR-eGR] M3 has single uniform track structure
[12/06 11:34:12    216s] [NR-eGR] M4 has single uniform track structure
[12/06 11:34:12    216s] [NR-eGR] M5 has single uniform track structure
[12/06 11:34:12    216s] [NR-eGR] M6 has single uniform track structure
[12/06 11:34:12    216s] [NR-eGR] M7 has single uniform track structure
[12/06 11:34:12    216s] [NR-eGR] M8 has single uniform track structure
[12/06 11:34:12    216s] [NR-eGR] M9 has single uniform track structure
[12/06 11:34:12    216s] [NR-eGR] AP has single uniform track structure
[12/06 11:34:12    216s] (I)      ================= Default via =================
[12/06 11:34:12    216s] (I)      +---+--------------------+--------------------+
[12/06 11:34:12    216s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[12/06 11:34:12    216s] (I)      +---+--------------------+--------------------+
[12/06 11:34:12    216s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N |
[12/06 11:34:12    216s] (I)      | 2 |   18  VIA23_1cut   |   27  VIA23_2cut_E |
[12/06 11:34:12    216s] (I)      | 3 |   32  VIA34_1cut   |   41  VIA34_2cut_E |
[12/06 11:34:12    216s] (I)      | 4 |   46  VIA45_1cut   |   55  VIA45_2cut_E |
[12/06 11:34:12    216s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N |
[12/06 11:34:12    216s] (I)      | 6 |   74  VIA67_1cut   |   83  VIA67_2cut_E |
[12/06 11:34:12    216s] (I)      | 7 |   90  VIA78_1cut   |   97  VIA78_2cut_E |
[12/06 11:34:12    216s] (I)      | 8 |  102  VIA89_1cut   |  111  VIA89_2cut_E |
[12/06 11:34:12    216s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut  |
[12/06 11:34:12    216s] (I)      +---+--------------------+--------------------+
[12/06 11:34:12    216s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 11:34:12    216s] [NR-eGR] Read 2100180 PG shapes
[12/06 11:34:12    216s] [NR-eGR] Read 0 clock shapes
[12/06 11:34:12    216s] [NR-eGR] Read 0 other shapes
[12/06 11:34:12    216s] [NR-eGR] #Routing Blockages  : 0
[12/06 11:34:12    216s] [NR-eGR] #Instance Blockages : 3552
[12/06 11:34:12    216s] [NR-eGR] #PG Blockages       : 2100180
[12/06 11:34:12    216s] [NR-eGR] #Halo Blockages     : 0
[12/06 11:34:12    216s] [NR-eGR] #Boundary Blockages : 0
[12/06 11:34:12    216s] [NR-eGR] #Clock Blockages    : 0
[12/06 11:34:12    216s] [NR-eGR] #Other Blockages    : 0
[12/06 11:34:12    216s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 11:34:12    216s] [NR-eGR] Num Prerouted Nets = 115  Num Prerouted Wires = 8434
[12/06 11:34:12    216s] [NR-eGR] Read 7284 nets ( ignored 115 )
[12/06 11:34:12    216s] (I)      early_global_route_priority property id does not exist.
[12/06 11:34:12    216s] (I)      Read Num Blocks=2103732  Num Prerouted Wires=8434  Num CS=0
[12/06 11:34:13    216s] (I)      Layer 1 (V) : #blockages 501088 : #preroutes 3954
[12/06 11:34:13    216s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 3887
[12/06 11:34:13    216s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 593
[12/06 11:34:13    216s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 11:34:13    216s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 11:34:13    217s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 11:34:13    217s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 11:34:13    217s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 11:34:13    217s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 11:34:13    217s] (I)      Number of ignored nets                =    115
[12/06 11:34:13    217s] (I)      Number of connected nets              =      0
[12/06 11:34:13    217s] (I)      Number of fixed nets                  =    115.  Ignored: Yes
[12/06 11:34:13    217s] (I)      Number of clock nets                  =    115.  Ignored: No
[12/06 11:34:13    217s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 11:34:13    217s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 11:34:13    217s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 11:34:13    217s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 11:34:13    217s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 11:34:13    217s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 11:34:13    217s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 11:34:13    217s] (I)      Ndr track 0 does not exist
[12/06 11:34:13    217s] (I)      ---------------------Grid Graph Info--------------------
[12/06 11:34:13    217s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 11:34:13    217s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 11:34:13    217s] (I)      Site width          :   400  (dbu)
[12/06 11:34:13    217s] (I)      Row height          :  3600  (dbu)
[12/06 11:34:13    217s] (I)      GCell row height    :  3600  (dbu)
[12/06 11:34:13    217s] (I)      GCell width         :  3600  (dbu)
[12/06 11:34:13    217s] (I)      GCell height        :  3600  (dbu)
[12/06 11:34:13    217s] (I)      Grid                :   834   834    10
[12/06 11:34:13    217s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 11:34:13    217s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 11:34:13    217s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 11:34:13    217s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 11:34:13    217s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 11:34:13    217s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 11:34:13    217s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 11:34:13    217s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 11:34:13    217s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 11:34:13    217s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 11:34:13    217s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 11:34:13    217s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 11:34:13    217s] (I)      --------------------------------------------------------
[12/06 11:34:13    217s] 
[12/06 11:34:13    217s] [NR-eGR] ============ Routing rule table ============
[12/06 11:34:13    217s] [NR-eGR] Rule id: 1  Nets: 7169
[12/06 11:34:13    217s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 11:34:13    217s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 11:34:13    217s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 11:34:13    217s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 11:34:13    217s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 11:34:13    217s] [NR-eGR] ========================================
[12/06 11:34:13    217s] [NR-eGR] 
[12/06 11:34:13    217s] (I)      =============== Blocked Tracks ===============
[12/06 11:34:13    217s] (I)      +-------+---------+----------+---------------+
[12/06 11:34:13    217s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 11:34:13    217s] (I)      +-------+---------+----------+---------------+
[12/06 11:34:13    217s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 11:34:13    217s] (I)      |     2 | 6255000 |  1792688 |        28.66% |
[12/06 11:34:13    217s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/06 11:34:13    217s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 11:34:13    217s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/06 11:34:13    217s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/06 11:34:13    217s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 11:34:13    217s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 11:34:13    217s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 11:34:13    217s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 11:34:13    217s] (I)      +-------+---------+----------+---------------+
[12/06 11:34:13    217s] (I)      Finished Import and model ( CPU: 0.77 sec, Real: 0.77 sec, Curr Mem: 2789.14 MB )
[12/06 11:34:13    217s] (I)      Reset routing kernel
[12/06 11:34:13    217s] (I)      Started Global Routing ( Curr Mem: 2789.14 MB )
[12/06 11:34:13    217s] (I)      totalPins=23361  totalGlobalPin=23050 (98.67%)
[12/06 11:34:13    217s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/06 11:34:13    217s] [NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[12/06 11:34:13    217s] (I)      
[12/06 11:34:13    217s] (I)      ============  Phase 1a Route ============
[12/06 11:34:13    217s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 11:34:13    217s] (I)      Usage: 208378 = (11084 H, 197294 V) = (0.18% H, 12.62% V) = (1.995e+04um H, 3.551e+05um V)
[12/06 11:34:13    217s] (I)      
[12/06 11:34:13    217s] (I)      ============  Phase 1b Route ============
[12/06 11:34:13    217s] (I)      Usage: 208383 = (11089 H, 197294 V) = (0.18% H, 12.62% V) = (1.996e+04um H, 3.551e+05um V)
[12/06 11:34:13    217s] (I)      Overflow of layer group 1: 0.00% H + 0.19% V. EstWL: 3.750894e+05um
[12/06 11:34:13    217s] (I)      
[12/06 11:34:13    217s] (I)      ============  Phase 1c Route ============
[12/06 11:34:13    217s] (I)      Level2 Grid: 167 x 167
[12/06 11:34:13    217s] (I)      Usage: 208419 = (11125 H, 197294 V) = (0.18% H, 12.62% V) = (2.002e+04um H, 3.551e+05um V)
[12/06 11:34:13    217s] (I)      
[12/06 11:34:13    217s] (I)      ============  Phase 1d Route ============
[12/06 11:34:13    217s] (I)      Usage: 208419 = (11125 H, 197294 V) = (0.18% H, 12.62% V) = (2.002e+04um H, 3.551e+05um V)
[12/06 11:34:13    217s] (I)      
[12/06 11:34:13    217s] (I)      ============  Phase 1e Route ============
[12/06 11:34:13    217s] (I)      Usage: 208419 = (11125 H, 197294 V) = (0.18% H, 12.62% V) = (2.002e+04um H, 3.551e+05um V)
[12/06 11:34:13    217s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 3.751542e+05um
[12/06 11:34:13    217s] (I)      
[12/06 11:34:13    217s] (I)      ============  Phase 1l Route ============
[12/06 11:34:13    217s] (I)      total 2D Cap : 10261864 = (6254166 H, 4007698 V)
[12/06 11:34:13    217s] [NR-eGR] Layer group 2: route 592 net(s) in layer range [6, 7]
[12/06 11:34:13    217s] (I)      
[12/06 11:34:13    217s] (I)      ============  Phase 1a Route ============
[12/06 11:34:13    217s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 11:34:13    217s] (I)      Usage: 357758 = (149008 H, 208750 V) = (2.38% H, 5.21% V) = (2.682e+05um H, 3.758e+05um V)
[12/06 11:34:13    217s] (I)      
[12/06 11:34:13    217s] (I)      ============  Phase 1b Route ============
[12/06 11:34:13    217s] (I)      Usage: 357758 = (149008 H, 208750 V) = (2.38% H, 5.21% V) = (2.682e+05um H, 3.758e+05um V)
[12/06 11:34:13    217s] (I)      Overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 6.439644e+05um
[12/06 11:34:13    217s] (I)      
[12/06 11:34:13    217s] (I)      ============  Phase 1c Route ============
[12/06 11:34:13    217s] (I)      Level2 Grid: 167 x 167
[12/06 11:34:13    217s] (I)      Usage: 357788 = (149038 H, 208750 V) = (2.38% H, 5.21% V) = (2.683e+05um H, 3.758e+05um V)
[12/06 11:34:13    217s] (I)      
[12/06 11:34:13    217s] (I)      ============  Phase 1d Route ============
[12/06 11:34:13    217s] (I)      Usage: 357788 = (149038 H, 208750 V) = (2.38% H, 5.21% V) = (2.683e+05um H, 3.758e+05um V)
[12/06 11:34:13    217s] (I)      
[12/06 11:34:13    217s] (I)      ============  Phase 1e Route ============
[12/06 11:34:13    217s] (I)      Usage: 357788 = (149038 H, 208750 V) = (2.38% H, 5.21% V) = (2.683e+05um H, 3.758e+05um V)
[12/06 11:34:13    217s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.440184e+05um
[12/06 11:34:13    217s] (I)      
[12/06 11:34:13    217s] (I)      ============  Phase 1l Route ============
[12/06 11:34:13    217s] (I)      total 2D Cap : 34395093 = (17412463 H, 16982630 V)
[12/06 11:34:13    217s] [NR-eGR] Layer group 3: route 5985 net(s) in layer range [2, 10]
[12/06 11:34:13    217s] (I)      
[12/06 11:34:13    217s] (I)      ============  Phase 1a Route ============
[12/06 11:34:13    217s] (I)      Usage: 494315 = (216899 H, 277416 V) = (1.25% H, 1.63% V) = (3.904e+05um H, 4.993e+05um V)
[12/06 11:34:13    217s] (I)      
[12/06 11:34:13    217s] (I)      ============  Phase 1b Route ============
[12/06 11:34:13    217s] (I)      Usage: 494315 = (216899 H, 277416 V) = (1.25% H, 1.63% V) = (3.904e+05um H, 4.993e+05um V)
[12/06 11:34:13    217s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.897670e+05um
[12/06 11:34:13    217s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/06 11:34:13    217s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 11:34:13    217s] (I)      
[12/06 11:34:13    217s] (I)      ============  Phase 1c Route ============
[12/06 11:34:13    217s] (I)      Usage: 494315 = (216899 H, 277416 V) = (1.25% H, 1.63% V) = (3.904e+05um H, 4.993e+05um V)
[12/06 11:34:13    217s] (I)      
[12/06 11:34:13    217s] (I)      ============  Phase 1d Route ============
[12/06 11:34:13    217s] (I)      Usage: 494315 = (216899 H, 277416 V) = (1.25% H, 1.63% V) = (3.904e+05um H, 4.993e+05um V)
[12/06 11:34:13    217s] (I)      
[12/06 11:34:13    217s] (I)      ============  Phase 1e Route ============
[12/06 11:34:13    217s] (I)      Usage: 494315 = (216899 H, 277416 V) = (1.25% H, 1.63% V) = (3.904e+05um H, 4.993e+05um V)
[12/06 11:34:13    217s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.897670e+05um
[12/06 11:34:13    217s] (I)      
[12/06 11:34:13    217s] (I)      ============  Phase 1l Route ============
[12/06 11:34:14    217s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/06 11:34:14    217s] (I)      Layer  2:    5609778     63575         4           0     6252498    ( 0.00%) 
[12/06 11:34:14    217s] (I)      Layer  3:    5717469     80758         5           0     6252498    ( 0.00%) 
[12/06 11:34:14    217s] (I)      Layer  4:    5655432     31417         0           0     6252498    ( 0.00%) 
[12/06 11:34:14    217s] (I)      Layer  5:    4127728      5770        14           0     6252498    ( 0.00%) 
[12/06 11:34:14    217s] (I)      Layer  6:    4332235     14978        32           0     6252498    ( 0.00%) 
[12/06 11:34:14    217s] (I)      Layer  7:    6246667    158778         0           0     6252498    ( 0.00%) 
[12/06 11:34:14    217s] (I)      Layer  8:    1561875    197349       239           0     1563124    ( 0.00%) 
[12/06 11:34:14    217s] (I)      Layer  9:    1561875        48         0           0     1563124    ( 0.00%) 
[12/06 11:34:14    217s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/06 11:34:14    217s] (I)      Total:      35004649    552673       294      139328    40694291    ( 0.34%) 
[12/06 11:34:14    217s] (I)      
[12/06 11:34:14    217s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 11:34:14    217s] [NR-eGR]                        OverCon            
[12/06 11:34:14    217s] [NR-eGR]                         #Gcell     %Gcell
[12/06 11:34:14    217s] [NR-eGR]        Layer             (1-2)    OverCon
[12/06 11:34:14    217s] [NR-eGR] ----------------------------------------------
[12/06 11:34:14    217s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/06 11:34:14    217s] [NR-eGR]      M2 ( 2)         4( 0.00%)   ( 0.00%) 
[12/06 11:34:14    217s] [NR-eGR]      M3 ( 3)         4( 0.00%)   ( 0.00%) 
[12/06 11:34:14    217s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/06 11:34:14    217s] [NR-eGR]      M5 ( 5)        14( 0.00%)   ( 0.00%) 
[12/06 11:34:14    217s] [NR-eGR]      M6 ( 6)        29( 0.00%)   ( 0.00%) 
[12/06 11:34:14    217s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/06 11:34:14    217s] [NR-eGR]      M8 ( 8)       239( 0.03%)   ( 0.03%) 
[12/06 11:34:14    217s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/06 11:34:14    217s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/06 11:34:14    217s] [NR-eGR] ----------------------------------------------
[12/06 11:34:14    217s] [NR-eGR]        Total       290( 0.01%)   ( 0.01%) 
[12/06 11:34:14    217s] [NR-eGR] 
[12/06 11:34:14    217s] (I)      Finished Global Routing ( CPU: 0.77 sec, Real: 0.77 sec, Curr Mem: 2794.45 MB )
[12/06 11:34:14    217s] (I)      total 2D Cap : 35080082 = (17696835 H, 17383247 V)
[12/06 11:34:14    218s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 11:34:14    218s] (I)      ============= Track Assignment ============
[12/06 11:34:14    218s] (I)      Started Track Assignment (1T) ( Curr Mem: 2794.45 MB )
[12/06 11:34:14    218s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 11:34:14    218s] (I)      Run Multi-thread track assignment
[12/06 11:34:14    218s] (I)      Finished Track Assignment (1T) ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2806.39 MB )
[12/06 11:34:14    218s] (I)      Started Export ( Curr Mem: 2806.39 MB )
[12/06 11:34:14    218s] [NR-eGR]             Length (um)   Vias 
[12/06 11:34:14    218s] [NR-eGR] -------------------------------
[12/06 11:34:14    218s] [NR-eGR]  M1  (1H)            25  26715 
[12/06 11:34:14    218s] [NR-eGR]  M2  (2V)         93347  38474 
[12/06 11:34:14    218s] [NR-eGR]  M3  (3H)        118681   7300 
[12/06 11:34:14    218s] [NR-eGR]  M4  (4V)         37778   3518 
[12/06 11:34:14    218s] [NR-eGR]  M5  (5H)          5853   2914 
[12/06 11:34:14    218s] [NR-eGR]  M6  (6V)         23582   2990 
[12/06 11:34:14    218s] [NR-eGR]  M7  (7H)        279732   1252 
[12/06 11:34:14    218s] [NR-eGR]  M8  (8V)        355225      2 
[12/06 11:34:14    218s] [NR-eGR]  M9  (9H)            86      0 
[12/06 11:34:14    218s] [NR-eGR]  AP  (10V)            0      0 
[12/06 11:34:14    218s] [NR-eGR] -------------------------------
[12/06 11:34:14    218s] [NR-eGR]      Total       914309  83165 
[12/06 11:34:14    218s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:34:14    218s] [NR-eGR] Total half perimeter of net bounding box: 902734um
[12/06 11:34:14    218s] [NR-eGR] Total length: 914309um, number of vias: 83165
[12/06 11:34:14    218s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:34:14    218s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/06 11:34:14    218s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:34:14    218s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2806.39 MB )
[12/06 11:34:14    218s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.11 sec, Real: 2.11 sec, Curr Mem: 2691.39 MB )
[12/06 11:34:14    218s] (I)      ======================================== Runtime Summary ========================================
[12/06 11:34:14    218s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/06 11:34:14    218s] (I)      -------------------------------------------------------------------------------------------------
[12/06 11:34:14    218s] (I)       Early Global Route kernel                   100.00%  113.94 sec  116.05 sec  2.11 sec  2.11 sec 
[12/06 11:34:14    218s] (I)       +-Import and model                           36.69%  113.94 sec  114.72 sec  0.77 sec  0.77 sec 
[12/06 11:34:14    218s] (I)       | +-Create place DB                           0.91%  113.94 sec  113.96 sec  0.02 sec  0.02 sec 
[12/06 11:34:14    218s] (I)       | | +-Import place data                       0.91%  113.94 sec  113.96 sec  0.02 sec  0.02 sec 
[12/06 11:34:14    218s] (I)       | | | +-Read instances and placement          0.26%  113.94 sec  113.95 sec  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)       | | | +-Read nets                             0.64%  113.95 sec  113.96 sec  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)       | +-Create route DB                          33.15%  113.96 sec  114.66 sec  0.70 sec  0.70 sec 
[12/06 11:34:14    218s] (I)       | | +-Import route data (1T)                 33.14%  113.96 sec  114.66 sec  0.70 sec  0.70 sec 
[12/06 11:34:14    218s] (I)       | | | +-Read blockages ( Layer 2-10 )        10.89%  113.97 sec  114.20 sec  0.23 sec  0.23 sec 
[12/06 11:34:14    218s] (I)       | | | | +-Read routing blockages              0.00%  113.97 sec  113.97 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | | | | +-Read instance blockages             0.07%  113.97 sec  113.97 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | | | | +-Read PG blockages                  10.79%  113.97 sec  114.20 sec  0.23 sec  0.23 sec 
[12/06 11:34:14    218s] (I)       | | | | +-Read clock blockages                0.00%  114.20 sec  114.20 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | | | | +-Read other blockages                0.00%  114.20 sec  114.20 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | | | | +-Read halo blockages                 0.01%  114.20 sec  114.20 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | | | | +-Read boundary cut boxes             0.00%  114.20 sec  114.20 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | | | +-Read blackboxes                       0.00%  114.20 sec  114.20 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | | | +-Read prerouted                        0.12%  114.20 sec  114.20 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | | | +-Read unlegalized nets                 0.04%  114.20 sec  114.20 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | | | +-Read nets                             0.12%  114.20 sec  114.20 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | | | +-Set up via pillars                    0.00%  114.20 sec  114.20 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | | | +-Initialize 3D grid graph              0.83%  114.20 sec  114.22 sec  0.02 sec  0.02 sec 
[12/06 11:34:14    218s] (I)       | | | +-Model blockage capacity              20.94%  114.22 sec  114.66 sec  0.44 sec  0.44 sec 
[12/06 11:34:14    218s] (I)       | | | | +-Initialize 3D capacity             19.80%  114.22 sec  114.64 sec  0.42 sec  0.42 sec 
[12/06 11:34:14    218s] (I)       | +-Read aux data                             0.00%  114.66 sec  114.66 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | +-Others data preparation                   0.10%  114.66 sec  114.67 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | +-Create route kernel                       2.47%  114.67 sec  114.72 sec  0.05 sec  0.05 sec 
[12/06 11:34:14    218s] (I)       +-Global Routing                             36.72%  114.72 sec  115.49 sec  0.77 sec  0.77 sec 
[12/06 11:34:14    218s] (I)       | +-Initialization                            0.32%  114.72 sec  114.73 sec  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)       | +-Net group 1                               7.70%  114.73 sec  114.89 sec  0.16 sec  0.16 sec 
[12/06 11:34:14    218s] (I)       | | +-Generate topology                       0.01%  114.73 sec  114.73 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | | +-Phase 1a                                1.14%  114.76 sec  114.78 sec  0.02 sec  0.02 sec 
[12/06 11:34:14    218s] (I)       | | | +-Pattern routing (1T)                  0.65%  114.76 sec  114.77 sec  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.48%  114.77 sec  114.78 sec  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)       | | +-Phase 1b                                0.46%  114.78 sec  114.79 sec  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)       | | | +-Monotonic routing (1T)                0.36%  114.78 sec  114.79 sec  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)       | | +-Phase 1c                                1.78%  114.79 sec  114.83 sec  0.04 sec  0.04 sec 
[12/06 11:34:14    218s] (I)       | | | +-Two level Routing                     1.78%  114.79 sec  114.83 sec  0.04 sec  0.04 sec 
[12/06 11:34:14    218s] (I)       | | | | +-Two Level Routing (Regular)         1.39%  114.80 sec  114.83 sec  0.03 sec  0.03 sec 
[12/06 11:34:14    218s] (I)       | | | | +-Two Level Routing (Strong)          0.15%  114.83 sec  114.83 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | | +-Phase 1d                                0.38%  114.83 sec  114.84 sec  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)       | | | +-Detoured routing (1T)                 0.37%  114.83 sec  114.84 sec  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)       | | +-Phase 1e                                0.10%  114.84 sec  114.84 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | | | +-Route legalization                    0.00%  114.84 sec  114.84 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | | +-Phase 1l                                2.34%  114.84 sec  114.89 sec  0.05 sec  0.05 sec 
[12/06 11:34:14    218s] (I)       | | | +-Layer assignment (1T)                 2.34%  114.84 sec  114.89 sec  0.05 sec  0.05 sec 
[12/06 11:34:14    218s] (I)       | +-Net group 2                               8.75%  114.89 sec  115.07 sec  0.18 sec  0.18 sec 
[12/06 11:34:14    218s] (I)       | | +-Generate topology                       0.01%  114.89 sec  114.89 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | | +-Phase 1a                                1.13%  114.92 sec  114.94 sec  0.02 sec  0.02 sec 
[12/06 11:34:14    218s] (I)       | | | +-Pattern routing (1T)                  0.71%  114.92 sec  114.93 sec  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.42%  114.93 sec  114.94 sec  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)       | | +-Phase 1b                                0.67%  114.94 sec  114.96 sec  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)       | | | +-Monotonic routing (1T)                0.57%  114.94 sec  114.96 sec  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)       | | +-Phase 1c                                2.66%  114.96 sec  115.01 sec  0.06 sec  0.06 sec 
[12/06 11:34:14    218s] (I)       | | | +-Two level Routing                     2.65%  114.96 sec  115.01 sec  0.06 sec  0.06 sec 
[12/06 11:34:14    218s] (I)       | | | | +-Two Level Routing (Regular)         1.64%  114.96 sec  115.00 sec  0.03 sec  0.03 sec 
[12/06 11:34:14    218s] (I)       | | | | +-Two Level Routing (Strong)          0.78%  115.00 sec  115.01 sec  0.02 sec  0.02 sec 
[12/06 11:34:14    218s] (I)       | | +-Phase 1d                                0.47%  115.01 sec  115.02 sec  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)       | | | +-Detoured routing (1T)                 0.47%  115.01 sec  115.02 sec  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)       | | +-Phase 1e                                0.15%  115.02 sec  115.03 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | | | +-Route legalization                    0.05%  115.02 sec  115.02 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | | | | +-Legalize Blockage Violations        0.05%  115.02 sec  115.02 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | | +-Phase 1l                                2.21%  115.03 sec  115.07 sec  0.05 sec  0.05 sec 
[12/06 11:34:14    218s] (I)       | | | +-Layer assignment (1T)                 2.20%  115.03 sec  115.07 sec  0.05 sec  0.05 sec 
[12/06 11:34:14    218s] (I)       | +-Net group 3                              13.44%  115.07 sec  115.36 sec  0.28 sec  0.28 sec 
[12/06 11:34:14    218s] (I)       | | +-Generate topology                       0.47%  115.07 sec  115.08 sec  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)       | | +-Phase 1a                                1.77%  115.15 sec  115.19 sec  0.04 sec  0.04 sec 
[12/06 11:34:14    218s] (I)       | | | +-Pattern routing (1T)                  1.38%  115.15 sec  115.18 sec  0.03 sec  0.03 sec 
[12/06 11:34:14    218s] (I)       | | | +-Add via demand to 2D                  0.38%  115.18 sec  115.19 sec  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)       | | +-Phase 1b                                0.10%  115.19 sec  115.19 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | | +-Phase 1c                                0.00%  115.19 sec  115.19 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | | +-Phase 1d                                0.00%  115.19 sec  115.19 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | | +-Phase 1e                                0.10%  115.19 sec  115.19 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | | | +-Route legalization                    0.00%  115.19 sec  115.19 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | | +-Phase 1l                                7.84%  115.19 sec  115.36 sec  0.17 sec  0.16 sec 
[12/06 11:34:14    218s] (I)       | | | +-Layer assignment (1T)                 5.40%  115.24 sec  115.36 sec  0.11 sec  0.11 sec 
[12/06 11:34:14    218s] (I)       | +-Clean cong LA                             0.00%  115.36 sec  115.36 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       +-Export 3D cong map                          9.61%  115.49 sec  115.70 sec  0.20 sec  0.20 sec 
[12/06 11:34:14    218s] (I)       | +-Export 2D cong map                        0.81%  115.68 sec  115.70 sec  0.02 sec  0.02 sec 
[12/06 11:34:14    218s] (I)       +-Extract Global 3D Wires                     0.35%  115.70 sec  115.70 sec  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)       +-Track Assignment (1T)                      13.12%  115.70 sec  115.98 sec  0.28 sec  0.28 sec 
[12/06 11:34:14    218s] (I)       | +-Initialization                            0.03%  115.70 sec  115.71 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       | +-Track Assignment Kernel                  12.99%  115.71 sec  115.98 sec  0.27 sec  0.27 sec 
[12/06 11:34:14    218s] (I)       | +-Free Memory                               0.00%  115.98 sec  115.98 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       +-Export                                      2.59%  115.98 sec  116.04 sec  0.05 sec  0.05 sec 
[12/06 11:34:14    218s] (I)       | +-Export DB wires                           1.63%  115.98 sec  116.02 sec  0.03 sec  0.03 sec 
[12/06 11:34:14    218s] (I)       | | +-Export all nets                         1.27%  115.98 sec  116.01 sec  0.03 sec  0.03 sec 
[12/06 11:34:14    218s] (I)       | | +-Set wire vias                           0.26%  116.01 sec  116.02 sec  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)       | +-Report wirelength                         0.47%  116.02 sec  116.03 sec  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)       | +-Update net boxes                          0.48%  116.03 sec  116.04 sec  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)       | +-Update timing                             0.00%  116.04 sec  116.04 sec  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)       +-Postprocess design                          0.36%  116.04 sec  116.04 sec  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)      ======================= Summary by functions ========================
[12/06 11:34:14    218s] (I)       Lv  Step                                      %      Real       CPU 
[12/06 11:34:14    218s] (I)      ---------------------------------------------------------------------
[12/06 11:34:14    218s] (I)        0  Early Global Route kernel           100.00%  2.11 sec  2.11 sec 
[12/06 11:34:14    218s] (I)        1  Global Routing                       36.72%  0.77 sec  0.77 sec 
[12/06 11:34:14    218s] (I)        1  Import and model                     36.69%  0.77 sec  0.77 sec 
[12/06 11:34:14    218s] (I)        1  Track Assignment (1T)                13.12%  0.28 sec  0.28 sec 
[12/06 11:34:14    218s] (I)        1  Export 3D cong map                    9.61%  0.20 sec  0.20 sec 
[12/06 11:34:14    218s] (I)        1  Export                                2.59%  0.05 sec  0.05 sec 
[12/06 11:34:14    218s] (I)        1  Postprocess design                    0.36%  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)        1  Extract Global 3D Wires               0.35%  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)        2  Create route DB                      33.15%  0.70 sec  0.70 sec 
[12/06 11:34:14    218s] (I)        2  Net group 3                          13.44%  0.28 sec  0.28 sec 
[12/06 11:34:14    218s] (I)        2  Track Assignment Kernel              12.99%  0.27 sec  0.27 sec 
[12/06 11:34:14    218s] (I)        2  Net group 2                           8.75%  0.18 sec  0.18 sec 
[12/06 11:34:14    218s] (I)        2  Net group 1                           7.70%  0.16 sec  0.16 sec 
[12/06 11:34:14    218s] (I)        2  Create route kernel                   2.47%  0.05 sec  0.05 sec 
[12/06 11:34:14    218s] (I)        2  Export DB wires                       1.63%  0.03 sec  0.03 sec 
[12/06 11:34:14    218s] (I)        2  Create place DB                       0.91%  0.02 sec  0.02 sec 
[12/06 11:34:14    218s] (I)        2  Export 2D cong map                    0.81%  0.02 sec  0.02 sec 
[12/06 11:34:14    218s] (I)        2  Update net boxes                      0.48%  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)        2  Report wirelength                     0.47%  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)        2  Initialization                        0.34%  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)        2  Others data preparation               0.10%  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)        3  Import route data (1T)               33.14%  0.70 sec  0.70 sec 
[12/06 11:34:14    218s] (I)        3  Phase 1l                             12.39%  0.26 sec  0.26 sec 
[12/06 11:34:14    218s] (I)        3  Phase 1c                              4.44%  0.09 sec  0.09 sec 
[12/06 11:34:14    218s] (I)        3  Phase 1a                              4.04%  0.09 sec  0.08 sec 
[12/06 11:34:14    218s] (I)        3  Export all nets                       1.27%  0.03 sec  0.03 sec 
[12/06 11:34:14    218s] (I)        3  Phase 1b                              1.22%  0.03 sec  0.03 sec 
[12/06 11:34:14    218s] (I)        3  Import place data                     0.91%  0.02 sec  0.02 sec 
[12/06 11:34:14    218s] (I)        3  Phase 1d                              0.85%  0.02 sec  0.02 sec 
[12/06 11:34:14    218s] (I)        3  Generate topology                     0.49%  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)        3  Phase 1e                              0.34%  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)        3  Set wire vias                         0.26%  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)        4  Model blockage capacity              20.94%  0.44 sec  0.44 sec 
[12/06 11:34:14    218s] (I)        4  Read blockages ( Layer 2-10 )        10.89%  0.23 sec  0.23 sec 
[12/06 11:34:14    218s] (I)        4  Layer assignment (1T)                 9.94%  0.21 sec  0.21 sec 
[12/06 11:34:14    218s] (I)        4  Two level Routing                     4.43%  0.09 sec  0.09 sec 
[12/06 11:34:14    218s] (I)        4  Pattern routing (1T)                  2.73%  0.06 sec  0.06 sec 
[12/06 11:34:14    218s] (I)        4  Monotonic routing (1T)                0.94%  0.02 sec  0.02 sec 
[12/06 11:34:14    218s] (I)        4  Pattern Routing Avoiding Blockages    0.90%  0.02 sec  0.02 sec 
[12/06 11:34:14    218s] (I)        4  Detoured routing (1T)                 0.84%  0.02 sec  0.02 sec 
[12/06 11:34:14    218s] (I)        4  Initialize 3D grid graph              0.83%  0.02 sec  0.02 sec 
[12/06 11:34:14    218s] (I)        4  Read nets                             0.76%  0.02 sec  0.02 sec 
[12/06 11:34:14    218s] (I)        4  Add via demand to 2D                  0.38%  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)        4  Read instances and placement          0.26%  0.01 sec  0.01 sec 
[12/06 11:34:14    218s] (I)        4  Read prerouted                        0.12%  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)        4  Route legalization                    0.05%  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)        4  Read unlegalized nets                 0.04%  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)        5  Initialize 3D capacity               19.80%  0.42 sec  0.42 sec 
[12/06 11:34:14    218s] (I)        5  Read PG blockages                    10.79%  0.23 sec  0.23 sec 
[12/06 11:34:14    218s] (I)        5  Two Level Routing (Regular)           3.03%  0.06 sec  0.06 sec 
[12/06 11:34:14    218s] (I)        5  Two Level Routing (Strong)            0.93%  0.02 sec  0.02 sec 
[12/06 11:34:14    218s] (I)        5  Read instance blockages               0.07%  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)        5  Legalize Blockage Violations          0.05%  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/06 11:34:14    218s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/06 11:34:14    218s]       Route Remaining Unrouted Nets done. (took cpu=0:00:02.1 real=0:00:02.1)
[12/06 11:34:14    218s]     Routing using NR in eGR->NR Step done.
[12/06 11:34:14    218s] Net route status summary:
[12/06 11:34:14    218s]   Clock:       116 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=115, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 11:34:14    218s]   Non-clock: 15406 (unrouted=8237, trialRouted=7169, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=8236, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 11:34:14    218s] 
[12/06 11:34:14    218s] CCOPT: Done with clock implementation routing.
[12/06 11:34:14    218s] 
[12/06 11:34:14    218s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:26.5 real=0:00:26.6)
[12/06 11:34:14    218s]   Clock implementation routing done.
[12/06 11:34:14    218s]   Leaving CCOpt scope - extractRC...
[12/06 11:34:14    218s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/06 11:34:14    218s] Extraction called for design 'torus_D_W32' of instances=6677 and nets=15522 using extraction engine 'preRoute' .
[12/06 11:34:14    218s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 11:34:14    218s] Type 'man IMPEXT-3530' for more detail.
[12/06 11:34:14    218s] PreRoute RC Extraction called for design torus_D_W32.
[12/06 11:34:14    218s] RC Extraction called in multi-corner(1) mode.
[12/06 11:34:14    218s] RCMode: PreRoute
[12/06 11:34:14    218s]       RC Corner Indexes            0   
[12/06 11:34:14    218s] Capacitance Scaling Factor   : 1.00000 
[12/06 11:34:14    218s] Resistance Scaling Factor    : 1.00000 
[12/06 11:34:14    218s] Clock Cap. Scaling Factor    : 1.00000 
[12/06 11:34:14    218s] Clock Res. Scaling Factor    : 1.00000 
[12/06 11:34:14    218s] Shrink Factor                : 1.00000
[12/06 11:34:14    218s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 11:34:14    218s] Using capacitance table file ...
[12/06 11:34:14    218s] 
[12/06 11:34:14    218s] Trim Metal Layers:
[12/06 11:34:14    218s] LayerId::1 widthSet size::4
[12/06 11:34:14    218s] LayerId::2 widthSet size::4
[12/06 11:34:14    218s] LayerId::3 widthSet size::4
[12/06 11:34:14    218s] LayerId::4 widthSet size::4
[12/06 11:34:14    218s] LayerId::5 widthSet size::4
[12/06 11:34:14    218s] LayerId::6 widthSet size::4
[12/06 11:34:14    218s] LayerId::7 widthSet size::4
[12/06 11:34:14    218s] LayerId::8 widthSet size::4
[12/06 11:34:14    218s] LayerId::9 widthSet size::4
[12/06 11:34:14    218s] LayerId::10 widthSet size::2
[12/06 11:34:14    218s] Updating RC grid for preRoute extraction ...
[12/06 11:34:14    218s] eee: pegSigSF::1.070000
[12/06 11:34:14    218s] Initializing multi-corner capacitance tables ... 
[12/06 11:34:14    218s] Initializing multi-corner resistance tables ...
[12/06 11:34:15    218s] eee: l::1 avDens::0.110239 usedTrk::70006.288915 availTrk::635040.000000 sigTrk::70006.288915
[12/06 11:34:15    218s] eee: l::2 avDens::0.042093 usedTrk::5193.885835 availTrk::123390.000000 sigTrk::5193.885835
[12/06 11:34:15    218s] eee: l::3 avDens::0.050060 usedTrk::6654.427781 availTrk::132930.000000 sigTrk::6654.427781
[12/06 11:34:15    218s] eee: l::4 avDens::0.025539 usedTrk::2103.126389 availTrk::82350.000000 sigTrk::2103.126389
[12/06 11:34:15    218s] eee: l::5 avDens::0.002329 usedTrk::1478.700036 availTrk::635040.000000 sigTrk::1478.700036
[12/06 11:34:15    218s] eee: l::6 avDens::0.003880 usedTrk::2464.022262 availTrk::635040.000000 sigTrk::2464.022262
[12/06 11:34:15    218s] eee: l::7 avDens::0.076386 usedTrk::15585.061112 availTrk::204030.000000 sigTrk::15585.061112
[12/06 11:34:15    218s] eee: l::8 avDens::0.349266 usedTrk::19748.366671 availTrk::56542.500000 sigTrk::19748.366671
[12/06 11:34:15    218s] eee: l::9 avDens::0.035226 usedTrk::4.755556 availTrk::135.000000 sigTrk::4.755556
[12/06 11:34:15    218s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:34:15    218s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 11:34:15    218s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.388140 uaWl=0.279534 uaWlH=0.056718 aWlH=0.720464 lMod=0 pMax=0.808000 pMod=83 wcR=0.693800 newSi=0.243800 wHLS=3.292147 siPrev=0 viaL=0.000000 crit=1.038431 shortMod=5.192155 fMod=0.259608 
[12/06 11:34:15    218s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2664.391M)
[12/06 11:34:15    218s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/06 11:34:15    218s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/06 11:34:15    218s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 11:34:15    218s] End AAE Lib Interpolated Model. (MEM=2664.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 11:34:15    218s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:34:15    218s]   Clock DAG stats after routing clock trees:
[12/06 11:34:15    218s]     cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
[12/06 11:34:15    218s]     sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:34:15    218s]     misc counts      : r=1, pp=0
[12/06 11:34:15    218s]     cell areas       : b=354.240um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=354.240um^2
[12/06 11:34:15    218s]     cell capacitance : b=0.197pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.197pF
[12/06 11:34:15    218s]     sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:34:15    218s]     wire capacitance : top=0.000pF, trunk=0.778pF, leaf=1.767pF, total=2.544pF
[12/06 11:34:15    218s]     wire lengths     : top=0.000um, trunk=7042.318um, leaf=13164.200um, total=20206.518um
[12/06 11:34:15    218s]     hp wire lengths  : top=0.000um, trunk=6991.000um, leaf=5851.200um, total=12842.200um
[12/06 11:34:15    218s]   Clock DAG net violations after routing clock trees:
[12/06 11:34:15    218s]     Remaining Transition : {count=10, worst=[0.008ns, 0.005ns, 0.005ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.033ns
[12/06 11:34:15    218s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/06 11:34:15    218s]     Trunk : target=0.133ns count=39 avg=0.073ns sd=0.030ns min=0.004ns max=0.132ns {22 <= 0.080ns, 12 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
[12/06 11:34:15    218s]     Leaf  : target=0.133ns count=77 avg=0.114ns sd=0.015ns min=0.072ns max=0.141ns {1 <= 0.080ns, 24 <= 0.106ns, 23 <= 0.120ns, 8 <= 0.126ns, 11 <= 0.133ns} {9 <= 0.140ns, 1 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 11:34:15    218s]   Clock DAG library cell distribution after routing clock trees {count}:
[12/06 11:34:15    218s]      Bufs: CKBD4: 100 CKBD2: 12 CKBD1: 3 
[12/06 11:34:15    218s]   Clock DAG hash after routing clock trees: 6424031311329789659 10789362464835988175
[12/06 11:34:15    218s]   CTS services accumulated run-time stats after routing clock trees:
[12/06 11:34:15    218s]     delay calculator: calls=23937, total_wall_time=0.733s, mean_wall_time=0.031ms
[12/06 11:34:15    218s]     legalizer: calls=11042, total_wall_time=0.228s, mean_wall_time=0.021ms
[12/06 11:34:15    218s]     steiner router: calls=19648, total_wall_time=2.691s, mean_wall_time=0.137ms
[12/06 11:34:15    219s]   Primary reporting skew groups after routing clock trees:
[12/06 11:34:15    219s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.498, max=0.549, avg=0.528, sd=0.014], skew [0.051 vs 0.058], 100% {0.498, 0.549} (wid=0.031 ws=0.026) (gid=0.541 gs=0.067)
[12/06 11:34:15    219s]         min path sink: ys[3].xs[0].torus_switch_xy/w_in_data_reg_reg[10]/CP
[12/06 11:34:15    219s]         max path sink: ys[0].xs[3].torus_switch_xy/w_in_data_reg_reg[1]/CP
[12/06 11:34:15    219s]   Skew group summary after routing clock trees:
[12/06 11:34:15    219s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.498, max=0.549, avg=0.528, sd=0.014], skew [0.051 vs 0.058], 100% {0.498, 0.549} (wid=0.031 ws=0.026) (gid=0.541 gs=0.067)
[12/06 11:34:15    219s]   CCOpt::Phase::Routing done. (took cpu=0:00:27.1 real=0:00:27.1)
[12/06 11:34:15    219s]   CCOpt::Phase::PostConditioning...
[12/06 11:34:15    219s]   Leaving CCOpt scope - Initializing placement interface...
[12/06 11:34:15    219s] OPERPROF: Starting DPlace-Init at level 1, MEM:2712.1M, EPOCH TIME: 1733502855.373795
[12/06 11:34:15    219s] Processing tracks to init pin-track alignment.
[12/06 11:34:15    219s] z: 2, totalTracks: 1
[12/06 11:34:15    219s] z: 4, totalTracks: 1
[12/06 11:34:15    219s] z: 6, totalTracks: 1
[12/06 11:34:15    219s] z: 8, totalTracks: 1
[12/06 11:34:15    219s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:34:15    219s] All LLGs are deleted
[12/06 11:34:15    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:15    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:15    219s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2712.1M, EPOCH TIME: 1733502855.382887
[12/06 11:34:15    219s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2712.1M, EPOCH TIME: 1733502855.383205
[12/06 11:34:15    219s] # Building torus_D_W32 llgBox search-tree.
[12/06 11:34:15    219s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:34:15    219s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2712.1M, EPOCH TIME: 1733502855.384632
[12/06 11:34:15    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:15    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:15    219s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2712.1M, EPOCH TIME: 1733502855.385157
[12/06 11:34:15    219s] Max number of tech site patterns supported in site array is 256.
[12/06 11:34:15    219s] Core basic site is core
[12/06 11:34:15    219s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:34:15    219s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2712.1M, EPOCH TIME: 1733502855.399947
[12/06 11:34:15    219s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 11:34:15    219s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 11:34:15    219s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.159, REAL:0.159, MEM:2712.1M, EPOCH TIME: 1733502855.559098
[12/06 11:34:15    219s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 11:34:15    219s] SiteArray: use 31,911,936 bytes
[12/06 11:34:15    219s] SiteArray: current memory after site array memory allocation 2742.5M
[12/06 11:34:15    219s] SiteArray: FP blocked sites are writable
[12/06 11:34:15    219s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 11:34:15    219s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2742.5M, EPOCH TIME: 1733502855.618780
[12/06 11:34:17    220s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.572, REAL:1.575, MEM:2742.5M, EPOCH TIME: 1733502857.193529
[12/06 11:34:17    220s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 11:34:17    220s] Atter site array init, number of instance map data is 0.
[12/06 11:34:17    220s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.860, REAL:1.863, MEM:2742.5M, EPOCH TIME: 1733502857.248387
[12/06 11:34:17    220s] 
[12/06 11:34:17    220s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:34:17    220s] OPERPROF:     Starting CMU at level 3, MEM:2742.5M, EPOCH TIME: 1733502857.279167
[12/06 11:34:17    220s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2742.5M, EPOCH TIME: 1733502857.280309
[12/06 11:34:17    220s] 
[12/06 11:34:17    220s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 11:34:17    220s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.902, REAL:1.906, MEM:2742.5M, EPOCH TIME: 1733502857.290610
[12/06 11:34:17    220s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2742.5M, EPOCH TIME: 1733502857.290657
[12/06 11:34:17    220s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2758.5M, EPOCH TIME: 1733502857.291254
[12/06 11:34:17    220s] [CPU] DPlace-Init (cpu=0:00:01.9, real=0:00:02.0, mem=2758.5MB).
[12/06 11:34:17    220s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.923, REAL:1.927, MEM:2758.5M, EPOCH TIME: 1733502857.300468
[12/06 11:34:17    220s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:01.9 real=0:00:01.9)
[12/06 11:34:17    220s]   Removing CTS place status from clock tree and sinks.
[12/06 11:34:17    220s]   Removed CTS place status from 115 clock cells (out of 117 ) and 0 clock sinks (out of 0 ).
[12/06 11:34:17    220s]   Legalizer reserving space for clock trees
[12/06 11:34:17    220s]   PostConditioning...
[12/06 11:34:17    220s]     PostConditioning active optimizations:
[12/06 11:34:17    220s]      - DRV fixing with initial upsizing, sizing and buffering
[12/06 11:34:17    220s]      - Skew fixing with sizing
[12/06 11:34:17    220s]     
[12/06 11:34:17    220s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
[12/06 11:34:17    220s]     Currently running CTS, using active skew data
[12/06 11:34:17    220s]     Reset bufferability constraints...
[12/06 11:34:17    220s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/06 11:34:17    220s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:34:17    220s]     PostConditioning Upsizing To Fix DRVs...
[12/06 11:34:17    220s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 6424031311329789659 10789362464835988175
[12/06 11:34:17    220s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[12/06 11:34:17    220s]         delay calculator: calls=23937, total_wall_time=0.733s, mean_wall_time=0.031ms
[12/06 11:34:17    220s]         legalizer: calls=11157, total_wall_time=0.230s, mean_wall_time=0.021ms
[12/06 11:34:17    220s]         steiner router: calls=19648, total_wall_time=2.691s, mean_wall_time=0.137ms
[12/06 11:34:17    220s]       Fixing clock tree DRVs with upsizing: ...20% End AAE Lib Interpolated Model. (MEM=2748.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 11:34:17    220s] ...40% ...60% ...80% ...100% 
[12/06 11:34:17    221s]       CCOpt-PostConditioning: considered: 116, tested: 116, violation detected: 10, violation ignored (due to small violation): 0, cannot run: 0, attempted: 10, unsuccessful: 0, sized: 0
[12/06 11:34:17    221s]       
[12/06 11:34:17    221s]       Statistics: Fix DRVs (initial upsizing):
[12/06 11:34:17    221s]       ========================================
[12/06 11:34:17    221s]       
[12/06 11:34:17    221s]       Cell changes by Net Type:
[12/06 11:34:17    221s]       
[12/06 11:34:17    221s]       -------------------------------------------------------------------------------------------------------------------
[12/06 11:34:17    221s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/06 11:34:17    221s]       -------------------------------------------------------------------------------------------------------------------
[12/06 11:34:17    221s]       top                0                    0           0            0                    0                  0
[12/06 11:34:17    221s]       trunk              0                    0           0            0                    0                  0
[12/06 11:34:17    221s]       leaf              10 [100.0%]           0           0            0                    0 (0.0%)          10 (100.0%)
[12/06 11:34:17    221s]       -------------------------------------------------------------------------------------------------------------------
[12/06 11:34:17    221s]       Total             10 [100.0%]           0           0            0                    0 (0.0%)          10 (100.0%)
[12/06 11:34:17    221s]       -------------------------------------------------------------------------------------------------------------------
[12/06 11:34:17    221s]       
[12/06 11:34:17    221s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 10, Area change: 0.000um^2 (0.000%)
[12/06 11:34:17    221s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/06 11:34:17    221s]       
[12/06 11:34:17    221s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[12/06 11:34:17    221s]         cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
[12/06 11:34:17    221s]         sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:34:17    221s]         misc counts      : r=1, pp=0
[12/06 11:34:17    221s]         cell areas       : b=354.240um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=354.240um^2
[12/06 11:34:17    221s]         cell capacitance : b=0.197pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.197pF
[12/06 11:34:17    221s]         sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:34:17    221s]         wire capacitance : top=0.000pF, trunk=0.778pF, leaf=1.767pF, total=2.544pF
[12/06 11:34:17    221s]         wire lengths     : top=0.000um, trunk=7042.318um, leaf=13164.200um, total=20206.518um
[12/06 11:34:17    221s]         hp wire lengths  : top=0.000um, trunk=6991.000um, leaf=5851.200um, total=12842.200um
[12/06 11:34:17    221s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[12/06 11:34:17    221s]         Remaining Transition : {count=10, worst=[0.008ns, 0.005ns, 0.005ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.033ns
[12/06 11:34:17    221s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[12/06 11:34:17    221s]         Trunk : target=0.133ns count=39 avg=0.073ns sd=0.030ns min=0.004ns max=0.132ns {22 <= 0.080ns, 12 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
[12/06 11:34:17    221s]         Leaf  : target=0.133ns count=77 avg=0.114ns sd=0.015ns min=0.072ns max=0.141ns {1 <= 0.080ns, 24 <= 0.106ns, 23 <= 0.120ns, 8 <= 0.126ns, 11 <= 0.133ns} {9 <= 0.140ns, 1 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 11:34:17    221s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[12/06 11:34:17    221s]          Bufs: CKBD4: 100 CKBD2: 12 CKBD1: 3 
[12/06 11:34:17    221s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 6424031311329789659 10789362464835988175
[12/06 11:34:17    221s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[12/06 11:34:17    221s]         delay calculator: calls=24001, total_wall_time=0.734s, mean_wall_time=0.031ms
[12/06 11:34:17    221s]         legalizer: calls=11167, total_wall_time=0.230s, mean_wall_time=0.021ms
[12/06 11:34:17    221s]         steiner router: calls=19702, total_wall_time=2.691s, mean_wall_time=0.137ms
[12/06 11:34:17    221s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[12/06 11:34:17    221s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.498, max=0.549], skew [0.051 vs 0.058]
[12/06 11:34:17    221s]             min path sink: ys[3].xs[0].torus_switch_xy/w_in_data_reg_reg[10]/CP
[12/06 11:34:17    221s]             max path sink: ys[0].xs[3].torus_switch_xy/w_in_data_reg_reg[1]/CP
[12/06 11:34:17    221s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[12/06 11:34:17    221s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.498, max=0.549], skew [0.051 vs 0.058]
[12/06 11:34:17    221s]       Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:34:17    221s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:34:17    221s]     Recomputing CTS skew targets...
[12/06 11:34:17    221s]     Resolving skew group constraints...
[12/06 11:34:17    221s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/06 11:34:17    221s]     Resolving skew group constraints done.
[12/06 11:34:17    221s]     Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 11:34:17    221s]     PostConditioning Fixing DRVs...
[12/06 11:34:17    221s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 6424031311329789659 10789362464835988175
[12/06 11:34:17    221s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[12/06 11:34:17    221s]         delay calculator: calls=24001, total_wall_time=0.734s, mean_wall_time=0.031ms
[12/06 11:34:17    221s]         legalizer: calls=11167, total_wall_time=0.230s, mean_wall_time=0.021ms
[12/06 11:34:17    221s]         steiner router: calls=19702, total_wall_time=2.691s, mean_wall_time=0.137ms
[12/06 11:34:17    221s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/06 11:34:17    221s]       CCOpt-PostConditioning: considered: 116, tested: 116, violation detected: 10, violation ignored (due to small violation): 0, cannot run: 0, attempted: 10, unsuccessful: 0, sized: 0
[12/06 11:34:17    221s]       
[12/06 11:34:17    221s]       Statistics: Fix DRVs (cell sizing):
[12/06 11:34:17    221s]       ===================================
[12/06 11:34:17    221s]       
[12/06 11:34:17    221s]       Cell changes by Net Type:
[12/06 11:34:17    221s]       
[12/06 11:34:17    221s]       -------------------------------------------------------------------------------------------------------------------
[12/06 11:34:17    221s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/06 11:34:17    221s]       -------------------------------------------------------------------------------------------------------------------
[12/06 11:34:17    221s]       top                0                    0           0            0                    0                  0
[12/06 11:34:17    221s]       trunk              0                    0           0            0                    0                  0
[12/06 11:34:17    221s]       leaf              10 [100.0%]           0           0            0                    0 (0.0%)          10 (100.0%)
[12/06 11:34:17    221s]       -------------------------------------------------------------------------------------------------------------------
[12/06 11:34:17    221s]       Total             10 [100.0%]           0           0            0                    0 (0.0%)          10 (100.0%)
[12/06 11:34:17    221s]       -------------------------------------------------------------------------------------------------------------------
[12/06 11:34:17    221s]       
[12/06 11:34:17    221s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 10, Area change: 0.000um^2 (0.000%)
[12/06 11:34:17    221s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/06 11:34:17    221s]       
[12/06 11:34:17    221s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[12/06 11:34:17    221s]         cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
[12/06 11:34:17    221s]         sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:34:17    221s]         misc counts      : r=1, pp=0
[12/06 11:34:17    221s]         cell areas       : b=354.240um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=354.240um^2
[12/06 11:34:17    221s]         cell capacitance : b=0.197pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.197pF
[12/06 11:34:17    221s]         sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:34:17    221s]         wire capacitance : top=0.000pF, trunk=0.778pF, leaf=1.767pF, total=2.544pF
[12/06 11:34:17    221s]         wire lengths     : top=0.000um, trunk=7042.318um, leaf=13164.200um, total=20206.518um
[12/06 11:34:17    221s]         hp wire lengths  : top=0.000um, trunk=6991.000um, leaf=5851.200um, total=12842.200um
[12/06 11:34:17    221s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[12/06 11:34:17    221s]         Remaining Transition : {count=10, worst=[0.008ns, 0.005ns, 0.005ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.033ns
[12/06 11:34:17    221s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[12/06 11:34:17    221s]         Trunk : target=0.133ns count=39 avg=0.073ns sd=0.030ns min=0.004ns max=0.132ns {22 <= 0.080ns, 12 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
[12/06 11:34:17    221s]         Leaf  : target=0.133ns count=77 avg=0.114ns sd=0.015ns min=0.072ns max=0.141ns {1 <= 0.080ns, 24 <= 0.106ns, 23 <= 0.120ns, 8 <= 0.126ns, 11 <= 0.133ns} {9 <= 0.140ns, 1 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 11:34:17    221s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[12/06 11:34:17    221s]          Bufs: CKBD4: 100 CKBD2: 12 CKBD1: 3 
[12/06 11:34:17    221s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 6424031311329789659 10789362464835988175
[12/06 11:34:17    221s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[12/06 11:34:17    221s]         delay calculator: calls=24110, total_wall_time=0.738s, mean_wall_time=0.031ms
[12/06 11:34:17    221s]         legalizer: calls=11191, total_wall_time=0.231s, mean_wall_time=0.021ms
[12/06 11:34:17    221s]         steiner router: calls=19702, total_wall_time=2.691s, mean_wall_time=0.137ms
[12/06 11:34:17    221s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[12/06 11:34:17    221s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.498, max=0.549], skew [0.051 vs 0.058]
[12/06 11:34:17    221s]             min path sink: ys[3].xs[0].torus_switch_xy/w_in_data_reg_reg[10]/CP
[12/06 11:34:17    221s]             max path sink: ys[0].xs[3].torus_switch_xy/w_in_data_reg_reg[1]/CP
[12/06 11:34:17    221s]       Skew group summary after 'PostConditioning Fixing DRVs':
[12/06 11:34:17    221s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.498, max=0.549], skew [0.051 vs 0.058]
[12/06 11:34:17    221s]       Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:34:17    221s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:34:17    221s]     Buffering to fix DRVs...
[12/06 11:34:17    221s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/06 11:34:17    221s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/06 11:34:17    221s]     Inserted 5 buffers and inverters.
[12/06 11:34:17    221s]     success count. Default: 0, QS: 0, QD: 2, FS: 1, MQS: 0
[12/06 11:34:17    221s]     CCOpt-PostConditioning: nets considered: 116, nets tested: 116, nets violation detected: 10, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 10, nets unsuccessful: 7, buffered: 3
[12/06 11:34:17    221s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/06 11:34:17    221s]       cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/06 11:34:17    221s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:34:17    221s]       misc counts      : r=1, pp=0
[12/06 11:34:17    221s]       cell areas       : b=367.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=367.560um^2
[12/06 11:34:17    221s]       cell capacitance : b=0.204pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.204pF
[12/06 11:34:17    221s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:34:17    221s]       wire capacitance : top=0.000pF, trunk=0.781pF, leaf=1.767pF, total=2.547pF
[12/06 11:34:17    221s]       wire lengths     : top=0.000um, trunk=7052.918um, leaf=13153.600um, total=20206.518um
[12/06 11:34:17    221s]       hp wire lengths  : top=0.000um, trunk=7009.200um, leaf=5904.800um, total=12914.000um
[12/06 11:34:17    221s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[12/06 11:34:17    221s]       Remaining Transition : {count=7, worst=[0.008ns, 0.005ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.023ns
[12/06 11:34:17    221s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/06 11:34:17    221s]       Trunk : target=0.133ns count=41 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {24 <= 0.080ns, 12 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
[12/06 11:34:17    221s]       Leaf  : target=0.133ns count=80 avg=0.110ns sd=0.018ns min=0.058ns max=0.141ns {5 <= 0.080ns, 25 <= 0.106ns, 23 <= 0.120ns, 9 <= 0.126ns, 11 <= 0.133ns} {6 <= 0.140ns, 1 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 11:34:17    221s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[12/06 11:34:17    221s]        Bufs: CKBD4: 103 CKBD2: 13 CKBD1: 4 
[12/06 11:34:17    221s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 3618008716135330691 17679014656321200437
[12/06 11:34:17    221s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[12/06 11:34:17    221s]       delay calculator: calls=24654, total_wall_time=0.750s, mean_wall_time=0.030ms
[12/06 11:34:17    221s]       legalizer: calls=11244, total_wall_time=0.235s, mean_wall_time=0.021ms
[12/06 11:34:17    221s]       steiner router: calls=20003, total_wall_time=2.694s, mean_wall_time=0.135ms
[12/06 11:34:17    221s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[12/06 11:34:17    221s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.473, max=0.552, avg=0.529, sd=0.015], skew [0.080 vs 0.058*], 99.3% {0.497, 0.552} (wid=0.031 ws=0.026) (gid=0.541 gs=0.084)
[12/06 11:34:17    221s]           min path sink: ys[2].xs[0].client_xy/i_vc_r_reg[1]/CP
[12/06 11:34:17    221s]           max path sink: ys[2].xs[0].client_xy/i_d_r_reg[4]/CP
[12/06 11:34:17    221s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/06 11:34:17    221s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.473, max=0.552, avg=0.529, sd=0.015], skew [0.080 vs 0.058*], 99.3% {0.497, 0.552} (wid=0.031 ws=0.026) (gid=0.541 gs=0.084)
[12/06 11:34:17    221s]     Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 11:34:17    221s]     
[12/06 11:34:17    221s]     Slew Diagnostics: After DRV fixing
[12/06 11:34:17    221s]     ==================================
[12/06 11:34:17    221s]     
[12/06 11:34:17    221s]     Global Causes:
[12/06 11:34:17    221s]     
[12/06 11:34:17    221s]     -----
[12/06 11:34:17    221s]     Cause
[12/06 11:34:17    221s]     -----
[12/06 11:34:17    221s]       (empty table)
[12/06 11:34:17    221s]     -----
[12/06 11:34:17    221s]     
[12/06 11:34:17    221s]     Top 5 overslews:
[12/06 11:34:17    221s]     
[12/06 11:34:17    221s]     --------------------------------------------------------------------------------------------------------
[12/06 11:34:17    221s]     Overslew    Causes                                     Driving Pin
[12/06 11:34:17    221s]     --------------------------------------------------------------------------------------------------------
[12/06 11:34:17    221s]     0.008ns     1. Inst already optimally sized (CKBD4)    ys[2].xs[3].torus_switch_xy/CTS_ccl_a_buf_00022/Z
[12/06 11:34:17    221s]        -        2. Skew would be damaged                                           -
[12/06 11:34:17    221s]     0.005ns     1. Inst already optimally sized (CKBD4)    ys[2].xs[2].torus_switch_xy/CTS_ccl_a_buf_00027/Z
[12/06 11:34:17    221s]        -        2. Route buffering full search disabled                            -
[12/06 11:34:17    221s]     0.003ns     1. Inst already optimally sized (CKBD4)    ys[3].xs[3].torus_switch_xy/CTS_ccl_a_buf_00003/Z
[12/06 11:34:17    221s]        -        2. Skew would be damaged                                           -
[12/06 11:34:17    221s]     0.002ns     1. Inst already optimally sized (CKBD4)    CTS_ccl_a_buf_00046/Z
[12/06 11:34:17    221s]        -        2. Skew would be damaged                                           -
[12/06 11:34:17    221s]     0.002ns     1. Inst already optimally sized (CKBD4)    CTS_ccl_a_buf_00047/Z
[12/06 11:34:17    221s]        -        2. Skew would be damaged                                           -
[12/06 11:34:17    221s]     --------------------------------------------------------------------------------------------------------
[12/06 11:34:17    221s]     
[12/06 11:34:17    221s]     Slew diagnostics counts from the 7 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/06 11:34:17    221s]     
[12/06 11:34:17    221s]     --------------------------------------------------
[12/06 11:34:17    221s]     Cause                                   Occurences
[12/06 11:34:17    221s]     --------------------------------------------------
[12/06 11:34:17    221s]     Inst already optimally sized                7
[12/06 11:34:17    221s]     Skew would be damaged                       5
[12/06 11:34:17    221s]     Route buffering full search disabled        2
[12/06 11:34:17    221s]     --------------------------------------------------
[12/06 11:34:17    221s]     
[12/06 11:34:17    221s]     Violation diagnostics counts from the 7 nodes that have violations:
[12/06 11:34:17    221s]     
[12/06 11:34:17    221s]     --------------------------------------------------
[12/06 11:34:17    221s]     Cause                                   Occurences
[12/06 11:34:17    221s]     --------------------------------------------------
[12/06 11:34:17    221s]     Inst already optimally sized                7
[12/06 11:34:17    221s]     Skew would be damaged                       5
[12/06 11:34:17    221s]     Route buffering full search disabled        2
[12/06 11:34:17    221s]     --------------------------------------------------
[12/06 11:34:17    221s]     
[12/06 11:34:17    221s]     PostConditioning Fixing Skew by cell sizing...
[12/06 11:34:17    221s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 3618008716135330691 17679014656321200437
[12/06 11:34:17    221s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[12/06 11:34:17    221s]         delay calculator: calls=24654, total_wall_time=0.750s, mean_wall_time=0.030ms
[12/06 11:34:17    221s]         legalizer: calls=11244, total_wall_time=0.235s, mean_wall_time=0.021ms
[12/06 11:34:17    221s]         steiner router: calls=20003, total_wall_time=2.694s, mean_wall_time=0.135ms
[12/06 11:34:17    221s]       Path optimization required 0 stage delay updates 
[12/06 11:34:17    221s]       Resized 0 clock insts to decrease delay.
[12/06 11:34:17    221s]       Fixing short paths with downsize only
[12/06 11:34:17    221s]       Path optimization required 0 stage delay updates 
[12/06 11:34:17    221s]       Resized 0 clock insts to increase delay.
[12/06 11:34:17    221s]       
[12/06 11:34:17    221s]       Statistics: Fix Skew (cell sizing):
[12/06 11:34:17    221s]       ===================================
[12/06 11:34:17    221s]       
[12/06 11:34:17    221s]       Cell changes by Net Type:
[12/06 11:34:17    221s]       
[12/06 11:34:17    221s]       -------------------------------------------------------------------------------------------------------------------
[12/06 11:34:17    221s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/06 11:34:17    221s]       -------------------------------------------------------------------------------------------------------------------
[12/06 11:34:17    221s]       top                0                    0           0            0                    0                  0
[12/06 11:34:17    221s]       trunk              0                    0           0            0                    0                  0
[12/06 11:34:17    221s]       leaf               2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
[12/06 11:34:17    221s]       -------------------------------------------------------------------------------------------------------------------
[12/06 11:34:17    221s]       Total              2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
[12/06 11:34:17    221s]       -------------------------------------------------------------------------------------------------------------------
[12/06 11:34:17    221s]       
[12/06 11:34:17    221s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 0.000um^2 (0.000%)
[12/06 11:34:17    221s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/06 11:34:17    221s]       
[12/06 11:34:18    221s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[12/06 11:34:18    221s]         cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/06 11:34:18    221s]         sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:34:18    221s]         misc counts      : r=1, pp=0
[12/06 11:34:18    221s]         cell areas       : b=367.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=367.560um^2
[12/06 11:34:18    221s]         cell capacitance : b=0.204pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.204pF
[12/06 11:34:18    221s]         sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:34:18    221s]         wire capacitance : top=0.000pF, trunk=0.781pF, leaf=1.767pF, total=2.547pF
[12/06 11:34:18    221s]         wire lengths     : top=0.000um, trunk=7052.918um, leaf=13153.600um, total=20206.518um
[12/06 11:34:18    221s]         hp wire lengths  : top=0.000um, trunk=7009.200um, leaf=5904.800um, total=12914.000um
[12/06 11:34:18    221s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[12/06 11:34:18    221s]         Remaining Transition : {count=7, worst=[0.008ns, 0.005ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.023ns
[12/06 11:34:18    221s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[12/06 11:34:18    221s]         Trunk : target=0.133ns count=41 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {24 <= 0.080ns, 12 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
[12/06 11:34:18    221s]         Leaf  : target=0.133ns count=80 avg=0.110ns sd=0.018ns min=0.058ns max=0.141ns {5 <= 0.080ns, 25 <= 0.106ns, 23 <= 0.120ns, 9 <= 0.126ns, 11 <= 0.133ns} {6 <= 0.140ns, 1 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 11:34:18    221s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[12/06 11:34:18    221s]          Bufs: CKBD4: 103 CKBD2: 13 CKBD1: 4 
[12/06 11:34:18    221s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 3618008716135330691 17679014656321200437
[12/06 11:34:18    221s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[12/06 11:34:18    221s]         delay calculator: calls=24661, total_wall_time=0.750s, mean_wall_time=0.030ms
[12/06 11:34:18    221s]         legalizer: calls=11244, total_wall_time=0.235s, mean_wall_time=0.021ms
[12/06 11:34:18    221s]         steiner router: calls=20003, total_wall_time=2.694s, mean_wall_time=0.135ms
[12/06 11:34:18    221s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[12/06 11:34:18    221s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.473, max=0.552, avg=0.529, sd=0.015], skew [0.080 vs 0.058*], 99.3% {0.497, 0.552} (wid=0.031 ws=0.026) (gid=0.541 gs=0.084)
[12/06 11:34:18    221s]             min path sink: ys[2].xs[0].client_xy/i_vc_r_reg[1]/CP
[12/06 11:34:18    221s]             max path sink: ys[2].xs[0].client_xy/i_d_r_reg[4]/CP
[12/06 11:34:18    221s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[12/06 11:34:18    221s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.473, max=0.552, avg=0.529, sd=0.015], skew [0.080 vs 0.058*], 99.3% {0.497, 0.552} (wid=0.031 ws=0.026) (gid=0.541 gs=0.084)
[12/06 11:34:18    221s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 11:34:18    221s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:34:18    221s]     Reconnecting optimized routes...
[12/06 11:34:18    221s]     Reset timing graph...
[12/06 11:34:18    221s] Ignoring AAE DB Resetting ...
[12/06 11:34:18    221s]     Reset timing graph done.
[12/06 11:34:18    221s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[12/06 11:34:18    221s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:34:18    221s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/06 11:34:18    221s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2752.0M, EPOCH TIME: 1733502858.057309
[12/06 11:34:18    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3136).
[12/06 11:34:18    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:18    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:18    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:18    221s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.033, REAL:0.033, MEM:2710.0M, EPOCH TIME: 1733502858.090196
[12/06 11:34:18    221s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:34:18    221s]     Leaving CCOpt scope - ClockRefiner...
[12/06 11:34:18    221s]     Assigned high priority to 5 instances.
[12/06 11:34:18    221s]     Soft fixed 120 clock instances.
[12/06 11:34:18    221s]     Performing Single Pass Refine Place.
[12/06 11:34:18    221s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/06 11:34:18    221s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2710.0M, EPOCH TIME: 1733502858.093825
[12/06 11:34:18    221s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2710.0M, EPOCH TIME: 1733502858.093909
[12/06 11:34:18    221s] Processing tracks to init pin-track alignment.
[12/06 11:34:18    221s] z: 2, totalTracks: 1
[12/06 11:34:18    221s] z: 4, totalTracks: 1
[12/06 11:34:18    221s] z: 6, totalTracks: 1
[12/06 11:34:18    221s] z: 8, totalTracks: 1
[12/06 11:34:18    221s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:34:18    221s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:34:18    221s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2710.0M, EPOCH TIME: 1733502858.102671
[12/06 11:34:18    221s] Info: 120 insts are soft-fixed.
[12/06 11:34:18    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:18    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:18    221s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:34:18    221s] 
[12/06 11:34:18    221s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:34:18    221s] OPERPROF:       Starting CMU at level 4, MEM:2710.0M, EPOCH TIME: 1733502858.159228
[12/06 11:34:18    221s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2710.0M, EPOCH TIME: 1733502858.160283
[12/06 11:34:18    221s] 
[12/06 11:34:18    221s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 11:34:18    221s] Info: 120 insts are soft-fixed.
[12/06 11:34:18    221s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.068, REAL:0.068, MEM:2710.0M, EPOCH TIME: 1733502858.170804
[12/06 11:34:18    221s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2710.0M, EPOCH TIME: 1733502858.170846
[12/06 11:34:18    221s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2710.0M, EPOCH TIME: 1733502858.171232
[12/06 11:34:18    221s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2710.0MB).
[12/06 11:34:18    221s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.086, REAL:0.087, MEM:2710.0M, EPOCH TIME: 1733502858.180412
[12/06 11:34:18    221s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.086, REAL:0.087, MEM:2710.0M, EPOCH TIME: 1733502858.180439
[12/06 11:34:18    221s] TDRefine: refinePlace mode is spiral
[12/06 11:34:18    221s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1176749.5
[12/06 11:34:18    221s] OPERPROF: Starting RefinePlace at level 1, MEM:2710.0M, EPOCH TIME: 1733502858.180510
[12/06 11:34:18    221s] *** Starting refinePlace (0:03:42 mem=2710.0M) ***
[12/06 11:34:18    221s] Total net bbox length = 9.028e+05 (4.002e+05 5.026e+05) (ext = 1.823e+04)
[12/06 11:34:18    221s] 
[12/06 11:34:18    221s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:34:18    221s] Info: 120 insts are soft-fixed.
[12/06 11:34:18    221s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 11:34:18    221s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 11:34:18    221s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 11:34:18    221s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:34:18    221s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:34:18    221s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2710.0M, EPOCH TIME: 1733502858.210050
[12/06 11:34:18    221s] Starting refinePlace ...
[12/06 11:34:18    221s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:34:18    221s] One DDP V2 for no tweak run.
[12/06 11:34:18    221s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:34:18    221s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2712.0M, EPOCH TIME: 1733502858.280364
[12/06 11:34:18    221s] DDP initSite1 nrRow 831 nrJob 831
[12/06 11:34:18    221s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2712.0M, EPOCH TIME: 1733502858.280462
[12/06 11:34:18    221s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.012, REAL:0.013, MEM:2712.0M, EPOCH TIME: 1733502858.292983
[12/06 11:34:18    221s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2712.0M, EPOCH TIME: 1733502858.293014
[12/06 11:34:18    221s] DDP markSite nrRow 831 nrJob 831
[12/06 11:34:18    221s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.019, REAL:0.020, MEM:2712.0M, EPOCH TIME: 1733502858.312590
[12/06 11:34:18    221s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.032, REAL:0.032, MEM:2712.0M, EPOCH TIME: 1733502858.312693
[12/06 11:34:18    221s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2712.0M, EPOCH TIME: 1733502858.323345
[12/06 11:34:18    221s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2712.0M, EPOCH TIME: 1733502858.323408
[12/06 11:34:18    222s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.049, REAL:0.050, MEM:2712.0M, EPOCH TIME: 1733502858.373067
[12/06 11:34:18    222s] ** Cut row section cpu time 0:00:00.0.
[12/06 11:34:18    222s]  ** Cut row section real time 0:00:00.0.
[12/06 11:34:18    222s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.050, REAL:0.050, MEM:2712.0M, EPOCH TIME: 1733502858.373263
[12/06 11:34:18    222s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2712.0M, EPOCH TIME: 1733502858.406880
[12/06 11:34:18    222s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2712.0M, EPOCH TIME: 1733502858.406973
[12/06 11:34:18    222s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2712.0M, EPOCH TIME: 1733502858.407401
[12/06 11:34:18    222s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2712.0M, EPOCH TIME: 1733502858.407438
[12/06 11:34:18    222s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.099, REAL:0.099, MEM:2712.0M, EPOCH TIME: 1733502858.506570
[12/06 11:34:18    222s] ** Cut row section cpu time 0:00:00.1.
[12/06 11:34:18    222s]  ** Cut row section real time 0:00:00.0.
[12/06 11:34:18    222s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.100, REAL:0.100, MEM:2712.0M, EPOCH TIME: 1733502858.507267
[12/06 11:34:18    222s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 11:34:18    222s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=2712.0MB) @(0:03:42 - 0:03:42).
[12/06 11:34:18    222s] Move report: preRPlace moves 619 insts, mean move: 0.18 um, max move: 4.40 um 
[12/06 11:34:18    222s] 	Max move on inst (ys[1].xs[1].torus_switch_xy/s_out_data_reg_reg[30]): (998.40, 952.40) --> (1001.00, 950.60)
[12/06 11:34:18    222s] 	Length: 20 sites, height: 1 rows, site name: core, cell type: DFKCNQD1
[12/06 11:34:18    222s] wireLenOptFixPriorityInst 3136 inst fixed
[12/06 11:34:18    222s] 
[12/06 11:34:18    222s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 11:34:18    222s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:34:18    222s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:34:18    222s] Move report: legalization moves 377 insts, mean move: 0.12 um, max move: 0.12 um spiral
[12/06 11:34:18    222s] 	Max move on inst (ys[0].xs[0].torus_switch_xy/xbar_gen[0].xbar_inst): (330.80, 219.80) --> (330.92, 219.80)
[12/06 11:34:18    222s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/06 11:34:18    222s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/06 11:34:18    222s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2680.0MB) @(0:03:42 - 0:03:43).
[12/06 11:34:18    222s] Move report: Detail placement moves 574 insts, mean move: 0.26 um, max move: 4.40 um 
[12/06 11:34:18    222s] 	Max move on inst (ys[1].xs[1].torus_switch_xy/s_out_data_reg_reg[30]): (998.40, 952.40) --> (1001.00, 950.60)
[12/06 11:34:18    222s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2680.0MB
[12/06 11:34:18    222s] Statistics of distance of Instance movement in refine placement:
[12/06 11:34:18    222s]   maximum (X+Y) =         4.40 um
[12/06 11:34:18    222s]   inst (ys[1].xs[1].torus_switch_xy/s_out_data_reg_reg[30]) with max move: (998.4, 952.4) -> (1001, 950.6)
[12/06 11:34:18    222s]   mean    (X+Y) =         0.26 um
[12/06 11:34:18    222s] Summary Report:
[12/06 11:34:18    222s] Instances move: 574 (out of 6682 movable)
[12/06 11:34:18    222s] Instances flipped: 0
[12/06 11:34:18    222s] Mean displacement: 0.26 um
[12/06 11:34:18    222s] Max displacement: 4.40 um (Instance: ys[1].xs[1].torus_switch_xy/s_out_data_reg_reg[30]) (998.4, 952.4) -> (1001, 950.6)
[12/06 11:34:18    222s] 	Length: 20 sites, height: 1 rows, site name: core, cell type: DFKCNQD1
[12/06 11:34:18    222s] Total instances moved : 574
[12/06 11:34:18    222s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.691, REAL:0.692, MEM:2680.0M, EPOCH TIME: 1733502858.901836
[12/06 11:34:18    222s] Total net bbox length = 9.029e+05 (4.003e+05 5.026e+05) (ext = 1.823e+04)
[12/06 11:34:18    222s] Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2680.0MB
[12/06 11:34:18    222s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:00.0, mem=2680.0MB) @(0:03:42 - 0:03:43).
[12/06 11:34:18    222s] *** Finished refinePlace (0:03:43 mem=2680.0M) ***
[12/06 11:34:18    222s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1176749.5
[12/06 11:34:18    222s] OPERPROF: Finished RefinePlace at level 1, CPU:0.723, REAL:0.724, MEM:2680.0M, EPOCH TIME: 1733502858.904482
[12/06 11:34:18    222s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2680.0M, EPOCH TIME: 1733502858.904522
[12/06 11:34:18    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9626).
[12/06 11:34:18    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:18    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:18    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:18    222s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.034, REAL:0.034, MEM:2678.0M, EPOCH TIME: 1733502858.938413
[12/06 11:34:18    222s]     ClockRefiner summary
[12/06 11:34:18    222s]     All clock instances: Moved 214, flipped 4 and cell swapped 0 (out of a total of 3256).
[12/06 11:34:18    222s]     The largest move was 4.4 um for ys[1].xs[1].torus_switch_xy/s_out_data_reg_reg[30].
[12/06 11:34:18    222s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 120).
[12/06 11:34:18    222s]     Clock sinks: Moved 214, flipped 4 and cell swapped 0 (out of a total of 3136).
[12/06 11:34:18    222s]     The largest move was 4.4 um for ys[1].xs[1].torus_switch_xy/s_out_data_reg_reg[30].
[12/06 11:34:18    222s]     Restoring pStatusCts on 120 clock instances.
[12/06 11:34:18    222s]     Revert refine place priority changes on 0 instances.
[12/06 11:34:18    222s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/06 11:34:18    222s]     Set dirty flag on 579 instances, 224 nets
[12/06 11:34:18    222s]   PostConditioning done.
[12/06 11:34:18    222s] Net route status summary:
[12/06 11:34:18    222s]   Clock:       121 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=120, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 11:34:18    222s]   Non-clock: 15406 (unrouted=8237, trialRouted=7169, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=8236, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 11:34:18    222s]   Update timing and DAG stats after post-conditioning...
[12/06 11:34:18    222s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 11:34:18    222s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 11:34:18    222s] End AAE Lib Interpolated Model. (MEM=2677.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 11:34:19    222s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:34:19    222s]   Clock DAG stats after post-conditioning:
[12/06 11:34:19    222s]     cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/06 11:34:19    222s]     sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:34:19    222s]     misc counts      : r=1, pp=0
[12/06 11:34:19    222s]     cell areas       : b=367.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=367.560um^2
[12/06 11:34:19    222s]     cell capacitance : b=0.204pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.204pF
[12/06 11:34:19    222s]     sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:34:19    222s]     wire capacitance : top=0.000pF, trunk=0.781pF, leaf=1.767pF, total=2.548pF
[12/06 11:34:19    222s]     wire lengths     : top=0.000um, trunk=7064.338um, leaf=13165.400um, total=20229.738um
[12/06 11:34:19    222s]     hp wire lengths  : top=0.000um, trunk=7009.200um, leaf=5907.400um, total=12916.600um
[12/06 11:34:19    222s]   Clock DAG net violations after post-conditioning:
[12/06 11:34:19    222s]     Remaining Transition : {count=7, worst=[0.008ns, 0.005ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.023ns
[12/06 11:34:19    222s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/06 11:34:19    222s]     Trunk : target=0.133ns count=41 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {24 <= 0.080ns, 12 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
[12/06 11:34:19    222s]     Leaf  : target=0.133ns count=80 avg=0.110ns sd=0.018ns min=0.058ns max=0.141ns {5 <= 0.080ns, 25 <= 0.106ns, 23 <= 0.120ns, 9 <= 0.126ns, 11 <= 0.133ns} {6 <= 0.140ns, 1 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 11:34:19    222s]   Clock DAG library cell distribution after post-conditioning {count}:
[12/06 11:34:19    222s]      Bufs: CKBD4: 103 CKBD2: 13 CKBD1: 4 
[12/06 11:34:19    222s]   Clock DAG hash after post-conditioning: 14591483771584468754 14899078607471340396
[12/06 11:34:19    222s]   CTS services accumulated run-time stats after post-conditioning:
[12/06 11:34:19    222s]     delay calculator: calls=24782, total_wall_time=0.755s, mean_wall_time=0.030ms
[12/06 11:34:19    222s]     legalizer: calls=11244, total_wall_time=0.235s, mean_wall_time=0.021ms
[12/06 11:34:19    222s]     steiner router: calls=20003, total_wall_time=2.694s, mean_wall_time=0.135ms
[12/06 11:34:19    222s]   Primary reporting skew groups after post-conditioning:
[12/06 11:34:19    222s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.473, max=0.553, avg=0.529, sd=0.015], skew [0.080 vs 0.058*], 99.3% {0.497, 0.553} (wid=0.031 ws=0.026) (gid=0.541 gs=0.084)
[12/06 11:34:19    222s]         min path sink: ys[2].xs[0].client_xy/i_vc_r_reg[1]/CP
[12/06 11:34:19    222s]         max path sink: ys[2].xs[0].client_xy/i_d_r_reg[4]/CP
[12/06 11:34:19    222s]   Skew group summary after post-conditioning:
[12/06 11:34:19    222s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.473, max=0.553, avg=0.529, sd=0.015], skew [0.080 vs 0.058*], 99.3% {0.497, 0.553} (wid=0.031 ws=0.026) (gid=0.541 gs=0.084)
[12/06 11:34:19    222s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:03.7 real=0:00:03.8)
[12/06 11:34:19    222s]   Setting CTS place status to fixed for clock tree and sinks.
[12/06 11:34:19    222s]   numClockCells = 122, numClockCellsFixed = 122, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/06 11:34:19    222s]   Post-balance tidy up or trial balance steps...
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   Clock DAG stats at end of CTS:
[12/06 11:34:19    222s]   ==============================
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   ---------------------------------------------------------
[12/06 11:34:19    222s]   Cell type                 Count    Area       Capacitance
[12/06 11:34:19    222s]   ---------------------------------------------------------
[12/06 11:34:19    222s]   Buffers                    120     367.560       0.204
[12/06 11:34:19    222s]   Inverters                    0       0.000       0.000
[12/06 11:34:19    222s]   Integrated Clock Gates       0       0.000       0.000
[12/06 11:34:19    222s]   Discrete Clock Gates         0       0.000       0.000
[12/06 11:34:19    222s]   Clock Logic                  0       0.000       0.000
[12/06 11:34:19    222s]   All                        120     367.560       0.204
[12/06 11:34:19    222s]   ---------------------------------------------------------
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   Clock DAG sink counts at end of CTS:
[12/06 11:34:19    222s]   ====================================
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   -------------------------
[12/06 11:34:19    222s]   Sink type           Count
[12/06 11:34:19    222s]   -------------------------
[12/06 11:34:19    222s]   Regular             3136
[12/06 11:34:19    222s]   Enable Latch           0
[12/06 11:34:19    222s]   Load Capacitance       0
[12/06 11:34:19    222s]   Antenna Diode          0
[12/06 11:34:19    222s]   Node Sink              0
[12/06 11:34:19    222s]   Total               3136
[12/06 11:34:19    222s]   -------------------------
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   Clock DAG wire lengths at end of CTS:
[12/06 11:34:19    222s]   =====================================
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   --------------------
[12/06 11:34:19    222s]   Type     Wire Length
[12/06 11:34:19    222s]   --------------------
[12/06 11:34:19    222s]   Top           0.000
[12/06 11:34:19    222s]   Trunk      7064.338
[12/06 11:34:19    222s]   Leaf      13165.400
[12/06 11:34:19    222s]   Total     20229.738
[12/06 11:34:19    222s]   --------------------
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   Clock DAG hp wire lengths at end of CTS:
[12/06 11:34:19    222s]   ========================================
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   -----------------------
[12/06 11:34:19    222s]   Type     hp Wire Length
[12/06 11:34:19    222s]   -----------------------
[12/06 11:34:19    222s]   Top            0.000
[12/06 11:34:19    222s]   Trunk       7009.200
[12/06 11:34:19    222s]   Leaf        5907.400
[12/06 11:34:19    222s]   Total      12916.600
[12/06 11:34:19    222s]   -----------------------
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   Clock DAG capacitances at end of CTS:
[12/06 11:34:19    222s]   =====================================
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   --------------------------------
[12/06 11:34:19    222s]   Type     Gate     Wire     Total
[12/06 11:34:19    222s]   --------------------------------
[12/06 11:34:19    222s]   Top      0.000    0.000    0.000
[12/06 11:34:19    222s]   Trunk    0.203    0.781    0.983
[12/06 11:34:19    222s]   Leaf     2.128    1.767    3.895
[12/06 11:34:19    222s]   Total    2.330    2.548    4.878
[12/06 11:34:19    222s]   --------------------------------
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   Clock DAG sink capacitances at end of CTS:
[12/06 11:34:19    222s]   ==========================================
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   -----------------------------------------------
[12/06 11:34:19    222s]   Total    Average    Std. Dev.    Min      Max
[12/06 11:34:19    222s]   -----------------------------------------------
[12/06 11:34:19    222s]   2.126     0.001       0.000      0.001    0.001
[12/06 11:34:19    222s]   -----------------------------------------------
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   Clock DAG net violations at end of CTS:
[12/06 11:34:19    222s]   =======================================
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   ----------------------------------------------------------------------------------------------------------------------------
[12/06 11:34:19    222s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[12/06 11:34:19    222s]   ----------------------------------------------------------------------------------------------------------------------------
[12/06 11:34:19    222s]   Remaining Transition    ns         7       0.003       0.002      0.023    [0.008, 0.005, 0.003, 0.002, 0.002, 0.001, 0.001]
[12/06 11:34:19    222s]   ----------------------------------------------------------------------------------------------------------------------------
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/06 11:34:19    222s]   ====================================================================
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 11:34:19    222s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
[12/06 11:34:19    222s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 11:34:19    222s]   Trunk       0.133      41       0.071       0.031      0.004    0.132    {24 <= 0.080ns, 12 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}                                       -
[12/06 11:34:19    222s]   Leaf        0.133      80       0.110       0.018      0.058    0.141    {5 <= 0.080ns, 25 <= 0.106ns, 23 <= 0.120ns, 9 <= 0.126ns, 11 <= 0.133ns}    {6 <= 0.140ns, 1 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 11:34:19    222s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   Clock DAG library cell distribution at end of CTS:
[12/06 11:34:19    222s]   ==================================================
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   --------------------------------------
[12/06 11:34:19    222s]   Name     Type      Inst     Inst Area 
[12/06 11:34:19    222s]                      Count    (um^2)
[12/06 11:34:19    222s]   --------------------------------------
[12/06 11:34:19    222s]   CKBD4    buffer     103      333.720
[12/06 11:34:19    222s]   CKBD2    buffer      13       28.080
[12/06 11:34:19    222s]   CKBD1    buffer       4        5.760
[12/06 11:34:19    222s]   --------------------------------------
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   Clock DAG hash at end of CTS: 14591483771584468754 14899078607471340396
[12/06 11:34:19    222s]   CTS services accumulated run-time stats at end of CTS:
[12/06 11:34:19    222s]     delay calculator: calls=24782, total_wall_time=0.755s, mean_wall_time=0.030ms
[12/06 11:34:19    222s]     legalizer: calls=11244, total_wall_time=0.235s, mean_wall_time=0.021ms
[12/06 11:34:19    222s]     steiner router: calls=20003, total_wall_time=2.694s, mean_wall_time=0.135ms
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   Primary reporting skew groups summary at end of CTS:
[12/06 11:34:19    222s]   ====================================================
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 11:34:19    222s]   Half-corner                        Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/06 11:34:19    222s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 11:34:19    222s]   delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    0.473     0.553     0.080      0.058*         0.026           0.003           0.529        0.015     99.3% {0.497, 0.553}
[12/06 11:34:19    222s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   Skew group summary at end of CTS:
[12/06 11:34:19    222s]   =================================
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 11:34:19    222s]   Half-corner                        Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/06 11:34:19    222s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 11:34:19    222s]   delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    0.473     0.553     0.080      0.058*         0.026           0.003           0.529        0.015     99.3% {0.497, 0.553}
[12/06 11:34:19    222s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   Min/max skew group path pins for unmet skew targets:
[12/06 11:34:19    222s]   ====================================================
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   --------------------------------------------------------------------------------------------------------------------------------
[12/06 11:34:19    222s]   Half-corner                        Skew Group                         Min/Max    Delay    Pin
[12/06 11:34:19    222s]   --------------------------------------------------------------------------------------------------------------------------------
[12/06 11:34:19    222s]   delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    Min        0.473    ys[2].xs[0].client_xy/i_vc_r_reg[1]/CP
[12/06 11:34:19    222s]   delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    Max        0.553    ys[2].xs[0].client_xy/i_d_r_reg[4]/CP
[12/06 11:34:19    222s]   --------------------------------------------------------------------------------------------------------------------------------
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   Found a total of 363 clock tree pins with a slew violation.
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   Slew violation summary across all clock trees - Top 10 violating pins:
[12/06 11:34:19    222s]   ======================================================================
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   Target and measured clock slews (in ns):
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   ------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 11:34:19    222s]   Half corner                      Violation  Slew    Slew      Dont   Ideal  Target         Pin
[12/06 11:34:19    222s]                                    amount     target  achieved  touch  net?   source         
[12/06 11:34:19    222s]                                                                 net?                         
[12/06 11:34:19    222s]   ------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 11:34:19    222s]   delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[2].xs[3].torus_switch_xy/e_out_data_reg_reg[26]/CP
[12/06 11:34:19    222s]   delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[2].xs[3].torus_switch_xy/e_out_data_reg_reg[20]/CP
[12/06 11:34:19    222s]   delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[2].xs[3].torus_switch_xy/e_out_data_reg_reg[17]/CP
[12/06 11:34:19    222s]   delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[2].xs[3].torus_switch_xy/e_out_data_reg_reg[11]/CP
[12/06 11:34:19    222s]   delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[11]/CP
[12/06 11:34:19    222s]   delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[17]/CP
[12/06 11:34:19    222s]   delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[20]/CP
[12/06 11:34:19    222s]   delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[26]/CP
[12/06 11:34:19    222s]   delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[30]/CP
[12/06 11:34:19    222s]   delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[2].xs[3].torus_switch_xy/CTS_ccl_a_buf_00022/Z
[12/06 11:34:19    222s]   ------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   Target sources:
[12/06 11:34:19    222s]   auto extracted - target was extracted from SDC.
[12/06 11:34:19    222s]   auto computed - target was computed when balancing trees.
[12/06 11:34:19    222s]   explicit - target is explicitly set via target_max_trans property.
[12/06 11:34:19    222s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[12/06 11:34:19    222s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   Found 0 pins on nets marked dont_touch that have slew violations.
[12/06 11:34:19    222s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[12/06 11:34:19    222s]   Found 0 pins on nets marked ideal_network that have slew violations.
[12/06 11:34:19    222s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   
[12/06 11:34:19    222s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 11:34:19    222s] Synthesizing clock trees done.
[12/06 11:34:19    222s] Tidy Up And Update Timing...
[12/06 11:34:19    222s] External - Set all clocks to propagated mode...
[12/06 11:34:19    222s] Innovus updating I/O latencies
[12/06 11:34:19    223s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/06 11:34:19    223s] #################################################################################
[12/06 11:34:19    223s] # Design Stage: PreRoute
[12/06 11:34:19    223s] # Design Name: torus_D_W32
[12/06 11:34:19    223s] # Design Mode: 90nm
[12/06 11:34:19    223s] # Analysis Mode: MMMC Non-OCV 
[12/06 11:34:19    223s] # Parasitics Mode: No SPEF/RCDB 
[12/06 11:34:19    223s] # Signoff Settings: SI Off 
[12/06 11:34:19    223s] #################################################################################
[12/06 11:34:20    223s] Topological Sorting (REAL = 0:00:00.0, MEM = 2733.5M, InitMEM = 2733.5M)
[12/06 11:34:20    223s] Start delay calculation (fullDC) (1 T). (MEM=2733.46)
[12/06 11:34:20    223s] End AAE Lib Interpolated Model. (MEM=2740.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 11:34:20    224s] Total number of fetched objects 7355
[12/06 11:34:20    224s] Total number of fetched objects 7355
[12/06 11:34:21    224s] Total number of fetched objects 7355
[12/06 11:34:21    224s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[12/06 11:34:21    225s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[12/06 11:34:21    225s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[12/06 11:34:21    225s] End delay calculation. (MEM=2792.46 CPU=0:00:00.9 REAL=0:00:01.0)
[12/06 11:34:21    225s] End delay calculation (fullDC). (MEM=2792.46 CPU=0:00:01.4 REAL=0:00:01.0)
[12/06 11:34:21    225s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 2792.5M) ***
[12/06 11:34:21    225s] Setting all clocks to propagated mode.
[12/06 11:34:21    225s] External - Set all clocks to propagated mode done. (took cpu=0:00:02.6 real=0:00:02.6)
[12/06 11:34:21    225s] Clock DAG stats after update timingGraph:
[12/06 11:34:21    225s]   cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/06 11:34:21    225s]   sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 11:34:21    225s]   misc counts      : r=1, pp=0
[12/06 11:34:21    225s]   cell areas       : b=367.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=367.560um^2
[12/06 11:34:21    225s]   cell capacitance : b=0.204pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.204pF
[12/06 11:34:21    225s]   sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 11:34:21    225s]   wire capacitance : top=0.000pF, trunk=0.781pF, leaf=1.767pF, total=2.548pF
[12/06 11:34:21    225s]   wire lengths     : top=0.000um, trunk=7064.338um, leaf=13165.400um, total=20229.738um
[12/06 11:34:21    225s]   hp wire lengths  : top=0.000um, trunk=7009.200um, leaf=5907.400um, total=12916.600um
[12/06 11:34:21    225s] Clock DAG net violations after update timingGraph:
[12/06 11:34:21    225s]   Remaining Transition : {count=7, worst=[0.008ns, 0.005ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.023ns
[12/06 11:34:21    225s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/06 11:34:21    225s]   Trunk : target=0.133ns count=41 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {24 <= 0.080ns, 12 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
[12/06 11:34:21    225s]   Leaf  : target=0.133ns count=80 avg=0.110ns sd=0.018ns min=0.058ns max=0.141ns {5 <= 0.080ns, 25 <= 0.106ns, 23 <= 0.120ns, 9 <= 0.126ns, 11 <= 0.133ns} {6 <= 0.140ns, 1 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/06 11:34:21    225s] Clock DAG library cell distribution after update timingGraph {count}:
[12/06 11:34:21    225s]    Bufs: CKBD4: 103 CKBD2: 13 CKBD1: 4 
[12/06 11:34:21    225s] Clock DAG hash after update timingGraph: 14591483771584468754 14899078607471340396
[12/06 11:34:21    225s] CTS services accumulated run-time stats after update timingGraph:
[12/06 11:34:21    225s]   delay calculator: calls=24782, total_wall_time=0.755s, mean_wall_time=0.030ms
[12/06 11:34:21    225s]   legalizer: calls=11244, total_wall_time=0.235s, mean_wall_time=0.021ms
[12/06 11:34:21    225s]   steiner router: calls=20003, total_wall_time=2.694s, mean_wall_time=0.135ms
[12/06 11:34:21    225s] Primary reporting skew groups after update timingGraph:
[12/06 11:34:21    225s]   skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.473, max=0.553, avg=0.529, sd=0.015], skew [0.080 vs 0.058*], 99.3% {0.497, 0.553} (wid=0.031 ws=0.026) (gid=0.541 gs=0.084)
[12/06 11:34:21    225s]       min path sink: ys[2].xs[0].client_xy/i_vc_r_reg[1]/CP
[12/06 11:34:21    225s]       max path sink: ys[2].xs[0].client_xy/i_d_r_reg[4]/CP
[12/06 11:34:21    225s] Skew group summary after update timingGraph:
[12/06 11:34:21    225s]   skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.473, max=0.553, avg=0.529, sd=0.015], skew [0.080 vs 0.058*], 99.3% {0.497, 0.553} (wid=0.031 ws=0.026) (gid=0.541 gs=0.084)
[12/06 11:34:21    225s] Logging CTS constraint violations...
[12/06 11:34:21    225s]   Clock tree ideal_clock has 7 slew violations.
[12/06 11:34:21    225s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 52 slew violations below cell ys[2].xs[3].torus_switch_xy/CTS_ccl_a_buf_00022 (a lib_cell CKBD4) at (621.000,1328.600), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[2].xs[3].torus_switch_xy/CTS_ccl_a_buf_00022/Z with a slew time target of 0.133ns. Achieved a slew time of 0.141ns.
[12/06 11:34:21    225s] 
[12/06 11:34:21    225s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 11:34:21    225s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 54 slew violations below cell ys[2].xs[2].torus_switch_xy/CTS_ccl_a_buf_00027 (a lib_cell CKBD4) at (1318.600,1346.600), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[2].xs[2].torus_switch_xy/CTS_ccl_a_buf_00027/Z with a slew time target of 0.133ns. Achieved a slew time of 0.138ns.
[12/06 11:34:21    225s] 
[12/06 11:34:21    225s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 11:34:21    225s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 55 slew violations below cell ys[3].xs[3].torus_switch_xy/CTS_ccl_a_buf_00003 (a lib_cell CKBD4) at (570.200,713.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[3].xs[3].torus_switch_xy/CTS_ccl_a_buf_00003/Z with a slew time target of 0.133ns. Achieved a slew time of 0.136ns.
[12/06 11:34:21    225s] 
[12/06 11:34:21    225s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 11:34:21    225s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 47 slew violations below cell CTS_ccl_a_buf_00047 (a lib_cell CKBD4) at (1318.000,947.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin CTS_ccl_a_buf_00047/Z with a slew time target of 0.133ns. Achieved a slew time of 0.135ns.
[12/06 11:34:21    225s] 
[12/06 11:34:21    225s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 11:34:21    225s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell CTS_ccl_a_buf_00046 (a lib_cell CKBD4) at (1330.400,947.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin CTS_ccl_a_buf_00046/Z with a slew time target of 0.133ns. Achieved a slew time of 0.135ns.
[12/06 11:34:21    225s] 
[12/06 11:34:21    225s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 11:34:21    225s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 52 slew violations below cell ys[3].xs[2].torus_switch_xy/CTS_ccl_a_buf_00007 (a lib_cell CKBD4) at (1321.200,695.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[3].xs[2].torus_switch_xy/CTS_ccl_a_buf_00007/Z with a slew time target of 0.133ns. Achieved a slew time of 0.134ns.
[12/06 11:34:21    225s] 
[12/06 11:34:21    225s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 11:34:21    225s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 53 slew violations below cell ys[3].xs[2].torus_switch_xy/CTS_ccl_a_buf_00006 (a lib_cell CKBD4) at (1324.800,702.200), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[3].xs[2].torus_switch_xy/CTS_ccl_a_buf_00006/Z with a slew time target of 0.133ns. Achieved a slew time of 0.134ns.
[12/06 11:34:21    225s] 
[12/06 11:34:21    225s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 11:34:21    225s] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.058ns for skew group ideal_clock/functional_wcl_fast in half corner delay_corner_wcl_slow:both.late. Achieved skew of 0.080ns.
[12/06 11:34:21    225s] Type 'man IMPCCOPT-1023' for more detail.
[12/06 11:34:21    225s] Logging CTS constraint violations done.
[12/06 11:34:21    225s] Tidy Up And Update Timing done. (took cpu=0:00:02.7 real=0:00:02.7)
[12/06 11:34:21    225s] Copying last skew targets (including wire skew targets) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_slow (the duplicate skew group).
[12/06 11:34:21    225s] Copying last insertion target (including wire insertion delay target) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_slow (the duplicate skew group).
[12/06 11:34:21    225s] Copying last skew targets (including wire skew targets) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_typical (the duplicate skew group).
[12/06 11:34:21    225s] Copying last insertion target (including wire insertion delay target) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_typical (the duplicate skew group).
[12/06 11:34:21    225s] Runtime done. (took cpu=0:01:09 real=0:01:10)
[12/06 11:34:21    225s] Runtime Report Coverage % = 99
[12/06 11:34:21    225s] Runtime Summary
[12/06 11:34:21    225s] ===============
[12/06 11:34:21    225s] Clock Runtime:  (38%) Core CTS          26.36 (Init 4.94, Construction 4.69, Implementation 9.90, eGRPC 0.87, PostConditioning 2.90, Other 3.06)
[12/06 11:34:21    225s] Clock Runtime:  (47%) CTS services      32.82 (RefinePlace 2.86, EarlyGlobalClock 7.14, NanoRoute 21.77, ExtractRC 1.05, TimingAnalysis 0.00)
[12/06 11:34:21    225s] Clock Runtime:  (14%) Other CTS          9.68 (Init 2.81, CongRepair/EGR-DP 4.31, TimingUpdate 2.56, Other 0.00)
[12/06 11:34:21    225s] Clock Runtime: (100%) Total             68.85
[12/06 11:34:21    225s] 
[12/06 11:34:21    225s] 
[12/06 11:34:21    225s] Runtime Summary:
[12/06 11:34:21    225s] ================
[12/06 11:34:21    225s] 
[12/06 11:34:21    225s] -------------------------------------------------------------------------------------------------------------------------------
[12/06 11:34:21    225s] wall   % time  children  called  name
[12/06 11:34:21    225s] -------------------------------------------------------------------------------------------------------------------------------
[12/06 11:34:21    225s] 69.58  100.00   69.58      0       
[12/06 11:34:21    225s] 69.58  100.00   68.85      1     Runtime
[12/06 11:34:21    225s]  0.43    0.62    0.43      1     CCOpt::Phase::Initialization
[12/06 11:34:21    225s]  0.43    0.62    0.43      1       Check Prerequisites
[12/06 11:34:21    225s]  0.43    0.62    0.00      1         Leaving CCOpt scope - CheckPlace
[12/06 11:34:21    225s]  7.18   10.32    7.16      1     CCOpt::Phase::PreparingToBalance
[12/06 11:34:21    225s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[12/06 11:34:21    225s]  2.38    3.41    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/06 11:34:21    225s]  2.12    3.04    2.09      1       Legalization setup
[12/06 11:34:21    225s]  2.07    2.98    0.00      2         Leaving CCOpt scope - Initializing placement interface
[12/06 11:34:21    225s]  0.02    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/06 11:34:21    225s]  2.67    3.84    0.00      1       Validating CTS configuration
[12/06 11:34:21    225s]  0.00    0.00    0.00      1         Checking module port directions
[12/06 11:34:21    225s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[12/06 11:34:21    225s]  0.14    0.20    0.13      1     Preparing To Balance
[12/06 11:34:21    225s]  0.04    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/06 11:34:21    225s]  0.09    0.13    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/06 11:34:21    225s] 12.76   18.34   12.76      1     CCOpt::Phase::Construction
[12/06 11:34:21    225s] 11.22   16.13   11.21      1       Stage::Clustering
[12/06 11:34:21    225s]  3.90    5.61    3.83      1         Clustering
[12/06 11:34:21    225s]  0.01    0.02    0.00      1           Initialize for clustering
[12/06 11:34:21    225s]  0.00    0.00    0.00      1             Computing optimal clock node locations
[12/06 11:34:21    225s]  2.51    3.61    0.09      1           Bottom-up phase
[12/06 11:34:21    225s]  0.09    0.12    0.00      1             Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 11:34:21    225s]  1.31    1.88    1.19      1           Legalizing clock trees
[12/06 11:34:21    225s]  0.97    1.39    0.00      1             Leaving CCOpt scope - ClockRefiner
[12/06 11:34:21    225s]  0.02    0.04    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[12/06 11:34:21    225s]  0.10    0.14    0.00      1             Leaving CCOpt scope - Initializing placement interface
[12/06 11:34:21    225s]  0.10    0.14    0.00      1             Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 11:34:21    225s]  7.31   10.50    7.21      1         CongRepair After Initial Clustering
[12/06 11:34:21    225s]  6.75    9.70    4.67      1           Leaving CCOpt scope - Early Global Route
[12/06 11:34:21    225s]  2.49    3.57    0.00      1             Early Global Route - eGR only step
[12/06 11:34:21    225s]  2.18    3.13    0.00      1             Congestion Repair
[12/06 11:34:21    225s]  0.35    0.51    0.00      1           Leaving CCOpt scope - extractRC
[12/06 11:34:21    225s]  0.10    0.15    0.00      1           Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 11:34:21    225s]  0.15    0.21    0.15      1       Stage::DRV Fixing
[12/06 11:34:21    225s]  0.09    0.13    0.00      1         Fixing clock tree slew time and max cap violations
[12/06 11:34:21    225s]  0.06    0.08    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[12/06 11:34:21    225s]  1.39    2.00    1.39      1       Stage::Insertion Delay Reduction
[12/06 11:34:21    225s]  0.06    0.09    0.00      1         Removing unnecessary root buffering
[12/06 11:34:21    225s]  0.03    0.04    0.00      1         Removing unconstrained drivers
[12/06 11:34:21    225s]  0.03    0.05    0.00      1         Reducing insertion delay 1
[12/06 11:34:21    225s]  0.45    0.65    0.00      1         Removing longest path buffering
[12/06 11:34:21    225s]  0.81    1.17    0.00      1         Reducing insertion delay 2
[12/06 11:34:21    225s] 10.05   14.45   10.05      1     CCOpt::Phase::Implementation
[12/06 11:34:21    225s]  1.18    1.70    1.17      1       Stage::Reducing Power
[12/06 11:34:21    225s]  0.12    0.18    0.00      1         Improving clock tree routing
[12/06 11:34:21    225s]  0.71    1.03    0.02      1         Reducing clock tree power 1
[12/06 11:34:21    225s]  0.02    0.03    0.00      3           Legalizing clock trees
[12/06 11:34:21    225s]  0.34    0.49    0.00      1         Reducing clock tree power 2
[12/06 11:34:21    225s]  0.89    1.28    0.84      1       Stage::Balancing
[12/06 11:34:21    225s]  0.54    0.77    0.51      1         Approximately balancing fragments step
[12/06 11:34:21    225s]  0.17    0.24    0.00      1           Resolve constraints - Approximately balancing fragments
[12/06 11:34:21    225s]  0.06    0.09    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[12/06 11:34:21    225s]  0.04    0.05    0.00      1           Moving gates to improve sub-tree skew
[12/06 11:34:21    225s]  0.16    0.23    0.00      1           Approximately balancing fragments bottom up
[12/06 11:34:21    225s]  0.08    0.12    0.00      1           Approximately balancing fragments, wire and cell delays
[12/06 11:34:21    225s]  0.06    0.09    0.00      1         Improving fragments clock skew
[12/06 11:34:21    225s]  0.16    0.23    0.13      1         Approximately balancing step
[12/06 11:34:21    225s]  0.09    0.13    0.00      1           Resolve constraints - Approximately balancing
[12/06 11:34:21    225s]  0.04    0.06    0.00      1           Approximately balancing, wire and cell delays
[12/06 11:34:21    225s]  0.03    0.05    0.00      1         Fixing clock tree overload
[12/06 11:34:21    225s]  0.05    0.07    0.00      1         Approximately balancing paths
[12/06 11:34:21    225s]  7.77   11.17    7.72      1       Stage::Polishing
[12/06 11:34:21    225s]  0.10    0.14    0.00      1         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 11:34:21    225s]  0.08    0.12    0.00      1         Merging balancing drivers for power
[12/06 11:34:21    225s]  0.05    0.07    0.00      1         Improving clock skew
[12/06 11:34:21    225s]  4.85    6.97    4.77      1         Moving gates to reduce wire capacitance
[12/06 11:34:21    225s]  0.05    0.08    0.00      2           Artificially removing short and long paths
[12/06 11:34:21    225s]  0.58    0.83    0.03      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[12/06 11:34:21    225s]  0.03    0.04    0.00      1             Legalizing clock trees
[12/06 11:34:21    225s]  1.99    2.87    0.01      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[12/06 11:34:21    225s]  0.01    0.01    0.00      1             Legalizing clock trees
[12/06 11:34:21    225s]  0.44    0.63    0.02      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[12/06 11:34:21    225s]  0.02    0.03    0.00      1             Legalizing clock trees
[12/06 11:34:21    225s]  1.71    2.46    0.01      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[12/06 11:34:21    225s]  0.01    0.01    0.00      1             Legalizing clock trees
[12/06 11:34:21    225s]  0.29    0.41    0.03      1         Reducing clock tree power 3
[12/06 11:34:21    225s]  0.02    0.03    0.00      1           Artificially removing short and long paths
[12/06 11:34:21    225s]  0.01    0.01    0.00      1           Legalizing clock trees
[12/06 11:34:21    225s]  0.06    0.09    0.00      1         Improving insertion delay
[12/06 11:34:21    225s]  2.29    3.29    2.12      1         Wire Opt OverFix
[12/06 11:34:21    225s]  1.98    2.84    1.91      1           Wire Reduction extra effort
[12/06 11:34:21    225s]  0.02    0.03    0.00      1             Artificially removing short and long paths
[12/06 11:34:21    225s]  0.04    0.06    0.00      1             Global shorten wires A0
[12/06 11:34:21    225s]  1.46    2.10    0.00      2             Move For Wirelength - core
[12/06 11:34:21    225s]  0.04    0.05    0.00      1             Global shorten wires A1
[12/06 11:34:21    225s]  0.24    0.35    0.00      1             Global shorten wires B
[12/06 11:34:21    225s]  0.11    0.16    0.00      1             Move For Wirelength - branch
[12/06 11:34:21    225s]  0.14    0.20    0.14      1           Optimizing orientation
[12/06 11:34:21    225s]  0.14    0.20    0.00      1             FlipOpt
[12/06 11:34:21    225s]  0.21    0.30    0.19      1       Stage::Updating netlist
[12/06 11:34:21    225s]  0.04    0.05    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/06 11:34:21    225s]  0.16    0.22    0.00      1         Leaving CCOpt scope - ClockRefiner
[12/06 11:34:21    225s]  4.67    6.71    4.51      1     CCOpt::Phase::eGRPC
[12/06 11:34:21    225s]  2.64    3.80    2.57      1       Leaving CCOpt scope - Routing Tools
[12/06 11:34:21    225s]  2.57    3.69    0.00      1         Early Global Route - eGR only step
[12/06 11:34:21    225s]  0.34    0.49    0.00      1       Leaving CCOpt scope - extractRC
[12/06 11:34:21    225s]  0.10    0.14    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/06 11:34:21    225s]  0.09    0.13    0.09      1       Reset bufferability constraints
[12/06 11:34:21    225s]  0.09    0.13    0.00      1         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 11:34:21    225s]  0.05    0.07    0.02      1       eGRPC Moving buffers
[12/06 11:34:21    225s]  0.02    0.02    0.00      1         Violation analysis
[12/06 11:34:21    225s]  0.22    0.31    0.01      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[12/06 11:34:21    225s]  0.01    0.02    0.00      1         Artificially removing long paths
[12/06 11:34:21    225s]  0.04    0.06    0.00      1       eGRPC Fixing DRVs
[12/06 11:34:21    225s]  0.02    0.03    0.00      1       Reconnecting optimized routes
[12/06 11:34:21    225s]  0.02    0.03    0.00      1       Violation analysis
[12/06 11:34:21    225s]  0.08    0.11    0.00      1       Moving clock insts towards fanout
[12/06 11:34:21    225s]  0.03    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/06 11:34:21    225s]  0.88    1.27    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/06 11:34:21    225s] 27.11   38.96   27.01      1     CCOpt::Phase::Routing
[12/06 11:34:21    225s] 26.56   38.17   26.43      1       Leaving CCOpt scope - Routing Tools
[12/06 11:34:21    225s]  2.54    3.65    0.00      1         Early Global Route - eGR->Nr High Frequency step
[12/06 11:34:21    225s] 21.77   31.28    0.00      1         NanoRoute
[12/06 11:34:21    225s]  2.13    3.06    0.00      1         Route Remaining Unrouted Nets
[12/06 11:34:21    225s]  0.35    0.51    0.00      1       Leaving CCOpt scope - extractRC
[12/06 11:34:21    225s]  0.10    0.14    0.00      1       Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 11:34:21    225s]  3.75    5.39    3.65      1     CCOpt::Phase::PostConditioning
[12/06 11:34:21    225s]  1.93    2.77    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/06 11:34:21    225s]  0.00    0.00    0.00      1       Reset bufferability constraints
[12/06 11:34:21    225s]  0.08    0.12    0.00      1       PostConditioning Upsizing To Fix DRVs
[12/06 11:34:21    225s]  0.25    0.35    0.00      1       Recomputing CTS skew targets
[12/06 11:34:21    225s]  0.10    0.15    0.00      1       PostConditioning Fixing DRVs
[12/06 11:34:21    225s]  0.24    0.34    0.00      1       Buffering to fix DRVs
[12/06 11:34:21    225s]  0.05    0.07    0.00      1       PostConditioning Fixing Skew by cell sizing
[12/06 11:34:21    225s]  0.02    0.03    0.00      1       Reconnecting optimized routes
[12/06 11:34:21    225s]  0.03    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/06 11:34:21    225s]  0.85    1.22    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/06 11:34:21    225s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[12/06 11:34:21    225s]  0.10    0.14    0.00      1       Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 11:34:21    225s]  0.06    0.09    0.00      1     Post-balance tidy up or trial balance steps
[12/06 11:34:21    225s]  2.70    3.88    2.56      1     Tidy Up And Update Timing
[12/06 11:34:21    225s]  2.56    3.68    0.00      1       External - Set all clocks to propagated mode
[12/06 11:34:21    225s] -------------------------------------------------------------------------------------------------------------------------------
[12/06 11:34:21    225s] 
[12/06 11:34:21    225s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/06 11:34:21    225s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:01:08.3/0:01:08.4 (1.0), totSession cpu/real = 0:03:45.6/0:03:48.4 (1.0), mem = 2776.1M
[12/06 11:34:21    225s] 
[12/06 11:34:21    225s] =============================================================================================
[12/06 11:34:21    225s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.17-s075_1
[12/06 11:34:21    225s] =============================================================================================
[12/06 11:34:21    225s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 11:34:21    225s] ---------------------------------------------------------------------------------------------
[12/06 11:34:21    225s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:34:21    225s] [ IncrReplace            ]      1   0:00:02.2  (   3.2 % )     0:00:02.2 /  0:00:02.2    1.0
[12/06 11:34:21    225s] [ EarlyGlobalRoute       ]      5   0:00:11.4  (  16.7 % )     0:00:11.4 /  0:00:11.4    1.0
[12/06 11:34:21    225s] [ DetailRoute            ]      1   0:00:14.2  (  20.7 % )     0:00:14.2 /  0:00:14.2    1.0
[12/06 11:34:21    225s] [ ExtractRC              ]      3   0:00:01.0  (   1.5 % )     0:00:01.0 /  0:00:01.0    1.0
[12/06 11:34:21    225s] [ FullDelayCalc          ]      1   0:00:01.7  (   2.5 % )     0:00:01.7 /  0:00:01.7    1.0
[12/06 11:34:21    225s] [ MISC                   ]          0:00:37.9  (  55.4 % )     0:00:37.9 /  0:00:37.8    1.0
[12/06 11:34:21    225s] ---------------------------------------------------------------------------------------------
[12/06 11:34:21    225s]  CTS #1 TOTAL                       0:01:08.4  ( 100.0 % )     0:01:08.4 /  0:01:08.3    1.0
[12/06 11:34:21    225s] ---------------------------------------------------------------------------------------------
[12/06 11:34:21    225s] 
[12/06 11:34:21    225s] Synthesizing clock trees with CCOpt done.
[12/06 11:34:21    225s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/06 11:34:21    225s] Type 'man IMPSP-9025' for more detail.
[12/06 11:34:21    225s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2206.0M, totSessionCpu=0:03:46 **
[12/06 11:34:21    225s] **WARN: (IMPOPT-576):	36 nets have unplaced terms. 
[12/06 11:34:21    225s] GigaOpt running with 1 threads.
[12/06 11:34:21    225s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:45.6/0:03:48.4 (1.0), mem = 2564.1M
[12/06 11:34:21    225s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/06 11:34:22    225s] Need call spDPlaceInit before registerPrioInstLoc.
[12/06 11:34:22    225s] OPERPROF: Starting DPlace-Init at level 1, MEM:2572.2M, EPOCH TIME: 1733502862.241068
[12/06 11:34:22    225s] Processing tracks to init pin-track alignment.
[12/06 11:34:22    225s] z: 2, totalTracks: 1
[12/06 11:34:22    225s] z: 4, totalTracks: 1
[12/06 11:34:22    225s] z: 6, totalTracks: 1
[12/06 11:34:22    225s] z: 8, totalTracks: 1
[12/06 11:34:22    225s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:34:22    225s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:34:22    225s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2572.2M, EPOCH TIME: 1733502862.250230
[12/06 11:34:22    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:22    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:22    225s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:34:22    225s] 
[12/06 11:34:22    225s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:34:22    225s] OPERPROF:     Starting CMU at level 3, MEM:2572.2M, EPOCH TIME: 1733502862.314188
[12/06 11:34:22    225s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2572.2M, EPOCH TIME: 1733502862.315243
[12/06 11:34:22    225s] 
[12/06 11:34:22    225s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 11:34:22    225s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.075, REAL:0.075, MEM:2572.2M, EPOCH TIME: 1733502862.325523
[12/06 11:34:22    225s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2572.2M, EPOCH TIME: 1733502862.325572
[12/06 11:34:22    225s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2588.2M, EPOCH TIME: 1733502862.326647
[12/06 11:34:22    225s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2588.2MB).
[12/06 11:34:22    225s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.096, REAL:0.096, MEM:2588.2M, EPOCH TIME: 1733502862.337525
[12/06 11:34:22    225s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[12/06 11:34:22    225s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[12/06 11:34:22    225s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[12/06 11:34:22    225s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[12/06 11:34:22    225s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[12/06 11:34:22    225s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[12/06 11:34:22    225s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[12/06 11:34:22    225s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[12/06 11:34:22    225s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[12/06 11:34:22    225s] 	Cell LVLLHCD1, site bcoreExt.
[12/06 11:34:22    225s] 	Cell LVLLHCD2, site bcoreExt.
[12/06 11:34:22    225s] 	Cell LVLLHCD4, site bcoreExt.
[12/06 11:34:22    225s] 	Cell LVLLHCD8, site bcoreExt.
[12/06 11:34:22    225s] 	Cell LVLLHD1, site bcoreExt.
[12/06 11:34:22    225s] 	Cell LVLLHD2, site bcoreExt.
[12/06 11:34:22    225s] 	Cell LVLLHD4, site bcoreExt.
[12/06 11:34:22    225s] 	Cell LVLLHD8, site bcoreExt.
[12/06 11:34:22    225s] .
[12/06 11:34:22    225s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2588.2M, EPOCH TIME: 1733502862.338010
[12/06 11:34:22    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120).
[12/06 11:34:22    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:22    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:22    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:22    226s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.027, REAL:0.027, MEM:2588.2M, EPOCH TIME: 1733502862.364705
[12/06 11:34:22    226s] 
[12/06 11:34:22    226s] Creating Lib Analyzer ...
[12/06 11:34:22    226s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/06 11:34:22    226s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[12/06 11:34:22    226s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/06 11:34:22    226s] 
[12/06 11:34:22    226s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 11:34:23    227s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:47 mem=2596.2M
[12/06 11:34:23    227s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:47 mem=2596.2M
[12/06 11:34:23    227s] Creating Lib Analyzer, finished. 
[12/06 11:34:23    227s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 11:34:23    227s] Type 'man IMPOPT-665' for more detail.
[12/06 11:34:23    227s] **WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 11:34:23    227s] Type 'man IMPOPT-665' for more detail.
[12/06 11:34:23    227s] **WARN: (IMPOPT-665):	out_v : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 11:34:23    227s] Type 'man IMPOPT-665' for more detail.
[12/06 11:34:23    227s] **WARN: (IMPOPT-665):	out[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 11:34:23    227s] Type 'man IMPOPT-665' for more detail.
[12/06 11:34:23    227s] **WARN: (IMPOPT-665):	out[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 11:34:23    227s] Type 'man IMPOPT-665' for more detail.
[12/06 11:34:23    227s] **WARN: (IMPOPT-665):	out[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 11:34:23    227s] Type 'man IMPOPT-665' for more detail.
[12/06 11:34:23    227s] **WARN: (IMPOPT-665):	out[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 11:34:23    227s] Type 'man IMPOPT-665' for more detail.
[12/06 11:34:23    227s] **WARN: (IMPOPT-665):	out[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 11:34:23    227s] Type 'man IMPOPT-665' for more detail.
[12/06 11:34:23    227s] **WARN: (IMPOPT-665):	out[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 11:34:23    227s] Type 'man IMPOPT-665' for more detail.
[12/06 11:34:23    227s] **WARN: (IMPOPT-665):	out[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 11:34:23    227s] Type 'man IMPOPT-665' for more detail.
[12/06 11:34:23    227s] **WARN: (IMPOPT-665):	out[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 11:34:23    227s] Type 'man IMPOPT-665' for more detail.
[12/06 11:34:23    227s] **WARN: (IMPOPT-665):	out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 11:34:23    227s] Type 'man IMPOPT-665' for more detail.
[12/06 11:34:23    227s] **WARN: (IMPOPT-665):	out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 11:34:23    227s] Type 'man IMPOPT-665' for more detail.
[12/06 11:34:23    227s] **WARN: (IMPOPT-665):	out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 11:34:23    227s] Type 'man IMPOPT-665' for more detail.
[12/06 11:34:23    227s] **WARN: (IMPOPT-665):	out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 11:34:23    227s] Type 'man IMPOPT-665' for more detail.
[12/06 11:34:23    227s] **WARN: (IMPOPT-665):	out[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 11:34:23    227s] Type 'man IMPOPT-665' for more detail.
[12/06 11:34:23    227s] **WARN: (IMPOPT-665):	out[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 11:34:23    227s] Type 'man IMPOPT-665' for more detail.
[12/06 11:34:23    227s] **WARN: (IMPOPT-665):	out[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 11:34:23    227s] Type 'man IMPOPT-665' for more detail.
[12/06 11:34:23    227s] **WARN: (IMPOPT-665):	out[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 11:34:23    227s] Type 'man IMPOPT-665' for more detail.
[12/06 11:34:23    227s] **WARN: (IMPOPT-665):	out[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 11:34:23    227s] Type 'man IMPOPT-665' for more detail.
[12/06 11:34:23    227s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[12/06 11:34:23    227s] To increase the message display limit, refer to the product command reference manual.
[12/06 11:34:23    227s] Effort level <high> specified for reg2reg path_group
[12/06 11:34:23    227s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/06 11:34:23    227s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/06 11:34:23    227s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2186.1M, totSessionCpu=0:03:47 **
[12/06 11:34:23    227s] *** optDesign -postCTS ***
[12/06 11:34:23    227s] DRC Margin: user margin 0.0; extra margin 0.2
[12/06 11:34:23    227s] Hold Target Slack: user slack 0
[12/06 11:34:23    227s] Setup Target Slack: user slack 0; extra slack 0.0
[12/06 11:34:23    227s] setUsefulSkewMode -ecoRoute false
[12/06 11:34:23    227s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/06 11:34:23    227s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2543.0M, EPOCH TIME: 1733502863.848358
[12/06 11:34:23    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:23    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:23    227s] 
[12/06 11:34:23    227s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:34:23    227s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.077, REAL:0.078, MEM:2543.0M, EPOCH TIME: 1733502863.926064
[12/06 11:34:23    227s] 
[12/06 11:34:23    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120).
[12/06 11:34:23    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:23    227s] 
[12/06 11:34:23    227s] TimeStamp Deleting Cell Server Begin ...
[12/06 11:34:23    227s] Deleting Lib Analyzer.
[12/06 11:34:23    227s] 
[12/06 11:34:23    227s] TimeStamp Deleting Cell Server End ...
[12/06 11:34:23    227s] Multi-VT timing optimization disabled based on library information.
[12/06 11:34:23    227s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/06 11:34:23    227s] 
[12/06 11:34:23    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/06 11:34:24    227s] Summary for sequential cells identification: 
[12/06 11:34:24    227s]   Identified SBFF number: 199
[12/06 11:34:24    227s]   Identified MBFF number: 0
[12/06 11:34:24    227s]   Identified SB Latch number: 0
[12/06 11:34:24    227s]   Identified MB Latch number: 0
[12/06 11:34:24    227s]   Not identified SBFF number: 0
[12/06 11:34:24    227s]   Not identified MBFF number: 0
[12/06 11:34:24    227s]   Not identified SB Latch number: 0
[12/06 11:34:24    227s]   Not identified MB Latch number: 0
[12/06 11:34:24    227s]   Number of sequential cells which are not FFs: 104
[12/06 11:34:24    227s]  Visiting view : view_functional_wcl_slow
[12/06 11:34:24    227s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 11:34:24    227s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 11:34:24    227s]  Visiting view : view_functional_wcl_fast
[12/06 11:34:24    227s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/06 11:34:24    227s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/06 11:34:24    227s]  Visiting view : view_functional_wcl_typical
[12/06 11:34:24    227s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/06 11:34:24    227s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/06 11:34:24    227s]  Visiting view : view_functional_wcl_slow
[12/06 11:34:24    227s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 11:34:24    227s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 11:34:24    227s]  Visiting view : view_functional_wcl_fast
[12/06 11:34:24    227s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/06 11:34:24    227s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/06 11:34:24    227s]  Visiting view : view_functional_wcl_typical
[12/06 11:34:24    227s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/06 11:34:24    227s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/06 11:34:24    227s] TLC MultiMap info (StdDelay):
[12/06 11:34:24    227s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 7.2ps
[12/06 11:34:24    227s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 9.2ps
[12/06 11:34:24    227s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 5.3ps
[12/06 11:34:24    227s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 6.9ps
[12/06 11:34:24    227s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/06 11:34:24    227s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/06 11:34:24    227s]  Setting StdDelay to: 13.6ps
[12/06 11:34:24    227s] 
[12/06 11:34:24    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/06 11:34:24    227s] 
[12/06 11:34:24    227s] TimeStamp Deleting Cell Server Begin ...
[12/06 11:34:24    227s] 
[12/06 11:34:24    227s] TimeStamp Deleting Cell Server End ...
[12/06 11:34:24    227s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2543.0M, EPOCH TIME: 1733502864.087109
[12/06 11:34:24    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:24    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:24    227s] All LLGs are deleted
[12/06 11:34:24    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:24    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:24    227s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2543.0M, EPOCH TIME: 1733502864.087186
[12/06 11:34:24    227s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2512.6M, EPOCH TIME: 1733502864.087514
[12/06 11:34:24    227s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2502.6M, EPOCH TIME: 1733502864.088060
[12/06 11:34:24    227s] Start to check current routing status for nets...
[12/06 11:34:24    227s] All nets are already routed correctly.
[12/06 11:34:24    227s] End to check current routing status for nets (mem=2502.6M)
[12/06 11:34:24    227s] 
[12/06 11:34:24    227s] Creating Lib Analyzer ...
[12/06 11:34:24    227s] 
[12/06 11:34:24    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/06 11:34:24    227s] Summary for sequential cells identification: 
[12/06 11:34:24    227s]   Identified SBFF number: 199
[12/06 11:34:24    227s]   Identified MBFF number: 0
[12/06 11:34:24    227s]   Identified SB Latch number: 0
[12/06 11:34:24    227s]   Identified MB Latch number: 0
[12/06 11:34:24    227s]   Not identified SBFF number: 0
[12/06 11:34:24    227s]   Not identified MBFF number: 0
[12/06 11:34:24    227s]   Not identified SB Latch number: 0
[12/06 11:34:24    227s]   Not identified MB Latch number: 0
[12/06 11:34:24    227s]   Number of sequential cells which are not FFs: 104
[12/06 11:34:24    227s]  Visiting view : view_functional_wcl_slow
[12/06 11:34:24    227s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 11:34:24    227s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 11:34:24    227s]  Visiting view : view_functional_wcl_fast
[12/06 11:34:24    227s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/06 11:34:24    227s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/06 11:34:24    227s]  Visiting view : view_functional_wcl_typical
[12/06 11:34:24    227s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/06 11:34:24    227s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/06 11:34:24    227s]  Visiting view : view_functional_wcl_slow
[12/06 11:34:24    227s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 11:34:24    227s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 11:34:24    227s]  Visiting view : view_functional_wcl_fast
[12/06 11:34:24    227s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/06 11:34:24    227s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/06 11:34:24    227s]  Visiting view : view_functional_wcl_typical
[12/06 11:34:24    227s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/06 11:34:24    227s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/06 11:34:24    227s] TLC MultiMap info (StdDelay):
[12/06 11:34:24    227s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 7.2ps
[12/06 11:34:24    227s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 9.2ps
[12/06 11:34:24    227s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 5.3ps
[12/06 11:34:24    227s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 6.9ps
[12/06 11:34:24    227s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/06 11:34:24    227s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/06 11:34:24    227s]  Setting StdDelay to: 13.6ps
[12/06 11:34:24    227s] 
[12/06 11:34:24    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/06 11:34:24    227s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/06 11:34:24    227s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/06 11:34:24    227s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/06 11:34:24    227s] 
[12/06 11:34:24    228s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 11:34:25    228s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:49 mem=2512.6M
[12/06 11:34:25    228s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:49 mem=2512.6M
[12/06 11:34:25    228s] Creating Lib Analyzer, finished. 
[12/06 11:34:25    228s] AAE DB initialization (MEM=2550.79 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/06 11:34:25    228s] ### Creating TopoMgr, started
[12/06 11:34:25    228s] ### Creating TopoMgr, finished
[12/06 11:34:25    228s] 
[12/06 11:34:25    228s] Footprint cell information for calculating maxBufDist
[12/06 11:34:25    228s] *info: There are 10 candidate Buffer cells
[12/06 11:34:25    228s] *info: There are 15 candidate Inverter cells
[12/06 11:34:25    228s] 
[12/06 11:34:26    229s] #optDebug: Start CG creation (mem=2550.8M)
[12/06 11:34:26    229s]  ...initializing CG  maxDriveDist 604.643000 stdCellHgt 1.800000 defLenToSkip 12.600000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 60.464000 
[12/06 11:34:26    229s] (cpu=0:00:00.1, mem=2722.7M)
[12/06 11:34:26    229s]  ...processing cgPrt (cpu=0:00:00.1, mem=2722.7M)
[12/06 11:34:26    229s]  ...processing cgEgp (cpu=0:00:00.1, mem=2722.7M)
[12/06 11:34:26    229s]  ...processing cgPbk (cpu=0:00:00.1, mem=2722.7M)
[12/06 11:34:26    229s]  ...processing cgNrb(cpu=0:00:00.1, mem=2722.7M)
[12/06 11:34:26    229s]  ...processing cgObs (cpu=0:00:00.1, mem=2722.7M)
[12/06 11:34:26    229s]  ...processing cgCon (cpu=0:00:00.1, mem=2722.7M)
[12/06 11:34:26    229s]  ...processing cgPdm (cpu=0:00:00.1, mem=2722.7M)
[12/06 11:34:26    229s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2722.7M)
[12/06 11:34:26    230s] Compute RC Scale Done ...
[12/06 11:34:26    230s] All LLGs are deleted
[12/06 11:34:26    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:26    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:26    230s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2713.1M, EPOCH TIME: 1733502866.420936
[12/06 11:34:26    230s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2713.1M, EPOCH TIME: 1733502866.421213
[12/06 11:34:26    230s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2713.1M, EPOCH TIME: 1733502866.422829
[12/06 11:34:26    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:26    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:26    230s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2713.1M, EPOCH TIME: 1733502866.423307
[12/06 11:34:26    230s] Max number of tech site patterns supported in site array is 256.
[12/06 11:34:26    230s] Core basic site is core
[12/06 11:34:26    230s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2713.1M, EPOCH TIME: 1733502866.438430
[12/06 11:34:26    230s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 11:34:26    230s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 11:34:26    230s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.161, REAL:0.162, MEM:2713.1M, EPOCH TIME: 1733502866.600060
[12/06 11:34:26    230s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 11:34:26    230s] SiteArray: use 31,911,936 bytes
[12/06 11:34:26    230s] SiteArray: current memory after site array memory allocation 2743.6M
[12/06 11:34:26    230s] SiteArray: FP blocked sites are writable
[12/06 11:34:26    230s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2743.6M, EPOCH TIME: 1733502866.657691
[12/06 11:34:28    231s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:1.572, REAL:1.575, MEM:2743.6M, EPOCH TIME: 1733502868.232902
[12/06 11:34:28    231s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 11:34:28    231s] Atter site array init, number of instance map data is 0.
[12/06 11:34:28    231s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:1.860, REAL:1.864, MEM:2743.6M, EPOCH TIME: 1733502868.286834
[12/06 11:34:28    231s] 
[12/06 11:34:28    231s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:34:28    231s] OPERPROF: Finished spInitSiteArr at level 1, CPU:1.899, REAL:1.903, MEM:2743.6M, EPOCH TIME: 1733502868.326043
[12/06 11:34:28    231s] 
[12/06 11:34:28    232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120).
[12/06 11:34:28    232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:28    232s] Starting delay calculation for Setup views
[12/06 11:34:28    232s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/06 11:34:28    232s] #################################################################################
[12/06 11:34:28    232s] # Design Stage: PreRoute
[12/06 11:34:28    232s] # Design Name: torus_D_W32
[12/06 11:34:28    232s] # Design Mode: 90nm
[12/06 11:34:28    232s] # Analysis Mode: MMMC Non-OCV 
[12/06 11:34:28    232s] # Parasitics Mode: No SPEF/RCDB 
[12/06 11:34:28    232s] # Signoff Settings: SI Off 
[12/06 11:34:28    232s] #################################################################################
[12/06 11:34:28    232s] Calculate delays in Single mode...
[12/06 11:34:28    232s] Calculate delays in Single mode...
[12/06 11:34:28    232s] Calculate delays in Single mode...
[12/06 11:34:28    232s] Topological Sorting (REAL = 0:00:00.0, MEM = 2743.6M, InitMEM = 2743.6M)
[12/06 11:34:28    232s] Start delay calculation (fullDC) (1 T). (MEM=2743.56)
[12/06 11:34:28    232s] siFlow : Timing analysis mode is single, using late cdB files
[12/06 11:34:28    232s] Start AAE Lib Loading. (MEM=2753.36)
[12/06 11:34:28    232s] End AAE Lib Loading. (MEM=2781.97 CPU=0:00:00.0 Real=0:00:00.0)
[12/06 11:34:28    232s] End AAE Lib Interpolated Model. (MEM=2781.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 11:34:30    233s] Total number of fetched objects 7355
[12/06 11:34:31    234s] Total number of fetched objects 7355
[12/06 11:34:32    235s] Total number of fetched objects 7355
[12/06 11:34:32    235s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/06 11:34:32    235s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/06 11:34:32    236s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/06 11:34:32    236s] End delay calculation. (MEM=2783.51 CPU=0:00:03.0 REAL=0:00:03.0)
[12/06 11:34:32    236s] End delay calculation (fullDC). (MEM=2783.51 CPU=0:00:03.6 REAL=0:00:04.0)
[12/06 11:34:32    236s] *** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 2783.5M) ***
[12/06 11:34:32    236s] *** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:04.0 totSessionCpu=0:03:57 mem=2775.5M)
[12/06 11:34:33    236s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow view_functional_wcl_fast 
 view_functional_wcl_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.989  |  0.989  |  4.667  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5808   |  3328   |  3152   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    917 (917)     |   -0.167   |    917 (917)     |
|   max_tran     |   2212 (7933)    |  -22.221   |   2212 (7933)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2791.5M, EPOCH TIME: 1733502873.281948
[12/06 11:34:33    236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:33    236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:33    236s] 
[12/06 11:34:33    236s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:34:33    236s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.087, REAL:0.087, MEM:2791.5M, EPOCH TIME: 1733502873.369128
[12/06 11:34:33    237s] 
[12/06 11:34:33    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120).
[12/06 11:34:33    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:33    237s] Density: 3.249%
------------------------------------------------------------------

[12/06 11:34:33    237s] **optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 2335.3M, totSessionCpu=0:03:57 **
[12/06 11:34:33    237s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:11.5/0:00:11.5 (1.0), totSession cpu/real = 0:03:57.1/0:04:00.0 (1.0), mem = 2702.5M
[12/06 11:34:33    237s] 
[12/06 11:34:33    237s] =============================================================================================
[12/06 11:34:33    237s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.17-s075_1
[12/06 11:34:33    237s] =============================================================================================
[12/06 11:34:33    237s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 11:34:33    237s] ---------------------------------------------------------------------------------------------
[12/06 11:34:33    237s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:34:33    237s] [ OptSummaryReport       ]      1   0:00:02.1  (  18.6 % )     0:00:07.0 /  0:00:07.1    1.0
[12/06 11:34:33    237s] [ DrvReport              ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/06 11:34:33    237s] [ CellServerInit         ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[12/06 11:34:33    237s] [ LibAnalyzerInit        ]      2   0:00:02.1  (  18.4 % )     0:00:02.1 /  0:00:02.1    1.0
[12/06 11:34:33    237s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:34:33    237s] [ SteinerInterfaceInit   ]      1   0:00:00.9  (   7.6 % )     0:00:00.9 /  0:00:00.9    1.0
[12/06 11:34:33    237s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:34:33    237s] [ TimingUpdate           ]      1   0:00:00.5  (   4.6 % )     0:00:04.5 /  0:00:04.5    1.0
[12/06 11:34:33    237s] [ FullDelayCalc          ]      1   0:00:04.0  (  34.6 % )     0:00:04.0 /  0:00:04.0    1.0
[12/06 11:34:33    237s] [ TimingReport           ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 11:34:33    237s] [ MISC                   ]          0:00:01.4  (  12.4 % )     0:00:01.4 /  0:00:01.4    1.0
[12/06 11:34:33    237s] ---------------------------------------------------------------------------------------------
[12/06 11:34:33    237s]  InitOpt #1 TOTAL                   0:00:11.5  ( 100.0 % )     0:00:11.5 /  0:00:11.5    1.0
[12/06 11:34:33    237s] ---------------------------------------------------------------------------------------------
[12/06 11:34:33    237s] 
[12/06 11:34:33    237s] ** INFO : this run is activating low effort ccoptDesign flow
[12/06 11:34:33    237s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 11:34:33    237s] ### Creating PhyDesignMc. totSessionCpu=0:03:57 mem=2702.5M
[12/06 11:34:33    237s] OPERPROF: Starting DPlace-Init at level 1, MEM:2702.5M, EPOCH TIME: 1733502873.437345
[12/06 11:34:33    237s] Processing tracks to init pin-track alignment.
[12/06 11:34:33    237s] z: 2, totalTracks: 1
[12/06 11:34:33    237s] z: 4, totalTracks: 1
[12/06 11:34:33    237s] z: 6, totalTracks: 1
[12/06 11:34:33    237s] z: 8, totalTracks: 1
[12/06 11:34:33    237s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:34:33    237s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:34:33    237s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2702.5M, EPOCH TIME: 1733502873.445788
[12/06 11:34:33    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:33    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:33    237s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:34:33    237s] 
[12/06 11:34:33    237s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:34:33    237s] 
[12/06 11:34:33    237s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 11:34:33    237s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.073, REAL:0.074, MEM:2702.5M, EPOCH TIME: 1733502873.519611
[12/06 11:34:33    237s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2702.5M, EPOCH TIME: 1733502873.519671
[12/06 11:34:33    237s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2702.5M, EPOCH TIME: 1733502873.520042
[12/06 11:34:33    237s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2702.5MB).
[12/06 11:34:33    237s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.091, REAL:0.092, MEM:2702.5M, EPOCH TIME: 1733502873.528972
[12/06 11:34:33    237s] TotalInstCnt at PhyDesignMc Initialization: 6682
[12/06 11:34:33    237s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:57 mem=2702.5M
[12/06 11:34:33    237s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2702.5M, EPOCH TIME: 1733502873.538286
[12/06 11:34:33    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120).
[12/06 11:34:33    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:33    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:33    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:33    237s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.028, REAL:0.028, MEM:2702.5M, EPOCH TIME: 1733502873.566188
[12/06 11:34:33    237s] TotalInstCnt at PhyDesignMc Destruction: 6682
[12/06 11:34:33    237s] OPTC: m1 20.0 20.0
[12/06 11:34:33    237s] #optDebug: fT-E <X 2 0 0 1>
[12/06 11:34:33    237s] -congRepairInPostCTS false                 # bool, default=false, private
[12/06 11:34:34    237s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 27.2
[12/06 11:34:34    237s] Begin: GigaOpt Route Type Constraints Refinement
[12/06 11:34:34    237s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:57.8/0:04:00.6 (1.0), mem = 2702.5M
[12/06 11:34:34    237s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1176749.1
[12/06 11:34:34    237s] ### Creating RouteCongInterface, started
[12/06 11:34:34    237s] 
[12/06 11:34:34    237s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/06 11:34:34    237s] 
[12/06 11:34:34    237s] #optDebug: {0, 1.000}
[12/06 11:34:34    237s] ### Creating RouteCongInterface, finished
[12/06 11:34:34    238s] +--------+---------+--------+---------+--------+--------+------------+--------+
[12/06 11:34:34    238s] |  WNS   | All WNS |  TNS   | All TNS |   M8   |   M9   | Real Time  |  Mem   |
[12/06 11:34:34    238s] +--------+---------+--------+---------+--------+--------+------------+--------+
[12/06 11:34:34    238s] |   0.989|    0.989|   0.000|    0.000|       0|       0|   0:00:00.0| 2702.51|
[12/06 11:34:34    238s] |   0.989|    0.989|   0.000|    0.000|       0|       0|   0:00:00.0| 2702.51|
[12/06 11:34:34    238s] |   0.989|    0.989|   0.000|    0.000|       0|       0|   0:00:00.0| 2702.51|
[12/06 11:34:34    238s] |   0.989|    0.989|   0.000|    0.000|       0|       0|   0:00:00.0| 2702.51|
[12/06 11:34:34    238s] +--------+---------+--------+---------+--------+--------+------------+--------+

[12/06 11:34:34    238s] Updated routing constraints on 0 nets.
[12/06 11:34:34    238s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1176749.1
[12/06 11:34:34    238s] Bottom Preferred Layer:
[12/06 11:34:34    238s] +-----------+------------+------------+----------+
[12/06 11:34:34    238s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/06 11:34:34    238s] +-----------+------------+------------+----------+
[12/06 11:34:34    238s] | M3 (z=3)  |          0 |        121 | default  |
[12/06 11:34:34    238s] | M7 (z=7)  |        592 |          0 | default  |
[12/06 11:34:34    238s] | M8 (z=8)  |        592 |          0 | default  |
[12/06 11:34:34    238s] +-----------+------------+------------+----------+
[12/06 11:34:34    238s] Via Pillar Rule:
[12/06 11:34:34    238s]     None
[12/06 11:34:34    238s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:03:58.4/0:04:01.3 (1.0), mem = 2702.5M
[12/06 11:34:34    238s] 
[12/06 11:34:34    238s] =============================================================================================
[12/06 11:34:34    238s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.17-s075_1
[12/06 11:34:34    238s] =============================================================================================
[12/06 11:34:34    238s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 11:34:34    238s] ---------------------------------------------------------------------------------------------
[12/06 11:34:34    238s] [ SlackTraversorInit     ]      1   0:00:00.1  (  15.6 % )     0:00:00.1 /  0:00:00.1    1.1
[12/06 11:34:34    238s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  18.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 11:34:34    238s] [ MISC                   ]          0:00:00.5  (  65.8 % )     0:00:00.5 /  0:00:00.4    1.0
[12/06 11:34:34    238s] ---------------------------------------------------------------------------------------------
[12/06 11:34:34    238s]  CongRefineRouteType #1 TOTAL       0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[12/06 11:34:34    238s] ---------------------------------------------------------------------------------------------
[12/06 11:34:34    238s] 
[12/06 11:34:34    238s] End: GigaOpt Route Type Constraints Refinement
[12/06 11:34:34    238s] Deleting Lib Analyzer.
[12/06 11:34:34    238s] *** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:58.5/0:04:01.3 (1.0), mem = 2702.5M
[12/06 11:34:34    238s] Info: 120 nets with fixed/cover wires excluded.
[12/06 11:34:34    238s] Info: 121 clock nets excluded from IPO operation.
[12/06 11:34:34    238s] ### Creating LA Mngr. totSessionCpu=0:03:58 mem=2702.5M
[12/06 11:34:34    238s] ### Creating LA Mngr, finished. totSessionCpu=0:03:58 mem=2702.5M
[12/06 11:34:34    238s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/06 11:34:34    238s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1176749.2
[12/06 11:34:34    238s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 11:34:34    238s] ### Creating PhyDesignMc. totSessionCpu=0:03:59 mem=2702.5M
[12/06 11:34:34    238s] OPERPROF: Starting DPlace-Init at level 1, MEM:2702.5M, EPOCH TIME: 1733502874.846438
[12/06 11:34:34    238s] Processing tracks to init pin-track alignment.
[12/06 11:34:34    238s] z: 2, totalTracks: 1
[12/06 11:34:34    238s] z: 4, totalTracks: 1
[12/06 11:34:34    238s] z: 6, totalTracks: 1
[12/06 11:34:34    238s] z: 8, totalTracks: 1
[12/06 11:34:34    238s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:34:34    238s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:34:34    238s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2702.5M, EPOCH TIME: 1733502874.855060
[12/06 11:34:34    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:34    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:34    238s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:34:34    238s] 
[12/06 11:34:34    238s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:34:34    238s] 
[12/06 11:34:34    238s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 11:34:34    238s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.074, REAL:0.074, MEM:2702.5M, EPOCH TIME: 1733502874.929139
[12/06 11:34:34    238s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2702.5M, EPOCH TIME: 1733502874.929197
[12/06 11:34:34    238s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2702.5M, EPOCH TIME: 1733502874.929597
[12/06 11:34:34    238s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2702.5MB).
[12/06 11:34:34    238s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.092, REAL:0.092, MEM:2702.5M, EPOCH TIME: 1733502874.938850
[12/06 11:34:35    238s] TotalInstCnt at PhyDesignMc Initialization: 6682
[12/06 11:34:35    238s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:59 mem=2702.5M
[12/06 11:34:35    238s] ### Creating RouteCongInterface, started
[12/06 11:34:35    238s] 
[12/06 11:34:35    238s] Creating Lib Analyzer ...
[12/06 11:34:35    238s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/06 11:34:35    238s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/06 11:34:35    238s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/06 11:34:35    238s] 
[12/06 11:34:35    238s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 11:34:36    239s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:00 mem=2702.5M
[12/06 11:34:36    239s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:00 mem=2702.5M
[12/06 11:34:36    239s] Creating Lib Analyzer, finished. 
[12/06 11:34:36    239s] 
[12/06 11:34:36    239s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/06 11:34:36    239s] 
[12/06 11:34:36    239s] #optDebug: {0, 1.000}
[12/06 11:34:36    239s] ### Creating RouteCongInterface, finished
[12/06 11:34:36    239s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/06 11:34:36    239s] ### Creating LA Mngr. totSessionCpu=0:04:00 mem=2702.5M
[12/06 11:34:36    239s] ### Creating LA Mngr, finished. totSessionCpu=0:04:00 mem=2702.5M
[12/06 11:34:36    240s] Usable buffer cells for single buffer setup transform:
[12/06 11:34:36    240s] CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx 
[12/06 11:34:36    240s] Number of usable buffer cells above: 10
[12/06 11:34:36    240s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2759.7M, EPOCH TIME: 1733502876.485467
[12/06 11:34:36    240s] Found 0 hard placement blockage before merging.
[12/06 11:34:36    240s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2759.7M, EPOCH TIME: 1733502876.485643
[12/06 11:34:36    240s] 
[12/06 11:34:36    240s] Netlist preparation processing... 
[12/06 11:34:36    240s] Removed 112 instances
[12/06 11:34:36    240s] *info: Marking 0 isolation instances dont touch
[12/06 11:34:36    240s] *info: Marking 0 level shifter instances dont touch
[12/06 11:34:36    240s] Deleting 0 temporary hard placement blockage(s).
[12/06 11:34:36    240s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2799.3M, EPOCH TIME: 1733502876.987874
[12/06 11:34:36    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9626).
[12/06 11:34:36    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:37    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:37    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:37    240s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.033, REAL:0.033, MEM:2717.3M, EPOCH TIME: 1733502877.020956
[12/06 11:34:37    240s] TotalInstCnt at PhyDesignMc Destruction: 6570
[12/06 11:34:37    240s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1176749.2
[12/06 11:34:37    240s] *** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:04:00.7/0:04:03.5 (1.0), mem = 2717.3M
[12/06 11:34:37    240s] 
[12/06 11:34:37    240s] =============================================================================================
[12/06 11:34:37    240s]  Step TAT Report : SimplifyNetlist #1 / ccopt_design #1                         21.17-s075_1
[12/06 11:34:37    240s] =============================================================================================
[12/06 11:34:37    240s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 11:34:37    240s] ---------------------------------------------------------------------------------------------
[12/06 11:34:37    240s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  49.3 % )     0:00:01.1 /  0:00:01.1    1.0
[12/06 11:34:37    240s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:34:37    240s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  11.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/06 11:34:37    240s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[12/06 11:34:37    240s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   6.0 % )     0:00:01.2 /  0:00:01.2    1.0
[12/06 11:34:37    240s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:34:37    240s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.1 % )     0:00:00.5 /  0:00:00.4    1.0
[12/06 11:34:37    240s] [ IncrDelayCalc          ]      6   0:00:00.4  (  19.2 % )     0:00:00.4 /  0:00:00.4    1.0
[12/06 11:34:37    240s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:34:37    240s] [ MISC                   ]          0:00:00.3  (  11.8 % )     0:00:00.3 /  0:00:00.3    1.1
[12/06 11:34:37    240s] ---------------------------------------------------------------------------------------------
[12/06 11:34:37    240s]  SimplifyNetlist #1 TOTAL           0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[12/06 11:34:37    240s] ---------------------------------------------------------------------------------------------
[12/06 11:34:37    240s] 
[12/06 11:34:37    240s] *** Starting optimizing excluded clock nets MEM= 2717.3M) ***
[12/06 11:34:37    240s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2717.3M) ***
[12/06 11:34:37    240s] *** Starting optimizing excluded clock nets MEM= 2717.3M) ***
[12/06 11:34:37    240s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2717.3M) ***
[12/06 11:34:37    240s] Info: Done creating the CCOpt slew target map.
[12/06 11:34:37    240s] Begin: GigaOpt high fanout net optimization
[12/06 11:34:37    240s] GigaOpt HFN: use maxLocalDensity 1.2
[12/06 11:34:37    240s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/06 11:34:37    240s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:00.7/0:04:03.6 (1.0), mem = 2717.3M
[12/06 11:34:37    240s] Info: 120 nets with fixed/cover wires excluded.
[12/06 11:34:37    240s] Info: 121 clock nets excluded from IPO operation.
[12/06 11:34:37    240s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1176749.3
[12/06 11:34:37    240s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 11:34:37    240s] ### Creating PhyDesignMc. totSessionCpu=0:04:01 mem=2717.3M
[12/06 11:34:37    240s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/06 11:34:37    240s] OPERPROF: Starting DPlace-Init at level 1, MEM:2717.3M, EPOCH TIME: 1733502877.067830
[12/06 11:34:37    240s] Processing tracks to init pin-track alignment.
[12/06 11:34:37    240s] z: 2, totalTracks: 1
[12/06 11:34:37    240s] z: 4, totalTracks: 1
[12/06 11:34:37    240s] z: 6, totalTracks: 1
[12/06 11:34:37    240s] z: 8, totalTracks: 1
[12/06 11:34:37    240s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:34:37    240s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:34:37    240s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2717.3M, EPOCH TIME: 1733502877.076622
[12/06 11:34:37    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:37    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:37    240s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:34:37    240s] 
[12/06 11:34:37    240s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:34:37    240s] 
[12/06 11:34:37    240s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 11:34:37    240s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.073, REAL:0.074, MEM:2717.3M, EPOCH TIME: 1733502877.150216
[12/06 11:34:37    240s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2717.3M, EPOCH TIME: 1733502877.150272
[12/06 11:34:37    240s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2717.3M, EPOCH TIME: 1733502877.150664
[12/06 11:34:37    240s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2717.3MB).
[12/06 11:34:37    240s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.092, REAL:0.092, MEM:2717.3M, EPOCH TIME: 1733502877.159918
[12/06 11:34:37    240s] TotalInstCnt at PhyDesignMc Initialization: 6570
[12/06 11:34:37    240s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:01 mem=2717.3M
[12/06 11:34:37    240s] ### Creating RouteCongInterface, started
[12/06 11:34:37    241s] 
[12/06 11:34:37    241s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.6997} {7, 0.083, 0.3889} {8, 0.083, 0.3889} {9, 0.006, 0.3249} {10, 0.006, 0.3249} 
[12/06 11:34:37    241s] 
[12/06 11:34:37    241s] #optDebug: {0, 1.000}
[12/06 11:34:37    241s] ### Creating RouteCongInterface, finished
[12/06 11:34:37    241s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/06 11:34:37    241s] ### Creating LA Mngr. totSessionCpu=0:04:01 mem=2717.3M
[12/06 11:34:37    241s] ### Creating LA Mngr, finished. totSessionCpu=0:04:01 mem=2717.3M
[12/06 11:34:37    241s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 11:34:37    241s] Total-nets :: 7211, Stn-nets :: 230, ratio :: 3.18957 %, Total-len 913841, Stn-len 32602.1
[12/06 11:34:37    241s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2755.5M, EPOCH TIME: 1733502877.806958
[12/06 11:34:37    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120).
[12/06 11:34:37    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:37    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:37    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:37    241s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.029, REAL:0.030, MEM:2717.5M, EPOCH TIME: 1733502877.836617
[12/06 11:34:37    241s] TotalInstCnt at PhyDesignMc Destruction: 6570
[12/06 11:34:37    241s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1176749.3
[12/06 11:34:37    241s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:04:01.5/0:04:04.4 (1.0), mem = 2717.5M
[12/06 11:34:37    241s] 
[12/06 11:34:37    241s] =============================================================================================
[12/06 11:34:37    241s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.17-s075_1
[12/06 11:34:37    241s] =============================================================================================
[12/06 11:34:37    241s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 11:34:37    241s] ---------------------------------------------------------------------------------------------
[12/06 11:34:37    241s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:34:37    241s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  32.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/06 11:34:37    241s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  16.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 11:34:37    241s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:34:37    241s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:34:37    241s] [ MISC                   ]          0:00:00.4  (  51.3 % )     0:00:00.4 /  0:00:00.4    1.0
[12/06 11:34:37    241s] ---------------------------------------------------------------------------------------------
[12/06 11:34:37    241s]  DrvOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[12/06 11:34:37    241s] ---------------------------------------------------------------------------------------------
[12/06 11:34:37    241s] 
[12/06 11:34:37    241s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/06 11:34:37    241s] End: GigaOpt high fanout net optimization
[12/06 11:34:38    241s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/06 11:34:38    241s] Deleting Lib Analyzer.
[12/06 11:34:38    241s] Begin: GigaOpt DRV Optimization
[12/06 11:34:38    241s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[12/06 11:34:38    241s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:01.7/0:04:04.6 (1.0), mem = 2717.5M
[12/06 11:34:38    241s] Info: 120 nets with fixed/cover wires excluded.
[12/06 11:34:38    241s] Info: 121 clock nets excluded from IPO operation.
[12/06 11:34:38    241s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1176749.4
[12/06 11:34:38    241s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 11:34:38    241s] ### Creating PhyDesignMc. totSessionCpu=0:04:02 mem=2717.5M
[12/06 11:34:38    241s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/06 11:34:38    241s] OPERPROF: Starting DPlace-Init at level 1, MEM:2717.5M, EPOCH TIME: 1733502878.092314
[12/06 11:34:38    241s] Processing tracks to init pin-track alignment.
[12/06 11:34:38    241s] z: 2, totalTracks: 1
[12/06 11:34:38    241s] z: 4, totalTracks: 1
[12/06 11:34:38    241s] z: 6, totalTracks: 1
[12/06 11:34:38    241s] z: 8, totalTracks: 1
[12/06 11:34:38    241s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:34:38    241s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:34:38    241s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2717.5M, EPOCH TIME: 1733502878.101124
[12/06 11:34:38    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:38    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:34:38    241s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:34:38    241s] 
[12/06 11:34:38    241s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:34:38    241s] 
[12/06 11:34:38    241s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 11:34:38    241s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.079, REAL:0.080, MEM:2717.5M, EPOCH TIME: 1733502878.180709
[12/06 11:34:38    241s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2717.5M, EPOCH TIME: 1733502878.180772
[12/06 11:34:38    241s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2717.5M, EPOCH TIME: 1733502878.181075
[12/06 11:34:38    241s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2717.5MB).
[12/06 11:34:38    241s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.098, REAL:0.098, MEM:2717.5M, EPOCH TIME: 1733502878.190322
[12/06 11:34:38    242s] TotalInstCnt at PhyDesignMc Initialization: 6570
[12/06 11:34:38    242s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:02 mem=2717.5M
[12/06 11:34:38    242s] ### Creating RouteCongInterface, started
[12/06 11:34:38    242s] 
[12/06 11:34:38    242s] Creating Lib Analyzer ...
[12/06 11:34:38    242s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/06 11:34:38    242s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/06 11:34:38    242s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/06 11:34:38    242s] 
[12/06 11:34:38    242s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 11:34:39    243s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:03 mem=2717.5M
[12/06 11:34:39    243s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:03 mem=2717.5M
[12/06 11:34:39    243s] Creating Lib Analyzer, finished. 
[12/06 11:34:39    243s] 
[12/06 11:34:39    243s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.6997} {7, 0.083, 0.3889} {8, 0.083, 0.3889} {9, 0.006, 0.3249} {10, 0.006, 0.3249} 
[12/06 11:34:39    243s] 
[12/06 11:34:39    243s] #optDebug: {0, 1.000}
[12/06 11:34:39    243s] ### Creating RouteCongInterface, finished
[12/06 11:34:39    243s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/06 11:34:39    243s] ### Creating LA Mngr. totSessionCpu=0:04:03 mem=2717.5M
[12/06 11:34:39    243s] ### Creating LA Mngr, finished. totSessionCpu=0:04:03 mem=2717.5M
[12/06 11:34:39    243s] [GPS-DRV] Optimizer parameters ============================= 
[12/06 11:34:39    243s] [GPS-DRV] maxDensity (design): 0.95
[12/06 11:34:39    243s] [GPS-DRV] maxLocalDensity: 0.98
[12/06 11:34:39    243s] [GPS-DRV] MaxBufDistForPlaceBlk: 360 Microns
[12/06 11:34:39    243s] [GPS-DRV] All active and enabled setup views
[12/06 11:34:39    243s] [GPS-DRV]     view_functional_wcl_slow
[12/06 11:34:39    243s] [GPS-DRV]     view_functional_wcl_fast
[12/06 11:34:39    243s] [GPS-DRV]     view_functional_wcl_typical
[12/06 11:34:39    243s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/06 11:34:39    243s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/06 11:34:39    243s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/06 11:34:39    243s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/06 11:34:39    243s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[12/06 11:34:39    243s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2774.7M, EPOCH TIME: 1733502879.758360
[12/06 11:34:39    243s] Found 0 hard placement blockage before merging.
[12/06 11:34:39    243s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2774.7M, EPOCH TIME: 1733502879.758530
[12/06 11:34:39    243s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 11:34:39    243s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/06 11:34:39    243s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 11:34:39    243s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/06 11:34:39    243s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 11:34:39    243s] Info: violation cost 115392.820312 (cap = 3925.424072, tran = 111467.351562, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 11:34:39    243s] |  2528|  8802|   -22.36|  1041|  2986|    -0.18|     0|     0|     0|     0|     0.99|     0.00|       0|       0|       0|  3.24%|          |         |
[12/06 11:34:59    263s] Info: violation cost 42967.058594 (cap = 0.149553, tran = 42966.910156, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 11:34:59    263s] |  2329|  4479|    -6.00|     1|     3|    -0.00|     0|     0|     0|     0|     4.11|     0.00|    1617|    1238|      43|  3.47%| 0:00:20.0|  2868.6M|
[12/06 11:35:09    272s] Info: violation cost 42954.582031 (cap = 0.000000, tran = 42954.582031, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 11:35:09    272s] |  2327|  4475|    -5.60|     0|     0|     0.00|     0|     0|     0|     0|     4.11|     0.00|       6|       2|       0|  3.47%| 0:00:10.0|  2868.6M|
[12/06 11:35:18    282s] Info: violation cost 42954.582031 (cap = 0.000000, tran = 42954.582031, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 11:35:18    282s] |  2327|  4475|    -5.60|     0|     0|     0.00|     0|     0|     0|     0|     4.11|     0.00|       0|       0|       0|  3.47%| 0:00:09.0|  2868.6M|
[12/06 11:35:18    282s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 11:35:18    282s] 
[12/06 11:35:18    282s] ###############################################################################
[12/06 11:35:18    282s] #
[12/06 11:35:18    282s] #  Large fanout net report:  
[12/06 11:35:18    282s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/06 11:35:18    282s] #     - current density: 3.47
[12/06 11:35:18    282s] #
[12/06 11:35:18    282s] #  List of high fanout nets:
[12/06 11:35:18    282s] #        Net(1):  rst: (fanouts = 144)
[12/06 11:35:18    282s] #
[12/06 11:35:18    282s] ###############################################################################
[12/06 11:35:18    282s] Bottom Preferred Layer:
[12/06 11:35:18    282s] +-----------+------------+------------+----------+
[12/06 11:35:18    282s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/06 11:35:18    282s] +-----------+------------+------------+----------+
[12/06 11:35:18    282s] | M3 (z=3)  |          0 |        121 | default  |
[12/06 11:35:18    282s] | M7 (z=7)  |       1126 |          0 | default  |
[12/06 11:35:18    282s] | M8 (z=8)  |       1557 |          0 | default  |
[12/06 11:35:18    282s] +-----------+------------+------------+----------+
[12/06 11:35:18    282s] Via Pillar Rule:
[12/06 11:35:18    282s]     None
[12/06 11:35:18    282s] 
[12/06 11:35:18    282s] 
[12/06 11:35:18    282s] =======================================================================
[12/06 11:35:18    282s]                 Reasons for remaining drv violations
[12/06 11:35:18    282s] =======================================================================
[12/06 11:35:18    282s] *info: Total 2328 net(s) have violations which can't be fixed by DRV optimization.
[12/06 11:35:18    282s] 
[12/06 11:35:18    282s] MultiBuffering failure reasons
[12/06 11:35:18    282s] ------------------------------------------------
[12/06 11:35:18    282s] *info:   249 net(s): Could not be fixed because the routing congestion check has rejected the solution.
[12/06 11:35:18    282s] *info:  2076 net(s): Could not be fixed because the gain is not enough.
[12/06 11:35:18    282s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[12/06 11:35:18    282s] *info:     2 net(s): Could not be fixed because buffering engine can't find a solution.
[12/06 11:35:18    282s] 
[12/06 11:35:18    282s] 
[12/06 11:35:18    282s] *** Finish DRV Fixing (cpu=0:00:38.9 real=0:00:39.0 mem=2868.6M) ***
[12/06 11:35:18    282s] 
[12/06 11:35:18    282s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2868.6M, EPOCH TIME: 1733502918.740695
[12/06 11:35:18    282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12377).
[12/06 11:35:18    282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:18    282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:18    282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:18    282s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.049, REAL:0.049, MEM:2811.6M, EPOCH TIME: 1733502918.789941
[12/06 11:35:18    282s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2811.6M, EPOCH TIME: 1733502918.796613
[12/06 11:35:18    282s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2811.6M, EPOCH TIME: 1733502918.796679
[12/06 11:35:18    282s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2811.6M, EPOCH TIME: 1733502918.808557
[12/06 11:35:18    282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:18    282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:18    282s] 
[12/06 11:35:18    282s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:35:18    282s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.082, REAL:0.082, MEM:2811.6M, EPOCH TIME: 1733502918.890963
[12/06 11:35:18    282s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2811.6M, EPOCH TIME: 1733502918.891020
[12/06 11:35:18    282s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2811.6M, EPOCH TIME: 1733502918.891404
[12/06 11:35:18    282s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2811.6M, EPOCH TIME: 1733502918.901024
[12/06 11:35:18    282s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2811.6M, EPOCH TIME: 1733502918.901303
[12/06 11:35:18    282s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.104, REAL:0.105, MEM:2811.6M, EPOCH TIME: 1733502918.901363
[12/06 11:35:18    282s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.104, REAL:0.105, MEM:2811.6M, EPOCH TIME: 1733502918.901388
[12/06 11:35:18    282s] TDRefine: refinePlace mode is spiral
[12/06 11:35:18    282s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1176749.6
[12/06 11:35:18    282s] OPERPROF: Starting RefinePlace at level 1, MEM:2811.6M, EPOCH TIME: 1733502918.901453
[12/06 11:35:18    282s] *** Starting refinePlace (0:04:42 mem=2811.6M) ***
[12/06 11:35:18    282s] Total net bbox length = 9.047e+05 (4.012e+05 5.035e+05) (ext = 1.823e+04)
[12/06 11:35:18    282s] 
[12/06 11:35:18    282s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:35:18    282s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 11:35:18    282s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:35:18    282s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:35:18    282s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2811.6M, EPOCH TIME: 1733502918.932410
[12/06 11:35:18    282s] Starting refinePlace ...
[12/06 11:35:18    282s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:35:18    282s] One DDP V2 for no tweak run.
[12/06 11:35:18    282s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:35:19    282s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2813.6M, EPOCH TIME: 1733502919.009593
[12/06 11:35:19    282s] DDP initSite1 nrRow 831 nrJob 831
[12/06 11:35:19    282s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2813.6M, EPOCH TIME: 1733502919.009686
[12/06 11:35:19    282s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.014, REAL:0.014, MEM:2813.6M, EPOCH TIME: 1733502919.024065
[12/06 11:35:19    282s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2813.6M, EPOCH TIME: 1733502919.024094
[12/06 11:35:19    282s] DDP markSite nrRow 831 nrJob 831
[12/06 11:35:19    282s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.018, REAL:0.018, MEM:2813.6M, EPOCH TIME: 1733502919.042538
[12/06 11:35:19    282s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.033, REAL:0.033, MEM:2813.6M, EPOCH TIME: 1733502919.042640
[12/06 11:35:19    282s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 11:35:19    282s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2813.6M, EPOCH TIME: 1733502919.206893
[12/06 11:35:19    282s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2813.6M, EPOCH TIME: 1733502919.206939
[12/06 11:35:19    282s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.055, REAL:0.055, MEM:2813.6M, EPOCH TIME: 1733502919.261835
[12/06 11:35:19    282s] ** Cut row section cpu time 0:00:00.1.
[12/06 11:35:19    282s]  ** Cut row section real time 0:00:00.0.
[12/06 11:35:19    282s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.055, REAL:0.055, MEM:2813.6M, EPOCH TIME: 1733502919.261984
[12/06 11:35:19    282s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 11:35:19    282s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2813.6M, EPOCH TIME: 1733502919.311377
[12/06 11:35:19    282s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2813.6M, EPOCH TIME: 1733502919.311468
[12/06 11:35:19    282s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 11:35:19    282s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2813.6M, EPOCH TIME: 1733502919.312025
[12/06 11:35:19    282s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2813.6M, EPOCH TIME: 1733502919.312083
[12/06 11:35:19    282s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.096, REAL:0.097, MEM:2813.6M, EPOCH TIME: 1733502919.408698
[12/06 11:35:19    282s] ** Cut row section cpu time 0:00:00.1.
[12/06 11:35:19    282s]  ** Cut row section real time 0:00:00.0.
[12/06 11:35:19    282s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.097, REAL:0.098, MEM:2813.6M, EPOCH TIME: 1733502919.409547
[12/06 11:35:19    283s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 11:35:19    283s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=2813.6MB) @(0:04:42 - 0:04:43).
[12/06 11:35:19    283s] Move report: preRPlace moves 2892 insts, mean move: 1.41 um, max move: 10.20 um 
[12/06 11:35:19    283s] 	Max move on inst (ys[2].xs[0].torus_switch_xy/s_out_y_reg_reg[0]): (337.20, 1335.80) --> (332.40, 1330.40)
[12/06 11:35:19    283s] 	Length: 20 sites, height: 1 rows, site name: core, cell type: DFKCNQD1
[12/06 11:35:19    283s] wireLenOptFixPriorityInst 3136 inst fixed
[12/06 11:35:19    283s] 
[12/06 11:35:19    283s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 11:35:19    283s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:35:19    283s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:35:19    283s] Move report: legalization moves 908 insts, mean move: 1.36 um, max move: 34.32 um spiral
[12/06 11:35:19    283s] 	Max move on inst (ys[3].xs[3].torus_switch_xy/xbar_gen[8].xbar_inst): (583.40, 713.00) --> (599.72, 731.00)
[12/06 11:35:19    283s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/06 11:35:19    283s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/06 11:35:19    283s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2800.6MB) @(0:04:43 - 0:04:43).
[12/06 11:35:19    283s] Move report: Detail placement moves 3402 insts, mean move: 1.53 um, max move: 32.60 um 
[12/06 11:35:19    283s] 	Max move on inst (ys[3].xs[3].torus_switch_xy/xbar_gen[8].xbar_inst): (585.12, 713.00) --> (599.72, 731.00)
[12/06 11:35:19    283s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2800.6MB
[12/06 11:35:19    283s] Statistics of distance of Instance movement in refine placement:
[12/06 11:35:19    283s]   maximum (X+Y) =        32.60 um
[12/06 11:35:19    283s]   inst (ys[3].xs[3].torus_switch_xy/xbar_gen[8].xbar_inst) with max move: (585.12, 713) -> (599.72, 731)
[12/06 11:35:19    283s]   mean    (X+Y) =         1.53 um
[12/06 11:35:19    283s] Summary Report:
[12/06 11:35:19    283s] Instances move: 3402 (out of 9313 movable)
[12/06 11:35:19    283s] Instances flipped: 0
[12/06 11:35:19    283s] Mean displacement: 1.53 um
[12/06 11:35:19    283s] Max displacement: 32.60 um (Instance: ys[3].xs[3].torus_switch_xy/xbar_gen[8].xbar_inst) (585.12, 713) -> (599.72, 731)
[12/06 11:35:19    283s] 	Length: 28 sites, height: 2 rows, site name: core, cell type: torus_xbar_1b
[12/06 11:35:19    283s] Total instances moved : 3402
[12/06 11:35:19    283s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.010, REAL:1.012, MEM:2800.6M, EPOCH TIME: 1733502919.944179
[12/06 11:35:19    283s] Total net bbox length = 9.100e+05 (4.048e+05 5.051e+05) (ext = 1.822e+04)
[12/06 11:35:19    283s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2800.6MB
[12/06 11:35:19    283s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=2800.6MB) @(0:04:42 - 0:04:43).
[12/06 11:35:19    283s] *** Finished refinePlace (0:04:43 mem=2800.6M) ***
[12/06 11:35:19    283s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1176749.6
[12/06 11:35:19    283s] OPERPROF: Finished RefinePlace at level 1, CPU:1.044, REAL:1.046, MEM:2800.6M, EPOCH TIME: 1733502919.947105
[12/06 11:35:19    283s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2800.6M, EPOCH TIME: 1733502919.975046
[12/06 11:35:19    283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12377).
[12/06 11:35:19    283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:19    283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:19    283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:20    283s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.028, REAL:0.028, MEM:2797.6M, EPOCH TIME: 1733502920.003319
[12/06 11:35:20    283s] *** maximum move = 32.60 um ***
[12/06 11:35:20    283s] *** Finished re-routing un-routed nets (2797.6M) ***
[12/06 11:35:20    283s] OPERPROF: Starting DPlace-Init at level 1, MEM:2797.6M, EPOCH TIME: 1733502920.108201
[12/06 11:35:20    283s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2797.6M, EPOCH TIME: 1733502920.120244
[12/06 11:35:20    283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:20    283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:20    283s] 
[12/06 11:35:20    283s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:35:20    283s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.072, REAL:0.073, MEM:2797.6M, EPOCH TIME: 1733502920.193041
[12/06 11:35:20    283s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2797.6M, EPOCH TIME: 1733502920.193106
[12/06 11:35:20    283s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2813.6M, EPOCH TIME: 1733502920.193707
[12/06 11:35:20    283s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2813.6M, EPOCH TIME: 1733502920.203336
[12/06 11:35:20    283s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2813.6M, EPOCH TIME: 1733502920.203613
[12/06 11:35:20    283s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.095, REAL:0.095, MEM:2813.6M, EPOCH TIME: 1733502920.203675
[12/06 11:35:20    283s] 
[12/06 11:35:20    283s] *** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=2813.6M) ***
[12/06 11:35:20    283s] Deleting 0 temporary hard placement blockage(s).
[12/06 11:35:20    284s] Total-nets :: 10074, Stn-nets :: 5318, ratio :: 52.7894 %, Total-len 913204, Stn-len 643471
[12/06 11:35:20    284s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2794.6M, EPOCH TIME: 1733502920.452731
[12/06 11:35:20    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120).
[12/06 11:35:20    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:20    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:20    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:20    284s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.029, REAL:0.029, MEM:2730.6M, EPOCH TIME: 1733502920.481794
[12/06 11:35:20    284s] TotalInstCnt at PhyDesignMc Destruction: 9433
[12/06 11:35:20    284s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1176749.4
[12/06 11:35:20    284s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:42.3/0:00:42.4 (1.0), totSession cpu/real = 0:04:44.0/0:04:47.0 (1.0), mem = 2730.6M
[12/06 11:35:20    284s] 
[12/06 11:35:20    284s] =============================================================================================
[12/06 11:35:20    284s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.17-s075_1
[12/06 11:35:20    284s] =============================================================================================
[12/06 11:35:20    284s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 11:35:20    284s] ---------------------------------------------------------------------------------------------
[12/06 11:35:20    284s] [ SlackTraversorInit     ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 11:35:20    284s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   2.4 % )     0:00:01.0 /  0:00:01.0    1.0
[12/06 11:35:20    284s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:35:20    284s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/06 11:35:20    284s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[12/06 11:35:20    284s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:01.2 /  0:00:01.2    1.0
[12/06 11:35:20    284s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:35:20    284s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:38.8 /  0:00:38.7    1.0
[12/06 11:35:20    284s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:38.5 /  0:00:38.4    1.0
[12/06 11:35:20    284s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:35:20    284s] [ OptEval                ]      6   0:00:34.4  (  81.0 % )     0:00:34.4 /  0:00:34.3    1.0
[12/06 11:35:20    284s] [ OptCommit              ]      6   0:00:00.8  (   1.8 % )     0:00:00.8 /  0:00:00.8    1.0
[12/06 11:35:20    284s] [ PostCommitDelayUpdate  ]      4   0:00:00.2  (   0.4 % )     0:00:02.8 /  0:00:02.8    1.0
[12/06 11:35:20    284s] [ IncrDelayCalc          ]     22   0:00:02.6  (   6.2 % )     0:00:02.6 /  0:00:02.6    1.0
[12/06 11:35:20    284s] [ DrvFindVioNets         ]      4   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/06 11:35:20    284s] [ DrvComputeSummary      ]      4   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 11:35:20    284s] [ RefinePlace            ]      1   0:00:01.6  (   3.9 % )     0:00:01.7 /  0:00:01.7    1.0
[12/06 11:35:20    284s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[12/06 11:35:20    284s] [ IncrTimingUpdate       ]      4   0:00:00.5  (   1.2 % )     0:00:00.5 /  0:00:00.5    1.0
[12/06 11:35:20    284s] [ MISC                   ]          0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/06 11:35:20    284s] ---------------------------------------------------------------------------------------------
[12/06 11:35:20    284s]  DrvOpt #2 TOTAL                    0:00:42.4  ( 100.0 % )     0:00:42.4 /  0:00:42.3    1.0
[12/06 11:35:20    284s] ---------------------------------------------------------------------------------------------
[12/06 11:35:20    284s] 
[12/06 11:35:20    284s] End: GigaOpt DRV Optimization
[12/06 11:35:20    284s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/06 11:35:20    284s] **optDesign ... cpu = 0:00:58, real = 0:00:59, mem = 2346.0M, totSessionCpu=0:04:44 **
[12/06 11:35:21    284s] Deleting Lib Analyzer.
[12/06 11:35:21    284s] 
[12/06 11:35:21    284s] Optimization is working on the following views:
[12/06 11:35:21    284s]   Setup views: view_functional_wcl_slow view_functional_wcl_fast 
[12/06 11:35:21    284s]   Hold  views: view_functional_wcl_slow view_functional_wcl_fast 
[12/06 11:35:21    284s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/06 11:35:21    284s] Begin: GigaOpt Global Optimization
[12/06 11:35:21    284s] *info: use new DP (enabled)
[12/06 11:35:21    284s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/06 11:35:21    284s] Info: 120 nets with fixed/cover wires excluded.
[12/06 11:35:21    285s] Info: 121 clock nets excluded from IPO operation.
[12/06 11:35:21    285s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:45.0/0:04:48.0 (1.0), mem = 2768.7M
[12/06 11:35:21    285s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1176749.5
[12/06 11:35:21    285s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 11:35:21    285s] ### Creating PhyDesignMc. totSessionCpu=0:04:45 mem=2768.7M
[12/06 11:35:21    285s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/06 11:35:21    285s] OPERPROF: Starting DPlace-Init at level 1, MEM:2768.7M, EPOCH TIME: 1733502921.459084
[12/06 11:35:21    285s] Processing tracks to init pin-track alignment.
[12/06 11:35:21    285s] z: 2, totalTracks: 1
[12/06 11:35:21    285s] z: 4, totalTracks: 1
[12/06 11:35:21    285s] z: 6, totalTracks: 1
[12/06 11:35:21    285s] z: 8, totalTracks: 1
[12/06 11:35:21    285s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:35:21    285s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:35:21    285s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2768.7M, EPOCH TIME: 1733502921.471196
[12/06 11:35:21    285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:21    285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:21    285s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:35:21    285s] 
[12/06 11:35:21    285s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:35:21    285s] 
[12/06 11:35:21    285s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 11:35:21    285s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.081, REAL:0.081, MEM:2768.7M, EPOCH TIME: 1733502921.552565
[12/06 11:35:21    285s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2768.7M, EPOCH TIME: 1733502921.552622
[12/06 11:35:21    285s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2768.7M, EPOCH TIME: 1733502921.553012
[12/06 11:35:21    285s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2768.7MB).
[12/06 11:35:21    285s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.103, REAL:0.104, MEM:2768.7M, EPOCH TIME: 1733502921.562718
[12/06 11:35:21    285s] TotalInstCnt at PhyDesignMc Initialization: 9433
[12/06 11:35:21    285s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:45 mem=2768.7M
[12/06 11:35:21    285s] ### Creating RouteCongInterface, started
[12/06 11:35:21    285s] 
[12/06 11:35:21    285s] Creating Lib Analyzer ...
[12/06 11:35:21    285s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/06 11:35:21    285s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/06 11:35:21    285s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/06 11:35:21    285s] 
[12/06 11:35:21    285s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 11:35:22    286s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:46 mem=2768.7M
[12/06 11:35:22    286s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:46 mem=2768.7M
[12/06 11:35:22    286s] Creating Lib Analyzer, finished. 
[12/06 11:35:22    286s] 
[12/06 11:35:22    286s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/06 11:35:22    286s] 
[12/06 11:35:22    286s] #optDebug: {0, 1.000}
[12/06 11:35:22    286s] ### Creating RouteCongInterface, finished
[12/06 11:35:22    286s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/06 11:35:22    286s] ### Creating LA Mngr. totSessionCpu=0:04:46 mem=2768.7M
[12/06 11:35:22    286s] ### Creating LA Mngr, finished. totSessionCpu=0:04:46 mem=2768.7M
[12/06 11:35:22    286s] *info: 121 clock nets excluded
[12/06 11:35:23    286s] *info: 128 no-driver nets excluded.
[12/06 11:35:23    286s] *info: 120 nets with fixed/cover wires excluded.
[12/06 11:35:23    286s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2787.8M, EPOCH TIME: 1733502923.175095
[12/06 11:35:23    286s] Found 0 hard placement blockage before merging.
[12/06 11:35:23    286s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2787.8M, EPOCH TIME: 1733502923.175333
[12/06 11:35:23    287s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/06 11:35:23    287s] +--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 11:35:23    287s] |  WNS   |  TNS   | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
[12/06 11:35:23    287s] +--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 11:35:23    287s] |   0.000|   0.000|    3.47%|   0:00:00.0| 2787.8M|   view_functional_wcl_slow|       NA| NA                                                 |
[12/06 11:35:23    287s] +--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 11:35:23    287s] 
[12/06 11:35:23    287s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2787.8M) ***
[12/06 11:35:23    287s] 
[12/06 11:35:23    287s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2787.8M) ***
[12/06 11:35:23    287s] Deleting 0 temporary hard placement blockage(s).
[12/06 11:35:23    287s] Bottom Preferred Layer:
[12/06 11:35:23    287s] +-----------+------------+------------+----------+
[12/06 11:35:23    287s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/06 11:35:23    287s] +-----------+------------+------------+----------+
[12/06 11:35:23    287s] | M3 (z=3)  |          0 |        121 | default  |
[12/06 11:35:23    287s] | M7 (z=7)  |       1126 |          0 | default  |
[12/06 11:35:23    287s] | M8 (z=8)  |       1557 |          0 | default  |
[12/06 11:35:23    287s] +-----------+------------+------------+----------+
[12/06 11:35:23    287s] Via Pillar Rule:
[12/06 11:35:23    287s]     None
[12/06 11:35:23    287s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/06 11:35:23    287s] Total-nets :: 10074, Stn-nets :: 5318, ratio :: 52.7894 %, Total-len 913204, Stn-len 643471
[12/06 11:35:23    287s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2768.7M, EPOCH TIME: 1733502923.943074
[12/06 11:35:23    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12377).
[12/06 11:35:23    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:23    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:23    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:23    287s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.036, REAL:0.036, MEM:2728.7M, EPOCH TIME: 1733502923.979089
[12/06 11:35:23    287s] TotalInstCnt at PhyDesignMc Destruction: 9433
[12/06 11:35:23    287s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1176749.5
[12/06 11:35:23    287s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:04:47.5/0:04:50.5 (1.0), mem = 2728.7M
[12/06 11:35:23    287s] 
[12/06 11:35:23    287s] =============================================================================================
[12/06 11:35:23    287s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.17-s075_1
[12/06 11:35:23    287s] =============================================================================================
[12/06 11:35:23    287s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 11:35:23    287s] ---------------------------------------------------------------------------------------------
[12/06 11:35:23    287s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 11:35:23    287s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  36.5 % )     0:00:00.9 /  0:00:00.9    1.0
[12/06 11:35:23    287s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:35:23    287s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  11.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/06 11:35:23    287s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.3
[12/06 11:35:23    287s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.7 % )     0:00:01.1 /  0:00:01.1    1.0
[12/06 11:35:23    287s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:35:23    287s] [ TransformInit          ]      1   0:00:00.4  (  14.8 % )     0:00:00.4 /  0:00:00.4    1.0
[12/06 11:35:23    287s] [ MISC                   ]          0:00:00.7  (  26.1 % )     0:00:00.7 /  0:00:00.6    1.0
[12/06 11:35:23    287s] ---------------------------------------------------------------------------------------------
[12/06 11:35:23    287s]  GlobalOpt #1 TOTAL                 0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.5    1.0
[12/06 11:35:23    287s] ---------------------------------------------------------------------------------------------
[12/06 11:35:23    287s] 
[12/06 11:35:23    287s] End: GigaOpt Global Optimization
[12/06 11:35:23    287s] *** Timing Is met
[12/06 11:35:23    287s] *** Check timing (0:00:00.0)
[12/06 11:35:23    287s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/06 11:35:23    287s] Deleting Lib Analyzer.
[12/06 11:35:23    287s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/06 11:35:24    287s] Info: 120 nets with fixed/cover wires excluded.
[12/06 11:35:24    287s] Info: 121 clock nets excluded from IPO operation.
[12/06 11:35:24    287s] ### Creating LA Mngr. totSessionCpu=0:04:48 mem=2728.7M
[12/06 11:35:24    287s] ### Creating LA Mngr, finished. totSessionCpu=0:04:48 mem=2728.7M
[12/06 11:35:24    287s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/06 11:35:24    287s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2728.7M, EPOCH TIME: 1733502924.022997
[12/06 11:35:24    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:24    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:24    287s] 
[12/06 11:35:24    287s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:35:24    287s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.070, MEM:2728.7M, EPOCH TIME: 1733502924.093436
[12/06 11:35:24    287s] 
[12/06 11:35:24    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120).
[12/06 11:35:24    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:24    287s] Begin: GigaOpt DRV Optimization
[12/06 11:35:24    287s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[12/06 11:35:24    287s] *** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:48.0/0:04:50.9 (1.0), mem = 2724.7M
[12/06 11:35:24    287s] Info: 120 nets with fixed/cover wires excluded.
[12/06 11:35:24    287s] Info: 121 clock nets excluded from IPO operation.
[12/06 11:35:24    287s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1176749.6
[12/06 11:35:24    287s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 11:35:24    287s] ### Creating PhyDesignMc. totSessionCpu=0:04:48 mem=2724.7M
[12/06 11:35:24    287s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/06 11:35:24    287s] OPERPROF: Starting DPlace-Init at level 1, MEM:2724.7M, EPOCH TIME: 1733502924.436345
[12/06 11:35:24    287s] Processing tracks to init pin-track alignment.
[12/06 11:35:24    287s] z: 2, totalTracks: 1
[12/06 11:35:24    287s] z: 4, totalTracks: 1
[12/06 11:35:24    287s] z: 6, totalTracks: 1
[12/06 11:35:24    287s] z: 8, totalTracks: 1
[12/06 11:35:24    287s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:35:24    287s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:35:24    287s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2724.7M, EPOCH TIME: 1733502924.447871
[12/06 11:35:24    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:24    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:24    287s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:35:24    288s] 
[12/06 11:35:24    288s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:35:24    288s] 
[12/06 11:35:24    288s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 11:35:24    288s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.068, REAL:0.068, MEM:2724.7M, EPOCH TIME: 1733502924.515787
[12/06 11:35:24    288s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2724.7M, EPOCH TIME: 1733502924.515843
[12/06 11:35:24    288s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2724.7M, EPOCH TIME: 1733502924.516250
[12/06 11:35:24    288s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2724.7MB).
[12/06 11:35:24    288s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.089, REAL:0.090, MEM:2724.7M, EPOCH TIME: 1733502924.526012
[12/06 11:35:24    288s] TotalInstCnt at PhyDesignMc Initialization: 9433
[12/06 11:35:24    288s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:48 mem=2724.7M
[12/06 11:35:24    288s] ### Creating RouteCongInterface, started
[12/06 11:35:24    288s] 
[12/06 11:35:24    288s] Creating Lib Analyzer ...
[12/06 11:35:24    288s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/06 11:35:24    288s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/06 11:35:24    288s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/06 11:35:24    288s] 
[12/06 11:35:24    288s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 11:35:25    289s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:49 mem=2730.7M
[12/06 11:35:25    289s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:49 mem=2730.7M
[12/06 11:35:25    289s] Creating Lib Analyzer, finished. 
[12/06 11:35:25    289s] 
[12/06 11:35:25    289s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.6997} {7, 0.083, 0.3889} {8, 0.083, 0.3889} {9, 0.006, 0.3249} {10, 0.006, 0.3249} 
[12/06 11:35:25    289s] 
[12/06 11:35:25    289s] #optDebug: {0, 1.000}
[12/06 11:35:25    289s] ### Creating RouteCongInterface, finished
[12/06 11:35:25    289s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/06 11:35:25    289s] ### Creating LA Mngr. totSessionCpu=0:04:49 mem=2730.7M
[12/06 11:35:25    289s] ### Creating LA Mngr, finished. totSessionCpu=0:04:49 mem=2730.7M
[12/06 11:35:26    289s] [GPS-DRV] Optimizer parameters ============================= 
[12/06 11:35:26    289s] [GPS-DRV] maxDensity (design): 0.95
[12/06 11:35:26    289s] [GPS-DRV] maxLocalDensity: 0.98
[12/06 11:35:26    289s] [GPS-DRV] MaxBufDistForPlaceBlk: 360 Microns
[12/06 11:35:26    289s] [GPS-DRV] All active and enabled setup views
[12/06 11:35:26    289s] [GPS-DRV]     view_functional_wcl_slow
[12/06 11:35:26    289s] [GPS-DRV]     view_functional_wcl_fast
[12/06 11:35:26    289s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/06 11:35:26    289s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/06 11:35:26    289s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/06 11:35:26    289s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/06 11:35:26    289s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[12/06 11:35:26    289s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2788.0M, EPOCH TIME: 1733502926.068029
[12/06 11:35:26    289s] Found 0 hard placement blockage before merging.
[12/06 11:35:26    289s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2788.0M, EPOCH TIME: 1733502926.068264
[12/06 11:35:26    289s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 11:35:26    289s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/06 11:35:26    289s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 11:35:26    289s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/06 11:35:26    289s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 11:35:26    289s] Info: violation cost 33828.714844 (cap = 0.037340, tran = 33828.675781, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 11:35:26    289s] |  2334|  4490|   -21.43|     1|     1|    -0.00|     0|     0|     0|     0|     3.56|     0.00|       0|       0|       0|  3.47%|          |         |
[12/06 11:35:35    299s] Info: violation cost 33361.195312 (cap = 0.000000, tran = 33361.195312, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 11:35:35    299s] |  2327|  4476|    -5.60|     0|     0|     0.00|     0|     0|     0|     0|     4.11|     0.00|       7|       0|       0|  3.47%| 0:00:09.0|  2814.6M|
[12/06 11:35:44    308s] Info: violation cost 33361.195312 (cap = 0.000000, tran = 33361.195312, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 11:35:44    308s] |  2327|  4476|    -5.60|     0|     0|     0.00|     0|     0|     0|     0|     4.11|     0.00|       0|       0|       0|  3.47%| 0:00:09.0|  2814.6M|
[12/06 11:35:44    308s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 11:35:44    308s] 
[12/06 11:35:44    308s] ###############################################################################
[12/06 11:35:44    308s] #
[12/06 11:35:44    308s] #  Large fanout net report:  
[12/06 11:35:44    308s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/06 11:35:44    308s] #     - current density: 3.47
[12/06 11:35:44    308s] #
[12/06 11:35:44    308s] #  List of high fanout nets:
[12/06 11:35:44    308s] #        Net(1):  rst: (fanouts = 144)
[12/06 11:35:44    308s] #
[12/06 11:35:44    308s] ###############################################################################
[12/06 11:35:44    308s] Bottom Preferred Layer:
[12/06 11:35:44    308s] +-----------+------------+------------+----------+
[12/06 11:35:44    308s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/06 11:35:44    308s] +-----------+------------+------------+----------+
[12/06 11:35:44    308s] | M3 (z=3)  |          0 |        121 | default  |
[12/06 11:35:44    308s] | M7 (z=7)  |       1126 |          0 | default  |
[12/06 11:35:44    308s] | M8 (z=8)  |       1557 |          0 | default  |
[12/06 11:35:44    308s] +-----------+------------+------------+----------+
[12/06 11:35:44    308s] Via Pillar Rule:
[12/06 11:35:44    308s]     None
[12/06 11:35:45    308s] 
[12/06 11:35:45    308s] 
[12/06 11:35:45    308s] =======================================================================
[12/06 11:35:45    308s]                 Reasons for remaining drv violations
[12/06 11:35:45    308s] =======================================================================
[12/06 11:35:45    308s] *info: Total 2328 net(s) have violations which can't be fixed by DRV optimization.
[12/06 11:35:45    308s] 
[12/06 11:35:45    308s] MultiBuffering failure reasons
[12/06 11:35:45    308s] ------------------------------------------------
[12/06 11:35:45    308s] *info:  2325 net(s): Could not be fixed because the gain is not enough.
[12/06 11:35:45    308s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[12/06 11:35:45    308s] *info:     2 net(s): Could not be fixed because buffering engine can't find a solution.
[12/06 11:35:45    308s] 
[12/06 11:35:45    308s] 
[12/06 11:35:45    308s] *** Finish DRV Fixing (cpu=0:00:19.0 real=0:00:19.0 mem=2814.6M) ***
[12/06 11:35:45    308s] 
[12/06 11:35:45    308s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2814.6M, EPOCH TIME: 1733502945.069705
[12/06 11:35:45    308s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12384).
[12/06 11:35:45    308s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:45    308s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:45    308s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:45    308s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.039, REAL:0.039, MEM:2814.6M, EPOCH TIME: 1733502945.108544
[12/06 11:35:45    308s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2814.6M, EPOCH TIME: 1733502945.114187
[12/06 11:35:45    308s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2814.6M, EPOCH TIME: 1733502945.114251
[12/06 11:35:45    308s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2814.6M, EPOCH TIME: 1733502945.126083
[12/06 11:35:45    308s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:45    308s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:45    308s] 
[12/06 11:35:45    308s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:35:45    308s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.076, REAL:0.076, MEM:2814.6M, EPOCH TIME: 1733502945.202316
[12/06 11:35:45    308s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2814.6M, EPOCH TIME: 1733502945.202373
[12/06 11:35:45    308s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2814.6M, EPOCH TIME: 1733502945.202792
[12/06 11:35:45    308s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2814.6M, EPOCH TIME: 1733502945.212457
[12/06 11:35:45    308s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2814.6M, EPOCH TIME: 1733502945.212746
[12/06 11:35:45    308s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.098, REAL:0.099, MEM:2814.6M, EPOCH TIME: 1733502945.212810
[12/06 11:35:45    308s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.098, REAL:0.099, MEM:2814.6M, EPOCH TIME: 1733502945.212835
[12/06 11:35:45    308s] TDRefine: refinePlace mode is spiral
[12/06 11:35:45    308s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1176749.7
[12/06 11:35:45    308s] OPERPROF: Starting RefinePlace at level 1, MEM:2814.6M, EPOCH TIME: 1733502945.212898
[12/06 11:35:45    308s] *** Starting refinePlace (0:05:09 mem=2814.6M) ***
[12/06 11:35:45    308s] Total net bbox length = 9.100e+05 (4.048e+05 5.051e+05) (ext = 1.822e+04)
[12/06 11:35:45    308s] 
[12/06 11:35:45    308s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:35:45    308s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 11:35:45    308s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:35:45    308s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:35:45    308s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2814.6M, EPOCH TIME: 1733502945.243735
[12/06 11:35:45    308s] Starting refinePlace ...
[12/06 11:35:45    308s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:35:45    308s] One DDP V2 for no tweak run.
[12/06 11:35:45    308s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:35:45    308s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2822.1M, EPOCH TIME: 1733502945.331789
[12/06 11:35:45    308s] DDP initSite1 nrRow 831 nrJob 831
[12/06 11:35:45    308s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2822.1M, EPOCH TIME: 1733502945.331880
[12/06 11:35:45    308s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.017, REAL:0.017, MEM:2822.1M, EPOCH TIME: 1733502945.348521
[12/06 11:35:45    308s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2822.1M, EPOCH TIME: 1733502945.348560
[12/06 11:35:45    308s] DDP markSite nrRow 831 nrJob 831
[12/06 11:35:45    308s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.019, REAL:0.019, MEM:2822.1M, EPOCH TIME: 1733502945.367285
[12/06 11:35:45    308s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.036, REAL:0.036, MEM:2822.1M, EPOCH TIME: 1733502945.367447
[12/06 11:35:45    309s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 11:35:45    309s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2822.1M, EPOCH TIME: 1733502945.528484
[12/06 11:35:45    309s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2822.1M, EPOCH TIME: 1733502945.528538
[12/06 11:35:45    309s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.053, REAL:0.054, MEM:2822.1M, EPOCH TIME: 1733502945.582062
[12/06 11:35:45    309s] ** Cut row section cpu time 0:00:00.1.
[12/06 11:35:45    309s]  ** Cut row section real time 0:00:00.0.
[12/06 11:35:45    309s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.054, REAL:0.054, MEM:2822.1M, EPOCH TIME: 1733502945.582261
[12/06 11:35:45    309s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 11:35:45    309s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2822.1M, EPOCH TIME: 1733502945.620818
[12/06 11:35:45    309s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2822.1M, EPOCH TIME: 1733502945.620903
[12/06 11:35:45    309s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 11:35:45    309s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2822.1M, EPOCH TIME: 1733502945.621424
[12/06 11:35:45    309s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2822.1M, EPOCH TIME: 1733502945.621487
[12/06 11:35:45    309s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.102, REAL:0.103, MEM:2822.1M, EPOCH TIME: 1733502945.724007
[12/06 11:35:45    309s] ** Cut row section cpu time 0:00:00.1.
[12/06 11:35:45    309s]  ** Cut row section real time 0:00:00.0.
[12/06 11:35:45    309s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.103, REAL:0.103, MEM:2822.1M, EPOCH TIME: 1733502945.724791
[12/06 11:35:45    309s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 11:35:45    309s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=2822.1MB) @(0:05:09 - 0:05:09).
[12/06 11:35:45    309s] Move report: preRPlace moves 1117 insts, mean move: 0.28 um, max move: 5.40 um 
[12/06 11:35:45    309s] 	Max move on inst (ys[0].xs[1].torus_switch_xy/FE_OFC2275_s_msg_30): (995.20, 198.20) --> (995.20, 192.80)
[12/06 11:35:45    309s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
[12/06 11:35:45    309s] wireLenOptFixPriorityInst 3136 inst fixed
[12/06 11:35:45    309s] 
[12/06 11:35:45    309s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 11:35:46    309s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:35:46    309s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:35:46    309s] Move report: legalization moves 382 insts, mean move: 0.16 um, max move: 4.80 um spiral
[12/06 11:35:46    309s] 	Max move on inst (ys[3].xs[3].torus_switch_xy/FE_OFC2614_s_msg_31): (555.20, 714.80) --> (560.00, 714.80)
[12/06 11:35:46    309s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/06 11:35:46    309s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/06 11:35:46    309s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=2806.1MB) @(0:05:09 - 0:05:10).
[12/06 11:35:46    309s] Move report: Detail placement moves 1052 insts, mean move: 0.33 um, max move: 6.60 um 
[12/06 11:35:46    309s] 	Max move on inst (ys[3].xs[3].torus_switch_xy/FE_OFC2614_s_msg_31): (555.20, 716.60) --> (560.00, 714.80)
[12/06 11:35:46    309s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2806.1MB
[12/06 11:35:46    309s] Statistics of distance of Instance movement in refine placement:
[12/06 11:35:46    309s]   maximum (X+Y) =         6.60 um
[12/06 11:35:46    309s]   inst (ys[3].xs[3].torus_switch_xy/FE_OFC2614_s_msg_31) with max move: (555.2, 716.6) -> (560, 714.8)
[12/06 11:35:46    309s]   mean    (X+Y) =         0.33 um
[12/06 11:35:46    309s] Summary Report:
[12/06 11:35:46    309s] Instances move: 1052 (out of 9320 movable)
[12/06 11:35:46    309s] Instances flipped: 0
[12/06 11:35:46    309s] Mean displacement: 0.33 um
[12/06 11:35:46    309s] Max displacement: 6.60 um (Instance: ys[3].xs[3].torus_switch_xy/FE_OFC2614_s_msg_31) (555.2, 716.6) -> (560, 714.8)
[12/06 11:35:46    309s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
[12/06 11:35:46    309s] Total instances moved : 1052
[12/06 11:35:46    309s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.998, REAL:0.999, MEM:2806.1M, EPOCH TIME: 1733502946.242654
[12/06 11:35:46    309s] Total net bbox length = 9.101e+05 (4.049e+05 5.052e+05) (ext = 1.822e+04)
[12/06 11:35:46    309s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2806.1MB
[12/06 11:35:46    309s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=2806.1MB) @(0:05:09 - 0:05:10).
[12/06 11:35:46    309s] *** Finished refinePlace (0:05:10 mem=2806.1M) ***
[12/06 11:35:46    309s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1176749.7
[12/06 11:35:46    309s] OPERPROF: Finished RefinePlace at level 1, CPU:1.031, REAL:1.033, MEM:2806.1M, EPOCH TIME: 1733502946.245688
[12/06 11:35:46    309s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2806.1M, EPOCH TIME: 1733502946.273393
[12/06 11:35:46    309s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12384).
[12/06 11:35:46    309s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:46    309s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:46    309s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:46    309s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.035, REAL:0.035, MEM:2798.1M, EPOCH TIME: 1733502946.308806
[12/06 11:35:46    309s] *** maximum move = 6.60 um ***
[12/06 11:35:46    309s] *** Finished re-routing un-routed nets (2798.1M) ***
[12/06 11:35:46    309s] OPERPROF: Starting DPlace-Init at level 1, MEM:2798.1M, EPOCH TIME: 1733502946.328005
[12/06 11:35:46    309s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2798.1M, EPOCH TIME: 1733502946.338931
[12/06 11:35:46    309s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:46    309s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:46    309s] 
[12/06 11:35:46    309s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:35:46    309s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.075, REAL:0.075, MEM:2798.1M, EPOCH TIME: 1733502946.414175
[12/06 11:35:46    309s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2798.1M, EPOCH TIME: 1733502946.414234
[12/06 11:35:46    309s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2814.1M, EPOCH TIME: 1733502946.414833
[12/06 11:35:46    309s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2814.1M, EPOCH TIME: 1733502946.424480
[12/06 11:35:46    309s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2814.1M, EPOCH TIME: 1733502946.424751
[12/06 11:35:46    309s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.096, REAL:0.097, MEM:2814.1M, EPOCH TIME: 1733502946.424811
[12/06 11:35:46    310s] 
[12/06 11:35:46    310s] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=2814.1M) ***
[12/06 11:35:46    310s] Deleting 0 temporary hard placement blockage(s).
[12/06 11:35:46    310s] Total-nets :: 10081, Stn-nets :: 5325, ratio :: 52.8221 %, Total-len 913203, Stn-len 643470
[12/06 11:35:46    310s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2795.0M, EPOCH TIME: 1733502946.667801
[12/06 11:35:46    310s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120).
[12/06 11:35:46    310s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:46    310s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:46    310s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:46    310s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.028, REAL:0.028, MEM:2731.0M, EPOCH TIME: 1733502946.696032
[12/06 11:35:46    310s] TotalInstCnt at PhyDesignMc Destruction: 9440
[12/06 11:35:46    310s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1176749.6
[12/06 11:35:46    310s] *** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:22.2/0:00:22.3 (1.0), totSession cpu/real = 0:05:10.2/0:05:13.2 (1.0), mem = 2731.0M
[12/06 11:35:46    310s] 
[12/06 11:35:46    310s] =============================================================================================
[12/06 11:35:46    310s]  Step TAT Report : DrvOpt #3 / ccopt_design #1                                  21.17-s075_1
[12/06 11:35:46    310s] =============================================================================================
[12/06 11:35:46    310s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 11:35:46    310s] ---------------------------------------------------------------------------------------------
[12/06 11:35:46    310s] [ SlackTraversorInit     ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 11:35:46    310s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   4.2 % )     0:00:00.9 /  0:00:00.9    1.0
[12/06 11:35:46    310s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:35:46    310s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/06 11:35:46    310s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/06 11:35:46    310s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:01.1 /  0:00:01.1    1.0
[12/06 11:35:46    310s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:35:46    310s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:18.8 /  0:00:18.8    1.0
[12/06 11:35:46    310s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:18.7 /  0:00:18.6    1.0
[12/06 11:35:46    310s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:35:46    310s] [ OptEval                ]      5   0:00:18.6  (  83.5 % )     0:00:18.6 /  0:00:18.6    1.0
[12/06 11:35:46    310s] [ OptCommit              ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:35:46    310s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.2
[12/06 11:35:46    310s] [ IncrDelayCalc          ]      9   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.3
[12/06 11:35:46    310s] [ DrvFindVioNets         ]      3   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 11:35:46    310s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.0
[12/06 11:35:46    310s] [ RefinePlace            ]      1   0:00:01.5  (   6.9 % )     0:00:01.5 /  0:00:01.5    1.0
[12/06 11:35:46    310s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/06 11:35:46    310s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:35:46    310s] [ MISC                   ]          0:00:00.4  (   1.9 % )     0:00:00.4 /  0:00:00.4    1.0
[12/06 11:35:46    310s] ---------------------------------------------------------------------------------------------
[12/06 11:35:46    310s]  DrvOpt #3 TOTAL                    0:00:22.3  ( 100.0 % )     0:00:22.3 /  0:00:22.2    1.0
[12/06 11:35:46    310s] ---------------------------------------------------------------------------------------------
[12/06 11:35:46    310s] 
[12/06 11:35:46    310s] End: GigaOpt DRV Optimization
[12/06 11:35:46    310s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/06 11:35:46    310s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2731.0M, EPOCH TIME: 1733502946.711141
[12/06 11:35:46    310s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:46    310s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:46    310s] 
[12/06 11:35:46    310s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:35:46    310s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.076, REAL:0.077, MEM:2731.0M, EPOCH TIME: 1733502946.787939
[12/06 11:35:46    310s] 
[12/06 11:35:46    310s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120).
[12/06 11:35:46    310s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:47    310s] 
------------------------------------------------------------------
     Summary (cpu=0.37min real=0.37min mem=2731.0M)
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow view_functional_wcl_fast 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.106  |  4.106  |  4.993  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5808   |  3328   |  3152   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |   2155 (3537)    |   -5.459   |   2155 (4121)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/06 11:35:47    310s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2779.2M, EPOCH TIME: 1733502947.165133
[12/06 11:35:47    310s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:47    310s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:47    310s] 
[12/06 11:35:47    310s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:35:47    310s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.075, REAL:0.075, MEM:2779.2M, EPOCH TIME: 1733502947.240596
[12/06 11:35:47    310s] 
[12/06 11:35:47    310s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120).
[12/06 11:35:47    310s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:47    310s] Density: 3.468%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[12/06 11:35:47    310s] **optDesign ... cpu = 0:01:25, real = 0:01:26, mem = 2345.2M, totSessionCpu=0:05:11 **
[12/06 11:35:47    311s] Deleting Lib Analyzer.
[12/06 11:35:47    311s] 
[12/06 11:35:47    311s] Optimization is working on the following views:
[12/06 11:35:47    311s]   Setup views: view_functional_wcl_slow 
[12/06 11:35:47    311s]   Hold  views: view_functional_wcl_slow 
[12/06 11:35:48    311s] 
[12/06 11:35:48    311s] Active setup views:
[12/06 11:35:48    311s]  view_functional_wcl_slow
[12/06 11:35:48    311s]   Dominating endpoints: 0
[12/06 11:35:48    311s]   Dominating TNS: -0.000
[12/06 11:35:48    311s] 
[12/06 11:35:48    311s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/06 11:35:48    311s] **INFO: Flow update: Design timing is met.
[12/06 11:35:48    311s] **INFO: Flow update: Design timing is met.
[12/06 11:35:48    311s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/06 11:35:48    311s] Info: 120 nets with fixed/cover wires excluded.
[12/06 11:35:48    311s] Info: 121 clock nets excluded from IPO operation.
[12/06 11:35:48    311s] ### Creating LA Mngr. totSessionCpu=0:05:12 mem=2724.4M
[12/06 11:35:48    311s] ### Creating LA Mngr, finished. totSessionCpu=0:05:12 mem=2724.4M
[12/06 11:35:48    311s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 11:35:48    311s] ### Creating PhyDesignMc. totSessionCpu=0:05:12 mem=2781.6M
[12/06 11:35:48    311s] OPERPROF: Starting DPlace-Init at level 1, MEM:2781.6M, EPOCH TIME: 1733502948.138885
[12/06 11:35:48    311s] Processing tracks to init pin-track alignment.
[12/06 11:35:48    311s] z: 2, totalTracks: 1
[12/06 11:35:48    311s] z: 4, totalTracks: 1
[12/06 11:35:48    311s] z: 6, totalTracks: 1
[12/06 11:35:48    311s] z: 8, totalTracks: 1
[12/06 11:35:48    311s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:35:48    311s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:35:48    311s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2781.6M, EPOCH TIME: 1733502948.150324
[12/06 11:35:48    311s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:48    311s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:48    311s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:35:48    311s] 
[12/06 11:35:48    311s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:35:48    311s] 
[12/06 11:35:48    311s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 11:35:48    311s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.079, REAL:0.079, MEM:2781.6M, EPOCH TIME: 1733502948.229492
[12/06 11:35:48    311s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2781.6M, EPOCH TIME: 1733502948.229551
[12/06 11:35:48    311s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2781.6M, EPOCH TIME: 1733502948.229929
[12/06 11:35:48    311s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2781.6MB).
[12/06 11:35:48    311s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.101, MEM:2781.6M, EPOCH TIME: 1733502948.239666
[12/06 11:35:48    311s] TotalInstCnt at PhyDesignMc Initialization: 9440
[12/06 11:35:48    311s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:12 mem=2781.6M
[12/06 11:35:48    311s] Begin: Area Reclaim Optimization
[12/06 11:35:48    311s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:11.9/0:05:14.9 (1.0), mem = 2781.6M
[12/06 11:35:48    311s] 
[12/06 11:35:48    311s] Creating Lib Analyzer ...
[12/06 11:35:48    312s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/06 11:35:48    312s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/06 11:35:48    312s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/06 11:35:48    312s] 
[12/06 11:35:48    312s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 11:35:49    312s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:13 mem=2787.6M
[12/06 11:35:49    312s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:13 mem=2787.6M
[12/06 11:35:49    312s] Creating Lib Analyzer, finished. 
[12/06 11:35:49    312s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1176749.7
[12/06 11:35:49    312s] ### Creating RouteCongInterface, started
[12/06 11:35:49    312s] 
[12/06 11:35:49    312s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/06 11:35:49    312s] 
[12/06 11:35:49    312s] #optDebug: {0, 1.000}
[12/06 11:35:49    312s] ### Creating RouteCongInterface, finished
[12/06 11:35:49    312s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/06 11:35:49    312s] ### Creating LA Mngr. totSessionCpu=0:05:13 mem=2787.6M
[12/06 11:35:49    312s] ### Creating LA Mngr, finished. totSessionCpu=0:05:13 mem=2787.6M
[12/06 11:35:49    313s] Usable buffer cells for single buffer setup transform:
[12/06 11:35:49    313s] CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx 
[12/06 11:35:49    313s] Number of usable buffer cells above: 10
[12/06 11:35:49    313s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2787.6M, EPOCH TIME: 1733502949.544998
[12/06 11:35:49    313s] Found 0 hard placement blockage before merging.
[12/06 11:35:49    313s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2787.6M, EPOCH TIME: 1733502949.545230
[12/06 11:35:49    313s] Reclaim Optimization WNS Slack 0.027  TNS Slack 0.000 Density 3.47
[12/06 11:35:49    313s] +---------+---------+--------+--------+------------+--------+
[12/06 11:35:49    313s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/06 11:35:49    313s] +---------+---------+--------+--------+------------+--------+
[12/06 11:35:49    313s] |    3.47%|        -|   0.027|   0.000|   0:00:00.0| 2787.6M|
[12/06 11:35:49    313s] |    3.47%|        0|   0.027|   0.000|   0:00:00.0| 2787.6M|
[12/06 11:35:49    313s] #optDebug: <stH: 1.8000 MiSeL: 33.9170>
[12/06 11:35:50    313s] |    3.47%|        0|   0.027|   0.000|   0:00:01.0| 2787.6M|
[12/06 11:35:50    314s] |    3.46%|       79|   0.027|   0.000|   0:00:00.0| 2811.2M|
[12/06 11:35:51    315s] |    3.43%|      321|   0.027|   0.000|   0:00:01.0| 2811.2M|
[12/06 11:35:52    315s] |    3.43%|        1|   0.027|   0.000|   0:00:01.0| 2811.2M|
[12/06 11:35:52    315s] |    3.43%|        0|   0.027|   0.000|   0:00:00.0| 2811.2M|
[12/06 11:35:52    315s] #optDebug: <stH: 1.8000 MiSeL: 33.9170>
[12/06 11:35:52    315s] #optDebug: RTR_SNLTF <10.0000 1.8000> <18.0000> 
[12/06 11:35:52    315s] |    3.43%|        0|   0.027|   0.000|   0:00:00.0| 2811.2M|
[12/06 11:35:52    315s] +---------+---------+--------+--------+------------+--------+
[12/06 11:35:52    315s] Reclaim Optimization End WNS Slack 0.027  TNS Slack 0.000 Density 3.43
[12/06 11:35:52    315s] 
[12/06 11:35:52    315s] ** Summary: Restruct = 0 Buffer Deletion = 79 Declone = 0 Resize = 305 **
[12/06 11:35:52    315s] --------------------------------------------------------------
[12/06 11:35:52    315s] |                                   | Total     | Sequential |
[12/06 11:35:52    315s] --------------------------------------------------------------
[12/06 11:35:52    315s] | Num insts resized                 |     304  |       0    |
[12/06 11:35:52    315s] | Num insts undone                  |      17  |       0    |
[12/06 11:35:52    315s] | Num insts Downsized               |     304  |       0    |
[12/06 11:35:52    315s] | Num insts Samesized               |       0  |       0    |
[12/06 11:35:52    315s] | Num insts Upsized                 |       0  |       0    |
[12/06 11:35:52    315s] | Num multiple commits+uncommits    |       1  |       -    |
[12/06 11:35:52    315s] --------------------------------------------------------------
[12/06 11:35:52    315s] Bottom Preferred Layer:
[12/06 11:35:52    315s] +-----------+------------+------------+----------+
[12/06 11:35:52    315s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/06 11:35:52    315s] +-----------+------------+------------+----------+
[12/06 11:35:52    315s] | M3 (z=3)  |          0 |        121 | default  |
[12/06 11:35:52    315s] | M7 (z=7)  |       1126 |          0 | default  |
[12/06 11:35:52    315s] | M8 (z=8)  |       1557 |          0 | default  |
[12/06 11:35:52    315s] +-----------+------------+------------+----------+
[12/06 11:35:52    315s] Via Pillar Rule:
[12/06 11:35:52    315s]     None
[12/06 11:35:52    315s] 
[12/06 11:35:52    315s] Number of times islegalLocAvaiable called = 1614 skipped = 0, called in commitmove = 322, skipped in commitmove = 0
[12/06 11:35:52    315s] End: Core Area Reclaim Optimization (cpu = 0:00:04.0) (real = 0:00:04.0) **
[12/06 11:35:52    315s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2811.2M, EPOCH TIME: 1733502952.428571
[12/06 11:35:52    315s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12305).
[12/06 11:35:52    315s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:52    315s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:52    315s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:52    315s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:2811.2M, EPOCH TIME: 1733502952.458402
[12/06 11:35:52    315s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2811.2M, EPOCH TIME: 1733502952.463076
[12/06 11:35:52    315s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2811.2M, EPOCH TIME: 1733502952.463148
[12/06 11:35:52    315s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2811.2M, EPOCH TIME: 1733502952.474613
[12/06 11:35:52    315s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:52    315s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:52    316s] 
[12/06 11:35:52    316s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:35:52    316s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.073, REAL:0.073, MEM:2811.2M, EPOCH TIME: 1733502952.548063
[12/06 11:35:52    316s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2811.2M, EPOCH TIME: 1733502952.548122
[12/06 11:35:52    316s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2811.2M, EPOCH TIME: 1733502952.548521
[12/06 11:35:52    316s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2811.2M, EPOCH TIME: 1733502952.558147
[12/06 11:35:52    316s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2811.2M, EPOCH TIME: 1733502952.558409
[12/06 11:35:52    316s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.095, REAL:0.095, MEM:2811.2M, EPOCH TIME: 1733502952.558470
[12/06 11:35:52    316s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.095, REAL:0.095, MEM:2811.2M, EPOCH TIME: 1733502952.558496
[12/06 11:35:52    316s] TDRefine: refinePlace mode is spiral
[12/06 11:35:52    316s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1176749.8
[12/06 11:35:52    316s] OPERPROF: Starting RefinePlace at level 1, MEM:2811.2M, EPOCH TIME: 1733502952.558563
[12/06 11:35:52    316s] *** Starting refinePlace (0:05:16 mem=2811.2M) ***
[12/06 11:35:52    316s] Total net bbox length = 9.099e+05 (4.048e+05 5.051e+05) (ext = 1.822e+04)
[12/06 11:35:52    316s] 
[12/06 11:35:52    316s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:35:52    316s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 11:35:52    316s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:35:52    316s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:35:52    316s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2811.2M, EPOCH TIME: 1733502952.588647
[12/06 11:35:52    316s] Starting refinePlace ...
[12/06 11:35:52    316s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:35:52    316s] One DDP V2 for no tweak run.
[12/06 11:35:52    316s] 
[12/06 11:35:52    316s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 11:35:52    316s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:35:52    316s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:35:52    316s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/06 11:35:52    316s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/06 11:35:52    316s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/06 11:35:52    316s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2795.2MB) @(0:05:16 - 0:05:16).
[12/06 11:35:52    316s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 11:35:52    316s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2795.2MB
[12/06 11:35:52    316s] Statistics of distance of Instance movement in refine placement:
[12/06 11:35:52    316s]   maximum (X+Y) =         0.00 um
[12/06 11:35:52    316s]   mean    (X+Y) =         0.00 um
[12/06 11:35:52    316s] Summary Report:
[12/06 11:35:52    316s] Instances move: 0 (out of 9241 movable)
[12/06 11:35:52    316s] Instances flipped: 0
[12/06 11:35:52    316s] Mean displacement: 0.00 um
[12/06 11:35:52    316s] Max displacement: 0.00 um 
[12/06 11:35:52    316s] Total instances moved : 0
[12/06 11:35:52    316s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.374, REAL:0.374, MEM:2795.2M, EPOCH TIME: 1733502952.962475
[12/06 11:35:52    316s] Total net bbox length = 9.099e+05 (4.048e+05 5.051e+05) (ext = 1.822e+04)
[12/06 11:35:52    316s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2795.2MB
[12/06 11:35:52    316s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2795.2MB) @(0:05:16 - 0:05:16).
[12/06 11:35:52    316s] *** Finished refinePlace (0:05:16 mem=2795.2M) ***
[12/06 11:35:52    316s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1176749.8
[12/06 11:35:52    316s] OPERPROF: Finished RefinePlace at level 1, CPU:0.406, REAL:0.407, MEM:2795.2M, EPOCH TIME: 1733502952.965269
[12/06 11:35:52    316s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2795.2M, EPOCH TIME: 1733502952.992876
[12/06 11:35:52    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12305).
[12/06 11:35:52    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:53    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:53    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:53    316s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.033, REAL:0.033, MEM:2795.2M, EPOCH TIME: 1733502953.026224
[12/06 11:35:53    316s] *** maximum move = 0.00 um ***
[12/06 11:35:53    316s] *** Finished re-routing un-routed nets (2795.2M) ***
[12/06 11:35:53    316s] OPERPROF: Starting DPlace-Init at level 1, MEM:2795.2M, EPOCH TIME: 1733502953.044865
[12/06 11:35:53    316s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2795.2M, EPOCH TIME: 1733502953.055664
[12/06 11:35:53    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:53    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:53    316s] 
[12/06 11:35:53    316s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:35:53    316s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.067, REAL:0.067, MEM:2795.2M, EPOCH TIME: 1733502953.122610
[12/06 11:35:53    316s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2795.2M, EPOCH TIME: 1733502953.122668
[12/06 11:35:53    316s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2811.2M, EPOCH TIME: 1733502953.123261
[12/06 11:35:53    316s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2811.2M, EPOCH TIME: 1733502953.132968
[12/06 11:35:53    316s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2811.2M, EPOCH TIME: 1733502953.133228
[12/06 11:35:53    316s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.088, REAL:0.088, MEM:2811.2M, EPOCH TIME: 1733502953.133289
[12/06 11:35:53    316s] 
[12/06 11:35:53    316s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2811.2M) ***
[12/06 11:35:53    316s] Deleting 0 temporary hard placement blockage(s).
[12/06 11:35:53    316s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1176749.7
[12/06 11:35:53    316s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.9/0:00:04.9 (1.0), totSession cpu/real = 0:05:16.8/0:05:19.8 (1.0), mem = 2811.2M
[12/06 11:35:53    316s] 
[12/06 11:35:53    316s] =============================================================================================
[12/06 11:35:53    316s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.17-s075_1
[12/06 11:35:53    316s] =============================================================================================
[12/06 11:35:53    316s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 11:35:53    316s] ---------------------------------------------------------------------------------------------
[12/06 11:35:53    316s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.1    1.0
[12/06 11:35:53    316s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  17.1 % )     0:00:00.8 /  0:00:00.8    1.0
[12/06 11:35:53    316s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:35:53    316s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[12/06 11:35:53    316s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 11:35:53    316s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:35:53    316s] [ OptimizationStep       ]      1   0:00:00.2  (   3.9 % )     0:00:02.8 /  0:00:02.8    1.0
[12/06 11:35:53    316s] [ OptSingleIteration     ]      7   0:00:00.1  (   1.4 % )     0:00:02.6 /  0:00:02.6    1.0
[12/06 11:35:53    316s] [ OptGetWeight           ]    102   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:35:53    316s] [ OptEval                ]    102   0:00:01.8  (  36.3 % )     0:00:01.8 /  0:00:01.8    1.0
[12/06 11:35:53    316s] [ OptCommit              ]    102   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    0.8
[12/06 11:35:53    316s] [ PostCommitDelayUpdate  ]    103   0:00:00.1  (   1.0 % )     0:00:00.5 /  0:00:00.5    1.0
[12/06 11:35:53    316s] [ IncrDelayCalc          ]     39   0:00:00.5  (  10.1 % )     0:00:00.5 /  0:00:00.5    0.9
[12/06 11:35:53    316s] [ RefinePlace            ]      1   0:00:00.9  (  18.0 % )     0:00:00.9 /  0:00:00.9    1.0
[12/06 11:35:53    316s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:35:53    316s] [ IncrTimingUpdate       ]     12   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    0.8
[12/06 11:35:53    316s] [ MISC                   ]          0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.1    0.9
[12/06 11:35:53    316s] ---------------------------------------------------------------------------------------------
[12/06 11:35:53    316s]  AreaOpt #1 TOTAL                   0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:04.9    1.0
[12/06 11:35:53    316s] ---------------------------------------------------------------------------------------------
[12/06 11:35:53    316s] 
[12/06 11:35:53    316s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2792.1M, EPOCH TIME: 1733502953.315703
[12/06 11:35:53    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120).
[12/06 11:35:53    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:53    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:53    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:53    316s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.031, REAL:0.031, MEM:2731.1M, EPOCH TIME: 1733502953.346751
[12/06 11:35:53    316s] TotalInstCnt at PhyDesignMc Destruction: 9361
[12/06 11:35:53    316s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=2731.14M, totSessionCpu=0:05:17).
[12/06 11:35:53    316s] postCtsLateCongRepair #1 0
[12/06 11:35:53    316s] postCtsLateCongRepair #1 0
[12/06 11:35:53    316s] postCtsLateCongRepair #1 0
[12/06 11:35:53    316s] postCtsLateCongRepair #1 0
[12/06 11:35:53    316s] Starting local wire reclaim
[12/06 11:35:53    316s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2731.1M, EPOCH TIME: 1733502953.378225
[12/06 11:35:53    316s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2731.1M, EPOCH TIME: 1733502953.378287
[12/06 11:35:53    316s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2731.1M, EPOCH TIME: 1733502953.378333
[12/06 11:35:53    316s] Processing tracks to init pin-track alignment.
[12/06 11:35:53    316s] z: 2, totalTracks: 1
[12/06 11:35:53    316s] z: 4, totalTracks: 1
[12/06 11:35:53    316s] z: 6, totalTracks: 1
[12/06 11:35:53    316s] z: 8, totalTracks: 1
[12/06 11:35:53    316s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:35:53    316s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:35:53    316s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2731.1M, EPOCH TIME: 1733502953.389508
[12/06 11:35:53    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:53    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:53    316s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:35:53    316s] 
[12/06 11:35:53    316s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:35:53    316s] 
[12/06 11:35:53    316s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 11:35:53    316s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.071, REAL:0.071, MEM:2731.1M, EPOCH TIME: 1733502953.460411
[12/06 11:35:53    316s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2731.1M, EPOCH TIME: 1733502953.460469
[12/06 11:35:53    316s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2731.1M, EPOCH TIME: 1733502953.460867
[12/06 11:35:53    316s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2731.1MB).
[12/06 11:35:53    316s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.092, REAL:0.092, MEM:2731.1M, EPOCH TIME: 1733502953.470450
[12/06 11:35:53    316s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.092, REAL:0.092, MEM:2731.1M, EPOCH TIME: 1733502953.470477
[12/06 11:35:53    316s] TDRefine: refinePlace mode is spiral
[12/06 11:35:53    316s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1176749.9
[12/06 11:35:53    316s] OPERPROF:   Starting RefinePlace at level 2, MEM:2731.1M, EPOCH TIME: 1733502953.470536
[12/06 11:35:53    316s] *** Starting refinePlace (0:05:17 mem=2731.1M) ***
[12/06 11:35:53    316s] Total net bbox length = 9.099e+05 (4.048e+05 5.051e+05) (ext = 1.822e+04)
[12/06 11:35:53    316s] 
[12/06 11:35:53    316s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:35:53    316s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:35:53    316s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:35:53    316s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2731.1M, EPOCH TIME: 1733502953.501295
[12/06 11:35:53    316s] Starting refinePlace ...
[12/06 11:35:53    316s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:35:53    317s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:35:53    317s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2731.1M, EPOCH TIME: 1733502953.580371
[12/06 11:35:53    317s] DDP initSite1 nrRow 831 nrJob 831
[12/06 11:35:53    317s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2731.1M, EPOCH TIME: 1733502953.580459
[12/06 11:35:53    317s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.012, REAL:0.012, MEM:2731.1M, EPOCH TIME: 1733502953.592446
[12/06 11:35:53    317s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2731.1M, EPOCH TIME: 1733502953.592531
[12/06 11:35:53    317s] DDP markSite nrRow 831 nrJob 831
[12/06 11:35:53    317s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.019, REAL:0.019, MEM:2731.1M, EPOCH TIME: 1733502953.611533
[12/06 11:35:53    317s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.031, REAL:0.031, MEM:2731.1M, EPOCH TIME: 1733502953.611611
[12/06 11:35:53    317s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 11:35:53    317s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2731.1M, EPOCH TIME: 1733502953.742818
[12/06 11:35:53    317s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2731.1M, EPOCH TIME: 1733502953.742866
[12/06 11:35:53    317s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.054, REAL:0.054, MEM:2731.1M, EPOCH TIME: 1733502953.797031
[12/06 11:35:53    317s] ** Cut row section cpu time 0:00:00.1.
[12/06 11:35:53    317s]  ** Cut row section real time 0:00:00.0.
[12/06 11:35:53    317s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.054, REAL:0.054, MEM:2731.1M, EPOCH TIME: 1733502953.797280
[12/06 11:35:53    317s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 11:35:53    317s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2731.1M, EPOCH TIME: 1733502953.834835
[12/06 11:35:53    317s] OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2731.1M, EPOCH TIME: 1733502953.834922
[12/06 11:35:53    317s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 11:35:53    317s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2731.1M, EPOCH TIME: 1733502953.835447
[12/06 11:35:53    317s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2731.1M, EPOCH TIME: 1733502953.835517
[12/06 11:35:53    317s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.096, REAL:0.097, MEM:2731.1M, EPOCH TIME: 1733502953.932262
[12/06 11:35:53    317s] ** Cut row section cpu time 0:00:00.1.
[12/06 11:35:53    317s]  ** Cut row section real time 0:00:00.0.
[12/06 11:35:53    317s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.098, REAL:0.098, MEM:2731.1M, EPOCH TIME: 1733502953.933340
[12/06 11:35:54    317s]   Spread Effort: high, pre-route mode, useDDP on.
[12/06 11:35:54    317s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=2731.1MB) @(0:05:17 - 0:05:18).
[12/06 11:35:54    317s] Move report: preRPlace moves 1081 insts, mean move: 0.17 um, max move: 3.00 um 
[12/06 11:35:54    317s] 	Max move on inst (ys[1].xs[2].torus_switch_xy/e_out_data_reg_reg[8]): (1339.40, 952.40) --> (1338.20, 954.20)
[12/06 11:35:54    317s] 	Length: 20 sites, height: 1 rows, site name: core, cell type: DFKCNQD1
[12/06 11:35:54    317s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2731.1M, EPOCH TIME: 1733502954.062308
[12/06 11:35:54    317s] OPERPROF:         Starting spMPad at level 5, MEM:2735.3M, EPOCH TIME: 1733502954.076653
[12/06 11:35:54    317s] OPERPROF:           Starting spContextMPad at level 6, MEM:2735.3M, EPOCH TIME: 1733502954.077214
[12/06 11:35:54    317s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2735.3M, EPOCH TIME: 1733502954.077253
[12/06 11:35:54    317s] MP Top (9241): mp=1.050. U=0.034.
[12/06 11:35:54    317s] OPERPROF:         Finished spMPad at level 5, CPU:0.011, REAL:0.011, MEM:2735.3M, EPOCH TIME: 1733502954.087258
[12/06 11:35:54    317s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2735.3M, EPOCH TIME: 1733502954.088274
[12/06 11:35:54    317s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2735.3M, EPOCH TIME: 1733502954.088312
[12/06 11:35:54    317s] OPERPROF:             Starting InitSKP at level 7, MEM:2735.3M, EPOCH TIME: 1733502954.088671
[12/06 11:35:54    317s] no activity file in design. spp won't run.
[12/06 11:35:54    317s] no activity file in design. spp won't run.
[12/06 11:35:54    317s] **WARN: [IO pin not placed] clk
[12/06 11:35:54    317s] **WARN: [IO pin not placed] rst
[12/06 11:35:54    317s] **WARN: [IO pin not placed] out_v
[12/06 11:35:54    317s] **WARN: [IO pin not placed] out[31]
[12/06 11:35:54    317s] **WARN: [IO pin not placed] out[30]
[12/06 11:35:54    317s] **WARN: [IO pin not placed] out[29]
[12/06 11:35:54    317s] **WARN: [IO pin not placed] out[28]
[12/06 11:35:54    317s] **WARN: [IO pin not placed] out[27]
[12/06 11:35:54    317s] **WARN: [IO pin not placed] out[26]
[12/06 11:35:54    317s] **WARN: [IO pin not placed] out[25]
[12/06 11:35:54    317s] **WARN: [IO pin not placed] ...
[12/06 11:35:54    317s] **WARN: [IO pin not placed] The ratio of IO pins are not placed: 36 / 36 = 100.00%
[12/06 11:35:54    317s] *** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
[12/06 11:35:54    317s] OPERPROF:             Finished InitSKP at level 7, CPU:0.397, REAL:0.398, MEM:2738.8M, EPOCH TIME: 1733502954.486192
[12/06 11:35:54    318s] Timing cost in AAE based: 1382.8824003354857268
[12/06 11:35:54    318s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.484, REAL:0.485, MEM:2742.2M, EPOCH TIME: 1733502954.573228
[12/06 11:35:54    318s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.485, REAL:0.486, MEM:2742.2M, EPOCH TIME: 1733502954.574137
[12/06 11:35:54    318s] SKP cleared!
[12/06 11:35:54    318s] AAE Timing clean up.
[12/06 11:35:54    318s] Tweakage: fix icg 1, fix clk 0.
[12/06 11:35:54    318s] Tweakage: density cost 1, scale 0.4.
[12/06 11:35:54    318s] Tweakage: activity cost 0, scale 1.0.
[12/06 11:35:54    318s] Tweakage: timing cost on, scale 1.0.
[12/06 11:35:54    318s] OPERPROF:         Starting CoreOperation at level 5, MEM:2742.2M, EPOCH TIME: 1733502954.577106
[12/06 11:35:54    318s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2742.2M, EPOCH TIME: 1733502954.586261
[12/06 11:35:54    318s] Tweakage swap 194 pairs.
[12/06 11:35:54    318s] Tweakage swap 188 pairs.
[12/06 11:35:54    318s] Tweakage swap 146 pairs.
[12/06 11:35:54    318s] Tweakage swap 170 pairs.
[12/06 11:35:54    318s] Tweakage swap 46 pairs.
[12/06 11:35:54    318s] Tweakage swap 39 pairs.
[12/06 11:35:54    318s] Tweakage swap 35 pairs.
[12/06 11:35:54    318s] Tweakage swap 45 pairs.
[12/06 11:35:54    318s] Tweakage swap 15 pairs.
[12/06 11:35:54    318s] Tweakage swap 5 pairs.
[12/06 11:35:54    318s] Tweakage swap 7 pairs.
[12/06 11:35:54    318s] Tweakage swap 8 pairs.
[12/06 11:35:55    318s] Tweakage swap 30 pairs.
[12/06 11:35:55    318s] Tweakage swap 33 pairs.
[12/06 11:35:55    318s] Tweakage swap 23 pairs.
[12/06 11:35:55    318s] Tweakage swap 14 pairs.
[12/06 11:35:55    318s] Tweakage swap 3 pairs.
[12/06 11:35:55    318s] Tweakage swap 4 pairs.
[12/06 11:35:55    318s] Tweakage swap 5 pairs.
[12/06 11:35:55    318s] Tweakage swap 1 pairs.
[12/06 11:35:55    318s] Tweakage swap 0 pairs.
[12/06 11:35:55    318s] Tweakage swap 1 pairs.
[12/06 11:35:55    318s] Tweakage swap 1 pairs.
[12/06 11:35:55    318s] Tweakage swap 0 pairs.
[12/06 11:35:55    318s] Tweakage move 973 insts.
[12/06 11:35:55    318s] Tweakage move 300 insts.
[12/06 11:35:55    318s] Tweakage move 99 insts.
[12/06 11:35:55    318s] Tweakage move 20 insts.
[12/06 11:35:55    318s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.861, REAL:0.875, MEM:2758.2M, EPOCH TIME: 1733502955.460923
[12/06 11:35:55    318s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.872, REAL:0.886, MEM:2758.2M, EPOCH TIME: 1733502955.463168
[12/06 11:35:55    318s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.389, REAL:1.404, MEM:2750.2M, EPOCH TIME: 1733502955.466654
[12/06 11:35:55    318s] Move report: Congestion aware Tweak moves 2325 insts, mean move: 6.29 um, max move: 36.91 um 
[12/06 11:35:55    318s] 	Max move on inst (ys[0].xs[3].msg_txrx[3].east_tx): (553.02, 200.90) --> (545.80, 171.20)
[12/06 11:35:55    318s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.4, real=0:00:01.0, mem=2750.2mb) @(0:05:18 - 0:05:19).
[12/06 11:35:55    318s] wireLenOptFixPriorityInst 3136 inst fixed
[12/06 11:35:55    318s] Placement tweakage begins.
[12/06 11:35:55    318s] wire length = 9.135e+05
[12/06 11:35:55    319s] wire length = 9.116e+05
[12/06 11:35:55    319s] Placement tweakage ends.
[12/06 11:35:55    319s] Move report: tweak moves 152 insts, mean move: 3.23 um, max move: 24.80 um 
[12/06 11:35:55    319s] 	Max move on inst (ys[1].xs[3].msg_txrx[11].south_tx): (665.40, 923.60) --> (690.20, 923.60)
[12/06 11:35:55    319s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=2750.2MB) @(0:05:19 - 0:05:19).
[12/06 11:35:55    319s] 
[12/06 11:35:55    319s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 11:35:56    319s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:35:56    319s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:35:56    319s] Move report: legalization moves 897 insts, mean move: 0.78 um, max move: 15.12 um spiral
[12/06 11:35:56    319s] 	Max move on inst (ys[1].xs[2].torus_switch_xy/xbar_gen[22].xbar_inst): (1340.60, 947.00) --> (1341.32, 932.60)
[12/06 11:35:56    319s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:01.0)
[12/06 11:35:56    319s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/06 11:35:56    319s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=2718.2MB) @(0:05:19 - 0:05:20).
[12/06 11:35:56    319s] Move report: Detail placement moves 3171 insts, mean move: 4.66 um, max move: 38.80 um 
[12/06 11:35:56    319s] 	Max move on inst (ys[2].xs[2].msg_txrx[5].east_tx): (1303.82, 1432.10) --> (1310.22, 1399.69)
[12/06 11:35:56    319s] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 2718.2MB
[12/06 11:35:56    319s] Statistics of distance of Instance movement in refine placement:
[12/06 11:35:56    319s]   maximum (X+Y) =        38.80 um
[12/06 11:35:56    319s]   inst (ys[2].xs[2].msg_txrx[5].east_tx) with max move: (1303.82, 1432.1) -> (1310.22, 1399.69)
[12/06 11:35:56    319s]   mean    (X+Y) =         4.66 um
[12/06 11:35:56    319s] Total instances flipped for legalization: 648
[12/06 11:35:56    319s] Summary Report:
[12/06 11:35:56    319s] Instances move: 3171 (out of 9241 movable)
[12/06 11:35:56    319s] Instances flipped: 648
[12/06 11:35:56    319s] Mean displacement: 4.66 um
[12/06 11:35:56    319s] Max displacement: 38.80 um (Instance: ys[2].xs[2].msg_txrx[5].east_tx) (1303.82, 1432.1) -> (1310.22, 1399.69)
[12/06 11:35:56    319s] 	Length: 36 sites, height: 3 rows, site name: core, cell type: low_swing_tx
[12/06 11:35:56    319s] Total instances moved : 3171
[12/06 11:35:56    319s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.549, REAL:2.567, MEM:2718.2M, EPOCH TIME: 1733502956.068163
[12/06 11:35:56    319s] Total net bbox length = 9.052e+05 (4.017e+05 5.035e+05) (ext = 1.825e+04)
[12/06 11:35:56    319s] Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 2718.2MB
[12/06 11:35:56    319s] [CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:03.0, mem=2718.2MB) @(0:05:17 - 0:05:20).
[12/06 11:35:56    319s] *** Finished refinePlace (0:05:20 mem=2718.2M) ***
[12/06 11:35:56    319s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1176749.9
[12/06 11:35:56    319s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.582, REAL:2.600, MEM:2718.2M, EPOCH TIME: 1733502956.070681
[12/06 11:35:56    319s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2718.2M, EPOCH TIME: 1733502956.070716
[12/06 11:35:56    319s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12305).
[12/06 11:35:56    319s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:56    319s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:56    319s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:56    319s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.034, REAL:0.034, MEM:2711.2M, EPOCH TIME: 1733502956.104964
[12/06 11:35:56    319s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.709, REAL:2.727, MEM:2711.2M, EPOCH TIME: 1733502956.105036
[12/06 11:35:56    319s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/06 11:35:56    319s] #################################################################################
[12/06 11:35:56    319s] # Design Stage: PreRoute
[12/06 11:35:56    319s] # Design Name: torus_D_W32
[12/06 11:35:56    319s] # Design Mode: 90nm
[12/06 11:35:56    319s] # Analysis Mode: MMMC Non-OCV 
[12/06 11:35:56    319s] # Parasitics Mode: No SPEF/RCDB 
[12/06 11:35:56    319s] # Signoff Settings: SI Off 
[12/06 11:35:56    319s] #################################################################################
[12/06 11:35:56    320s] Calculate delays in Single mode...
[12/06 11:35:56    320s] Topological Sorting (REAL = 0:00:00.0, MEM = 2693.4M, InitMEM = 2693.4M)
[12/06 11:35:56    320s] Start delay calculation (fullDC) (1 T). (MEM=2693.4)
[12/06 11:35:56    320s] End AAE Lib Interpolated Model. (MEM=2703.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 11:35:58    321s] Total number of fetched objects 10034
[12/06 11:35:58    321s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/06 11:35:58    321s] End delay calculation. (MEM=2750.89 CPU=0:00:01.2 REAL=0:00:01.0)
[12/06 11:35:58    321s] End delay calculation (fullDC). (MEM=2750.89 CPU=0:00:01.4 REAL=0:00:02.0)
[12/06 11:35:58    321s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 2750.9M) ***
[12/06 11:35:58    322s] eGR doReRoute: optGuide
[12/06 11:35:58    322s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2750.9M, EPOCH TIME: 1733502958.640013
[12/06 11:35:58    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:58    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:58    322s] All LLGs are deleted
[12/06 11:35:58    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:58    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:35:58    322s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2750.9M, EPOCH TIME: 1733502958.640089
[12/06 11:35:58    322s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2720.5M, EPOCH TIME: 1733502958.640396
[12/06 11:35:58    322s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2673.5M, EPOCH TIME: 1733502958.641019
[12/06 11:35:58    322s] {MMLU 121 2804 10018}
[12/06 11:35:58    322s] ### Creating LA Mngr. totSessionCpu=0:05:22 mem=2673.5M
[12/06 11:35:58    322s] ### Creating LA Mngr, finished. totSessionCpu=0:05:22 mem=2673.5M
[12/06 11:35:58    322s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2673.46 MB )
[12/06 11:35:58    322s] (I)      ==================== Layers =====================
[12/06 11:35:58    322s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:35:58    322s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 11:35:58    322s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:35:58    322s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 11:35:58    322s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 11:35:58    322s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 11:35:58    322s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 11:35:58    322s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 11:35:58    322s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 11:35:58    322s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 11:35:58    322s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 11:35:58    322s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 11:35:58    322s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 11:35:58    322s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 11:35:58    322s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 11:35:58    322s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 11:35:58    322s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 11:35:58    322s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 11:35:58    322s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 11:35:58    322s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 11:35:58    322s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 11:35:58    322s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 11:35:58    322s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 11:35:58    322s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:35:58    322s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 11:35:58    322s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 11:35:58    322s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:35:58    322s] (I)      Started Import and model ( Curr Mem: 2673.46 MB )
[12/06 11:35:58    322s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:35:58    322s] (I)      == Non-default Options ==
[12/06 11:35:58    322s] (I)      Maximum routing layer                              : 10
[12/06 11:35:58    322s] (I)      Number of threads                                  : 1
[12/06 11:35:58    322s] (I)      Method to set GCell size                           : row
[12/06 11:35:58    322s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 11:35:58    322s] (I)      Use row-based GCell size
[12/06 11:35:58    322s] (I)      Use row-based GCell align
[12/06 11:35:58    322s] (I)      layer 0 area = 168000
[12/06 11:35:58    322s] (I)      layer 1 area = 208000
[12/06 11:35:58    322s] (I)      layer 2 area = 208000
[12/06 11:35:58    322s] (I)      layer 3 area = 208000
[12/06 11:35:58    322s] (I)      layer 4 area = 208000
[12/06 11:35:58    322s] (I)      layer 5 area = 208000
[12/06 11:35:58    322s] (I)      layer 6 area = 208000
[12/06 11:35:58    322s] (I)      layer 7 area = 2259999
[12/06 11:35:58    322s] (I)      layer 8 area = 2259999
[12/06 11:35:58    322s] (I)      layer 9 area = 0
[12/06 11:35:58    322s] (I)      GCell unit size   : 3600
[12/06 11:35:58    322s] (I)      GCell multiplier  : 1
[12/06 11:35:58    322s] (I)      GCell row height  : 3600
[12/06 11:35:58    322s] (I)      Actual row height : 3600
[12/06 11:35:58    322s] (I)      GCell align ref   : 4000 4000
[12/06 11:35:58    322s] [NR-eGR] Track table information for default rule: 
[12/06 11:35:58    322s] [NR-eGR] M1 has single uniform track structure
[12/06 11:35:58    322s] [NR-eGR] M2 has single uniform track structure
[12/06 11:35:58    322s] [NR-eGR] M3 has single uniform track structure
[12/06 11:35:58    322s] [NR-eGR] M4 has single uniform track structure
[12/06 11:35:58    322s] [NR-eGR] M5 has single uniform track structure
[12/06 11:35:58    322s] [NR-eGR] M6 has single uniform track structure
[12/06 11:35:58    322s] [NR-eGR] M7 has single uniform track structure
[12/06 11:35:58    322s] [NR-eGR] M8 has single uniform track structure
[12/06 11:35:58    322s] [NR-eGR] M9 has single uniform track structure
[12/06 11:35:58    322s] [NR-eGR] AP has single uniform track structure
[12/06 11:35:58    322s] (I)      ================= Default via =================
[12/06 11:35:58    322s] (I)      +---+--------------------+--------------------+
[12/06 11:35:58    322s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[12/06 11:35:58    322s] (I)      +---+--------------------+--------------------+
[12/06 11:35:58    322s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N |
[12/06 11:35:58    322s] (I)      | 2 |   18  VIA23_1cut   |   27  VIA23_2cut_E |
[12/06 11:35:58    322s] (I)      | 3 |   32  VIA34_1cut   |   41  VIA34_2cut_E |
[12/06 11:35:58    322s] (I)      | 4 |   46  VIA45_1cut   |   55  VIA45_2cut_E |
[12/06 11:35:58    322s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N |
[12/06 11:35:58    322s] (I)      | 6 |   74  VIA67_1cut   |   83  VIA67_2cut_E |
[12/06 11:35:58    322s] (I)      | 7 |   90  VIA78_1cut   |   97  VIA78_2cut_E |
[12/06 11:35:58    322s] (I)      | 8 |  102  VIA89_1cut   |  111  VIA89_2cut_E |
[12/06 11:35:58    322s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut  |
[12/06 11:35:58    322s] (I)      +---+--------------------+--------------------+
[12/06 11:35:58    322s] (I)      2683 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 11:35:58    322s] [NR-eGR] Read 2100180 PG shapes
[12/06 11:35:58    322s] [NR-eGR] Read 0 clock shapes
[12/06 11:35:58    322s] [NR-eGR] Read 0 other shapes
[12/06 11:35:58    322s] [NR-eGR] #Routing Blockages  : 0
[12/06 11:35:58    322s] [NR-eGR] #Instance Blockages : 3552
[12/06 11:35:58    322s] [NR-eGR] #PG Blockages       : 2100180
[12/06 11:35:58    322s] [NR-eGR] #Halo Blockages     : 0
[12/06 11:35:58    322s] [NR-eGR] #Boundary Blockages : 0
[12/06 11:35:58    322s] [NR-eGR] #Clock Blockages    : 0
[12/06 11:35:58    322s] [NR-eGR] #Other Blockages    : 0
[12/06 11:35:58    322s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 11:35:58    322s] [NR-eGR] Num Prerouted Nets = 120  Num Prerouted Wires = 8531
[12/06 11:35:58    322s] [NR-eGR] Read 10000 nets ( ignored 120 )
[12/06 11:35:58    322s] (I)      early_global_route_priority property id does not exist.
[12/06 11:35:58    322s] (I)      Read Num Blocks=2103732  Num Prerouted Wires=8531  Num CS=0
[12/06 11:35:59    322s] (I)      Layer 1 (V) : #blockages 501088 : #preroutes 3973
[12/06 11:35:59    322s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 3957
[12/06 11:35:59    322s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 601
[12/06 11:35:59    322s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 11:35:59    322s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 11:35:59    322s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 11:35:59    322s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 11:35:59    322s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 11:35:59    322s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 11:35:59    322s] (I)      Number of ignored nets                =    120
[12/06 11:35:59    322s] (I)      Number of connected nets              =      0
[12/06 11:35:59    322s] (I)      Number of fixed nets                  =    120.  Ignored: Yes
[12/06 11:35:59    322s] (I)      Number of clock nets                  =    120.  Ignored: No
[12/06 11:35:59    322s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 11:35:59    322s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 11:35:59    322s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 11:35:59    322s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 11:35:59    322s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 11:35:59    322s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 11:35:59    322s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 11:35:59    322s] (I)      Ndr track 0 does not exist
[12/06 11:35:59    322s] (I)      ---------------------Grid Graph Info--------------------
[12/06 11:35:59    322s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 11:35:59    322s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 11:35:59    322s] (I)      Site width          :   400  (dbu)
[12/06 11:35:59    322s] (I)      Row height          :  3600  (dbu)
[12/06 11:35:59    322s] (I)      GCell row height    :  3600  (dbu)
[12/06 11:35:59    322s] (I)      GCell width         :  3600  (dbu)
[12/06 11:35:59    322s] (I)      GCell height        :  3600  (dbu)
[12/06 11:35:59    322s] (I)      Grid                :   834   834    10
[12/06 11:35:59    322s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 11:35:59    322s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 11:35:59    322s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 11:35:59    322s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 11:35:59    322s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 11:35:59    322s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 11:35:59    322s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 11:35:59    322s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 11:35:59    322s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 11:35:59    322s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 11:35:59    322s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 11:35:59    322s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 11:35:59    322s] (I)      --------------------------------------------------------
[12/06 11:35:59    322s] 
[12/06 11:35:59    322s] [NR-eGR] ============ Routing rule table ============
[12/06 11:35:59    322s] [NR-eGR] Rule id: 0  Nets: 9880
[12/06 11:35:59    322s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 11:35:59    322s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 11:35:59    322s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 11:35:59    322s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 11:35:59    322s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 11:35:59    322s] [NR-eGR] ========================================
[12/06 11:35:59    322s] [NR-eGR] 
[12/06 11:35:59    322s] (I)      =============== Blocked Tracks ===============
[12/06 11:35:59    322s] (I)      +-------+---------+----------+---------------+
[12/06 11:35:59    322s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 11:35:59    322s] (I)      +-------+---------+----------+---------------+
[12/06 11:35:59    322s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 11:35:59    322s] (I)      |     2 | 6255000 |  1792856 |        28.66% |
[12/06 11:35:59    322s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/06 11:35:59    322s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 11:35:59    322s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/06 11:35:59    322s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/06 11:35:59    322s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 11:35:59    322s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 11:35:59    322s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 11:35:59    322s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 11:35:59    322s] (I)      +-------+---------+----------+---------------+
[12/06 11:35:59    322s] (I)      Finished Import and model ( CPU: 0.77 sec, Real: 0.77 sec, Curr Mem: 2796.21 MB )
[12/06 11:35:59    322s] (I)      Reset routing kernel
[12/06 11:35:59    322s] (I)      Started Global Routing ( Curr Mem: 2796.21 MB )
[12/06 11:35:59    322s] (I)      totalPins=28607  totalGlobalPin=28101 (98.23%)
[12/06 11:35:59    322s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/06 11:35:59    322s] [NR-eGR] Layer group 1: route 1557 net(s) in layer range [7, 8]
[12/06 11:35:59    322s] (I)      
[12/06 11:35:59    322s] (I)      ============  Phase 1a Route ============
[12/06 11:35:59    322s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 11:35:59    322s] (I)      Usage: 208536 = (11228 H, 197308 V) = (0.18% H, 12.62% V) = (2.021e+04um H, 3.552e+05um V)
[12/06 11:35:59    322s] (I)      
[12/06 11:35:59    322s] (I)      ============  Phase 1b Route ============
[12/06 11:35:59    322s] (I)      Usage: 208536 = (11228 H, 197308 V) = (0.18% H, 12.62% V) = (2.021e+04um H, 3.552e+05um V)
[12/06 11:35:59    322s] (I)      Overflow of layer group 1: 0.00% H + 0.17% V. EstWL: 3.753648e+05um
[12/06 11:35:59    322s] (I)      
[12/06 11:35:59    322s] (I)      ============  Phase 1c Route ============
[12/06 11:35:59    322s] (I)      Level2 Grid: 167 x 167
[12/06 11:35:59    322s] (I)      Usage: 208584 = (11276 H, 197308 V) = (0.18% H, 12.62% V) = (2.030e+04um H, 3.552e+05um V)
[12/06 11:35:59    322s] (I)      
[12/06 11:35:59    322s] (I)      ============  Phase 1d Route ============
[12/06 11:35:59    322s] (I)      Usage: 208584 = (11276 H, 197308 V) = (0.18% H, 12.62% V) = (2.030e+04um H, 3.552e+05um V)
[12/06 11:35:59    322s] (I)      
[12/06 11:35:59    322s] (I)      ============  Phase 1e Route ============
[12/06 11:35:59    322s] (I)      Usage: 208584 = (11276 H, 197308 V) = (0.18% H, 12.62% V) = (2.030e+04um H, 3.552e+05um V)
[12/06 11:35:59    322s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 3.754512e+05um
[12/06 11:35:59    322s] (I)      
[12/06 11:35:59    322s] (I)      ============  Phase 1l Route ============
[12/06 11:35:59    323s] (I)      total 2D Cap : 10261864 = (6254166 H, 4007698 V)
[12/06 11:35:59    323s] [NR-eGR] Layer group 2: route 1126 net(s) in layer range [6, 7]
[12/06 11:35:59    323s] (I)      
[12/06 11:35:59    323s] (I)      ============  Phase 1a Route ============
[12/06 11:35:59    323s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 3
[12/06 11:35:59    323s] (I)      Usage: 357726 = (148972 H, 208754 V) = (2.38% H, 5.21% V) = (2.681e+05um H, 3.758e+05um V)
[12/06 11:35:59    323s] (I)      
[12/06 11:35:59    323s] (I)      ============  Phase 1b Route ============
[12/06 11:35:59    323s] (I)      Usage: 357726 = (148972 H, 208754 V) = (2.38% H, 5.21% V) = (2.681e+05um H, 3.758e+05um V)
[12/06 11:35:59    323s] (I)      Overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.439068e+05um
[12/06 11:35:59    323s] (I)      
[12/06 11:35:59    323s] (I)      ============  Phase 1c Route ============
[12/06 11:35:59    323s] (I)      Level2 Grid: 167 x 167
[12/06 11:35:59    323s] (I)      Usage: 357726 = (148972 H, 208754 V) = (2.38% H, 5.21% V) = (2.681e+05um H, 3.758e+05um V)
[12/06 11:35:59    323s] (I)      
[12/06 11:35:59    323s] (I)      ============  Phase 1d Route ============
[12/06 11:35:59    323s] (I)      Usage: 357732 = (148976 H, 208756 V) = (2.38% H, 5.21% V) = (2.682e+05um H, 3.758e+05um V)
[12/06 11:35:59    323s] (I)      
[12/06 11:35:59    323s] (I)      ============  Phase 1e Route ============
[12/06 11:35:59    323s] (I)      Usage: 357732 = (148976 H, 208756 V) = (2.38% H, 5.21% V) = (2.682e+05um H, 3.758e+05um V)
[12/06 11:35:59    323s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.439176e+05um
[12/06 11:35:59    323s] (I)      
[12/06 11:35:59    323s] (I)      ============  Phase 1l Route ============
[12/06 11:35:59    323s] (I)      total 2D Cap : 34395100 = (17412463 H, 16982637 V)
[12/06 11:35:59    323s] [NR-eGR] Layer group 3: route 7197 net(s) in layer range [2, 10]
[12/06 11:35:59    323s] (I)      
[12/06 11:35:59    323s] (I)      ============  Phase 1a Route ============
[12/06 11:35:59    323s] (I)      Usage: 494710 = (217492 H, 277218 V) = (1.25% H, 1.63% V) = (3.915e+05um H, 4.990e+05um V)
[12/06 11:35:59    323s] (I)      
[12/06 11:35:59    323s] (I)      ============  Phase 1b Route ============
[12/06 11:35:59    323s] (I)      Usage: 494710 = (217492 H, 277218 V) = (1.25% H, 1.63% V) = (3.915e+05um H, 4.990e+05um V)
[12/06 11:35:59    323s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.904780e+05um
[12/06 11:35:59    323s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/06 11:35:59    323s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 11:35:59    323s] (I)      
[12/06 11:35:59    323s] (I)      ============  Phase 1c Route ============
[12/06 11:35:59    323s] (I)      Usage: 494710 = (217492 H, 277218 V) = (1.25% H, 1.63% V) = (3.915e+05um H, 4.990e+05um V)
[12/06 11:35:59    323s] (I)      
[12/06 11:35:59    323s] (I)      ============  Phase 1d Route ============
[12/06 11:35:59    323s] (I)      Usage: 494710 = (217492 H, 277218 V) = (1.25% H, 1.63% V) = (3.915e+05um H, 4.990e+05um V)
[12/06 11:35:59    323s] (I)      
[12/06 11:35:59    323s] (I)      ============  Phase 1e Route ============
[12/06 11:35:59    323s] (I)      Usage: 494710 = (217492 H, 277218 V) = (1.25% H, 1.63% V) = (3.915e+05um H, 4.990e+05um V)
[12/06 11:35:59    323s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.904780e+05um
[12/06 11:35:59    323s] (I)      
[12/06 11:35:59    323s] (I)      ============  Phase 1l Route ============
[12/06 11:36:00    323s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/06 11:36:00    323s] (I)      Layer  2:    5609802     65652         0           0     6252498    ( 0.00%) 
[12/06 11:36:00    323s] (I)      Layer  3:    5717469     83125         3           0     6252498    ( 0.00%) 
[12/06 11:36:00    323s] (I)      Layer  4:    5655432     36074         0           0     6252498    ( 0.00%) 
[12/06 11:36:00    323s] (I)      Layer  5:    4127728      8573        60           0     6252498    ( 0.00%) 
[12/06 11:36:00    323s] (I)      Layer  6:    4332235     17223        34           0     6252498    ( 0.00%) 
[12/06 11:36:00    323s] (I)      Layer  7:    6246667    165762         4           0     6252498    ( 0.00%) 
[12/06 11:36:00    323s] (I)      Layer  8:    1561875    197410       188           0     1563124    ( 0.00%) 
[12/06 11:36:00    323s] (I)      Layer  9:    1561875        48         0           0     1563124    ( 0.00%) 
[12/06 11:36:00    323s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/06 11:36:00    323s] (I)      Total:      35004673    573867       289      139328    40694291    ( 0.34%) 
[12/06 11:36:00    323s] (I)      
[12/06 11:36:00    323s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 11:36:00    323s] [NR-eGR]                        OverCon            
[12/06 11:36:00    323s] [NR-eGR]                         #Gcell     %Gcell
[12/06 11:36:00    323s] [NR-eGR]        Layer             (1-2)    OverCon
[12/06 11:36:00    323s] [NR-eGR] ----------------------------------------------
[12/06 11:36:00    323s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/06 11:36:00    323s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/06 11:36:00    323s] [NR-eGR]      M3 ( 3)         3( 0.00%)   ( 0.00%) 
[12/06 11:36:00    323s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/06 11:36:00    323s] [NR-eGR]      M5 ( 5)        60( 0.01%)   ( 0.01%) 
[12/06 11:36:00    323s] [NR-eGR]      M6 ( 6)        31( 0.00%)   ( 0.00%) 
[12/06 11:36:00    323s] [NR-eGR]      M7 ( 7)         3( 0.00%)   ( 0.00%) 
[12/06 11:36:00    323s] [NR-eGR]      M8 ( 8)       188( 0.03%)   ( 0.03%) 
[12/06 11:36:00    323s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/06 11:36:00    323s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/06 11:36:00    323s] [NR-eGR] ----------------------------------------------
[12/06 11:36:00    323s] [NR-eGR]        Total       285( 0.00%)   ( 0.00%) 
[12/06 11:36:00    323s] [NR-eGR] 
[12/06 11:36:00    323s] (I)      Finished Global Routing ( CPU: 0.75 sec, Real: 0.75 sec, Curr Mem: 2804.21 MB )
[12/06 11:36:00    323s] (I)      total 2D Cap : 35080111 = (17696835 H, 17383276 V)
[12/06 11:36:00    323s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 11:36:00    323s] (I)      ============= Track Assignment ============
[12/06 11:36:00    323s] (I)      Started Track Assignment (1T) ( Curr Mem: 2804.21 MB )
[12/06 11:36:00    323s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 11:36:00    323s] (I)      Run Multi-thread track assignment
[12/06 11:36:00    324s] (I)      Finished Track Assignment (1T) ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 2834.05 MB )
[12/06 11:36:00    324s] (I)      Started Export ( Curr Mem: 2834.05 MB )
[12/06 11:36:00    324s] [NR-eGR]             Length (um)    Vias 
[12/06 11:36:00    324s] [NR-eGR] --------------------------------
[12/06 11:36:00    324s] [NR-eGR]  M1  (1H)            25   31973 
[12/06 11:36:00    324s] [NR-eGR]  M2  (2V)         89691   43551 
[12/06 11:36:00    324s] [NR-eGR]  M3  (3H)        117799   10480 
[12/06 11:36:00    324s] [NR-eGR]  M4  (4V)         41259    6610 
[12/06 11:36:00    324s] [NR-eGR]  M5  (5H)          6067    5971 
[12/06 11:36:00    324s] [NR-eGR]  M6  (6V)         23517    5806 
[12/06 11:36:00    324s] [NR-eGR]  M7  (7H)        282007    3052 
[12/06 11:36:00    324s] [NR-eGR]  M8  (8V)        355372       2 
[12/06 11:36:00    324s] [NR-eGR]  M9  (9H)            86       0 
[12/06 11:36:00    324s] [NR-eGR]  AP  (10V)            0       0 
[12/06 11:36:00    324s] [NR-eGR] --------------------------------
[12/06 11:36:00    324s] [NR-eGR]      Total       915822  107445 
[12/06 11:36:00    324s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:36:00    324s] [NR-eGR] Total half perimeter of net bounding box: 905191um
[12/06 11:36:00    324s] [NR-eGR] Total length: 915822um, number of vias: 107445
[12/06 11:36:00    324s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:36:00    324s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/06 11:36:00    324s] [NR-eGR] --------------------------------------------------------------------------
[12/06 11:36:00    324s] (I)      Finished Export ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2826.26 MB )
[12/06 11:36:00    324s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.22 sec, Real: 2.22 sec, Curr Mem: 2692.26 MB )
[12/06 11:36:00    324s] (I)      ======================================== Runtime Summary ========================================
[12/06 11:36:00    324s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/06 11:36:00    324s] (I)      -------------------------------------------------------------------------------------------------
[12/06 11:36:00    324s] (I)       Early Global Route kernel                   100.00%  219.87 sec  222.09 sec  2.22 sec  2.22 sec 
[12/06 11:36:00    324s] (I)       +-Import and model                           34.77%  219.88 sec  220.65 sec  0.77 sec  0.77 sec 
[12/06 11:36:00    324s] (I)       | +-Create place DB                           1.18%  219.88 sec  219.90 sec  0.03 sec  0.03 sec 
[12/06 11:36:00    324s] (I)       | | +-Import place data                       1.18%  219.88 sec  219.90 sec  0.03 sec  0.03 sec 
[12/06 11:36:00    324s] (I)       | | | +-Read instances and placement          0.40%  219.88 sec  219.88 sec  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)       | | | +-Read nets                             0.78%  219.88 sec  219.90 sec  0.02 sec  0.02 sec 
[12/06 11:36:00    324s] (I)       | +-Create route DB                          31.08%  219.90 sec  220.59 sec  0.69 sec  0.69 sec 
[12/06 11:36:00    324s] (I)       | | +-Import route data (1T)                 31.07%  219.90 sec  220.59 sec  0.69 sec  0.69 sec 
[12/06 11:36:00    324s] (I)       | | | +-Read blockages ( Layer 2-10 )         9.84%  219.90 sec  220.12 sec  0.22 sec  0.22 sec 
[12/06 11:36:00    324s] (I)       | | | | +-Read routing blockages              0.00%  219.90 sec  219.90 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       | | | | +-Read instance blockages             0.08%  219.90 sec  219.91 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       | | | | +-Read PG blockages                   9.72%  219.91 sec  220.12 sec  0.22 sec  0.22 sec 
[12/06 11:36:00    324s] (I)       | | | | +-Read clock blockages                0.00%  220.12 sec  220.12 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       | | | | +-Read other blockages                0.00%  220.12 sec  220.12 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       | | | | +-Read halo blockages                 0.02%  220.12 sec  220.12 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       | | | | +-Read boundary cut boxes             0.00%  220.12 sec  220.12 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       | | | +-Read blackboxes                       0.00%  220.12 sec  220.12 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       | | | +-Read prerouted                        0.25%  220.12 sec  220.13 sec  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)       | | | +-Read unlegalized nets                 0.07%  220.13 sec  220.13 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       | | | +-Read nets                             0.10%  220.13 sec  220.13 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       | | | +-Set up via pillars                    0.00%  220.13 sec  220.13 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       | | | +-Initialize 3D grid graph              0.86%  220.13 sec  220.15 sec  0.02 sec  0.02 sec 
[12/06 11:36:00    324s] (I)       | | | +-Model blockage capacity              19.70%  220.15 sec  220.59 sec  0.44 sec  0.44 sec 
[12/06 11:36:00    324s] (I)       | | | | +-Initialize 3D capacity             18.62%  220.15 sec  220.57 sec  0.41 sec  0.41 sec 
[12/06 11:36:00    324s] (I)       | +-Read aux data                             0.00%  220.59 sec  220.59 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       | +-Others data preparation                   0.10%  220.59 sec  220.59 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       | +-Create route kernel                       2.34%  220.59 sec  220.65 sec  0.05 sec  0.05 sec 
[12/06 11:36:00    324s] (I)       +-Global Routing                             33.79%  220.65 sec  221.40 sec  0.75 sec  0.75 sec 
[12/06 11:36:00    324s] (I)       | +-Initialization                            0.33%  220.65 sec  220.66 sec  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)       | +-Net group 1                               6.66%  220.66 sec  220.80 sec  0.15 sec  0.15 sec 
[12/06 11:36:00    324s] (I)       | | +-Generate topology                       0.01%  220.66 sec  220.66 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       | | +-Phase 1a                                0.98%  220.69 sec  220.71 sec  0.02 sec  0.02 sec 
[12/06 11:36:00    324s] (I)       | | | +-Pattern routing (1T)                  0.54%  220.69 sec  220.70 sec  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.43%  220.70 sec  220.71 sec  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)       | | +-Phase 1b                                0.60%  220.71 sec  220.72 sec  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)       | | | +-Monotonic routing (1T)                0.50%  220.71 sec  220.72 sec  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)       | | +-Phase 1c                                1.18%  220.72 sec  220.75 sec  0.03 sec  0.03 sec 
[12/06 11:36:00    324s] (I)       | | | +-Two level Routing                     1.18%  220.72 sec  220.75 sec  0.03 sec  0.03 sec 
[12/06 11:36:00    324s] (I)       | | | | +-Two Level Routing (Regular)         0.81%  220.73 sec  220.74 sec  0.02 sec  0.02 sec 
[12/06 11:36:00    324s] (I)       | | | | +-Two Level Routing (Strong)          0.14%  220.74 sec  220.75 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       | | +-Phase 1d                                0.38%  220.75 sec  220.76 sec  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)       | | | +-Detoured routing (1T)                 0.37%  220.75 sec  220.76 sec  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)       | | +-Phase 1e                                0.09%  220.76 sec  220.76 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       | | | +-Route legalization                    0.00%  220.76 sec  220.76 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       | | +-Phase 1l                                2.10%  220.76 sec  220.80 sec  0.05 sec  0.05 sec 
[12/06 11:36:00    324s] (I)       | | | +-Layer assignment (1T)                 2.09%  220.76 sec  220.80 sec  0.05 sec  0.05 sec 
[12/06 11:36:00    324s] (I)       | +-Net group 2                               7.81%  220.80 sec  220.98 sec  0.17 sec  0.17 sec 
[12/06 11:36:00    324s] (I)       | | +-Generate topology                       0.01%  220.80 sec  220.80 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       | | +-Phase 1a                                0.93%  220.84 sec  220.86 sec  0.02 sec  0.02 sec 
[12/06 11:36:00    324s] (I)       | | | +-Pattern routing (1T)                  0.56%  220.84 sec  220.85 sec  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.37%  220.85 sec  220.86 sec  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)       | | +-Phase 1b                                0.94%  220.86 sec  220.88 sec  0.02 sec  0.02 sec 
[12/06 11:36:00    324s] (I)       | | | +-Monotonic routing (1T)                0.85%  220.86 sec  220.88 sec  0.02 sec  0.02 sec 
[12/06 11:36:00    324s] (I)       | | +-Phase 1c                                0.90%  220.88 sec  220.90 sec  0.02 sec  0.02 sec 
[12/06 11:36:00    324s] (I)       | | | +-Two level Routing                     0.90%  220.88 sec  220.90 sec  0.02 sec  0.02 sec 
[12/06 11:36:00    324s] (I)       | | | | +-Two Level Routing (Regular)         0.40%  220.88 sec  220.89 sec  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)       | | | | +-Two Level Routing (Strong)          0.29%  220.89 sec  220.90 sec  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)       | | +-Phase 1d                                1.43%  220.90 sec  220.93 sec  0.03 sec  0.03 sec 
[12/06 11:36:00    324s] (I)       | | | +-Detoured routing (1T)                 1.43%  220.90 sec  220.93 sec  0.03 sec  0.03 sec 
[12/06 11:36:00    324s] (I)       | | +-Phase 1e                                0.14%  220.93 sec  220.93 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       | | | +-Route legalization                    0.05%  220.93 sec  220.93 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       | | | | +-Legalize Blockage Violations        0.05%  220.93 sec  220.93 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       | | +-Phase 1l                                2.00%  220.93 sec  220.98 sec  0.04 sec  0.04 sec 
[12/06 11:36:00    324s] (I)       | | | +-Layer assignment (1T)                 1.99%  220.93 sec  220.98 sec  0.04 sec  0.04 sec 
[12/06 11:36:00    324s] (I)       | +-Net group 3                              12.65%  220.98 sec  221.26 sec  0.28 sec  0.28 sec 
[12/06 11:36:00    324s] (I)       | | +-Generate topology                       0.42%  220.98 sec  220.99 sec  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)       | | +-Phase 1a                                1.67%  221.05 sec  221.09 sec  0.04 sec  0.04 sec 
[12/06 11:36:00    324s] (I)       | | | +-Pattern routing (1T)                  1.28%  221.05 sec  221.08 sec  0.03 sec  0.03 sec 
[12/06 11:36:00    324s] (I)       | | | +-Add via demand to 2D                  0.37%  221.08 sec  221.09 sec  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)       | | +-Phase 1b                                0.09%  221.09 sec  221.09 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       | | +-Phase 1c                                0.00%  221.09 sec  221.09 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       | | +-Phase 1d                                0.00%  221.09 sec  221.09 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       | | +-Phase 1e                                0.09%  221.09 sec  221.09 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       | | | +-Route legalization                    0.00%  221.09 sec  221.09 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       | | +-Phase 1l                                7.38%  221.09 sec  221.26 sec  0.16 sec  0.16 sec 
[12/06 11:36:00    324s] (I)       | | | +-Layer assignment (1T)                 5.07%  221.15 sec  221.26 sec  0.11 sec  0.11 sec 
[12/06 11:36:00    324s] (I)       | +-Clean cong LA                             0.00%  221.26 sec  221.26 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       +-Export 3D cong map                          9.14%  221.40 sec  221.60 sec  0.20 sec  0.20 sec 
[12/06 11:36:00    324s] (I)       | +-Export 2D cong map                        0.78%  221.58 sec  221.60 sec  0.02 sec  0.02 sec 
[12/06 11:36:00    324s] (I)       +-Extract Global 3D Wires                     0.33%  221.62 sec  221.62 sec  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)       +-Track Assignment (1T)                      14.72%  221.62 sec  221.95 sec  0.33 sec  0.33 sec 
[12/06 11:36:00    324s] (I)       | +-Initialization                            0.04%  221.62 sec  221.62 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       | +-Track Assignment Kernel                  14.56%  221.62 sec  221.95 sec  0.32 sec  0.32 sec 
[12/06 11:36:00    324s] (I)       | +-Free Memory                               0.00%  221.95 sec  221.95 sec  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)       +-Export                                      5.62%  221.95 sec  222.08 sec  0.12 sec  0.12 sec 
[12/06 11:36:00    324s] (I)       | +-Export DB wires                           1.61%  221.95 sec  221.99 sec  0.04 sec  0.04 sec 
[12/06 11:36:00    324s] (I)       | | +-Export all nets                         1.18%  221.95 sec  221.98 sec  0.03 sec  0.03 sec 
[12/06 11:36:00    324s] (I)       | | +-Set wire vias                           0.34%  221.98 sec  221.99 sec  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)       | +-Report wirelength                         0.51%  221.99 sec  222.00 sec  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)       | +-Update net boxes                          0.55%  222.00 sec  222.01 sec  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)       | +-Update timing                             2.93%  222.01 sec  222.08 sec  0.07 sec  0.06 sec 
[12/06 11:36:00    324s] (I)       +-Postprocess design                          0.40%  222.08 sec  222.09 sec  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)      ======================= Summary by functions ========================
[12/06 11:36:00    324s] (I)       Lv  Step                                      %      Real       CPU 
[12/06 11:36:00    324s] (I)      ---------------------------------------------------------------------
[12/06 11:36:00    324s] (I)        0  Early Global Route kernel           100.00%  2.22 sec  2.22 sec 
[12/06 11:36:00    324s] (I)        1  Import and model                     34.77%  0.77 sec  0.77 sec 
[12/06 11:36:00    324s] (I)        1  Global Routing                       33.79%  0.75 sec  0.75 sec 
[12/06 11:36:00    324s] (I)        1  Track Assignment (1T)                14.72%  0.33 sec  0.33 sec 
[12/06 11:36:00    324s] (I)        1  Export 3D cong map                    9.14%  0.20 sec  0.20 sec 
[12/06 11:36:00    324s] (I)        1  Export                                5.62%  0.12 sec  0.12 sec 
[12/06 11:36:00    324s] (I)        1  Postprocess design                    0.40%  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)        1  Extract Global 3D Wires               0.33%  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)        2  Create route DB                      31.08%  0.69 sec  0.69 sec 
[12/06 11:36:00    324s] (I)        2  Track Assignment Kernel              14.56%  0.32 sec  0.32 sec 
[12/06 11:36:00    324s] (I)        2  Net group 3                          12.65%  0.28 sec  0.28 sec 
[12/06 11:36:00    324s] (I)        2  Net group 2                           7.81%  0.17 sec  0.17 sec 
[12/06 11:36:00    324s] (I)        2  Net group 1                           6.66%  0.15 sec  0.15 sec 
[12/06 11:36:00    324s] (I)        2  Update timing                         2.93%  0.07 sec  0.06 sec 
[12/06 11:36:00    324s] (I)        2  Create route kernel                   2.34%  0.05 sec  0.05 sec 
[12/06 11:36:00    324s] (I)        2  Export DB wires                       1.61%  0.04 sec  0.04 sec 
[12/06 11:36:00    324s] (I)        2  Create place DB                       1.18%  0.03 sec  0.03 sec 
[12/06 11:36:00    324s] (I)        2  Export 2D cong map                    0.78%  0.02 sec  0.02 sec 
[12/06 11:36:00    324s] (I)        2  Update net boxes                      0.55%  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)        2  Report wirelength                     0.51%  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)        2  Initialization                        0.38%  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)        2  Others data preparation               0.10%  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)        3  Import route data (1T)               31.07%  0.69 sec  0.69 sec 
[12/06 11:36:00    324s] (I)        3  Phase 1l                             11.48%  0.26 sec  0.25 sec 
[12/06 11:36:00    324s] (I)        3  Phase 1a                              3.58%  0.08 sec  0.08 sec 
[12/06 11:36:00    324s] (I)        3  Phase 1c                              2.09%  0.05 sec  0.05 sec 
[12/06 11:36:00    324s] (I)        3  Phase 1d                              1.81%  0.04 sec  0.04 sec 
[12/06 11:36:00    324s] (I)        3  Phase 1b                              1.63%  0.04 sec  0.04 sec 
[12/06 11:36:00    324s] (I)        3  Export all nets                       1.18%  0.03 sec  0.03 sec 
[12/06 11:36:00    324s] (I)        3  Import place data                     1.18%  0.03 sec  0.03 sec 
[12/06 11:36:00    324s] (I)        3  Generate topology                     0.44%  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)        3  Set wire vias                         0.34%  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)        3  Phase 1e                              0.32%  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)        4  Model blockage capacity              19.70%  0.44 sec  0.44 sec 
[12/06 11:36:00    324s] (I)        4  Read blockages ( Layer 2-10 )         9.84%  0.22 sec  0.22 sec 
[12/06 11:36:00    324s] (I)        4  Layer assignment (1T)                 9.15%  0.20 sec  0.20 sec 
[12/06 11:36:00    324s] (I)        4  Pattern routing (1T)                  2.38%  0.05 sec  0.05 sec 
[12/06 11:36:00    324s] (I)        4  Two level Routing                     2.08%  0.05 sec  0.05 sec 
[12/06 11:36:00    324s] (I)        4  Detoured routing (1T)                 1.80%  0.04 sec  0.04 sec 
[12/06 11:36:00    324s] (I)        4  Monotonic routing (1T)                1.35%  0.03 sec  0.03 sec 
[12/06 11:36:00    324s] (I)        4  Read nets                             0.87%  0.02 sec  0.02 sec 
[12/06 11:36:00    324s] (I)        4  Initialize 3D grid graph              0.86%  0.02 sec  0.02 sec 
[12/06 11:36:00    324s] (I)        4  Pattern Routing Avoiding Blockages    0.80%  0.02 sec  0.02 sec 
[12/06 11:36:00    324s] (I)        4  Read instances and placement          0.40%  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)        4  Add via demand to 2D                  0.37%  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)        4  Read prerouted                        0.25%  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)        4  Read unlegalized nets                 0.07%  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)        4  Route legalization                    0.05%  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)        5  Initialize 3D capacity               18.62%  0.41 sec  0.41 sec 
[12/06 11:36:00    324s] (I)        5  Read PG blockages                     9.72%  0.22 sec  0.22 sec 
[12/06 11:36:00    324s] (I)        5  Two Level Routing (Regular)           1.21%  0.03 sec  0.03 sec 
[12/06 11:36:00    324s] (I)        5  Two Level Routing (Strong)            0.43%  0.01 sec  0.01 sec 
[12/06 11:36:00    324s] (I)        5  Read instance blockages               0.08%  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)        5  Legalize Blockage Violations          0.05%  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/06 11:36:00    324s] Extraction called for design 'torus_D_W32' of instances=9361 and nets=10148 using extraction engine 'preRoute' .
[12/06 11:36:00    324s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 11:36:00    324s] Type 'man IMPEXT-3530' for more detail.
[12/06 11:36:00    324s] PreRoute RC Extraction called for design torus_D_W32.
[12/06 11:36:00    324s] RC Extraction called in multi-corner(1) mode.
[12/06 11:36:00    324s] RCMode: PreRoute
[12/06 11:36:00    324s]       RC Corner Indexes            0   
[12/06 11:36:00    324s] Capacitance Scaling Factor   : 1.00000 
[12/06 11:36:00    324s] Resistance Scaling Factor    : 1.00000 
[12/06 11:36:00    324s] Clock Cap. Scaling Factor    : 1.00000 
[12/06 11:36:00    324s] Clock Res. Scaling Factor    : 1.00000 
[12/06 11:36:00    324s] Shrink Factor                : 1.00000
[12/06 11:36:00    324s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 11:36:00    324s] Using capacitance table file ...
[12/06 11:36:00    324s] 
[12/06 11:36:00    324s] Trim Metal Layers:
[12/06 11:36:00    324s] LayerId::1 widthSet size::4
[12/06 11:36:00    324s] LayerId::2 widthSet size::4
[12/06 11:36:00    324s] LayerId::3 widthSet size::4
[12/06 11:36:00    324s] LayerId::4 widthSet size::4
[12/06 11:36:00    324s] LayerId::5 widthSet size::4
[12/06 11:36:00    324s] LayerId::6 widthSet size::4
[12/06 11:36:00    324s] LayerId::7 widthSet size::4
[12/06 11:36:00    324s] LayerId::8 widthSet size::4
[12/06 11:36:00    324s] LayerId::9 widthSet size::4
[12/06 11:36:00    324s] LayerId::10 widthSet size::2
[12/06 11:36:00    324s] Updating RC grid for preRoute extraction ...
[12/06 11:36:00    324s] eee: pegSigSF::1.070000
[12/06 11:36:00    324s] Initializing multi-corner capacitance tables ... 
[12/06 11:36:00    324s] Initializing multi-corner resistance tables ...
[12/06 11:36:01    324s] eee: l::1 avDens::0.110239 usedTrk::70006.288915 availTrk::635040.000000 sigTrk::70006.288915
[12/06 11:36:01    324s] eee: l::2 avDens::0.040811 usedTrk::4991.542781 availTrk::122310.000000 sigTrk::4991.542781
[12/06 11:36:01    324s] eee: l::3 avDens::0.049371 usedTrk::6589.583781 availTrk::133470.000000 sigTrk::6589.583781
[12/06 11:36:01    324s] eee: l::4 avDens::0.026003 usedTrk::2295.809723 availTrk::88290.000000 sigTrk::2295.809723
[12/06 11:36:01    324s] eee: l::5 avDens::0.002347 usedTrk::1490.577816 availTrk::635040.000000 sigTrk::1490.577816
[12/06 11:36:01    324s] eee: l::6 avDens::0.003875 usedTrk::2460.833370 availTrk::635040.000000 sigTrk::2460.833370
[12/06 11:36:01    324s] eee: l::7 avDens::0.067463 usedTrk::15701.305552 availTrk::232740.000000 sigTrk::15701.305552
[12/06 11:36:01    324s] eee: l::8 avDens::0.340500 usedTrk::19758.344439 availTrk::58027.500000 sigTrk::19758.344439
[12/06 11:36:01    324s] eee: l::9 avDens::0.035226 usedTrk::4.755556 availTrk::135.000000 sigTrk::4.755556
[12/06 11:36:01    324s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:36:01    324s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 11:36:01    324s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.387462 uaWl=0.280028 uaWlH=0.062672 aWlH=0.719960 lMod=0 pMax=0.808300 pMod=83 wcR=0.693800 newSi=0.243400 wHLS=3.291059 siPrev=0 viaL=0.000000 crit=1.037706 shortMod=5.188529 fMod=0.259426 
[12/06 11:36:01    324s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 2661.258M)
[12/06 11:36:01    324s] Compute RC Scale Done ...
[12/06 11:36:01    324s] OPERPROF: Starting HotSpotCal at level 1, MEM:2680.3M, EPOCH TIME: 1733502961.519113
[12/06 11:36:01    324s] [hotspot] +------------+---------------+---------------+
[12/06 11:36:01    324s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 11:36:01    324s] [hotspot] +------------+---------------+---------------+
[12/06 11:36:01    325s] [hotspot] | normalized |          0.00 |          0.00 |
[12/06 11:36:01    325s] [hotspot] +------------+---------------+---------------+
[12/06 11:36:01    325s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/06 11:36:01    325s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/06 11:36:01    325s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.030, MEM:2696.3M, EPOCH TIME: 1733502961.548886
[12/06 11:36:01    325s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[12/06 11:36:01    325s] Begin: GigaOpt Route Type Constraints Refinement
[12/06 11:36:01    325s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:25.0/0:05:28.1 (1.0), mem = 2696.3M
[12/06 11:36:01    325s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1176749.8
[12/06 11:36:01    325s] ### Creating RouteCongInterface, started
[12/06 11:36:01    325s] 
[12/06 11:36:01    325s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/06 11:36:01    325s] 
[12/06 11:36:01    325s] #optDebug: {0, 1.000}
[12/06 11:36:01    325s] ### Creating RouteCongInterface, finished
[12/06 11:36:01    325s] Updated routing constraints on 0 nets.
[12/06 11:36:01    325s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1176749.8
[12/06 11:36:01    325s] Bottom Preferred Layer:
[12/06 11:36:01    325s] +-----------+------------+------------+----------+
[12/06 11:36:01    325s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/06 11:36:01    325s] +-----------+------------+------------+----------+
[12/06 11:36:01    325s] | M3 (z=3)  |          0 |        121 | default  |
[12/06 11:36:01    325s] | M7 (z=7)  |       1126 |          0 | default  |
[12/06 11:36:01    325s] | M8 (z=8)  |       1557 |          0 | default  |
[12/06 11:36:01    325s] +-----------+------------+------------+----------+
[12/06 11:36:01    325s] Via Pillar Rule:
[12/06 11:36:01    325s]     None
[12/06 11:36:01    325s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:05:25.2/0:05:28.3 (1.0), mem = 2696.3M
[12/06 11:36:01    325s] 
[12/06 11:36:01    325s] =============================================================================================
[12/06 11:36:01    325s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.17-s075_1
[12/06 11:36:01    325s] =============================================================================================
[12/06 11:36:01    325s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 11:36:01    325s] ---------------------------------------------------------------------------------------------
[12/06 11:36:01    325s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  64.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 11:36:01    325s] [ MISC                   ]          0:00:00.1  (  35.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 11:36:01    325s] ---------------------------------------------------------------------------------------------
[12/06 11:36:01    325s]  CongRefineRouteType #2 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/06 11:36:01    325s] ---------------------------------------------------------------------------------------------
[12/06 11:36:01    325s] 
[12/06 11:36:01    325s] End: GigaOpt Route Type Constraints Refinement
[12/06 11:36:01    325s] skip EGR on cluster skew clock nets.
[12/06 11:36:01    325s] OPTC: user 20.0
[12/06 11:36:01    325s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/06 11:36:01    325s] #################################################################################
[12/06 11:36:01    325s] # Design Stage: PreRoute
[12/06 11:36:01    325s] # Design Name: torus_D_W32
[12/06 11:36:01    325s] # Design Mode: 90nm
[12/06 11:36:01    325s] # Analysis Mode: MMMC Non-OCV 
[12/06 11:36:01    325s] # Parasitics Mode: No SPEF/RCDB 
[12/06 11:36:01    325s] # Signoff Settings: SI Off 
[12/06 11:36:01    325s] #################################################################################
[12/06 11:36:02    325s] Calculate delays in Single mode...
[12/06 11:36:02    325s] Topological Sorting (REAL = 0:00:00.0, MEM = 2694.3M, InitMEM = 2694.3M)
[12/06 11:36:02    325s] Start delay calculation (fullDC) (1 T). (MEM=2694.34)
[12/06 11:36:02    325s] End AAE Lib Interpolated Model. (MEM=2704.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 11:36:03    327s] Total number of fetched objects 10034
[12/06 11:36:03    327s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/06 11:36:03    327s] End delay calculation. (MEM=2718.29 CPU=0:00:01.2 REAL=0:00:01.0)
[12/06 11:36:03    327s] End delay calculation (fullDC). (MEM=2718.29 CPU=0:00:01.5 REAL=0:00:01.0)
[12/06 11:36:03    327s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 2718.3M) ***
[12/06 11:36:03    327s] Begin: GigaOpt postEco DRV Optimization
[12/06 11:36:03    327s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[12/06 11:36:03    327s] *** DrvOpt #4 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:27.4/0:05:30.5 (1.0), mem = 2718.3M
[12/06 11:36:03    327s] Info: 120 nets with fixed/cover wires excluded.
[12/06 11:36:03    327s] Info: 121 clock nets excluded from IPO operation.
[12/06 11:36:03    327s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1176749.9
[12/06 11:36:03    327s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 11:36:03    327s] ### Creating PhyDesignMc. totSessionCpu=0:05:27 mem=2718.3M
[12/06 11:36:03    327s] OPERPROF: Starting DPlace-Init at level 1, MEM:2718.3M, EPOCH TIME: 1733502963.949208
[12/06 11:36:03    327s] Processing tracks to init pin-track alignment.
[12/06 11:36:03    327s] z: 2, totalTracks: 1
[12/06 11:36:03    327s] z: 4, totalTracks: 1
[12/06 11:36:03    327s] z: 6, totalTracks: 1
[12/06 11:36:03    327s] z: 8, totalTracks: 1
[12/06 11:36:03    327s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:36:03    327s] All LLGs are deleted
[12/06 11:36:03    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:03    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:03    327s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2718.3M, EPOCH TIME: 1733502963.959688
[12/06 11:36:03    327s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2718.3M, EPOCH TIME: 1733502963.959975
[12/06 11:36:03    327s] # Building torus_D_W32 llgBox search-tree.
[12/06 11:36:03    327s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:36:03    327s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2718.3M, EPOCH TIME: 1733502963.962218
[12/06 11:36:03    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:03    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:03    327s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2718.3M, EPOCH TIME: 1733502963.962738
[12/06 11:36:03    327s] Max number of tech site patterns supported in site array is 256.
[12/06 11:36:03    327s] Core basic site is core
[12/06 11:36:03    327s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:36:03    327s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2718.3M, EPOCH TIME: 1733502963.976997
[12/06 11:36:04    327s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 11:36:04    327s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 11:36:04    327s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.160, REAL:0.160, MEM:2718.3M, EPOCH TIME: 1733502964.137458
[12/06 11:36:04    327s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 11:36:04    327s] SiteArray: use 31,911,936 bytes
[12/06 11:36:04    327s] SiteArray: current memory after site array memory allocation 2748.7M
[12/06 11:36:04    327s] SiteArray: FP blocked sites are writable
[12/06 11:36:04    327s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 11:36:04    327s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2748.7M, EPOCH TIME: 1733502964.197093
[12/06 11:36:05    329s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.576, REAL:1.579, MEM:2748.7M, EPOCH TIME: 1733502965.776122
[12/06 11:36:05    329s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 11:36:05    329s] Atter site array init, number of instance map data is 0.
[12/06 11:36:05    329s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.863, REAL:1.867, MEM:2748.7M, EPOCH TIME: 1733502965.829370
[12/06 11:36:05    329s] 
[12/06 11:36:05    329s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:36:05    329s] 
[12/06 11:36:05    329s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 11:36:05    329s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.903, REAL:1.907, MEM:2748.7M, EPOCH TIME: 1733502965.868719
[12/06 11:36:05    329s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2748.7M, EPOCH TIME: 1733502965.868771
[12/06 11:36:05    329s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2764.7M, EPOCH TIME: 1733502965.869914
[12/06 11:36:05    329s] [CPU] DPlace-Init (cpu=0:00:01.9, real=0:00:02.0, mem=2764.7MB).
[12/06 11:36:05    329s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.927, REAL:1.931, MEM:2764.7M, EPOCH TIME: 1733502965.879881
[12/06 11:36:06    329s] TotalInstCnt at PhyDesignMc Initialization: 9361
[12/06 11:36:06    329s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:30 mem=2764.7M
[12/06 11:36:06    329s] ### Creating RouteCongInterface, started
[12/06 11:36:06    329s] 
[12/06 11:36:06    329s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.6997} {7, 0.083, 0.3889} {8, 0.083, 0.3889} {9, 0.006, 0.3249} {10, 0.006, 0.3249} 
[12/06 11:36:06    329s] 
[12/06 11:36:06    329s] #optDebug: {0, 1.000}
[12/06 11:36:06    329s] ### Creating RouteCongInterface, finished
[12/06 11:36:06    329s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/06 11:36:06    329s] ### Creating LA Mngr. totSessionCpu=0:05:30 mem=2764.7M
[12/06 11:36:06    329s] ### Creating LA Mngr, finished. totSessionCpu=0:05:30 mem=2764.7M
[12/06 11:36:06    329s] [GPS-DRV] Optimizer parameters ============================= 
[12/06 11:36:06    329s] [GPS-DRV] maxDensity (design): 0.95
[12/06 11:36:06    329s] [GPS-DRV] maxLocalDensity: 0.98
[12/06 11:36:06    329s] [GPS-DRV] MaxBufDistForPlaceBlk: 360 Microns
[12/06 11:36:06    329s] [GPS-DRV] All active and enabled setup views
[12/06 11:36:06    329s] [GPS-DRV]     view_functional_wcl_slow
[12/06 11:36:06    329s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/06 11:36:06    329s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/06 11:36:06    329s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/06 11:36:06    329s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/06 11:36:06    329s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[12/06 11:36:06    329s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2783.8M, EPOCH TIME: 1733502966.477427
[12/06 11:36:06    329s] Found 0 hard placement blockage before merging.
[12/06 11:36:06    329s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2783.8M, EPOCH TIME: 1733502966.477667
[12/06 11:36:06    330s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 11:36:06    330s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/06 11:36:06    330s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 11:36:06    330s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/06 11:36:06    330s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 11:36:06    330s] Info: violation cost 30107.091797 (cap = 0.000000, tran = 30107.091797, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 11:36:06    330s] |  1604|  2762|   -16.25|     0|     0|     0.00|     0|     0|     0|     0|     3.81|     0.00|       0|       0|       0|  3.43%|          |         |
[12/06 11:36:12    336s] Info: violation cost 22447.130859 (cap = 0.000000, tran = 22447.130859, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 11:36:12    336s] |  1601|  2756|    -5.72|     0|     0|     0.00|     0|     0|     0|     0|     4.04|     0.00|    1153|       2|       0|  3.50%| 0:00:06.0|  2821.9M|
[12/06 11:36:19    342s] Info: violation cost 22398.292969 (cap = 0.000000, tran = 22398.292969, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 11:36:19    342s] |  1601|  2756|    -5.55|     0|     0|     0.00|     0|     0|     0|     0|     4.04|     0.00|      34|       0|       0|  3.50%| 0:00:07.0|  2821.9M|
[12/06 11:36:19    342s] Info: violation cost 22398.292969 (cap = 0.000000, tran = 22398.292969, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 11:36:19    342s] |  1601|  2756|    -5.55|     0|     0|     0.00|     0|     0|     0|     0|     4.04|     0.00|       0|       0|       0|  3.50%| 0:00:00.0|  2821.9M|
[12/06 11:36:19    342s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 11:36:19    342s] 
[12/06 11:36:19    342s] ###############################################################################
[12/06 11:36:19    342s] #
[12/06 11:36:19    342s] #  Large fanout net report:  
[12/06 11:36:19    342s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/06 11:36:19    342s] #     - current density: 3.50
[12/06 11:36:19    342s] #
[12/06 11:36:19    342s] #  List of high fanout nets:
[12/06 11:36:19    342s] #        Net(1):  rst: (fanouts = 144)
[12/06 11:36:19    342s] #
[12/06 11:36:19    342s] ###############################################################################
[12/06 11:36:19    342s] Bottom Preferred Layer:
[12/06 11:36:19    342s] +-----------+------------+------------+----------+
[12/06 11:36:19    342s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/06 11:36:19    342s] +-----------+------------+------------+----------+
[12/06 11:36:19    342s] | M3 (z=3)  |          0 |        121 | default  |
[12/06 11:36:19    342s] | M7 (z=7)  |       1128 |          0 | default  |
[12/06 11:36:19    342s] | M8 (z=8)  |       1559 |          0 | default  |
[12/06 11:36:19    342s] +-----------+------------+------------+----------+
[12/06 11:36:19    342s] Via Pillar Rule:
[12/06 11:36:19    342s]     None
[12/06 11:36:19    342s] 
[12/06 11:36:19    342s] 
[12/06 11:36:19    342s] =======================================================================
[12/06 11:36:19    342s]                 Reasons for remaining drv violations
[12/06 11:36:19    342s] =======================================================================
[12/06 11:36:19    342s] *info: Total 1568 net(s) have violations which can't be fixed by DRV optimization.
[12/06 11:36:19    342s] 
[12/06 11:36:19    342s] MultiBuffering failure reasons
[12/06 11:36:19    342s] ------------------------------------------------
[12/06 11:36:19    342s] *info:     1 net(s): Could not be fixed because the routing congestion check has rejected the solution.
[12/06 11:36:19    342s] *info:  1563 net(s): Could not be fixed because the gain is not enough.
[12/06 11:36:19    342s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[12/06 11:36:19    342s] *info:     3 net(s): Could not be fixed because buffering engine can't find a solution.
[12/06 11:36:19    342s] 
[12/06 11:36:19    342s] *info: Total 34 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[12/06 11:36:19    342s] 
[12/06 11:36:19    342s] 
[12/06 11:36:19    342s] *** Finish DRV Fixing (cpu=0:00:12.6 real=0:00:13.0 mem=2821.9M) ***
[12/06 11:36:19    342s] 
[12/06 11:36:19    342s] Deleting 0 temporary hard placement blockage(s).
[12/06 11:36:19    342s] Total-nets :: 11191, Stn-nets :: 58, ratio :: 0.518274 %, Total-len 915684, Stn-len 8275.34
[12/06 11:36:19    342s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2802.9M, EPOCH TIME: 1733502979.196456
[12/06 11:36:19    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13494).
[12/06 11:36:19    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:19    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:19    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:19    342s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.045, REAL:0.045, MEM:2738.9M, EPOCH TIME: 1733502979.241570
[12/06 11:36:19    342s] TotalInstCnt at PhyDesignMc Destruction: 10550
[12/06 11:36:19    342s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1176749.9
[12/06 11:36:19    342s] *** DrvOpt #4 [finish] (ccopt_design #1) : cpu/real = 0:00:15.3/0:00:15.3 (1.0), totSession cpu/real = 0:05:42.7/0:05:45.8 (1.0), mem = 2738.9M
[12/06 11:36:19    342s] 
[12/06 11:36:19    342s] =============================================================================================
[12/06 11:36:19    342s]  Step TAT Report : DrvOpt #4 / ccopt_design #1                                  21.17-s075_1
[12/06 11:36:19    342s] =============================================================================================
[12/06 11:36:19    342s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 11:36:19    342s] ---------------------------------------------------------------------------------------------
[12/06 11:36:19    342s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/06 11:36:19    342s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:36:19    342s] [ PlacerInterfaceInit    ]      1   0:00:02.1  (  13.8 % )     0:00:02.1 /  0:00:02.1    1.0
[12/06 11:36:19    342s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/06 11:36:19    342s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 11:36:19    342s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:36:19    342s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:12.5 /  0:00:12.4    1.0
[12/06 11:36:19    342s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:12.3 /  0:00:12.3    1.0
[12/06 11:36:19    342s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:36:19    342s] [ OptEval                ]      4   0:00:11.6  (  75.5 % )     0:00:11.6 /  0:00:11.5    1.0
[12/06 11:36:19    342s] [ OptCommit              ]      4   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/06 11:36:19    342s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[12/06 11:36:19    342s] [ IncrDelayCalc          ]     11   0:00:00.4  (   2.3 % )     0:00:00.4 /  0:00:00.4    1.0
[12/06 11:36:19    342s] [ DrvFindVioNets         ]      4   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 11:36:19    342s] [ DrvComputeSummary      ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/06 11:36:19    342s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[12/06 11:36:19    342s] [ MISC                   ]          0:00:00.4  (   2.6 % )     0:00:00.4 /  0:00:00.4    1.0
[12/06 11:36:19    342s] ---------------------------------------------------------------------------------------------
[12/06 11:36:19    342s]  DrvOpt #4 TOTAL                    0:00:15.3  ( 100.0 % )     0:00:15.3 /  0:00:15.3    1.0
[12/06 11:36:19    342s] ---------------------------------------------------------------------------------------------
[12/06 11:36:19    342s] 
[12/06 11:36:19    342s] End: GigaOpt postEco DRV Optimization
[12/06 11:36:19    342s] **INFO: Flow update: Design timing is met.
[12/06 11:36:19    342s] Running refinePlace -preserveRouting true -hardFence false
[12/06 11:36:19    342s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2738.9M, EPOCH TIME: 1733502979.249298
[12/06 11:36:19    342s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2738.9M, EPOCH TIME: 1733502979.249350
[12/06 11:36:19    342s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2738.9M, EPOCH TIME: 1733502979.249395
[12/06 11:36:19    342s] Processing tracks to init pin-track alignment.
[12/06 11:36:19    342s] z: 2, totalTracks: 1
[12/06 11:36:19    342s] z: 4, totalTracks: 1
[12/06 11:36:19    342s] z: 6, totalTracks: 1
[12/06 11:36:19    342s] z: 8, totalTracks: 1
[12/06 11:36:19    342s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:36:19    342s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:36:19    342s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2738.9M, EPOCH TIME: 1733502979.261971
[12/06 11:36:19    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:19    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:19    342s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:36:19    342s] 
[12/06 11:36:19    342s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:36:19    342s] 
[12/06 11:36:19    342s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 11:36:19    342s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.069, REAL:0.069, MEM:2738.9M, EPOCH TIME: 1733502979.331191
[12/06 11:36:19    342s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2738.9M, EPOCH TIME: 1733502979.331248
[12/06 11:36:19    342s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.001, MEM:2738.9M, EPOCH TIME: 1733502979.331780
[12/06 11:36:19    342s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2738.9MB).
[12/06 11:36:19    342s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.092, REAL:0.092, MEM:2738.9M, EPOCH TIME: 1733502979.341695
[12/06 11:36:19    342s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.092, REAL:0.092, MEM:2738.9M, EPOCH TIME: 1733502979.341722
[12/06 11:36:19    342s] TDRefine: refinePlace mode is spiral
[12/06 11:36:19    342s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1176749.10
[12/06 11:36:19    342s] OPERPROF:   Starting RefinePlace at level 2, MEM:2738.9M, EPOCH TIME: 1733502979.341784
[12/06 11:36:19    342s] *** Starting refinePlace (0:05:43 mem=2738.9M) ***
[12/06 11:36:19    342s] Total net bbox length = 9.053e+05 (4.015e+05 5.038e+05) (ext = 1.825e+04)
[12/06 11:36:19    342s] 
[12/06 11:36:19    342s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:36:19    342s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:36:19    342s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:36:19    342s] 
[12/06 11:36:19    342s] Starting Small incrNP...
[12/06 11:36:19    342s] User Input Parameters:
[12/06 11:36:19    342s] - Congestion Driven    : Off
[12/06 11:36:19    342s] - Timing Driven        : Off
[12/06 11:36:19    342s] - Area-Violation Based : Off
[12/06 11:36:19    342s] - Start Rollback Level : -5
[12/06 11:36:19    342s] - Legalized            : On
[12/06 11:36:19    342s] - Window Based         : Off
[12/06 11:36:19    342s] - eDen incr mode       : Off
[12/06 11:36:19    342s] - Small incr mode      : On
[12/06 11:36:19    342s] 
[12/06 11:36:19    342s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2738.9M, EPOCH TIME: 1733502979.374432
[12/06 11:36:19    342s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2738.9M, EPOCH TIME: 1733502979.385568
[12/06 11:36:19    342s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.029, REAL:0.029, MEM:2738.9M, EPOCH TIME: 1733502979.414901
[12/06 11:36:19    342s] default core: bins with density > 0.750 =  0.74 % ( 52 / 7056 )
[12/06 11:36:19    342s] Density distribution unevenness ratio = 87.774%
[12/06 11:36:19    342s] Density distribution unevenness ratio (U70) = 3.455%
[12/06 11:36:19    342s] Density distribution unevenness ratio (U80) = 1.545%
[12/06 11:36:19    342s] Density distribution unevenness ratio (U90) = 0.302%
[12/06 11:36:19    342s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.041, REAL:0.041, MEM:2738.9M, EPOCH TIME: 1733502979.415148
[12/06 11:36:19    342s] cost 1.000000, thresh 1.000000
[12/06 11:36:19    342s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2738.9M)
[12/06 11:36:19    342s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/06 11:36:19    342s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2738.9M, EPOCH TIME: 1733502979.415772
[12/06 11:36:19    342s] Starting refinePlace ...
[12/06 11:36:19    342s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:36:19    342s] One DDP V2 for no tweak run.
[12/06 11:36:19    342s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:36:19    342s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2748.3M, EPOCH TIME: 1733502979.512141
[12/06 11:36:19    342s] DDP initSite1 nrRow 831 nrJob 831
[12/06 11:36:19    342s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2748.3M, EPOCH TIME: 1733502979.512235
[12/06 11:36:19    342s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.015, REAL:0.015, MEM:2748.3M, EPOCH TIME: 1733502979.526993
[12/06 11:36:19    342s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2748.3M, EPOCH TIME: 1733502979.527022
[12/06 11:36:19    342s] DDP markSite nrRow 831 nrJob 831
[12/06 11:36:19    342s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.018, REAL:0.018, MEM:2748.3M, EPOCH TIME: 1733502979.545133
[12/06 11:36:19    342s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.033, REAL:0.033, MEM:2748.3M, EPOCH TIME: 1733502979.545240
[12/06 11:36:19    343s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 11:36:19    343s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2748.3M, EPOCH TIME: 1733502979.707446
[12/06 11:36:19    343s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2748.3M, EPOCH TIME: 1733502979.707492
[12/06 11:36:19    343s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.057, REAL:0.057, MEM:2748.3M, EPOCH TIME: 1733502979.764638
[12/06 11:36:19    343s] ** Cut row section cpu time 0:00:00.1.
[12/06 11:36:19    343s]  ** Cut row section real time 0:00:00.0.
[12/06 11:36:19    343s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.057, REAL:0.057, MEM:2748.3M, EPOCH TIME: 1733502979.764848
[12/06 11:36:19    343s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 11:36:19    343s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2748.3M, EPOCH TIME: 1733502979.822029
[12/06 11:36:19    343s] OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2748.3M, EPOCH TIME: 1733502979.822121
[12/06 11:36:19    343s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 11:36:19    343s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2748.3M, EPOCH TIME: 1733502979.822747
[12/06 11:36:19    343s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2748.3M, EPOCH TIME: 1733502979.822792
[12/06 11:36:19    343s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.096, REAL:0.097, MEM:2748.3M, EPOCH TIME: 1733502979.919404
[12/06 11:36:19    343s] ** Cut row section cpu time 0:00:00.1.
[12/06 11:36:19    343s]  ** Cut row section real time 0:00:00.0.
[12/06 11:36:19    343s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.098, REAL:0.098, MEM:2748.3M, EPOCH TIME: 1733502979.920573
[12/06 11:36:20    343s]   Spread Effort: high, pre-route mode, useDDP on.
[12/06 11:36:20    343s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=2748.3MB) @(0:05:43 - 0:05:44).
[12/06 11:36:20    343s] Move report: preRPlace moves 3589 insts, mean move: 1.38 um, max move: 8.40 um 
[12/06 11:36:20    343s] 	Max move on inst (ys[3].xs[3].torus_switch_xy/FE_OFC958_e_msg_1): (573.40, 720.20) --> (570.40, 714.80)
[12/06 11:36:20    343s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
[12/06 11:36:20    343s] wireLenOptFixPriorityInst 3136 inst fixed
[12/06 11:36:20    343s] 
[12/06 11:36:20    343s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 11:36:20    343s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:36:20    343s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:36:20    343s] Move report: legalization moves 482 insts, mean move: 1.27 um, max move: 27.32 um spiral
[12/06 11:36:20    343s] 	Max move on inst (ys[3].xs[3].torus_switch_xy/xbar_gen[10].xbar_inst): (584.80, 709.40) --> (597.72, 695.00)
[12/06 11:36:20    343s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/06 11:36:20    343s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/06 11:36:20    343s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2716.3MB) @(0:05:44 - 0:05:44).
[12/06 11:36:20    343s] Move report: Detail placement moves 3599 insts, mean move: 1.49 um, max move: 26.60 um 
[12/06 11:36:20    343s] 	Max move on inst (ys[3].xs[2].msg_txrx[23].east_tx): (1303.62, 690.50) --> (1330.22, 690.50)
[12/06 11:36:20    343s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2716.3MB
[12/06 11:36:20    343s] Statistics of distance of Instance movement in refine placement:
[12/06 11:36:20    343s]   maximum (X+Y) =        26.60 um
[12/06 11:36:20    343s]   inst (ys[3].xs[2].msg_txrx[23].east_tx) with max move: (1303.62, 690.495) -> (1330.22, 690.495)
[12/06 11:36:20    343s]   mean    (X+Y) =         1.49 um
[12/06 11:36:20    343s] Summary Report:
[12/06 11:36:20    343s] Instances move: 3599 (out of 10430 movable)
[12/06 11:36:20    343s] Instances flipped: 0
[12/06 11:36:20    343s] Mean displacement: 1.49 um
[12/06 11:36:20    343s] Max displacement: 26.60 um (Instance: ys[3].xs[2].msg_txrx[23].east_tx) (1303.62, 690.495) -> (1330.22, 690.495)
[12/06 11:36:20    343s] 	Length: 36 sites, height: 3 rows, site name: core, cell type: low_swing_tx
[12/06 11:36:20    343s] Total instances moved : 3599
[12/06 11:36:20    343s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.062, REAL:1.064, MEM:2716.3M, EPOCH TIME: 1733502980.479981
[12/06 11:36:20    343s] Total net bbox length = 9.103e+05 (4.050e+05 5.053e+05) (ext = 1.825e+04)
[12/06 11:36:20    343s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2716.3MB
[12/06 11:36:20    343s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2716.3MB) @(0:05:43 - 0:05:44).
[12/06 11:36:20    343s] *** Finished refinePlace (0:05:44 mem=2716.3M) ***
[12/06 11:36:20    343s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1176749.10
[12/06 11:36:20    343s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.139, REAL:1.141, MEM:2716.3M, EPOCH TIME: 1733502980.482703
[12/06 11:36:20    343s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2716.3M, EPOCH TIME: 1733502980.482734
[12/06 11:36:20    343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13494).
[12/06 11:36:20    343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:20    343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:20    343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:20    343s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.040, REAL:0.040, MEM:2709.3M, EPOCH TIME: 1733502980.522627
[12/06 11:36:20    343s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.271, REAL:1.273, MEM:2709.3M, EPOCH TIME: 1733502980.522704
[12/06 11:36:20    343s] **INFO: Flow update: Design timing is met.
[12/06 11:36:20    343s] **INFO: Flow update: Design timing is met.
[12/06 11:36:20    343s] **INFO: Flow update: Design timing is met.
[12/06 11:36:20    343s] #optDebug: fT-D <X 1 0 0 0>
[12/06 11:36:20    343s] Register exp ratio and priority group on 0 nets on 11207 nets : 
[12/06 11:36:20    344s] 
[12/06 11:36:20    344s] Active setup views:
[12/06 11:36:20    344s]  view_functional_wcl_slow
[12/06 11:36:20    344s]   Dominating endpoints: 0
[12/06 11:36:20    344s]   Dominating TNS: -0.000
[12/06 11:36:20    344s] 
[12/06 11:36:20    344s] Extraction called for design 'torus_D_W32' of instances=10550 and nets=11337 using extraction engine 'preRoute' .
[12/06 11:36:20    344s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 11:36:20    344s] Type 'man IMPEXT-3530' for more detail.
[12/06 11:36:20    344s] PreRoute RC Extraction called for design torus_D_W32.
[12/06 11:36:20    344s] RC Extraction called in multi-corner(1) mode.
[12/06 11:36:20    344s] RCMode: PreRoute
[12/06 11:36:20    344s]       RC Corner Indexes            0   
[12/06 11:36:20    344s] Capacitance Scaling Factor   : 1.00000 
[12/06 11:36:20    344s] Resistance Scaling Factor    : 1.00000 
[12/06 11:36:20    344s] Clock Cap. Scaling Factor    : 1.00000 
[12/06 11:36:20    344s] Clock Res. Scaling Factor    : 1.00000 
[12/06 11:36:20    344s] Shrink Factor                : 1.00000
[12/06 11:36:20    344s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 11:36:20    344s] Using capacitance table file ...
[12/06 11:36:20    344s] RC Grid backup saved.
[12/06 11:36:20    344s] 
[12/06 11:36:20    344s] Trim Metal Layers:
[12/06 11:36:20    344s] LayerId::1 widthSet size::4
[12/06 11:36:20    344s] LayerId::2 widthSet size::4
[12/06 11:36:20    344s] LayerId::3 widthSet size::4
[12/06 11:36:20    344s] LayerId::4 widthSet size::4
[12/06 11:36:20    344s] LayerId::5 widthSet size::4
[12/06 11:36:20    344s] LayerId::6 widthSet size::4
[12/06 11:36:20    344s] LayerId::7 widthSet size::4
[12/06 11:36:20    344s] LayerId::8 widthSet size::4
[12/06 11:36:20    344s] LayerId::9 widthSet size::4
[12/06 11:36:20    344s] LayerId::10 widthSet size::2
[12/06 11:36:20    344s] Skipped RC grid update for preRoute extraction.
[12/06 11:36:20    344s] eee: pegSigSF::1.070000
[12/06 11:36:20    344s] Initializing multi-corner capacitance tables ... 
[12/06 11:36:20    344s] Initializing multi-corner resistance tables ...
[12/06 11:36:20    344s] eee: l::1 avDens::0.110239 usedTrk::70006.288915 availTrk::635040.000000 sigTrk::70006.288915
[12/06 11:36:20    344s] eee: l::2 avDens::0.040811 usedTrk::4991.542781 availTrk::122310.000000 sigTrk::4991.542781
[12/06 11:36:20    344s] eee: l::3 avDens::0.049371 usedTrk::6589.583781 availTrk::133470.000000 sigTrk::6589.583781
[12/06 11:36:20    344s] eee: l::4 avDens::0.026003 usedTrk::2295.809723 availTrk::88290.000000 sigTrk::2295.809723
[12/06 11:36:20    344s] eee: l::5 avDens::0.002347 usedTrk::1490.577816 availTrk::635040.000000 sigTrk::1490.577816
[12/06 11:36:20    344s] eee: l::6 avDens::0.003875 usedTrk::2460.833370 availTrk::635040.000000 sigTrk::2460.833370
[12/06 11:36:20    344s] eee: l::7 avDens::0.067463 usedTrk::15701.305552 availTrk::232740.000000 sigTrk::15701.305552
[12/06 11:36:20    344s] eee: l::8 avDens::0.340500 usedTrk::19758.344439 availTrk::58027.500000 sigTrk::19758.344439
[12/06 11:36:20    344s] eee: l::9 avDens::0.035226 usedTrk::4.755556 availTrk::135.000000 sigTrk::4.755556
[12/06 11:36:20    344s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:36:21    344s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 11:36:21    344s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.387462 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.808300 pMod=83 wcR=0.693800 newSi=0.243400 wHLS=3.291059 siPrev=0 viaL=0.000000 crit=1.037706 shortMod=5.188529 fMod=0.259426 
[12/06 11:36:21    344s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 2721.660M)
[12/06 11:36:21    344s] Starting delay calculation for Setup views
[12/06 11:36:21    344s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/06 11:36:21    344s] #################################################################################
[12/06 11:36:21    344s] # Design Stage: PreRoute
[12/06 11:36:21    344s] # Design Name: torus_D_W32
[12/06 11:36:21    344s] # Design Mode: 90nm
[12/06 11:36:21    344s] # Analysis Mode: MMMC Non-OCV 
[12/06 11:36:21    344s] # Parasitics Mode: No SPEF/RCDB 
[12/06 11:36:21    344s] # Signoff Settings: SI Off 
[12/06 11:36:21    344s] #################################################################################
[12/06 11:36:21    345s] Calculate delays in Single mode...
[12/06 11:36:21    345s] Topological Sorting (REAL = 0:00:00.0, MEM = 2727.7M, InitMEM = 2727.7M)
[12/06 11:36:21    345s] Start delay calculation (fullDC) (1 T). (MEM=2727.69)
[12/06 11:36:21    345s] End AAE Lib Interpolated Model. (MEM=2737.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 11:36:23    346s] Total number of fetched objects 11223
[12/06 11:36:23    346s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/06 11:36:23    346s] End delay calculation. (MEM=2753.18 CPU=0:00:01.2 REAL=0:00:02.0)
[12/06 11:36:23    346s] End delay calculation (fullDC). (MEM=2753.18 CPU=0:00:01.5 REAL=0:00:02.0)
[12/06 11:36:23    346s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 2753.2M) ***
[12/06 11:36:23    346s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:05:47 mem=2753.2M)
[12/06 11:36:23    346s] OPTC: user 20.0
[12/06 11:36:23    346s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2753.18 MB )
[12/06 11:36:23    346s] (I)      ==================== Layers =====================
[12/06 11:36:23    346s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:36:23    346s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 11:36:23    346s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:36:23    346s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 11:36:23    346s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 11:36:23    346s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 11:36:23    346s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 11:36:23    346s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 11:36:23    346s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 11:36:23    346s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 11:36:23    346s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 11:36:23    346s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 11:36:23    346s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 11:36:23    346s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 11:36:23    346s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 11:36:23    346s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 11:36:23    346s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 11:36:23    346s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 11:36:23    346s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 11:36:23    346s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 11:36:23    346s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 11:36:23    346s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 11:36:23    346s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 11:36:23    346s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:36:23    346s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 11:36:23    346s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 11:36:23    346s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 11:36:23    346s] (I)      Started Import and model ( Curr Mem: 2753.18 MB )
[12/06 11:36:23    346s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 11:36:23    346s] (I)      == Non-default Options ==
[12/06 11:36:23    346s] (I)      Build term to term wires                           : false
[12/06 11:36:23    346s] (I)      Maximum routing layer                              : 10
[12/06 11:36:23    346s] (I)      Number of threads                                  : 1
[12/06 11:36:23    346s] (I)      Method to set GCell size                           : row
[12/06 11:36:23    346s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 11:36:23    346s] (I)      Use row-based GCell size
[12/06 11:36:23    346s] (I)      Use row-based GCell align
[12/06 11:36:23    346s] (I)      layer 0 area = 168000
[12/06 11:36:23    346s] (I)      layer 1 area = 208000
[12/06 11:36:23    346s] (I)      layer 2 area = 208000
[12/06 11:36:23    346s] (I)      layer 3 area = 208000
[12/06 11:36:23    346s] (I)      layer 4 area = 208000
[12/06 11:36:23    346s] (I)      layer 5 area = 208000
[12/06 11:36:23    346s] (I)      layer 6 area = 208000
[12/06 11:36:23    346s] (I)      layer 7 area = 2259999
[12/06 11:36:23    346s] (I)      layer 8 area = 2259999
[12/06 11:36:23    346s] (I)      layer 9 area = 0
[12/06 11:36:23    346s] (I)      GCell unit size   : 3600
[12/06 11:36:23    346s] (I)      GCell multiplier  : 1
[12/06 11:36:23    346s] (I)      GCell row height  : 3600
[12/06 11:36:23    346s] (I)      Actual row height : 3600
[12/06 11:36:23    346s] (I)      GCell align ref   : 4000 4000
[12/06 11:36:23    346s] [NR-eGR] Track table information for default rule: 
[12/06 11:36:23    346s] [NR-eGR] M1 has single uniform track structure
[12/06 11:36:23    346s] [NR-eGR] M2 has single uniform track structure
[12/06 11:36:23    346s] [NR-eGR] M3 has single uniform track structure
[12/06 11:36:23    346s] [NR-eGR] M4 has single uniform track structure
[12/06 11:36:23    346s] [NR-eGR] M5 has single uniform track structure
[12/06 11:36:23    346s] [NR-eGR] M6 has single uniform track structure
[12/06 11:36:23    346s] [NR-eGR] M7 has single uniform track structure
[12/06 11:36:23    346s] [NR-eGR] M8 has single uniform track structure
[12/06 11:36:23    346s] [NR-eGR] M9 has single uniform track structure
[12/06 11:36:23    346s] [NR-eGR] AP has single uniform track structure
[12/06 11:36:23    346s] (I)      ================= Default via =================
[12/06 11:36:23    346s] (I)      +---+--------------------+--------------------+
[12/06 11:36:23    346s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[12/06 11:36:23    346s] (I)      +---+--------------------+--------------------+
[12/06 11:36:23    346s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N |
[12/06 11:36:23    346s] (I)      | 2 |   18  VIA23_1cut   |   27  VIA23_2cut_E |
[12/06 11:36:23    346s] (I)      | 3 |   32  VIA34_1cut   |   41  VIA34_2cut_E |
[12/06 11:36:23    346s] (I)      | 4 |   46  VIA45_1cut   |   55  VIA45_2cut_E |
[12/06 11:36:23    346s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N |
[12/06 11:36:23    346s] (I)      | 6 |   74  VIA67_1cut   |   83  VIA67_2cut_E |
[12/06 11:36:23    346s] (I)      | 7 |   90  VIA78_1cut   |   97  VIA78_2cut_E |
[12/06 11:36:23    346s] (I)      | 8 |  102  VIA89_1cut   |  111  VIA89_2cut_E |
[12/06 11:36:23    346s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut  |
[12/06 11:36:23    346s] (I)      +---+--------------------+--------------------+
[12/06 11:36:23    346s] (I)      2687 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/06 11:36:23    347s] [NR-eGR] Read 2100180 PG shapes
[12/06 11:36:23    347s] [NR-eGR] Read 0 clock shapes
[12/06 11:36:23    347s] [NR-eGR] Read 0 other shapes
[12/06 11:36:23    347s] [NR-eGR] #Routing Blockages  : 0
[12/06 11:36:23    347s] [NR-eGR] #Instance Blockages : 3552
[12/06 11:36:23    347s] [NR-eGR] #PG Blockages       : 2100180
[12/06 11:36:23    347s] [NR-eGR] #Halo Blockages     : 0
[12/06 11:36:23    347s] [NR-eGR] #Boundary Blockages : 0
[12/06 11:36:23    347s] [NR-eGR] #Clock Blockages    : 0
[12/06 11:36:23    347s] [NR-eGR] #Other Blockages    : 0
[12/06 11:36:23    347s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 11:36:23    347s] [NR-eGR] Num Prerouted Nets = 120  Num Prerouted Wires = 8531
[12/06 11:36:23    347s] [NR-eGR] Read 11189 nets ( ignored 120 )
[12/06 11:36:23    347s] (I)      early_global_route_priority property id does not exist.
[12/06 11:36:23    347s] (I)      Read Num Blocks=2103732  Num Prerouted Wires=8531  Num CS=0
[12/06 11:36:23    347s] (I)      Layer 1 (V) : #blockages 501088 : #preroutes 3973
[12/06 11:36:23    347s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 3957
[12/06 11:36:23    347s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 601
[12/06 11:36:24    347s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 11:36:24    347s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 11:36:24    347s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 11:36:24    347s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 11:36:24    347s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 11:36:24    347s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 11:36:24    347s] (I)      Number of ignored nets                =    120
[12/06 11:36:24    347s] (I)      Number of connected nets              =      0
[12/06 11:36:24    347s] (I)      Number of fixed nets                  =    120.  Ignored: Yes
[12/06 11:36:24    347s] (I)      Number of clock nets                  =    120.  Ignored: No
[12/06 11:36:24    347s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 11:36:24    347s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 11:36:24    347s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 11:36:24    347s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 11:36:24    347s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 11:36:24    347s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 11:36:24    347s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 11:36:24    347s] (I)      Ndr track 0 does not exist
[12/06 11:36:24    347s] (I)      ---------------------Grid Graph Info--------------------
[12/06 11:36:24    347s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 11:36:24    347s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 11:36:24    347s] (I)      Site width          :   400  (dbu)
[12/06 11:36:24    347s] (I)      Row height          :  3600  (dbu)
[12/06 11:36:24    347s] (I)      GCell row height    :  3600  (dbu)
[12/06 11:36:24    347s] (I)      GCell width         :  3600  (dbu)
[12/06 11:36:24    347s] (I)      GCell height        :  3600  (dbu)
[12/06 11:36:24    347s] (I)      Grid                :   834   834    10
[12/06 11:36:24    347s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 11:36:24    347s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 11:36:24    347s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 11:36:24    347s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 11:36:24    347s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 11:36:24    347s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 11:36:24    347s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 11:36:24    347s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 11:36:24    347s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 11:36:24    347s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 11:36:24    347s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 11:36:24    347s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 11:36:24    347s] (I)      --------------------------------------------------------
[12/06 11:36:24    347s] 
[12/06 11:36:24    347s] [NR-eGR] ============ Routing rule table ============
[12/06 11:36:24    347s] [NR-eGR] Rule id: 0  Nets: 11069
[12/06 11:36:24    347s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 11:36:24    347s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 11:36:24    347s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 11:36:24    347s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 11:36:24    347s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 11:36:24    347s] [NR-eGR] ========================================
[12/06 11:36:24    347s] [NR-eGR] 
[12/06 11:36:24    347s] (I)      =============== Blocked Tracks ===============
[12/06 11:36:24    347s] (I)      +-------+---------+----------+---------------+
[12/06 11:36:24    347s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 11:36:24    347s] (I)      +-------+---------+----------+---------------+
[12/06 11:36:24    347s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 11:36:24    347s] (I)      |     2 | 6255000 |  1792842 |        28.66% |
[12/06 11:36:24    347s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/06 11:36:24    347s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 11:36:24    347s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/06 11:36:24    347s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/06 11:36:24    347s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 11:36:24    347s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 11:36:24    347s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 11:36:24    347s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 11:36:24    347s] (I)      +-------+---------+----------+---------------+
[12/06 11:36:24    347s] (I)      Finished Import and model ( CPU: 0.78 sec, Real: 0.78 sec, Curr Mem: 2840.89 MB )
[12/06 11:36:24    347s] (I)      Reset routing kernel
[12/06 11:36:24    347s] (I)      Started Global Routing ( Curr Mem: 2840.89 MB )
[12/06 11:36:24    347s] (I)      totalPins=30985  totalGlobalPin=29959 (96.69%)
[12/06 11:36:24    347s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/06 11:36:24    347s] [NR-eGR] Layer group 1: route 1559 net(s) in layer range [7, 8]
[12/06 11:36:24    347s] (I)      
[12/06 11:36:24    347s] (I)      ============  Phase 1a Route ============
[12/06 11:36:24    347s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 11:36:24    347s] (I)      Usage: 208571 = (11272 H, 197299 V) = (0.18% H, 12.62% V) = (2.029e+04um H, 3.551e+05um V)
[12/06 11:36:24    347s] (I)      
[12/06 11:36:24    347s] (I)      ============  Phase 1b Route ============
[12/06 11:36:24    347s] (I)      Usage: 208571 = (11272 H, 197299 V) = (0.18% H, 12.62% V) = (2.029e+04um H, 3.551e+05um V)
[12/06 11:36:24    347s] (I)      Overflow of layer group 1: 0.00% H + 0.15% V. EstWL: 3.754278e+05um
[12/06 11:36:24    347s] (I)      
[12/06 11:36:24    347s] (I)      ============  Phase 1c Route ============
[12/06 11:36:24    347s] (I)      Level2 Grid: 167 x 167
[12/06 11:36:24    347s] (I)      Usage: 208601 = (11302 H, 197299 V) = (0.18% H, 12.62% V) = (2.034e+04um H, 3.551e+05um V)
[12/06 11:36:24    347s] (I)      
[12/06 11:36:24    347s] (I)      ============  Phase 1d Route ============
[12/06 11:36:24    347s] (I)      Usage: 208601 = (11302 H, 197299 V) = (0.18% H, 12.62% V) = (2.034e+04um H, 3.551e+05um V)
[12/06 11:36:24    347s] (I)      
[12/06 11:36:24    347s] (I)      ============  Phase 1e Route ============
[12/06 11:36:24    347s] (I)      Usage: 208601 = (11302 H, 197299 V) = (0.18% H, 12.62% V) = (2.034e+04um H, 3.551e+05um V)
[12/06 11:36:24    347s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.754818e+05um
[12/06 11:36:24    347s] (I)      
[12/06 11:36:24    347s] (I)      ============  Phase 1l Route ============
[12/06 11:36:24    347s] (I)      total 2D Cap : 10261864 = (6254166 H, 4007698 V)
[12/06 11:36:24    347s] [NR-eGR] Layer group 2: route 1128 net(s) in layer range [6, 7]
[12/06 11:36:24    347s] (I)      
[12/06 11:36:24    347s] (I)      ============  Phase 1a Route ============
[12/06 11:36:24    347s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 3
[12/06 11:36:24    347s] (I)      Usage: 357737 = (148970 H, 208767 V) = (2.38% H, 5.21% V) = (2.681e+05um H, 3.758e+05um V)
[12/06 11:36:24    347s] (I)      
[12/06 11:36:24    347s] (I)      ============  Phase 1b Route ============
[12/06 11:36:24    347s] (I)      Usage: 357737 = (148970 H, 208767 V) = (2.38% H, 5.21% V) = (2.681e+05um H, 3.758e+05um V)
[12/06 11:36:24    347s] (I)      Overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.439266e+05um
[12/06 11:36:24    347s] (I)      
[12/06 11:36:24    347s] (I)      ============  Phase 1c Route ============
[12/06 11:36:24    347s] (I)      Level2 Grid: 167 x 167
[12/06 11:36:24    347s] (I)      Usage: 357737 = (148970 H, 208767 V) = (2.38% H, 5.21% V) = (2.681e+05um H, 3.758e+05um V)
[12/06 11:36:24    347s] (I)      
[12/06 11:36:24    347s] (I)      ============  Phase 1d Route ============
[12/06 11:36:24    347s] (I)      Usage: 357743 = (148974 H, 208769 V) = (2.38% H, 5.21% V) = (2.682e+05um H, 3.758e+05um V)
[12/06 11:36:24    347s] (I)      
[12/06 11:36:24    347s] (I)      ============  Phase 1e Route ============
[12/06 11:36:24    347s] (I)      Usage: 357743 = (148974 H, 208769 V) = (2.38% H, 5.21% V) = (2.682e+05um H, 3.758e+05um V)
[12/06 11:36:24    347s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.439374e+05um
[12/06 11:36:24    347s] (I)      
[12/06 11:36:24    347s] (I)      ============  Phase 1l Route ============
[12/06 11:36:24    348s] (I)      total 2D Cap : 34395107 = (17412463 H, 16982644 V)
[12/06 11:36:24    348s] [NR-eGR] Layer group 3: route 8382 net(s) in layer range [2, 10]
[12/06 11:36:24    348s] (I)      
[12/06 11:36:24    348s] (I)      ============  Phase 1a Route ============
[12/06 11:36:24    348s] (I)      Usage: 497516 = (219435 H, 278081 V) = (1.26% H, 1.64% V) = (3.950e+05um H, 5.005e+05um V)
[12/06 11:36:24    348s] (I)      
[12/06 11:36:24    348s] (I)      ============  Phase 1b Route ============
[12/06 11:36:24    348s] (I)      Usage: 497516 = (219435 H, 278081 V) = (1.26% H, 1.64% V) = (3.950e+05um H, 5.005e+05um V)
[12/06 11:36:24    348s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.955288e+05um
[12/06 11:36:24    348s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/06 11:36:24    348s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 11:36:24    348s] (I)      
[12/06 11:36:24    348s] (I)      ============  Phase 1c Route ============
[12/06 11:36:24    348s] (I)      Usage: 497516 = (219435 H, 278081 V) = (1.26% H, 1.64% V) = (3.950e+05um H, 5.005e+05um V)
[12/06 11:36:24    348s] (I)      
[12/06 11:36:24    348s] (I)      ============  Phase 1d Route ============
[12/06 11:36:24    348s] (I)      Usage: 497516 = (219435 H, 278081 V) = (1.26% H, 1.64% V) = (3.950e+05um H, 5.005e+05um V)
[12/06 11:36:24    348s] (I)      
[12/06 11:36:24    348s] (I)      ============  Phase 1e Route ============
[12/06 11:36:24    348s] (I)      Usage: 497516 = (219435 H, 278081 V) = (1.26% H, 1.64% V) = (3.950e+05um H, 5.005e+05um V)
[12/06 11:36:24    348s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.955288e+05um
[12/06 11:36:24    348s] (I)      
[12/06 11:36:24    348s] (I)      ============  Phase 1l Route ============
[12/06 11:36:24    348s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/06 11:36:24    348s] (I)      Layer  2:    5609806     66803         0           0     6252498    ( 0.00%) 
[12/06 11:36:24    348s] (I)      Layer  3:    5717469     84460        11           0     6252498    ( 0.00%) 
[12/06 11:36:24    348s] (I)      Layer  4:    5655432     37876         0           0     6252498    ( 0.00%) 
[12/06 11:36:24    348s] (I)      Layer  5:    4127728      9053        59           0     6252498    ( 0.00%) 
[12/06 11:36:24    348s] (I)      Layer  6:    4332235     17214        38           0     6252498    ( 0.00%) 
[12/06 11:36:24    348s] (I)      Layer  7:    6246667    166127         4           0     6252498    ( 0.00%) 
[12/06 11:36:24    348s] (I)      Layer  8:    1561875    197339       246           0     1563124    ( 0.00%) 
[12/06 11:36:24    348s] (I)      Layer  9:    1561875        48         0           0     1563124    ( 0.00%) 
[12/06 11:36:24    348s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/06 11:36:24    348s] (I)      Total:      35004677    578920       358      139328    40694291    ( 0.34%) 
[12/06 11:36:25    348s] (I)      
[12/06 11:36:25    348s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 11:36:25    348s] [NR-eGR]                        OverCon           OverCon            
[12/06 11:36:25    348s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/06 11:36:25    348s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[12/06 11:36:25    348s] [NR-eGR] ---------------------------------------------------------------
[12/06 11:36:25    348s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 11:36:25    348s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 11:36:25    348s] [NR-eGR]      M3 ( 3)         5( 0.00%)         1( 0.00%)   ( 0.00%) 
[12/06 11:36:25    348s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 11:36:25    348s] [NR-eGR]      M5 ( 5)        59( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/06 11:36:25    348s] [NR-eGR]      M6 ( 6)        35( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/06 11:36:25    348s] [NR-eGR]      M7 ( 7)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 11:36:25    348s] [NR-eGR]      M8 ( 8)       246( 0.04%)         0( 0.00%)   ( 0.04%) 
[12/06 11:36:25    348s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 11:36:25    348s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/06 11:36:25    348s] [NR-eGR] ---------------------------------------------------------------
[12/06 11:36:25    348s] [NR-eGR]        Total       348( 0.01%)         1( 0.00%)   ( 0.01%) 
[12/06 11:36:25    348s] [NR-eGR] 
[12/06 11:36:25    348s] (I)      Finished Global Routing ( CPU: 0.75 sec, Real: 0.75 sec, Curr Mem: 2848.89 MB )
[12/06 11:36:25    348s] (I)      total 2D Cap : 35080112 = (17696835 H, 17383277 V)
[12/06 11:36:25    348s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 11:36:25    348s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.74 sec, Real: 1.74 sec, Curr Mem: 2848.89 MB )
[12/06 11:36:25    348s] (I)      ======================================== Runtime Summary ========================================
[12/06 11:36:25    348s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/06 11:36:25    348s] (I)      -------------------------------------------------------------------------------------------------
[12/06 11:36:25    348s] (I)       Early Global Route kernel                   100.00%  244.70 sec  246.44 sec  1.74 sec  1.74 sec 
[12/06 11:36:25    348s] (I)       +-Import and model                           44.77%  244.70 sec  245.48 sec  0.78 sec  0.78 sec 
[12/06 11:36:25    348s] (I)       | +-Create place DB                           1.72%  244.70 sec  244.73 sec  0.03 sec  0.03 sec 
[12/06 11:36:25    348s] (I)       | | +-Import place data                       1.72%  244.70 sec  244.73 sec  0.03 sec  0.03 sec 
[12/06 11:36:25    348s] (I)       | | | +-Read instances and placement          0.56%  244.70 sec  244.71 sec  0.01 sec  0.01 sec 
[12/06 11:36:25    348s] (I)       | | | +-Read nets                             1.15%  244.71 sec  244.73 sec  0.02 sec  0.02 sec 
[12/06 11:36:25    348s] (I)       | +-Create route DB                          39.77%  244.73 sec  245.42 sec  0.69 sec  0.69 sec 
[12/06 11:36:25    348s] (I)       | | +-Import route data (1T)                 39.75%  244.73 sec  245.42 sec  0.69 sec  0.69 sec 
[12/06 11:36:25    348s] (I)       | | | +-Read blockages ( Layer 2-10 )        11.88%  244.73 sec  244.94 sec  0.21 sec  0.21 sec 
[12/06 11:36:25    348s] (I)       | | | | +-Read routing blockages              0.00%  244.73 sec  244.73 sec  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)       | | | | +-Read instance blockages             0.12%  244.73 sec  244.74 sec  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)       | | | | +-Read PG blockages                  11.70%  244.74 sec  244.94 sec  0.20 sec  0.20 sec 
[12/06 11:36:25    348s] (I)       | | | | +-Read clock blockages                0.00%  244.94 sec  244.94 sec  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)       | | | | +-Read other blockages                0.00%  244.94 sec  244.94 sec  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)       | | | | +-Read halo blockages                 0.03%  244.94 sec  244.94 sec  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)       | | | | +-Read boundary cut boxes             0.00%  244.94 sec  244.94 sec  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)       | | | +-Read blackboxes                       0.00%  244.94 sec  244.94 sec  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)       | | | +-Read prerouted                        0.38%  244.94 sec  244.95 sec  0.01 sec  0.01 sec 
[12/06 11:36:25    348s] (I)       | | | +-Read unlegalized nets                 0.10%  244.95 sec  244.95 sec  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)       | | | +-Read nets                             0.17%  244.95 sec  244.95 sec  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)       | | | +-Set up via pillars                    0.00%  244.95 sec  244.95 sec  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)       | | | +-Initialize 3D grid graph              0.88%  244.95 sec  244.97 sec  0.02 sec  0.02 sec 
[12/06 11:36:25    348s] (I)       | | | +-Model blockage capacity              26.00%  244.97 sec  245.42 sec  0.45 sec  0.45 sec 
[12/06 11:36:25    348s] (I)       | | | | +-Initialize 3D capacity             24.61%  244.97 sec  245.40 sec  0.43 sec  0.43 sec 
[12/06 11:36:25    348s] (I)       | +-Read aux data                             0.00%  245.42 sec  245.42 sec  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)       | +-Others data preparation                   0.19%  245.42 sec  245.43 sec  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)       | +-Create route kernel                       2.99%  245.43 sec  245.48 sec  0.05 sec  0.05 sec 
[12/06 11:36:25    348s] (I)       +-Global Routing                             43.30%  245.48 sec  246.23 sec  0.75 sec  0.75 sec 
[12/06 11:36:25    348s] (I)       | +-Initialization                            0.44%  245.48 sec  245.49 sec  0.01 sec  0.01 sec 
[12/06 11:36:25    348s] (I)       | +-Net group 1                               8.65%  245.49 sec  245.64 sec  0.15 sec  0.15 sec 
[12/06 11:36:25    348s] (I)       | | +-Generate topology                       0.01%  245.49 sec  245.49 sec  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)       | | +-Phase 1a                                1.30%  245.52 sec  245.54 sec  0.02 sec  0.02 sec 
[12/06 11:36:25    348s] (I)       | | | +-Pattern routing (1T)                  0.73%  245.52 sec  245.53 sec  0.01 sec  0.01 sec 
[12/06 11:36:25    348s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.56%  245.53 sec  245.54 sec  0.01 sec  0.01 sec 
[12/06 11:36:25    348s] (I)       | | +-Phase 1b                                0.82%  245.54 sec  245.56 sec  0.01 sec  0.01 sec 
[12/06 11:36:25    348s] (I)       | | | +-Monotonic routing (1T)                0.71%  245.54 sec  245.55 sec  0.01 sec  0.01 sec 
[12/06 11:36:25    348s] (I)       | | +-Phase 1c                                1.43%  245.56 sec  245.58 sec  0.02 sec  0.02 sec 
[12/06 11:36:25    348s] (I)       | | | +-Two level Routing                     1.43%  245.56 sec  245.58 sec  0.02 sec  0.02 sec 
[12/06 11:36:25    348s] (I)       | | | | +-Two Level Routing (Regular)         0.96%  245.56 sec  245.58 sec  0.02 sec  0.02 sec 
[12/06 11:36:25    348s] (I)       | | | | +-Two Level Routing (Strong)          0.18%  245.58 sec  245.58 sec  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)       | | +-Phase 1d                                0.49%  245.58 sec  245.59 sec  0.01 sec  0.01 sec 
[12/06 11:36:25    348s] (I)       | | | +-Detoured routing (1T)                 0.49%  245.58 sec  245.59 sec  0.01 sec  0.01 sec 
[12/06 11:36:25    348s] (I)       | | +-Phase 1e                                0.12%  245.59 sec  245.59 sec  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)       | | | +-Route legalization                    0.00%  245.59 sec  245.59 sec  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)       | | +-Phase 1l                                2.74%  245.59 sec  245.64 sec  0.05 sec  0.05 sec 
[12/06 11:36:25    348s] (I)       | | | +-Layer assignment (1T)                 2.73%  245.59 sec  245.64 sec  0.05 sec  0.05 sec 
[12/06 11:36:25    348s] (I)       | +-Net group 2                               9.98%  245.64 sec  245.81 sec  0.17 sec  0.17 sec 
[12/06 11:36:25    348s] (I)       | | +-Generate topology                       0.01%  245.64 sec  245.64 sec  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)       | | +-Phase 1a                                1.21%  245.67 sec  245.69 sec  0.02 sec  0.02 sec 
[12/06 11:36:25    348s] (I)       | | | +-Pattern routing (1T)                  0.72%  245.67 sec  245.68 sec  0.01 sec  0.01 sec 
[12/06 11:36:25    348s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.48%  245.68 sec  245.69 sec  0.01 sec  0.01 sec 
[12/06 11:36:25    348s] (I)       | | +-Phase 1b                                1.32%  245.69 sec  245.72 sec  0.02 sec  0.02 sec 
[12/06 11:36:25    348s] (I)       | | | +-Monotonic routing (1T)                1.20%  245.69 sec  245.71 sec  0.02 sec  0.02 sec 
[12/06 11:36:25    348s] (I)       | | +-Phase 1c                                1.01%  245.72 sec  245.73 sec  0.02 sec  0.02 sec 
[12/06 11:36:25    348s] (I)       | | | +-Two level Routing                     1.01%  245.72 sec  245.73 sec  0.02 sec  0.02 sec 
[12/06 11:36:25    348s] (I)       | | | | +-Two Level Routing (Regular)         0.42%  245.72 sec  245.73 sec  0.01 sec  0.01 sec 
[12/06 11:36:25    348s] (I)       | | | | +-Two Level Routing (Strong)          0.31%  245.73 sec  245.73 sec  0.01 sec  0.01 sec 
[12/06 11:36:25    348s] (I)       | | +-Phase 1d                                1.88%  245.73 sec  245.77 sec  0.03 sec  0.03 sec 
[12/06 11:36:25    348s] (I)       | | | +-Detoured routing (1T)                 1.87%  245.73 sec  245.77 sec  0.03 sec  0.03 sec 
[12/06 11:36:25    348s] (I)       | | +-Phase 1e                                0.18%  245.77 sec  245.77 sec  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)       | | | +-Route legalization                    0.06%  245.77 sec  245.77 sec  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)       | | | | +-Legalize Blockage Violations        0.06%  245.77 sec  245.77 sec  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)       | | +-Phase 1l                                2.48%  245.77 sec  245.81 sec  0.04 sec  0.04 sec 
[12/06 11:36:25    348s] (I)       | | | +-Layer assignment (1T)                 2.48%  245.77 sec  245.81 sec  0.04 sec  0.04 sec 
[12/06 11:36:25    348s] (I)       | +-Net group 3                              16.18%  245.81 sec  246.10 sec  0.28 sec  0.28 sec 
[12/06 11:36:25    348s] (I)       | | +-Generate topology                       0.59%  245.81 sec  245.82 sec  0.01 sec  0.01 sec 
[12/06 11:36:25    348s] (I)       | | +-Phase 1a                                2.23%  245.89 sec  245.93 sec  0.04 sec  0.04 sec 
[12/06 11:36:25    348s] (I)       | | | +-Pattern routing (1T)                  1.71%  245.89 sec  245.92 sec  0.03 sec  0.03 sec 
[12/06 11:36:25    348s] (I)       | | | +-Add via demand to 2D                  0.50%  245.92 sec  245.93 sec  0.01 sec  0.01 sec 
[12/06 11:36:25    348s] (I)       | | +-Phase 1b                                0.12%  245.93 sec  245.93 sec  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)       | | +-Phase 1c                                0.00%  245.93 sec  245.93 sec  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)       | | +-Phase 1d                                0.00%  245.93 sec  245.93 sec  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)       | | +-Phase 1e                                0.12%  245.93 sec  245.93 sec  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)       | | | +-Route legalization                    0.00%  245.93 sec  245.93 sec  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)       | | +-Phase 1l                                9.25%  245.93 sec  246.10 sec  0.16 sec  0.16 sec 
[12/06 11:36:25    348s] (I)       | | | +-Layer assignment (1T)                 6.30%  245.99 sec  246.10 sec  0.11 sec  0.11 sec 
[12/06 11:36:25    348s] (I)       | +-Clean cong LA                             0.00%  246.10 sec  246.10 sec  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)       +-Export 3D cong map                         11.63%  246.23 sec  246.44 sec  0.20 sec  0.20 sec 
[12/06 11:36:25    348s] (I)       | +-Export 2D cong map                        0.95%  246.42 sec  246.44 sec  0.02 sec  0.02 sec 
[12/06 11:36:25    348s] (I)      ======================= Summary by functions ========================
[12/06 11:36:25    348s] (I)       Lv  Step                                      %      Real       CPU 
[12/06 11:36:25    348s] (I)      ---------------------------------------------------------------------
[12/06 11:36:25    348s] (I)        0  Early Global Route kernel           100.00%  1.74 sec  1.74 sec 
[12/06 11:36:25    348s] (I)        1  Import and model                     44.77%  0.78 sec  0.78 sec 
[12/06 11:36:25    348s] (I)        1  Global Routing                       43.30%  0.75 sec  0.75 sec 
[12/06 11:36:25    348s] (I)        1  Export 3D cong map                   11.63%  0.20 sec  0.20 sec 
[12/06 11:36:25    348s] (I)        2  Create route DB                      39.77%  0.69 sec  0.69 sec 
[12/06 11:36:25    348s] (I)        2  Net group 3                          16.18%  0.28 sec  0.28 sec 
[12/06 11:36:25    348s] (I)        2  Net group 2                           9.98%  0.17 sec  0.17 sec 
[12/06 11:36:25    348s] (I)        2  Net group 1                           8.65%  0.15 sec  0.15 sec 
[12/06 11:36:25    348s] (I)        2  Create route kernel                   2.99%  0.05 sec  0.05 sec 
[12/06 11:36:25    348s] (I)        2  Create place DB                       1.72%  0.03 sec  0.03 sec 
[12/06 11:36:25    348s] (I)        2  Export 2D cong map                    0.95%  0.02 sec  0.02 sec 
[12/06 11:36:25    348s] (I)        2  Initialization                        0.44%  0.01 sec  0.01 sec 
[12/06 11:36:25    348s] (I)        2  Others data preparation               0.19%  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)        3  Import route data (1T)               39.75%  0.69 sec  0.69 sec 
[12/06 11:36:25    348s] (I)        3  Phase 1l                             14.47%  0.25 sec  0.25 sec 
[12/06 11:36:25    348s] (I)        3  Phase 1a                              4.73%  0.08 sec  0.08 sec 
[12/06 11:36:25    348s] (I)        3  Phase 1c                              2.45%  0.04 sec  0.04 sec 
[12/06 11:36:25    348s] (I)        3  Phase 1d                              2.37%  0.04 sec  0.04 sec 
[12/06 11:36:25    348s] (I)        3  Phase 1b                              2.26%  0.04 sec  0.04 sec 
[12/06 11:36:25    348s] (I)        3  Import place data                     1.72%  0.03 sec  0.03 sec 
[12/06 11:36:25    348s] (I)        3  Generate topology                     0.62%  0.01 sec  0.01 sec 
[12/06 11:36:25    348s] (I)        3  Phase 1e                              0.41%  0.01 sec  0.01 sec 
[12/06 11:36:25    348s] (I)        4  Model blockage capacity              26.00%  0.45 sec  0.45 sec 
[12/06 11:36:25    348s] (I)        4  Read blockages ( Layer 2-10 )        11.88%  0.21 sec  0.21 sec 
[12/06 11:36:25    348s] (I)        4  Layer assignment (1T)                11.52%  0.20 sec  0.20 sec 
[12/06 11:36:25    348s] (I)        4  Pattern routing (1T)                  3.16%  0.06 sec  0.05 sec 
[12/06 11:36:25    348s] (I)        4  Two level Routing                     2.44%  0.04 sec  0.04 sec 
[12/06 11:36:25    348s] (I)        4  Detoured routing (1T)                 2.36%  0.04 sec  0.04 sec 
[12/06 11:36:25    348s] (I)        4  Monotonic routing (1T)                1.91%  0.03 sec  0.03 sec 
[12/06 11:36:25    348s] (I)        4  Read nets                             1.32%  0.02 sec  0.02 sec 
[12/06 11:36:25    348s] (I)        4  Pattern Routing Avoiding Blockages    1.03%  0.02 sec  0.02 sec 
[12/06 11:36:25    348s] (I)        4  Initialize 3D grid graph              0.88%  0.02 sec  0.02 sec 
[12/06 11:36:25    348s] (I)        4  Read instances and placement          0.56%  0.01 sec  0.01 sec 
[12/06 11:36:25    348s] (I)        4  Add via demand to 2D                  0.50%  0.01 sec  0.01 sec 
[12/06 11:36:25    348s] (I)        4  Read prerouted                        0.38%  0.01 sec  0.01 sec 
[12/06 11:36:25    348s] (I)        4  Read unlegalized nets                 0.10%  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)        4  Route legalization                    0.06%  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)        5  Initialize 3D capacity               24.61%  0.43 sec  0.43 sec 
[12/06 11:36:25    348s] (I)        5  Read PG blockages                    11.70%  0.20 sec  0.20 sec 
[12/06 11:36:25    348s] (I)        5  Two Level Routing (Regular)           1.38%  0.02 sec  0.02 sec 
[12/06 11:36:25    348s] (I)        5  Two Level Routing (Strong)            0.49%  0.01 sec  0.01 sec 
[12/06 11:36:25    348s] (I)        5  Read instance blockages               0.12%  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)        5  Legalize Blockage Violations          0.06%  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/06 11:36:25    348s] OPERPROF: Starting HotSpotCal at level 1, MEM:2848.9M, EPOCH TIME: 1733502985.219792
[12/06 11:36:25    348s] [hotspot] +------------+---------------+---------------+
[12/06 11:36:25    348s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 11:36:25    348s] [hotspot] +------------+---------------+---------------+
[12/06 11:36:25    348s] [hotspot] | normalized |          0.00 |          0.00 |
[12/06 11:36:25    348s] [hotspot] +------------+---------------+---------------+
[12/06 11:36:25    348s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/06 11:36:25    348s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/06 11:36:25    348s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.031, MEM:2864.9M, EPOCH TIME: 1733502985.250513
[12/06 11:36:25    348s] [hotspot] Hotspot report including placement blocked areas
[12/06 11:36:25    348s] OPERPROF: Starting HotSpotCal at level 1, MEM:2864.9M, EPOCH TIME: 1733502985.250731
[12/06 11:36:25    348s] [hotspot] +------------+---------------+---------------+
[12/06 11:36:25    348s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 11:36:25    348s] [hotspot] +------------+---------------+---------------+
[12/06 11:36:25    348s] [hotspot] | normalized |          0.00 |          0.00 |
[12/06 11:36:25    348s] [hotspot] +------------+---------------+---------------+
[12/06 11:36:25    348s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/06 11:36:25    348s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/06 11:36:25    348s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.020, MEM:2864.9M, EPOCH TIME: 1733502985.271076
[12/06 11:36:25    348s] Reported timing to dir ./timingReports
[12/06 11:36:25    348s] **optDesign ... cpu = 0:02:03, real = 0:02:04, mem = 2366.8M, totSessionCpu=0:05:49 **
[12/06 11:36:25    348s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2731.9M, EPOCH TIME: 1733502985.299932
[12/06 11:36:25    348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:25    348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:25    348s] 
[12/06 11:36:25    348s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:36:25    348s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.068, REAL:0.069, MEM:2731.9M, EPOCH TIME: 1733502985.368457
[12/06 11:36:25    348s] 
[12/06 11:36:25    348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120).
[12/06 11:36:25    348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:28    349s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.038  |  4.038  |  4.986  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5808   |  3328   |  3152   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |   1310 (1887)    |   -5.403   |   1310 (2462)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2732.1M, EPOCH TIME: 1733502988.513655
[12/06 11:36:28    349s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:28    349s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:28    349s] 
[12/06 11:36:28    349s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:36:28    349s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.079, REAL:0.080, MEM:2732.1M, EPOCH TIME: 1733502988.593495
[12/06 11:36:28    349s] 
[12/06 11:36:28    349s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120).
[12/06 11:36:28    349s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:28    349s] Density: 3.505%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[12/06 11:36:28    349s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2732.1M, EPOCH TIME: 1733502988.675729
[12/06 11:36:28    349s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:28    349s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:28    349s] 
[12/06 11:36:28    349s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:36:28    349s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.078, REAL:0.078, MEM:2732.1M, EPOCH TIME: 1733502988.753996
[12/06 11:36:28    350s] 
[12/06 11:36:28    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120).
[12/06 11:36:28    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:28    350s] **optDesign ... cpu = 0:02:04, real = 0:02:07, mem = 2371.8M, totSessionCpu=0:05:50 **
[12/06 11:36:28    350s] 
[12/06 11:36:28    350s] TimeStamp Deleting Cell Server Begin ...
[12/06 11:36:28    350s] Deleting Lib Analyzer.
[12/06 11:36:28    350s] 
[12/06 11:36:28    350s] TimeStamp Deleting Cell Server End ...
[12/06 11:36:28    350s] *** Finished optDesign ***
[12/06 11:36:28    350s] 
[12/06 11:36:28    350s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:03:02 real=  0:03:04)
[12/06 11:36:28    350s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.5 real=0:00:02.5)
[12/06 11:36:28    350s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:05.4 real=0:00:05.4)
[12/06 11:36:28    350s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:18.8 real=0:00:18.8)
[12/06 11:36:28    350s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/06 11:36:28    350s] Info: Destroy the CCOpt slew target map.
[12/06 11:36:28    350s] clean pInstBBox. size 0
[12/06 11:36:28    350s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[12/06 11:36:28    350s] Set place::cacheFPlanSiteMark to 0
[12/06 11:36:28    350s] All LLGs are deleted
[12/06 11:36:28    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:28    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:28    350s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2732.1M, EPOCH TIME: 1733502988.944383
[12/06 11:36:28    350s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2701.6M, EPOCH TIME: 1733502988.944930
[12/06 11:36:28    350s] Info: pop threads available for lower-level modules during optimization.
[12/06 11:36:28    350s] 
[12/06 11:36:28    350s] *** Summary of all messages that are not suppressed in this session:
[12/06 11:36:28    350s] Severity  ID               Count  Summary                                  
[12/06 11:36:28    350s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[12/06 11:36:28    350s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/06 11:36:28    350s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[12/06 11:36:28    350s] WARNING   IMPOPT-665          36  %s : Net has unplaced terms or is connec...
[12/06 11:36:28    350s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[12/06 11:36:28    350s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[12/06 11:36:28    350s] WARNING   IMPCCOPT-1127        2  The skew group %s has been identified as...
[12/06 11:36:28    350s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[12/06 11:36:28    350s] WARNING   IMPCCOPT-1007        7  Did not meet the max transition constrai...
[12/06 11:36:28    350s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[12/06 11:36:28    350s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[12/06 11:36:28    350s] *** Message Summary: 59 warning(s), 0 error(s)
[12/06 11:36:28    350s] 
[12/06 11:36:28    350s] *** ccopt_design #1 [finish] : cpu/real = 0:03:14.1/0:03:16.7 (1.0), totSession cpu/real = 0:05:50.2/0:05:55.5 (1.0), mem = 2701.6M
[12/06 11:36:28    350s] 
[12/06 11:36:28    350s] =============================================================================================
[12/06 11:36:28    350s]  Final TAT Report : ccopt_design #1                                             21.17-s075_1
[12/06 11:36:28    350s] =============================================================================================
[12/06 11:36:28    350s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 11:36:28    350s] ---------------------------------------------------------------------------------------------
[12/06 11:36:28    350s] [ InitOpt                ]      1   0:00:04.5  (   2.3 % )     0:00:11.5 /  0:00:11.5    1.0
[12/06 11:36:28    350s] [ GlobalOpt              ]      1   0:00:02.5  (   1.3 % )     0:00:02.5 /  0:00:02.5    1.0
[12/06 11:36:28    350s] [ DrvOpt                 ]      4   0:01:17.6  (  39.4 % )     0:01:20.8 /  0:01:20.6    1.0
[12/06 11:36:28    350s] [ SimplifyNetlist        ]      1   0:00:02.2  (   1.1 % )     0:00:02.2 /  0:00:02.2    1.0
[12/06 11:36:28    350s] [ AreaOpt                ]      1   0:00:04.0  (   2.0 % )     0:00:04.9 /  0:00:04.9    1.0
[12/06 11:36:28    350s] [ ViewPruning            ]      8   0:00:00.8  (   0.4 % )     0:00:01.8 /  0:00:01.7    1.0
[12/06 11:36:28    350s] [ OptSummaryReport       ]      3   0:00:02.9  (   1.5 % )     0:00:11.2 /  0:00:09.0    0.8
[12/06 11:36:28    350s] [ DrvReport              ]      3   0:00:03.0  (   1.5 % )     0:00:03.0 /  0:00:00.8    0.3
[12/06 11:36:28    350s] [ CongRefineRouteType    ]      2   0:00:00.9  (   0.5 % )     0:00:00.9 /  0:00:00.9    1.0
[12/06 11:36:28    350s] [ SlackTraversorInit     ]      4   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[12/06 11:36:28    350s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:36:28    350s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/06 11:36:28    350s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 11:36:28    350s] [ ReportTranViolation    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 11:36:28    350s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 11:36:28    350s] [ IncrReplace            ]      1   0:00:02.2  (   1.1 % )     0:00:02.2 /  0:00:02.2    1.0
[12/06 11:36:28    350s] [ RefinePlace            ]      4   0:00:05.3  (   2.7 % )     0:00:05.4 /  0:00:05.4    1.0
[12/06 11:36:28    350s] [ CTS                    ]      1   0:00:52.1  (  26.5 % )     0:01:08.4 /  0:01:08.3    1.0
[12/06 11:36:28    350s] [ EarlyGlobalRoute       ]      7   0:00:15.4  (   7.8 % )     0:00:15.4 /  0:00:15.4    1.0
[12/06 11:36:28    350s] [ ExtractRC              ]      5   0:00:01.8  (   0.9 % )     0:00:01.8 /  0:00:01.8    1.0
[12/06 11:36:28    350s] [ TimingUpdate           ]     33   0:00:02.8  (   1.4 % )     0:00:08.7 /  0:00:08.7    1.0
[12/06 11:36:28    350s] [ FullDelayCalc          ]      5   0:00:11.3  (   5.7 % )     0:00:11.3 /  0:00:11.4    1.0
[12/06 11:36:28    350s] [ TimingReport           ]      3   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[12/06 11:36:28    350s] [ GenerateReports        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/06 11:36:28    350s] [ MISC                   ]          0:00:05.9  (   3.0 % )     0:00:05.9 /  0:00:05.9    1.0
[12/06 11:36:28    350s] ---------------------------------------------------------------------------------------------
[12/06 11:36:28    350s]  ccopt_design #1 TOTAL              0:03:16.7  ( 100.0 % )     0:03:16.7 /  0:03:14.1    1.0
[12/06 11:36:28    350s] ---------------------------------------------------------------------------------------------
[12/06 11:36:28    350s] 
[12/06 11:36:28    350s] #% End ccopt_design (date=12/06 11:36:28, total cpu=0:03:14, real=0:03:16, peak res=2531.1M, current mem=2237.5M)
[12/06 11:36:28    350s] <CMD> routeDesign
[12/06 11:36:29    350s] #% Begin routeDesign (date=12/06 11:36:28, mem=2237.5M)
[12/06 11:36:29    350s] ### Time Record (routeDesign) is installed.
[12/06 11:36:29    350s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2237.46 (MB), peak = 2531.14 (MB)
[12/06 11:36:29    350s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[12/06 11:36:29    350s] #**INFO: setDesignMode -flowEffort standard
[12/06 11:36:29    350s] #**INFO: setDesignMode -powerEffort none
[12/06 11:36:29    350s] **INFO: User settings:
[12/06 11:36:29    350s] setNanoRouteMode -extractThirdPartyCompatible  false
[12/06 11:36:29    350s] setNanoRouteMode -grouteExpTdStdDelay          13.6
[12/06 11:36:29    350s] setExtractRCMode -engine                       preRoute
[12/06 11:36:29    350s] setDelayCalMode -enable_high_fanout            true
[12/06 11:36:29    350s] setDelayCalMode -engine                        aae
[12/06 11:36:29    350s] setDelayCalMode -ignoreNetLoad                 false
[12/06 11:36:29    350s] setDelayCalMode -socv_accuracy_mode            low
[12/06 11:36:29    350s] setSIMode -separate_delta_delay_on_data        true
[12/06 11:36:29    350s] 
[12/06 11:36:29    350s] #rc_corner has no qx tech file defined
[12/06 11:36:29    350s] #No active RC corner or QRC tech file is missing.
[12/06 11:36:29    350s] #**INFO: multi-cut via swapping will be performed after routing.
[12/06 11:36:29    350s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/06 11:36:29    350s] OPERPROF: Starting checkPlace at level 1, MEM:2607.6M, EPOCH TIME: 1733502989.040720
[12/06 11:36:29    350s] Processing tracks to init pin-track alignment.
[12/06 11:36:29    350s] z: 2, totalTracks: 1
[12/06 11:36:29    350s] z: 4, totalTracks: 1
[12/06 11:36:29    350s] z: 6, totalTracks: 1
[12/06 11:36:29    350s] z: 8, totalTracks: 1
[12/06 11:36:29    350s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:36:29    350s] All LLGs are deleted
[12/06 11:36:29    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:29    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:29    350s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2607.6M, EPOCH TIME: 1733502989.050988
[12/06 11:36:29    350s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2607.6M, EPOCH TIME: 1733502989.051310
[12/06 11:36:29    350s] # Building torus_D_W32 llgBox search-tree.
[12/06 11:36:29    350s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:36:29    350s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2607.6M, EPOCH TIME: 1733502989.051698
[12/06 11:36:29    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:29    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:29    350s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2607.6M, EPOCH TIME: 1733502989.052210
[12/06 11:36:29    350s] Max number of tech site patterns supported in site array is 256.
[12/06 11:36:29    350s] Core basic site is core
[12/06 11:36:29    350s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2607.6M, EPOCH TIME: 1733502989.052892
[12/06 11:36:29    350s] After signature check, allow fast init is false, keep pre-filter is true.
[12/06 11:36:29    350s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 11:36:29    350s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.158, REAL:0.158, MEM:2607.6M, EPOCH TIME: 1733502989.210833
[12/06 11:36:29    350s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 11:36:29    350s] SiteArray: use 31,911,936 bytes
[12/06 11:36:29    350s] SiteArray: current memory after site array memory allocation 2638.1M
[12/06 11:36:29    350s] SiteArray: FP blocked sites are writable
[12/06 11:36:29    350s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 11:36:29    350s] Atter site array init, number of instance map data is 0.
[12/06 11:36:29    350s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.272, REAL:0.273, MEM:2638.1M, EPOCH TIME: 1733502989.324774
[12/06 11:36:29    350s] 
[12/06 11:36:29    350s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:36:29    350s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.297, REAL:0.298, MEM:2638.1M, EPOCH TIME: 1733502989.349971
[12/06 11:36:29    350s] Begin checking placement ... (start mem=2607.6M, init mem=2638.1M)
[12/06 11:36:29    350s] Begin checking exclusive groups violation ...
[12/06 11:36:29    350s] There are 0 groups to check, max #box is 0, total #box is 0
[12/06 11:36:29    350s] Finished checking exclusive groups violations. Found 0 Vio.
[12/06 11:36:29    350s] 
[12/06 11:36:29    350s] Running CheckPlace using 1 thread in normal mode...
[12/06 11:36:29    350s] 
[12/06 11:36:29    350s] ...checkPlace normal is done!
[12/06 11:36:29    350s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2638.1M, EPOCH TIME: 1733502989.450990
[12/06 11:36:29    350s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.006, REAL:0.006, MEM:2638.1M, EPOCH TIME: 1733502989.456560
[12/06 11:36:29    350s] *info: Placed = 10550          (Fixed = 120)
[12/06 11:36:29    350s] *info: Unplaced = 0           
[12/06 11:36:29    350s] Placement Density:3.50%(78431/2237717)
[12/06 11:36:29    350s] Placement Density (including fixed std cells):3.50%(78431/2237717)
[12/06 11:36:29    350s] All LLGs are deleted
[12/06 11:36:29    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13494).
[12/06 11:36:29    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:29    350s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2638.1M, EPOCH TIME: 1733502989.468276
[12/06 11:36:29    350s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2638.1M, EPOCH TIME: 1733502989.468759
[12/06 11:36:29    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:29    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:36:29    350s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2638.1M)
[12/06 11:36:29    350s] OPERPROF: Finished checkPlace at level 1, CPU:0.429, REAL:0.431, MEM:2638.1M, EPOCH TIME: 1733502989.471535
[12/06 11:36:29    350s] 
[12/06 11:36:29    350s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/06 11:36:29    350s] *** Changed status on (120) nets in Clock.
[12/06 11:36:29    350s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2638.1M) ***
[12/06 11:36:29    350s] #Start route 121 clock and analog nets...
[12/06 11:36:29    350s] % Begin globalDetailRoute (date=12/06 11:36:29, mem=2268.8M)
[12/06 11:36:29    350s] 
[12/06 11:36:29    350s] globalDetailRoute
[12/06 11:36:29    350s] 
[12/06 11:36:29    350s] #Start globalDetailRoute on Fri Dec  6 11:36:29 2024
[12/06 11:36:29    350s] #
[12/06 11:36:29    350s] ### Time Record (globalDetailRoute) is installed.
[12/06 11:36:29    350s] ### Time Record (Pre Callback) is installed.
[12/06 11:36:29    350s] ### Time Record (Pre Callback) is uninstalled.
[12/06 11:36:29    350s] ### Time Record (DB Import) is installed.
[12/06 11:36:29    350s] ### Time Record (Timing Data Generation) is installed.
[12/06 11:36:29    350s] ### Time Record (Timing Data Generation) is uninstalled.
[12/06 11:36:29    350s] 
[12/06 11:36:29    350s] Trim Metal Layers:
[12/06 11:36:29    350s] LayerId::1 widthSet size::4
[12/06 11:36:29    350s] LayerId::2 widthSet size::4
[12/06 11:36:29    350s] LayerId::3 widthSet size::4
[12/06 11:36:29    350s] LayerId::4 widthSet size::4
[12/06 11:36:29    350s] LayerId::5 widthSet size::4
[12/06 11:36:29    350s] LayerId::6 widthSet size::4
[12/06 11:36:29    350s] LayerId::7 widthSet size::4
[12/06 11:36:29    350s] LayerId::8 widthSet size::4
[12/06 11:36:29    350s] LayerId::9 widthSet size::4
[12/06 11:36:29    350s] LayerId::10 widthSet size::2
[12/06 11:36:29    350s] Skipped RC grid update for preRoute extraction.
[12/06 11:36:29    350s] eee: pegSigSF::1.070000
[12/06 11:36:29    350s] Initializing multi-corner capacitance tables ... 
[12/06 11:36:29    350s] Initializing multi-corner resistance tables ...
[12/06 11:36:29    350s] eee: l::1 avDens::0.110239 usedTrk::70006.288915 availTrk::635040.000000 sigTrk::70006.288915
[12/06 11:36:29    350s] eee: l::2 avDens::0.040811 usedTrk::4991.542781 availTrk::122310.000000 sigTrk::4991.542781
[12/06 11:36:29    350s] eee: l::3 avDens::0.049371 usedTrk::6589.583781 availTrk::133470.000000 sigTrk::6589.583781
[12/06 11:36:29    350s] eee: l::4 avDens::0.026003 usedTrk::2295.809723 availTrk::88290.000000 sigTrk::2295.809723
[12/06 11:36:29    350s] eee: l::5 avDens::0.002347 usedTrk::1490.577816 availTrk::635040.000000 sigTrk::1490.577816
[12/06 11:36:29    350s] eee: l::6 avDens::0.003875 usedTrk::2460.833370 availTrk::635040.000000 sigTrk::2460.833370
[12/06 11:36:29    350s] eee: l::7 avDens::0.067463 usedTrk::15701.305552 availTrk::232740.000000 sigTrk::15701.305552
[12/06 11:36:29    350s] eee: l::8 avDens::0.340500 usedTrk::19758.344439 availTrk::58027.500000 sigTrk::19758.344439
[12/06 11:36:29    350s] eee: l::9 avDens::0.035226 usedTrk::4.755556 availTrk::135.000000 sigTrk::4.755556
[12/06 11:36:29    350s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:36:29    351s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 11:36:29    351s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.387462 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.808300 pMod=83 wcR=0.693800 newSi=0.243400 wHLS=3.291059 siPrev=0 viaL=0.000000 crit=1.037706 shortMod=5.188529 fMod=0.259426 
[12/06 11:36:29    351s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/06 11:36:29    351s] ### Net info: total nets: 11337
[12/06 11:36:29    351s] ### Net info: dirty nets: 137
[12/06 11:36:29    351s] ### Net info: marked as disconnected nets: 0
[12/06 11:36:30    351s] #WARNING (NRDB-665) NET clk has a detail routed segment whose one end ( -0.00050 -0.00050 ) is outside of design boundary ( 0.00000 0.00000 1500.00000 1500.00000 ).
[12/06 11:36:30    351s] #WARNING (NRDB-856)   around ( 663.20300 836.21500 ) of NET clk on LAYER M3 is off X minimum feature grid (0.00500).
[12/06 11:36:30    351s] #WARNING (NRDB-856)   around ( 663.20300 836.21500 ) of NET clk on LAYER M2 is off X minimum feature grid (0.00500).
[12/06 11:36:30    351s] #WARNING (NRDB-856)   around ( 663.20300 836.21500 ) of NET clk on LAYER M1 is off X minimum feature grid (0.00500).
[12/06 11:36:30    351s] #num needed restored net=11216
[12/06 11:36:30    351s] #need_extraction net=0 (total=11337)
[12/06 11:36:30    351s] ### Net info: fully routed nets: 121
[12/06 11:36:30    351s] ### Net info: trivial (< 2 pins) nets: 147
[12/06 11:36:30    351s] ### Net info: unrouted nets: 11069
[12/06 11:36:30    351s] ### Net info: re-extraction nets: 0
[12/06 11:36:30    351s] ### Net info: ignored nets: 0
[12/06 11:36:30    351s] ### Net info: skip routing nets: 11216
[12/06 11:36:30    351s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[35].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:36:30    351s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[34].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:36:30    351s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[33].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:36:30    351s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[32].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:36:30    351s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[31].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:36:30    351s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[30].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:36:30    351s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[29].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:36:30    351s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[28].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:36:30    351s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[27].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:36:30    351s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[26].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:36:30    351s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[25].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:36:30    351s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[24].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:36:30    351s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[23].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:36:30    351s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[22].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:36:30    351s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[21].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:36:30    351s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[20].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:36:30    351s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[19].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:36:30    351s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[18].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:36:30    351s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[17].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:36:30    351s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[16].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:36:30    351s] #WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
[12/06 11:36:30    351s] #To increase the message display limit, refer to the product command reference manual.
[12/06 11:36:30    351s] ### import design signature (14): route=1855679741 fixed_route=1114698182 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1957310645 dirty_area=0 del_dirty_area=0 cell=382031622 placement=445866090 pin_access=1603008822 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/06 11:36:30    351s] ### Time Record (DB Import) is uninstalled.
[12/06 11:36:30    351s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[12/06 11:36:30    351s] #RTESIG:78da9592414bc33014c73def533cb21d2a6c33efa549daabb0abca50af23dab42b742934
[12/06 11:36:30    351s] #       e9c16f6f441026b5b1b9be1fbfff3fc95b6f5e0f4760847bd43bcfb53c213c1c4970c18b
[12/06 11:36:30    351s] #       1d0999df119ee2e8e59eadd69bc7a7675d406d3a6f217bebfb6e0bd5873397f61d2a5b9b
[12/06 11:36:30    351s] #       b10be06d08ad6b6ebf69122548c85a176c63872d8cde0ebf10c1f912a328348461fca127
[12/06 11:36:30    351s] #       8cb922e0f3a1654e4b4291235ef3134e44a1aeaa259c287119bec81eff2fdd586a0928f6
[12/06 11:36:30    351s] #       8a7f1dc8eaae37619a549c52cf8e0aff11a97499867429819ddbe6cc20f361889369ae88
[12/06 11:36:30    351s] #       cbc07c30ae32431559ebc6cb5f6401ccf5cece5184c453b7a4a84a33a50236df3d32c945
[12/06 11:36:30    351s] #       26e2737d6e3e0100e027ae
[12/06 11:36:30    351s] #
[12/06 11:36:30    351s] #Skip comparing routing design signature in db-snapshot flow
[12/06 11:36:30    351s] ### Time Record (Data Preparation) is installed.
[12/06 11:36:30    351s] #RTESIG:78da9592c14ac43010863dfb1443760f1576d7cca4499aabe0556551af4bd6a6dd423785
[12/06 11:36:30    351s] #       263df8f6560561a53636d7f9f8bf9fc9acd6aff77b60843bd4dbc0b53c203cec4970c18b
[12/06 11:36:30    351s] #       2d0999df121ec6d1cb1dbb5ead1f9f9e7501956d8383ecd875ed06ca776fcfcd1b94aeb2
[12/06 11:36:30    351s] #       431b21b8181b5fdf7cd3240c48c81a1f5dedfa0d0cc1f5bf10c1f99244516888fdf0434f
[12/06 11:36:30    351s] #       24e68a80cf4b4d4e4ba4c8112ff9894c44a12eaa253251e2327c51faf87fe9c6524b40b1
[12/06 11:36:30    351s] #       53fcf34156b59d8dd3a4e2945a3b2afc8752699386b491c04e4d7d629085d88f9369ae18
[12/06 11:36:30    351s] #       8f8185687d69fb72649d1fce7f910530df79374b1941c0bedacd8b0989a7d641a333cd18
[12/06 11:36:30    351s] #       052ce532c98b27e2737dae3e006a173461
[12/06 11:36:30    351s] #
[12/06 11:36:30    351s] ### Time Record (Data Preparation) is uninstalled.
[12/06 11:36:30    351s] ### Time Record (Global Routing) is installed.
[12/06 11:36:30    351s] ### Time Record (Global Routing) is uninstalled.
[12/06 11:36:30    351s] #Total number of trivial nets (e.g. < 2 pins) = 148 (skipped).
[12/06 11:36:30    351s] #Total number of nets with skipped attribute = 11069 (skipped).
[12/06 11:36:30    351s] #Total number of routable nets = 120.
[12/06 11:36:30    351s] #Total number of nets in the design = 11337.
[12/06 11:36:30    351s] #80 routable nets do not have any wires.
[12/06 11:36:30    351s] #40 routable nets have routed wires.
[12/06 11:36:30    351s] #11069 skipped nets have only detail routed wires.
[12/06 11:36:30    351s] #80 nets will be global routed.
[12/06 11:36:30    351s] #80 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/06 11:36:30    351s] #40 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/06 11:36:30    351s] ### Time Record (Data Preparation) is installed.
[12/06 11:36:30    351s] #Start routing data preparation on Fri Dec  6 11:36:30 2024
[12/06 11:36:30    351s] #
[12/06 11:36:30    351s] #Minimum voltage of a net in the design = 0.000.
[12/06 11:36:30    351s] #Maximum voltage of a net in the design = 1.100.
[12/06 11:36:30    351s] #Voltage range [0.000 - 1.100] has 11335 nets.
[12/06 11:36:30    351s] #Voltage range [0.900 - 1.100] has 1 net.
[12/06 11:36:30    351s] #Voltage range [0.000 - 0.000] has 1 net.
[12/06 11:36:30    351s] #Build and mark too close pins for the same net.
[12/06 11:36:30    351s] ### Time Record (Cell Pin Access) is installed.
[12/06 11:36:30    351s] #Rebuild pin access data for design.
[12/06 11:36:30    351s] #Initial pin access analysis.
[12/06 11:36:34    355s] #Detail pin access analysis.
[12/06 11:36:34    355s] ### Time Record (Cell Pin Access) is uninstalled.
[12/06 11:36:34    356s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/06 11:36:34    356s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 11:36:34    356s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 11:36:34    356s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 11:36:34    356s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 11:36:34    356s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 11:36:34    356s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 11:36:34    356s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/06 11:36:34    356s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/06 11:36:34    356s] # AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
[12/06 11:36:34    356s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[12/06 11:36:34    356s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
[12/06 11:36:34    356s] #pin_access_rlayer=2(M2)
[12/06 11:36:34    356s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/06 11:36:34    356s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/06 11:36:35    356s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2276.32 (MB), peak = 2531.14 (MB)
[12/06 11:36:35    356s] #Regenerating Ggrids automatically.
[12/06 11:36:35    356s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/06 11:36:35    356s] #Using automatically generated G-grids.
[12/06 11:36:36    357s] #Done routing data preparation.
[12/06 11:36:36    357s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2280.51 (MB), peak = 2531.14 (MB)
[12/06 11:36:36    357s] #
[12/06 11:36:36    357s] #Finished routing data preparation on Fri Dec  6 11:36:36 2024
[12/06 11:36:36    357s] #
[12/06 11:36:36    357s] #Cpu time = 00:00:06
[12/06 11:36:36    357s] #Elapsed time = 00:00:06
[12/06 11:36:36    357s] #Increased memory = 10.22 (MB)
[12/06 11:36:36    357s] #Total memory = 2280.51 (MB)
[12/06 11:36:36    357s] #Peak memory = 2531.14 (MB)
[12/06 11:36:36    357s] #
[12/06 11:36:36    357s] ### Time Record (Data Preparation) is uninstalled.
[12/06 11:36:36    357s] ### Time Record (Global Routing) is installed.
[12/06 11:36:36    357s] #
[12/06 11:36:36    357s] #Start global routing on Fri Dec  6 11:36:36 2024
[12/06 11:36:36    357s] #
[12/06 11:36:36    357s] #
[12/06 11:36:36    357s] #Start global routing initialization on Fri Dec  6 11:36:36 2024
[12/06 11:36:36    357s] #
[12/06 11:36:36    357s] #Number of eco nets is 81
[12/06 11:36:36    357s] #
[12/06 11:36:36    357s] #Start global routing data preparation on Fri Dec  6 11:36:36 2024
[12/06 11:36:36    357s] #
[12/06 11:36:36    357s] ### build_merged_routing_blockage_rect_list starts on Fri Dec  6 11:36:36 2024 with memory = 2281.25 (MB), peak = 2531.14 (MB)
[12/06 11:36:36    357s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:36:36    357s] #Start routing resource analysis on Fri Dec  6 11:36:36 2024
[12/06 11:36:36    357s] #
[12/06 11:36:36    357s] ### init_is_bin_blocked starts on Fri Dec  6 11:36:36 2024 with memory = 2281.25 (MB), peak = 2531.14 (MB)
[12/06 11:36:36    357s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:36:36    357s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Dec  6 11:36:36 2024 with memory = 2313.82 (MB), peak = 2531.14 (MB)
[12/06 11:36:37    359s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:02, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:37    359s] ### adjust_flow_cap starts on Fri Dec  6 11:36:37 2024 with memory = 2315.09 (MB), peak = 2531.14 (MB)
[12/06 11:36:37    359s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:37    359s] ### adjust_flow_per_partial_route_obs starts on Fri Dec  6 11:36:37 2024 with memory = 2315.09 (MB), peak = 2531.14 (MB)
[12/06 11:36:37    359s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:37    359s] ### set_via_blocked starts on Fri Dec  6 11:36:37 2024 with memory = 2315.09 (MB), peak = 2531.14 (MB)
[12/06 11:36:37    359s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:37    359s] ### copy_flow starts on Fri Dec  6 11:36:37 2024 with memory = 2315.09 (MB), peak = 2531.14 (MB)
[12/06 11:36:37    359s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:37    359s] #Routing resource analysis is done on Fri Dec  6 11:36:37 2024
[12/06 11:36:37    359s] #
[12/06 11:36:37    359s] ### report_flow_cap starts on Fri Dec  6 11:36:37 2024 with memory = 2315.09 (MB), peak = 2531.14 (MB)
[12/06 11:36:37    359s] #  Resource Analysis:
[12/06 11:36:37    359s] #
[12/06 11:36:37    359s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/06 11:36:37    359s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/06 11:36:37    359s] #  --------------------------------------------------------------
[12/06 11:36:37    359s] #  M1             H        4768        2731      250000     2.33%
[12/06 11:36:37    359s] #  M2             V        5355        2145      250000     0.32%
[12/06 11:36:37    359s] #  M3             H        6003        1496      250000     0.00%
[12/06 11:36:37    359s] #  M4             V        5409        2091      250000     0.00%
[12/06 11:36:37    359s] #  M5             H        1514        5985      250000    79.68%
[12/06 11:36:37    359s] #  M6             V        1514        5986      250000    79.68%
[12/06 11:36:37    359s] #  M7             H        7499           0      250000     0.00%
[12/06 11:36:37    359s] #  M8             V        1875           0      250000     0.00%
[12/06 11:36:37    359s] #  M9             H        1875           0      250000     0.00%
[12/06 11:36:37    359s] #  AP             V         230           0      250000    54.00%
[12/06 11:36:37    359s] #  --------------------------------------------------------------
[12/06 11:36:37    359s] #  Total                  36043      27.25%     2500000    21.60%
[12/06 11:36:37    359s] #
[12/06 11:36:37    359s] #  121 nets (1.07%) with 1 preferred extra spacing.
[12/06 11:36:37    359s] #
[12/06 11:36:37    359s] #
[12/06 11:36:37    359s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:37    359s] ### analyze_m2_tracks starts on Fri Dec  6 11:36:37 2024 with memory = 2315.09 (MB), peak = 2531.14 (MB)
[12/06 11:36:37    359s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:37    359s] ### report_initial_resource starts on Fri Dec  6 11:36:37 2024 with memory = 2315.09 (MB), peak = 2531.14 (MB)
[12/06 11:36:37    359s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:37    359s] ### mark_pg_pins_accessibility starts on Fri Dec  6 11:36:37 2024 with memory = 2315.09 (MB), peak = 2531.14 (MB)
[12/06 11:36:37    359s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:37    359s] ### set_net_region starts on Fri Dec  6 11:36:37 2024 with memory = 2315.09 (MB), peak = 2531.14 (MB)
[12/06 11:36:37    359s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:37    359s] #
[12/06 11:36:37    359s] #Global routing data preparation is done on Fri Dec  6 11:36:37 2024
[12/06 11:36:37    359s] #
[12/06 11:36:37    359s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2315.09 (MB), peak = 2531.14 (MB)
[12/06 11:36:37    359s] #
[12/06 11:36:37    359s] ### prepare_level starts on Fri Dec  6 11:36:37 2024 with memory = 2315.09 (MB), peak = 2531.14 (MB)
[12/06 11:36:37    359s] ### init level 1 starts on Fri Dec  6 11:36:37 2024 with memory = 2315.09 (MB), peak = 2531.14 (MB)
[12/06 11:36:37    359s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:37    359s] ### Level 1 hgrid = 500 X 500
[12/06 11:36:37    359s] ### init level 2 starts on Fri Dec  6 11:36:37 2024 with memory = 2315.09 (MB), peak = 2531.14 (MB)
[12/06 11:36:37    359s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:37    359s] ### Level 2 hgrid = 125 X 125
[12/06 11:36:37    359s] ### prepare_level_flow starts on Fri Dec  6 11:36:37 2024 with memory = 2321.12 (MB), peak = 2531.14 (MB)
[12/06 11:36:37    359s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:37    359s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:37    359s] #
[12/06 11:36:37    359s] #Global routing initialization is done on Fri Dec  6 11:36:37 2024
[12/06 11:36:37    359s] #
[12/06 11:36:37    359s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2321.12 (MB), peak = 2531.14 (MB)
[12/06 11:36:37    359s] #
[12/06 11:36:37    359s] #start global routing iteration 1...
[12/06 11:36:37    359s] ### init_flow_edge starts on Fri Dec  6 11:36:37 2024 with memory = 2321.44 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    359s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:38    359s] ### Uniform Hboxes (7x7)
[12/06 11:36:38    359s] ### routing at level 1 iter 0 for 0 hboxes
[12/06 11:36:38    359s] ### measure_qor starts on Fri Dec  6 11:36:38 2024 with memory = 2326.33 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    359s] ### measure_congestion starts on Fri Dec  6 11:36:38 2024 with memory = 2326.33 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    359s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:38    359s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:38    359s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2324.82 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    359s] #
[12/06 11:36:38    359s] #start global routing iteration 2...
[12/06 11:36:38    359s] ### init_flow_edge starts on Fri Dec  6 11:36:38 2024 with memory = 2324.82 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    359s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:38    359s] ### routing at level 2 (topmost level) iter 0
[12/06 11:36:38    359s] ### measure_qor starts on Fri Dec  6 11:36:38 2024 with memory = 2324.82 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    359s] ### measure_congestion starts on Fri Dec  6 11:36:38 2024 with memory = 2324.82 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    359s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:38    359s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:38    359s] ### routing at level 2 (topmost level) iter 1
[12/06 11:36:38    359s] ### measure_qor starts on Fri Dec  6 11:36:38 2024 with memory = 2324.82 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    359s] ### measure_congestion starts on Fri Dec  6 11:36:38 2024 with memory = 2324.82 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    359s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:38    359s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:38    359s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2324.82 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    359s] #
[12/06 11:36:38    359s] #start global routing iteration 3...
[12/06 11:36:38    359s] ### Uniform Hboxes (7x7)
[12/06 11:36:38    359s] ### routing at level 1 iter 0 for 0 hboxes
[12/06 11:36:38    359s] ### measure_qor starts on Fri Dec  6 11:36:38 2024 with memory = 2334.57 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    359s] ### measure_congestion starts on Fri Dec  6 11:36:38 2024 with memory = 2334.57 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    359s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:38    359s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:38    359s] ### measure_congestion starts on Fri Dec  6 11:36:38 2024 with memory = 2327.12 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    359s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:38    359s] ### Uniform Hboxes (7x7)
[12/06 11:36:38    359s] ### routing at level 1 iter 1 for 0 hboxes
[12/06 11:36:38    359s] ### measure_qor starts on Fri Dec  6 11:36:38 2024 with memory = 2327.12 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    359s] ### measure_congestion starts on Fri Dec  6 11:36:38 2024 with memory = 2327.12 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    360s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:38    360s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:38    360s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2327.12 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    360s] #
[12/06 11:36:38    360s] ### route_end starts on Fri Dec  6 11:36:38 2024 with memory = 2327.12 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    360s] #
[12/06 11:36:38    360s] #Total number of trivial nets (e.g. < 2 pins) = 148 (skipped).
[12/06 11:36:38    360s] #Total number of nets with skipped attribute = 11069 (skipped).
[12/06 11:36:38    360s] #Total number of routable nets = 120.
[12/06 11:36:38    360s] #Total number of nets in the design = 11337.
[12/06 11:36:38    360s] #
[12/06 11:36:38    360s] #120 routable nets have routed wires.
[12/06 11:36:38    360s] #11069 skipped nets have only detail routed wires.
[12/06 11:36:38    360s] #80 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/06 11:36:38    360s] #40 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/06 11:36:38    360s] #
[12/06 11:36:38    360s] #Routed net constraints summary:
[12/06 11:36:38    360s] #------------------------------------------------
[12/06 11:36:38    360s] #        Rules   Pref Extra Space   Unconstrained  
[12/06 11:36:38    360s] #------------------------------------------------
[12/06 11:36:38    360s] #      Default                 80               0  
[12/06 11:36:38    360s] #------------------------------------------------
[12/06 11:36:38    360s] #        Total                 80               0  
[12/06 11:36:38    360s] #------------------------------------------------
[12/06 11:36:38    360s] #
[12/06 11:36:38    360s] #Routing constraints summary of the whole design:
[12/06 11:36:38    360s] #-------------------------------------------------------------
[12/06 11:36:38    360s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[12/06 11:36:38    360s] #-------------------------------------------------------------
[12/06 11:36:38    360s] #      Default                120         2687            8382  
[12/06 11:36:38    360s] #-------------------------------------------------------------
[12/06 11:36:38    360s] #        Total                120         2687            8382  
[12/06 11:36:38    360s] #-------------------------------------------------------------
[12/06 11:36:38    360s] #
[12/06 11:36:38    360s] ### adjust_flow_per_partial_route_obs starts on Fri Dec  6 11:36:38 2024 with memory = 2327.12 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    360s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:38    360s] ### cal_base_flow starts on Fri Dec  6 11:36:38 2024 with memory = 2327.12 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    360s] ### init_flow_edge starts on Fri Dec  6 11:36:38 2024 with memory = 2327.12 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    360s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:38    360s] ### cal_flow starts on Fri Dec  6 11:36:38 2024 with memory = 2327.12 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    360s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:38    360s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:38    360s] ### report_overcon starts on Fri Dec  6 11:36:38 2024 with memory = 2327.12 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    360s] #
[12/06 11:36:38    360s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/06 11:36:38    360s] #
[12/06 11:36:38    360s] #                 OverCon          
[12/06 11:36:38    360s] #                  #Gcell    %Gcell
[12/06 11:36:38    360s] #     Layer           (1)   OverCon  Flow/Cap
[12/06 11:36:38    360s] #  ----------------------------------------------
[12/06 11:36:38    360s] #  M1            0(0.00%)   (0.00%)     0.36  
[12/06 11:36:38    360s] #  M2            0(0.00%)   (0.00%)     0.29  
[12/06 11:36:38    360s] #  M3            0(0.00%)   (0.00%)     0.20  
[12/06 11:36:38    360s] #  M4            0(0.00%)   (0.00%)     0.28  
[12/06 11:36:38    360s] #  M5            0(0.00%)   (0.00%)     0.80  
[12/06 11:36:38    360s] #  M6            0(0.00%)   (0.00%)     0.80  
[12/06 11:36:38    360s] #  M7            0(0.00%)   (0.00%)     0.00  
[12/06 11:36:38    360s] #  M8            0(0.00%)   (0.00%)     0.00  
[12/06 11:36:38    360s] #  M9            0(0.00%)   (0.00%)     0.00  
[12/06 11:36:38    360s] #  AP            0(0.00%)   (0.00%)     0.00  
[12/06 11:36:38    360s] #  ----------------------------------------------
[12/06 11:36:38    360s] #     Total      0(0.00%)   (0.00%)
[12/06 11:36:38    360s] #
[12/06 11:36:38    360s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/06 11:36:38    360s] #  Overflow after GR: 0.00% H + 0.00% V
[12/06 11:36:38    360s] #
[12/06 11:36:38    360s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:38    360s] ### cal_base_flow starts on Fri Dec  6 11:36:38 2024 with memory = 2327.12 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    360s] ### init_flow_edge starts on Fri Dec  6 11:36:38 2024 with memory = 2327.12 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    360s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:38    360s] ### cal_flow starts on Fri Dec  6 11:36:38 2024 with memory = 2327.12 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    360s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:38    360s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:38    360s] ### generate_cong_map_content starts on Fri Dec  6 11:36:38 2024 with memory = 2327.12 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    360s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:38    360s] ### update starts on Fri Dec  6 11:36:38 2024 with memory = 2312.75 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    360s] #Complete Global Routing.
[12/06 11:36:38    360s] #Total number of nets with non-default rule or having extra spacing = 121
[12/06 11:36:38    360s] #Total wire length = 20441 um.
[12/06 11:36:38    360s] #Total half perimeter of net bounding box = 13036 um.
[12/06 11:36:38    360s] #Total wire length on LAYER M1 = 21 um.
[12/06 11:36:38    360s] #Total wire length on LAYER M2 = 1172 um.
[12/06 11:36:38    360s] #Total wire length on LAYER M3 = 11870 um.
[12/06 11:36:38    360s] #Total wire length on LAYER M4 = 7377 um.
[12/06 11:36:38    360s] #Total wire length on LAYER M5 = 0 um.
[12/06 11:36:38    360s] #Total wire length on LAYER M6 = 0 um.
[12/06 11:36:38    360s] #Total wire length on LAYER M7 = 0 um.
[12/06 11:36:38    360s] #Total wire length on LAYER M8 = 0 um.
[12/06 11:36:38    360s] #Total wire length on LAYER M9 = 0 um.
[12/06 11:36:38    360s] #Total wire length on LAYER AP = 0 um.
[12/06 11:36:38    360s] #Total number of vias = 8310
[12/06 11:36:38    360s] #Total number of multi-cut vias = 100 (  1.2%)
[12/06 11:36:38    360s] #Total number of single cut vias = 8210 ( 98.8%)
[12/06 11:36:38    360s] #Up-Via Summary (total 8310):
[12/06 11:36:38    360s] #                   single-cut          multi-cut      Total
[12/06 11:36:38    360s] #-----------------------------------------------------------
[12/06 11:36:38    360s] # M1              3062 ( 96.8%)       100 (  3.2%)       3162
[12/06 11:36:38    360s] # M2              2985 (100.0%)         0 (  0.0%)       2985
[12/06 11:36:38    360s] # M3              2163 (100.0%)         0 (  0.0%)       2163
[12/06 11:36:38    360s] #-----------------------------------------------------------
[12/06 11:36:38    360s] #                 8210 ( 98.8%)       100 (  1.2%)       8310 
[12/06 11:36:38    360s] #
[12/06 11:36:38    360s] #Total number of involved priority nets 80
[12/06 11:36:38    360s] #Maximum src to sink distance for priority net 113.1
[12/06 11:36:38    360s] #Average of max src_to_sink distance for priority net 57.6
[12/06 11:36:38    360s] #Average of ave src_to_sink distance for priority net 31.2
[12/06 11:36:38    360s] ### update cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:38    360s] ### report_overcon starts on Fri Dec  6 11:36:38 2024 with memory = 2312.75 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    360s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:38    360s] ### report_overcon starts on Fri Dec  6 11:36:38 2024 with memory = 2312.75 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    360s] #Max overcon = 0 track.
[12/06 11:36:38    360s] #Total overcon = 0.00%.
[12/06 11:36:38    360s] #Worst layer Gcell overcon rate = 0.00%.
[12/06 11:36:38    360s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:38    360s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 11:36:38    360s] ### global_route design signature (17): route=2112856113 net_attr=1423169536
[12/06 11:36:38    360s] #
[12/06 11:36:38    360s] #Global routing statistics:
[12/06 11:36:38    360s] #Cpu time = 00:00:03
[12/06 11:36:38    360s] #Elapsed time = 00:00:03
[12/06 11:36:38    360s] #Increased memory = 26.02 (MB)
[12/06 11:36:38    360s] #Total memory = 2306.53 (MB)
[12/06 11:36:38    360s] #Peak memory = 2531.14 (MB)
[12/06 11:36:38    360s] #
[12/06 11:36:38    360s] #Finished global routing on Fri Dec  6 11:36:38 2024
[12/06 11:36:38    360s] #
[12/06 11:36:38    360s] #
[12/06 11:36:38    360s] ### Time Record (Global Routing) is uninstalled.
[12/06 11:36:38    360s] ### Time Record (Data Preparation) is installed.
[12/06 11:36:38    360s] ### Time Record (Data Preparation) is uninstalled.
[12/06 11:36:38    360s] ### track-assign external-init starts on Fri Dec  6 11:36:38 2024 with memory = 2274.02 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    360s] ### Time Record (Track Assignment) is installed.
[12/06 11:36:38    360s] ### Time Record (Track Assignment) is uninstalled.
[12/06 11:36:38    360s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:36:38    360s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2274.02 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    360s] ### track-assign engine-init starts on Fri Dec  6 11:36:38 2024 with memory = 2274.02 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    360s] ### Time Record (Track Assignment) is installed.
[12/06 11:36:38    360s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:36:38    360s] ### track-assign core-engine starts on Fri Dec  6 11:36:38 2024 with memory = 2274.02 (MB), peak = 2531.14 (MB)
[12/06 11:36:38    360s] #Start Track Assignment.
[12/06 11:36:39    360s] #Done with 230 horizontal wires in 16 hboxes and 19 vertical wires in 16 hboxes.
[12/06 11:36:40    361s] #Done with 1 horizontal wires in 16 hboxes and 0 vertical wires in 16 hboxes.
[12/06 11:36:40    361s] #Complete Track Assignment.
[12/06 11:36:40    361s] #Total number of nets with non-default rule or having extra spacing = 121
[12/06 11:36:40    361s] #Total wire length = 20436 um.
[12/06 11:36:40    361s] #Total half perimeter of net bounding box = 13036 um.
[12/06 11:36:40    361s] #Total wire length on LAYER M1 = 21 um.
[12/06 11:36:40    361s] #Total wire length on LAYER M2 = 1172 um.
[12/06 11:36:40    361s] #Total wire length on LAYER M3 = 11869 um.
[12/06 11:36:40    361s] #Total wire length on LAYER M4 = 7374 um.
[12/06 11:36:40    361s] #Total wire length on LAYER M5 = 0 um.
[12/06 11:36:40    361s] #Total wire length on LAYER M6 = 0 um.
[12/06 11:36:40    361s] #Total wire length on LAYER M7 = 0 um.
[12/06 11:36:40    361s] #Total wire length on LAYER M8 = 0 um.
[12/06 11:36:40    361s] #Total wire length on LAYER M9 = 0 um.
[12/06 11:36:40    361s] #Total wire length on LAYER AP = 0 um.
[12/06 11:36:40    361s] #Total number of vias = 8310
[12/06 11:36:40    361s] #Total number of multi-cut vias = 100 (  1.2%)
[12/06 11:36:40    361s] #Total number of single cut vias = 8210 ( 98.8%)
[12/06 11:36:40    361s] #Up-Via Summary (total 8310):
[12/06 11:36:40    361s] #                   single-cut          multi-cut      Total
[12/06 11:36:40    361s] #-----------------------------------------------------------
[12/06 11:36:40    361s] # M1              3062 ( 96.8%)       100 (  3.2%)       3162
[12/06 11:36:40    361s] # M2              2985 (100.0%)         0 (  0.0%)       2985
[12/06 11:36:40    361s] # M3              2163 (100.0%)         0 (  0.0%)       2163
[12/06 11:36:40    361s] #-----------------------------------------------------------
[12/06 11:36:40    361s] #                 8210 ( 98.8%)       100 (  1.2%)       8310 
[12/06 11:36:40    361s] #
[12/06 11:36:40    361s] ### track_assign design signature (20): route=543300640
[12/06 11:36:40    361s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:2.2 GB, peak:2.5 GB
[12/06 11:36:40    361s] ### Time Record (Track Assignment) is uninstalled.
[12/06 11:36:40    361s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2267.27 (MB), peak = 2531.14 (MB)
[12/06 11:36:40    361s] #
[12/06 11:36:40    361s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/06 11:36:40    361s] #Cpu time = 00:00:10
[12/06 11:36:40    361s] #Elapsed time = 00:00:10
[12/06 11:36:40    361s] #Increased memory = -2.98 (MB)
[12/06 11:36:40    361s] #Total memory = 2267.30 (MB)
[12/06 11:36:40    361s] #Peak memory = 2531.14 (MB)
[12/06 11:36:40    361s] ### Time Record (Detail Routing) is installed.
[12/06 11:36:40    361s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/06 11:36:40    361s] #
[12/06 11:36:40    361s] #Start Detail Routing..
[12/06 11:36:40    361s] #start initial detail routing ...
[12/06 11:36:40    361s] ### Design has 121 dirty nets, 10365 dirty-areas)
[12/06 11:36:41    362s] #    completing 10% with 1 violations
[12/06 11:36:41    362s] #    elapsed time = 00:00:01, memory = 2291.80 (MB)
[12/06 11:36:43    364s] #    completing 20% with 2 violations
[12/06 11:36:43    364s] #    elapsed time = 00:00:03, memory = 2289.91 (MB)
[12/06 11:36:43    365s] #    completing 30% with 2 violations
[12/06 11:36:43    365s] #    elapsed time = 00:00:04, memory = 2289.91 (MB)
[12/06 11:36:45    366s] #    completing 40% with 2 violations
[12/06 11:36:45    366s] #    elapsed time = 00:00:05, memory = 2288.39 (MB)
[12/06 11:36:47    368s] #    completing 50% with 3 violations
[12/06 11:36:47    368s] #    elapsed time = 00:00:07, memory = 2290.14 (MB)
[12/06 11:36:48    369s] #    completing 60% with 2 violations
[12/06 11:36:48    369s] #    elapsed time = 00:00:08, memory = 2289.64 (MB)
[12/06 11:36:49    370s] #    completing 70% with 1 violations
[12/06 11:36:49    370s] #    elapsed time = 00:00:09, memory = 2289.79 (MB)
[12/06 11:36:50    371s] #    completing 80% with 1 violations
[12/06 11:36:50    371s] #    elapsed time = 00:00:10, memory = 2289.96 (MB)
[12/06 11:36:52    373s] #    completing 90% with 1 violations
[12/06 11:36:52    373s] #    elapsed time = 00:00:12, memory = 2289.53 (MB)
[12/06 11:36:53    375s] #   Improving pin accessing ...
[12/06 11:36:53    375s] #    elapsed time = 00:00:13, memory = 2289.66 (MB)
[12/06 11:36:53    375s] # ECO: 7.90% of the total area was rechecked for DRC, and 3.64% required routing.
[12/06 11:36:53    375s] #   number of violations = 0
[12/06 11:36:53    375s] #7526 out of 10550 instances (71.3%) need to be verified(marked ipoed), dirty area = 2.1%.
[12/06 11:36:57    378s] ### Routing stats: routing = 4.09% drc-check-only = 8.41% dirty-area = 5.47%
[12/06 11:36:57    378s] #   number of violations = 0
[12/06 11:36:57    378s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 2266.82 (MB), peak = 2531.14 (MB)
[12/06 11:36:57    378s] #Complete Detail Routing.
[12/06 11:36:57    378s] #Total number of nets with non-default rule or having extra spacing = 121
[12/06 11:36:57    378s] #Total wire length = 20867 um.
[12/06 11:36:57    378s] #Total half perimeter of net bounding box = 13036 um.
[12/06 11:36:57    378s] #Total wire length on LAYER M1 = 77 um.
[12/06 11:36:57    378s] #Total wire length on LAYER M2 = 1274 um.
[12/06 11:36:57    378s] #Total wire length on LAYER M3 = 12051 um.
[12/06 11:36:57    378s] #Total wire length on LAYER M4 = 7464 um.
[12/06 11:36:57    378s] #Total wire length on LAYER M5 = 0 um.
[12/06 11:36:57    378s] #Total wire length on LAYER M6 = 0 um.
[12/06 11:36:57    378s] #Total wire length on LAYER M7 = 0 um.
[12/06 11:36:57    378s] #Total wire length on LAYER M8 = 0 um.
[12/06 11:36:57    378s] #Total wire length on LAYER M9 = 0 um.
[12/06 11:36:57    378s] #Total wire length on LAYER AP = 0 um.
[12/06 11:36:57    378s] #Total number of vias = 8738
[12/06 11:36:57    378s] #Total number of multi-cut vias = 104 (  1.2%)
[12/06 11:36:57    378s] #Total number of single cut vias = 8634 ( 98.8%)
[12/06 11:36:57    378s] #Up-Via Summary (total 8738):
[12/06 11:36:57    378s] #                   single-cut          multi-cut      Total
[12/06 11:36:57    378s] #-----------------------------------------------------------
[12/06 11:36:57    378s] # M1              3143 ( 96.8%)       104 (  3.2%)       3247
[12/06 11:36:57    378s] # M2              3173 (100.0%)         0 (  0.0%)       3173
[12/06 11:36:57    378s] # M3              2318 (100.0%)         0 (  0.0%)       2318
[12/06 11:36:57    378s] #-----------------------------------------------------------
[12/06 11:36:57    378s] #                 8634 ( 98.8%)       104 (  1.2%)       8738 
[12/06 11:36:57    378s] #
[12/06 11:36:57    378s] #Total number of DRC violations = 0
[12/06 11:36:57    378s] ### Time Record (Detail Routing) is uninstalled.
[12/06 11:36:57    378s] #Cpu time = 00:00:17
[12/06 11:36:57    378s] #Elapsed time = 00:00:17
[12/06 11:36:57    378s] #Increased memory = -0.48 (MB)
[12/06 11:36:57    378s] #Total memory = 2266.82 (MB)
[12/06 11:36:57    378s] #Peak memory = 2531.14 (MB)
[12/06 11:36:57    378s] #detailRoute Statistics:
[12/06 11:36:57    378s] #Cpu time = 00:00:17
[12/06 11:36:57    378s] #Elapsed time = 00:00:17
[12/06 11:36:57    378s] #Increased memory = -0.48 (MB)
[12/06 11:36:57    378s] #Total memory = 2266.82 (MB)
[12/06 11:36:57    378s] #Peak memory = 2531.14 (MB)
[12/06 11:36:57    378s] #Skip updating routing design signature in db-snapshot flow
[12/06 11:36:57    378s] ### global_detail_route design signature (28): route=997439455 flt_obj=0 vio=1905142130 shield_wire=1
[12/06 11:36:57    378s] ### Time Record (DB Export) is installed.
[12/06 11:36:57    378s] ### export design design signature (29): route=997439455 fixed_route=1114698182 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1662270442 dirty_area=0 del_dirty_area=0 cell=382031622 placement=445866090 pin_access=1427121792 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/06 11:36:57    378s] ### Time Record (DB Export) is uninstalled.
[12/06 11:36:57    378s] ### Time Record (Post Callback) is installed.
[12/06 11:36:57    379s] ### Time Record (Post Callback) is uninstalled.
[12/06 11:36:57    379s] #
[12/06 11:36:57    379s] #globalDetailRoute statistics:
[12/06 11:36:57    379s] #Cpu time = 00:00:28
[12/06 11:36:57    379s] #Elapsed time = 00:00:28
[12/06 11:36:57    379s] #Increased memory = -50.32 (MB)
[12/06 11:36:57    379s] #Total memory = 2218.49 (MB)
[12/06 11:36:57    379s] #Peak memory = 2531.14 (MB)
[12/06 11:36:57    379s] #Number of warnings = 26
[12/06 11:36:57    379s] #Total number of warnings = 27
[12/06 11:36:57    379s] #Number of fails = 0
[12/06 11:36:57    379s] #Total number of fails = 0
[12/06 11:36:57    379s] #Complete globalDetailRoute on Fri Dec  6 11:36:57 2024
[12/06 11:36:57    379s] #
[12/06 11:36:57    379s] ### import design signature (30): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1427121792 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/06 11:36:57    379s] ### Time Record (globalDetailRoute) is uninstalled.
[12/06 11:36:57    379s] % End globalDetailRoute (date=12/06 11:36:57, total cpu=0:00:28.3, real=0:00:28.0, peak res=2308.6M, current mem=2218.6M)
[12/06 11:36:57    379s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[12/06 11:36:57    379s] % Begin globalDetailRoute (date=12/06 11:36:57, mem=2218.6M)
[12/06 11:36:57    379s] 
[12/06 11:36:57    379s] globalDetailRoute
[12/06 11:36:57    379s] 
[12/06 11:36:57    379s] #Start globalDetailRoute on Fri Dec  6 11:36:57 2024
[12/06 11:36:57    379s] #
[12/06 11:36:57    379s] ### Time Record (globalDetailRoute) is installed.
[12/06 11:36:57    379s] ### Time Record (Pre Callback) is installed.
[12/06 11:36:57    379s] Saved RC grid cleaned up.
[12/06 11:36:57    379s] ### Time Record (Pre Callback) is uninstalled.
[12/06 11:36:57    379s] ### Time Record (DB Import) is installed.
[12/06 11:36:57    379s] ### Time Record (Timing Data Generation) is installed.
[12/06 11:36:57    379s] #Generating timing data, please wait...
[12/06 11:36:57    379s] #11207 total nets, 120 already routed, 120 will ignore in trialRoute
[12/06 11:36:57    379s] ### run_trial_route starts on Fri Dec  6 11:36:57 2024 with memory = 2218.59 (MB), peak = 2531.14 (MB)
[12/06 11:37:00    381s] ### run_trial_route cpu:00:00:02, real:00:00:02, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:00    381s] ### dump_timing_file starts on Fri Dec  6 11:37:00 2024 with memory = 2232.56 (MB), peak = 2531.14 (MB)
[12/06 11:37:00    381s] ### extractRC starts on Fri Dec  6 11:37:00 2024 with memory = 2232.56 (MB), peak = 2531.14 (MB)
[12/06 11:37:00    381s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 11:37:00    381s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 11:37:00    381s] ### extractRC cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:00    381s] #Dump tif for version 2.1
[12/06 11:37:01    382s] End AAE Lib Interpolated Model. (MEM=2642.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 11:37:01    382s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:37:01    382s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:37:01    382s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:37:01    382s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:37:01    382s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:37:01    382s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:37:01    382s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:37:01    382s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:37:01    382s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:37:01    382s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:37:01    382s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:37:01    382s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:37:02    383s] Total number of fetched objects 11223
[12/06 11:37:02    383s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/06 11:37:02    383s] End delay calculation. (MEM=2674.07 CPU=0:00:01.3 REAL=0:00:01.0)
[12/06 11:37:03    385s] #Generating timing data took: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2233.30 (MB), peak = 2531.14 (MB)
[12/06 11:37:03    385s] ### dump_timing_file cpu:00:00:04, real:00:00:04, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:04    385s] #Done generating timing data.
[12/06 11:37:04    385s] ### Time Record (Timing Data Generation) is uninstalled.
[12/06 11:37:04    385s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/06 11:37:04    385s] ### Net info: total nets: 11337
[12/06 11:37:04    385s] ### Net info: dirty nets: 80
[12/06 11:37:04    385s] ### Net info: marked as disconnected nets: 0
[12/06 11:37:04    385s] #num needed restored net=0
[12/06 11:37:04    385s] #need_extraction net=0 (total=11337)
[12/06 11:37:04    385s] ### Net info: fully routed nets: 120
[12/06 11:37:04    385s] ### Net info: trivial (< 2 pins) nets: 148
[12/06 11:37:04    385s] ### Net info: unrouted nets: 11069
[12/06 11:37:04    385s] ### Net info: re-extraction nets: 0
[12/06 11:37:04    385s] ### Net info: ignored nets: 0
[12/06 11:37:04    385s] ### Net info: skip routing nets: 0
[12/06 11:37:04    385s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[35].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:37:04    385s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[34].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:37:04    385s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[33].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:37:04    385s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[32].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:37:04    385s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[31].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:37:04    385s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[30].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:37:04    385s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[29].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:37:04    385s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[28].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:37:04    385s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[27].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:37:04    385s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[26].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:37:04    385s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[25].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:37:04    385s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[24].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:37:04    385s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[23].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:37:04    385s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[22].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:37:04    385s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[21].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:37:04    385s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[20].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:37:04    385s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[19].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:37:04    385s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[18].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:37:04    385s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[17].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:37:04    385s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[16].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/06 11:37:04    385s] #WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
[12/06 11:37:04    385s] #To increase the message display limit, refer to the product command reference manual.
[12/06 11:37:04    385s] #Start reading timing information from file .timing_file_1176749.tif.gz ...
[12/06 11:37:04    385s] #Read in timing information for 36 ports, 10550 instances from timing file .timing_file_1176749.tif.gz.
[12/06 11:37:04    385s] ### import design signature (31): route=324402417 fixed_route=1114698182 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1278038931 dirty_area=0 del_dirty_area=0 cell=382031622 placement=445866090 pin_access=1427121792 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/06 11:37:04    385s] ### Time Record (DB Import) is uninstalled.
[12/06 11:37:04    385s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[12/06 11:37:04    385s] #RTESIG:78da95d1c14ec3300c0660ce3c8595ed50a46dd84e93b45710574013ec3a059a7695da54
[12/06 11:37:04    385s] #       6ad2036f4f11a7a1b2aeb9facb6fc759ad0f4f7b104c3b32db80461d099ef72c5162b665
[12/06 11:37:04    385s] #       a9d27ba6e3587a7f10b7abf5cbeb9bc9a0b44d70907c745db381e2cbdbb6fe84c2957668
[12/06 11:37:04    385s] #       22041763edabbb5f2d1197f054332024b58fae72fd0686e0fa3fc46006a21dafd68f4314
[12/06 11:37:04    385s] #       9084d88fc5499aa7bca43921d1b99fc824921a623f5c9b498a96f145e9ca2820b9d3f873
[12/06 11:37:04    385s] #       20299bcec6e9b135f2fcdbb4c9e791c91588535d9d2e2f9fb2cc8008d1fac2f6c5689d1f
[12/06 11:37:04    385s] #       daffe4f8a5bef3ee9262623c5bcda491f29ad998720d62d698d97e8c9766baf9065c9309
[12/06 11:37:04    385s] #       fc
[12/06 11:37:04    385s] #
[12/06 11:37:04    385s] ### Time Record (Data Preparation) is installed.
[12/06 11:37:04    385s] #RTESIG:78da95d1bd4ec330100060669ee2e47608525beeceb19dac20564015b056863869a4d491
[12/06 11:37:04    385s] #       6267e0ed09301585a4f17adffd7ab57e7bd88360da91d90634ea40f0b8678912b32d4b95
[12/06 11:37:04    385s] #       de321d86d0eb9db85ead9f9e5f4c06a56d8283e4bd6d9b0d149fde9eea0f285c69fb2642
[12/06 11:37:04    385s] #       7031d6bebaf9d51271094f35034252fbe82ad76da00faefb430c66204e436a7ddf470149
[12/06 11:37:04    385s] #       88dd101ca579ca4b9a13129dfb919a445243ecfa4b6b92a2657c5175651490dc69fc7e90
[12/06 11:37:04    385s] #       944d6be3f8d81a797e376df279647205e25857c7e9e353961910215a5fd8ae18acf3fde9
[12/06 11:37:04    385s] #       3f397ca96fbd9b54b964103fd34d3766623cbbe1a891f2922598720d62d698d97e8c5333
[12/06 11:37:04    385s] #       5d7d010d0b16af
[12/06 11:37:04    385s] #
[12/06 11:37:04    385s] ### Time Record (Data Preparation) is uninstalled.
[12/06 11:37:04    385s] ### Time Record (Global Routing) is installed.
[12/06 11:37:04    385s] ### Time Record (Global Routing) is uninstalled.
[12/06 11:37:04    385s] #Total number of trivial nets (e.g. < 2 pins) = 148 (skipped).
[12/06 11:37:04    385s] #Total number of routable nets = 11189.
[12/06 11:37:04    385s] #Total number of nets in the design = 11337.
[12/06 11:37:04    385s] #11069 routable nets do not have any wires.
[12/06 11:37:04    385s] #120 routable nets have routed wires.
[12/06 11:37:04    385s] #11069 nets will be global routed.
[12/06 11:37:04    385s] #2687 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/06 11:37:04    385s] #120 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/06 11:37:04    385s] ### Time Record (Data Preparation) is installed.
[12/06 11:37:04    385s] #Start routing data preparation on Fri Dec  6 11:37:04 2024
[12/06 11:37:04    385s] #
[12/06 11:37:04    385s] #Minimum voltage of a net in the design = 0.000.
[12/06 11:37:04    385s] #Maximum voltage of a net in the design = 1.100.
[12/06 11:37:04    385s] #Voltage range [0.000 - 1.100] has 11335 nets.
[12/06 11:37:04    385s] #Voltage range [0.900 - 1.100] has 1 net.
[12/06 11:37:04    385s] #Voltage range [0.000 - 0.000] has 1 net.
[12/06 11:37:04    386s] #Build and mark too close pins for the same net.
[12/06 11:37:04    386s] ### Time Record (Cell Pin Access) is installed.
[12/06 11:37:04    386s] #Initial pin access analysis.
[12/06 11:37:04    386s] #Detail pin access analysis.
[12/06 11:37:04    386s] ### Time Record (Cell Pin Access) is uninstalled.
[12/06 11:37:05    386s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/06 11:37:05    386s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 11:37:05    386s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 11:37:05    386s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 11:37:05    386s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 11:37:05    386s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 11:37:05    386s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 11:37:05    386s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/06 11:37:05    386s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/06 11:37:05    386s] # AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
[12/06 11:37:05    386s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[12/06 11:37:05    386s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
[12/06 11:37:05    386s] #pin_access_rlayer=2(M2)
[12/06 11:37:05    386s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/06 11:37:05    386s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/06 11:37:05    386s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2240.88 (MB), peak = 2531.14 (MB)
[12/06 11:37:05    386s] #Regenerating Ggrids automatically.
[12/06 11:37:05    386s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/06 11:37:05    386s] #Using automatically generated G-grids.
[12/06 11:37:06    387s] #Done routing data preparation.
[12/06 11:37:06    387s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2245.07 (MB), peak = 2531.14 (MB)
[12/06 11:37:06    387s] #
[12/06 11:37:06    387s] #Finished routing data preparation on Fri Dec  6 11:37:06 2024
[12/06 11:37:06    387s] #
[12/06 11:37:06    387s] #Cpu time = 00:00:02
[12/06 11:37:06    387s] #Elapsed time = 00:00:02
[12/06 11:37:06    387s] #Increased memory = 10.00 (MB)
[12/06 11:37:06    387s] #Total memory = 2245.07 (MB)
[12/06 11:37:06    387s] #Peak memory = 2531.14 (MB)
[12/06 11:37:06    387s] #
[12/06 11:37:06    387s] ### Time Record (Data Preparation) is uninstalled.
[12/06 11:37:06    387s] ### Time Record (Global Routing) is installed.
[12/06 11:37:06    387s] #
[12/06 11:37:06    387s] #Start global routing on Fri Dec  6 11:37:06 2024
[12/06 11:37:06    387s] #
[12/06 11:37:06    387s] #
[12/06 11:37:06    387s] #Start global routing initialization on Fri Dec  6 11:37:06 2024
[12/06 11:37:06    387s] #
[12/06 11:37:06    387s] #Number of eco nets is 0
[12/06 11:37:06    387s] #
[12/06 11:37:06    387s] #Start global routing data preparation on Fri Dec  6 11:37:06 2024
[12/06 11:37:06    387s] #
[12/06 11:37:06    387s] ### build_merged_routing_blockage_rect_list starts on Fri Dec  6 11:37:06 2024 with memory = 2245.52 (MB), peak = 2531.14 (MB)
[12/06 11:37:06    387s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:06    387s] #Start routing resource analysis on Fri Dec  6 11:37:06 2024
[12/06 11:37:06    387s] #
[12/06 11:37:06    387s] ### init_is_bin_blocked starts on Fri Dec  6 11:37:06 2024 with memory = 2245.52 (MB), peak = 2531.14 (MB)
[12/06 11:37:06    387s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:06    387s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Dec  6 11:37:06 2024 with memory = 2278.04 (MB), peak = 2531.14 (MB)
[12/06 11:37:08    389s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:02, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:08    389s] ### adjust_flow_cap starts on Fri Dec  6 11:37:08 2024 with memory = 2278.77 (MB), peak = 2531.14 (MB)
[12/06 11:37:08    389s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:08    389s] ### adjust_flow_per_partial_route_obs starts on Fri Dec  6 11:37:08 2024 with memory = 2278.77 (MB), peak = 2531.14 (MB)
[12/06 11:37:08    389s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:08    389s] ### set_via_blocked starts on Fri Dec  6 11:37:08 2024 with memory = 2278.77 (MB), peak = 2531.14 (MB)
[12/06 11:37:08    389s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:08    389s] ### copy_flow starts on Fri Dec  6 11:37:08 2024 with memory = 2278.77 (MB), peak = 2531.14 (MB)
[12/06 11:37:08    389s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:08    389s] #Routing resource analysis is done on Fri Dec  6 11:37:08 2024
[12/06 11:37:08    389s] #
[12/06 11:37:08    389s] ### report_flow_cap starts on Fri Dec  6 11:37:08 2024 with memory = 2278.77 (MB), peak = 2531.14 (MB)
[12/06 11:37:08    389s] #  Resource Analysis:
[12/06 11:37:08    389s] #
[12/06 11:37:08    389s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/06 11:37:08    389s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/06 11:37:08    389s] #  --------------------------------------------------------------
[12/06 11:37:08    389s] #  M1             H        4768        2731      250000     2.33%
[12/06 11:37:08    389s] #  M2             V        5350        2150      250000     0.32%
[12/06 11:37:08    389s] #  M3             H        5994        1505      250000     0.00%
[12/06 11:37:08    389s] #  M4             V        5405        2095      250000     0.00%
[12/06 11:37:08    389s] #  M5             H        1514        5985      250000    79.68%
[12/06 11:37:08    389s] #  M6             V        1514        5986      250000    79.68%
[12/06 11:37:08    389s] #  M7             H        7499           0      250000     0.00%
[12/06 11:37:08    389s] #  M8             V        1875           0      250000     0.00%
[12/06 11:37:08    389s] #  M9             H        1875           0      250000     0.00%
[12/06 11:37:08    389s] #  AP             V         230           0      250000    54.00%
[12/06 11:37:08    389s] #  --------------------------------------------------------------
[12/06 11:37:08    389s] #  Total                  36025      27.27%     2500000    21.60%
[12/06 11:37:08    389s] #
[12/06 11:37:08    389s] #  121 nets (1.07%) with 1 preferred extra spacing.
[12/06 11:37:08    389s] #
[12/06 11:37:08    389s] #
[12/06 11:37:08    389s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:08    389s] ### analyze_m2_tracks starts on Fri Dec  6 11:37:08 2024 with memory = 2278.77 (MB), peak = 2531.14 (MB)
[12/06 11:37:08    389s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:08    389s] ### report_initial_resource starts on Fri Dec  6 11:37:08 2024 with memory = 2278.77 (MB), peak = 2531.14 (MB)
[12/06 11:37:08    389s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:08    389s] ### mark_pg_pins_accessibility starts on Fri Dec  6 11:37:08 2024 with memory = 2278.77 (MB), peak = 2531.14 (MB)
[12/06 11:37:08    389s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:08    389s] ### set_net_region starts on Fri Dec  6 11:37:08 2024 with memory = 2278.77 (MB), peak = 2531.14 (MB)
[12/06 11:37:08    389s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:08    389s] #
[12/06 11:37:08    389s] #Global routing data preparation is done on Fri Dec  6 11:37:08 2024
[12/06 11:37:08    389s] #
[12/06 11:37:08    389s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2278.77 (MB), peak = 2531.14 (MB)
[12/06 11:37:08    389s] #
[12/06 11:37:08    389s] ### prepare_level starts on Fri Dec  6 11:37:08 2024 with memory = 2278.77 (MB), peak = 2531.14 (MB)
[12/06 11:37:08    389s] ### init level 1 starts on Fri Dec  6 11:37:08 2024 with memory = 2278.77 (MB), peak = 2531.14 (MB)
[12/06 11:37:08    389s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:08    389s] ### Level 1 hgrid = 500 X 500
[12/06 11:37:08    389s] ### init level 2 starts on Fri Dec  6 11:37:08 2024 with memory = 2278.77 (MB), peak = 2531.14 (MB)
[12/06 11:37:08    389s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:08    389s] ### Level 2 hgrid = 125 X 125
[12/06 11:37:08    389s] ### init level 3 starts on Fri Dec  6 11:37:08 2024 with memory = 2284.82 (MB), peak = 2531.14 (MB)
[12/06 11:37:08    389s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:08    389s] ### Level 3 hgrid = 32 X 32  (large_net only)
[12/06 11:37:08    389s] ### prepare_level_flow starts on Fri Dec  6 11:37:08 2024 with memory = 2285.34 (MB), peak = 2531.14 (MB)
[12/06 11:37:08    389s] ### init_flow_edge starts on Fri Dec  6 11:37:08 2024 with memory = 2285.34 (MB), peak = 2531.14 (MB)
[12/06 11:37:08    389s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:08    389s] ### init_flow_edge starts on Fri Dec  6 11:37:08 2024 with memory = 2285.97 (MB), peak = 2531.14 (MB)
[12/06 11:37:08    389s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:08    389s] ### init_flow_edge starts on Fri Dec  6 11:37:08 2024 with memory = 2285.97 (MB), peak = 2531.14 (MB)
[12/06 11:37:08    389s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:08    389s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:08    389s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:08    389s] #
[12/06 11:37:08    389s] #Global routing initialization is done on Fri Dec  6 11:37:08 2024
[12/06 11:37:08    389s] #
[12/06 11:37:08    389s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2285.97 (MB), peak = 2531.14 (MB)
[12/06 11:37:08    389s] #
[12/06 11:37:08    389s] ### routing large nets 
[12/06 11:37:08    389s] #start global routing iteration 1...
[12/06 11:37:08    389s] ### init_flow_edge starts on Fri Dec  6 11:37:08 2024 with memory = 2285.97 (MB), peak = 2531.14 (MB)
[12/06 11:37:08    389s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:08    389s] ### routing at level 3 (topmost level) iter 0
[12/06 11:37:08    389s] ### Uniform Hboxes (8x8)
[12/06 11:37:08    389s] ### routing at level 2 iter 0 for 0 hboxes
[12/06 11:37:08    389s] ### Uniform Hboxes (31x31)
[12/06 11:37:08    389s] ### routing at level 1 iter 0 for 0 hboxes
[12/06 11:37:09    390s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2282.82 (MB), peak = 2531.14 (MB)
[12/06 11:37:09    390s] #
[12/06 11:37:09    390s] #start global routing iteration 2...
[12/06 11:37:09    390s] ### init_flow_edge starts on Fri Dec  6 11:37:09 2024 with memory = 2282.82 (MB), peak = 2531.14 (MB)
[12/06 11:37:09    390s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:09    390s] ### cal_flow starts on Fri Dec  6 11:37:09 2024 with memory = 2282.46 (MB), peak = 2531.14 (MB)
[12/06 11:37:09    390s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:09    390s] ### Uniform Hboxes (7x7)
[12/06 11:37:09    390s] ### routing at level 1 iter 0 for 0 hboxes
[12/06 11:37:10    392s] ### measure_qor starts on Fri Dec  6 11:37:10 2024 with memory = 2301.44 (MB), peak = 2531.14 (MB)
[12/06 11:37:10    392s] ### measure_congestion starts on Fri Dec  6 11:37:10 2024 with memory = 2301.44 (MB), peak = 2531.14 (MB)
[12/06 11:37:10    392s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:10    392s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:10    392s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2285.39 (MB), peak = 2531.14 (MB)
[12/06 11:37:10    392s] #
[12/06 11:37:10    392s] #start global routing iteration 3...
[12/06 11:37:10    392s] ### init_flow_edge starts on Fri Dec  6 11:37:10 2024 with memory = 2285.39 (MB), peak = 2531.14 (MB)
[12/06 11:37:11    392s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:11    392s] ### cal_flow starts on Fri Dec  6 11:37:11 2024 with memory = 2285.39 (MB), peak = 2531.14 (MB)
[12/06 11:37:11    392s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:11    392s] ### routing at level 2 (topmost level) iter 0
[12/06 11:37:13    394s] ### measure_qor starts on Fri Dec  6 11:37:13 2024 with memory = 2285.64 (MB), peak = 2531.14 (MB)
[12/06 11:37:13    394s] ### measure_congestion starts on Fri Dec  6 11:37:13 2024 with memory = 2285.64 (MB), peak = 2531.14 (MB)
[12/06 11:37:13    394s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:13    394s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:13    394s] ### routing at level 2 (topmost level) iter 1
[12/06 11:37:14    395s] ### measure_qor starts on Fri Dec  6 11:37:14 2024 with memory = 2285.64 (MB), peak = 2531.14 (MB)
[12/06 11:37:14    395s] ### measure_congestion starts on Fri Dec  6 11:37:14 2024 with memory = 2285.64 (MB), peak = 2531.14 (MB)
[12/06 11:37:14    395s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:14    395s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:14    395s] ### routing at level 2 (topmost level) iter 2
[12/06 11:37:16    397s] ### measure_qor starts on Fri Dec  6 11:37:16 2024 with memory = 2285.64 (MB), peak = 2531.14 (MB)
[12/06 11:37:16    397s] ### measure_congestion starts on Fri Dec  6 11:37:16 2024 with memory = 2285.64 (MB), peak = 2531.14 (MB)
[12/06 11:37:16    397s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:16    397s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:16    397s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2285.64 (MB), peak = 2531.14 (MB)
[12/06 11:37:16    397s] #
[12/06 11:37:16    397s] #start global routing iteration 4...
[12/06 11:37:16    397s] ### Uniform Hboxes (7x7)
[12/06 11:37:16    397s] ### routing at level 1 iter 0 for 0 hboxes
[12/06 11:37:21    402s] ### measure_qor starts on Fri Dec  6 11:37:21 2024 with memory = 2303.70 (MB), peak = 2531.14 (MB)
[12/06 11:37:21    402s] ### measure_congestion starts on Fri Dec  6 11:37:21 2024 with memory = 2303.70 (MB), peak = 2531.14 (MB)
[12/06 11:37:21    402s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:21    402s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:21    402s] ### measure_congestion starts on Fri Dec  6 11:37:21 2024 with memory = 2284.86 (MB), peak = 2531.14 (MB)
[12/06 11:37:21    402s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:21    402s] ### Uniform Hboxes (7x7)
[12/06 11:37:21    402s] ### routing at level 1 iter 1 for 0 hboxes
[12/06 11:37:32    413s] ### measure_qor starts on Fri Dec  6 11:37:32 2024 with memory = 2314.85 (MB), peak = 2531.14 (MB)
[12/06 11:37:32    413s] ### measure_congestion starts on Fri Dec  6 11:37:32 2024 with memory = 2314.85 (MB), peak = 2531.14 (MB)
[12/06 11:37:32    413s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:32    413s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:32    413s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 2285.95 (MB), peak = 2531.14 (MB)
[12/06 11:37:32    413s] #
[12/06 11:37:32    413s] ### route_end starts on Fri Dec  6 11:37:32 2024 with memory = 2285.95 (MB), peak = 2531.14 (MB)
[12/06 11:37:32    413s] #
[12/06 11:37:32    413s] #Total number of trivial nets (e.g. < 2 pins) = 148 (skipped).
[12/06 11:37:32    413s] #Total number of routable nets = 11189.
[12/06 11:37:32    413s] #Total number of nets in the design = 11337.
[12/06 11:37:32    413s] #
[12/06 11:37:32    413s] #11189 routable nets have routed wires.
[12/06 11:37:32    413s] #2687 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/06 11:37:32    413s] #120 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/06 11:37:32    413s] #
[12/06 11:37:32    413s] #Routed nets constraints summary:
[12/06 11:37:32    413s] #------------------------------------------
[12/06 11:37:32    413s] #        Rules   Pref Layer   Unconstrained  
[12/06 11:37:32    413s] #------------------------------------------
[12/06 11:37:32    413s] #      Default         2687            8382  
[12/06 11:37:32    413s] #------------------------------------------
[12/06 11:37:32    413s] #        Total         2687            8382  
[12/06 11:37:32    413s] #------------------------------------------
[12/06 11:37:32    413s] #
[12/06 11:37:32    413s] #Routing constraints summary of the whole design:
[12/06 11:37:32    413s] #-------------------------------------------------------------
[12/06 11:37:32    413s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[12/06 11:37:32    413s] #-------------------------------------------------------------
[12/06 11:37:32    413s] #      Default                120         2687            8382  
[12/06 11:37:32    413s] #-------------------------------------------------------------
[12/06 11:37:32    413s] #        Total                120         2687            8382  
[12/06 11:37:32    413s] #-------------------------------------------------------------
[12/06 11:37:32    413s] #
[12/06 11:37:32    413s] ### adjust_flow_per_partial_route_obs starts on Fri Dec  6 11:37:32 2024 with memory = 2285.95 (MB), peak = 2531.14 (MB)
[12/06 11:37:32    413s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:32    413s] ### cal_base_flow starts on Fri Dec  6 11:37:32 2024 with memory = 2285.95 (MB), peak = 2531.14 (MB)
[12/06 11:37:32    413s] ### init_flow_edge starts on Fri Dec  6 11:37:32 2024 with memory = 2285.95 (MB), peak = 2531.14 (MB)
[12/06 11:37:32    413s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:32    413s] ### cal_flow starts on Fri Dec  6 11:37:32 2024 with memory = 2285.95 (MB), peak = 2531.14 (MB)
[12/06 11:37:32    413s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:32    413s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:32    413s] ### report_overcon starts on Fri Dec  6 11:37:32 2024 with memory = 2285.95 (MB), peak = 2531.14 (MB)
[12/06 11:37:32    413s] #
[12/06 11:37:32    413s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/06 11:37:32    413s] #
[12/06 11:37:32    413s] #                 OverCon       OverCon       OverCon       OverCon          
[12/06 11:37:32    413s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[12/06 11:37:32    413s] #     Layer           (1)           (2)           (3)           (4)   OverCon  Flow/Cap
[12/06 11:37:32    413s] #  ----------------------------------------------------------------------------------------
[12/06 11:37:32    413s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.36  
[12/06 11:37:32    413s] #  M2          154(0.06%)      2(0.00%)      0(0.00%)      1(0.00%)   (0.06%)     0.30  
[12/06 11:37:32    413s] #  M3            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.22  
[12/06 11:37:32    413s] #  M4            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.29  
[12/06 11:37:32    413s] #  M5         1594(0.64%)     16(0.01%)      0(0.00%)      0(0.00%)   (0.64%)     0.80  
[12/06 11:37:32    413s] #  M6         1243(0.50%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.50%)     0.80  
[12/06 11:37:32    413s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.03  
[12/06 11:37:32    413s] #  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.14  
[12/06 11:37:32    413s] #  M9            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.01  
[12/06 11:37:32    413s] #  AP            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/06 11:37:32    413s] #  ----------------------------------------------------------------------------------------
[12/06 11:37:32    413s] #     Total   2991(0.13%)     18(0.00%)      0(0.00%)      1(0.00%)   (0.13%)
[12/06 11:37:32    413s] #
[12/06 11:37:32    413s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
[12/06 11:37:32    413s] #  Overflow after GR: 0.07% H + 0.06% V
[12/06 11:37:32    413s] #
[12/06 11:37:32    413s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:32    413s] ### cal_base_flow starts on Fri Dec  6 11:37:32 2024 with memory = 2285.95 (MB), peak = 2531.14 (MB)
[12/06 11:37:32    413s] ### init_flow_edge starts on Fri Dec  6 11:37:32 2024 with memory = 2285.95 (MB), peak = 2531.14 (MB)
[12/06 11:37:32    413s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:32    413s] ### cal_flow starts on Fri Dec  6 11:37:32 2024 with memory = 2285.95 (MB), peak = 2531.14 (MB)
[12/06 11:37:32    413s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:32    413s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:32    413s] ### generate_cong_map_content starts on Fri Dec  6 11:37:32 2024 with memory = 2285.95 (MB), peak = 2531.14 (MB)
[12/06 11:37:32    413s] ### Sync with Inovus CongMap starts on Fri Dec  6 11:37:32 2024 with memory = 2286.20 (MB), peak = 2531.14 (MB)
[12/06 11:37:32    413s] #Hotspot report including placement blocked areas
[12/06 11:37:32    413s] OPERPROF: Starting HotSpotCal at level 1, MEM:2664.6M, EPOCH TIME: 1733503052.283196
[12/06 11:37:32    413s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/06 11:37:32    413s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[12/06 11:37:32    413s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/06 11:37:32    413s] [hotspot] |   M1(H)    |          0.26 |          0.26 |   936.00   676.79   964.80   705.60 |
[12/06 11:37:32    413s] [hotspot] |   M2(V)    |          0.00 |          0.00 |   (none)                            |
[12/06 11:37:32    413s] [hotspot] |   M3(H)    |          0.00 |          0.00 |   (none)                            |
[12/06 11:37:32    413s] [hotspot] |   M4(V)    |          0.00 |          0.00 |   (none)                            |
[12/06 11:37:32    413s] [hotspot] |   M5(H)    |        113.44 |       5008.00 |   597.60   691.20   612.00   741.60 |
[12/06 11:37:32    413s] [hotspot] |   M6(V)    |        113.51 |       4987.67 |   590.39   698.39   619.20   734.39 |
[12/06 11:37:32    413s] [hotspot] |   M7(H)    |          0.00 |          0.00 |   (none)                            |
[12/06 11:37:32    413s] [hotspot] |   M8(V)    |          0.00 |          0.00 |   (none)                            |
[12/06 11:37:32    413s] [hotspot] |   M9(H)    |          0.00 |          0.00 |   (none)                            |
[12/06 11:37:32    413s] [hotspot] |   AP(V)    |          0.00 |          0.00 |   (none)                            |
[12/06 11:37:32    413s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/06 11:37:32    413s] [hotspot] |   worst    | (M6)   113.51 | (M5)  5008.00 |                                     |
[12/06 11:37:32    413s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/06 11:37:32    413s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[12/06 11:37:32    413s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/06 11:37:32    413s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/06 11:37:32    413s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[12/06 11:37:32    413s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/06 11:37:32    413s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.389, REAL:0.390, MEM:2680.6M, EPOCH TIME: 1733503052.673183
[12/06 11:37:32    413s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:32    413s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:32    413s] ### update starts on Fri Dec  6 11:37:32 2024 with memory = 2274.05 (MB), peak = 2531.14 (MB)
[12/06 11:37:32    413s] #Complete Global Routing.
[12/06 11:37:32    413s] #Total number of nets with non-default rule or having extra spacing = 121
[12/06 11:37:32    413s] #Total wire length = 936982 um.
[12/06 11:37:32    413s] #Total half perimeter of net bounding box = 906960 um.
[12/06 11:37:32    413s] #Total wire length on LAYER M1 = 5033 um.
[12/06 11:37:32    413s] #Total wire length on LAYER M2 = 71900 um.
[12/06 11:37:32    413s] #Total wire length on LAYER M3 = 139542 um.
[12/06 11:37:32    413s] #Total wire length on LAYER M4 = 72051 um.
[12/06 11:37:32    413s] #Total wire length on LAYER M5 = 0 um.
[12/06 11:37:32    413s] #Total wire length on LAYER M6 = 0 um.
[12/06 11:37:32    413s] #Total wire length on LAYER M7 = 249987 um.
[12/06 11:37:32    413s] #Total wire length on LAYER M8 = 374789 um.
[12/06 11:37:32    413s] #Total wire length on LAYER M9 = 23679 um.
[12/06 11:37:32    413s] #Total wire length on LAYER AP = 0 um.
[12/06 11:37:32    413s] #Total number of vias = 91570
[12/06 11:37:32    413s] #Total number of multi-cut vias = 104 (  0.1%)
[12/06 11:37:32    413s] #Total number of single cut vias = 91466 ( 99.9%)
[12/06 11:37:32    413s] #Up-Via Summary (total 91570):
[12/06 11:37:32    413s] #                   single-cut          multi-cut      Total
[12/06 11:37:32    413s] #-----------------------------------------------------------
[12/06 11:37:32    413s] # M1             33244 ( 99.7%)       104 (  0.3%)      33348
[12/06 11:37:32    413s] # M2             26045 (100.0%)         0 (  0.0%)      26045
[12/06 11:37:32    413s] # M3             10583 (100.0%)         0 (  0.0%)      10583
[12/06 11:37:32    413s] # M4              4524 (100.0%)         0 (  0.0%)       4524
[12/06 11:37:32    413s] # M5              4524 (100.0%)         0 (  0.0%)       4524
[12/06 11:37:32    413s] # M6              4524 (100.0%)         0 (  0.0%)       4524
[12/06 11:37:32    413s] # M7              4712 (100.0%)         0 (  0.0%)       4712
[12/06 11:37:32    413s] # M8              3310 (100.0%)         0 (  0.0%)       3310
[12/06 11:37:32    413s] #-----------------------------------------------------------
[12/06 11:37:32    413s] #                91466 ( 99.9%)       104 (  0.1%)      91570 
[12/06 11:37:32    413s] #
[12/06 11:37:32    413s] ### update cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:32    413s] ### report_overcon starts on Fri Dec  6 11:37:32 2024 with memory = 2274.05 (MB), peak = 2531.14 (MB)
[12/06 11:37:32    413s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:32    413s] ### report_overcon starts on Fri Dec  6 11:37:32 2024 with memory = 2274.05 (MB), peak = 2531.14 (MB)
[12/06 11:37:32    413s] #Max overcon = 4 tracks.
[12/06 11:37:32    413s] #Total overcon = 0.13%.
[12/06 11:37:32    413s] #Worst layer Gcell overcon rate = 0.64%.
[12/06 11:37:32    413s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:32    413s] ### route_end cpu:00:00:01, real:00:00:01, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:32    413s] ### global_route design signature (34): route=456861725 net_attr=1985045857
[12/06 11:37:32    413s] #
[12/06 11:37:32    413s] #Global routing statistics:
[12/06 11:37:32    413s] #Cpu time = 00:00:26
[12/06 11:37:32    413s] #Elapsed time = 00:00:26
[12/06 11:37:32    413s] #Increased memory = 22.76 (MB)
[12/06 11:37:32    413s] #Total memory = 2267.82 (MB)
[12/06 11:37:32    413s] #Peak memory = 2531.14 (MB)
[12/06 11:37:32    413s] #
[12/06 11:37:32    413s] #Finished global routing on Fri Dec  6 11:37:32 2024
[12/06 11:37:32    413s] #
[12/06 11:37:32    413s] #
[12/06 11:37:32    413s] ### Time Record (Global Routing) is uninstalled.
[12/06 11:37:32    413s] ### Time Record (Data Preparation) is installed.
[12/06 11:37:32    413s] ### Time Record (Data Preparation) is uninstalled.
[12/06 11:37:32    413s] ### track-assign external-init starts on Fri Dec  6 11:37:32 2024 with memory = 2235.30 (MB), peak = 2531.14 (MB)
[12/06 11:37:32    413s] ### Time Record (Track Assignment) is installed.
[12/06 11:37:32    413s] ### Time Record (Track Assignment) is uninstalled.
[12/06 11:37:32    413s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:32    413s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2235.30 (MB), peak = 2531.14 (MB)
[12/06 11:37:32    413s] ### track-assign engine-init starts on Fri Dec  6 11:37:32 2024 with memory = 2235.30 (MB), peak = 2531.14 (MB)
[12/06 11:37:32    413s] ### Time Record (Track Assignment) is installed.
[12/06 11:37:32    414s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:32    414s] ### track-assign core-engine starts on Fri Dec  6 11:37:32 2024 with memory = 2235.30 (MB), peak = 2531.14 (MB)
[12/06 11:37:32    414s] #Start Track Assignment.
[12/06 11:37:35    416s] #Done with 17849 horizontal wires in 16 hboxes and 18779 vertical wires in 16 hboxes.
[12/06 11:37:37    419s] #Done with 3056 horizontal wires in 16 hboxes and 2442 vertical wires in 16 hboxes.
[12/06 11:37:39    420s] #Done with 16 horizontal wires in 16 hboxes and 16 vertical wires in 16 hboxes.
[12/06 11:37:39    420s] #
[12/06 11:37:39    420s] #Track assignment summary:
[12/06 11:37:39    420s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/06 11:37:39    420s] #------------------------------------------------------------------------
[12/06 11:37:39    420s] # M1          4932.44 	  0.00%  	  0.00% 	  0.00%
[12/06 11:37:39    420s] # M2         70424.30 	  0.07%  	  0.00% 	  0.02%
[12/06 11:37:39    420s] # M3        126052.01 	  0.06%  	  0.00% 	  0.01%
[12/06 11:37:39    420s] # M4         63980.95 	  0.01%  	  0.00% 	  0.00%
[12/06 11:37:39    420s] # M5             0.00 	  0.00%  	  0.00% 	  0.00%
[12/06 11:37:39    420s] # M6             0.00 	  0.00%  	  0.00% 	  0.00%
[12/06 11:37:39    420s] # M7        249640.81 	  0.00%  	  0.00% 	  0.00%
[12/06 11:37:39    420s] # M8        374730.67 	  0.05%  	  0.00% 	  0.00%
[12/06 11:37:39    420s] # M9         23946.40 	  0.01%  	  0.00% 	  0.00%
[12/06 11:37:39    420s] # AP             0.00 	  0.00%  	  0.00% 	  0.00%
[12/06 11:37:39    420s] #------------------------------------------------------------------------
[12/06 11:37:39    420s] # All      913707.58  	  0.03% 	  0.00% 	  0.00%
[12/06 11:37:39    420s] #Complete Track Assignment.
[12/06 11:37:39    420s] #Total number of nets with non-default rule or having extra spacing = 121
[12/06 11:37:39    420s] #Total wire length = 930669 um.
[12/06 11:37:39    420s] #Total half perimeter of net bounding box = 906960 um.
[12/06 11:37:39    420s] #Total wire length on LAYER M1 = 4996 um.
[12/06 11:37:39    420s] #Total wire length on LAYER M2 = 71138 um.
[12/06 11:37:39    420s] #Total wire length on LAYER M3 = 137402 um.
[12/06 11:37:39    420s] #Total wire length on LAYER M4 = 71046 um.
[12/06 11:37:39    420s] #Total wire length on LAYER M5 = 0 um.
[12/06 11:37:39    420s] #Total wire length on LAYER M6 = 0 um.
[12/06 11:37:39    420s] #Total wire length on LAYER M7 = 249437 um.
[12/06 11:37:39    420s] #Total wire length on LAYER M8 = 373366 um.
[12/06 11:37:39    420s] #Total wire length on LAYER M9 = 23284 um.
[12/06 11:37:39    420s] #Total wire length on LAYER AP = 0 um.
[12/06 11:37:39    420s] #Total number of vias = 91570
[12/06 11:37:39    420s] #Total number of multi-cut vias = 104 (  0.1%)
[12/06 11:37:39    420s] #Total number of single cut vias = 91466 ( 99.9%)
[12/06 11:37:39    420s] #Up-Via Summary (total 91570):
[12/06 11:37:39    420s] #                   single-cut          multi-cut      Total
[12/06 11:37:39    420s] #-----------------------------------------------------------
[12/06 11:37:39    420s] # M1             33244 ( 99.7%)       104 (  0.3%)      33348
[12/06 11:37:39    420s] # M2             26045 (100.0%)         0 (  0.0%)      26045
[12/06 11:37:39    420s] # M3             10583 (100.0%)         0 (  0.0%)      10583
[12/06 11:37:39    420s] # M4              4524 (100.0%)         0 (  0.0%)       4524
[12/06 11:37:39    420s] # M5              4524 (100.0%)         0 (  0.0%)       4524
[12/06 11:37:39    420s] # M6              4524 (100.0%)         0 (  0.0%)       4524
[12/06 11:37:39    420s] # M7              4712 (100.0%)         0 (  0.0%)       4712
[12/06 11:37:39    420s] # M8              3310 (100.0%)         0 (  0.0%)       3310
[12/06 11:37:39    420s] #-----------------------------------------------------------
[12/06 11:37:39    420s] #                91466 ( 99.9%)       104 (  0.1%)      91570 
[12/06 11:37:39    420s] #
[12/06 11:37:39    420s] ### track_assign design signature (37): route=2016565748
[12/06 11:37:39    420s] ### track-assign core-engine cpu:00:00:07, real:00:00:07, mem:2.2 GB, peak:2.5 GB
[12/06 11:37:39    420s] ### Time Record (Track Assignment) is uninstalled.
[12/06 11:37:39    420s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2281.93 (MB), peak = 2531.14 (MB)
[12/06 11:37:39    420s] #
[12/06 11:37:39    420s] #number of short segments in preferred routing layers
[12/06 11:37:39    420s] #	M7        M8        Total 
[12/06 11:37:39    420s] #	299       209       508       
[12/06 11:37:39    420s] #
[12/06 11:37:39    420s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/06 11:37:39    420s] #Cpu time = 00:00:35
[12/06 11:37:39    420s] #Elapsed time = 00:00:35
[12/06 11:37:39    420s] #Increased memory = 47.12 (MB)
[12/06 11:37:39    420s] #Total memory = 2282.20 (MB)
[12/06 11:37:39    420s] #Peak memory = 2531.14 (MB)
[12/06 11:37:39    420s] ### Time Record (Detail Routing) is installed.
[12/06 11:37:39    420s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/06 11:37:39    420s] #
[12/06 11:37:39    420s] #Start Detail Routing..
[12/06 11:37:39    421s] #start initial detail routing ...
[12/06 11:37:39    421s] ### Design has 0 dirty nets, 13336 dirty-areas)
[12/06 11:37:50    431s] #    completing 10% with 23 violations
[12/06 11:37:50    431s] #    elapsed time = 00:00:11, memory = 2369.37 (MB)
[12/06 11:38:07    448s] #    completing 20% with 58 violations
[12/06 11:38:07    448s] #    elapsed time = 00:00:28, memory = 2372.14 (MB)
[12/06 11:38:16    457s] #    completing 30% with 72 violations
[12/06 11:38:16    457s] #    elapsed time = 00:00:36, memory = 2377.31 (MB)
[12/06 11:38:31    472s] #    completing 40% with 58 violations
[12/06 11:38:31    472s] #    elapsed time = 00:00:52, memory = 2371.96 (MB)
[12/06 11:38:48    489s] #    completing 50% with 62 violations
[12/06 11:38:48    489s] #    elapsed time = 00:01:08, memory = 2374.11 (MB)
[12/06 11:38:57    498s] #    completing 60% with 76 violations
[12/06 11:38:57    498s] #    elapsed time = 00:01:18, memory = 2382.52 (MB)
[12/06 11:39:13    515s] #    completing 70% with 87 violations
[12/06 11:39:13    515s] #    elapsed time = 00:01:34, memory = 2382.10 (MB)
[12/06 11:39:24    525s] #    completing 80% with 97 violations
[12/06 11:39:24    525s] #    elapsed time = 00:01:44, memory = 2381.20 (MB)
[12/06 11:39:38    539s] #    completing 90% with 85 violations
[12/06 11:39:38    539s] #    elapsed time = 00:01:58, memory = 2377.81 (MB)
[12/06 11:39:53    554s] #    completing 100% with 71 violations
[12/06 11:39:53    554s] #    elapsed time = 00:02:14, memory = 2379.07 (MB)
[12/06 11:39:53    554s] ### Routing stats: routing = 32.78% drc-check-only = 26.09% dirty-area = 46.11%
[12/06 11:39:53    554s] #   number of violations = 71
[12/06 11:39:53    554s] #
[12/06 11:39:53    554s] #    By Layer and Type :
[12/06 11:39:53    554s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
[12/06 11:39:53    554s] #	M1            0        0        0        0        5        0        5
[12/06 11:39:53    554s] #	M2           11        4       47        0        0        2       64
[12/06 11:39:53    554s] #	M3            0        0        0        0        0        0        0
[12/06 11:39:53    554s] #	M4            0        0        0        0        0        0        0
[12/06 11:39:53    554s] #	M5            0        0        0        0        0        0        0
[12/06 11:39:53    554s] #	M6            0        0        0        0        0        0        0
[12/06 11:39:53    554s] #	M7            0        0        0        2        0        0        2
[12/06 11:39:53    554s] #	Totals       11        4       47        2        5        2       71
[12/06 11:39:53    554s] #cpu time = 00:02:14, elapsed time = 00:02:14, memory = 2281.09 (MB), peak = 2531.14 (MB)
[12/06 11:39:54    555s] #start 1st optimization iteration ...
[12/06 11:39:56    557s] ### Routing stats: routing = 32.78% drc-check-only = 26.09% dirty-area = 46.11%
[12/06 11:39:56    557s] #   number of violations = 46
[12/06 11:39:56    557s] #
[12/06 11:39:56    557s] #    By Layer and Type :
[12/06 11:39:56    557s] #	         MetSpc   EOLSpc    Short      Mar   Totals
[12/06 11:39:56    557s] #	M1            0        0        0        0        0
[12/06 11:39:56    557s] #	M2            6        1       36        3       46
[12/06 11:39:56    557s] #	Totals        6        1       36        3       46
[12/06 11:39:56    557s] #    number of process antenna violations = 37
[12/06 11:39:56    557s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2278.20 (MB), peak = 2531.14 (MB)
[12/06 11:39:56    557s] #start 2nd optimization iteration ...
[12/06 11:39:57    558s] ### Routing stats: routing = 32.78% drc-check-only = 26.09% dirty-area = 46.11%
[12/06 11:39:57    558s] #   number of violations = 48
[12/06 11:39:57    558s] #
[12/06 11:39:57    558s] #    By Layer and Type :
[12/06 11:39:57    558s] #	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
[12/06 11:39:57    558s] #	M1            0        0        0        0        0        0
[12/06 11:39:57    558s] #	M2            7        1       36        1        3       48
[12/06 11:39:57    558s] #	Totals        7        1       36        1        3       48
[12/06 11:39:57    558s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2275.39 (MB), peak = 2531.14 (MB)
[12/06 11:39:57    558s] #start 3rd optimization iteration ...
[12/06 11:39:59    560s] ### Routing stats: routing = 32.78% drc-check-only = 26.09% dirty-area = 46.11%
[12/06 11:39:59    560s] #   number of violations = 0
[12/06 11:39:59    560s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2273.84 (MB), peak = 2531.14 (MB)
[12/06 11:39:59    560s] #Complete Detail Routing.
[12/06 11:39:59    560s] #Total number of nets with non-default rule or having extra spacing = 121
[12/06 11:39:59    560s] #Total wire length = 934925 um.
[12/06 11:39:59    560s] #Total half perimeter of net bounding box = 906960 um.
[12/06 11:39:59    560s] #Total wire length on LAYER M1 = 14642 um.
[12/06 11:39:59    560s] #Total wire length on LAYER M2 = 81188 um.
[12/06 11:39:59    560s] #Total wire length on LAYER M3 = 127476 um.
[12/06 11:39:59    560s] #Total wire length on LAYER M4 = 69788 um.
[12/06 11:39:59    560s] #Total wire length on LAYER M5 = 449 um.
[12/06 11:39:59    560s] #Total wire length on LAYER M6 = 512 um.
[12/06 11:39:59    560s] #Total wire length on LAYER M7 = 252850 um.
[12/06 11:39:59    560s] #Total wire length on LAYER M8 = 368050 um.
[12/06 11:39:59    560s] #Total wire length on LAYER M9 = 19970 um.
[12/06 11:39:59    560s] #Total wire length on LAYER AP = 0 um.
[12/06 11:39:59    560s] #Total number of vias = 89436
[12/06 11:39:59    560s] #Total number of multi-cut vias = 1962 (  2.2%)
[12/06 11:39:59    560s] #Total number of single cut vias = 87474 ( 97.8%)
[12/06 11:39:59    560s] #Up-Via Summary (total 89436):
[12/06 11:39:59    560s] #                   single-cut          multi-cut      Total
[12/06 11:39:59    560s] #-----------------------------------------------------------
[12/06 11:39:59    560s] # M1             35084 ( 99.4%)       197 (  0.6%)      35281
[12/06 11:39:59    560s] # M2             24831 (100.0%)         0 (  0.0%)      24831
[12/06 11:39:59    560s] # M3             10270 (100.0%)         0 (  0.0%)      10270
[12/06 11:39:59    560s] # M4              4514 (100.0%)         0 (  0.0%)       4514
[12/06 11:39:59    560s] # M5              4512 (100.0%)         0 (  0.0%)       4512
[12/06 11:39:59    560s] # M6              2765 ( 61.0%)      1765 ( 39.0%)       4530
[12/06 11:39:59    560s] # M7              3810 (100.0%)         0 (  0.0%)       3810
[12/06 11:39:59    560s] # M8              1688 (100.0%)         0 (  0.0%)       1688
[12/06 11:39:59    560s] #-----------------------------------------------------------
[12/06 11:39:59    560s] #                87474 ( 97.8%)      1962 (  2.2%)      89436 
[12/06 11:39:59    560s] #
[12/06 11:39:59    560s] #Total number of DRC violations = 0
[12/06 11:39:59    560s] ### Time Record (Detail Routing) is uninstalled.
[12/06 11:39:59    560s] #Cpu time = 00:02:20
[12/06 11:39:59    560s] #Elapsed time = 00:02:20
[12/06 11:39:59    560s] #Increased memory = -8.36 (MB)
[12/06 11:39:59    560s] #Total memory = 2273.84 (MB)
[12/06 11:39:59    560s] #Peak memory = 2531.14 (MB)
[12/06 11:39:59    560s] ### Time Record (Antenna Fixing) is installed.
[12/06 11:39:59    560s] #
[12/06 11:39:59    560s] #start routing for process antenna violation fix ...
[12/06 11:39:59    560s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/06 11:40:00    561s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2276.29 (MB), peak = 2531.14 (MB)
[12/06 11:40:00    561s] #
[12/06 11:40:00    561s] #Total number of nets with non-default rule or having extra spacing = 121
[12/06 11:40:00    561s] #Total wire length = 934944 um.
[12/06 11:40:00    561s] #Total half perimeter of net bounding box = 906960 um.
[12/06 11:40:00    561s] #Total wire length on LAYER M1 = 14642 um.
[12/06 11:40:00    561s] #Total wire length on LAYER M2 = 81188 um.
[12/06 11:40:00    561s] #Total wire length on LAYER M3 = 127476 um.
[12/06 11:40:00    561s] #Total wire length on LAYER M4 = 69785 um.
[12/06 11:40:00    561s] #Total wire length on LAYER M5 = 450 um.
[12/06 11:40:00    561s] #Total wire length on LAYER M6 = 515 um.
[12/06 11:40:00    561s] #Total wire length on LAYER M7 = 252849 um.
[12/06 11:40:00    561s] #Total wire length on LAYER M8 = 368051 um.
[12/06 11:40:00    561s] #Total wire length on LAYER M9 = 19987 um.
[12/06 11:40:00    561s] #Total wire length on LAYER AP = 0 um.
[12/06 11:40:00    561s] #Total number of vias = 89480
[12/06 11:40:00    561s] #Total number of multi-cut vias = 1962 (  2.2%)
[12/06 11:40:00    561s] #Total number of single cut vias = 87518 ( 97.8%)
[12/06 11:40:00    561s] #Up-Via Summary (total 89480):
[12/06 11:40:00    561s] #                   single-cut          multi-cut      Total
[12/06 11:40:00    561s] #-----------------------------------------------------------
[12/06 11:40:00    561s] # M1             35084 ( 99.4%)       197 (  0.6%)      35281
[12/06 11:40:00    561s] # M2             24831 (100.0%)         0 (  0.0%)      24831
[12/06 11:40:00    561s] # M3             10270 (100.0%)         0 (  0.0%)      10270
[12/06 11:40:00    561s] # M4              4520 (100.0%)         0 (  0.0%)       4520
[12/06 11:40:00    561s] # M5              4512 (100.0%)         0 (  0.0%)       4512
[12/06 11:40:00    561s] # M6              2765 ( 61.0%)      1765 ( 39.0%)       4530
[12/06 11:40:00    561s] # M7              3812 (100.0%)         0 (  0.0%)       3812
[12/06 11:40:00    561s] # M8              1724 (100.0%)         0 (  0.0%)       1724
[12/06 11:40:00    561s] #-----------------------------------------------------------
[12/06 11:40:00    561s] #                87518 ( 97.8%)      1962 (  2.2%)      89480 
[12/06 11:40:00    561s] #
[12/06 11:40:00    561s] #Total number of DRC violations = 0
[12/06 11:40:00    561s] #Total number of process antenna violations = 0
[12/06 11:40:00    561s] #Total number of net violated process antenna rule = 0
[12/06 11:40:00    561s] #
[12/06 11:40:01    562s] #
[12/06 11:40:01    562s] #Total number of nets with non-default rule or having extra spacing = 121
[12/06 11:40:01    562s] #Total wire length = 934944 um.
[12/06 11:40:01    562s] #Total half perimeter of net bounding box = 906960 um.
[12/06 11:40:01    562s] #Total wire length on LAYER M1 = 14642 um.
[12/06 11:40:01    562s] #Total wire length on LAYER M2 = 81188 um.
[12/06 11:40:01    562s] #Total wire length on LAYER M3 = 127476 um.
[12/06 11:40:01    562s] #Total wire length on LAYER M4 = 69785 um.
[12/06 11:40:01    562s] #Total wire length on LAYER M5 = 450 um.
[12/06 11:40:01    562s] #Total wire length on LAYER M6 = 515 um.
[12/06 11:40:01    562s] #Total wire length on LAYER M7 = 252849 um.
[12/06 11:40:01    562s] #Total wire length on LAYER M8 = 368051 um.
[12/06 11:40:01    562s] #Total wire length on LAYER M9 = 19987 um.
[12/06 11:40:01    562s] #Total wire length on LAYER AP = 0 um.
[12/06 11:40:01    562s] #Total number of vias = 89480
[12/06 11:40:01    562s] #Total number of multi-cut vias = 1962 (  2.2%)
[12/06 11:40:01    562s] #Total number of single cut vias = 87518 ( 97.8%)
[12/06 11:40:01    562s] #Up-Via Summary (total 89480):
[12/06 11:40:01    562s] #                   single-cut          multi-cut      Total
[12/06 11:40:01    562s] #-----------------------------------------------------------
[12/06 11:40:01    562s] # M1             35084 ( 99.4%)       197 (  0.6%)      35281
[12/06 11:40:01    562s] # M2             24831 (100.0%)         0 (  0.0%)      24831
[12/06 11:40:01    562s] # M3             10270 (100.0%)         0 (  0.0%)      10270
[12/06 11:40:01    562s] # M4              4520 (100.0%)         0 (  0.0%)       4520
[12/06 11:40:01    562s] # M5              4512 (100.0%)         0 (  0.0%)       4512
[12/06 11:40:01    562s] # M6              2765 ( 61.0%)      1765 ( 39.0%)       4530
[12/06 11:40:01    562s] # M7              3812 (100.0%)         0 (  0.0%)       3812
[12/06 11:40:01    562s] # M8              1724 (100.0%)         0 (  0.0%)       1724
[12/06 11:40:01    562s] #-----------------------------------------------------------
[12/06 11:40:01    562s] #                87518 ( 97.8%)      1962 (  2.2%)      89480 
[12/06 11:40:01    562s] #
[12/06 11:40:01    562s] #Total number of DRC violations = 0
[12/06 11:40:01    562s] #Total number of process antenna violations = 0
[12/06 11:40:01    562s] #Total number of net violated process antenna rule = 0
[12/06 11:40:01    562s] #
[12/06 11:40:01    562s] ### Time Record (Antenna Fixing) is uninstalled.
[12/06 11:40:01    562s] ### Time Record (Post Route Via Swapping) is installed.
[12/06 11:40:01    562s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/06 11:40:01    562s] #
[12/06 11:40:01    562s] #Start Post Route via swapping...
[12/06 11:40:01    562s] #32.79% of area are rerouted by ECO routing.
[12/06 11:40:22    583s] #   number of violations = 0
[12/06 11:40:22    583s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 2276.52 (MB), peak = 2531.14 (MB)
[12/06 11:40:22    583s] #CELL_VIEW torus_D_W32,init has no DRC violation.
[12/06 11:40:22    583s] #Total number of DRC violations = 0
[12/06 11:40:22    583s] #Total number of process antenna violations = 0
[12/06 11:40:22    583s] #Total number of net violated process antenna rule = 0
[12/06 11:40:22    583s] #Post Route via swapping is done.
[12/06 11:40:22    583s] ### Time Record (Post Route Via Swapping) is uninstalled.
[12/06 11:40:22    583s] #Total number of nets with non-default rule or having extra spacing = 121
[12/06 11:40:22    583s] #Total wire length = 934944 um.
[12/06 11:40:22    583s] #Total half perimeter of net bounding box = 906960 um.
[12/06 11:40:22    583s] #Total wire length on LAYER M1 = 14642 um.
[12/06 11:40:22    583s] #Total wire length on LAYER M2 = 81188 um.
[12/06 11:40:22    583s] #Total wire length on LAYER M3 = 127476 um.
[12/06 11:40:22    583s] #Total wire length on LAYER M4 = 69785 um.
[12/06 11:40:22    583s] #Total wire length on LAYER M5 = 450 um.
[12/06 11:40:22    583s] #Total wire length on LAYER M6 = 515 um.
[12/06 11:40:22    583s] #Total wire length on LAYER M7 = 252849 um.
[12/06 11:40:22    583s] #Total wire length on LAYER M8 = 368051 um.
[12/06 11:40:22    583s] #Total wire length on LAYER M9 = 19987 um.
[12/06 11:40:22    583s] #Total wire length on LAYER AP = 0 um.
[12/06 11:40:22    583s] #Total number of vias = 89480
[12/06 11:40:22    583s] #Total number of multi-cut vias = 84515 ( 94.5%)
[12/06 11:40:22    583s] #Total number of single cut vias = 4965 (  5.5%)
[12/06 11:40:22    583s] #Up-Via Summary (total 89480):
[12/06 11:40:22    583s] #                   single-cut          multi-cut      Total
[12/06 11:40:22    583s] #-----------------------------------------------------------
[12/06 11:40:22    583s] # M1              4801 ( 13.6%)     30480 ( 86.4%)      35281
[12/06 11:40:22    583s] # M2                83 (  0.3%)     24748 ( 99.7%)      24831
[12/06 11:40:22    583s] # M3                22 (  0.2%)     10248 ( 99.8%)      10270
[12/06 11:40:22    583s] # M4                 0 (  0.0%)      4520 (100.0%)       4520
[12/06 11:40:22    583s] # M5                 0 (  0.0%)      4512 (100.0%)       4512
[12/06 11:40:22    583s] # M6                 0 (  0.0%)      4530 (100.0%)       4530
[12/06 11:40:22    583s] # M7                44 (  1.2%)      3768 ( 98.8%)       3812
[12/06 11:40:22    583s] # M8                15 (  0.9%)      1709 ( 99.1%)       1724
[12/06 11:40:22    583s] #-----------------------------------------------------------
[12/06 11:40:22    583s] #                 4965 (  5.5%)     84515 ( 94.5%)      89480 
[12/06 11:40:22    583s] #
[12/06 11:40:22    583s] ### Time Record (Post Route Wire Spreading) is installed.
[12/06 11:40:22    583s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/06 11:40:22    583s] #
[12/06 11:40:22    583s] #Start Post Route wire spreading..
[12/06 11:40:22    583s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/06 11:40:22    583s] #
[12/06 11:40:22    583s] #Start DRC checking..
[12/06 11:40:47    608s] #   number of violations = 0
[12/06 11:40:47    608s] #cpu time = 00:00:25, elapsed time = 00:00:25, memory = 2277.71 (MB), peak = 2531.14 (MB)
[12/06 11:40:47    608s] #CELL_VIEW torus_D_W32,init has no DRC violation.
[12/06 11:40:47    608s] #Total number of DRC violations = 0
[12/06 11:40:47    608s] #Total number of process antenna violations = 0
[12/06 11:40:47    608s] #Total number of net violated process antenna rule = 0
[12/06 11:40:47    608s] #
[12/06 11:40:47    608s] #Start data preparation for wire spreading...
[12/06 11:40:47    608s] #
[12/06 11:40:47    608s] #Data preparation is done on Fri Dec  6 11:40:47 2024
[12/06 11:40:47    608s] #
[12/06 11:40:47    608s] ### track-assign engine-init starts on Fri Dec  6 11:40:47 2024 with memory = 2277.71 (MB), peak = 2531.14 (MB)
[12/06 11:40:47    608s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 11:40:47    608s] #
[12/06 11:40:47    608s] #Start Post Route Wire Spread.
[12/06 11:40:52    613s] #Done with 2857 horizontal wires in 31 hboxes and 2767 vertical wires in 31 hboxes.
[12/06 11:40:52    613s] #Complete Post Route Wire Spread.
[12/06 11:40:52    613s] #
[12/06 11:40:52    613s] #Total number of nets with non-default rule or having extra spacing = 121
[12/06 11:40:52    613s] #Total wire length = 938870 um.
[12/06 11:40:52    613s] #Total half perimeter of net bounding box = 906960 um.
[12/06 11:40:52    613s] #Total wire length on LAYER M1 = 14758 um.
[12/06 11:40:52    613s] #Total wire length on LAYER M2 = 81491 um.
[12/06 11:40:52    613s] #Total wire length on LAYER M3 = 128407 um.
[12/06 11:40:52    613s] #Total wire length on LAYER M4 = 70236 um.
[12/06 11:40:52    613s] #Total wire length on LAYER M5 = 450 um.
[12/06 11:40:52    613s] #Total wire length on LAYER M6 = 515 um.
[12/06 11:40:52    613s] #Total wire length on LAYER M7 = 253242 um.
[12/06 11:40:52    613s] #Total wire length on LAYER M8 = 369650 um.
[12/06 11:40:52    613s] #Total wire length on LAYER M9 = 20120 um.
[12/06 11:40:52    613s] #Total wire length on LAYER AP = 0 um.
[12/06 11:40:52    613s] #Total number of vias = 89480
[12/06 11:40:52    613s] #Total number of multi-cut vias = 84515 ( 94.5%)
[12/06 11:40:52    613s] #Total number of single cut vias = 4965 (  5.5%)
[12/06 11:40:52    613s] #Up-Via Summary (total 89480):
[12/06 11:40:52    613s] #                   single-cut          multi-cut      Total
[12/06 11:40:52    613s] #-----------------------------------------------------------
[12/06 11:40:52    613s] # M1              4801 ( 13.6%)     30480 ( 86.4%)      35281
[12/06 11:40:52    613s] # M2                83 (  0.3%)     24748 ( 99.7%)      24831
[12/06 11:40:52    613s] # M3                22 (  0.2%)     10248 ( 99.8%)      10270
[12/06 11:40:52    613s] # M4                 0 (  0.0%)      4520 (100.0%)       4520
[12/06 11:40:52    613s] # M5                 0 (  0.0%)      4512 (100.0%)       4512
[12/06 11:40:52    613s] # M6                 0 (  0.0%)      4530 (100.0%)       4530
[12/06 11:40:52    613s] # M7                44 (  1.2%)      3768 ( 98.8%)       3812
[12/06 11:40:52    613s] # M8                15 (  0.9%)      1709 ( 99.1%)       1724
[12/06 11:40:52    613s] #-----------------------------------------------------------
[12/06 11:40:52    613s] #                 4965 (  5.5%)     84515 ( 94.5%)      89480 
[12/06 11:40:52    613s] #
[12/06 11:40:52    613s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/06 11:40:52    613s] #
[12/06 11:40:52    613s] #Start DRC checking..
[12/06 11:41:18    638s] #   number of violations = 0
[12/06 11:41:18    638s] #cpu time = 00:00:26, elapsed time = 00:00:26, memory = 2277.24 (MB), peak = 2531.14 (MB)
[12/06 11:41:18    638s] #CELL_VIEW torus_D_W32,init has no DRC violation.
[12/06 11:41:18    638s] #Total number of DRC violations = 0
[12/06 11:41:18    638s] #Total number of process antenna violations = 0
[12/06 11:41:18    638s] #Total number of net violated process antenna rule = 0
[12/06 11:41:18    639s] #   number of violations = 0
[12/06 11:41:18    639s] #cpu time = 00:00:32, elapsed time = 00:00:32, memory = 2277.24 (MB), peak = 2531.14 (MB)
[12/06 11:41:18    639s] #CELL_VIEW torus_D_W32,init has no DRC violation.
[12/06 11:41:18    639s] #Total number of DRC violations = 0
[12/06 11:41:18    639s] #Total number of process antenna violations = 0
[12/06 11:41:18    639s] #Total number of net violated process antenna rule = 0
[12/06 11:41:18    639s] #Post Route wire spread is done.
[12/06 11:41:18    639s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/06 11:41:18    639s] #Total number of nets with non-default rule or having extra spacing = 121
[12/06 11:41:18    639s] #Total wire length = 938870 um.
[12/06 11:41:18    639s] #Total half perimeter of net bounding box = 906960 um.
[12/06 11:41:18    639s] #Total wire length on LAYER M1 = 14758 um.
[12/06 11:41:18    639s] #Total wire length on LAYER M2 = 81491 um.
[12/06 11:41:18    639s] #Total wire length on LAYER M3 = 128407 um.
[12/06 11:41:18    639s] #Total wire length on LAYER M4 = 70236 um.
[12/06 11:41:18    639s] #Total wire length on LAYER M5 = 450 um.
[12/06 11:41:18    639s] #Total wire length on LAYER M6 = 515 um.
[12/06 11:41:18    639s] #Total wire length on LAYER M7 = 253242 um.
[12/06 11:41:18    639s] #Total wire length on LAYER M8 = 369650 um.
[12/06 11:41:18    639s] #Total wire length on LAYER M9 = 20120 um.
[12/06 11:41:18    639s] #Total wire length on LAYER AP = 0 um.
[12/06 11:41:18    639s] #Total number of vias = 89480
[12/06 11:41:18    639s] #Total number of multi-cut vias = 84515 ( 94.5%)
[12/06 11:41:18    639s] #Total number of single cut vias = 4965 (  5.5%)
[12/06 11:41:18    639s] #Up-Via Summary (total 89480):
[12/06 11:41:18    639s] #                   single-cut          multi-cut      Total
[12/06 11:41:18    639s] #-----------------------------------------------------------
[12/06 11:41:18    639s] # M1              4801 ( 13.6%)     30480 ( 86.4%)      35281
[12/06 11:41:18    639s] # M2                83 (  0.3%)     24748 ( 99.7%)      24831
[12/06 11:41:18    639s] # M3                22 (  0.2%)     10248 ( 99.8%)      10270
[12/06 11:41:18    639s] # M4                 0 (  0.0%)      4520 (100.0%)       4520
[12/06 11:41:18    639s] # M5                 0 (  0.0%)      4512 (100.0%)       4512
[12/06 11:41:18    639s] # M6                 0 (  0.0%)      4530 (100.0%)       4530
[12/06 11:41:18    639s] # M7                44 (  1.2%)      3768 ( 98.8%)       3812
[12/06 11:41:18    639s] # M8                15 (  0.9%)      1709 ( 99.1%)       1724
[12/06 11:41:18    639s] #-----------------------------------------------------------
[12/06 11:41:18    639s] #                 4965 (  5.5%)     84515 ( 94.5%)      89480 
[12/06 11:41:18    639s] #
[12/06 11:41:19    639s] #detailRoute Statistics:
[12/06 11:41:19    639s] #Cpu time = 00:03:39
[12/06 11:41:19    639s] #Elapsed time = 00:03:39
[12/06 11:41:19    639s] #Increased memory = -4.95 (MB)
[12/06 11:41:19    639s] #Total memory = 2277.24 (MB)
[12/06 11:41:19    639s] #Peak memory = 2531.14 (MB)
[12/06 11:41:19    639s] ### global_detail_route design signature (68): route=50868816 flt_obj=0 vio=1905142130 shield_wire=1
[12/06 11:41:19    639s] ### Time Record (DB Export) is installed.
[12/06 11:41:19    639s] ### export design design signature (69): route=50868816 fixed_route=1114698182 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=924499977 dirty_area=0 del_dirty_area=0 cell=382031622 placement=445866090 pin_access=1427121792 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/06 11:41:19    640s] ### Time Record (DB Export) is uninstalled.
[12/06 11:41:19    640s] ### Time Record (Post Callback) is installed.
[12/06 11:41:19    640s] ### Time Record (Post Callback) is uninstalled.
[12/06 11:41:19    640s] #
[12/06 11:41:19    640s] #globalDetailRoute statistics:
[12/06 11:41:19    640s] #Cpu time = 00:04:21
[12/06 11:41:19    640s] #Elapsed time = 00:04:21
[12/06 11:41:19    640s] #Increased memory = 46.43 (MB)
[12/06 11:41:19    640s] #Total memory = 2265.02 (MB)
[12/06 11:41:19    640s] #Peak memory = 2531.14 (MB)
[12/06 11:41:19    640s] #Number of warnings = 22
[12/06 11:41:19    640s] #Total number of warnings = 50
[12/06 11:41:19    640s] #Number of fails = 0
[12/06 11:41:19    640s] #Total number of fails = 0
[12/06 11:41:19    640s] #Complete globalDetailRoute on Fri Dec  6 11:41:19 2024
[12/06 11:41:19    640s] #
[12/06 11:41:19    640s] ### import design signature (70): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1427121792 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/06 11:41:19    640s] ### Time Record (globalDetailRoute) is uninstalled.
[12/06 11:41:19    640s] % End globalDetailRoute (date=12/06 11:41:19, total cpu=0:04:21, real=0:04:22, peak res=2385.7M, current mem=2263.0M)
[12/06 11:41:19    640s] #Default setup view is reset to view_functional_wcl_slow.
[12/06 11:41:19    640s] #Default setup view is reset to view_functional_wcl_slow.
[12/06 11:41:19    640s] AAE_INFO: Post Route call back at the end of routeDesign
[12/06 11:41:19    640s] #routeDesign: cpu time = 00:04:50, elapsed time = 00:04:50, memory = 2243.06 (MB), peak = 2531.14 (MB)
[12/06 11:41:19    640s] 
[12/06 11:41:19    640s] *** Summary of all messages that are not suppressed in this session:
[12/06 11:41:19    640s] Severity  ID               Count  Summary                                  
[12/06 11:41:19    640s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[12/06 11:41:19    640s] WARNING   IMPESI-3014         12  The RC network is incomplete for net %s....
[12/06 11:41:19    640s] WARNING   NRDB-629           576  NanoRoute cannot route PIN %s of INST %s...
[12/06 11:41:19    640s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[12/06 11:41:19    640s] *** Message Summary: 590 warning(s), 0 error(s)
[12/06 11:41:19    640s] 
[12/06 11:41:19    640s] ### Time Record (routeDesign) is uninstalled.
[12/06 11:41:19    640s] ### 
[12/06 11:41:19    640s] ###   Scalability Statistics
[12/06 11:41:19    640s] ### 
[12/06 11:41:19    640s] ### --------------------------------+----------------+----------------+----------------+
[12/06 11:41:19    640s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/06 11:41:19    640s] ### --------------------------------+----------------+----------------+----------------+
[12/06 11:41:19    640s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/06 11:41:19    640s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/06 11:41:19    640s] ###   Timing Data Generation        |        00:00:06|        00:00:06|             1.0|
[12/06 11:41:19    640s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[12/06 11:41:19    640s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/06 11:41:19    640s] ###   Cell Pin Access               |        00:00:04|        00:00:04|             1.0|
[12/06 11:41:19    640s] ###   Data Preparation              |        00:00:04|        00:00:04|             1.0|
[12/06 11:41:19    640s] ###   Global Routing                |        00:00:29|        00:00:29|             1.0|
[12/06 11:41:19    640s] ###   Track Assignment              |        00:00:08|        00:00:08|             1.0|
[12/06 11:41:19    640s] ###   Detail Routing                |        00:02:37|        00:02:37|             1.0|
[12/06 11:41:19    640s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             1.0|
[12/06 11:41:19    640s] ###   Post Route Via Swapping       |        00:00:21|        00:00:21|             1.0|
[12/06 11:41:19    640s] ###   Post Route Wire Spreading     |        00:00:56|        00:00:56|             1.0|
[12/06 11:41:19    640s] ###   Entire Command                |        00:04:50|        00:04:51|             1.0|
[12/06 11:41:19    640s] ### --------------------------------+----------------+----------------+----------------+
[12/06 11:41:19    640s] ### 
[12/06 11:41:19    640s] #% End routeDesign (date=12/06 11:41:19, total cpu=0:04:50, real=0:04:50, peak res=2385.7M, current mem=2243.1M)
[12/06 11:41:19    640s] <CMD> setFillerMode -corePrefix FILL -core {FILL1 FILL2 FILL4}
[12/06 11:41:19    640s] <CMD> addFiller
[12/06 11:41:19    640s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/06 11:41:19    640s] Type 'man IMPSP-5217' for more detail.
[12/06 11:41:19    640s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2590.8M, EPOCH TIME: 1733503279.569594
[12/06 11:41:19    640s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2590.8M, EPOCH TIME: 1733503279.570273
[12/06 11:41:19    640s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2590.8M, EPOCH TIME: 1733503279.570332
[12/06 11:41:19    640s] Processing tracks to init pin-track alignment.
[12/06 11:41:19    640s] z: 2, totalTracks: 1
[12/06 11:41:19    640s] z: 4, totalTracks: 1
[12/06 11:41:19    640s] z: 6, totalTracks: 1
[12/06 11:41:19    640s] z: 8, totalTracks: 1
[12/06 11:41:19    640s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 11:41:19    640s] All LLGs are deleted
[12/06 11:41:19    640s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:41:19    640s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:41:19    640s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2590.8M, EPOCH TIME: 1733503279.584184
[12/06 11:41:19    640s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2590.8M, EPOCH TIME: 1733503279.584486
[12/06 11:41:19    640s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/06 11:41:19    640s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2590.8M, EPOCH TIME: 1733503279.584999
[12/06 11:41:19    640s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:41:19    640s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:41:19    640s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2590.8M, EPOCH TIME: 1733503279.585240
[12/06 11:41:19    640s] Max number of tech site patterns supported in site array is 256.
[12/06 11:41:19    640s] Core basic site is core
[12/06 11:41:19    640s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/06 11:41:19    640s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2590.8M, EPOCH TIME: 1733503279.600803
[12/06 11:41:19    640s] After signature check, allow fast init is false, keep pre-filter is true.
[12/06 11:41:19    640s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/06 11:41:19    640s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.210, REAL:0.211, MEM:2590.8M, EPOCH TIME: 1733503279.811555
[12/06 11:41:19    640s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 11:41:19    640s] SiteArray: use 31,911,936 bytes
[12/06 11:41:19    640s] SiteArray: current memory after site array memory allocation 2590.8M
[12/06 11:41:19    640s] SiteArray: FP blocked sites are writable
[12/06 11:41:19    640s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 11:41:19    640s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2590.8M, EPOCH TIME: 1733503279.877988
[12/06 11:41:21    642s] Process 1404383 wires and vias for routing blockage and capacity analysis
[12/06 11:41:21    642s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:1.704, REAL:1.707, MEM:2590.8M, EPOCH TIME: 1733503281.585300
[12/06 11:41:21    642s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 11:41:21    642s] Atter site array init, number of instance map data is 0.
[12/06 11:41:21    642s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:2.049, REAL:2.053, MEM:2590.8M, EPOCH TIME: 1733503281.638680
[12/06 11:41:21    642s] 
[12/06 11:41:21    642s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/06 11:41:21    642s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:2.086, REAL:2.091, MEM:2590.8M, EPOCH TIME: 1733503281.675695
[12/06 11:41:21    642s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2590.8M, EPOCH TIME: 1733503281.675749
[12/06 11:41:21    642s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.001, REAL:0.001, MEM:2590.8M, EPOCH TIME: 1733503281.676330
[12/06 11:41:21    642s] [CPU] DPlace-Init (cpu=0:00:02.1, real=0:00:02.0, mem=2590.8MB).
[12/06 11:41:21    642s] OPERPROF:     Finished DPlace-Init at level 3, CPU:2.103, REAL:2.108, MEM:2590.8M, EPOCH TIME: 1733503281.677944
[12/06 11:41:21    642s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:2.103, REAL:2.108, MEM:2590.8M, EPOCH TIME: 1733503281.677970
[12/06 11:41:21    642s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2590.8M, EPOCH TIME: 1733503281.677995
[12/06 11:41:21    642s]   Signal wire search tree: 228481 elements. (cpu=0:00:00.1, mem=0.0M)
[12/06 11:41:21    642s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.067, REAL:0.067, MEM:2590.8M, EPOCH TIME: 1733503281.745238
[12/06 11:41:21    642s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2590.8M, EPOCH TIME: 1733503281.786444
[12/06 11:41:21    642s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2590.8M, EPOCH TIME: 1733503281.786537
[12/06 11:41:21    642s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2590.8M, EPOCH TIME: 1733503281.786774
[12/06 11:41:21    642s] *INFO: Adding fillers to module ys[0].xs[0].torus_switch_xy.
[12/06 11:41:21    642s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2590.8M, EPOCH TIME: 1733503281.787121
[12/06 11:41:21    642s] AddFiller init all instances time CPU:0.002, REAL:0.002
[12/06 11:41:22    642s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:22    642s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:22    642s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:22    642s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:22    642s] AddFiller main function time CPU:0.380, REAL:0.397
[12/06 11:41:22    642s] Filler instance commit time CPU:0.122, REAL:0.122
[12/06 11:41:22    642s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.402, REAL:0.399, MEM:2558.8M, EPOCH TIME: 1733503282.186523
[12/06 11:41:22    642s] *INFO:   Added 18112 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:22    642s] *INFO:   Added 120 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:22    642s] *INFO:   Added 131 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:22    642s] *INFO: Adding fillers to module ys[0].xs[0].client_xy.
[12/06 11:41:22    642s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2558.8M, EPOCH TIME: 1733503282.186709
[12/06 11:41:22    642s] AddFiller init all instances time CPU:0.004, REAL:0.004
[12/06 11:41:22    643s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:22    643s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:22    643s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:22    643s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:22    643s] AddFiller main function time CPU:0.608, REAL:0.622
[12/06 11:41:22    643s] Filler instance commit time CPU:0.270, REAL:0.270
[12/06 11:41:22    643s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.629, REAL:0.629, MEM:2558.8M, EPOCH TIME: 1733503282.815907
[12/06 11:41:22    643s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2558.8M, EPOCH TIME: 1733503282.816033
[12/06 11:41:22    643s] AddFiller init all instances time CPU:0.006, REAL:0.006
[12/06 11:41:23    643s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:23    643s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:23    643s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:23    643s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:23    643s] AddFiller main function time CPU:0.347, REAL:0.359
[12/06 11:41:23    643s] Filler instance commit time CPU:0.151, REAL:0.151
[12/06 11:41:23    643s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.372, REAL:0.372, MEM:2558.8M, EPOCH TIME: 1733503283.188003
[12/06 11:41:23    643s] *INFO:   Added 66534 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:23    643s] *INFO:   Added 181 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:23    643s] *INFO:   Added 176 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:23    643s] *INFO: Adding fillers to module ys[1].xs[0].torus_switch_xy.
[12/06 11:41:23    643s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2558.8M, EPOCH TIME: 1733503283.188238
[12/06 11:41:23    643s] AddFiller init all instances time CPU:0.007, REAL:0.007
[12/06 11:41:23    644s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:23    644s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:23    644s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:23    644s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:23    644s] AddFiller main function time CPU:0.386, REAL:0.397
[12/06 11:41:23    644s] Filler instance commit time CPU:0.120, REAL:0.120
[12/06 11:41:23    644s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.412, REAL:0.412, MEM:2558.8M, EPOCH TIME: 1733503283.600522
[12/06 11:41:23    644s] *INFO:   Added 17913 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:23    644s] *INFO:   Added 132 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:23    644s] *INFO:   Added 101 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:23    644s] *INFO: Adding fillers to module ys[1].xs[0].client_xy.
[12/06 11:41:23    644s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2558.8M, EPOCH TIME: 1733503283.600728
[12/06 11:41:23    644s] AddFiller init all instances time CPU:0.008, REAL:0.008
[12/06 11:41:24    645s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:24    645s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:24    645s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:24    645s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:24    645s] AddFiller main function time CPU:0.713, REAL:0.726
[12/06 11:41:24    645s] Filler instance commit time CPU:0.275, REAL:0.275
[12/06 11:41:24    645s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.743, REAL:0.743, MEM:2558.8M, EPOCH TIME: 1733503284.344096
[12/06 11:41:24    645s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2558.8M, EPOCH TIME: 1733503284.344162
[12/06 11:41:24    645s] AddFiller init all instances time CPU:0.011, REAL:0.011
[12/06 11:41:24    645s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:24    645s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:24    645s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:24    645s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:24    645s] AddFiller main function time CPU:0.352, REAL:0.364
[12/06 11:41:24    645s] Filler instance commit time CPU:0.156, REAL:0.155
[12/06 11:41:24    645s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.385, REAL:0.385, MEM:2558.8M, EPOCH TIME: 1733503284.729005
[12/06 11:41:24    645s] *INFO:   Added 66527 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:24    645s] *INFO:   Added 182 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:24    645s] *INFO:   Added 182 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:24    645s] *INFO: Adding fillers to module ys[2].xs[0].torus_switch_xy.
[12/06 11:41:24    645s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2558.8M, EPOCH TIME: 1733503284.729179
[12/06 11:41:24    645s] AddFiller init all instances time CPU:0.012, REAL:0.012
[12/06 11:41:25    645s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:25    645s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:25    645s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:25    645s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:25    645s] AddFiller main function time CPU:0.386, REAL:0.399
[12/06 11:41:25    645s] Filler instance commit time CPU:0.124, REAL:0.124
[12/06 11:41:25    645s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.424, REAL:0.424, MEM:2558.8M, EPOCH TIME: 1733503285.152884
[12/06 11:41:25    645s] *INFO:   Added 18130 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:25    645s] *INFO:   Added 107 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:25    645s] *INFO:   Added 99 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:25    645s] *INFO: Adding fillers to module ys[2].xs[0].client_xy.
[12/06 11:41:25    645s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2558.8M, EPOCH TIME: 1733503285.153105
[12/06 11:41:25    645s] AddFiller init all instances time CPU:0.014, REAL:0.014
[12/06 11:41:25    646s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:25    646s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:25    646s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:25    646s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:25    646s] AddFiller main function time CPU:0.740, REAL:0.754
[12/06 11:41:25    646s] Filler instance commit time CPU:0.280, REAL:0.280
[12/06 11:41:25    646s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.781, REAL:0.781, MEM:2558.8M, EPOCH TIME: 1733503285.934374
[12/06 11:41:25    646s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2558.8M, EPOCH TIME: 1733503285.934508
[12/06 11:41:25    646s] AddFiller init all instances time CPU:0.017, REAL:0.017
[12/06 11:41:26    647s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:26    647s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:26    647s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:26    647s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:26    647s] AddFiller main function time CPU:0.349, REAL:0.361
[12/06 11:41:26    647s] Filler instance commit time CPU:0.153, REAL:0.153
[12/06 11:41:26    647s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.394, REAL:0.394, MEM:2558.8M, EPOCH TIME: 1733503286.328096
[12/06 11:41:26    647s] *INFO:   Added 66773 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:26    647s] *INFO:   Added 186 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:26    647s] *INFO:   Added 183 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:26    647s] *INFO: Adding fillers to module ys[3].xs[0].torus_switch_xy.
[12/06 11:41:26    647s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2558.8M, EPOCH TIME: 1733503286.328356
[12/06 11:41:26    647s] AddFiller init all instances time CPU:0.018, REAL:0.018
[12/06 11:41:26    647s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:26    647s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:26    647s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:26    647s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:26    647s] AddFiller main function time CPU:0.447, REAL:0.460
[12/06 11:41:26    647s] Filler instance commit time CPU:0.124, REAL:0.124
[12/06 11:41:26    647s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.494, REAL:0.494, MEM:2558.8M, EPOCH TIME: 1733503286.822421
[12/06 11:41:26    647s] *INFO:   Added 17914 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:26    647s] *INFO:   Added 154 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:26    647s] *INFO:   Added 140 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:26    647s] *INFO: Adding fillers to module ys[3].xs[0].client_xy.
[12/06 11:41:26    647s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2558.8M, EPOCH TIME: 1733503286.822687
[12/06 11:41:26    647s] AddFiller init all instances time CPU:0.019, REAL:0.019
[12/06 11:41:27    648s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:27    648s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:27    648s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:27    648s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:27    648s] AddFiller main function time CPU:0.742, REAL:0.756
[12/06 11:41:27    648s] Filler instance commit time CPU:0.283, REAL:0.283
[12/06 11:41:27    648s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.793, REAL:0.793, MEM:2559.8M, EPOCH TIME: 1733503287.615248
[12/06 11:41:27    648s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2559.8M, EPOCH TIME: 1733503287.615324
[12/06 11:41:27    648s] AddFiller init all instances time CPU:0.022, REAL:0.022
[12/06 11:41:28    648s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:28    648s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:28    648s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:28    648s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:28    648s] AddFiller main function time CPU:0.352, REAL:0.364
[12/06 11:41:28    648s] Filler instance commit time CPU:0.152, REAL:0.152
[12/06 11:41:28    648s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.406, REAL:0.406, MEM:2561.8M, EPOCH TIME: 1733503288.020984
[12/06 11:41:28    648s] *INFO:   Added 66963 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:28    648s] *INFO:   Added 170 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:28    648s] *INFO:   Added 164 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:28    648s] *INFO: Adding fillers to module ys[0].xs[1].torus_switch_xy.
[12/06 11:41:28    648s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2561.8M, EPOCH TIME: 1733503288.021183
[12/06 11:41:28    648s] AddFiller init all instances time CPU:0.024, REAL:0.024
[12/06 11:41:28    649s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:28    649s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:28    649s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:28    649s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:28    649s] AddFiller main function time CPU:0.451, REAL:0.465
[12/06 11:41:28    649s] Filler instance commit time CPU:0.128, REAL:0.127
[12/06 11:41:28    649s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.509, REAL:0.509, MEM:2564.8M, EPOCH TIME: 1733503288.530426
[12/06 11:41:28    649s] *INFO:   Added 18061 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:28    649s] *INFO:   Added 167 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:28    649s] *INFO:   Added 160 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:28    649s] *INFO: Adding fillers to module ys[0].xs[1].client_xy.
[12/06 11:41:28    649s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2564.8M, EPOCH TIME: 1733503288.530735
[12/06 11:41:28    649s] AddFiller init all instances time CPU:0.025, REAL:0.025
[12/06 11:41:29    649s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:29    649s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:29    649s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:29    649s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:29    649s] AddFiller main function time CPU:0.642, REAL:0.655
[12/06 11:41:29    649s] Filler instance commit time CPU:0.282, REAL:0.281
[12/06 11:41:29    649s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.703, REAL:0.702, MEM:2585.8M, EPOCH TIME: 1733503289.233214
[12/06 11:41:29    649s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2585.8M, EPOCH TIME: 1733503289.233309
[12/06 11:41:29    650s] AddFiller init all instances time CPU:0.028, REAL:0.028
[12/06 11:41:29    650s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:29    650s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:29    650s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:29    650s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:29    650s] AddFiller main function time CPU:0.451, REAL:0.464
[12/06 11:41:29    650s] Filler instance commit time CPU:0.160, REAL:0.159
[12/06 11:41:29    650s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.516, REAL:0.515, MEM:2598.8M, EPOCH TIME: 1733503289.748713
[12/06 11:41:29    650s] *INFO:   Added 67048 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:29    650s] *INFO:   Added 147 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:29    650s] *INFO:   Added 167 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:29    650s] *INFO: Adding fillers to module ys[1].xs[1].torus_switch_xy.
[12/06 11:41:29    650s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2598.8M, EPOCH TIME: 1733503289.748945
[12/06 11:41:29    650s] AddFiller init all instances time CPU:0.029, REAL:0.029
[12/06 11:41:30    651s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:30    651s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:30    651s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:30    651s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:30    651s] AddFiller main function time CPU:0.445, REAL:0.457
[12/06 11:41:30    651s] Filler instance commit time CPU:0.125, REAL:0.125
[12/06 11:41:30    651s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.512, REAL:0.512, MEM:2608.8M, EPOCH TIME: 1733503290.260559
[12/06 11:41:30    651s] *INFO:   Added 17926 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:30    651s] *INFO:   Added 90 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:30    651s] *INFO:   Added 90 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:30    651s] *INFO: Adding fillers to module ys[1].xs[1].client_xy.
[12/06 11:41:30    651s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2608.8M, EPOCH TIME: 1733503290.260725
[12/06 11:41:30    651s] AddFiller init all instances time CPU:0.031, REAL:0.031
[12/06 11:41:31    651s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:31    651s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:31    651s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:31    651s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:31    651s] AddFiller main function time CPU:0.790, REAL:0.803
[12/06 11:41:31    651s] Filler instance commit time CPU:0.284, REAL:0.283
[12/06 11:41:31    651s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.860, REAL:0.860, MEM:2631.8M, EPOCH TIME: 1733503291.120575
[12/06 11:41:31    651s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2631.8M, EPOCH TIME: 1733503291.120673
[12/06 11:41:31    651s] AddFiller init all instances time CPU:0.034, REAL:0.034
[12/06 11:41:31    652s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:31    652s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:31    652s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:31    652s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:31    652s] AddFiller main function time CPU:0.507, REAL:0.520
[12/06 11:41:31    652s] Filler instance commit time CPU:0.161, REAL:0.161
[12/06 11:41:31    652s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.582, REAL:0.582, MEM:2645.8M, EPOCH TIME: 1733503291.702875
[12/06 11:41:31    652s] *INFO:   Added 67044 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:31    652s] *INFO:   Added 150 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:31    652s] *INFO:   Added 177 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:31    652s] *INFO: Adding fillers to module ys[2].xs[1].torus_switch_xy.
[12/06 11:41:31    652s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2645.8M, EPOCH TIME: 1733503291.703038
[12/06 11:41:31    652s] AddFiller init all instances time CPU:0.035, REAL:0.035
[12/06 11:41:32    652s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:32    652s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:32    652s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:32    652s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:32    652s] AddFiller main function time CPU:0.437, REAL:0.450
[12/06 11:41:32    652s] Filler instance commit time CPU:0.127, REAL:0.127
[12/06 11:41:32    652s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.515, REAL:0.514, MEM:2656.8M, EPOCH TIME: 1733503292.217457
[12/06 11:41:32    652s] *INFO:   Added 18132 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:32    652s] *INFO:   Added 120 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:32    652s] *INFO:   Added 116 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:32    652s] *INFO: Adding fillers to module ys[2].xs[1].client_xy.
[12/06 11:41:32    652s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2656.8M, EPOCH TIME: 1733503292.217611
[12/06 11:41:32    653s] AddFiller init all instances time CPU:0.036, REAL:0.036
[12/06 11:41:33    653s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:33    653s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:33    653s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:33    653s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:33    653s] AddFiller main function time CPU:0.847, REAL:0.862
[12/06 11:41:33    653s] Filler instance commit time CPU:0.290, REAL:0.290
[12/06 11:41:33    653s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.928, REAL:0.928, MEM:2679.8M, EPOCH TIME: 1733503293.145686
[12/06 11:41:33    653s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2679.8M, EPOCH TIME: 1733503293.145822
[12/06 11:41:33    653s] AddFiller init all instances time CPU:0.039, REAL:0.039
[12/06 11:41:33    654s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:33    654s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:33    654s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:33    654s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:33    654s] AddFiller main function time CPU:0.444, REAL:0.453
[12/06 11:41:33    654s] Filler instance commit time CPU:0.157, REAL:0.157
[12/06 11:41:33    654s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.527, REAL:0.527, MEM:2693.8M, EPOCH TIME: 1733503293.672864
[12/06 11:41:33    654s] *INFO:   Added 67311 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:33    654s] *INFO:   Added 165 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:33    654s] *INFO:   Added 177 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:33    654s] *INFO: Adding fillers to module ys[3].xs[1].torus_switch_xy.
[12/06 11:41:33    654s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2693.8M, EPOCH TIME: 1733503293.673044
[12/06 11:41:33    654s] AddFiller init all instances time CPU:0.041, REAL:0.041
[12/06 11:41:34    654s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:34    654s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:34    654s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:34    654s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:34    654s] AddFiller main function time CPU:0.426, REAL:0.437
[12/06 11:41:34    654s] Filler instance commit time CPU:0.123, REAL:0.123
[12/06 11:41:34    654s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.547, REAL:0.511, MEM:2703.8M, EPOCH TIME: 1733503294.184221
[12/06 11:41:34    654s] *INFO:   Added 18040 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:34    654s] *INFO:   Added 70 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:34    654s] *INFO:   Added 81 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:34    654s] *INFO: Adding fillers to module ys[3].xs[1].client_xy.
[12/06 11:41:34    654s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2703.8M, EPOCH TIME: 1733503294.184456
[12/06 11:41:34    655s] AddFiller init all instances time CPU:0.042, REAL:0.042
[12/06 11:41:35    655s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:35    655s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:35    655s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:35    655s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:35    655s] AddFiller main function time CPU:0.788, REAL:0.802
[12/06 11:41:35    655s] Filler instance commit time CPU:0.286, REAL:0.286
[12/06 11:41:35    655s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.876, REAL:0.876, MEM:2729.8M, EPOCH TIME: 1733503295.060332
[12/06 11:41:35    655s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2729.8M, EPOCH TIME: 1733503295.060447
[12/06 11:41:35    655s] AddFiller init all instances time CPU:0.045, REAL:0.045
[12/06 11:41:35    656s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:35    656s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:35    656s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:35    656s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:35    656s] AddFiller main function time CPU:0.457, REAL:0.469
[12/06 11:41:35    656s] Filler instance commit time CPU:0.160, REAL:0.160
[12/06 11:41:35    656s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.551, REAL:0.551, MEM:2743.8M, EPOCH TIME: 1733503295.611091
[12/06 11:41:35    656s] *INFO:   Added 67494 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:35    656s] *INFO:   Added 177 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:35    656s] *INFO:   Added 162 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:35    656s] *INFO: Adding fillers to module ys[0].xs[2].torus_switch_xy.
[12/06 11:41:35    656s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2743.8M, EPOCH TIME: 1733503295.611271
[12/06 11:41:35    656s] AddFiller init all instances time CPU:0.046, REAL:0.046
[12/06 11:41:36    656s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:36    656s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:36    656s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:36    656s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:36    656s] AddFiller main function time CPU:0.383, REAL:0.396
[12/06 11:41:36    656s] Filler instance commit time CPU:0.125, REAL:0.125
[12/06 11:41:36    656s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.481, REAL:0.480, MEM:2755.8M, EPOCH TIME: 1733503296.091666
[12/06 11:41:36    656s] *INFO:   Added 18104 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:36    656s] *INFO:   Added 124 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:36    656s] *INFO:   Added 122 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:36    656s] *INFO: Adding fillers to module ys[0].xs[2].client_xy.
[12/06 11:41:36    656s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2755.8M, EPOCH TIME: 1733503296.091959
[12/06 11:41:36    656s] AddFiller init all instances time CPU:0.047, REAL:0.048
[12/06 11:41:36    657s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:36    657s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:36    657s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:36    657s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:36    657s] AddFiller main function time CPU:0.643, REAL:0.656
[12/06 11:41:36    657s] Filler instance commit time CPU:0.281, REAL:0.281
[12/06 11:41:36    657s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.743, REAL:0.742, MEM:2779.8M, EPOCH TIME: 1733503296.834303
[12/06 11:41:36    657s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2779.8M, EPOCH TIME: 1733503296.834409
[12/06 11:41:36    657s] AddFiller init all instances time CPU:0.051, REAL:0.051
[12/06 11:41:37    658s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:37    658s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:37    658s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:37    658s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:37    658s] AddFiller main function time CPU:0.521, REAL:0.533
[12/06 11:41:37    658s] Filler instance commit time CPU:0.163, REAL:0.162
[12/06 11:41:37    658s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.625, REAL:0.625, MEM:2793.8M, EPOCH TIME: 1733503297.459495
[12/06 11:41:37    658s] *INFO:   Added 66932 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:37    658s] *INFO:   Added 87 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:37    658s] *INFO:   Added 239 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:37    658s] *INFO: Adding fillers to module ys[1].xs[2].torus_switch_xy.
[12/06 11:41:37    658s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2793.8M, EPOCH TIME: 1733503297.459693
[12/06 11:41:37    658s] AddFiller init all instances time CPU:0.052, REAL:0.052
[12/06 11:41:37    658s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:37    658s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:37    658s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:37    658s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:37    658s] AddFiller main function time CPU:0.382, REAL:0.396
[12/06 11:41:37    658s] Filler instance commit time CPU:0.123, REAL:0.123
[12/06 11:41:37    658s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.490, REAL:0.490, MEM:2804.8M, EPOCH TIME: 1733503297.949233
[12/06 11:41:37    658s] *INFO:   Added 17957 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:37    658s] *INFO:   Added 95 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:37    658s] *INFO:   Added 128 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:37    658s] *INFO: Adding fillers to module ys[1].xs[2].client_xy.
[12/06 11:41:37    658s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2804.8M, EPOCH TIME: 1733503297.949532
[12/06 11:41:38    658s] AddFiller init all instances time CPU:0.053, REAL:0.054
[12/06 11:41:38    659s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:38    659s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:38    659s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:38    659s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:38    659s] AddFiller main function time CPU:0.751, REAL:0.764
[12/06 11:41:38    659s] Filler instance commit time CPU:0.282, REAL:0.282
[12/06 11:41:38    659s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.861, REAL:0.861, MEM:2828.8M, EPOCH TIME: 1733503298.810676
[12/06 11:41:38    659s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2828.8M, EPOCH TIME: 1733503298.810759
[12/06 11:41:38    659s] AddFiller init all instances time CPU:0.056, REAL:0.056
[12/06 11:41:39    660s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:39    660s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:39    660s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:39    660s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:39    660s] AddFiller main function time CPU:0.476, REAL:0.488
[12/06 11:41:39    660s] Filler instance commit time CPU:0.161, REAL:0.161
[12/06 11:41:39    660s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.590, REAL:0.590, MEM:2843.8M, EPOCH TIME: 1733503299.400491
[12/06 11:41:39    660s] *INFO:   Added 66943 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:39    660s] *INFO:   Added 84 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:39    660s] *INFO:   Added 245 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:39    660s] *INFO: Adding fillers to module ys[2].xs[2].torus_switch_xy.
[12/06 11:41:39    660s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2843.8M, EPOCH TIME: 1733503299.400733
[12/06 11:41:39    660s] AddFiller init all instances time CPU:0.058, REAL:0.058
[12/06 11:41:39    660s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:39    660s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:39    660s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:39    660s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:39    660s] AddFiller main function time CPU:0.386, REAL:0.398
[12/06 11:41:39    660s] Filler instance commit time CPU:0.124, REAL:0.124
[12/06 11:41:39    660s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.502, REAL:0.502, MEM:2853.8M, EPOCH TIME: 1733503299.902638
[12/06 11:41:39    660s] *INFO:   Added 18110 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:39    660s] *INFO:   Added 112 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:39    660s] *INFO:   Added 110 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:39    660s] *INFO: Adding fillers to module ys[2].xs[2].client_xy.
[12/06 11:41:39    660s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2853.8M, EPOCH TIME: 1733503299.902842
[12/06 11:41:40    660s] AddFiller init all instances time CPU:0.059, REAL:0.059
[12/06 11:41:40    661s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:40    661s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:40    661s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:40    661s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:40    661s] AddFiller main function time CPU:0.746, REAL:0.759
[12/06 11:41:40    661s] Filler instance commit time CPU:0.288, REAL:0.287
[12/06 11:41:40    661s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.866, REAL:0.866, MEM:2879.8M, EPOCH TIME: 1733503300.768847
[12/06 11:41:40    661s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2879.8M, EPOCH TIME: 1733503300.768927
[12/06 11:41:40    661s] AddFiller init all instances time CPU:0.062, REAL:0.062
[12/06 11:41:41    662s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:41    662s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:41    662s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:41    662s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:41    662s] AddFiller main function time CPU:0.452, REAL:0.465
[12/06 11:41:41    662s] Filler instance commit time CPU:0.158, REAL:0.158
[12/06 11:41:41    662s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.576, REAL:0.576, MEM:2893.8M, EPOCH TIME: 1733503301.344627
[12/06 11:41:41    662s] *INFO:   Added 67192 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:41    662s] *INFO:   Added 84 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:41    662s] *INFO:   Added 244 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:41    662s] *INFO: Adding fillers to module ys[3].xs[2].torus_switch_xy.
[12/06 11:41:41    662s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2893.8M, EPOCH TIME: 1733503301.344783
[12/06 11:41:41    662s] AddFiller init all instances time CPU:0.063, REAL:0.063
[12/06 11:41:41    662s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:41    662s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:41    662s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:41    662s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:41    662s] AddFiller main function time CPU:0.387, REAL:0.400
[12/06 11:41:41    662s] Filler instance commit time CPU:0.123, REAL:0.123
[12/06 11:41:41    662s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.514, REAL:0.513, MEM:2903.8M, EPOCH TIME: 1733503301.858089
[12/06 11:41:41    662s] *INFO:   Added 17941 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:41    662s] *INFO:   Added 108 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:41    662s] *INFO:   Added 131 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:41    662s] *INFO: Adding fillers to module ys[3].xs[2].client_xy.
[12/06 11:41:41    662s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2903.8M, EPOCH TIME: 1733503301.858296
[12/06 11:41:41    662s] AddFiller init all instances time CPU:0.064, REAL:0.065
[12/06 11:41:42    663s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:42    663s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:42    663s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:42    663s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:42    663s] AddFiller main function time CPU:0.760, REAL:0.774
[12/06 11:41:42    663s] Filler instance commit time CPU:0.289, REAL:0.289
[12/06 11:41:42    663s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.889, REAL:0.890, MEM:2929.8M, EPOCH TIME: 1733503302.747900
[12/06 11:41:42    663s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2929.8M, EPOCH TIME: 1733503302.747978
[12/06 11:41:42    663s] AddFiller init all instances time CPU:0.067, REAL:0.068
[12/06 11:41:43    664s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:43    664s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:43    664s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:43    664s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:43    664s] AddFiller main function time CPU:0.492, REAL:0.505
[12/06 11:41:43    664s] Filler instance commit time CPU:0.161, REAL:0.160
[12/06 11:41:43    664s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.626, REAL:0.626, MEM:2943.8M, EPOCH TIME: 1733503303.373711
[12/06 11:41:43    664s] *INFO:   Added 67385 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:43    664s] *INFO:   Added 101 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:43    664s] *INFO:   Added 253 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:43    664s] *INFO: Adding fillers to module ys[0].xs[3].torus_switch_xy.
[12/06 11:41:43    664s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2943.8M, EPOCH TIME: 1733503303.373873
[12/06 11:41:43    664s] AddFiller init all instances time CPU:0.069, REAL:0.069
[12/06 11:41:43    664s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:43    664s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:43    664s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:43    664s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:43    664s] AddFiller main function time CPU:0.446, REAL:0.460
[12/06 11:41:43    664s] Filler instance commit time CPU:0.129, REAL:0.129
[12/06 11:41:43    664s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.584, REAL:0.584, MEM:2953.8M, EPOCH TIME: 1733503303.957995
[12/06 11:41:43    664s] *INFO:   Added 18043 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:43    664s] *INFO:   Added 192 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:43    664s] *INFO:   Added 201 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:43    664s] *INFO: Adding fillers to module ys[0].xs[3].client_xy.
[12/06 11:41:43    664s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2953.8M, EPOCH TIME: 1733503303.958137
[12/06 11:41:44    664s] AddFiller init all instances time CPU:0.071, REAL:0.071
[12/06 11:41:44    665s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:44    665s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:44    665s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:44    665s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:44    665s] AddFiller main function time CPU:0.662, REAL:0.671
[12/06 11:41:44    665s] Filler instance commit time CPU:0.285, REAL:0.285
[12/06 11:41:44    665s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.797, REAL:0.797, MEM:2979.8M, EPOCH TIME: 1733503304.754772
[12/06 11:41:44    665s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2979.8M, EPOCH TIME: 1733503304.754851
[12/06 11:41:44    665s] AddFiller init all instances time CPU:0.073, REAL:0.073
[12/06 11:41:45    666s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:45    666s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:45    666s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:45    666s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:45    666s] AddFiller main function time CPU:0.495, REAL:0.508
[12/06 11:41:45    666s] Filler instance commit time CPU:0.163, REAL:0.162
[12/06 11:41:45    666s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.637, REAL:0.637, MEM:2993.8M, EPOCH TIME: 1733503305.392132
[12/06 11:41:45    666s] *INFO:   Added 66976 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:45    666s] *INFO:   Added 174 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:45    666s] *INFO:   Added 142 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:45    666s] *INFO: Adding fillers to module ys[1].xs[3].torus_switch_xy.
[12/06 11:41:45    666s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2993.8M, EPOCH TIME: 1733503305.392273
[12/06 11:41:45    666s] AddFiller init all instances time CPU:0.075, REAL:0.075
[12/06 11:41:45    666s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:45    666s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:46    666s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:46    666s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:46    666s] AddFiller main function time CPU:0.470, REAL:0.483
[12/06 11:41:46    666s] Filler instance commit time CPU:0.127, REAL:0.126
[12/06 11:41:46    666s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.616, REAL:0.616, MEM:3004.8M, EPOCH TIME: 1733503306.008373
[12/06 11:41:46    666s] *INFO:   Added 17918 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:46    666s] *INFO:   Added 134 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:46    666s] *INFO:   Added 136 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:46    666s] *INFO: Adding fillers to module ys[1].xs[3].client_xy.
[12/06 11:41:46    666s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3004.8M, EPOCH TIME: 1733503306.008520
[12/06 11:41:46    666s] AddFiller init all instances time CPU:0.076, REAL:0.076
[12/06 11:41:46    667s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:46    667s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:46    667s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:46    667s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:46    667s] AddFiller main function time CPU:0.828, REAL:0.842
[12/06 11:41:46    667s] Filler instance commit time CPU:0.290, REAL:0.290
[12/06 11:41:46    667s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.978, REAL:0.978, MEM:3028.8M, EPOCH TIME: 1733503306.986514
[12/06 11:41:46    667s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3028.8M, EPOCH TIME: 1733503306.986584
[12/06 11:41:47    667s] AddFiller init all instances time CPU:0.079, REAL:0.079
[12/06 11:41:47    668s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:47    668s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:47    668s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:47    668s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:47    668s] AddFiller main function time CPU:0.512, REAL:0.525
[12/06 11:41:47    668s] Filler instance commit time CPU:0.163, REAL:0.163
[12/06 11:41:47    668s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.666, REAL:0.666, MEM:3043.8M, EPOCH TIME: 1733503307.652715
[12/06 11:41:47    668s] *INFO:   Added 67016 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:47    668s] *INFO:   Added 157 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:47    668s] *INFO:   Added 160 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:47    668s] *INFO: Adding fillers to module ys[2].xs[3].torus_switch_xy.
[12/06 11:41:47    668s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3043.8M, EPOCH TIME: 1733503307.652862
[12/06 11:41:47    668s] AddFiller init all instances time CPU:0.080, REAL:0.080
[12/06 11:41:48    669s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:48    669s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:48    669s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:48    669s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:48    669s] AddFiller main function time CPU:0.440, REAL:0.453
[12/06 11:41:48    669s] Filler instance commit time CPU:0.129, REAL:0.129
[12/06 11:41:48    669s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.596, REAL:0.596, MEM:3053.8M, EPOCH TIME: 1733503308.248624
[12/06 11:41:48    669s] *INFO:   Added 18036 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:48    669s] *INFO:   Added 159 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:48    669s] *INFO:   Added 161 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:48    669s] *INFO: Adding fillers to module ys[2].xs[3].client_xy.
[12/06 11:41:48    669s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3053.8M, EPOCH TIME: 1733503308.248765
[12/06 11:41:48    669s] AddFiller init all instances time CPU:0.082, REAL:0.082
[12/06 11:41:49    670s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:49    670s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:49    670s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:49    670s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:49    670s] AddFiller main function time CPU:0.846, REAL:0.860
[12/06 11:41:49    670s] Filler instance commit time CPU:0.303, REAL:0.303
[12/06 11:41:49    670s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:1.006, REAL:1.006, MEM:3080.8M, EPOCH TIME: 1733503309.254495
[12/06 11:41:49    670s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3080.8M, EPOCH TIME: 1733503309.254642
[12/06 11:41:49    670s] AddFiller init all instances time CPU:0.085, REAL:0.085
[12/06 11:41:49    670s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:49    670s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:49    670s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:49    670s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:49    670s] AddFiller main function time CPU:0.469, REAL:0.483
[12/06 11:41:49    670s] Filler instance commit time CPU:0.162, REAL:0.162
[12/06 11:41:49    670s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.635, REAL:0.635, MEM:3094.8M, EPOCH TIME: 1733503309.889401
[12/06 11:41:49    670s] *INFO:   Added 67265 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:49    670s] *INFO:   Added 164 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:49    670s] *INFO:   Added 157 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:49    670s] *INFO: Adding fillers to module ys[3].xs[3].torus_switch_xy.
[12/06 11:41:49    670s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3094.8M, EPOCH TIME: 1733503309.889699
[12/06 11:41:50    670s] AddFiller init all instances time CPU:0.086, REAL:0.087
[12/06 11:41:50    671s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:50    671s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:50    671s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:50    671s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:50    671s] AddFiller main function time CPU:0.456, REAL:0.465
[12/06 11:41:50    671s] Filler instance commit time CPU:0.129, REAL:0.128
[12/06 11:41:50    671s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.620, REAL:0.620, MEM:3104.8M, EPOCH TIME: 1733503310.509943
[12/06 11:41:50    671s] *INFO:   Added 17960 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:50    671s] *INFO:   Added 126 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:50    671s] *INFO:   Added 142 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:50    671s] *INFO: Adding fillers to module ys[3].xs[3].client_xy.
[12/06 11:41:50    671s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3104.8M, EPOCH TIME: 1733503310.510128
[12/06 11:41:50    671s] AddFiller init all instances time CPU:0.088, REAL:0.088
[12/06 11:41:51    672s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:51    672s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:51    672s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:51    672s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:51    672s] AddFiller main function time CPU:0.808, REAL:0.821
[12/06 11:41:51    672s] Filler instance commit time CPU:0.300, REAL:0.299
[12/06 11:41:51    672s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.977, REAL:0.977, MEM:3130.8M, EPOCH TIME: 1733503311.487418
[12/06 11:41:51    672s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3130.8M, EPOCH TIME: 1733503311.487496
[12/06 11:41:51    672s] AddFiller init all instances time CPU:0.090, REAL:0.091
[12/06 11:41:52    672s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:52    672s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:52    672s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:52    672s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:52    672s] AddFiller main function time CPU:0.532, REAL:0.545
[12/06 11:41:52    672s] Filler instance commit time CPU:0.164, REAL:0.164
[12/06 11:41:52    672s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.706, REAL:0.706, MEM:3144.8M, EPOCH TIME: 1733503312.193315
[12/06 11:41:52    672s] *INFO:   Added 67460 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:52    672s] *INFO:   Added 174 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:52    672s] *INFO:   Added 151 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:52    672s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3144.8M, EPOCH TIME: 1733503312.201783
[12/06 11:41:52    673s] AddFiller init all instances time CPU:0.092, REAL:0.092
[12/06 11:41:55    675s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:55    675s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:55    676s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f9a6a131f48.
[12/06 11:41:55    676s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 11:41:55    676s] AddFiller main function time CPU:2.846, REAL:2.866
[12/06 11:41:55    676s] Filler instance commit time CPU:0.820, REAL:0.820
[12/06 11:41:55    676s] *INFO: Adding fillers to top-module.
[12/06 11:41:55    676s] *INFO:   Added 123174 filler insts (cell FILL4 / prefix FILL).
[12/06 11:41:55    676s] *INFO:   Added 3666 filler insts (cell FILL2 / prefix FILL).
[12/06 11:41:55    676s] *INFO:   Added 5121 filler insts (cell FILL1 / prefix FILL).
[12/06 11:41:55    676s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:3.025, REAL:3.028, MEM:3220.8M, EPOCH TIME: 1733503315.229876
[12/06 11:41:55    676s] *INFO: Total 1502542 filler insts added - prefix FILL (CPU: 0:00:35.7).
[12/06 11:41:55    676s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:33.482, REAL:33.443, MEM:3220.8M, EPOCH TIME: 1733503315.229966
[12/06 11:41:55    676s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3220.8M, EPOCH TIME: 1733503315.230001
[12/06 11:41:56    677s] For 1502542 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:1.284, REAL:1.286, MEM:3239.8M, EPOCH TIME: 1733503316.516380
[12/06 11:41:56    677s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:34.766, REAL:34.730, MEM:3239.8M, EPOCH TIME: 1733503316.516444
[12/06 11:41:56    677s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:34.766, REAL:34.730, MEM:3239.8M, EPOCH TIME: 1733503316.516472
[12/06 11:41:56    677s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:3239.8M, EPOCH TIME: 1733503316.516911
[12/06 11:41:56    677s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1516036).
[12/06 11:41:56    677s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:41:56    677s] All LLGs are deleted
[12/06 11:41:56    677s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:41:56    677s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 11:41:56    677s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3239.8M, EPOCH TIME: 1733503316.898332
[12/06 11:41:56    677s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:3209.3M, EPOCH TIME: 1733503316.898925
[12/06 11:41:56    677s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.394, REAL:0.395, MEM:3209.3M, EPOCH TIME: 1733503316.912040
[12/06 11:41:56    677s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:37.373, REAL:37.343, MEM:3209.3M, EPOCH TIME: 1733503316.912101
[12/06 11:41:56    677s] <CMD> verifyConnectivity
[12/06 11:41:56    677s] VERIFY_CONNECTIVITY use new engine.
[12/06 11:41:56    677s] 
[12/06 11:41:56    677s] ******** Start: VERIFY CONNECTIVITY ********
[12/06 11:41:56    677s] Start Time: Fri Dec  6 11:41:56 2024
[12/06 11:41:56    677s] 
[12/06 11:41:56    677s] Design Name: torus_D_W32
[12/06 11:41:56    677s] Database Units: 2000
[12/06 11:41:56    677s] Design Boundary: (0.0000, 0.0000) (1500.0000, 1500.0000)
[12/06 11:41:56    677s] Error Limit = 1000; Warning Limit = 50
[12/06 11:41:56    677s] Check all nets
[12/06 11:41:57    677s] **WARN: (IMPVFC-97):	IO pin clk of net clk has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 11:41:57    677s] **WARN: (IMPVFC-97):	IO pin rst of net rst has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 11:41:57    677s] **WARN: (IMPVFC-97):	IO pin out_v of net out_v has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 11:41:57    677s] **WARN: (IMPVFC-97):	IO pin out[31] of net out[31] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 11:41:57    677s] **WARN: (IMPVFC-97):	IO pin out[30] of net out[30] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 11:41:57    677s] **WARN: (IMPVFC-97):	IO pin out[29] of net out[29] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 11:41:57    677s] **WARN: (IMPVFC-97):	IO pin out[28] of net out[28] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 11:41:57    677s] **WARN: (IMPVFC-97):	IO pin out[27] of net out[27] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 11:41:57    677s] **WARN: (IMPVFC-97):	IO pin out[26] of net out[26] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 11:41:57    677s] **WARN: (IMPVFC-97):	IO pin out[25] of net out[25] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 11:41:57    677s] **WARN: (IMPVFC-97):	IO pin out[24] of net out[24] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 11:41:57    677s] **WARN: (IMPVFC-97):	IO pin out[23] of net out[23] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 11:41:57    677s] **WARN: (IMPVFC-97):	IO pin out[22] of net out[22] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 11:41:57    677s] **WARN: (IMPVFC-97):	IO pin out[21] of net out[21] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 11:41:57    677s] **WARN: (IMPVFC-97):	IO pin out[20] of net out[20] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 11:41:57    677s] **WARN: (IMPVFC-97):	IO pin out[19] of net out[19] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 11:41:57    677s] **WARN: (IMPVFC-97):	IO pin out[18] of net out[18] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 11:41:57    677s] **WARN: (IMPVFC-97):	IO pin out[17] of net out[17] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 11:41:57    677s] **WARN: (IMPVFC-97):	IO pin out[16] of net out[16] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 11:41:57    677s] **WARN: (IMPVFC-97):	IO pin out[15] of net out[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 11:41:57    677s] **WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
[12/06 11:41:57    677s] To increase the message display limit, refer to the product command reference manual.
[12/06 11:41:57    677s] **** 11:41:57 **** Processed 5000 nets.
[12/06 11:41:57    678s] **** 11:41:57 **** Processed 10000 nets.
[12/06 11:41:57    678s] *** 11:41:57 *** Building data for Net VDD
[12/06 11:41:57    678s] *** 11:41:57 *** Building data for Net VDD
[12/06 11:42:01    681s] Net VDD: has an unconnected terminal.
[12/06 11:42:01    681s] **WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
[12/06 11:42:01    681s] Type 'man IMPVFC-3' for more detail.
[12/06 11:42:01    681s] 
[12/06 11:42:01    681s] Begin Summary 
[12/06 11:42:01    681s]     1000 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[12/06 11:42:01    681s]     1000 total info(s) created.
[12/06 11:42:01    681s] End Summary
[12/06 11:42:01    681s] 
[12/06 11:42:01    681s] End Time: Fri Dec  6 11:42:01 2024
[12/06 11:42:01    681s] Time Elapsed: 0:00:05.0
[12/06 11:42:01    681s] 
[12/06 11:42:01    681s] ******** End: VERIFY CONNECTIVITY ********
[12/06 11:42:01    681s]   Verification Complete : 1000 Viols.  0 Wrngs.
[12/06 11:42:01    681s]   (CPU Time: 0:00:04.2  MEM: 367.680M)
[12/06 11:42:01    681s] 
[12/06 11:42:01    681s] <CMD> verify_drc
[12/06 11:42:01    681s] #-check_same_via_cell true               # bool, default=false, user setting
[12/06 11:42:01    681s]  *** Starting Verify DRC (MEM: 3577.3) ***
[12/06 11:42:01    681s] 
[12/06 11:42:01    681s]   VERIFY DRC ...... Starting Verification
[12/06 11:42:01    681s]   VERIFY DRC ...... Initializing
[12/06 11:42:01    681s]   VERIFY DRC ...... Deleting Existing Violations
[12/06 11:42:01    681s]   VERIFY DRC ...... Creating Sub-Areas
[12/06 11:42:01    681s]   VERIFY DRC ...... Using new threading
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 83.520 83.520} 1 of 324
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area: {83.520 0.000 167.040 83.520} 2 of 324
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area: {167.040 0.000 250.560 83.520} 3 of 324
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area: {250.560 0.000 334.080 83.520} 4 of 324
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area: {334.080 0.000 417.600 83.520} 5 of 324
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area: {417.600 0.000 501.120 83.520} 6 of 324
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area: {501.120 0.000 584.640 83.520} 7 of 324
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area: {584.640 0.000 668.160 83.520} 8 of 324
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area: {668.160 0.000 751.680 83.520} 9 of 324
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area: {751.680 0.000 835.200 83.520} 10 of 324
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area: {835.200 0.000 918.720 83.520} 11 of 324
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area: {918.720 0.000 1002.240 83.520} 12 of 324
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area: {1002.240 0.000 1085.760 83.520} 13 of 324
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area: {1085.760 0.000 1169.280 83.520} 14 of 324
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area: {1169.280 0.000 1252.800 83.520} 15 of 324
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area: {1252.800 0.000 1336.320 83.520} 16 of 324
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area: {1336.320 0.000 1419.840 83.520} 17 of 324
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area: {1419.840 0.000 1500.000 83.520} 18 of 324
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/06 11:42:01    682s]   VERIFY DRC ...... Sub-Area: {0.000 83.520 83.520 167.040} 19 of 324
[12/06 11:42:02    682s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/06 11:42:02    682s]   VERIFY DRC ...... Sub-Area: {83.520 83.520 167.040 167.040} 20 of 324
[12/06 11:42:02    682s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/06 11:42:02    682s]   VERIFY DRC ...... Sub-Area: {167.040 83.520 250.560 167.040} 21 of 324
[12/06 11:42:02    682s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/06 11:42:02    682s]   VERIFY DRC ...... Sub-Area: {250.560 83.520 334.080 167.040} 22 of 324
[12/06 11:42:02    682s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/06 11:42:02    682s]   VERIFY DRC ...... Sub-Area: {334.080 83.520 417.600 167.040} 23 of 324
[12/06 11:42:02    682s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/06 11:42:02    682s]   VERIFY DRC ...... Sub-Area: {417.600 83.520 501.120 167.040} 24 of 324
[12/06 11:42:02    682s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/06 11:42:02    682s]   VERIFY DRC ...... Sub-Area: {501.120 83.520 584.640 167.040} 25 of 324
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area: {584.640 83.520 668.160 167.040} 26 of 324
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area: {668.160 83.520 751.680 167.040} 27 of 324
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area: {751.680 83.520 835.200 167.040} 28 of 324
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area: {835.200 83.520 918.720 167.040} 29 of 324
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area: {918.720 83.520 1002.240 167.040} 30 of 324
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area: {1002.240 83.520 1085.760 167.040} 31 of 324
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area: {1085.760 83.520 1169.280 167.040} 32 of 324
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area: {1169.280 83.520 1252.800 167.040} 33 of 324
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area: {1252.800 83.520 1336.320 167.040} 34 of 324
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area: {1336.320 83.520 1419.840 167.040} 35 of 324
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area: {1419.840 83.520 1500.000 167.040} 36 of 324
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area: {0.000 167.040 83.520 250.560} 37 of 324
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area: {83.520 167.040 167.040 250.560} 38 of 324
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area: {167.040 167.040 250.560 250.560} 39 of 324
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area : 39 complete 347 Viols.
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area: {250.560 167.040 334.080 250.560} 40 of 324
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area : 40 complete 652 Viols.
[12/06 11:42:02    683s]   VERIFY DRC ...... Sub-Area: {334.080 167.040 417.600 250.560} 41 of 324
[12/06 11:42:03    683s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[12/06 11:42:03    683s] 
[12/06 11:42:03    683s]   Verification Complete : 1000 Viols.
[12/06 11:42:03    683s] 
[12/06 11:42:03    683s]  Violation Summary By Layer and Type:
[12/06 11:42:03    683s] 
[12/06 11:42:03    683s] 	          Short   MinCut   MetSpc   CutSpc   CShort   EOLSpc   Totals
[12/06 11:42:03    683s] 	M1          708      158       30        0        0        0      896
[12/06 11:42:03    683s] 	VIA1          0        0        0       23        8        0       31
[12/06 11:42:03    683s] 	M2           49       22        1        0        0        1       73
[12/06 11:42:03    683s] 	Totals      757      180       31       23        8        1     1000
[12/06 11:42:03    683s] 
[12/06 11:42:03    683s]  *** End Verify DRC (CPU: 0:00:01.9  ELAPSED TIME: 2.00  MEM: 256.1M) ***
[12/06 11:42:03    683s] 
[12/06 11:42:03    683s] <CMD> saveNetlist asic-post-par.torus.32.v
[12/06 11:42:03    683s] Writing Netlist "asic-post-par.torus.32.v" ...
[12/06 11:42:03    683s] <CMD> extractRC
[12/06 11:42:03    683s] Extraction called for design 'torus_D_W32' of instances=1513092 and nets=11337 using extraction engine 'preRoute' .
[12/06 11:42:03    683s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 11:42:03    683s] Type 'man IMPEXT-3530' for more detail.
[12/06 11:42:03    683s] PreRoute RC Extraction called for design torus_D_W32.
[12/06 11:42:03    683s] RC Extraction called in multi-corner(1) mode.
[12/06 11:42:03    683s] RCMode: PreRoute
[12/06 11:42:03    683s]       RC Corner Indexes            0   
[12/06 11:42:03    683s] Capacitance Scaling Factor   : 1.00000 
[12/06 11:42:03    683s] Resistance Scaling Factor    : 1.00000 
[12/06 11:42:03    683s] Clock Cap. Scaling Factor    : 1.00000 
[12/06 11:42:03    683s] Clock Res. Scaling Factor    : 1.00000 
[12/06 11:42:03    683s] Shrink Factor                : 1.00000
[12/06 11:42:03    683s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 11:42:03    683s] Using capacitance table file ...
[12/06 11:42:03    683s] 
[12/06 11:42:03    683s] Trim Metal Layers:
[12/06 11:42:03    684s] LayerId::1 widthSet size::4
[12/06 11:42:03    684s] LayerId::2 widthSet size::4
[12/06 11:42:03    684s] LayerId::3 widthSet size::4
[12/06 11:42:03    684s] LayerId::4 widthSet size::4
[12/06 11:42:03    684s] LayerId::5 widthSet size::4
[12/06 11:42:03    684s] LayerId::6 widthSet size::4
[12/06 11:42:03    684s] LayerId::7 widthSet size::4
[12/06 11:42:03    684s] LayerId::8 widthSet size::4
[12/06 11:42:03    684s] LayerId::9 widthSet size::4
[12/06 11:42:03    684s] LayerId::10 widthSet size::2
[12/06 11:42:03    684s] Updating RC grid for preRoute extraction ...
[12/06 11:42:03    684s] eee: pegSigSF::1.070000
[12/06 11:42:03    684s] Initializing multi-corner capacitance tables ... 
[12/06 11:42:03    684s] Initializing multi-corner resistance tables ...
[12/06 11:42:03    684s] eee: l::1 avDens::0.111547 usedTrk::70836.826970 availTrk::635040.000000 sigTrk::70836.826970
[12/06 11:42:03    684s] eee: l::2 avDens::0.033090 usedTrk::4544.555282 availTrk::137340.000000 sigTrk::4544.555282
[12/06 11:42:03    684s] eee: l::3 avDens::0.045895 usedTrk::7162.411116 availTrk::156060.000000 sigTrk::7162.411116
[12/06 11:42:03    684s] eee: l::4 avDens::0.028135 usedTrk::3909.622225 availTrk::138960.000000 sigTrk::3909.622225
[12/06 11:42:03    684s] eee: l::5 avDens::0.001856 usedTrk::1178.855594 availTrk::635040.000000 sigTrk::1178.855594
[12/06 11:42:03    684s] eee: l::6 avDens::0.001862 usedTrk::1182.477816 availTrk::635040.000000 sigTrk::1182.477816
[12/06 11:42:03    684s] eee: l::7 avDens::0.064140 usedTrk::14073.644457 availTrk::219420.000000 sigTrk::14073.644457
[12/06 11:42:03    684s] eee: l::8 avDens::0.293453 usedTrk::20540.955565 availTrk::69997.500000 sigTrk::20540.955565
[12/06 11:42:03    684s] eee: l::9 avDens::0.051863 usedTrk::1141.244445 availTrk::22005.000000 sigTrk::1141.244445
[12/06 11:42:03    684s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 11:42:03    684s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 11:42:03    684s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.361473 uaWl=0.285504 uaWlH=0.062176 aWlH=0.704131 lMod=0 pMax=0.808300 pMod=83 wcR=0.693800 newSi=0.233000 wHLS=3.256836 siPrev=0 viaL=0.000000 crit=1.014890 shortMod=5.074452 fMod=0.253723 
[12/06 11:42:03    684s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 3358.391M)
[12/06 11:42:03    684s] <CMD> write_sdf post-par.sdf -interconn all -setuphold split
[12/06 11:42:03    684s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[12/06 11:42:03    684s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/06 11:42:03    684s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[12/06 11:42:03    684s] AAE DB initialization (MEM=3367.4 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/06 11:42:03    684s] #################################################################################
[12/06 11:42:03    684s] # Design Stage: PostRoute
[12/06 11:42:03    684s] # Design Name: torus_D_W32
[12/06 11:42:03    684s] # Design Mode: 90nm
[12/06 11:42:03    684s] # Analysis Mode: MMMC Non-OCV 
[12/06 11:42:03    684s] # Parasitics Mode: No SPEF/RCDB 
[12/06 11:42:03    684s] # Signoff Settings: SI Off 
[12/06 11:42:03    684s] #################################################################################
[12/06 11:42:04    685s] Topological Sorting (REAL = 0:00:00.0, MEM = 3391.3M, InitMEM = 3391.3M)
[12/06 11:42:04    685s] Start delay calculation (fullDC) (1 T). (MEM=3391.27)
[12/06 11:42:04    685s] siFlow : Timing analysis mode is single, using late cdB files
[12/06 11:42:04    685s] Start AAE Lib Loading. (MEM=3398.04)
[12/06 11:42:04    685s] End AAE Lib Loading. (MEM=3426.66 CPU=0:00:00.1 Real=0:00:00.0)
[12/06 11:42:04    685s] End AAE Lib Interpolated Model. (MEM=3426.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 11:42:05    686s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:42:05    686s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:42:05    686s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:42:05    686s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:42:05    686s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:42:05    686s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:42:05    686s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:42:05    686s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:42:05    686s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:42:05    686s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:42:05    686s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:42:05    686s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:42:06    687s] Total number of fetched objects 11223
[12/06 11:42:07    687s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[12/06 11:42:07    687s] End delay calculation. (MEM=3544.63 CPU=0:00:01.9 REAL=0:00:02.0)
[12/06 11:42:07    687s] End delay calculation (fullDC). (MEM=3544.63 CPU=0:00:02.5 REAL=0:00:03.0)
[12/06 11:42:07    687s] *** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 3544.6M) ***
[12/06 11:42:07    688s] <CMD> streamOut post-par.torus.32.gds -merge {/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds torus_xbar_1b.gds low_swing_tx.gds low_swing_rx.gds}
[12/06 11:42:07    688s] Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has version number: 5
[12/06 11:42:07    688s] Merge file: torus_xbar_1b.gds has version number: 5
[12/06 11:42:07    688s] Merge file: low_swing_tx.gds has version number: 5
[12/06 11:42:07    688s] Merge file: low_swing_rx.gds has version number: 5
[12/06 11:42:07    688s] Parse flat map file...
[12/06 11:42:07    688s] Writing GDSII file ...
[12/06 11:42:07    688s] 	****** db unit per micron = 2000 ******
[12/06 11:42:07    688s] 	****** output gds2 file unit per micron = 2000 ******
[12/06 11:42:07    688s] 	****** unit scaling factor = 1 ******
[12/06 11:42:07    688s] Output for instance
[12/06 11:42:10    691s] Output for bump
[12/06 11:42:10    691s] Output for physical terminals
[12/06 11:42:10    691s] Output for logical terminals
[12/06 11:42:10    691s] Output for regular nets
[12/06 11:42:10    691s] Output for special nets and metal fills
[12/06 11:42:11    691s] Output for via structure generation total number 56
[12/06 11:42:11    691s] Statistics for GDS generated (version 5)
[12/06 11:42:11    691s] ----------------------------------------
[12/06 11:42:11    691s] Stream Out Layer Mapping Information:
[12/06 11:42:11    691s] GDS Layer Number          GDS Layer Name
[12/06 11:42:11    691s] ----------------------------------------
[12/06 11:42:11    691s]     212                             COMP
[12/06 11:42:11    691s]     213                          DIEAREA
[12/06 11:42:11    691s]     202                               AP
[12/06 11:42:11    691s]     200                               AP
[12/06 11:42:11    691s]     199                               AP
[12/06 11:42:11    691s]     198                               AP
[12/06 11:42:11    691s]     197                               AP
[12/06 11:42:11    691s]     196                               RV
[12/06 11:42:11    691s]     195                               RV
[12/06 11:42:11    691s]     191                               RV
[12/06 11:42:11    691s]     181                               M9
[12/06 11:42:11    691s]     179                               M9
[12/06 11:42:11    691s]     178                               M9
[12/06 11:42:11    691s]     177                               M9
[12/06 11:42:11    691s]     176                               M9
[12/06 11:42:11    691s]     175                             VIA8
[12/06 11:42:11    691s]     174                             VIA8
[12/06 11:42:11    691s]     170                             VIA8
[12/06 11:42:11    691s]     160                               M8
[12/06 11:42:11    691s]     158                               M8
[12/06 11:42:11    691s]     157                               M8
[12/06 11:42:11    691s]     156                               M8
[12/06 11:42:11    691s]     155                               M8
[12/06 11:42:11    691s]     154                             VIA7
[12/06 11:42:11    691s]     153                             VIA7
[12/06 11:42:11    691s]     149                             VIA7
[12/06 11:42:11    691s]     139                               M7
[12/06 11:42:11    691s]     137                               M7
[12/06 11:42:11    691s]     136                               M7
[12/06 11:42:11    691s]     135                               M7
[12/06 11:42:11    691s]     134                               M7
[12/06 11:42:11    691s]     133                             VIA6
[12/06 11:42:11    691s]     132                             VIA6
[12/06 11:42:11    691s]     131                             VIA6
[12/06 11:42:11    691s]     130                             VIA6
[12/06 11:42:11    691s]     129                             VIA6
[12/06 11:42:11    691s]     128                             VIA6
[12/06 11:42:11    691s]     127                             VIA6
[12/06 11:42:11    691s]     122                               M6
[12/06 11:42:11    691s]     121                               M6
[12/06 11:42:11    691s]     120                               M6
[12/06 11:42:11    691s]     119                               M6
[12/06 11:42:11    691s]     118                               M6
[12/06 11:42:11    691s]     53                                M3
[12/06 11:42:11    691s]     52                                M3
[12/06 11:42:11    691s]     185                               M9
[12/06 11:42:11    691s]     48                              VIA2
[12/06 11:42:11    691s]     29                                M2
[12/06 11:42:11    691s]     180                               M9
[12/06 11:42:11    691s]     47                              VIA2
[12/06 11:42:11    691s]     182                               M9
[12/06 11:42:11    691s]     44                              VIA2
[12/06 11:42:11    691s]     43                              VIA2
[12/06 11:42:11    691s]     172                             VIA8
[12/06 11:42:11    691s]     38                                M2
[12/06 11:42:11    691s]     95                                M5
[12/06 11:42:11    691s]     36                                M2
[12/06 11:42:11    691s]     93                                M5
[12/06 11:42:11    691s]     112                             VIA5
[12/06 11:42:11    691s]     194                               RV
[12/06 11:42:11    691s]     55                                M3
[12/06 11:42:11    691s]     113                               M6
[12/06 11:42:11    691s]     32                                M2
[12/06 11:42:11    691s]     54                                M3
[12/06 11:42:11    691s]     31                                M2
[12/06 11:42:11    691s]     107                             VIA5
[12/06 11:42:11    691s]     30                                M2
[12/06 11:42:11    691s]     49                              VIA2
[12/06 11:42:11    691s]     106                             VIA5
[12/06 11:42:11    691s]     33                                M2
[12/06 11:42:11    691s]     109                             VIA5
[12/06 11:42:11    691s]     10                                M1
[12/06 11:42:11    691s]     86                              VIA4
[12/06 11:42:11    691s]     50                                M3
[12/06 11:42:11    691s]     206                               AP
[12/06 11:42:11    691s]     69                              VIA3
[12/06 11:42:11    691s]     143                               M7
[12/06 11:42:11    691s]     6                                 CO
[12/06 11:42:11    691s]     169                             VIA8
[12/06 11:42:11    691s]     35                                M2
[12/06 11:42:11    691s]     8                                 M1
[12/06 11:42:11    691s]     164                               M8
[12/06 11:42:11    691s]     27                              VIA1
[12/06 11:42:11    691s]     141                               M7
[12/06 11:42:11    691s]     3                                 CO
[12/06 11:42:11    691s]     51                                M3
[12/06 11:42:11    691s]     70                              VIA3
[12/06 11:42:11    691s]     7                                 CO
[12/06 11:42:11    691s]     64                              VIA3
[12/06 11:42:11    691s]     173                             VIA8
[12/06 11:42:11    691s]     34                                M2
[12/06 11:42:11    691s]     92                                M5
[12/06 11:42:11    691s]     111                             VIA5
[12/06 11:42:11    691s]     11                                M1
[12/06 11:42:11    691s]     142                               M7
[12/06 11:42:11    691s]     4                                 CO
[12/06 11:42:11    691s]     9                                 M1
[12/06 11:42:11    691s]     28                              VIA1
[12/06 11:42:11    691s]     85                              VIA4
[12/06 11:42:11    691s]     138                               M7
[12/06 11:42:11    691s]     5                                 CO
[12/06 11:42:11    691s]     12                                M1
[12/06 11:42:11    691s]     88                              VIA4
[12/06 11:42:11    691s]     183                               M9
[12/06 11:42:11    691s]     45                              VIA2
[12/06 11:42:11    691s]     22                              VIA1
[12/06 11:42:11    691s]     152                             VIA7
[12/06 11:42:11    691s]     13                                M1
[12/06 11:42:11    691s]     71                                M4
[12/06 11:42:11    691s]     90                              VIA4
[12/06 11:42:11    691s]     184                               M9
[12/06 11:42:11    691s]     46                              VIA2
[12/06 11:42:11    691s]     161                               M8
[12/06 11:42:11    691s]     23                              VIA1
[12/06 11:42:11    691s]     171                             VIA8
[12/06 11:42:11    691s]     37                                M2
[12/06 11:42:11    691s]     94                                M5
[12/06 11:42:11    691s]     148                             VIA7
[12/06 11:42:11    691s]     14                                M1
[12/06 11:42:11    691s]     15                                M1
[12/06 11:42:11    691s]     72                                M4
[12/06 11:42:11    691s]     91                              VIA4
[12/06 11:42:11    691s]     150                             VIA7
[12/06 11:42:11    691s]     16                                M1
[12/06 11:42:11    691s]     73                                M4
[12/06 11:42:11    691s]     159                               M8
[12/06 11:42:11    691s]     26                              VIA1
[12/06 11:42:11    691s]     151                             VIA7
[12/06 11:42:11    691s]     17                                M1
[12/06 11:42:11    691s]     74                                M4
[12/06 11:42:11    691s]     1                                 CO
[12/06 11:42:11    691s]     162                               M8
[12/06 11:42:11    691s]     24                              VIA1
[12/06 11:42:11    691s]     140                               M7
[12/06 11:42:11    691s]     2                                 CO
[12/06 11:42:11    691s]     163                               M8
[12/06 11:42:11    691s]     25                              VIA1
[12/06 11:42:11    691s]     190                               RV
[12/06 11:42:11    691s]     56                                M3
[12/06 11:42:11    691s]     57                                M3
[12/06 11:42:11    691s]     114                               M6
[12/06 11:42:11    691s]     192                               RV
[12/06 11:42:11    691s]     58                                M3
[12/06 11:42:11    691s]     115                               M6
[12/06 11:42:11    691s]     193                               RV
[12/06 11:42:11    691s]     59                                M3
[12/06 11:42:11    691s]     116                               M6
[12/06 11:42:11    691s]     203                               AP
[12/06 11:42:11    691s]     65                              VIA3
[12/06 11:42:11    691s]     204                               AP
[12/06 11:42:11    691s]     66                              VIA3
[12/06 11:42:11    691s]     205                               AP
[12/06 11:42:11    691s]     67                              VIA3
[12/06 11:42:11    691s]     201                               AP
[12/06 11:42:11    691s]     68                              VIA3
[12/06 11:42:11    691s]     75                                M4
[12/06 11:42:11    691s]     76                                M4
[12/06 11:42:11    691s]     77                                M4
[12/06 11:42:11    691s]     78                                M4
[12/06 11:42:11    691s]     79                                M4
[12/06 11:42:11    691s]     80                                M4
[12/06 11:42:11    691s]     87                              VIA4
[12/06 11:42:11    691s]     89                              VIA4
[12/06 11:42:11    691s]     96                                M5
[12/06 11:42:11    691s]     97                                M5
[12/06 11:42:11    691s]     98                                M5
[12/06 11:42:11    691s]     99                                M5
[12/06 11:42:11    691s]     100                               M5
[12/06 11:42:11    691s]     101                               M5
[12/06 11:42:11    691s]     108                             VIA5
[12/06 11:42:11    691s]     110                             VIA5
[12/06 11:42:11    691s]     117                               M6
[12/06 11:42:11    691s]     210                               AP
[12/06 11:42:11    691s]     209                               AP
[12/06 11:42:11    691s]     208                               AP
[12/06 11:42:11    691s]     207                               AP
[12/06 11:42:11    691s]     189                               M9
[12/06 11:42:11    691s]     188                               M9
[12/06 11:42:11    691s]     187                               M9
[12/06 11:42:11    691s]     186                               M9
[12/06 11:42:11    691s]     168                               M8
[12/06 11:42:11    691s]     167                               M8
[12/06 11:42:11    691s]     166                               M8
[12/06 11:42:11    691s]     165                               M8
[12/06 11:42:11    691s]     147                               M7
[12/06 11:42:11    691s]     146                               M7
[12/06 11:42:11    691s]     145                               M7
[12/06 11:42:11    691s]     144                               M7
[12/06 11:42:11    691s]     63                                M3
[12/06 11:42:11    691s]     62                                M3
[12/06 11:42:11    691s]     39                                M2
[12/06 11:42:11    691s]     105                               M5
[12/06 11:42:11    691s]     103                               M5
[12/06 11:42:11    691s]     123                               M6
[12/06 11:42:11    691s]     42                                M2
[12/06 11:42:11    691s]     41                                M2
[12/06 11:42:11    691s]     40                                M2
[12/06 11:42:11    691s]     20                                M1
[12/06 11:42:11    691s]     60                                M3
[12/06 11:42:11    691s]     18                                M1
[12/06 11:42:11    691s]     61                                M3
[12/06 11:42:11    691s]     102                               M5
[12/06 11:42:11    691s]     21                                M1
[12/06 11:42:11    691s]     19                                M1
[12/06 11:42:11    691s]     81                                M4
[12/06 11:42:11    691s]     104                               M5
[12/06 11:42:11    691s]     82                                M4
[12/06 11:42:11    691s]     83                                M4
[12/06 11:42:11    691s]     84                                M4
[12/06 11:42:11    691s]     124                               M6
[12/06 11:42:11    691s]     125                               M6
[12/06 11:42:11    691s]     126                               M6
[12/06 11:42:11    691s] 
[12/06 11:42:11    691s] 
[12/06 11:42:11    691s] Stream Out Information Processed for GDS version 5:
[12/06 11:42:11    691s] Units: 2000 DBU
[12/06 11:42:11    691s] 
[12/06 11:42:11    691s] Object                             Count
[12/06 11:42:11    691s] ----------------------------------------
[12/06 11:42:11    691s] Instances                        1513092
[12/06 11:42:11    691s] 
[12/06 11:42:11    691s] Ports/Pins                             0
[12/06 11:42:11    691s] 
[12/06 11:42:11    691s] Nets                              138999
[12/06 11:42:11    691s]     metal layer M1                  8169
[12/06 11:42:11    691s]     metal layer M2                 55420
[12/06 11:42:11    691s]     metal layer M3                 34023
[12/06 11:42:11    691s]     metal layer M4                 13766
[12/06 11:42:11    691s]     metal layer M5                  4935
[12/06 11:42:11    691s]     metal layer M6                  3182
[12/06 11:42:11    691s]     metal layer M7                  9106
[12/06 11:42:11    691s]     metal layer M8                  9092
[12/06 11:42:11    691s]     metal layer M9                  1306
[12/06 11:42:11    691s] 
[12/06 11:42:11    691s]     Via Instances                  89482
[12/06 11:42:11    691s] 
[12/06 11:42:11    691s] Special Nets                        2032
[12/06 11:42:11    691s]     metal layer M1                   832
[12/06 11:42:11    691s]     metal layer M5                   600
[12/06 11:42:11    691s]     metal layer M6                   600
[12/06 11:42:11    691s] 
[12/06 11:42:11    691s]     Via Instances                1173874
[12/06 11:42:11    691s] 
[12/06 11:42:11    691s] Metal Fills                            0
[12/06 11:42:11    691s] 
[12/06 11:42:11    691s]     Via Instances                      0
[12/06 11:42:11    691s] 
[12/06 11:42:11    691s] Metal FillOPCs                         0
[12/06 11:42:11    691s] 
[12/06 11:42:11    691s]     Via Instances                      0
[12/06 11:42:11    691s] 
[12/06 11:42:11    691s] Metal FillDRCs                         0
[12/06 11:42:11    691s] 
[12/06 11:42:11    691s]     Via Instances                      0
[12/06 11:42:11    691s] 
[12/06 11:42:11    691s] Text                               11227
[12/06 11:42:11    691s]     metal layer M1                  1564
[12/06 11:42:11    691s]     metal layer M2                  5749
[12/06 11:42:11    691s]     metal layer M3                  1982
[12/06 11:42:11    691s]     metal layer M4                   633
[12/06 11:42:11    691s]     metal layer M5                    93
[12/06 11:42:11    691s]     metal layer M6                    51
[12/06 11:42:11    691s]     metal layer M7                   545
[12/06 11:42:11    691s]     metal layer M8                   561
[12/06 11:42:11    691s]     metal layer M9                    49
[12/06 11:42:11    691s] 
[12/06 11:42:11    691s] 
[12/06 11:42:11    691s] Blockages                              0
[12/06 11:42:11    691s] 
[12/06 11:42:11    691s] 
[12/06 11:42:11    691s] Custom Text                            0
[12/06 11:42:11    691s] 
[12/06 11:42:11    691s] 
[12/06 11:42:11    691s] Custom Box                             0
[12/06 11:42:11    691s] 
[12/06 11:42:11    691s] Trim Metal                             0
[12/06 11:42:11    691s] 
[12/06 11:42:11    691s] Scanning GDS file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds to register cell name ......
[12/06 11:42:11    692s] Scanning GDS file torus_xbar_1b.gds to register cell name ......
[12/06 11:42:11    692s] Scanning GDS file low_swing_tx.gds to register cell name ......
[12/06 11:42:11    692s] Scanning GDS file low_swing_rx.gds to register cell name ......
[12/06 11:42:11    692s] Merging GDS file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds ......
[12/06 11:42:11    692s] 	****** Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has version number: 5.
[12/06 11:42:11    692s] 	****** Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has units: 1000 per micron.
[12/06 11:42:11    692s] 	****** unit scaling factor = 2 ******
[12/06 11:42:11    692s] Merging GDS file torus_xbar_1b.gds ......
[12/06 11:42:11    692s] 	****** Merge file: torus_xbar_1b.gds has version number: 5.
[12/06 11:42:11    692s] 	****** Merge file: torus_xbar_1b.gds has units: 1000 per micron.
[12/06 11:42:11    692s] 	****** unit scaling factor = 2 ******
[12/06 11:42:11    692s] Merging GDS file low_swing_tx.gds ......
[12/06 11:42:11    692s] 	****** Merge file: low_swing_tx.gds has version number: 5.
[12/06 11:42:11    692s] 	****** Merge file: low_swing_tx.gds has units: 1000 per micron.
[12/06 11:42:11    692s] 	****** unit scaling factor = 2 ******
[12/06 11:42:11    692s] Merging GDS file low_swing_rx.gds ......
[12/06 11:42:11    692s] 	****** Merge file: low_swing_rx.gds has version number: 5.
[12/06 11:42:11    692s] 	****** Merge file: low_swing_rx.gds has units: 1000 per micron.
[12/06 11:42:11    692s] 	****** unit scaling factor = 2 ******
[12/06 11:42:11    692s] ######Streamout is finished!
[12/06 11:42:11    692s] <CMD> report_timing > asic-post-par-timing.$asictop.$datawidth.rpt
[12/06 11:42:11    692s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/06 11:42:11    692s] #################################################################################
[12/06 11:42:11    692s] # Design Stage: PostRoute
[12/06 11:42:11    692s] # Design Name: torus_D_W32
[12/06 11:42:11    692s] # Design Mode: 90nm
[12/06 11:42:11    692s] # Analysis Mode: MMMC Non-OCV 
[12/06 11:42:11    692s] # Parasitics Mode: No SPEF/RCDB 
[12/06 11:42:11    692s] # Signoff Settings: SI Off 
[12/06 11:42:11    692s] #################################################################################
[12/06 11:42:12    693s] Calculate delays in Single mode...
[12/06 11:42:12    693s] Topological Sorting (REAL = 0:00:00.0, MEM = 3529.9M, InitMEM = 3529.9M)
[12/06 11:42:12    693s] Start delay calculation (fullDC) (1 T). (MEM=3529.86)
[12/06 11:42:12    693s] End AAE Lib Interpolated Model. (MEM=3539.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 11:42:13    693s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:42:13    693s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:42:13    693s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:42:13    693s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:42:13    693s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:42:13    693s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:42:13    693s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:42:13    693s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:42:13    693s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:42:13    693s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:42:13    693s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:42:13    693s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 11:42:14    694s] Total number of fetched objects 11223
[12/06 11:42:14    695s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/06 11:42:14    695s] End delay calculation. (MEM=3558.73 CPU=0:00:01.4 REAL=0:00:01.0)
[12/06 11:42:14    695s] End delay calculation (fullDC). (MEM=3558.73 CPU=0:00:01.8 REAL=0:00:02.0)
[12/06 11:42:14    695s] *** CDM Built up (cpu=0:00:02.6  real=0:00:03.0  mem= 3558.7M) ***
[12/06 11:42:14    695s] <CMD> report_area > asic-post-par-area.torus.32.rpt
[12/06 11:42:17    698s] <CMD> report_power -hierarchy all > asic-post-par-power.torus.32.rpt
[12/06 11:42:17    698s] env CDS_WORKAREA is set to /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell
[12/06 11:42:18    698s] 
[12/06 11:42:18    698s] Power Net Detected:
[12/06 11:42:18    698s]         Voltage	    Name
[12/06 11:42:18    698s]              0V	    VSS
[12/06 11:42:18    698s]            0.9V	    VDD
[12/06 11:42:18    698s] 
[12/06 11:42:18    698s] Begin Power Analysis
[12/06 11:42:18    698s] 
[12/06 11:42:18    698s]              0V	    VSS
[12/06 11:42:18    698s]            0.9V	    VDD
[12/06 11:42:18    698s] Begin Processing Timing Library for Power Calculation
[12/06 11:42:18    698s] 
[12/06 11:42:18    698s] Begin Processing Timing Library for Power Calculation
[12/06 11:42:18    698s] 
[12/06 11:42:18    698s] 
[12/06 11:42:18    698s] 
[12/06 11:42:18    698s] Begin Processing Power Net/Grid for Power Calculation
[12/06 11:42:18    698s] 
[12/06 11:42:18    698s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3152.16MB/4918.01MB/3152.16MB)
[12/06 11:42:18    698s] 
[12/06 11:42:18    698s] Begin Processing Timing Window Data for Power Calculation
[12/06 11:42:18    698s] 
[12/06 11:42:18    698s] ideal_clock(166.667MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3152.89MB/4918.01MB/3152.89MB)
[12/06 11:42:18    699s] 
[12/06 11:42:18    699s] Begin Processing User Attributes
[12/06 11:42:18    699s] 
[12/06 11:42:18    699s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3152.89MB/4918.01MB/3152.89MB)
[12/06 11:42:18    699s] 
[12/06 11:42:18    699s] Begin Processing Signal Activity
[12/06 11:42:18    699s] 
[12/06 11:42:19    699s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3153.38MB/4918.01MB/3153.38MB)
[12/06 11:42:19    699s] 
[12/06 11:42:19    699s] Begin Power Computation
[12/06 11:42:19    699s] 
[12/06 11:42:19    699s]       ----------------------------------------------------------
[12/06 11:42:19    699s]       # of cell(s) missing both power/leakage table: 0
[12/06 11:42:19    699s]       # of cell(s) missing power table: 1
[12/06 11:42:19    699s]       # of cell(s) missing leakage table: 0
[12/06 11:42:19    699s]       ----------------------------------------------------------
[12/06 11:42:19    699s] CellName                                  Missing Table(s)
[12/06 11:42:19    699s] TIEL                                      internal power, 
[12/06 11:42:19    699s] 
[12/06 11:42:19    699s] 
[12/06 11:42:20    700s]       # of MSMV cell(s) missing power_level: 0
[12/06 11:42:20    700s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3154.82MB/4926.02MB/3154.82MB)
[12/06 11:42:20    700s] 
[12/06 11:42:20    700s] Begin Processing User Attributes
[12/06 11:42:20    700s] 
[12/06 11:42:20    700s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3154.82MB/4926.02MB/3154.82MB)
[12/06 11:42:20    700s] 
[12/06 11:42:20    700s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3154.82MB/4926.02MB/3154.82MB)
[12/06 11:42:20    700s] 
[12/06 11:42:20    700s] *



[12/06 11:42:20    700s] Total Power
[12/06 11:42:20    700s] -----------------------------------------------------------------------------------------
[12/06 11:42:20    700s] Total Internal Power:        4.10079946 	   60.6462%
[12/06 11:42:20    700s] Total Switching Power:       2.33463836 	   34.5267%
[12/06 11:42:20    700s] Total Leakage Power:         0.32640507 	    4.8272%
[12/06 11:42:20    700s] Total Power:                 6.76184288
[12/06 11:42:20    700s] -----------------------------------------------------------------------------------------
[12/06 11:42:20    701s] Processing average sequential pin duty cycle 
[12/06 11:42:20    701s] 
[12/06 11:42:20    701s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/06 11:42:20    701s] Summary for sequential cells identification: 
[12/06 11:42:20    701s]   Identified SBFF number: 199
[12/06 11:42:20    701s]   Identified MBFF number: 0
[12/06 11:42:20    701s]   Identified SB Latch number: 0
[12/06 11:42:20    701s]   Identified MB Latch number: 0
[12/06 11:42:20    701s]   Not identified SBFF number: 0
[12/06 11:42:20    701s]   Not identified MBFF number: 0
[12/06 11:42:20    701s]   Not identified SB Latch number: 0
[12/06 11:42:20    701s]   Not identified MB Latch number: 0
[12/06 11:42:20    701s]   Number of sequential cells which are not FFs: 104
[12/06 11:42:20    701s]  Visiting view : view_functional_wcl_slow
[12/06 11:42:20    701s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 11:42:20    701s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 11:42:20    701s]  Visiting view : view_functional_wcl_slow
[12/06 11:42:20    701s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 11:42:20    701s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 11:42:20    701s] TLC MultiMap info (StdDelay):
[12/06 11:42:20    701s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/06 11:42:20    701s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/06 11:42:20    701s]  Setting StdDelay to: 13.6ps
[12/06 11:42:20    701s] 
[12/06 11:42:20    701s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/06 11:42:20    701s] 
[12/06 11:42:20    701s] *** Memory Usage v#1 (Current mem = 3456.734M, initial mem = 486.906M) ***
[12/06 11:42:20    701s] 
[12/06 11:42:20    701s] *** Summary of all messages that are not suppressed in this session:
[12/06 11:42:20    701s] Severity  ID               Count  Summary                                  
[12/06 11:42:20    701s] WARNING   IMPLF-200           11  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/06 11:42:20    701s] WARNING   IMPLF-201            4  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/06 11:42:20    701s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/06 11:42:20    701s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[12/06 11:42:20    701s] WARNING   IMPEXT-3530          7  The process node is not set. Use the com...
[12/06 11:42:20    701s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/06 11:42:20    701s] WARNING   IMPESI-3014         36  The RC network is incomplete for net %s....
[12/06 11:42:20    701s] WARNING   IMPVFC-3             1  Verify Connectivity stopped: Number of e...
[12/06 11:42:20    701s] WARNING   IMPVFC-97           36  IO pin %s of net %s has not been assigne...
[12/06 11:42:20    701s] WARNING   IMPVFG-1103          1  VERIFY DRC did not complete:             
[12/06 11:42:20    701s] WARNING   IMPPP-532          117  ViaGen Warning: The top layer and bottom...
[12/06 11:42:20    701s] WARNING   IMPPP-4051           1  Failed to add rings, because the IO cell...
[12/06 11:42:20    701s] WARNING   IMPPP-220            1  The power planner does not create core r...
[12/06 11:42:20    701s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[12/06 11:42:20    701s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[12/06 11:42:20    701s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[12/06 11:42:20    701s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[12/06 11:42:20    701s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[12/06 11:42:20    701s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[12/06 11:42:20    701s] WARNING   IMPOPT-665          36  %s : Net has unplaced terms or is connec...
[12/06 11:42:20    701s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[12/06 11:42:20    701s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[12/06 11:42:20    701s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[12/06 11:42:20    701s] WARNING   IMPCCOPT-1127        2  The skew group %s has been identified as...
[12/06 11:42:20    701s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[12/06 11:42:20    701s] WARNING   IMPCCOPT-1007        7  Did not meet the max transition constrai...
[12/06 11:42:20    701s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[12/06 11:42:20    701s] WARNING   NRDB-629           576  NanoRoute cannot route PIN %s of INST %s...
[12/06 11:42:20    701s] WARNING   NRDB-733             1  %s %s in %s %s does not have a physical ...
[12/06 11:42:20    701s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[12/06 11:42:20    701s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[12/06 11:42:20    701s] WARNING   SDF-808              1  The software is currently operating in a...
[12/06 11:42:20    701s] WARNING   TECHLIB-302         30  No function defined for cell '%s'. The c...
[12/06 11:42:20    701s] WARNING   TECHLIB-606       3276  An inconsistency was found during interp...
[12/06 11:42:20    701s] ERROR     TECHLIB-1171        30  The attribute '%s' of group '%s' has one...
[12/06 11:42:20    701s] *** Message Summary: 4169 warning(s), 30 error(s)
[12/06 11:42:20    701s] 
[12/06 11:42:20    701s] --- Ending "Innovus" (totcpu=0:11:41, real=0:11:48, mem=3456.7M) ---
