Analysis & Synthesis report for ChipInterface
Tue Apr 12 13:47:22 2022
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Source assignments for agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated
 12. Source assignments for agc_ram:ram|altsyncram:altsyncram_component|altsyncram_rp92:auto_generated
 13. Parameter Settings for User Entity Instance: agc_rom_new:rom|altsyncram:altsyncram_component
 14. Parameter Settings for User Entity Instance: agc_ram:ram|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: Core:core|adder:Next_PC_Adder
 16. Parameter Settings for User Entity Instance: Core:core|register:PC_Register
 17. Parameter Settings for User Entity Instance: Core:core|mux:PC_Mux
 18. Parameter Settings for User Entity Instance: Core:core|decode:Decoder|register:rg1
 19. Parameter Settings for User Entity Instance: Core:core|decode:Decoder|register:rg2
 20. Parameter Settings for User Entity Instance: Core:core|decode:Decoder|register:rg3
 21. Parameter Settings for User Entity Instance: Core:core|mux:Index_mux
 22. Parameter Settings for User Entity Instance: Core:core|mux:ALU1_Mux
 23. Parameter Settings for User Entity Instance: Core:core|mux:ALU_2_Mux
 24. Parameter Settings for User Entity Instance: Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre
 25. Parameter Settings for User Entity Instance: Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac
 26. Parameter Settings for User Entity Instance: Core:core|arithmetic_logic_unit:ALU|ones_comp_mult:alu_mult|agc_mult_28:mult_unsigned|lpm_mult:lpm_mult_component
 27. Parameter Settings for User Entity Instance: Core:core|arithmetic_logic_unit:ALU|ones_comp_div:alu_div|agc_div_28:div_unsigned|lpm_divide:LPM_DIVIDE_component
 28. Parameter Settings for User Entity Instance: Core:core|mux:output_mux
 29. altsyncram Parameter Settings by Entity Instance
 30. lpm_mult Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "Core:core|mux:output_mux"
 32. Port Connectivity Checks: "Core:core|arithmetic_logic_unit:ALU|ones_comp_div:alu_div|agc_div_28:div_unsigned"
 33. Port Connectivity Checks: "Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac"
 34. Port Connectivity Checks: "Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre"
 35. Port Connectivity Checks: "Core:core|mux:ALU_2_Mux"
 36. Port Connectivity Checks: "Core:core|mux:ALU1_Mux"
 37. Port Connectivity Checks: "Core:core|mux:Index_mux"
 38. Port Connectivity Checks: "Core:core|decode:Decoder|register:rg3"
 39. Port Connectivity Checks: "Core:core|register:PC_Register"
 40. Port Connectivity Checks: "Core:core|adder:Next_PC_Adder"
 41. Port Connectivity Checks: "Core:core"
 42. Port Connectivity Checks: "agc_ram:ram"
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages
 46. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Apr 12 13:47:22 2022           ;
; Quartus Prime Version           ; 16.1.2 Build 203 01/18/2017 SJ Standard Edition ;
; Revision Name                   ; ChipInterface                                   ;
; Top-level Entity Name           ; ChipInterface                                   ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 0                                               ;
; Total pins                      ; 2                                               ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; ChipInterface      ; ChipInterface      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------+---------+
; ChipInterface.sv                 ; yes             ; User SystemVerilog HDL File            ; /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv                ;         ;
; core.sv                          ; yes             ; Auto-Found SystemVerilog HDL File      ; /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv                         ;         ;
; agc_rom_new/agc_rom_new.v        ; yes             ; Auto-Found Verilog HDL File            ; /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_rom_new/agc_rom_new.v       ;         ;
; agc_ram/agc_ram.v                ; yes             ; Auto-Found Verilog HDL File            ; /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_ram/agc_ram.v               ;         ;
; lib.sv                           ; yes             ; Auto-Found SystemVerilog HDL File      ; /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv                          ;         ;
; agc_mult_28/agc_mult_28.v        ; yes             ; Auto-Found Verilog HDL File            ; /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_mult_28/agc_mult_28.v       ;         ;
; agc_div_28/agc_div_28.v          ; yes             ; Auto-Found Verilog HDL File            ; /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_div_28/agc_div_28.v         ;         ;
; comp_units.sv                    ; yes             ; Auto-Found SystemVerilog HDL File      ; /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv                   ;         ;
; decode.sv                        ; yes             ; Auto-Found SystemVerilog HDL File      ; /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/decode.sv                       ;         ;
; internal_defines.vh              ; yes             ; Auto-Found Unspecified File            ; /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/internal_defines.vh             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                           ; /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/aglobal161.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_b2f2.tdf           ; yes             ; Auto-Generated Megafunction            ; /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf          ;         ;
; ROM.mif                          ; yes             ; Auto-Found Memory Initialization File  ; /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ROM.mif                         ;         ;
; db/decode_5la.tdf                ; yes             ; Auto-Generated Megafunction            ; /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/decode_5la.tdf               ;         ;
; db/decode_u0a.tdf                ; yes             ; Auto-Generated Megafunction            ; /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/decode_u0a.tdf               ;         ;
; db/mux_3hb.tdf                   ; yes             ; Auto-Generated Megafunction            ; /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/mux_3hb.tdf                  ;         ;
; db/altsyncram_rp92.tdf           ; yes             ; Auto-Generated Megafunction            ; /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_rp92.tdf          ;         ;
; RAM.mif                          ; yes             ; Auto-Found Memory Initialization File  ; /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/RAM.mif                         ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_b8n.v                    ; yes             ; Auto-Generated Megafunction            ; /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/mult_b8n.v                   ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_jhs.tdf            ; yes             ; Auto-Generated Megafunction            ; /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/lpm_divide_jhs.tdf           ;         ;
; db/sign_div_unsign_enh.tdf       ; yes             ; Auto-Generated Megafunction            ; /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/sign_div_unsign_enh.tdf      ;         ;
; db/alt_u_div_23f.tdf             ; yes             ; Auto-Generated Megafunction            ; /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/alt_u_div_23f.tdf            ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimate of Logic utilization (ALMs needed) ; 0        ;
;                                             ;          ;
; Combinational ALUT usage for logic          ; 0        ;
;     -- 7 input functions                    ; 0        ;
;     -- 6 input functions                    ; 0        ;
;     -- 5 input functions                    ; 0        ;
;     -- 4 input functions                    ; 0        ;
;     -- <=3 input functions                  ; 0        ;
;                                             ;          ;
; Dedicated logic registers                   ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 2        ;
;                                             ;          ;
; Total DSP Blocks                            ; 0        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 1        ;
; Total fan-out                               ; 2        ;
; Average fan-out                             ; 0.50     ;
+---------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+---------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name   ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+---------------+--------------+
; |ChipInterface             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 2    ; 0            ; |ChipInterface      ; ChipInterface ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                         ;
+---------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                     ; Reason for Removal                     ;
+---------------------------------------------------------------------------------------------------+----------------------------------------+
; Core:core|ctrl_E.pc[12..14]                                                                       ; Stuck at GND due to stuck port data_in ;
; Core:core|IO_read_data_E[0..14]                                                                   ; Stuck at GND due to stuck port data_in ;
; Core:core|ctrl_W.pc[12..14]                                                                       ; Stuck at GND due to stuck port data_in ;
; Core:core|flush_W                                                                                 ; Lost fanout                            ;
; Core:core|pc_D[0..11]                                                                             ; Lost fanout                            ;
; Core:core|ctrl_E.alu_op[0..3]                                                                     ; Lost fanout                            ;
; Core:core|ctrl_E.wr1_sel[0..3]                                                                    ; Lost fanout                            ;
; Core:core|ctrl_E.wr2_sel[0..3]                                                                    ; Lost fanout                            ;
; Core:core|ctrl_E.wr1_en                                                                           ; Lost fanout                            ;
; Core:core|ctrl_E.wr2_en                                                                           ; Lost fanout                            ;
; Core:core|ctrl_E.alu_src1[0,1]                                                                    ; Lost fanout                            ;
; Core:core|ctrl_E.alu_src2[0,1]                                                                    ; Lost fanout                            ;
; Core:core|ctrl_E.branch[0,1]                                                                      ; Lost fanout                            ;
; Core:core|ctrl_E.rd                                                                               ; Lost fanout                            ;
; Core:core|ctrl_E.RAM_write_en                                                                     ; Lost fanout                            ;
; Core:core|ctrl_E.IO_write_en                                                                      ; Lost fanout                            ;
; Core:core|ctrl_E.K[0..11]                                                                         ; Lost fanout                            ;
; Core:core|ctrl_E.pc[0..11]                                                                        ; Lost fanout                            ;
; Core:core|ctrl_E.index                                                                            ; Lost fanout                            ;
; Core:core|ctrl_E.EB[0..2]                                                                         ; Lost fanout                            ;
; Core:core|ctrl_E.FB[0..2]                                                                         ; Lost fanout                            ;
; Core:core|ctrl_E.in_ROM                                                                           ; Lost fanout                            ;
; Core:core|rs1_data_E[0..14]                                                                       ; Lost fanout                            ;
; Core:core|rs2_data_E[0..14]                                                                       ; Lost fanout                            ;
; Core:core|ctrl_W.wr1_sel[0..3]                                                                    ; Lost fanout                            ;
; Core:core|ctrl_W.wr2_sel[0..3]                                                                    ; Lost fanout                            ;
; Core:core|ctrl_W.wr1_en                                                                           ; Lost fanout                            ;
; Core:core|ctrl_W.wr2_en                                                                           ; Lost fanout                            ;
; Core:core|ctrl_W.rd                                                                               ; Lost fanout                            ;
; Core:core|ctrl_W.RAM_write_en                                                                     ; Lost fanout                            ;
; Core:core|ctrl_W.IO_write_en                                                                      ; Lost fanout                            ;
; Core:core|ctrl_W.K[0..11]                                                                         ; Lost fanout                            ;
; Core:core|ctrl_W.pc[0..11]                                                                        ; Lost fanout                            ;
; Core:core|ctrl_W.EB[0..2]                                                                         ; Lost fanout                            ;
; Core:core|ctrl_W.FB[0..2]                                                                         ; Lost fanout                            ;
; Core:core|alu_out_W[0..29]                                                                        ; Lost fanout                            ;
; Core:core|register_file:rf|reg_A[0..14]                                                           ; Lost fanout                            ;
; Core:core|register_file:rf|reg_L[0..14]                                                           ; Lost fanout                            ;
; Core:core|register_file:rf|reg_Q[0..14]                                                           ; Lost fanout                            ;
; Core:core|register_file:rf|reg_BB[9..14]                                                          ; Lost fanout                            ;
; Core:core|register_file:rf|reg_CYR[0..14]                                                         ; Lost fanout                            ;
; Core:core|register_file:rf|reg_CYL[0..14]                                                         ; Lost fanout                            ;
; Core:core|register_file:rf|reg_SR[0..14]                                                          ; Lost fanout                            ;
; Core:core|register_file:rf|reg_SL[0..14]                                                          ; Lost fanout                            ;
; Core:core|register_file:rf|reg_TIME1[0..14]                                                       ; Lost fanout                            ;
; Core:core|register_file:rf|reg_TIME2[0..14]                                                       ; Lost fanout                            ;
; Core:core|decode:Decoder|register:rg3|Q[0]                                                        ; Lost fanout                            ;
; Core:core|decode:Decoder|register:rg2|Q[0]                                                        ; Lost fanout                            ;
; Core:core|decode:Decoder|register:rg1|Q[0]                                                        ; Lost fanout                            ;
; Core:core|register:PC_Register|Q[0..11]                                                           ; Lost fanout                            ;
; agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|addr_store_a[0]    ; Lost fanout                            ;
; agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|addr_store_b[0]    ; Lost fanout                            ;
; agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|address_reg_a[0]   ; Lost fanout                            ;
; agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|address_reg_b[0]   ; Lost fanout                            ;
; agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|addrstall_reg_a[0] ; Lost fanout                            ;
; agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|addrstall_reg_b[0] ; Lost fanout                            ;
; Total Number of Removed Registers = 354                                                           ;                                        ;
+---------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                ;
+------------------------------+---------------------------+-------------------------------------------------------------------------------------------------+
; Register name                ; Reason for Removal        ; Registers Removed due to This Register                                                          ;
+------------------------------+---------------------------+-------------------------------------------------------------------------------------------------+
; Core:core|IO_read_data_E[14] ; Stuck at GND              ; Core:core|flush_W, Core:core|ctrl_E.alu_src1[1], Core:core|ctrl_E.branch[1],                    ;
;                              ; due to stuck port data_in ; Core:core|ctrl_E.branch[0], Core:core|ctrl_E.K[10], Core:core|ctrl_E.K[9],                      ;
;                              ;                           ; Core:core|ctrl_E.K[5], Core:core|ctrl_E.K[4], Core:core|ctrl_E.K[3],                            ;
;                              ;                           ; Core:core|ctrl_E.K[2], Core:core|ctrl_E.K[1], Core:core|ctrl_E.K[0],                            ;
;                              ;                           ; Core:core|ctrl_E.index, Core:core|ctrl_E.in_ROM, Core:core|rs1_data_E[13],                      ;
;                              ;                           ; Core:core|rs1_data_E[11], Core:core|rs2_data_E[14], Core:core|rs2_data_E[13],                   ;
;                              ;                           ; Core:core|rs2_data_E[12], Core:core|rs2_data_E[11], Core:core|rs2_data_E[10],                   ;
;                              ;                           ; Core:core|rs2_data_E[9], Core:core|rs2_data_E[8], Core:core|rs2_data_E[6],                      ;
;                              ;                           ; Core:core|rs2_data_E[5], Core:core|rs2_data_E[4], Core:core|rs2_data_E[3],                      ;
;                              ;                           ; Core:core|rs2_data_E[2], Core:core|rs2_data_E[1], Core:core|rs2_data_E[0],                      ;
;                              ;                           ; Core:core|ctrl_W.wr1_en, Core:core|ctrl_W.wr2_en, Core:core|ctrl_W.RAM_write_en,                ;
;                              ;                           ; Core:core|decode:Decoder|register:rg1|Q[0], Core:core|register:PC_Register|Q[0],                ;
;                              ;                           ; Core:core|register:PC_Register|Q[10], Core:core|register:PC_Register|Q[8],                      ;
;                              ;                           ; Core:core|register:PC_Register|Q[6], Core:core|register:PC_Register|Q[4],                       ;
;                              ;                           ; Core:core|register:PC_Register|Q[2],                                                            ;
;                              ;                           ; agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|address_reg_a[0] ;
; Core:core|ctrl_E.pc[14]      ; Stuck at GND              ; Core:core|ctrl_W.pc[14], Core:core|ctrl_W.rd, Core:core|alu_out_W[29],                          ;
;                              ; due to stuck port data_in ; Core:core|alu_out_W[27], Core:core|alu_out_W[26], Core:core|alu_out_W[14],                      ;
;                              ;                           ; Core:core|alu_out_W[13], Core:core|alu_out_W[12], Core:core|alu_out_W[11],                      ;
;                              ;                           ; Core:core|alu_out_W[10], Core:core|alu_out_W[9], Core:core|alu_out_W[8],                        ;
;                              ;                           ; Core:core|alu_out_W[7]                                                                          ;
; Core:core|IO_read_data_E[13] ; Stuck at GND              ; Core:core|rs1_data_E[12], Core:core|register:PC_Register|Q[11]                                  ;
;                              ; due to stuck port data_in ;                                                                                                 ;
; Core:core|IO_read_data_E[8]  ; Stuck at GND              ; Core:core|ctrl_E.K[8], Core:core|register:PC_Register|Q[7]                                      ;
;                              ; due to stuck port data_in ;                                                                                                 ;
; Core:core|IO_read_data_E[7]  ; Stuck at GND              ; Core:core|ctrl_E.K[7], Core:core|rs2_data_E[7]                                                  ;
;                              ; due to stuck port data_in ;                                                                                                 ;
; Core:core|IO_read_data_E[6]  ; Stuck at GND              ; Core:core|ctrl_E.K[6], Core:core|register:PC_Register|Q[5]                                      ;
;                              ; due to stuck port data_in ;                                                                                                 ;
; Core:core|ctrl_E.pc[13]      ; Stuck at GND              ; Core:core|ctrl_W.pc[13]                                                                         ;
;                              ; due to stuck port data_in ;                                                                                                 ;
; Core:core|ctrl_E.pc[12]      ; Stuck at GND              ; Core:core|ctrl_W.pc[12]                                                                         ;
;                              ; due to stuck port data_in ;                                                                                                 ;
; Core:core|IO_read_data_E[10] ; Stuck at GND              ; Core:core|register:PC_Register|Q[9]                                                             ;
;                              ; due to stuck port data_in ;                                                                                                 ;
; Core:core|IO_read_data_E[4]  ; Stuck at GND              ; Core:core|register:PC_Register|Q[3]                                                             ;
;                              ; due to stuck port data_in ;                                                                                                 ;
; Core:core|IO_read_data_E[2]  ; Stuck at GND              ; Core:core|register:PC_Register|Q[1]                                                             ;
;                              ; due to stuck port data_in ;                                                                                                 ;
+------------------------------+---------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for agc_ram:ram|altsyncram:altsyncram_component|altsyncram_rp92:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: agc_rom_new:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                          ;
; WIDTH_A                            ; 15                   ; Signed Integer                   ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 10240                ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 15                   ; Signed Integer                   ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                   ;
; NUMWORDS_B                         ; 10240                ; Signed Integer                   ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                   ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; ROM.mif              ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_b2f2      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: agc_ram:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                      ;
; WIDTH_A                            ; 15                   ; Signed Integer               ;
; WIDTHAD_A                          ; 11                   ; Signed Integer               ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 15                   ; Signed Integer               ;
; WIDTHAD_B                          ; 11                   ; Signed Integer               ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                      ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; RAM.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_rp92      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core:core|adder:Next_PC_Adder ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core:core|register:PC_Register ;
+----------------+----------------------------------+-------------------------+
; Parameter Name ; Value                            ; Type                    ;
+----------------+----------------------------------+-------------------------+
; WIDTH          ; 12                               ; Signed Integer          ;
; RESET_VAL      ; 00000000000000000000100000000000 ; Unsigned Binary         ;
+----------------+----------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core:core|mux:PC_Mux ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; INPUTS         ; 2     ; Signed Integer                           ;
; WIDTH          ; 12    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core:core|decode:Decoder|register:rg1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                            ;
; RESET_VAL      ; 0     ; Unsigned Binary                                           ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core:core|decode:Decoder|register:rg2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                            ;
; RESET_VAL      ; 0     ; Unsigned Binary                                           ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core:core|decode:Decoder|register:rg3 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                            ;
; RESET_VAL      ; 1     ; Unsigned Binary                                           ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core:core|mux:Index_mux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; INPUTS         ; 2     ; Signed Integer                              ;
; WIDTH          ; 15    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core:core|mux:ALU1_Mux ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; INPUTS         ; 3     ; Signed Integer                             ;
; WIDTH          ; 30    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core:core|mux:ALU_2_Mux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; INPUTS         ; 4     ; Signed Integer                              ;
; WIDTH          ; 15    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_MULT     ; 1     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_MULT     ; 1     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core:core|arithmetic_logic_unit:ALU|ones_comp_mult:alu_mult|agc_mult_28:mult_unsigned|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                              ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                    ;
; LPM_WIDTHA                                     ; 14        ; Signed Integer                                                                                    ;
; LPM_WIDTHB                                     ; 14        ; Signed Integer                                                                                    ;
; LPM_WIDTHP                                     ; 28        ; Signed Integer                                                                                    ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                           ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                           ;
; LPM_PIPELINE                                   ; 0         ; Untyped                                                                                           ;
; LATENCY                                        ; 0         ; Untyped                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                           ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                           ;
; CBXI_PARAMETER                                 ; mult_b8n  ; Untyped                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                           ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core:core|arithmetic_logic_unit:ALU|ones_comp_div:alu_div|agc_div_28:div_unsigned|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 28             ; Signed Integer                                                                                                       ;
; LPM_WIDTHD             ; 14             ; Signed Integer                                                                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                              ;
; CBXI_PARAMETER         ; lpm_divide_jhs ; Untyped                                                                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core:core|mux:output_mux ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; INPUTS         ; 2     ; Signed Integer                               ;
; WIDTH          ; 30    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 2                                               ;
; Entity Instance                           ; agc_rom_new:rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 15                                              ;
;     -- NUMWORDS_A                         ; 10240                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 15                                              ;
;     -- NUMWORDS_B                         ; 10240                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; agc_ram:ram|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                       ;
;     -- WIDTH_A                            ; 15                                              ;
;     -- NUMWORDS_A                         ; 2048                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 15                                              ;
;     -- NUMWORDS_B                         ; 2048                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                        ;
+-------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                            ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                             ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                                                 ;
; Entity Instance                       ; Core:core|arithmetic_logic_unit:ALU|ones_comp_mult:alu_mult|agc_mult_28:mult_unsigned|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 14                                                                                                                ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                ;
;     -- LPM_WIDTHP                     ; 28                                                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "Core:core|mux:output_mux" ;
+---------------+-------+----------+-------------------+
; Port          ; Type  ; Severity ; Details           ;
+---------------+-------+----------+-------------------+
; in[1][29..15] ; Input ; Info     ; Stuck at GND      ;
+---------------+-------+----------+-------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core:core|arithmetic_logic_unit:ALU|ones_comp_div:alu_div|agc_div_28:div_unsigned"      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; quotient ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac" ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                              ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; y     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at GND                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "Core:core|mux:ALU_2_Mux" ;
+---------------+-------+----------+------------------+
; Port          ; Type  ; Severity ; Details          ;
+---------------+-------+----------+------------------+
; in[0][14..12] ; Input ; Info     ; Stuck at GND     ;
+---------------+-------+----------+------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "Core:core|mux:ALU1_Mux" ;
+---------------+-------+----------+-----------------+
; Port          ; Type  ; Severity ; Details         ;
+---------------+-------+----------+-----------------+
; in[1][29..15] ; Input ; Info     ; Stuck at GND    ;
; in[0][29..12] ; Input ; Info     ; Stuck at GND    ;
+---------------+-------+----------+-----------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "Core:core|mux:Index_mux" ;
+---------------+-------+----------+------------------+
; Port          ; Type  ; Severity ; Details          ;
+---------------+-------+----------+------------------+
; in[0][14..12] ; Input ; Info     ; Stuck at GND     ;
+---------------+-------+----------+------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "Core:core|decode:Decoder|register:rg3" ;
+-------+-------+----------+----------------------------------------+
; Port  ; Type  ; Severity ; Details                                ;
+-------+-------+----------+----------------------------------------+
; en    ; Input ; Info     ; Stuck at VCC                           ;
; clear ; Input ; Info     ; Stuck at GND                           ;
; D     ; Input ; Info     ; Stuck at GND                           ;
+-------+-------+----------+----------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "Core:core|register:PC_Register" ;
+-------+-------+----------+---------------------------------+
; Port  ; Type  ; Severity ; Details                         ;
+-------+-------+----------+---------------------------------+
; clear ; Input ; Info     ; Stuck at GND                    ;
+-------+-------+----------+---------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "Core:core|adder:Next_PC_Adder" ;
+----------+--------+----------+----------------------------+
; Port     ; Type   ; Severity ; Details                    ;
+----------+--------+----------+----------------------------+
; B[11..1] ; Input  ; Info     ; Stuck at GND               ;
; B[0]     ; Input  ; Info     ; Stuck at VCC               ;
; cin      ; Input  ; Info     ; Stuck at GND               ;
; cout     ; Output ; Info     ; Explicitly unconnected     ;
+----------+--------+----------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core:core"                                                                                   ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; IO_read_data  ; Input  ; Info     ; Stuck at GND                                                                        ;
; IO_write_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; IO_read_sel   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; IO_write_sel  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; halt_F        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; IO_write_en_F ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "agc_ram:ram" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; rden ; Input ; Info     ; Stuck at VCC  ;
+------+-------+----------+---------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition
    Info: Processing started: Tue Apr 12 13:47:08 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AGC_1 -c ChipInterface
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12090): Entity "mux" obtained from "lib.sv" instead of from Quartus Prime megafunction library File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 38
Info (12021): Found 32 design units, including 32 entities, in source file ChipInterface.sv
    Info (12023): Found entity 1: Core File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv Line: 4
    Info (12023): Found entity 2: agc_rom_new File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_rom_new/agc_rom_new.v Line: 40
    Info (12023): Found entity 3: agc_ram File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_ram/agc_ram.v Line: 40
    Info (12023): Found entity 4: mux File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 38
    Info (12023): Found entity 5: decoder File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 62
    Info (12023): Found entity 6: adder File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 91
    Info (12023): Found entity 7: register File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 127
    Info (12023): Found entity 8: counter File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 149
    Info (12023): Found entity 9: countFSM File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 163
    Info (12023): Found entity 10: register_file File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 225
    Info (12023): Found entity 11: IO_register_file File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 427
    Info (12023): Found entity 12: addr_translate_ROM File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 537
    Info (12023): Found entity 13: addr_translate_RAM File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 581
    Info (12023): Found entity 14: addr_translate_r File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 615
    Info (12023): Found entity 15: addr_translate_w File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 645
    Info (12023): Found entity 16: addr_translate File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 666
    Info (12023): Found entity 17: arithmetic_logic_unit File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 694
    Info (12023): Found entity 18: branching_logic File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 804
    Info (12023): Found entity 19: stall_logic File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 814
    Info (12023): Found entity 20: agc_mult_28 File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_mult_28/agc_mult_28.v Line: 40
    Info (12023): Found entity 21: agc_div_28 File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_div_28/agc_div_28.v Line: 40
    Info (12023): Found entity 22: half_adder File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv Line: 6
    Info (12023): Found entity 23: full_adder File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv Line: 17
    Info (12023): Found entity 24: ripple_carry_adder File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv Line: 41
    Info (12023): Found entity 25: convert_1c_2c File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv Line: 78
    Info (12023): Found entity 26: convert_2c_1c File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv Line: 96
    Info (12023): Found entity 27: ones_comp_adder File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv Line: 122
    Info (12023): Found entity 28: ones_comp_add_sub File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv Line: 144
    Info (12023): Found entity 29: ones_comp_mult File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv Line: 165
    Info (12023): Found entity 30: ones_comp_div File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv Line: 190
    Info (12023): Found entity 31: decode File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/decode.sv Line: 3
    Info (12023): Found entity 32: ChipInterface File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv Line: 12
Warning (10037): Verilog HDL or VHDL warning at core.sv(139): conditional expression evaluates to a constant File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv Line: 139
Warning (10037): Verilog HDL or VHDL warning at core.sv(205): conditional expression evaluates to a constant File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv Line: 205
Info (12127): Elaborating entity "ChipInterface" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ChipInterface.sv(31): object "DSKY_VERB_data" assigned a value but never read File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv Line: 31
Warning (10036): Verilog HDL or VHDL warning at ChipInterface.sv(32): object "DSKY_NOUN_data" assigned a value but never read File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv Line: 32
Warning (10036): Verilog HDL or VHDL warning at ChipInterface.sv(33): object "AXI_MISSION_TIME_data" assigned a value but never read File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv Line: 33
Warning (10036): Verilog HDL or VHDL warning at ChipInterface.sv(34): object "AXI_APOGEE_data" assigned a value but never read File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv Line: 34
Warning (10036): Verilog HDL or VHDL warning at ChipInterface.sv(35): object "AXI_PERIGEE_data" assigned a value but never read File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv Line: 35
Warning (10030): Net "IO_read_data" at ChipInterface.sv(29) has no driver or initial value, using a default initial value '0' File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv Line: 29
Info (12128): Elaborating entity "agc_rom_new" for hierarchy "agc_rom_new:rom" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv Line: 49
Info (12128): Elaborating entity "altsyncram" for hierarchy "agc_rom_new:rom|altsyncram:altsyncram_component" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_rom_new/agc_rom_new.v Line: 103
Info (12130): Elaborated megafunction instantiation "agc_rom_new:rom|altsyncram:altsyncram_component" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_rom_new/agc_rom_new.v Line: 103
Info (12133): Instantiated megafunction "agc_rom_new:rom|altsyncram:altsyncram_component" with the following parameter: File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_rom_new/agc_rom_new.v Line: 103
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "ROM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "10240"
    Info (12134): Parameter "numwords_b" = "10240"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "15"
    Info (12134): Parameter "width_b" = "15"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b2f2.tdf
    Info (12023): Found entity 1: altsyncram_b2f2 File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_b2f2" for hierarchy "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated" File: /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/decode_5la.tdf Line: 23
Info (12128): Elaborating entity "decode_5la" for hierarchy "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|decode_5la:decode2" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/decode_u0a.tdf Line: 23
Info (12128): Elaborating entity "decode_u0a" for hierarchy "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|decode_u0a:rden_decode_a" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3hb.tdf
    Info (12023): Found entity 1: mux_3hb File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/mux_3hb.tdf Line: 23
Info (12128): Elaborating entity "mux_3hb" for hierarchy "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|mux_3hb:mux4" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 58
Info (12128): Elaborating entity "agc_ram" for hierarchy "agc_ram:ram" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv Line: 50
Info (12128): Elaborating entity "altsyncram" for hierarchy "agc_ram:ram|altsyncram:altsyncram_component" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_ram/agc_ram.v Line: 98
Info (12130): Elaborated megafunction instantiation "agc_ram:ram|altsyncram:altsyncram_component" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_ram/agc_ram.v Line: 98
Info (12133): Instantiated megafunction "agc_ram:ram|altsyncram:altsyncram_component" with the following parameter: File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_ram/agc_ram.v Line: 98
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "RAM.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "15"
    Info (12134): Parameter "width_b" = "15"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rp92.tdf
    Info (12023): Found entity 1: altsyncram_rp92 File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_rp92.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rp92" for hierarchy "agc_ram:ram|altsyncram:altsyncram_component|altsyncram_rp92:auto_generated" File: /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Core" for hierarchy "Core:core" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv Line: 66
Info (12128): Elaborating entity "adder" for hierarchy "Core:core|adder:Next_PC_Adder" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv Line: 23
Info (12128): Elaborating entity "register" for hierarchy "Core:core|register:PC_Register" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv Line: 28
Warning (10230): Verilog HDL assignment warning at lib.sv(129): truncated value with size 32 to match size of target (12) File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 129
Info (12128): Elaborating entity "mux" for hierarchy "Core:core|mux:PC_Mux" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv Line: 32
Info (12128): Elaborating entity "decode" for hierarchy "Core:core|decode:Decoder" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv Line: 62
Warning (10036): Verilog HDL or VHDL warning at decode.sv(16): object "is_RAM" assigned a value but never read File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/decode.sv Line: 16
Warning (10036): Verilog HDL or VHDL warning at decode.sv(16): object "addr_is_0" assigned a value but never read File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/decode.sv Line: 16
Info (12128): Elaborating entity "register" for hierarchy "Core:core|decode:Decoder|register:rg1" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/decode.sv Line: 22
Info (12128): Elaborating entity "register" for hierarchy "Core:core|decode:Decoder|register:rg3" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/decode.sv Line: 29
Info (12128): Elaborating entity "mux" for hierarchy "Core:core|mux:Index_mux" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv Line: 66
Info (12128): Elaborating entity "register_file" for hierarchy "Core:core|register_file:rf" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv Line: 72
Warning (10230): Verilog HDL assignment warning at lib.sv(354): truncated value with size 16 to match size of target (15) File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 354
Warning (10230): Verilog HDL assignment warning at lib.sv(395): truncated value with size 16 to match size of target (15) File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 395
Warning (10230): Verilog HDL assignment warning at lib.sv(418): truncated value with size 12 to match size of target (9) File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 418
Info (12128): Elaborating entity "mux" for hierarchy "Core:core|mux:ALU1_Mux" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv Line: 157
Info (12128): Elaborating entity "mux" for hierarchy "Core:core|mux:ALU_2_Mux" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv Line: 162
Info (12128): Elaborating entity "arithmetic_logic_unit" for hierarchy "Core:core|arithmetic_logic_unit:ALU" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv Line: 167
Info (12128): Elaborating entity "ones_comp_add_sub" for hierarchy "Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 791
Info (12128): Elaborating entity "ones_comp_adder" for hierarchy "Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv Line: 156
Info (12128): Elaborating entity "ripple_carry_adder" for hierarchy "Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv Line: 133
Info (12128): Elaborating entity "full_adder" for hierarchy "Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[0].a1" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv Line: 59
Info (12128): Elaborating entity "half_adder" for hierarchy "Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[0].a1|half_adder:ha_1" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv Line: 27
Info (12128): Elaborating entity "ones_comp_mult" for hierarchy "Core:core|arithmetic_logic_unit:ALU|ones_comp_mult:alu_mult" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 795
Info (12128): Elaborating entity "agc_mult_28" for hierarchy "Core:core|arithmetic_logic_unit:ALU|ones_comp_mult:alu_mult|agc_mult_28:mult_unsigned" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv Line: 178
Info (12128): Elaborating entity "lpm_mult" for hierarchy "Core:core|arithmetic_logic_unit:ALU|ones_comp_mult:alu_mult|agc_mult_28:mult_unsigned|lpm_mult:lpm_mult_component" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_mult_28/agc_mult_28.v Line: 60
Info (12130): Elaborated megafunction instantiation "Core:core|arithmetic_logic_unit:ALU|ones_comp_mult:alu_mult|agc_mult_28:mult_unsigned|lpm_mult:lpm_mult_component" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_mult_28/agc_mult_28.v Line: 60
Info (12133): Instantiated megafunction "Core:core|arithmetic_logic_unit:ALU|ones_comp_mult:alu_mult|agc_mult_28:mult_unsigned|lpm_mult:lpm_mult_component" with the following parameter: File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_mult_28/agc_mult_28.v Line: 60
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "14"
    Info (12134): Parameter "lpm_widthb" = "14"
    Info (12134): Parameter "lpm_widthp" = "28"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_b8n.v
    Info (12023): Found entity 1: mult_b8n File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/mult_b8n.v Line: 29
Info (12128): Elaborating entity "mult_b8n" for hierarchy "Core:core|arithmetic_logic_unit:ALU|ones_comp_mult:alu_mult|agc_mult_28:mult_unsigned|lpm_mult:lpm_mult_component|mult_b8n:auto_generated" File: /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "ones_comp_div" for hierarchy "Core:core|arithmetic_logic_unit:ALU|ones_comp_div:alu_div" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 800
Warning (10036): Verilog HDL or VHDL warning at comp_units.sv(198): object "numer_sign_bit" assigned a value but never read File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv Line: 198
Info (12128): Elaborating entity "agc_div_28" for hierarchy "Core:core|arithmetic_logic_unit:ALU|ones_comp_div:alu_div|agc_div_28:div_unsigned" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv Line: 231
Info (12128): Elaborating entity "lpm_divide" for hierarchy "Core:core|arithmetic_logic_unit:ALU|ones_comp_div:alu_div|agc_div_28:div_unsigned|lpm_divide:LPM_DIVIDE_component" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_div_28/agc_div_28.v Line: 63
Info (12130): Elaborated megafunction instantiation "Core:core|arithmetic_logic_unit:ALU|ones_comp_div:alu_div|agc_div_28:div_unsigned|lpm_divide:LPM_DIVIDE_component" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_div_28/agc_div_28.v Line: 63
Info (12133): Instantiated megafunction "Core:core|arithmetic_logic_unit:ALU|ones_comp_div:alu_div|agc_div_28:div_unsigned|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_div_28/agc_div_28.v Line: 63
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "14"
    Info (12134): Parameter "lpm_widthn" = "28"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhs.tdf
    Info (12023): Found entity 1: lpm_divide_jhs File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/lpm_divide_jhs.tdf Line: 25
Info (12128): Elaborating entity "lpm_divide_jhs" for hierarchy "Core:core|arithmetic_logic_unit:ALU|ones_comp_div:alu_div|agc_div_28:div_unsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jhs:auto_generated" File: /afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_divide.tdf Line: 148
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf
    Info (12023): Found entity 1: sign_div_unsign_enh File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/sign_div_unsign_enh.tdf Line: 25
Info (12128): Elaborating entity "sign_div_unsign_enh" for hierarchy "Core:core|arithmetic_logic_unit:ALU|ones_comp_div:alu_div|agc_div_28:div_unsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jhs:auto_generated|sign_div_unsign_enh:divider" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/lpm_divide_jhs.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_23f.tdf
    Info (12023): Found entity 1: alt_u_div_23f File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/alt_u_div_23f.tdf Line: 23
Info (12128): Elaborating entity "alt_u_div_23f" for hierarchy "Core:core|arithmetic_logic_unit:ALU|ones_comp_div:alu_div|agc_div_28:div_unsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jhs:auto_generated|sign_div_unsign_enh:divider|alt_u_div_23f:divider" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/sign_div_unsign_enh.tdf Line: 33
Info (12128): Elaborating entity "branching_logic" for hierarchy "Core:core|branching_logic:Branch" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv Line: 170
Info (12128): Elaborating entity "mux" for hierarchy "Core:core|mux:output_mux" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv Line: 219
Info (12128): Elaborating entity "addr_translate" for hierarchy "Core:core|addr_translate:addr" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv Line: 237
Info (12128): Elaborating entity "addr_translate_ROM" for hierarchy "Core:core|addr_translate:addr|addr_translate_ROM:translate_pc" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 676
Info (12128): Elaborating entity "addr_translate_r" for hierarchy "Core:core|addr_translate:addr|addr_translate_r:translate_r" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 682
Info (12128): Elaborating entity "addr_translate_RAM" for hierarchy "Core:core|addr_translate:addr|addr_translate_r:translate_r|addr_translate_RAM:translate_read_RAM" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 627
Info (12128): Elaborating entity "addr_translate_w" for hierarchy "Core:core|addr_translate:addr|addr_translate_w:translate_w" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv Line: 688
Info (12128): Elaborating entity "stall_logic" for hierarchy "Core:core|stall_logic:stl" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv Line: 242
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "agc_ram:ram|altsyncram:altsyncram_component|altsyncram_rp92:auto_generated|q_b[0]" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_rp92.tdf Line: 41
        Warning (14320): Synthesized away node "agc_ram:ram|altsyncram:altsyncram_component|altsyncram_rp92:auto_generated|q_b[1]" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_rp92.tdf Line: 72
        Warning (14320): Synthesized away node "agc_ram:ram|altsyncram:altsyncram_component|altsyncram_rp92:auto_generated|q_b[2]" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_rp92.tdf Line: 103
        Warning (14320): Synthesized away node "agc_ram:ram|altsyncram:altsyncram_component|altsyncram_rp92:auto_generated|q_b[3]" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_rp92.tdf Line: 134
        Warning (14320): Synthesized away node "agc_ram:ram|altsyncram:altsyncram_component|altsyncram_rp92:auto_generated|q_b[4]" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_rp92.tdf Line: 165
        Warning (14320): Synthesized away node "agc_ram:ram|altsyncram:altsyncram_component|altsyncram_rp92:auto_generated|q_b[5]" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_rp92.tdf Line: 196
        Warning (14320): Synthesized away node "agc_ram:ram|altsyncram:altsyncram_component|altsyncram_rp92:auto_generated|q_b[6]" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_rp92.tdf Line: 227
        Warning (14320): Synthesized away node "agc_ram:ram|altsyncram:altsyncram_component|altsyncram_rp92:auto_generated|q_b[7]" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_rp92.tdf Line: 258
        Warning (14320): Synthesized away node "agc_ram:ram|altsyncram:altsyncram_component|altsyncram_rp92:auto_generated|q_b[8]" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_rp92.tdf Line: 289
        Warning (14320): Synthesized away node "agc_ram:ram|altsyncram:altsyncram_component|altsyncram_rp92:auto_generated|q_b[9]" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_rp92.tdf Line: 320
        Warning (14320): Synthesized away node "agc_ram:ram|altsyncram:altsyncram_component|altsyncram_rp92:auto_generated|q_b[10]" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_rp92.tdf Line: 351
        Warning (14320): Synthesized away node "agc_ram:ram|altsyncram:altsyncram_component|altsyncram_rp92:auto_generated|q_b[11]" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_rp92.tdf Line: 382
        Warning (14320): Synthesized away node "agc_ram:ram|altsyncram:altsyncram_component|altsyncram_rp92:auto_generated|q_b[12]" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_rp92.tdf Line: 413
        Warning (14320): Synthesized away node "agc_ram:ram|altsyncram:altsyncram_component|altsyncram_rp92:auto_generated|q_b[13]" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_rp92.tdf Line: 444
        Warning (14320): Synthesized away node "agc_ram:ram|altsyncram:altsyncram_component|altsyncram_rp92:auto_generated|q_b[14]" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_rp92.tdf Line: 475
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a0" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 60
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a1" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 97
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a2" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 134
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a3" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 171
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a4" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 208
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a5" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 245
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a6" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 282
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a7" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 319
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a8" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 356
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a9" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 393
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a10" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 430
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a11" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 467
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a12" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 504
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a13" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 541
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a14" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 578
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a15" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 615
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a16" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 652
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a17" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 689
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a18" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 726
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a19" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 763
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a20" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 800
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a21" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 837
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a22" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 874
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a23" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 911
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a24" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 948
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a25" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 985
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a26" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 1022
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a27" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 1059
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a28" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 1096
        Warning (14320): Synthesized away node "agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|ram_block1a29" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf Line: 1133
Info (17049): 333 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/output_files/ChipInterface.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv Line: 14
    Warning (15610): No output dependent on input pin "KEY[0]" File: /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv Line: 15
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings
    Info: Peak virtual memory: 1171 megabytes
    Info: Processing ended: Tue Apr 12 13:47:22 2022
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/output_files/ChipInterface.map.smsg.


