

================================================================
== Vitis HLS Report for 'areWedgeSuperPointsEqual'
================================================================
* Date:           Mon Aug  5 17:48:15 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  1.905 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.000 ns|  9.000 ns|    2|    2|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.90>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%wsp2_offset3_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp2_offset3"   --->   Operation 5 'read' 'wsp2_offset3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%wsp1_offset1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp1_offset1"   --->   Operation 6 'read' 'wsp1_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %wsp2_offset3_read, i4 0"   --->   Operation 7 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln869 = zext i7 %tmp"   --->   Operation 8 'zext' 'zext_ln869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.70ns)   --->   "%add_ln869 = add i8 %zext_ln869, i8 160"   --->   Operation 9 'add' 'add_ln869' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln869_1 = zext i8 %add_ln869"   --->   Operation 10 'zext' 'zext_ln869_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%wsp2_addr = getelementptr i64 %wsp2, i64 0, i64 %zext_ln869_1"   --->   Operation 11 'getelementptr' 'wsp2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %wsp1_offset1_read, i4 0"   --->   Operation 12 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln0 = zext i7 %tmp_s"   --->   Operation 13 'zext' 'zext_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%wsp2_addr_1 = getelementptr i64 %wsp2, i64 0, i64 %zext_ln0"   --->   Operation 14 'getelementptr' 'wsp2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.20ns)   --->   "%wsp2_load_2 = load i8 %wsp2_addr_1"   --->   Operation 15 'load' 'wsp2_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_1 : Operation 16 [2/2] (1.20ns)   --->   "%wsp2_load = load i8 %wsp2_addr"   --->   Operation 16 'load' 'wsp2_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>

State 2 <SV = 1> <Delay = 1.90>
ST_2 : Operation 17 [1/1] (0.70ns)   --->   "%add_ln870 = add i8 %zext_ln869, i8 175"   --->   Operation 17 'add' 'add_ln870' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln870 = zext i8 %add_ln870"   --->   Operation 18 'zext' 'zext_ln870' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%wsp2_addr_3 = getelementptr i64 %wsp2, i64 0, i64 %zext_ln870"   --->   Operation 19 'getelementptr' 'wsp2_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%or_ln870 = or i7 %tmp_s, i7 15"   --->   Operation 20 'or' 'or_ln870' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln870"   --->   Operation 21 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%wsp2_addr_2 = getelementptr i64 %wsp2, i64 0, i64 %tmp_6"   --->   Operation 22 'getelementptr' 'wsp2_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (1.20ns)   --->   "%wsp2_load_2 = load i8 %wsp2_addr_1"   --->   Operation 23 'load' 'wsp2_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_2 : Operation 24 [1/2] (1.20ns)   --->   "%wsp2_load = load i8 %wsp2_addr"   --->   Operation 24 'load' 'wsp2_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_2 : Operation 25 [2/2] (1.20ns)   --->   "%wsp2_load_3 = load i8 %wsp2_addr_2"   --->   Operation 25 'load' 'wsp2_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_2 : Operation 26 [2/2] (1.20ns)   --->   "%wsp2_load_1 = load i8 %wsp2_addr_3"   --->   Operation 26 'load' 'wsp2_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 27 [1/1] (1.06ns)   --->   "%icmp_ln870 = icmp_eq  i64 %wsp2_load_2, i64 %wsp2_load"   --->   Operation 27 'icmp' 'icmp_ln870' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/2] (1.20ns)   --->   "%wsp2_load_3 = load i8 %wsp2_addr_2"   --->   Operation 28 'load' 'wsp2_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_3 : Operation 29 [1/2] (1.20ns)   --->   "%wsp2_load_1 = load i8 %wsp2_addr_3"   --->   Operation 29 'load' 'wsp2_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>

State 4 <SV = 3> <Delay = 1.18>
ST_4 : Operation 30 [1/1] (1.06ns)   --->   "%icmp_ln870_1 = icmp_eq  i64 %wsp2_load_3, i64 %wsp2_load_1"   --->   Operation 30 'icmp' 'icmp_ln870_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.12ns)   --->   "%and_ln870 = and i1 %icmp_ln870, i1 %icmp_ln870_1"   --->   Operation 31 'and' 'and_ln870' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln37 = ret i1 %and_ln870" [patchMaker.cpp:37]   --->   Operation 32 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wsp2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ wsp1_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wsp2_offset3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wsp2_offset3_read (read          ) [ 00000]
wsp1_offset1_read (read          ) [ 00000]
tmp               (bitconcatenate) [ 00000]
zext_ln869        (zext          ) [ 00100]
add_ln869         (add           ) [ 00000]
zext_ln869_1      (zext          ) [ 00000]
wsp2_addr         (getelementptr ) [ 00100]
tmp_s             (bitconcatenate) [ 00100]
zext_ln0          (zext          ) [ 00000]
wsp2_addr_1       (getelementptr ) [ 00100]
add_ln870         (add           ) [ 00000]
zext_ln870        (zext          ) [ 00000]
wsp2_addr_3       (getelementptr ) [ 01010]
or_ln870          (or            ) [ 00000]
tmp_6             (bitconcatenate) [ 00000]
wsp2_addr_2       (getelementptr ) [ 01010]
wsp2_load_2       (load          ) [ 01010]
wsp2_load         (load          ) [ 01010]
icmp_ln870        (icmp          ) [ 00101]
wsp2_load_3       (load          ) [ 00101]
wsp2_load_1       (load          ) [ 00101]
icmp_ln870_1      (icmp          ) [ 00000]
and_ln870         (and           ) [ 00000]
ret_ln37          (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wsp2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wsp1_offset1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp1_offset1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="wsp2_offset3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp2_offset3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i57.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="wsp2_offset3_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="3" slack="0"/>
<pin id="26" dir="0" index="1" bw="3" slack="0"/>
<pin id="27" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp2_offset3_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="wsp1_offset1_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="3" slack="0"/>
<pin id="32" dir="0" index="1" bw="3" slack="0"/>
<pin id="33" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp1_offset1_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="wsp2_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="64" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="8" slack="0"/>
<pin id="40" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wsp2_addr/1 "/>
</bind>
</comp>

<comp id="43" class="1004" name="wsp2_addr_1_gep_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="64" slack="0"/>
<pin id="45" dir="0" index="1" bw="1" slack="0"/>
<pin id="46" dir="0" index="2" bw="7" slack="0"/>
<pin id="47" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wsp2_addr_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_access_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="53" dir="0" index="2" bw="0" slack="0"/>
<pin id="55" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="56" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="57" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="54" dir="1" index="3" bw="64" slack="1"/>
<pin id="58" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wsp2_load_2/1 wsp2_load/1 wsp2_load_3/2 wsp2_load_1/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="wsp2_addr_3_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="64" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="8" slack="0"/>
<pin id="65" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wsp2_addr_3/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="wsp2_addr_2_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="64" slack="0"/>
<pin id="72" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wsp2_addr_2/2 "/>
</bind>
</comp>

<comp id="77" class="1005" name="reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="64" slack="1"/>
<pin id="79" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wsp2_load_2 wsp2_load_3 "/>
</bind>
</comp>

<comp id="81" class="1005" name="reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="64" slack="1"/>
<pin id="83" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wsp2_load wsp2_load_1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="64" slack="1"/>
<pin id="87" dir="0" index="1" bw="64" slack="1"/>
<pin id="88" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/3 icmp_ln870_1/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="tmp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="7" slack="0"/>
<pin id="93" dir="0" index="1" bw="3" slack="0"/>
<pin id="94" dir="0" index="2" bw="1" slack="0"/>
<pin id="95" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="zext_ln869_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln869/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="add_ln869_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="0"/>
<pin id="106" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln869/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln869_1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln869_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_s_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="0"/>
<pin id="116" dir="0" index="1" bw="3" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln0_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="add_ln870_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="1"/>
<pin id="129" dir="0" index="1" bw="8" slack="0"/>
<pin id="130" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln870_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="or_ln870_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="7" slack="1"/>
<pin id="139" dir="0" index="1" bw="5" slack="0"/>
<pin id="140" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln870/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_6_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="7" slack="0"/>
<pin id="146" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="and_ln870_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln870/4 "/>
</bind>
</comp>

<comp id="156" class="1005" name="zext_ln869_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="1"/>
<pin id="158" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln869 "/>
</bind>
</comp>

<comp id="161" class="1005" name="wsp2_addr_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="1"/>
<pin id="163" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="wsp2_addr "/>
</bind>
</comp>

<comp id="166" class="1005" name="tmp_s_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="1"/>
<pin id="168" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="171" class="1005" name="wsp2_addr_1_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="1"/>
<pin id="173" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="wsp2_addr_1 "/>
</bind>
</comp>

<comp id="176" class="1005" name="wsp2_addr_3_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="1"/>
<pin id="178" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="wsp2_addr_3 "/>
</bind>
</comp>

<comp id="181" class="1005" name="wsp2_addr_2_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="1"/>
<pin id="183" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="wsp2_addr_2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="icmp_ln870_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="6" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="4" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="14" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="0" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="49"><net_src comp="14" pin="0"/><net_sink comp="43" pin=1"/></net>

<net id="59"><net_src comp="43" pin="3"/><net_sink comp="50" pin=2"/></net>

<net id="60"><net_src comp="36" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="68" pin="3"/><net_sink comp="50" pin=2"/></net>

<net id="76"><net_src comp="61" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="80"><net_src comp="50" pin="7"/><net_sink comp="77" pin=0"/></net>

<net id="84"><net_src comp="50" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="77" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="81" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="24" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="102"><net_src comp="91" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="107"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="103" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="30" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="125"><net_src comp="114" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="135"><net_src comp="127" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="137" pin="2"/><net_sink comp="142" pin=2"/></net>

<net id="150"><net_src comp="142" pin="3"/><net_sink comp="68" pin=2"/></net>

<net id="155"><net_src comp="85" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="99" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="164"><net_src comp="36" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="169"><net_src comp="114" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="174"><net_src comp="43" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="179"><net_src comp="61" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="184"><net_src comp="68" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="189"><net_src comp="85" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="151" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: areWedgeSuperPointsEqual : wsp2 | {1 2 3 }
	Port: areWedgeSuperPointsEqual : wsp1_offset1 | {1 }
	Port: areWedgeSuperPointsEqual : wsp2_offset3 | {1 }
  - Chain level:
	State 1
		zext_ln869 : 1
		add_ln869 : 2
		zext_ln869_1 : 3
		wsp2_addr : 4
		zext_ln0 : 1
		wsp2_addr_1 : 2
		wsp2_load_2 : 3
		wsp2_load : 5
	State 2
		zext_ln870 : 1
		wsp2_addr_3 : 2
		wsp2_addr_2 : 1
		wsp2_load_3 : 2
		wsp2_load_1 : 3
	State 3
	State 4
		and_ln870 : 1
		ret_ln37 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |       add_ln869_fu_103       |    0    |    15   |
|          |       add_ln870_fu_127       |    0    |    15   |
|----------|------------------------------|---------|---------|
|   icmp   |           grp_fu_85          |    0    |    29   |
|----------|------------------------------|---------|---------|
|    and   |       and_ln870_fu_151       |    0    |    2    |
|----------|------------------------------|---------|---------|
|   read   | wsp2_offset3_read_read_fu_24 |    0    |    0    |
|          | wsp1_offset1_read_read_fu_30 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |           tmp_fu_91          |    0    |    0    |
|bitconcatenate|         tmp_s_fu_114         |    0    |    0    |
|          |         tmp_6_fu_142         |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln869_fu_99       |    0    |    0    |
|   zext   |      zext_ln869_1_fu_109     |    0    |    0    |
|          |        zext_ln0_fu_122       |    0    |    0    |
|          |       zext_ln870_fu_132      |    0    |    0    |
|----------|------------------------------|---------|---------|
|    or    |        or_ln870_fu_137       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    61   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| icmp_ln870_reg_186|    1   |
|       reg_77      |   64   |
|       reg_81      |   64   |
|   tmp_s_reg_166   |    7   |
|wsp2_addr_1_reg_171|    8   |
|wsp2_addr_2_reg_181|    8   |
|wsp2_addr_3_reg_176|    8   |
| wsp2_addr_reg_161 |    8   |
| zext_ln869_reg_156|    8   |
+-------------------+--------+
|       Total       |   176  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_50 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_50 |  p2  |   4  |   0  |    0   ||    20   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   || 0.905429||    40   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   61   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   40   |
|  Register |    -   |   176  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   176  |   101  |
+-----------+--------+--------+--------+
