begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*	$OpenBSD: udl.h,v 1.21 2013/04/15 09:23:02 mglocker Exp $ */
end_comment

begin_comment
comment|/*	$FreeBSD$	*/
end_comment

begin_comment
comment|/*  * Copyright (c) 2009 Marcus Glocker<mglocker@openbsd.org>  *  * Permission to use, copy, modify, and distribute this software for any  * purpose with or without fee is hereby granted, provided that the above  * copyright notice and this permission notice appear in all copies.  *  * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF  * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR  * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES  * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN  * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF  * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|_UDL_H_
end_ifndef

begin_define
define|#
directive|define
name|_UDL_H_
end_define

begin_include
include|#
directive|include
file|<sys/types.h>
end_include

begin_include
include|#
directive|include
file|<sys/queue.h>
end_include

begin_comment
comment|/*  * BULK command transfer structure.  */
end_comment

begin_define
define|#
directive|define
name|UDL_CMD_MAX_FRAMES
value|64
end_define

begin_comment
comment|/* units */
end_comment

begin_define
define|#
directive|define
name|UDL_CMD_MAX_DATA_SIZE
value|512
end_define

begin_comment
comment|/* bytes */
end_comment

begin_define
define|#
directive|define
name|UDL_CMD_MAX_HEAD_SIZE
value|16
end_define

begin_comment
comment|/* bytes */
end_comment

begin_define
define|#
directive|define
name|UDL_CMD_MAX_PIXEL_COUNT
value|((UDL_CMD_MAX_DATA_SIZE - UDL_CMD_MAX_HEAD_SIZE) / 2)
end_define

begin_define
define|#
directive|define
name|UDL_CMD_MAX_BUFFERS
value|(3 * UDL_CMD_MAX_FRAMES)
end_define

begin_define
define|#
directive|define
name|UDL_FONT_HEIGHT
value|16
end_define

begin_comment
comment|/* pixels */
end_comment

begin_define
define|#
directive|define
name|UDL_MAX_MODES
value|25
end_define

begin_comment
comment|/* units */
end_comment

begin_struct
struct|struct
name|udl_cmd_buf
block|{
name|TAILQ_ENTRY
argument_list|(
argument|udl_cmd_buf
argument_list|)
name|entry
expr_stmt|;
name|uint32_t
name|off
decl_stmt|;
name|uint8_t
name|buf
index|[
name|UDL_CMD_MAX_DATA_SIZE
index|]
name|__aligned
argument_list|(
literal|4
argument_list|)
decl_stmt|;
block|}
struct|;
end_struct

begin_expr_stmt
name|TAILQ_HEAD
argument_list|(
name|udl_cmd_head
argument_list|,
name|udl_cmd_buf
argument_list|)
expr_stmt|;
end_expr_stmt

begin_enum
enum|enum
block|{
name|UDL_BULK_WRITE_0
block|,
name|UDL_BULK_WRITE_1
block|,
name|UDL_N_TRANSFER
block|, }
enum|;
end_enum

begin_comment
comment|/*  * Our per device structure.  */
end_comment

begin_struct
struct|struct
name|udl_softc
block|{
name|struct
name|mtx
name|sc_mtx
decl_stmt|;
name|struct
name|cv
name|sc_cv
decl_stmt|;
name|struct
name|callout
name|sc_callout
decl_stmt|;
name|struct
name|usb_xfer
modifier|*
name|sc_xfer
index|[
name|UDL_N_TRANSFER
index|]
decl_stmt|;
name|struct
name|usb_device
modifier|*
name|sc_udev
decl_stmt|;
name|device_t
name|sc_fbdev
decl_stmt|;
name|struct
name|fb_info
name|sc_fb_info
decl_stmt|;
name|uint8_t
name|sc_edid
index|[
literal|128
index|]
decl_stmt|;
name|struct
name|edid_info
name|sc_edid_info
decl_stmt|;
name|struct
name|udl_cmd_head
name|sc_xfer_head
index|[
literal|2
index|]
decl_stmt|;
name|struct
name|udl_cmd_head
name|sc_cmd_buf_free
decl_stmt|;
name|struct
name|udl_cmd_head
name|sc_cmd_buf_pending
decl_stmt|;
name|struct
name|udl_cmd_buf
name|sc_cmd_buf_temp
index|[
name|UDL_CMD_MAX_BUFFERS
index|]
decl_stmt|;
name|uint32_t
name|sc_sync_off
decl_stmt|;
name|uint32_t
name|sc_fb_size
decl_stmt|;
name|uint8_t
modifier|*
name|sc_fb_addr
decl_stmt|;
name|uint8_t
modifier|*
name|sc_fb_copy
decl_stmt|;
name|int
name|sc_def_chip
decl_stmt|;
comment|/* default chip version */
name|int
name|sc_chip
decl_stmt|;
define|#
directive|define
name|DLALL
value|0x0000
define|#
directive|define
name|DL125
value|0x0000
comment|/* max 1280x1024, 1440x900 */
define|#
directive|define
name|DL120
value|0x0001
comment|/* max 1280x1024, 1440x1050 */
define|#
directive|define
name|DL160
value|0x0002
comment|/* max 1600x1200, 1680x1050 */
define|#
directive|define
name|DL165
value|0x0003
comment|/* max 1600x1200, 1920x1080 */
define|#
directive|define
name|DL195
value|0x0004
comment|/* max 1920x1200, 2048x1152 */
define|#
directive|define
name|DLMAX
value|0x0004
define|#
directive|define
name|DLUNK
value|0x00ff
comment|/* unknown */
name|int
name|sc_def_mode
decl_stmt|;
comment|/* default mode */
name|int
name|sc_cur_mode
decl_stmt|;
name|uint8_t
name|sc_power_save
decl_stmt|;
comment|/* set if power save is enabled */
name|uint8_t
name|sc_gone
decl_stmt|;
block|}
struct|;
end_struct

begin_define
define|#
directive|define
name|UDL_LOCK
parameter_list|(
name|sc
parameter_list|)
value|mtx_lock(&(sc)->sc_mtx)
end_define

begin_define
define|#
directive|define
name|UDL_UNLOCK
parameter_list|(
name|sc
parameter_list|)
value|mtx_unlock(&(sc)->sc_mtx)
end_define

begin_comment
comment|/*  * Chip commands.  */
end_comment

begin_define
define|#
directive|define
name|UDL_CTRL_CMD_READ_EDID
value|0x02
end_define

begin_define
define|#
directive|define
name|UDL_CTRL_CMD_WRITE_1
value|0x03
end_define

begin_define
define|#
directive|define
name|UDL_CTRL_CMD_READ_1
value|0x04
end_define

begin_define
define|#
directive|define
name|UDL_CTRL_CMD_POLL
value|0x06
end_define

begin_define
define|#
directive|define
name|UDL_CTRL_CMD_SET_KEY
value|0x12
end_define

begin_define
define|#
directive|define
name|UDL_BULK_SOC
value|0xaf
end_define

begin_comment
comment|/* start of command token */
end_comment

begin_define
define|#
directive|define
name|UDL_BULK_CMD_REG_WRITE_1
value|0x20
end_define

begin_comment
comment|/* write 1 byte to register */
end_comment

begin_define
define|#
directive|define
name|UDL_BULK_CMD_EOC
value|0xa0
end_define

begin_comment
comment|/* end of command stack */
end_comment

begin_define
define|#
directive|define
name|UDL_BULK_CMD_DECOMP
value|0xe0
end_define

begin_comment
comment|/* send decompression table */
end_comment

begin_define
define|#
directive|define
name|UDL_BULK_CMD_FB_BASE
value|0x60
end_define

begin_define
define|#
directive|define
name|UDL_BULK_CMD_FB_WORD
value|0x08
end_define

begin_define
define|#
directive|define
name|UDL_BULK_CMD_FB_COMP
value|0x10
end_define

begin_define
define|#
directive|define
name|UDL_BULK_CMD_FB_WRITE
value|(UDL_BULK_CMD_FB_BASE | 0x00)
end_define

begin_define
define|#
directive|define
name|UDL_BULK_CMD_FB_COPY
value|(UDL_BULK_CMD_FB_BASE | 0x02)
end_define

begin_comment
comment|/*  * Chip registers.  */
end_comment

begin_define
define|#
directive|define
name|UDL_REG_ADDR_START16
value|0x20
end_define

begin_define
define|#
directive|define
name|UDL_REG_ADDR_STRIDE16
value|0x23
end_define

begin_define
define|#
directive|define
name|UDL_REG_ADDR_START8
value|0x26
end_define

begin_define
define|#
directive|define
name|UDL_REG_ADDR_STRIDE8
value|0x29
end_define

begin_define
define|#
directive|define
name|UDL_REG_SCREEN
value|0x1f
end_define

begin_define
define|#
directive|define
name|UDL_REG_SCREEN_ON
value|0x00
end_define

begin_define
define|#
directive|define
name|UDL_REG_SCREEN_OFF
value|0x01
end_define

begin_define
define|#
directive|define
name|UDL_REG_SYNC
value|0xff
end_define

begin_define
define|#
directive|define
name|UDL_MODE_SIZE
value|29
end_define

begin_comment
comment|/*  * Register values for screen resolution initialization.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|uint8_t
name|udl_reg_vals_640x480_60
index|[
name|UDL_MODE_SIZE
index|]
init|=
block|{
comment|/* 25.17 Mhz 59.9 Hz 								 * VESA std */
literal|0x00
block|,
literal|0x99
block|,
literal|0x30
block|,
literal|0x26
block|,
literal|0x94
block|,
literal|0x60
block|,
literal|0xa9
block|,
literal|0xce
block|,
literal|0x60
block|,
literal|0x07
block|,
literal|0xb3
block|,
literal|0x0f
block|,
literal|0x79
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0x02
block|,
literal|0x80
block|,
literal|0x83
block|,
literal|0xbc
block|,
literal|0xff
block|,
literal|0xfc
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0x01
block|,
literal|0xe0
block|,
literal|0x01
block|,
literal|0x02
block|,
literal|0xab
block|,
literal|0x13
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint8_t
name|udl_reg_vals_640x480_67
index|[
name|UDL_MODE_SIZE
index|]
init|=
block|{
comment|/* 30.25 MHz 66.6 Hz MAC 								 * std */
literal|0x00
block|,
literal|0x1d
block|,
literal|0x33
block|,
literal|0x07
block|,
literal|0xb3
block|,
literal|0x60
block|,
literal|0xa9
block|,
literal|0xce
block|,
literal|0x60
block|,
literal|0xb6
block|,
literal|0xa8
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xbf
block|,
literal|0x70
block|,
literal|0x02
block|,
literal|0x80
block|,
literal|0x83
block|,
literal|0xbc
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xf9
block|,
literal|0x01
block|,
literal|0xe0
block|,
literal|0x01
block|,
literal|0x02
block|,
literal|0xa2
block|,
literal|0x17
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint8_t
name|udl_reg_vals_640x480_72
index|[
name|UDL_MODE_SIZE
index|]
init|=
block|{
comment|/* 31.50 Mhz 72.8 Hz 								 * VESA std */
literal|0x00
block|,
literal|0x2b
block|,
literal|0xeb
block|,
literal|0x35
block|,
literal|0xd3
block|,
literal|0x0a
block|,
literal|0x95
block|,
literal|0xe6
block|,
literal|0x0e
block|,
literal|0x0f
block|,
literal|0xb5
block|,
literal|0x15
block|,
literal|0x2a
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0x02
block|,
literal|0x80
block|,
literal|0xcc
block|,
literal|0x1d
block|,
literal|0xff
block|,
literal|0xf9
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0x01
block|,
literal|0xe0
block|,
literal|0x01
block|,
literal|0x02
block|,
literal|0x9c
block|,
literal|0x18
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint8_t
name|udl_reg_vals_640x480_75
index|[
name|UDL_MODE_SIZE
index|]
init|=
block|{
comment|/* 31.50 Mhz 75.7 Hz 								 * VESA std */
literal|0x00
block|,
literal|0xeb
block|,
literal|0xf7
block|,
literal|0xd3
block|,
literal|0x0f
block|,
literal|0x4f
block|,
literal|0x93
block|,
literal|0xfa
block|,
literal|0x47
block|,
literal|0xb5
block|,
literal|0x58
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xbf
block|,
literal|0x70
block|,
literal|0x02
block|,
literal|0x80
block|,
literal|0xf4
block|,
literal|0x8f
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xf9
block|,
literal|0x01
block|,
literal|0xe0
block|,
literal|0x01
block|,
literal|0x02
block|,
literal|0x9c
block|,
literal|0x18
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint8_t
name|udl_reg_vals_800x480_61
index|[
name|UDL_MODE_SIZE
index|]
init|=
block|{
comment|/* 33.00 MHz 61.9 Hz */
literal|0x00
block|,
literal|0x20
block|,
literal|0x3c
block|,
literal|0x7a
block|,
literal|0xc9
block|,
literal|0xf2
block|,
literal|0x6c
block|,
literal|0x48
block|,
literal|0xf9
block|,
literal|0x70
block|,
literal|0x53
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0x21
block|,
literal|0x27
block|,
literal|0x03
block|,
literal|0x20
block|,
literal|0x91
block|,
literal|0xf3
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xf9
block|,
literal|0x01
block|,
literal|0xe0
block|,
literal|0x01
block|,
literal|0x02
block|,
literal|0xc8
block|,
literal|0x19
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint8_t
name|udl_reg_vals_800x600_56
index|[
name|UDL_MODE_SIZE
index|]
init|=
block|{
comment|/* 36.00 MHz 56.2 Hz 								 * VESA std */
literal|0x00
block|,
literal|0x65
block|,
literal|0x35
block|,
literal|0x48
block|,
literal|0xf4
block|,
literal|0xf2
block|,
literal|0x6c
block|,
literal|0x19
block|,
literal|0x18
block|,
literal|0xc9
block|,
literal|0x4b
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0x70
block|,
literal|0x35
block|,
literal|0x03
block|,
literal|0x20
block|,
literal|0x32
block|,
literal|0x31
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xfc
block|,
literal|0x02
block|,
literal|0x58
block|,
literal|0x01
block|,
literal|0x02
block|,
literal|0x20
block|,
literal|0x1c
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint8_t
name|udl_reg_vals_800x600_60
index|[
name|UDL_MODE_SIZE
index|]
init|=
block|{
comment|/* 40.00 MHz 60.3 Hz 								 * VESA std */
literal|0x00
block|,
literal|0x20
block|,
literal|0x3c
block|,
literal|0x7a
block|,
literal|0xc9
block|,
literal|0x93
block|,
literal|0x60
block|,
literal|0xc8
block|,
literal|0xc7
block|,
literal|0x70
block|,
literal|0x53
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0x21
block|,
literal|0x27
block|,
literal|0x03
block|,
literal|0x20
block|,
literal|0x91
block|,
literal|0x8f
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xf2
block|,
literal|0x02
block|,
literal|0x58
block|,
literal|0x01
block|,
literal|0x02
block|,
literal|0x40
block|,
literal|0x1f
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint8_t
name|udl_reg_vals_800x600_72
index|[
name|UDL_MODE_SIZE
index|]
init|=
block|{
comment|/* 50.00 MHz 72.1 Hz 								 * VESA std */
literal|0x00
block|,
literal|0xeb
block|,
literal|0xf7
block|,
literal|0xd1
block|,
literal|0x90
block|,
literal|0x4d
block|,
literal|0x82
block|,
literal|0x23
block|,
literal|0x1f
block|,
literal|0x39
block|,
literal|0xcf
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0x43
block|,
literal|0x21
block|,
literal|0x03
block|,
literal|0x20
block|,
literal|0x62
block|,
literal|0xc5
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xca
block|,
literal|0x02
block|,
literal|0x58
block|,
literal|0x01
block|,
literal|0x02
block|,
literal|0x10
block|,
literal|0x27
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint8_t
name|udl_reg_vals_800x600_74
index|[
name|UDL_MODE_SIZE
index|]
init|=
block|{
comment|/* 50.00 MHz 74.4 Hz */
literal|0x00
block|,
literal|0xb3
block|,
literal|0x76
block|,
literal|0x39
block|,
literal|0xcf
block|,
literal|0x60
block|,
literal|0xa9
block|,
literal|0xc7
block|,
literal|0xf4
block|,
literal|0x70
block|,
literal|0x53
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0x35
block|,
literal|0x33
block|,
literal|0x03
block|,
literal|0x20
block|,
literal|0x8f
block|,
literal|0xe9
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xf9
block|,
literal|0x02
block|,
literal|0x58
block|,
literal|0x01
block|,
literal|0x02
block|,
literal|0x10
block|,
literal|0x27
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint8_t
name|udl_reg_vals_800x600_75
index|[
name|UDL_MODE_SIZE
index|]
init|=
block|{
comment|/* 49.50 MHz 75.0 Hz 								 * VESA std */
literal|0x00
block|,
literal|0xb3
block|,
literal|0x76
block|,
literal|0x39
block|,
literal|0xcf
block|,
literal|0xf2
block|,
literal|0x6c
block|,
literal|0x19
block|,
literal|0x18
block|,
literal|0x70
block|,
literal|0x53
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0x35
block|,
literal|0x33
block|,
literal|0x03
block|,
literal|0x20
block|,
literal|0x32
block|,
literal|0x31
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xf9
block|,
literal|0x02
block|,
literal|0x58
block|,
literal|0x01
block|,
literal|0x02
block|,
literal|0xac
block|,
literal|0x26
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint8_t
name|udl_reg_vals_1024x768_60
index|[
name|UDL_MODE_SIZE
index|]
init|=
block|{
comment|/* 65.00 MHz 60.0 Hz 									 * VESA std */
literal|0x00
block|,
literal|0x36
block|,
literal|0x18
block|,
literal|0xd5
block|,
literal|0x10
block|,
literal|0x60
block|,
literal|0xa9
block|,
literal|0x7b
block|,
literal|0x33
block|,
literal|0xa1
block|,
literal|0x2b
block|,
literal|0x27
block|,
literal|0x32
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0x04
block|,
literal|0x00
block|,
literal|0xd9
block|,
literal|0x9a
block|,
literal|0xff
block|,
literal|0xca
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0x03
block|,
literal|0x00
block|,
literal|0x04
block|,
literal|0x03
block|,
literal|0xc8
block|,
literal|0x32
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint8_t
name|udl_reg_vals_1024x768_70
index|[
name|UDL_MODE_SIZE
index|]
init|=
block|{
comment|/* 75.00 MHz 70.0 Hz 									 * VESA std */
literal|0x00
block|,
literal|0xb4
block|,
literal|0xed
block|,
literal|0x4c
block|,
literal|0x5e
block|,
literal|0x60
block|,
literal|0xa9
block|,
literal|0x7b
block|,
literal|0x33
block|,
literal|0x10
block|,
literal|0x4d
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0x27
block|,
literal|0x32
block|,
literal|0x04
block|,
literal|0x00
block|,
literal|0xd9
block|,
literal|0x9a
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xca
block|,
literal|0x03
block|,
literal|0x00
block|,
literal|0x04
block|,
literal|0x02
block|,
literal|0x98
block|,
literal|0x3a
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint8_t
name|udl_reg_vals_1024x768_75
index|[
name|UDL_MODE_SIZE
index|]
init|=
block|{
comment|/* 78.75 MHz 75.0 Hz 									 * VESA std */
literal|0x00
block|,
literal|0xec
block|,
literal|0xb4
block|,
literal|0xa0
block|,
literal|0x4c
block|,
literal|0x36
block|,
literal|0x0a
block|,
literal|0x07
block|,
literal|0xb3
block|,
literal|0x5e
block|,
literal|0xd5
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0x0f
block|,
literal|0x79
block|,
literal|0x04
block|,
literal|0x00
block|,
literal|0x0f
block|,
literal|0x66
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xf9
block|,
literal|0x03
block|,
literal|0x00
block|,
literal|0x04
block|,
literal|0x02
block|,
literal|0x86
block|,
literal|0x3d
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint8_t
name|udl_reg_vals_1280x800_60
index|[
name|UDL_MODE_SIZE
index|]
init|=
block|{
comment|/* 83.46 MHz 59.9 MHz */
literal|0x00
block|,
literal|0xb2
block|,
literal|0x19
block|,
literal|0x34
block|,
literal|0xdf
block|,
literal|0x93
block|,
literal|0x60
block|,
literal|0x30
block|,
literal|0xfb
block|,
literal|0x9f
block|,
literal|0xca
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0x27
block|,
literal|0x32
block|,
literal|0x05
block|,
literal|0x00
block|,
literal|0x61
block|,
literal|0xf6
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xf9
block|,
literal|0x03
block|,
literal|0x20
block|,
literal|0x04
block|,
literal|0x02
block|,
literal|0x34
block|,
literal|0x41
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint8_t
name|udl_reg_vals_1280x960_60
index|[
name|UDL_MODE_SIZE
index|]
init|=
block|{
comment|/* 108.00 MHz 60.0 Hz 									 * VESA std */
literal|0x00
block|,
literal|0xa6
block|,
literal|0x03
block|,
literal|0x5c
block|,
literal|0x7e
block|,
literal|0x0a
block|,
literal|0x95
block|,
literal|0x48
block|,
literal|0xf4
block|,
literal|0x61
block|,
literal|0xbd
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0x94
block|,
literal|0x43
block|,
literal|0x05
block|,
literal|0x00
block|,
literal|0x91
block|,
literal|0xe8
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xf9
block|,
literal|0x03
block|,
literal|0xc0
block|,
literal|0x04
block|,
literal|0x02
block|,
literal|0x60
block|,
literal|0x54
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint8_t
name|udl_reg_vals_1280x1024_60
index|[
name|UDL_MODE_SIZE
index|]
init|=
block|{
comment|/* 108.00 MHz 60.0 Hz 									 * VESA std */
literal|0x00
block|,
literal|0x98
block|,
literal|0xf8
block|,
literal|0x0d
block|,
literal|0x57
block|,
literal|0x2a
block|,
literal|0x55
block|,
literal|0x4d
block|,
literal|0x54
block|,
literal|0xca
block|,
literal|0x0d
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0x94
block|,
literal|0x43
block|,
literal|0x05
block|,
literal|0x00
block|,
literal|0x9a
block|,
literal|0xa8
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xf9
block|,
literal|0x04
block|,
literal|0x00
block|,
literal|0x04
block|,
literal|0x02
block|,
literal|0x60
block|,
literal|0x54
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint8_t
name|udl_reg_vals_1280x1024_75
index|[
name|UDL_MODE_SIZE
index|]
init|=
block|{
comment|/* 135.00 MHz 75.0 Hz 									 * VESA std */
literal|0x00
block|,
literal|0xce
block|,
literal|0x12
block|,
literal|0x3f
block|,
literal|0x9f
block|,
literal|0x2a
block|,
literal|0x55
block|,
literal|0x4d
block|,
literal|0x54
block|,
literal|0xca
block|,
literal|0x0d
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0x32
block|,
literal|0x60
block|,
literal|0x05
block|,
literal|0x00
block|,
literal|0x9a
block|,
literal|0xa8
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xf9
block|,
literal|0x04
block|,
literal|0x00
block|,
literal|0x04
block|,
literal|0x02
block|,
literal|0x78
block|,
literal|0x69
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint8_t
name|udl_reg_vals_1366x768_60
index|[
name|UDL_MODE_SIZE
index|]
init|=
block|{
comment|/* 90 MHz 60.0 Hz */
literal|0x01
block|,
literal|0x19
block|,
literal|0x1e
block|,
literal|0x1f
block|,
literal|0xb0
block|,
literal|0x93
block|,
literal|0x60
block|,
literal|0x40
block|,
literal|0x7b
block|,
literal|0x36
block|,
literal|0xe8
block|,
literal|0x27
block|,
literal|0x32
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0x05
block|,
literal|0x56
block|,
literal|0x03
block|,
literal|0xd9
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xfc
block|,
literal|0xa7
block|,
literal|0x03
block|,
literal|0x00
block|,
literal|0x04
block|,
literal|0x02
block|,
literal|0x9a
block|,
literal|0x42
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint8_t
name|udl_reg_vals_1440x900_60
index|[
name|UDL_MODE_SIZE
index|]
init|=
block|{
comment|/* 106.47 MHz 59.9 Hz */
literal|0x00
block|,
literal|0x24
block|,
literal|0xce
block|,
literal|0xe7
block|,
literal|0x72
block|,
literal|0x36
block|,
literal|0x0a
block|,
literal|0x86
block|,
literal|0xca
block|,
literal|0x1c
block|,
literal|0x10
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0x60
block|,
literal|0x3a
block|,
literal|0x05
block|,
literal|0xa0
block|,
literal|0x0d
block|,
literal|0x94
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xf9
block|,
literal|0x03
block|,
literal|0x84
block|,
literal|0x04
block|,
literal|0x02
block|,
literal|0x2e
block|,
literal|0x53
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint8_t
name|udl_reg_vals_1440x900_59
index|[
name|UDL_MODE_SIZE
index|]
init|=
block|{
comment|/* 106.50 MHz 59.8 Hz */
literal|0x00
block|,
literal|0x24
block|,
literal|0xce
block|,
literal|0xe7
block|,
literal|0x72
block|,
literal|0xd8
block|,
literal|0x2a
block|,
literal|0x1b
block|,
literal|0x28
block|,
literal|0x1c
block|,
literal|0x10
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0x60
block|,
literal|0x3a
block|,
literal|0x05
block|,
literal|0xa0
block|,
literal|0x36
block|,
literal|0x50
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xf9
block|,
literal|0x03
block|,
literal|0x84
block|,
literal|0x04
block|,
literal|0x02
block|,
literal|0x34
block|,
literal|0x53
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint8_t
name|udl_reg_vals_1440x900_75
index|[
name|UDL_MODE_SIZE
index|]
init|=
block|{
comment|/* 136.49 MHz 75.0 Hz */
literal|0x00
block|,
literal|0x73
block|,
literal|0xa6
block|,
literal|0x14
block|,
literal|0xea
block|,
literal|0x0a
block|,
literal|0x95
block|,
literal|0xca
block|,
literal|0x10
block|,
literal|0x7f
block|,
literal|0x46
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0x60
block|,
literal|0x3a
block|,
literal|0x05
block|,
literal|0xa0
block|,
literal|0x94
block|,
literal|0x20
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xf9
block|,
literal|0x03
block|,
literal|0x84
block|,
literal|0x04
block|,
literal|0x02
block|,
literal|0xa2
block|,
literal|0x6a
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint8_t
name|udl_reg_vals_1680x1050_60
index|[
name|UDL_MODE_SIZE
index|]
init|=
block|{
comment|/* 147.14 MHz 60.0 Hz */
literal|0x00
block|,
literal|0x53
block|,
literal|0x43
block|,
literal|0xa6
block|,
literal|0x71
block|,
literal|0xc1
block|,
literal|0x52
block|,
literal|0xd9
block|,
literal|0x29
block|,
literal|0x69
block|,
literal|0x9f
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xd7
block|,
literal|0xee
block|,
literal|0x06
block|,
literal|0x90
block|,
literal|0xb2
block|,
literal|0x53
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xf9
block|,
literal|0x04
block|,
literal|0x1a
block|,
literal|0x04
block|,
literal|0x02
block|,
literal|0xf4
block|,
literal|0x72
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint8_t
name|udl_reg_vals_1600x1200_60
index|[
name|UDL_MODE_SIZE
index|]
init|=
block|{
comment|/* 162.00 MHz 60.0 Hz 									 * VESA std */
literal|0x00
block|,
literal|0xcf
block|,
literal|0xa4
block|,
literal|0x3c
block|,
literal|0x4e
block|,
literal|0x55
block|,
literal|0x73
block|,
literal|0x71
block|,
literal|0x2b
block|,
literal|0x71
block|,
literal|0x52
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xee
block|,
literal|0xca
block|,
literal|0x06
block|,
literal|0x40
block|,
literal|0xe2
block|,
literal|0x57
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0xf9
block|,
literal|0x04
block|,
literal|0xb0
block|,
literal|0x04
block|,
literal|0x02
block|,
literal|0x90
block|,
literal|0x7e
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint8_t
name|udl_reg_vals_1920x1080_60
index|[
name|UDL_MODE_SIZE
index|]
init|=
block|{
comment|/* 138.50 MHz 59.9 Hz */
literal|0x00
block|,
literal|0x73
block|,
literal|0xa6
block|,
literal|0x28
block|,
literal|0xb3
block|,
literal|0x54
block|,
literal|0xaa
block|,
literal|0x41
block|,
literal|0x5d
block|,
literal|0x0d
block|,
literal|0x9f
block|,
literal|0x32
block|,
literal|0x60
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0x07
block|,
literal|0x80
block|,
literal|0x0a
block|,
literal|0xea
block|,
literal|0xff
block|,
literal|0xf9
block|,
literal|0xff
block|,
literal|0xff
block|,
literal|0x04
block|,
literal|0x38
block|,
literal|0x04
block|,
literal|0x02
block|,
literal|0xe0
block|,
literal|0x7c
block|}
decl_stmt|;
end_decl_stmt

begin_struct
struct|struct
name|udl_mode
block|{
name|uint16_t
name|hdisplay
decl_stmt|;
name|uint16_t
name|vdisplay
decl_stmt|;
name|uint8_t
name|hz
decl_stmt|;
name|uint16_t
name|chip
decl_stmt|;
name|uint32_t
name|clock
decl_stmt|;
specifier|const
name|uint8_t
modifier|*
name|mode
decl_stmt|;
block|}
struct|;
end_struct

begin_decl_stmt
specifier|static
specifier|const
name|struct
name|udl_mode
name|udl_modes
index|[
name|UDL_MAX_MODES
index|]
init|=
block|{
block|{
literal|640
block|,
literal|480
block|,
literal|60
block|,
name|DLALL
block|,
literal|2520
block|,
name|udl_reg_vals_640x480_60
block|}
block|,
block|{
literal|640
block|,
literal|480
block|,
literal|67
block|,
name|DLALL
block|,
literal|3025
block|,
name|udl_reg_vals_640x480_67
block|}
block|,
block|{
literal|640
block|,
literal|480
block|,
literal|72
block|,
name|DLALL
block|,
literal|3150
block|,
name|udl_reg_vals_640x480_72
block|}
block|,
block|{
literal|640
block|,
literal|480
block|,
literal|75
block|,
name|DLALL
block|,
literal|3150
block|,
name|udl_reg_vals_640x480_75
block|}
block|,
block|{
literal|800
block|,
literal|480
block|,
literal|59
block|,
name|DLALL
block|,
literal|5000
block|,
name|udl_reg_vals_800x480_61
block|}
block|,
block|{
literal|800
block|,
literal|480
block|,
literal|61
block|,
name|DLALL
block|,
literal|3300
block|,
name|udl_reg_vals_800x480_61
block|}
block|,
block|{
literal|800
block|,
literal|600
block|,
literal|56
block|,
name|DLALL
block|,
literal|3600
block|,
name|udl_reg_vals_800x600_56
block|}
block|,
block|{
literal|800
block|,
literal|600
block|,
literal|60
block|,
name|DLALL
block|,
literal|4000
block|,
name|udl_reg_vals_800x600_60
block|}
block|,
block|{
literal|800
block|,
literal|600
block|,
literal|72
block|,
name|DLALL
block|,
literal|5000
block|,
name|udl_reg_vals_800x600_72
block|}
block|,
block|{
literal|800
block|,
literal|600
block|,
literal|74
block|,
name|DLALL
block|,
literal|5000
block|,
name|udl_reg_vals_800x600_74
block|}
block|,
block|{
literal|800
block|,
literal|600
block|,
literal|75
block|,
name|DLALL
block|,
literal|4950
block|,
name|udl_reg_vals_800x600_75
block|}
block|,
block|{
literal|1024
block|,
literal|768
block|,
literal|60
block|,
name|DLALL
block|,
literal|6500
block|,
name|udl_reg_vals_1024x768_60
block|}
block|,
block|{
literal|1024
block|,
literal|768
block|,
literal|70
block|,
name|DLALL
block|,
literal|7500
block|,
name|udl_reg_vals_1024x768_70
block|}
block|,
block|{
literal|1024
block|,
literal|768
block|,
literal|75
block|,
name|DLALL
block|,
literal|7850
block|,
name|udl_reg_vals_1024x768_75
block|}
block|,
block|{
literal|1280
block|,
literal|800
block|,
literal|60
block|,
name|DLALL
block|,
literal|8346
block|,
name|udl_reg_vals_1280x800_60
block|}
block|,
block|{
literal|1280
block|,
literal|960
block|,
literal|60
block|,
name|DLALL
block|,
literal|10800
block|,
name|udl_reg_vals_1280x960_60
block|}
block|,
block|{
literal|1280
block|,
literal|1024
block|,
literal|60
block|,
name|DLALL
block|,
literal|10800
block|,
name|udl_reg_vals_1280x1024_60
block|}
block|,
block|{
literal|1280
block|,
literal|1024
block|,
literal|75
block|,
name|DLALL
block|,
literal|13500
block|,
name|udl_reg_vals_1280x1024_75
block|}
block|,
block|{
literal|1366
block|,
literal|768
block|,
literal|60
block|,
name|DLALL
block|,
literal|9000
block|,
name|udl_reg_vals_1366x768_60
block|}
block|,
block|{
literal|1440
block|,
literal|900
block|,
literal|59
block|,
name|DL125
block|,
literal|10650
block|,
name|udl_reg_vals_1440x900_59
block|}
block|,
block|{
literal|1440
block|,
literal|900
block|,
literal|60
block|,
name|DL125
block|,
literal|10647
block|,
name|udl_reg_vals_1440x900_60
block|}
block|,
block|{
literal|1440
block|,
literal|900
block|,
literal|75
block|,
name|DL125
block|,
literal|13649
block|,
name|udl_reg_vals_1440x900_75
block|}
block|,
block|{
literal|1680
block|,
literal|1050
block|,
literal|60
block|,
name|DL160
block|,
literal|14714
block|,
name|udl_reg_vals_1680x1050_60
block|}
block|,
block|{
literal|1600
block|,
literal|1200
block|,
literal|60
block|,
name|DL160
block|,
literal|16200
block|,
name|udl_reg_vals_1600x1200_60
block|}
block|,
block|{
literal|1920
block|,
literal|1080
block|,
literal|60
block|,
name|DL165
block|,
literal|13850
block|,
name|udl_reg_vals_1920x1080_60
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/*  * Encryption.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|uint8_t
name|udl_null_key_1
index|[]
init|=
block|{
literal|0x57
block|,
literal|0xcd
block|,
literal|0xdc
block|,
literal|0xa7
block|,
literal|0x1c
block|,
literal|0x88
block|,
literal|0x5e
block|,
literal|0x15
block|,
literal|0x60
block|,
literal|0xfe
block|,
literal|0xc6
block|,
literal|0x97
block|,
literal|0x16
block|,
literal|0x3d
block|,
literal|0x47
block|,
literal|0xf2
block|}
decl_stmt|;
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* _UDL_H_ */
end_comment

end_unit

