--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml SuperiorContador.twx SuperiorContador.ncd -o
SuperiorContador.twr SuperiorContador.pcf -ucf pines.ucf

Design file:              SuperiorContador.ncd
Physical constraint file: SuperiorContador.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1055 paths analyzed, 60 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.286ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_2/cuenta_3 (SLICE_X21Y40.D3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/cuenta_16 (FF)
  Destination:          XLXI_2/cuenta_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.232ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/cuenta_16 to XLXI_2/cuenta_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.BQ      Tcko                  0.391   XLXI_2/cuenta<18>
                                                       XLXI_2/cuenta_16
    SLICE_X18Y42.A2      net (fanout=2)        0.806   XLXI_2/cuenta<16>
    SLICE_X18Y42.A       Tilo                  0.203   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>3
                                                       XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>4
    SLICE_X19Y43.A3      net (fanout=2)        0.452   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>3
    SLICE_X19Y43.A       Tilo                  0.259   XLXI_2/cuenta<14>
                                                       XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X21Y40.D3      net (fanout=13)       0.799   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>5
    SLICE_X21Y40.CLK     Tas                   0.322   XLXI_2/cuenta<3>
                                                       XLXI_2/Mcount_cuenta_eqn_31
                                                       XLXI_2/cuenta_3
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (1.175ns logic, 2.057ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/cuenta_25 (FF)
  Destination:          XLXI_2/cuenta_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.180ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.142 - 0.159)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/cuenta_25 to XLXI_2/cuenta_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.BQ      Tcko                  0.391   XLXI_2/cuenta<25>
                                                       XLXI_2/cuenta_25
    SLICE_X21Y43.C2      net (fanout=2)        0.771   XLXI_2/cuenta<25>
    SLICE_X21Y43.C       Tilo                  0.259   XLXI_2/cuenta<25>
                                                       XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>1
    SLICE_X19Y43.A5      net (fanout=2)        0.379   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>
    SLICE_X19Y43.A       Tilo                  0.259   XLXI_2/cuenta<14>
                                                       XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X21Y40.D3      net (fanout=13)       0.799   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>5
    SLICE_X21Y40.CLK     Tas                   0.322   XLXI_2/cuenta<3>
                                                       XLXI_2/Mcount_cuenta_eqn_31
                                                       XLXI_2/cuenta_3
    -------------------------------------------------  ---------------------------
    Total                                      3.180ns (1.231ns logic, 1.949ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/cuenta_23 (FF)
  Destination:          XLXI_2/cuenta_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.176ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.237 - 0.256)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/cuenta_23 to XLXI_2/cuenta_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y45.AQ      Tcko                  0.447   XLXI_2/cuenta<24>
                                                       XLXI_2/cuenta_23
    SLICE_X21Y43.C3      net (fanout=2)        0.711   XLXI_2/cuenta<23>
    SLICE_X21Y43.C       Tilo                  0.259   XLXI_2/cuenta<25>
                                                       XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>1
    SLICE_X19Y43.A5      net (fanout=2)        0.379   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>
    SLICE_X19Y43.A       Tilo                  0.259   XLXI_2/cuenta<14>
                                                       XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X21Y40.D3      net (fanout=13)       0.799   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>5
    SLICE_X21Y40.CLK     Tas                   0.322   XLXI_2/cuenta<3>
                                                       XLXI_2/Mcount_cuenta_eqn_31
                                                       XLXI_2/cuenta_3
    -------------------------------------------------  ---------------------------
    Total                                      3.176ns (1.287ns logic, 1.889ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/cuenta_7 (SLICE_X21Y41.D3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/cuenta_16 (FF)
  Destination:          XLXI_2/cuenta_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.219ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.145 - 0.161)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/cuenta_16 to XLXI_2/cuenta_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.BQ      Tcko                  0.391   XLXI_2/cuenta<18>
                                                       XLXI_2/cuenta_16
    SLICE_X18Y42.A2      net (fanout=2)        0.806   XLXI_2/cuenta<16>
    SLICE_X18Y42.A       Tilo                  0.203   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>3
                                                       XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>4
    SLICE_X19Y43.A3      net (fanout=2)        0.452   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>3
    SLICE_X19Y43.A       Tilo                  0.259   XLXI_2/cuenta<14>
                                                       XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X21Y41.D3      net (fanout=13)       0.786   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>5
    SLICE_X21Y41.CLK     Tas                   0.322   XLXI_2/cuenta<7>
                                                       XLXI_2/Mcount_cuenta_eqn_71
                                                       XLXI_2/cuenta_7
    -------------------------------------------------  ---------------------------
    Total                                      3.219ns (1.175ns logic, 2.044ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/cuenta_25 (FF)
  Destination:          XLXI_2/cuenta_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.167ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.145 - 0.159)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/cuenta_25 to XLXI_2/cuenta_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.BQ      Tcko                  0.391   XLXI_2/cuenta<25>
                                                       XLXI_2/cuenta_25
    SLICE_X21Y43.C2      net (fanout=2)        0.771   XLXI_2/cuenta<25>
    SLICE_X21Y43.C       Tilo                  0.259   XLXI_2/cuenta<25>
                                                       XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>1
    SLICE_X19Y43.A5      net (fanout=2)        0.379   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>
    SLICE_X19Y43.A       Tilo                  0.259   XLXI_2/cuenta<14>
                                                       XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X21Y41.D3      net (fanout=13)       0.786   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>5
    SLICE_X21Y41.CLK     Tas                   0.322   XLXI_2/cuenta<7>
                                                       XLXI_2/Mcount_cuenta_eqn_71
                                                       XLXI_2/cuenta_7
    -------------------------------------------------  ---------------------------
    Total                                      3.167ns (1.231ns logic, 1.936ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/cuenta_23 (FF)
  Destination:          XLXI_2/cuenta_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.163ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.240 - 0.256)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/cuenta_23 to XLXI_2/cuenta_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y45.AQ      Tcko                  0.447   XLXI_2/cuenta<24>
                                                       XLXI_2/cuenta_23
    SLICE_X21Y43.C3      net (fanout=2)        0.711   XLXI_2/cuenta<23>
    SLICE_X21Y43.C       Tilo                  0.259   XLXI_2/cuenta<25>
                                                       XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>1
    SLICE_X19Y43.A5      net (fanout=2)        0.379   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>
    SLICE_X19Y43.A       Tilo                  0.259   XLXI_2/cuenta<14>
                                                       XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X21Y41.D3      net (fanout=13)       0.786   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>5
    SLICE_X21Y41.CLK     Tas                   0.322   XLXI_2/cuenta<7>
                                                       XLXI_2/Mcount_cuenta_eqn_71
                                                       XLXI_2/cuenta_7
    -------------------------------------------------  ---------------------------
    Total                                      3.163ns (1.287ns logic, 1.876ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/cuenta_20 (SLICE_X21Y45.B1), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/cuenta_16 (FF)
  Destination:          XLXI_2/cuenta_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.226ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/cuenta_16 to XLXI_2/cuenta_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.BQ      Tcko                  0.391   XLXI_2/cuenta<18>
                                                       XLXI_2/cuenta_16
    SLICE_X18Y42.A2      net (fanout=2)        0.806   XLXI_2/cuenta<16>
    SLICE_X18Y42.A       Tilo                  0.203   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>3
                                                       XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>4
    SLICE_X21Y43.A4      net (fanout=2)        0.596   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>3
    SLICE_X21Y43.A       Tilo                  0.259   XLXI_2/cuenta<25>
                                                       XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>5
    SLICE_X21Y45.B1      net (fanout=13)       0.649   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o
    SLICE_X21Y45.CLK     Tas                   0.322   XLXI_2/cuenta<22>
                                                       XLXI_2/Mcount_cuenta_eqn_201
                                                       XLXI_2/cuenta_20
    -------------------------------------------------  ---------------------------
    Total                                      3.226ns (1.175ns logic, 2.051ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/cuenta_11 (FF)
  Destination:          XLXI_2/cuenta_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.146ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.153 - 0.156)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/cuenta_11 to XLXI_2/cuenta_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y42.DQ      Tcko                  0.391   XLXI_2/cuenta<11>
                                                       XLXI_2/cuenta_11
    SLICE_X18Y42.A3      net (fanout=2)        0.726   XLXI_2/cuenta<11>
    SLICE_X18Y42.A       Tilo                  0.203   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>3
                                                       XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>4
    SLICE_X21Y43.A4      net (fanout=2)        0.596   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>3
    SLICE_X21Y43.A       Tilo                  0.259   XLXI_2/cuenta<25>
                                                       XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>5
    SLICE_X21Y45.B1      net (fanout=13)       0.649   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o
    SLICE_X21Y45.CLK     Tas                   0.322   XLXI_2/cuenta<22>
                                                       XLXI_2/Mcount_cuenta_eqn_201
                                                       XLXI_2/cuenta_20
    -------------------------------------------------  ---------------------------
    Total                                      3.146ns (1.175ns logic, 1.971ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/cuenta_25 (FF)
  Destination:          XLXI_2/cuenta_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.094ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.153 - 0.159)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/cuenta_25 to XLXI_2/cuenta_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.BQ      Tcko                  0.391   XLXI_2/cuenta<25>
                                                       XLXI_2/cuenta_25
    SLICE_X21Y43.C2      net (fanout=2)        0.771   XLXI_2/cuenta<25>
    SLICE_X21Y43.C       Tilo                  0.259   XLXI_2/cuenta<25>
                                                       XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>1
    SLICE_X21Y43.A2      net (fanout=2)        0.443   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>
    SLICE_X21Y43.A       Tilo                  0.259   XLXI_2/cuenta<25>
                                                       XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>5
    SLICE_X21Y45.B1      net (fanout=13)       0.649   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o
    SLICE_X21Y45.CLK     Tas                   0.322   XLXI_2/cuenta<22>
                                                       XLXI_2/Mcount_cuenta_eqn_201
                                                       XLXI_2/cuenta_20
    -------------------------------------------------  ---------------------------
    Total                                      3.094ns (1.231ns logic, 1.863ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_2/aux (SLICE_X26Y28.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/aux (FF)
  Destination:          XLXI_2/aux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_2/aux to XLXI_2/aux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y28.AQ      Tcko                  0.234   XLXI_2/aux
                                                       XLXI_2/aux
    SLICE_X26Y28.A6      net (fanout=2)        0.027   XLXI_2/aux
    SLICE_X26Y28.CLK     Tah         (-Th)    -0.197   XLXI_2/aux
                                                       XLXI_2/aux_rstpot
                                                       XLXI_2/aux
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.431ns logic, 0.027ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/unseg (SLICE_X21Y43.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.596ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/cuenta_18 (FF)
  Destination:          XLXI_2/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_2/cuenta_18 to XLXI_2/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.DQ      Tcko                  0.198   XLXI_2/cuenta<18>
                                                       XLXI_2/cuenta_18
    SLICE_X21Y43.A5      net (fanout=3)        0.183   XLXI_2/cuenta<18>
    SLICE_X21Y43.CLK     Tah         (-Th)    -0.215   XLXI_2/cuenta<25>
                                                       XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>5
                                                       XLXI_2/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.413ns logic, 0.183ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/cuenta_25 (SLICE_X21Y43.B6), 26 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/cuenta_18 (FF)
  Destination:          XLXI_2/cuenta_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.781ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_2/cuenta_18 to XLXI_2/cuenta_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.DQ      Tcko                  0.198   XLXI_2/cuenta<18>
                                                       XLXI_2/cuenta_18
    SLICE_X21Y43.A5      net (fanout=3)        0.183   XLXI_2/cuenta<18>
    SLICE_X21Y43.A       Tilo                  0.156   XLXI_2/cuenta<25>
                                                       XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>5
    SLICE_X21Y43.B6      net (fanout=13)       0.029   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o
    SLICE_X21Y43.CLK     Tah         (-Th)    -0.215   XLXI_2/cuenta<25>
                                                       XLXI_2/Mcount_cuenta_eqn_251
                                                       XLXI_2/cuenta_25
    -------------------------------------------------  ---------------------------
    Total                                      0.781ns (0.569ns logic, 0.212ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/cuenta_17 (FF)
  Destination:          XLXI_2/cuenta_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.027ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_2/cuenta_17 to XLXI_2/cuenta_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.CQ      Tcko                  0.198   XLXI_2/cuenta<18>
                                                       XLXI_2/cuenta_17
    SLICE_X21Y43.D6      net (fanout=2)        0.119   XLXI_2/cuenta<17>
    SLICE_X21Y43.D       Tilo                  0.156   XLXI_2/cuenta<25>
                                                       XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>2
    SLICE_X21Y43.A3      net (fanout=2)        0.154   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>1
    SLICE_X21Y43.A       Tilo                  0.156   XLXI_2/cuenta<25>
                                                       XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>5
    SLICE_X21Y43.B6      net (fanout=13)       0.029   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o
    SLICE_X21Y43.CLK     Tah         (-Th)    -0.215   XLXI_2/cuenta<25>
                                                       XLXI_2/Mcount_cuenta_eqn_251
                                                       XLXI_2/cuenta_25
    -------------------------------------------------  ---------------------------
    Total                                      1.027ns (0.725ns logic, 0.302ns route)
                                                       (70.6% logic, 29.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/cuenta_6 (FF)
  Destination:          XLXI_2/cuenta_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.083ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.039 - 0.032)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_2/cuenta_6 to XLXI_2/cuenta_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y41.CQ      Tcko                  0.198   XLXI_2/cuenta<7>
                                                       XLXI_2/cuenta_6
    SLICE_X21Y43.D5      net (fanout=2)        0.175   XLXI_2/cuenta<6>
    SLICE_X21Y43.D       Tilo                  0.156   XLXI_2/cuenta<25>
                                                       XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>2
    SLICE_X21Y43.A3      net (fanout=2)        0.154   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>1
    SLICE_X21Y43.A       Tilo                  0.156   XLXI_2/cuenta<25>
                                                       XLXI_2/PWR_9_o_cuenta[25]_equal_1_o<25>5
    SLICE_X21Y43.B6      net (fanout=13)       0.029   XLXI_2/PWR_9_o_cuenta[25]_equal_1_o
    SLICE_X21Y43.CLK     Tah         (-Th)    -0.215   XLXI_2/cuenta<25>
                                                       XLXI_2/Mcount_cuenta_eqn_251
                                                       XLXI_2/cuenta_25
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.725ns logic, 0.358ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: XLXI_2/cuenta<24>/SR
  Logical resource: XLXI_2/cuenta_23/SR
  Location pin: SLICE_X18Y45.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: XLXI_2/cuenta<24>/SR
  Logical resource: XLXI_2/cuenta_24/SR
  Location pin: SLICE_X18Y45.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.286|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1055 paths, 0 nets, and 132 connections

Design statistics:
   Minimum period:   3.286ns{1}   (Maximum frequency: 304.321MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 15 05:50:18 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 163 MB



