# DRAM Memory Array

4 – 8 banks
16K rows / bank
1024 columns / row
4 – 16 bits / column

long bitlines cause very slow edge
rates

## Rows
定义：

### Row Size

## Columns
定义：
Column: Smallest addressable quantity of DRAM on chip


### Column Size

## Banks
