<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: cpu/minor/fetch1.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<h1>cpu/minor/fetch1.hh</h1><a href="fetch1_8hh.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2013-2014 ARM Limited</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00006"></a>00006 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00007"></a>00007 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00008"></a>00008 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00009"></a>00009 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00010"></a>00010 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00011"></a>00011 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00012"></a>00012 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00015"></a>00015 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00016"></a>00016 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00017"></a>00017 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00018"></a>00018 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00019"></a>00019 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00020"></a>00020 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00021"></a>00021 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00022"></a>00022 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00023"></a>00023 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00024"></a>00024 <span class="comment"> *</span>
<a name="l00025"></a>00025 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00026"></a>00026 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00027"></a>00027 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00028"></a>00028 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00029"></a>00029 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00030"></a>00030 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00031"></a>00031 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00032"></a>00032 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00033"></a>00033 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00034"></a>00034 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00035"></a>00035 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00036"></a>00036 <span class="comment"> *</span>
<a name="l00037"></a>00037 <span class="comment"> * Authors: Andrew Bardsley</span>
<a name="l00038"></a>00038 <span class="comment"> */</span>
<a name="l00039"></a>00039 
<a name="l00047"></a>00047 <span class="preprocessor">#ifndef __CPU_MINOR_FETCH1_HH__</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span><span class="preprocessor">#define __CPU_MINOR_FETCH1_HH__</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span>
<a name="l00050"></a>00050 <span class="preprocessor">#include &quot;<a class="code" href="buffers_8hh.html" title="Classes for buffer, queue and FIFO behaviour.">cpu/minor/buffers.hh</a>&quot;</span>
<a name="l00051"></a>00051 <span class="preprocessor">#include &quot;<a class="code" href="minor_2cpu_8hh.html" title="Top level definition of the Minor in-order CPU model.">cpu/minor/cpu.hh</a>&quot;</span>
<a name="l00052"></a>00052 <span class="preprocessor">#include &quot;<a class="code" href="pipe__data_8hh.html" title="Contains class definitions for data flowing between pipeline stages in the top-level...">cpu/minor/pipe_data.hh</a>&quot;</span>
<a name="l00053"></a>00053 <span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span>
<a name="l00054"></a>00054 <span class="preprocessor">#include &quot;<a class="code" href="packet_8hh.html" title="Declaration of the Packet class.">mem/packet.hh</a>&quot;</span>
<a name="l00055"></a>00055 
<a name="l00056"></a>00056 <span class="keyword">namespace </span>Minor
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058 
<a name="l00061"></a><a class="code" href="classMinor_1_1Fetch1.html">00061</a> <span class="keyword">class </span><a class="code" href="classMinor_1_1Fetch1.html" title="A stage responsible for fetching &amp;quot;lines&amp;quot; from memory and passing them to...">Fetch1</a> : <span class="keyword">public</span> <a class="code" href="classNamed.html">Named</a>
<a name="l00062"></a>00062 {
<a name="l00063"></a>00063   <span class="keyword">protected</span>:
<a name="l00065"></a><a class="code" href="classMinor_1_1Fetch1_1_1IcachePort.html">00065</a>     <span class="keyword">class </span><a class="code" href="classMinor_1_1Fetch1_1_1IcachePort.html" title="Exposable fetch port.">IcachePort</a> : <span class="keyword">public</span> <a class="code" href="classMinorCPU.html" title="MinorCPU is an in-order CPU model with four fixed pipeline stages:.">MinorCPU</a>::MinorCPUPort
<a name="l00066"></a>00066     {
<a name="l00067"></a>00067       <span class="keyword">protected</span>:
<a name="l00069"></a><a class="code" href="classMinor_1_1Fetch1_1_1IcachePort.html#a122bd1bb5bf3a01e45fa47ca283a4dda">00069</a>         <a class="code" href="classMinor_1_1Fetch1.html" title="A stage responsible for fetching &amp;quot;lines&amp;quot; from memory and passing them to...">Fetch1</a> &amp;<a class="code" href="classMinor_1_1Fetch1_1_1IcachePort.html#a122bd1bb5bf3a01e45fa47ca283a4dda" title="My owner.">fetch</a>;
<a name="l00070"></a>00070 
<a name="l00071"></a>00071       <span class="keyword">public</span>:
<a name="l00072"></a><a class="code" href="classMinor_1_1Fetch1_1_1IcachePort.html#aefd95345fa93d0b12cad92d0a2146f06">00072</a>         <a class="code" href="classMinor_1_1Fetch1_1_1IcachePort.html#aefd95345fa93d0b12cad92d0a2146f06">IcachePort</a>(std::string <a class="code" href="classPort.html#a50829f8dbf48bf6d03bceb9790be51b7" title="Return port name (for DPRINTF).">name</a>, <a class="code" href="classMinor_1_1Fetch1.html" title="A stage responsible for fetching &amp;quot;lines&amp;quot; from memory and passing them to...">Fetch1</a> &amp;fetch_, <a class="code" href="classMinorCPU.html" title="MinorCPU is an in-order CPU model with four fixed pipeline stages:.">MinorCPU</a> &amp;<a class="code" href="classMinorCPU_1_1MinorCPUPort.html#a7004d87d1a19db47f83db03a560a2e63" title="The enclosing cpu.">cpu</a>) :
<a name="l00073"></a>00073             <a class="code" href="classMinorCPU.html" title="MinorCPU is an in-order CPU model with four fixed pipeline stages:.">MinorCPU</a>::<a class="code" href="classMinorCPU_1_1MinorCPUPort.html#a44bf248a5d436de66456121112017dad">MinorCPUPort</a>(name, cpu), <a class="code" href="classMinor_1_1Fetch1_1_1IcachePort.html#a122bd1bb5bf3a01e45fa47ca283a4dda" title="My owner.">fetch</a>(fetch_)
<a name="l00074"></a>00074         { }
<a name="l00075"></a>00075 
<a name="l00076"></a>00076       <span class="keyword">protected</span>:
<a name="l00077"></a><a class="code" href="classMinor_1_1Fetch1_1_1IcachePort.html#aec62b3d89dfe61e8528cdcdf3729eeab">00077</a>         <span class="keywordtype">bool</span> <a class="code" href="classMinor_1_1Fetch1_1_1IcachePort.html#aec62b3d89dfe61e8528cdcdf3729eeab" title="Receive a timing response from the slave port.">recvTimingResp</a>(<a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">PacketPtr</a> pkt)
<a name="l00078"></a>00078         { <span class="keywordflow">return</span> <a class="code" href="classMinor_1_1Fetch1_1_1IcachePort.html#a122bd1bb5bf3a01e45fa47ca283a4dda" title="My owner.">fetch</a>.<a class="code" href="classMinor_1_1Fetch1.html#a2113cc468418b7509cc81a7472122dd7" title="Memory interface.">recvTimingResp</a>(pkt); }
<a name="l00079"></a>00079 
<a name="l00080"></a><a class="code" href="classMinor_1_1Fetch1_1_1IcachePort.html#a48dbc674c94ae39c66e0407490a0a88c">00080</a>         <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1_1_1IcachePort.html#a48dbc674c94ae39c66e0407490a0a88c" title="Called by the slave port if sendTimingReq was called on this master port (causing...">recvReqRetry</a>() { <a class="code" href="classMinor_1_1Fetch1_1_1IcachePort.html#a122bd1bb5bf3a01e45fa47ca283a4dda" title="My owner.">fetch</a>.<a class="code" href="classMinor_1_1Fetch1.html#aa3a850d9e7a3469e1af95792c736c6b8">recvReqRetry</a>(); }
<a name="l00081"></a>00081     };
<a name="l00082"></a>00082 
<a name="l00101"></a><a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html">00101</a>     <span class="keyword">class </span><a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html" title="Memory access queuing.">FetchRequest</a> :
<a name="l00102"></a>00102         <span class="keyword">public</span> <a class="code" href="classBaseTLB.html">BaseTLB</a>::Translation, <span class="comment">/* For TLB lookups */</span>
<a name="l00103"></a>00103         <span class="keyword">public</span> <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">Packet</a>::<a class="code" href="structRubyTester_1_1SenderState.html">SenderState</a> <span class="comment">/* For packing into a Packet */</span>
<a name="l00104"></a>00104     {
<a name="l00105"></a>00105       <span class="keyword">protected</span>:
<a name="l00107"></a><a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ae6e6d20f96342113baf593c006788f41">00107</a>         <a class="code" href="classMinor_1_1Fetch1.html" title="A stage responsible for fetching &amp;quot;lines&amp;quot; from memory and passing them to...">Fetch1</a> &amp;<a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ae6e6d20f96342113baf593c006788f41" title="Owning fetch unit.">fetch</a>;
<a name="l00108"></a>00108 
<a name="l00109"></a>00109       <span class="keyword">public</span>:
<a name="l00112"></a><a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78">00112</a>         <span class="keyword">enum</span> <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78" title="Progress of this request through address translation and memory.">FetchRequestState</a>
<a name="l00113"></a>00113         {
<a name="l00114"></a><a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78a946f48e5e060f527c61f15c9fdac73ec">00114</a>             <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78a946f48e5e060f527c61f15c9fdac73ec">NotIssued</a>, <span class="comment">/* Just been made */</span>
<a name="l00115"></a><a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78ae223b1f3a650445cb614ac3033991dce">00115</a>             <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78ae223b1f3a650445cb614ac3033991dce">InTranslation</a>, <span class="comment">/* Issued to ITLB, must wait for reqply */</span>
<a name="l00116"></a><a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78a25e5018ad2198b97f2b64babe5da5bc7">00116</a>             <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78a25e5018ad2198b97f2b64babe5da5bc7">Translated</a>, <span class="comment">/* Translation complete */</span>
<a name="l00117"></a><a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78a1ad9aa57690e117bbac2348275ebad41">00117</a>             <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78a1ad9aa57690e117bbac2348275ebad41">RequestIssuing</a>, <span class="comment">/* Issued to memory, must wait for response */</span>
<a name="l00118"></a><a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78a426f9bf2a8658ab3b73ff80f7e53faab">00118</a>             <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78a426f9bf2a8658ab3b73ff80f7e53faab">Complete</a> <span class="comment">/* Complete.  Either a fault, or a fetched line */</span>
<a name="l00119"></a>00119         };
<a name="l00120"></a>00120 
<a name="l00121"></a><a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a0bccd6fab68b7eb8b8fb39c25a3d706f">00121</a>         <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78" title="Progress of this request through address translation and memory.">FetchRequestState</a> <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a0bccd6fab68b7eb8b8fb39c25a3d706f">state</a>;
<a name="l00122"></a>00122 
<a name="l00124"></a><a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a82b8884846ebf2cea033ec31e35326bb">00124</a>         <a class="code" href="classMinor_1_1InstId.html" title="Id for lines and instructions.">InstId</a> <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a82b8884846ebf2cea033ec31e35326bb" title="Identity of the line that this request will generate.">id</a>;
<a name="l00125"></a>00125 
<a name="l00130"></a><a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a13a71ed3c97c084923198f47d5a3d2f9">00130</a>         <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">PacketPtr</a> <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a13a71ed3c97c084923198f47d5a3d2f9" title="FetchRequests carry packets while they&amp;#39;re in the requests and transfers responses...">packet</a>;
<a name="l00131"></a>00131 
<a name="l00133"></a><a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a9709683076849def8a3cccb50f542a93">00133</a>         <a class="code" href="classRequest.html">Request</a> <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a9709683076849def8a3cccb50f542a93" title="The underlying request that this fetch represents.">request</a>;
<a name="l00134"></a>00134 
<a name="l00136"></a><a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ae7a84b8849e5a156cacdd63c5888dcdb">00136</a>         <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ae7a84b8849e5a156cacdd63c5888dcdb" title="PC to fixup with line address.">pc</a>;
<a name="l00137"></a>00137 
<a name="l00140"></a><a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad1ac8317c4b5c69a85c501384c99130a">00140</a>         <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad1ac8317c4b5c69a85c501384c99130a" title="Fill in a fault if one happens during fetch, check this by picking apart the response...">fault</a>;
<a name="l00141"></a>00141 
<a name="l00143"></a>00143         <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a209c5cbaf41e25d40554121c4ddd36bc" title="Make a packet to use with the memory transaction.">makePacket</a>();
<a name="l00144"></a>00144 
<a name="l00146"></a>00146         <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#af91d68113f9a15dca03abad45ba750a1" title="Report interface.">reportData</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>) <span class="keyword">const</span>;
<a name="l00147"></a>00147 
<a name="l00151"></a>00151         <span class="keywordtype">bool</span> <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a325920d500a5d8952c377b2a657c5f59" title="Is this line out of date with the current stream/prediction sequence and can it be...">isDiscardable</a>() <span class="keyword">const</span>;
<a name="l00152"></a>00152 
<a name="l00154"></a><a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a49fb465d0215561e34017c98e30f5e65">00154</a>         <span class="keywordtype">bool</span> <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a49fb465d0215561e34017c98e30f5e65" title="Is this a complete read line or fault.">isComplete</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a0bccd6fab68b7eb8b8fb39c25a3d706f">state</a> == <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78a426f9bf2a8658ab3b73ff80f7e53faab">Complete</a>; }
<a name="l00155"></a>00155 
<a name="l00156"></a>00156       <span class="keyword">protected</span>:
<a name="l00161"></a><a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a6523e2e87a061108743d5ba406b68928">00161</a>         <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a6523e2e87a061108743d5ba406b68928" title="BaseTLB::Translation interface.">markDelayed</a>() { }
<a name="l00162"></a>00162 
<a name="l00166"></a>00166         <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#aa5748afb5ebf6076ff846fddf00d5d83" title="Interface for ITLB responses.">finish</a>(<span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> &amp;fault_, <a class="code" href="classRequest.html">RequestPtr</a> request_,
<a name="l00167"></a>00167                     <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">BaseTLB::Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>);
<a name="l00168"></a>00168 
<a name="l00169"></a>00169       <span class="keyword">public</span>:
<a name="l00170"></a><a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a293e4ada3e7fe5537d2ed10113caf117">00170</a>         <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a293e4ada3e7fe5537d2ed10113caf117">FetchRequest</a>(<a class="code" href="classMinor_1_1Fetch1.html" title="A stage responsible for fetching &amp;quot;lines&amp;quot; from memory and passing them to...">Fetch1</a> &amp;fetch_, <a class="code" href="classMinor_1_1InstId.html" title="Id for lines and instructions.">InstId</a> id_, <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> pc_) :
<a name="l00171"></a>00171             <a class="code" href="structRubyTester_1_1SenderState.html">SenderState</a>(),
<a name="l00172"></a>00172             <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ae6e6d20f96342113baf593c006788f41" title="Owning fetch unit.">fetch</a>(fetch_),
<a name="l00173"></a>00173             <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a0bccd6fab68b7eb8b8fb39c25a3d706f">state</a>(<a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78a946f48e5e060f527c61f15c9fdac73ec">NotIssued</a>),
<a name="l00174"></a>00174             <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a82b8884846ebf2cea033ec31e35326bb" title="Identity of the line that this request will generate.">id</a>(id_),
<a name="l00175"></a>00175             <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a13a71ed3c97c084923198f47d5a3d2f9" title="FetchRequests carry packets while they&amp;#39;re in the requests and transfers responses...">packet</a>(NULL),
<a name="l00176"></a>00176             <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a9709683076849def8a3cccb50f542a93" title="The underlying request that this fetch represents.">request</a>(),
<a name="l00177"></a>00177             <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ae7a84b8849e5a156cacdd63c5888dcdb" title="PC to fixup with line address.">pc</a>(pc_),
<a name="l00178"></a>00178             <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad1ac8317c4b5c69a85c501384c99130a" title="Fill in a fault if one happens during fetch, check this by picking apart the response...">fault</a>(NoFault)
<a name="l00179"></a>00179         { }
<a name="l00180"></a>00180 
<a name="l00181"></a>00181         <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html#a0d7106e34d69d7e48b16f060b822ae24">~FetchRequest</a>();
<a name="l00182"></a>00182     };
<a name="l00183"></a>00183 
<a name="l00184"></a><a class="code" href="classMinor_1_1Fetch1.html#a3695451d93858bab53f2293ec01c672b">00184</a>     <span class="keyword">typedef</span> <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html" title="Memory access queuing.">FetchRequest</a> *<a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html" title="Memory access queuing.">FetchRequestPtr</a>;
<a name="l00185"></a>00185 
<a name="l00186"></a>00186   <span class="keyword">protected</span>:
<a name="l00190"></a><a class="code" href="classMinor_1_1Fetch1.html#ac56d337ea3205bd6e1b6b1b7501329b3">00190</a>     <a class="code" href="classMinorCPU.html" title="MinorCPU is an in-order CPU model with four fixed pipeline stages:.">MinorCPU</a> &amp;<a class="code" href="classMinor_1_1Fetch1.html#ac56d337ea3205bd6e1b6b1b7501329b3" title="Construction-assigned data members.">cpu</a>;
<a name="l00191"></a>00191 
<a name="l00193"></a><a class="code" href="classMinor_1_1Fetch1.html#a5a6b905593e55b24c21f64888b1a49bd">00193</a>     <a class="code" href="classMinor_1_1Latch.html" title="Wraps a MinorBuffer with Input/Output interfaces to ensure that units within the...">Latch&lt;BranchData&gt;::Output</a> <a class="code" href="classMinor_1_1Fetch1.html#a5a6b905593e55b24c21f64888b1a49bd" title="Input port carrying branch requests from Execute.">inp</a>;
<a name="l00195"></a><a class="code" href="classMinor_1_1Fetch1.html#abd33d029c531a4456dfbc61292b0ba56">00195</a>     <a class="code" href="classMinor_1_1Latch.html" title="Wraps a MinorBuffer with Input/Output interfaces to ensure that units within the...">Latch&lt;ForwardLineData&gt;::Input</a> <a class="code" href="classMinor_1_1Fetch1.html#abd33d029c531a4456dfbc61292b0ba56" title="Output port carrying read lines to Fetch2.">out</a>;
<a name="l00197"></a><a class="code" href="classMinor_1_1Fetch1.html#a9546a44ee769acfefd116ea0997c61be">00197</a>     <a class="code" href="classMinor_1_1Latch.html" title="Wraps a MinorBuffer with Input/Output interfaces to ensure that units within the...">Latch&lt;BranchData&gt;::Output</a> <a class="code" href="classMinor_1_1Fetch1.html#a9546a44ee769acfefd116ea0997c61be" title="Input port carrying branch predictions from Fetch2.">prediction</a>;
<a name="l00198"></a>00198 
<a name="l00200"></a><a class="code" href="classMinor_1_1Fetch1.html#a4ffc2df64eb72b063981991333f6fa4f">00200</a>     <a class="code" href="classMinor_1_1Reservable.html" title="Base class for space reservation requestable objects.">Reservable</a> &amp;<a class="code" href="classMinor_1_1Fetch1.html#a4ffc2df64eb72b063981991333f6fa4f" title="Interface to reserve space in the next stage.">nextStageReserve</a>;
<a name="l00201"></a>00201 
<a name="l00204"></a><a class="code" href="classMinor_1_1Fetch1.html#a59ab39197283b07b184db89c5a308a72">00204</a>     <a class="code" href="classMinor_1_1Fetch1_1_1IcachePort.html" title="Exposable fetch port.">IcachePort</a> <a class="code" href="classMinor_1_1Fetch1.html#a59ab39197283b07b184db89c5a308a72" title="IcachePort to pass to the CPU.">icachePort</a>;
<a name="l00205"></a>00205 
<a name="l00209"></a><a class="code" href="classMinor_1_1Fetch1.html#af477b2228d53002b9587784aee68f892">00209</a>     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classMinor_1_1Fetch1.html#af477b2228d53002b9587784aee68f892" title="Line snap size in bytes.">lineSnap</a>;
<a name="l00210"></a>00210 
<a name="l00215"></a><a class="code" href="classMinor_1_1Fetch1.html#a737f49421df735252b032a0e01ffda0b">00215</a>     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classMinor_1_1Fetch1.html#a737f49421df735252b032a0e01ffda0b" title="Maximum fetch width in bytes.">maxLineWidth</a>;
<a name="l00216"></a>00216 
<a name="l00218"></a><a class="code" href="classMinor_1_1Fetch1.html#ace8a5001e1ead292cd20867e92c65bcd">00218</a>     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classMinor_1_1Fetch1.html#ace8a5001e1ead292cd20867e92c65bcd" title="Maximum number of fetches allowed in flight (in queues or memory).">fetchLimit</a>;
<a name="l00219"></a>00219 
<a name="l00220"></a>00220   <span class="keyword">protected</span>:
<a name="l00224"></a><a class="code" href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396a">00224</a>     <span class="keyword">enum</span> <a class="code" href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396a" title="Cycle-by-cycle state.">FetchState</a>
<a name="l00225"></a>00225     {
<a name="l00226"></a><a class="code" href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396aa19a9bc105f38eb8b560e93c6a3f2e1ec">00226</a>         <a class="code" href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396aa19a9bc105f38eb8b560e93c6a3f2e1ec">FetchHalted</a>, <span class="comment">/* Not fetching, waiting to be woken by transition</span>
<a name="l00227"></a>00227 <span class="comment">            to FetchWaitingForPC.  The PC is not valid in this state */</span>
<a name="l00228"></a><a class="code" href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396aabc1a54a4b6d3fa62ef29e92729658f4a">00228</a>         <a class="code" href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396aabc1a54a4b6d3fa62ef29e92729658f4a">FetchWaitingForPC</a>, <span class="comment">/* Not fetching, waiting for stream change.</span>
<a name="l00229"></a>00229 <span class="comment">            This doesn&apos;t stop issued fetches from being returned and</span>
<a name="l00230"></a>00230 <span class="comment">            processed or for branches to change the state to Running. */</span>
<a name="l00231"></a><a class="code" href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396aa18da5cb1b6d1a0fe8adcbfac2f03e472">00231</a>         <a class="code" href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396aa18da5cb1b6d1a0fe8adcbfac2f03e472">FetchRunning</a> <span class="comment">/* Try to fetch, when possible */</span>
<a name="l00232"></a>00232     };
<a name="l00233"></a>00233 
<a name="l00236"></a><a class="code" href="classMinor_1_1Fetch1.html#afd82fe973ac20f2387518b7fe880d288">00236</a>     <a class="code" href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396a" title="Cycle-by-cycle state.">FetchState</a> <a class="code" href="classMinor_1_1Fetch1.html#afd82fe973ac20f2387518b7fe880d288" title="Stage cycle-by-cycle state.">state</a>;
<a name="l00237"></a>00237 
<a name="l00241"></a><a class="code" href="classMinor_1_1Fetch1.html#a68cc41950d48d4da37da2960f973011a">00241</a>     <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> <a class="code" href="classMinor_1_1Fetch1.html#a68cc41950d48d4da37da2960f973011a" title="Fetch PC value.">pc</a>;
<a name="l00242"></a>00242 
<a name="l00246"></a><a class="code" href="classMinor_1_1Fetch1.html#aa2f64aeccee0cb61cad0435219f2f551">00246</a>     <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="code" href="classMinor_1_1Fetch1.html#aa2f64aeccee0cb61cad0435219f2f551" title="Stream sequence number.">streamSeqNum</a>;
<a name="l00247"></a>00247 
<a name="l00252"></a><a class="code" href="classMinor_1_1Fetch1.html#afa3f896e1fffef34a6937cada8bef505">00252</a>     <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="code" href="classMinor_1_1Fetch1.html#afa3f896e1fffef34a6937cada8bef505" title="Prediction sequence number.">predictionSeqNum</a>;
<a name="l00253"></a>00253 
<a name="l00255"></a><a class="code" href="classMinor_1_1Fetch1.html#ab6c951a01059b0e91bce79bd02cf708e">00255</a>     <span class="keywordtype">bool</span> <a class="code" href="classMinor_1_1Fetch1.html#ab6c951a01059b0e91bce79bd02cf708e" title="Blocked indication for report.">blocked</a>;
<a name="l00256"></a>00256 
<a name="l00258"></a><a class="code" href="classMinor_1_1Fetch1.html#a017e190252de98bcb9d29249a374468f">00258</a>     <span class="keyword">enum</span> <a class="code" href="classMinor_1_1Fetch1.html#a017e190252de98bcb9d29249a374468f" title="State of memory access for head instruction fetch.">IcacheState</a>
<a name="l00259"></a>00259     {
<a name="l00260"></a><a class="code" href="classMinor_1_1Fetch1.html#a017e190252de98bcb9d29249a374468fa5f52d9fc976f4cc478f16cb2819b65fb">00260</a>         <a class="code" href="classMinor_1_1Fetch1.html#a017e190252de98bcb9d29249a374468fa5f52d9fc976f4cc478f16cb2819b65fb">IcacheRunning</a>, <span class="comment">/* Default. Step icache queues when possible */</span>
<a name="l00261"></a><a class="code" href="classMinor_1_1Fetch1.html#a017e190252de98bcb9d29249a374468fafe4b09359f8a9ccf143df55b43f641ae">00261</a>         <a class="code" href="classMinor_1_1Fetch1.html#a017e190252de98bcb9d29249a374468fafe4b09359f8a9ccf143df55b43f641ae">IcacheNeedsRetry</a> <span class="comment">/* Request rejected, will be asked to retry */</span>
<a name="l00262"></a>00262     };
<a name="l00263"></a>00263 
<a name="l00264"></a>00264     <span class="keyword">typedef</span> <a class="code" href="classMinor_1_1Queue.html" title="Wrapper for a queue type to act as a pipeline stage input queue.">Queue</a>&lt;<a class="code" href="classMinor_1_1Fetch1.html#a3695451d93858bab53f2293ec01c672b">FetchRequestPtr</a>,
<a name="l00265"></a>00265         <a class="code" href="classMinor_1_1ReportTraitsPtrAdaptor.html" title="A similar adaptor but for elements held by pointer ElemType should implement ReportIF...">ReportTraitsPtrAdaptor&lt;FetchRequestPtr&gt;</a>,
<a name="l00266"></a>00266         <a class="code" href="classMinor_1_1NoBubbleTraits.html" title=".">NoBubbleTraits&lt;FetchRequestPtr&gt;</a> &gt;
<a name="l00267"></a><a class="code" href="classMinor_1_1Fetch1.html#ab4b7a157f22995b896c1142a60649631">00267</a>         <a class="code" href="classMinor_1_1Queue.html">FetchQueue</a>;
<a name="l00268"></a>00268 
<a name="l00270"></a><a class="code" href="classMinor_1_1Fetch1.html#acde80e8c25dfc087763ab86ce71054ca">00270</a>     <a class="code" href="classMinor_1_1Queue.html">FetchQueue</a> <a class="code" href="classMinor_1_1Fetch1.html#acde80e8c25dfc087763ab86ce71054ca" title="Queue of address translated requests from Fetch1.">requests</a>;
<a name="l00271"></a>00271 
<a name="l00273"></a><a class="code" href="classMinor_1_1Fetch1.html#aee94137a22f4a3f6a761f2fa5cd13da2">00273</a>     <a class="code" href="classMinor_1_1Queue.html">FetchQueue</a> <a class="code" href="classMinor_1_1Fetch1.html#aee94137a22f4a3f6a761f2fa5cd13da2" title="Queue of in-memory system requests and responses.">transfers</a>;
<a name="l00274"></a>00274 
<a name="l00276"></a><a class="code" href="classMinor_1_1Fetch1.html#a03aa0813eb54c7f54d8bf6389f4464de">00276</a>     <a class="code" href="classMinor_1_1Fetch1.html#a017e190252de98bcb9d29249a374468f" title="State of memory access for head instruction fetch.">IcacheState</a> <a class="code" href="classMinor_1_1Fetch1.html#a03aa0813eb54c7f54d8bf6389f4464de" title="Retry state of icache_port.">icacheState</a>;
<a name="l00277"></a>00277 
<a name="l00279"></a><a class="code" href="classMinor_1_1Fetch1.html#a114e5fb7bb415b69a655df1d8c088629">00279</a>     <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="code" href="classMinor_1_1Fetch1.html#a114e5fb7bb415b69a655df1d8c088629" title="Sequence number for line fetch used for ordering lines to flush.">lineSeqNum</a>;
<a name="l00280"></a>00280 
<a name="l00285"></a><a class="code" href="classMinor_1_1Fetch1.html#a6d07c9b4ce4503d73e426fc3b23fedf0">00285</a>     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classMinor_1_1Fetch1.html#a6d07c9b4ce4503d73e426fc3b23fedf0" title="Count of the number fetches which have left the transfers queue and are in the &amp;#39;wild&amp;#39;...">numFetchesInMemorySystem</a>;
<a name="l00289"></a><a class="code" href="classMinor_1_1Fetch1.html#a3610e3e08037ed8642dc1521daa0e355">00289</a>     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classMinor_1_1Fetch1.html#a3610e3e08037ed8642dc1521daa0e355" title="Number of requests inside the ITLB rather than in the queues.">numFetchesInITLB</a>;
<a name="l00290"></a>00290 
<a name="l00291"></a>00291   <span class="keyword">protected</span>:
<a name="l00292"></a>00292     <span class="keyword">friend</span> std::ostream &amp;<a class="code" href="classMinor_1_1Fetch1.html#accd4396525fb5a78e383de747de5a648">operator &lt;&lt;</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>,
<a name="l00293"></a>00293         <a class="code" href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396a" title="Cycle-by-cycle state.">Fetch1::FetchState</a> <a class="code" href="classMinor_1_1Fetch1.html#afd82fe973ac20f2387518b7fe880d288" title="Stage cycle-by-cycle state.">state</a>);
<a name="l00294"></a>00294 
<a name="l00296"></a>00296     <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1.html#ae982f97f14ca82288bf09cfe97c635dd" title="Start fetching from a new address.">changeStream</a>(<span class="keyword">const</span> <a class="code" href="classMinor_1_1BranchData.html" title="Forward data betwen Execute and Fetch1 carrying change-of-address/stream information...">BranchData</a> &amp;branch);
<a name="l00297"></a>00297 
<a name="l00301"></a>00301     <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1.html#a3dca5fe4f4dcdc26da5b875467a62f73" title="Update streamSeqNum and predictionSeqNum from the given branch (and assume these...">updateExpectedSeqNums</a>(<span class="keyword">const</span> <a class="code" href="classMinor_1_1BranchData.html" title="Forward data betwen Execute and Fetch1 carrying change-of-address/stream information...">BranchData</a> &amp;branch);
<a name="l00302"></a>00302 
<a name="l00304"></a>00304     <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1.html#adbc9751a36d4682f5781e5caee4272f8" title="Convert a response to a ForwardLineData.">processResponse</a>(<a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html" title="Memory access queuing.">FetchRequestPtr</a> response,
<a name="l00305"></a>00305         <a class="code" href="classMinor_1_1ForwardLineData.html" title="Line fetch data in the forward direction.">ForwardLineData</a> &amp;line);
<a name="l00306"></a>00306 
<a name="l00307"></a>00307     <span class="keyword">friend</span> std::ostream &amp;<a class="code" href="classMinor_1_1Fetch1.html#accd4396525fb5a78e383de747de5a648">operator &lt;&lt;</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>,
<a name="l00308"></a>00308         <a class="code" href="classMinor_1_1Fetch1.html#a017e190252de98bcb9d29249a374468f" title="State of memory access for head instruction fetch.">IcacheState</a> <a class="code" href="classMinor_1_1Fetch1.html#afd82fe973ac20f2387518b7fe880d288" title="Stage cycle-by-cycle state.">state</a>);
<a name="l00309"></a>00309 
<a name="l00313"></a>00313     <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1.html#a7fbb3eb3b964ec4e9ed1ded2968c5d1a" title="Insert a line fetch into the requests.">fetchLine</a>();
<a name="l00314"></a>00314 
<a name="l00318"></a>00318     <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1.html#a9ace21e8131caf360190ea876cfa2934" title="Try and issue a fetch for a translated request at the head of the requests queue...">tryToSendToTransfers</a>(<a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html" title="Memory access queuing.">FetchRequestPtr</a> request);
<a name="l00319"></a>00319 
<a name="l00323"></a>00323     <span class="keywordtype">bool</span> <a class="code" href="classMinor_1_1Fetch1.html#a36a47e0e7486db47242305dbd01e7d6c" title="Try to send (or resend) a memory request&amp;#39;s next/only packet to the memory system...">tryToSend</a>(<a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html" title="Memory access queuing.">FetchRequestPtr</a> request);
<a name="l00324"></a>00324 
<a name="l00326"></a>00326     <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1.html#afbd19ec6f53a978de12d4b26ad8fd8e4" title="Move a request between queues.">moveFromRequestsToTransfers</a>(<a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html" title="Memory access queuing.">FetchRequestPtr</a> request);
<a name="l00327"></a>00327 
<a name="l00329"></a>00329     <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1.html#ac143710b93ec9f55bfc3e2882ef2fe4c" title="Step requests along between requests and transfers queues.">stepQueues</a>();
<a name="l00330"></a>00330 
<a name="l00333"></a>00333     <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1.html#a94df7f8249cb85765b3d61e4287c7f0a" title="Pop a request from the given queue and correctly deallocate and discard it.">popAndDiscard</a>(<a class="code" href="classMinor_1_1Queue.html">FetchQueue</a> &amp;queue);
<a name="l00334"></a>00334 
<a name="l00336"></a>00336     <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1.html#a9019b8dee589adff65fbda85e4a1a421" title="Handle pushing a TLB response onto the right queue.">handleTLBResponse</a>(<a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html" title="Memory access queuing.">FetchRequestPtr</a> response);
<a name="l00337"></a>00337 
<a name="l00340"></a>00340     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classMinor_1_1Fetch1.html#aced39dac4d2185966fe6184d46cea0ce" title="Returns the total number of queue occupancy, in-ITLB and in-memory system fetches...">numInFlightFetches</a>();
<a name="l00341"></a>00341 
<a name="l00343"></a>00343     <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1.html#a404253162839715a82f0f5b9fba4ad42" title="Print the appropriate MinorLine line for a fetch response.">minorTraceResponseLine</a>(<span class="keyword">const</span> std::string &amp;<a class="code" href="classNamed.html#a6dbf00581f5d749f95ae4a7795df0ebc">name</a>,
<a name="l00344"></a>00344         <a class="code" href="classMinor_1_1Fetch1_1_1FetchRequest.html" title="Memory access queuing.">FetchRequestPtr</a> response) <span class="keyword">const</span>;
<a name="l00345"></a>00345 
<a name="l00347"></a>00347     <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classMinor_1_1Fetch1.html#a2113cc468418b7509cc81a7472122dd7" title="Memory interface.">recvTimingResp</a>(<a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">PacketPtr</a> pkt);
<a name="l00348"></a>00348     <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1.html#aa3a850d9e7a3469e1af95792c736c6b8">recvReqRetry</a>();
<a name="l00349"></a>00349 
<a name="l00350"></a>00350   <span class="keyword">public</span>:
<a name="l00351"></a>00351     <a class="code" href="classMinor_1_1Fetch1.html#a35c6e019502636a77f8e7375aba1868e">Fetch1</a>(<span class="keyword">const</span> std::string &amp;name_,
<a name="l00352"></a>00352         <a class="code" href="classMinorCPU.html" title="MinorCPU is an in-order CPU model with four fixed pipeline stages:.">MinorCPU</a> &amp;cpu_,
<a name="l00353"></a>00353         MinorCPUParams &amp;params,
<a name="l00354"></a>00354         <a class="code" href="classMinor_1_1Latch.html" title="Wraps a MinorBuffer with Input/Output interfaces to ensure that units within the...">Latch&lt;BranchData&gt;::Output</a> inp_,
<a name="l00355"></a>00355         <a class="code" href="classMinor_1_1Latch.html" title="Wraps a MinorBuffer with Input/Output interfaces to ensure that units within the...">Latch&lt;ForwardLineData&gt;::Input</a> out_,
<a name="l00356"></a>00356         <a class="code" href="classMinor_1_1Latch.html" title="Wraps a MinorBuffer with Input/Output interfaces to ensure that units within the...">Latch&lt;BranchData&gt;::Output</a> prediction_,
<a name="l00357"></a>00357         <a class="code" href="classMinor_1_1Reservable.html" title="Base class for space reservation requestable objects.">Reservable</a> &amp;next_stage_input_buffer);
<a name="l00358"></a>00358 
<a name="l00359"></a>00359   <span class="keyword">public</span>:
<a name="l00361"></a><a class="code" href="classMinor_1_1Fetch1.html#a4ea972613ef7d09f2400ac792c0f13a6">00361</a>     <a class="code" href="classMinorCPU_1_1MinorCPUPort.html" title="Provide a non-protected base class for Minor&amp;#39;s Ports as derived classes are created...">MinorCPU::MinorCPUPort</a> &amp;<a class="code" href="classMinor_1_1Fetch1.html#a4ea972613ef7d09f2400ac792c0f13a6" title="Returns the IcachePort owned by this Fetch1.">getIcachePort</a>() { <span class="keywordflow">return</span> <a class="code" href="classMinor_1_1Fetch1.html#a59ab39197283b07b184db89c5a308a72" title="IcachePort to pass to the CPU.">icachePort</a>; }
<a name="l00362"></a>00362 
<a name="l00364"></a>00364     <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1.html#a68a0a88ce6ee3dd170c977318cfb4ca9" title="Pass on input/buffer data to the output if you can.">evaluate</a>();
<a name="l00365"></a>00365 
<a name="l00366"></a>00366     <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch1.html#ad88406fe188260c4c5224a0bd42a356e">minorTrace</a>() <span class="keyword">const</span>;
<a name="l00367"></a>00367 
<a name="l00370"></a>00370     <span class="keywordtype">bool</span> <a class="code" href="classMinor_1_1Fetch1.html#a564fdb4f2d22684578a7037dff41455a" title="Is this stage drained? For Fetch1, draining is initiated by Execute signalling a...">isDrained</a>();
<a name="l00371"></a>00371 };
<a name="l00372"></a>00372 
<a name="l00373"></a>00373 }
<a name="l00374"></a>00374 
<a name="l00375"></a>00375 <span class="preprocessor">#endif </span><span class="comment">/* __CPU_MINOR_FETCH1_HH__ */</span>
</pre></div></div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:09 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
