<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1312" content="Analyzing design file &apos;vga.cpp&apos; ..." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1465" content="Validating synthesis directives ..." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 351.730 ; gain = 0.254 ; free physical = 419 ; free virtual = 9313" tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 351.730 ; gain = 0.254 ; free physical = 425 ; free virtual = 9313" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1467" content="Starting code transformations ..." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 351.781 ; gain = 0.305 ; free physical = 412 ; free virtual = 9305" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1472" content="Checking synthesizability ..." tag=""/>
	<Message prefix="[XFORM 203-602]" severity="INFO" keynum="794" content="Inlining function &apos;get_checkerboard_color&apos; into &apos;axi_stream_to_vga_red_255&apos; (vga.cpp:141) automatically." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 351.781 ; gain = 0.305 ; free physical = 408 ; free virtual = 9301" tag=""/>
	<Message prefix="[XFORM 203-602]" severity="INFO" keynum="794" content="Inlining function &apos;get_checkerboard_color&apos; into &apos;axi_stream_to_vga_red_255&apos; (vga.cpp:141) automatically." tag=""/>
	<Message prefix="[XFORM 203-11]" severity="INFO" keynum="754" content="Balancing expressions in function &apos;axi_stream_to_vga_red_255&apos; (vga.cpp:49)...3 expression(s) balanced." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 479.477 ; gain = 128.000 ; free physical = 377 ; free virtual = 9278" tag=""/>
	<Message prefix="[XFORM 203-541]" severity="INFO" keynum="789" content="Flattening a loop nest &apos;Loop-1&apos; (vga.cpp:87:7) in function &apos;axi_stream_to_vga_red_255&apos;." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 479.477 ; gain = 128.000 ; free physical = 375 ; free virtual = 9275" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1317" content="Starting hardware synthesis ..." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1385" content="Synthesizing &apos;axi_stream_to_vga_red_255&apos; ..." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1477" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[HLS 200-42]" severity="INFO" keynum="HLS_42_1438" content="-- Implementing module &apos;axi_stream_to_vga_red_255&apos;" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1478" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[SCHED 204-11]" severity="INFO" keynum="139" content="Starting scheduling ..." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="INFO" keynum="107" content="Pipelining loop &apos;Loop 1&apos;." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="INFO" keynum="110" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2." tag=""/>
	<Message prefix="[SCHED 204-11]" severity="INFO" keynum="138" content="Finished scheduling." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="474" content=" Elapsed time: 21.69 seconds; current allocated memory: 79.403 MB." tag=""/>
	<Message prefix="[BIND 205-100]" severity="INFO" keynum="439" content="Starting micro-architecture generation ..." tag=""/>
	<Message prefix="[BIND 205-101]" severity="INFO" keynum="211" content="Performing variable lifetime analysis." tag=""/>
	<Message prefix="[BIND 205-101]" severity="INFO" keynum="210" content="Exploring resource sharing." tag=""/>
	<Message prefix="[BIND 205-101]" severity="INFO" keynum="206" content="Binding ..." tag=""/>
	<Message prefix="[BIND 205-100]" severity="INFO" keynum="438" content="Finished micro-architecture generation." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="474" content=" Elapsed time: 0.05 seconds; current allocated memory: 79.874 MB." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1483" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1484" content="-- Generating RTL for module &apos;axi_stream_to_vga_red_255&apos;" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1485" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;axi_stream_to_vga_red_255/selftest&apos; to &apos;ap_none&apos;." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;axi_stream_to_vga_red_255/inStream_V_V&apos; to &apos;axis&apos;." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;axi_stream_to_vga_red_255/R_V&apos; to &apos;ap_none&apos;." tag=""/>
	<Message prefix="[RTGEN 206-101]" severity="WARNING" keynum="384" content="Port &apos;R_V&apos; with mode &apos;ap_none&apos; may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;axi_stream_to_vga_red_255/G_V&apos; to &apos;ap_none&apos;." tag=""/>
	<Message prefix="[RTGEN 206-101]" severity="WARNING" keynum="384" content="Port &apos;G_V&apos; with mode &apos;ap_none&apos; may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;axi_stream_to_vga_red_255/B_V&apos; to &apos;ap_none&apos;." tag=""/>
	<Message prefix="[RTGEN 206-101]" severity="WARNING" keynum="384" content="Port &apos;B_V&apos; with mode &apos;ap_none&apos; may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;axi_stream_to_vga_red_255/V_SYNC_V&apos; to &apos;ap_none&apos;." tag=""/>
	<Message prefix="[RTGEN 206-101]" severity="WARNING" keynum="384" content="Port &apos;V_SYNC_V&apos; with mode &apos;ap_none&apos; may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;axi_stream_to_vga_red_255/H_SYNC_V&apos; to &apos;ap_none&apos;." tag=""/>
	<Message prefix="[RTGEN 206-101]" severity="WARNING" keynum="384" content="Port &apos;H_SYNC_V&apos; with mode &apos;ap_none&apos; may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on function &apos;axi_stream_to_vga_red_255&apos; to &apos;ap_ctrl_hs&apos;." tag=""/>
	<Message prefix="[RTGEN 206-101]" severity="WARNING" keynum="374" content="Register &apos;color_blinking_V&apos; is power-on initialization." tag=""/>
	<Message prefix="[RTGEN 206-100]" severity="INFO" keynum="369" content="Finished creating RTL model for &apos;axi_stream_to_vga_red_255&apos;." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="474" content=" Elapsed time: 0.11 seconds; current allocated memory: 80.500 MB." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 479.477 ; gain = 128.000 ; free physical = 369 ; free virtual = 9274" tag=""/>
	<Message prefix="[SYSC 207-301]" severity="INFO" keynum="SYSC_301_1065" content="Generating SystemC RTL for axi_stream_to_vga_red_255." tag=""/>
	<Message prefix="[VHDL 208-304]" severity="INFO" keynum="VHDL_304_1066" content="Generating VHDL RTL for axi_stream_to_vga_red_255." tag=""/>
	<Message prefix="[VLOG 209-307]" severity="INFO" keynum="VLOG_307_1067" content="Generating Verilog RTL for axi_stream_to_vga_red_255." tag=""/>
	<Message prefix="[HLS 200-112]" severity="INFO" keynum="472" content="Total elapsed time: 22.54 seconds; peak allocated memory: 80.500 MB." tag=""/>
</Messages>
