0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/TB.v,1716575460,verilog,,,,TB,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/adder.v,1716497084,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/counter.v,,adder,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/counter.v,1716485122,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/counter_4b.v,,counter,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/counter_4b.v,1716497060,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/delay_reg.v,,counter_4b,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/delay_reg.v,1716485212,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/desen.v,,delay_reg,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/desen.v,1716575269,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/fsm.v,,desen,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/fsm.v,1716575083,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/lut.v,,fsm,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/lut.v,1716497362,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/ram.v,,lut,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/ram.v,1716485413,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/structural.v,,ram,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/structural.v,1716522284,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/toggle_flipflop.v,,structural,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/toggle_flipflop.v,1716496656,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/top.v,,toggle_flipflop,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/top.v,1716524527,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/TB.v,,top,,,,,,,,
