cache interface and simple lru cache implementation with ttl
