

================================================================
== Vivado HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s'
================================================================
* Date:           Sun Apr 14 17:00:25 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.589|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  513|  513|  513|  513|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  512|  512|         4|          -|          -|   128|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      58|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|      41|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      51|
|Register         |        -|      -|     104|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     104|     150|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+-------+---+----+
    |            Instance           |          Module          | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------------+--------------------------+---------+-------+---+----+
    |myproject_mux_832_16_1_1_U617  |myproject_mux_832_16_1_1  |        0|      0|  0|  41|
    +-------------------------------+--------------------------+---------+-------+---+----+
    |Total                          |                          |        0|      0|  0|  41|
    +-------------------------------+--------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |ii_2_fu_287_p2         |     +    |      0|  0|  15|           8|           1|
    |tmp_fu_281_p2          |   icmp   |      0|  0|  13|           8|           9|
    |tmp_s_fu_356_p2        |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_state1        |    or    |      0|  0|   2|           1|           1|
    |datareg_V_2_fu_361_p3  |  select  |      0|  0|  15|           1|          15|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  58|          34|          27|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  33|          6|    1|          6|
    |ap_done     |   9|          2|    1|          2|
    |ii_reg_270  |   9|          2|    8|         16|
    +------------+----+-----------+-----+-----------+
    |Total       |  51|         10|   10|         24|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   5|   0|    5|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |arrayNo_reg_376       |   4|   0|    4|          0|
    |datareg_V_2_reg_471   |  15|   0|   15|          0|
    |datareg_V_reg_461     |  16|   0|   16|          0|
    |ii_2_reg_371          |   8|   0|    8|          0|
    |ii_reg_270            |   8|   0|    8|          0|
    |res_0_V_addr_reg_421  |   4|   0|    4|          0|
    |res_1_V_addr_reg_426  |   4|   0|    4|          0|
    |res_2_V_addr_reg_431  |   4|   0|    4|          0|
    |res_3_V_addr_reg_436  |   4|   0|    4|          0|
    |res_4_V_addr_reg_441  |   4|   0|    4|          0|
    |res_5_V_addr_reg_446  |   4|   0|    4|          0|
    |res_6_V_addr_reg_451  |   4|   0|    4|          0|
    |res_7_V_addr_reg_456  |   4|   0|    4|          0|
    |tmp_28_reg_466        |  15|   0|   15|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 104|   0|  104|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> | return value |
|ap_done            | out |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> | return value |
|data_0_V_address0  | out |    4|  ap_memory |                                data_0_V                                |     array    |
|data_0_V_ce0       | out |    1|  ap_memory |                                data_0_V                                |     array    |
|data_0_V_q0        |  in |   16|  ap_memory |                                data_0_V                                |     array    |
|data_1_V_address0  | out |    4|  ap_memory |                                data_1_V                                |     array    |
|data_1_V_ce0       | out |    1|  ap_memory |                                data_1_V                                |     array    |
|data_1_V_q0        |  in |   16|  ap_memory |                                data_1_V                                |     array    |
|data_2_V_address0  | out |    4|  ap_memory |                                data_2_V                                |     array    |
|data_2_V_ce0       | out |    1|  ap_memory |                                data_2_V                                |     array    |
|data_2_V_q0        |  in |   16|  ap_memory |                                data_2_V                                |     array    |
|data_3_V_address0  | out |    4|  ap_memory |                                data_3_V                                |     array    |
|data_3_V_ce0       | out |    1|  ap_memory |                                data_3_V                                |     array    |
|data_3_V_q0        |  in |   16|  ap_memory |                                data_3_V                                |     array    |
|data_4_V_address0  | out |    4|  ap_memory |                                data_4_V                                |     array    |
|data_4_V_ce0       | out |    1|  ap_memory |                                data_4_V                                |     array    |
|data_4_V_q0        |  in |   16|  ap_memory |                                data_4_V                                |     array    |
|data_5_V_address0  | out |    4|  ap_memory |                                data_5_V                                |     array    |
|data_5_V_ce0       | out |    1|  ap_memory |                                data_5_V                                |     array    |
|data_5_V_q0        |  in |   16|  ap_memory |                                data_5_V                                |     array    |
|data_6_V_address0  | out |    4|  ap_memory |                                data_6_V                                |     array    |
|data_6_V_ce0       | out |    1|  ap_memory |                                data_6_V                                |     array    |
|data_6_V_q0        |  in |   16|  ap_memory |                                data_6_V                                |     array    |
|data_7_V_address0  | out |    4|  ap_memory |                                data_7_V                                |     array    |
|data_7_V_ce0       | out |    1|  ap_memory |                                data_7_V                                |     array    |
|data_7_V_q0        |  in |   16|  ap_memory |                                data_7_V                                |     array    |
|res_0_V_address0   | out |    4|  ap_memory |                                 res_0_V                                |     array    |
|res_0_V_ce0        | out |    1|  ap_memory |                                 res_0_V                                |     array    |
|res_0_V_we0        | out |    1|  ap_memory |                                 res_0_V                                |     array    |
|res_0_V_d0         | out |   15|  ap_memory |                                 res_0_V                                |     array    |
|res_1_V_address0   | out |    4|  ap_memory |                                 res_1_V                                |     array    |
|res_1_V_ce0        | out |    1|  ap_memory |                                 res_1_V                                |     array    |
|res_1_V_we0        | out |    1|  ap_memory |                                 res_1_V                                |     array    |
|res_1_V_d0         | out |   15|  ap_memory |                                 res_1_V                                |     array    |
|res_2_V_address0   | out |    4|  ap_memory |                                 res_2_V                                |     array    |
|res_2_V_ce0        | out |    1|  ap_memory |                                 res_2_V                                |     array    |
|res_2_V_we0        | out |    1|  ap_memory |                                 res_2_V                                |     array    |
|res_2_V_d0         | out |   15|  ap_memory |                                 res_2_V                                |     array    |
|res_3_V_address0   | out |    4|  ap_memory |                                 res_3_V                                |     array    |
|res_3_V_ce0        | out |    1|  ap_memory |                                 res_3_V                                |     array    |
|res_3_V_we0        | out |    1|  ap_memory |                                 res_3_V                                |     array    |
|res_3_V_d0         | out |   15|  ap_memory |                                 res_3_V                                |     array    |
|res_4_V_address0   | out |    4|  ap_memory |                                 res_4_V                                |     array    |
|res_4_V_ce0        | out |    1|  ap_memory |                                 res_4_V                                |     array    |
|res_4_V_we0        | out |    1|  ap_memory |                                 res_4_V                                |     array    |
|res_4_V_d0         | out |   15|  ap_memory |                                 res_4_V                                |     array    |
|res_5_V_address0   | out |    4|  ap_memory |                                 res_5_V                                |     array    |
|res_5_V_ce0        | out |    1|  ap_memory |                                 res_5_V                                |     array    |
|res_5_V_we0        | out |    1|  ap_memory |                                 res_5_V                                |     array    |
|res_5_V_d0         | out |   15|  ap_memory |                                 res_5_V                                |     array    |
|res_6_V_address0   | out |    4|  ap_memory |                                 res_6_V                                |     array    |
|res_6_V_ce0        | out |    1|  ap_memory |                                 res_6_V                                |     array    |
|res_6_V_we0        | out |    1|  ap_memory |                                 res_6_V                                |     array    |
|res_6_V_d0         | out |   15|  ap_memory |                                 res_6_V                                |     array    |
|res_7_V_address0   | out |    4|  ap_memory |                                 res_7_V                                |     array    |
|res_7_V_ce0        | out |    1|  ap_memory |                                 res_7_V                                |     array    |
|res_7_V_we0        | out |    1|  ap_memory |                                 res_7_V                                |     array    |
|res_7_V_d0         | out |   15|  ap_memory |                                 res_7_V                                |     array    |
+-------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 6 [1/1] (1.35ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%ii = phi i8 [ 0, %0 ], [ %ii_2, %3 ]"   --->   Operation 7 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.24ns)   --->   "%tmp = icmp eq i8 %ii, -128" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 8 'icmp' 'tmp' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.71ns)   --->   "%ii_2 = add i8 %ii, 1" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 10 'add' 'ii_2' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %tmp, label %4, label %2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%arrayNo = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %ii, i32 4, i32 7)" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 12 'partselect' 'arrayNo' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i8 %ii to i4" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 13 'trunc' 'tmp_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%newIndex = zext i4 %tmp_27 to i64" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 14 'zext' 'newIndex' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%data_0_V_addr = getelementptr [16 x i16]* %data_0_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 15 'getelementptr' 'data_0_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (1.75ns)   --->   "%data_0_V_load = load i16* %data_0_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 16 'load' 'data_0_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%data_1_V_addr = getelementptr [16 x i16]* %data_1_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 17 'getelementptr' 'data_1_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (1.75ns)   --->   "%data_1_V_load = load i16* %data_1_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 18 'load' 'data_1_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%data_2_V_addr = getelementptr [16 x i16]* %data_2_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 19 'getelementptr' 'data_2_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (1.75ns)   --->   "%data_2_V_load = load i16* %data_2_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 20 'load' 'data_2_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%data_3_V_addr = getelementptr [16 x i16]* %data_3_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 21 'getelementptr' 'data_3_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (1.75ns)   --->   "%data_3_V_load = load i16* %data_3_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 22 'load' 'data_3_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%data_4_V_addr = getelementptr [16 x i16]* %data_4_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 23 'getelementptr' 'data_4_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (1.75ns)   --->   "%data_4_V_load = load i16* %data_4_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 24 'load' 'data_4_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%data_5_V_addr = getelementptr [16 x i16]* %data_5_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 25 'getelementptr' 'data_5_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.75ns)   --->   "%data_5_V_load = load i16* %data_5_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 26 'load' 'data_5_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%data_6_V_addr = getelementptr [16 x i16]* %data_6_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 27 'getelementptr' 'data_6_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (1.75ns)   --->   "%data_6_V_load = load i16* %data_6_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 28 'load' 'data_6_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%data_7_V_addr = getelementptr [16 x i16]* %data_7_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 29 'getelementptr' 'data_7_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (1.75ns)   --->   "%data_7_V_load = load i16* %data_7_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 30 'load' 'data_7_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%res_0_V_addr = getelementptr [16 x i15]* %res_0_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 31 'getelementptr' 'res_0_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%res_1_V_addr = getelementptr [16 x i15]* %res_1_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 32 'getelementptr' 'res_1_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%res_2_V_addr = getelementptr [16 x i15]* %res_2_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 33 'getelementptr' 'res_2_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%res_3_V_addr = getelementptr [16 x i15]* %res_3_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 34 'getelementptr' 'res_3_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%res_4_V_addr = getelementptr [16 x i15]* %res_4_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 35 'getelementptr' 'res_4_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%res_5_V_addr = getelementptr [16 x i15]* %res_5_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 36 'getelementptr' 'res_5_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%res_6_V_addr = getelementptr [16 x i15]* %res_6_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 37 'getelementptr' 'res_6_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%res_7_V_addr = getelementptr [16 x i15]* %res_7_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 38 'getelementptr' 'res_7_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 39 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.58>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%arrayNo_cast = zext i4 %arrayNo to i32" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 40 'zext' 'arrayNo_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (1.75ns)   --->   "%data_0_V_load = load i16* %data_0_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 41 'load' 'data_0_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 42 [1/2] (1.75ns)   --->   "%data_1_V_load = load i16* %data_1_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 42 'load' 'data_1_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 43 [1/2] (1.75ns)   --->   "%data_2_V_load = load i16* %data_2_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 43 'load' 'data_2_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 44 [1/2] (1.75ns)   --->   "%data_3_V_load = load i16* %data_3_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 44 'load' 'data_3_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 45 [1/2] (1.75ns)   --->   "%data_4_V_load = load i16* %data_4_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 45 'load' 'data_4_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 46 [1/2] (1.75ns)   --->   "%data_5_V_load = load i16* %data_5_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 46 'load' 'data_5_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 47 [1/2] (1.75ns)   --->   "%data_6_V_load = load i16* %data_6_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 47 'load' 'data_6_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 48 [1/2] (1.75ns)   --->   "%data_7_V_load = load i16* %data_7_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 48 'load' 'data_7_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 49 [1/1] (1.83ns)   --->   "%datareg_V = call i16 @_ssdm_op_Mux.ap_auto.8i16.i32(i16 %data_0_V_load, i16 %data_1_V_load, i16 %data_2_V_load, i16 %data_3_V_load, i16 %data_4_V_load, i16 %data_5_V_load, i16 %data_6_V_load, i16 %data_7_V_load, i32 %arrayNo_cast)" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 49 'mux' 'datareg_V' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i16 %datareg_V to i15" [firmware/nnet_utils/nnet_activation.h:44]   --->   Operation 50 'trunc' 'tmp_28' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.81>
ST_4 : Operation 51 [1/1] (1.97ns)   --->   "%tmp_s = icmp sgt i16 %datareg_V, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 51 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.84ns)   --->   "%datareg_V_2 = select i1 %tmp_s, i15 %tmp_28, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 52 'select' 'datareg_V_2' <Predicate = true> <Delay = 0.84> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.21ns)   --->   "switch i4 %arrayNo, label %branch7 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
  ]" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 53 'switch' <Predicate = true> <Delay = 1.21>

State 5 <SV = 4> <Delay = 1.75>
ST_5 : Operation 54 [1/1] (1.75ns)   --->   "store i15 %datareg_V_2, i15* %res_6_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 54 'store' <Predicate = (arrayNo == 6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 55 'br' <Predicate = (arrayNo == 6)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.75ns)   --->   "store i15 %datareg_V_2, i15* %res_5_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 56 'store' <Predicate = (arrayNo == 5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 57 'br' <Predicate = (arrayNo == 5)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.75ns)   --->   "store i15 %datareg_V_2, i15* %res_4_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 58 'store' <Predicate = (arrayNo == 4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 59 'br' <Predicate = (arrayNo == 4)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.75ns)   --->   "store i15 %datareg_V_2, i15* %res_3_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 60 'store' <Predicate = (arrayNo == 3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 61 'br' <Predicate = (arrayNo == 3)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.75ns)   --->   "store i15 %datareg_V_2, i15* %res_2_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 62 'store' <Predicate = (arrayNo == 2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 63 'br' <Predicate = (arrayNo == 2)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.75ns)   --->   "store i15 %datareg_V_2, i15* %res_1_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 64 'store' <Predicate = (arrayNo == 1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 65 'br' <Predicate = (arrayNo == 1)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.75ns)   --->   "store i15 %datareg_V_2, i15* %res_0_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 66 'store' <Predicate = (arrayNo == 0)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 67 'br' <Predicate = (arrayNo == 0)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.75ns)   --->   "store i15 %datareg_V_2, i15* %res_7_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 68 'store' <Predicate = (arrayNo != 0 & arrayNo != 1 & arrayNo != 2 & arrayNo != 3 & arrayNo != 4 & arrayNo != 5 & arrayNo != 6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 69 'br' <Predicate = (arrayNo != 0 & arrayNo != 1 & arrayNo != 2 & arrayNo != 3 & arrayNo != 4 & arrayNo != 5 & arrayNo != 6)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6    (br               ) [ 011111]
ii            (phi              ) [ 001000]
tmp           (icmp             ) [ 001111]
empty         (speclooptripcount) [ 000000]
ii_2          (add              ) [ 011111]
StgValue_11   (br               ) [ 000000]
arrayNo       (partselect       ) [ 000111]
tmp_27        (trunc            ) [ 000000]
newIndex      (zext             ) [ 000000]
data_0_V_addr (getelementptr    ) [ 000100]
data_1_V_addr (getelementptr    ) [ 000100]
data_2_V_addr (getelementptr    ) [ 000100]
data_3_V_addr (getelementptr    ) [ 000100]
data_4_V_addr (getelementptr    ) [ 000100]
data_5_V_addr (getelementptr    ) [ 000100]
data_6_V_addr (getelementptr    ) [ 000100]
data_7_V_addr (getelementptr    ) [ 000100]
res_0_V_addr  (getelementptr    ) [ 000111]
res_1_V_addr  (getelementptr    ) [ 000111]
res_2_V_addr  (getelementptr    ) [ 000111]
res_3_V_addr  (getelementptr    ) [ 000111]
res_4_V_addr  (getelementptr    ) [ 000111]
res_5_V_addr  (getelementptr    ) [ 000111]
res_6_V_addr  (getelementptr    ) [ 000111]
res_7_V_addr  (getelementptr    ) [ 000111]
StgValue_39   (ret              ) [ 000000]
arrayNo_cast  (zext             ) [ 000000]
data_0_V_load (load             ) [ 000000]
data_1_V_load (load             ) [ 000000]
data_2_V_load (load             ) [ 000000]
data_3_V_load (load             ) [ 000000]
data_4_V_load (load             ) [ 000000]
data_5_V_load (load             ) [ 000000]
data_6_V_load (load             ) [ 000000]
data_7_V_load (load             ) [ 000000]
datareg_V     (mux              ) [ 000010]
tmp_28        (trunc            ) [ 000010]
tmp_s         (icmp             ) [ 000000]
datareg_V_2   (select           ) [ 000001]
StgValue_53   (switch           ) [ 000000]
StgValue_54   (store            ) [ 000000]
StgValue_55   (br               ) [ 000000]
StgValue_56   (store            ) [ 000000]
StgValue_57   (br               ) [ 000000]
StgValue_58   (store            ) [ 000000]
StgValue_59   (br               ) [ 000000]
StgValue_60   (store            ) [ 000000]
StgValue_61   (br               ) [ 000000]
StgValue_62   (store            ) [ 000000]
StgValue_63   (br               ) [ 000000]
StgValue_64   (store            ) [ 000000]
StgValue_65   (br               ) [ 000000]
StgValue_66   (store            ) [ 000000]
StgValue_67   (br               ) [ 000000]
StgValue_68   (store            ) [ 000000]
StgValue_69   (br               ) [ 000000]
StgValue_70   (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_3_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_4_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_4_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_5_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_5_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_6_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_6_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_7_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_7_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i16.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="data_0_V_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_0_V_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="4" slack="0"/>
<pin id="79" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_0_V_load/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="data_1_V_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="4" slack="0"/>
<pin id="87" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_1_V_addr/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_1_V_load/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="data_2_V_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_2_V_addr/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_2_V_load/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="data_3_V_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="4" slack="0"/>
<pin id="113" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_3_V_addr/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_3_V_load/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="data_4_V_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_4_V_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_4_V_load/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="data_5_V_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_5_V_addr/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_5_V_load/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="data_6_V_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_6_V_addr/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_6_V_load/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="data_7_V_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="4" slack="0"/>
<pin id="165" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_7_V_addr/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_7_V_load/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="res_0_V_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="15" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="4" slack="0"/>
<pin id="178" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_0_V_addr/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="res_1_V_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="15" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="4" slack="0"/>
<pin id="185" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_1_V_addr/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="res_2_V_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="15" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_2_V_addr/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="res_3_V_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="15" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="4" slack="0"/>
<pin id="199" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_3_V_addr/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="res_4_V_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="15" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="4" slack="0"/>
<pin id="206" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_4_V_addr/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="res_5_V_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="15" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_5_V_addr/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="res_6_V_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="15" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_6_V_addr/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="res_7_V_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="15" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="4" slack="0"/>
<pin id="227" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_7_V_addr/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="StgValue_54_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="3"/>
<pin id="232" dir="0" index="1" bw="15" slack="1"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="StgValue_56_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="3"/>
<pin id="237" dir="0" index="1" bw="15" slack="1"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="StgValue_58_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="3"/>
<pin id="242" dir="0" index="1" bw="15" slack="1"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_58/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="StgValue_60_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="3"/>
<pin id="247" dir="0" index="1" bw="15" slack="1"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="StgValue_62_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="3"/>
<pin id="252" dir="0" index="1" bw="15" slack="1"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="StgValue_64_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="3"/>
<pin id="257" dir="0" index="1" bw="15" slack="1"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_64/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="StgValue_66_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="3"/>
<pin id="262" dir="0" index="1" bw="15" slack="1"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="StgValue_68_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="3"/>
<pin id="267" dir="0" index="1" bw="15" slack="1"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_68/5 "/>
</bind>
</comp>

<comp id="270" class="1005" name="ii_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="1"/>
<pin id="272" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="ii_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="8" slack="0"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="ii_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_2/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="arrayNo_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="0" index="1" bw="8" slack="0"/>
<pin id="296" dir="0" index="2" bw="4" slack="0"/>
<pin id="297" dir="0" index="3" bw="4" slack="0"/>
<pin id="298" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="arrayNo/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_27_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="newIndex_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="arrayNo_cast_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="datareg_V_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="0" index="2" bw="16" slack="0"/>
<pin id="334" dir="0" index="3" bw="16" slack="0"/>
<pin id="335" dir="0" index="4" bw="16" slack="0"/>
<pin id="336" dir="0" index="5" bw="16" slack="0"/>
<pin id="337" dir="0" index="6" bw="16" slack="0"/>
<pin id="338" dir="0" index="7" bw="16" slack="0"/>
<pin id="339" dir="0" index="8" bw="16" slack="0"/>
<pin id="340" dir="0" index="9" bw="4" slack="0"/>
<pin id="341" dir="1" index="10" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="datareg_V/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_28_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_s_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="1"/>
<pin id="358" dir="0" index="1" bw="16" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="datareg_V_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="15" slack="1"/>
<pin id="364" dir="0" index="2" bw="15" slack="0"/>
<pin id="365" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_V_2/4 "/>
</bind>
</comp>

<comp id="371" class="1005" name="ii_2_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="ii_2 "/>
</bind>
</comp>

<comp id="376" class="1005" name="arrayNo_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="1"/>
<pin id="378" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arrayNo "/>
</bind>
</comp>

<comp id="381" class="1005" name="data_0_V_addr_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="1"/>
<pin id="383" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V_addr "/>
</bind>
</comp>

<comp id="386" class="1005" name="data_1_V_addr_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="1"/>
<pin id="388" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V_addr "/>
</bind>
</comp>

<comp id="391" class="1005" name="data_2_V_addr_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="1"/>
<pin id="393" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V_addr "/>
</bind>
</comp>

<comp id="396" class="1005" name="data_3_V_addr_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="1"/>
<pin id="398" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V_addr "/>
</bind>
</comp>

<comp id="401" class="1005" name="data_4_V_addr_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="1"/>
<pin id="403" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_4_V_addr "/>
</bind>
</comp>

<comp id="406" class="1005" name="data_5_V_addr_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="1"/>
<pin id="408" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_5_V_addr "/>
</bind>
</comp>

<comp id="411" class="1005" name="data_6_V_addr_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="1"/>
<pin id="413" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_6_V_addr "/>
</bind>
</comp>

<comp id="416" class="1005" name="data_7_V_addr_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="1"/>
<pin id="418" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_7_V_addr "/>
</bind>
</comp>

<comp id="421" class="1005" name="res_0_V_addr_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="3"/>
<pin id="423" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="res_0_V_addr "/>
</bind>
</comp>

<comp id="426" class="1005" name="res_1_V_addr_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="3"/>
<pin id="428" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="res_1_V_addr "/>
</bind>
</comp>

<comp id="431" class="1005" name="res_2_V_addr_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="3"/>
<pin id="433" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="res_2_V_addr "/>
</bind>
</comp>

<comp id="436" class="1005" name="res_3_V_addr_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="3"/>
<pin id="438" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="res_3_V_addr "/>
</bind>
</comp>

<comp id="441" class="1005" name="res_4_V_addr_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="3"/>
<pin id="443" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="res_4_V_addr "/>
</bind>
</comp>

<comp id="446" class="1005" name="res_5_V_addr_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="3"/>
<pin id="448" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="res_5_V_addr "/>
</bind>
</comp>

<comp id="451" class="1005" name="res_6_V_addr_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="3"/>
<pin id="453" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="res_6_V_addr "/>
</bind>
</comp>

<comp id="456" class="1005" name="res_7_V_addr_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="3"/>
<pin id="458" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="res_7_V_addr "/>
</bind>
</comp>

<comp id="461" class="1005" name="datareg_V_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="1"/>
<pin id="463" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="datareg_V "/>
</bind>
</comp>

<comp id="466" class="1005" name="tmp_28_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="15" slack="1"/>
<pin id="468" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="471" class="1005" name="datareg_V_2_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="15" slack="1"/>
<pin id="473" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="datareg_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="48" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="48" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="48" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="48" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="48" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="48" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="48" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="48" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="48" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="22" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="48" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="48" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="30" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="273"><net_src comp="32" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="274" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="34" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="274" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="40" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="42" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="274" pin="4"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="44" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="302"><net_src comp="46" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="306"><net_src comp="274" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="314"><net_src comp="307" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="315"><net_src comp="307" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="316"><net_src comp="307" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="318"><net_src comp="307" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="319"><net_src comp="307" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="320"><net_src comp="307" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="321"><net_src comp="307" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="322"><net_src comp="307" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="323"><net_src comp="307" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="324"><net_src comp="307" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="325"><net_src comp="307" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="326"><net_src comp="307" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="342"><net_src comp="50" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="343"><net_src comp="77" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="344"><net_src comp="90" pin="3"/><net_sink comp="330" pin=2"/></net>

<net id="345"><net_src comp="103" pin="3"/><net_sink comp="330" pin=3"/></net>

<net id="346"><net_src comp="116" pin="3"/><net_sink comp="330" pin=4"/></net>

<net id="347"><net_src comp="129" pin="3"/><net_sink comp="330" pin=5"/></net>

<net id="348"><net_src comp="142" pin="3"/><net_sink comp="330" pin=6"/></net>

<net id="349"><net_src comp="155" pin="3"/><net_sink comp="330" pin=7"/></net>

<net id="350"><net_src comp="168" pin="3"/><net_sink comp="330" pin=8"/></net>

<net id="351"><net_src comp="327" pin="1"/><net_sink comp="330" pin=9"/></net>

<net id="355"><net_src comp="330" pin="10"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="52" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="54" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="374"><net_src comp="287" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="379"><net_src comp="293" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="384"><net_src comp="70" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="389"><net_src comp="83" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="394"><net_src comp="96" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="399"><net_src comp="109" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="404"><net_src comp="122" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="409"><net_src comp="135" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="414"><net_src comp="148" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="419"><net_src comp="161" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="424"><net_src comp="174" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="429"><net_src comp="181" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="434"><net_src comp="188" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="439"><net_src comp="195" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="444"><net_src comp="202" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="449"><net_src comp="209" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="454"><net_src comp="216" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="459"><net_src comp="223" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="464"><net_src comp="330" pin="10"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="469"><net_src comp="352" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="474"><net_src comp="361" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="477"><net_src comp="471" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="478"><net_src comp="471" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="479"><net_src comp="471" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="480"><net_src comp="471" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="481"><net_src comp="471" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="482"><net_src comp="471" pin="1"/><net_sink comp="265" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_0_V | {5 }
	Port: res_1_V | {5 }
	Port: res_2_V | {5 }
	Port: res_3_V | {5 }
	Port: res_4_V | {5 }
	Port: res_5_V | {5 }
	Port: res_6_V | {5 }
	Port: res_7_V | {5 }
 - Input state : 
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> : data_0_V | {2 3 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> : data_1_V | {2 3 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> : data_2_V | {2 3 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> : data_3_V | {2 3 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> : data_4_V | {2 3 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> : data_5_V | {2 3 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> : data_6_V | {2 3 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> : data_7_V | {2 3 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		ii_2 : 1
		StgValue_11 : 2
		arrayNo : 1
		tmp_27 : 1
		newIndex : 2
		data_0_V_addr : 3
		data_0_V_load : 4
		data_1_V_addr : 3
		data_1_V_load : 4
		data_2_V_addr : 3
		data_2_V_load : 4
		data_3_V_addr : 3
		data_3_V_load : 4
		data_4_V_addr : 3
		data_4_V_load : 4
		data_5_V_addr : 3
		data_5_V_load : 4
		data_6_V_addr : 3
		data_6_V_load : 4
		data_7_V_addr : 3
		data_7_V_load : 4
		res_0_V_addr : 3
		res_1_V_addr : 3
		res_2_V_addr : 3
		res_3_V_addr : 3
		res_4_V_addr : 3
		res_5_V_addr : 3
		res_6_V_addr : 3
		res_7_V_addr : 3
	State 3
		datareg_V : 1
		tmp_28 : 2
	State 4
		datareg_V_2 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    mux   |   datareg_V_fu_330  |    0    |    41   |
|----------|---------------------|---------|---------|
|   icmp   |      tmp_fu_281     |    0    |    11   |
|          |     tmp_s_fu_356    |    0    |    13   |
|----------|---------------------|---------|---------|
|    add   |     ii_2_fu_287     |    0    |    15   |
|----------|---------------------|---------|---------|
|  select  |  datareg_V_2_fu_361 |    0    |    15   |
|----------|---------------------|---------|---------|
|partselect|    arrayNo_fu_293   |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |    tmp_27_fu_303    |    0    |    0    |
|          |    tmp_28_fu_352    |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |   newIndex_fu_307   |    0    |    0    |
|          | arrayNo_cast_fu_327 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    95   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   arrayNo_reg_376   |    4   |
|data_0_V_addr_reg_381|    4   |
|data_1_V_addr_reg_386|    4   |
|data_2_V_addr_reg_391|    4   |
|data_3_V_addr_reg_396|    4   |
|data_4_V_addr_reg_401|    4   |
|data_5_V_addr_reg_406|    4   |
|data_6_V_addr_reg_411|    4   |
|data_7_V_addr_reg_416|    4   |
| datareg_V_2_reg_471 |   15   |
|  datareg_V_reg_461  |   16   |
|     ii_2_reg_371    |    8   |
|      ii_reg_270     |    8   |
| res_0_V_addr_reg_421|    4   |
| res_1_V_addr_reg_426|    4   |
| res_2_V_addr_reg_431|    4   |
| res_3_V_addr_reg_436|    4   |
| res_4_V_addr_reg_441|    4   |
| res_5_V_addr_reg_446|    4   |
| res_6_V_addr_reg_451|    4   |
| res_7_V_addr_reg_456|    4   |
|    tmp_28_reg_466   |   15   |
+---------------------+--------+
|        Total        |   130  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_77 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_90 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_103 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_116 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_129 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_142 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_155 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_168 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||   10.8  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   95   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   10   |    -   |   72   |
|  Register |    -   |   130  |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   130  |   167  |
+-----------+--------+--------+--------+
