# //  ModelSim SE-64 2019.2 Apr 17 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:27:24 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/calculator3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.mas_components.
# ** Error (suppressible): ../../src/calculator3.vhd(11): (vcom-1195) Cannot find expanded name "work.mas_components".
# ** Error: ../../src/calculator3.vhd(11): Unknown expanded name.
# ** Note: ../../src/calculator3.vhd(13): VHDL Compiler exiting
# End time: 16:27:24 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/Software/ModelSim/win64/vcom failed.
# Error in macro ./sim.do line 2
# C:/Software/ModelSim/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/calculator3.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:29:07 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/calculator3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity calculator3
# -- Compiling architecture beh of calculator3
# ** Error (suppressible): ../../src/calculator3.vhd(52): (vcom-1141) Identifier "synchronizer_8bit" does not identify a component declaration.
# ** Error (suppressible): ../../src/calculator3.vhd(60): (vcom-1141) Identifier "synchronizer_2bit" does not identify a component declaration.
# ** Error (suppressible): ../../src/calculator3.vhd(68): (vcom-1141) Identifier "rising_edge_synchronizer" does not identify a component declaration.
# ** Error (suppressible): ../../src/calculator3.vhd(76): (vcom-1141) Identifier "rising_edge_synchronizer" does not identify a component declaration.
# ** Error (suppressible): ../../src/calculator3.vhd(84): (vcom-1141) Identifier "rising_edge_synchronizer" does not identify a component declaration.
# ** Error (suppressible): ../../src/calculator3.vhd(93): (vcom-1141) Identifier "alu" does not identify a component declaration.
# ** Error (suppressible): ../../src/calculator3.vhd(174): (vcom-1141) Identifier "memory" does not identify a component declaration.
# ** Error (suppressible): ../../src/calculator3.vhd(214): (vcom-1141) Identifier "double_dabble" does not identify a component declaration.
# ** Error (suppressible): ../../src/calculator3.vhd(222): (vcom-1141) Identifier "seven_seg" does not identify a component declaration.
# ** Error (suppressible): ../../src/calculator3.vhd(228): (vcom-1141) Identifier "seven_seg" does not identify a component declaration.
# ** Error (suppressible): ../../src/calculator3.vhd(234): (vcom-1141) Identifier "seven_seg" does not identify a component declaration.
# ** Note: ../../src/calculator3.vhd(240): VHDL Compiler exiting
# End time: 16:29:07 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: C:/Software/ModelSim/win64/vcom failed.
# Error in macro ./sim.do line 2
# C:/Software/ModelSim/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/calculator3.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:30:17 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/calculator3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity calculator3
# -- Compiling architecture beh of calculator3
# End time: 16:30:17 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:30:17 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.mas_components.
# ** Error (suppressible): ../../src/processor.vhd(11): (vcom-1195) Cannot find expanded name "work.mas_components".
# ** Error: ../../src/processor.vhd(11): Unknown expanded name.
# ** Note: ../../src/processor.vhd(13): VHDL Compiler exiting
# End time: 16:30:17 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/Software/ModelSim/win64/vcom failed.
# Error in macro ./sim.do line 3
# C:/Software/ModelSim/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/processor.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:34:37 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/calculator3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity calculator3
# -- Compiling architecture beh of calculator3
# End time: 16:34:37 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:34:37 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity processor
# -- Compiling architecture beh of processor
# ** Error: ../../src/processor.vhd(61): Object alias must refer to a variable, signal, constant, or file.
# ** Error: ../../src/processor.vhd(61): (vcom-1136) Unknown identifier "instuction".
# ** Error: ../../src/processor.vhd(62): Object alias must refer to a variable, signal, constant, or file.
# ** Error: ../../src/processor.vhd(62): (vcom-1136) Unknown identifier "instuction".
# ** Error: ../../src/processor.vhd(63): Object alias must refer to a variable, signal, constant, or file.
# ** Error: ../../src/processor.vhd(63): (vcom-1136) Unknown identifier "instuction".
# ** Error: ../../src/processor.vhd(64): Object alias must refer to a variable, signal, constant, or file.
# ** Error: ../../src/processor.vhd(64): (vcom-1136) Unknown identifier "instuction".
# ** Error: ../../src/processor.vhd(65): Object alias must refer to a variable, signal, constant, or file.
# ** Error: ../../src/processor.vhd(65): (vcom-1136) Unknown identifier "instuction".
# ** Error: ../../src/processor.vhd(101): (vcom-1136) Unknown identifier "in_switches".
# ** Error: ../../src/processor.vhd(102): (vcom-1136) Unknown identifier "op_switches".
# ** Error: ../../src/processor.vhd(103): (vcom-1136) Unknown identifier "ms_btn".
# ** Error: ../../src/processor.vhd(104): (vcom-1136) Unknown identifier "mr_btn".
# ** Error: ../../src/processor.vhd(105): (vcom-1136) Unknown identifier "exe_btn".
# ** Note: ../../src/processor.vhd(114): VHDL Compiler exiting
# End time: 16:34:37 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 15, Warnings: 0
# ** Error: C:/Software/ModelSim/win64/vcom failed.
# Error in macro ./sim.do line 3
# C:/Software/ModelSim/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/processor.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:37:29 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/calculator3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity calculator3
# -- Compiling architecture beh of calculator3
# End time: 16:37:29 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:37:29 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity processor
# -- Compiling architecture beh of processor
# End time: 16:37:29 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:37:29 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../src/processor_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity processor_tb
# -- Compiling architecture beh of processor_tb
# End time: 16:37:29 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:37:29 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/mas_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mas_components
# End time: 16:37:29 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:37:29 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 16:37:30 on Dec 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:37:30 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seven_seg
# -- Compiling architecture beh of seven_seg
# End time: 16:37:30 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:37:30 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/synchronizer_8bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronizer_8bit
# -- Compiling architecture beh of synchronizer_8bit
# End time: 16:37:30 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:37:30 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/synchronizer_2bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronizer_2bit
# -- Compiling architecture beh of synchronizer_2bit
# End time: 16:37:30 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:37:30 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture beh of alu
# End time: 16:37:30 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:37:30 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/double_dabble/src/double_dabble.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity double_dabble
# -- Compiling architecture beh of double_dabble
# End time: 16:37:30 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:37:30 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/memory/src/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture beh of memory
# End time: 16:37:30 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:37:30 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/rom/blink_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity blink_rom
# -- Compiling architecture SYN of blink_rom
# ** Error (suppressible): ../../src/rom/blink_rom.vhd(57): (vcom-1272) Length of expected is 13; length of slice name is 4.
# ** Note: ../../src/rom/blink_rom.vhd(85): VHDL Compiler exiting
# End time: 16:37:30 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/Software/ModelSim/win64/vcom failed.
# Error in macro ./sim.do line 13
# C:/Software/ModelSim/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/rom/blink_rom.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:51 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/calculator3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity calculator3
# -- Compiling architecture beh of calculator3
# End time: 16:38:51 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:51 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity processor
# -- Compiling architecture beh of processor
# End time: 16:38:51 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:51 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../src/processor_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity processor_tb
# -- Compiling architecture beh of processor_tb
# End time: 16:38:51 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:51 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/mas_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mas_components
# End time: 16:38:51 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:51 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 16:38:51 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:51 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seven_seg
# -- Compiling architecture beh of seven_seg
# End time: 16:38:51 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:51 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/synchronizer_8bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronizer_8bit
# -- Compiling architecture beh of synchronizer_8bit
# End time: 16:38:52 on Dec 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:52 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/synchronizer_2bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronizer_2bit
# -- Compiling architecture beh of synchronizer_2bit
# End time: 16:38:52 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:52 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture beh of alu
# End time: 16:38:52 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:52 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/double_dabble/src/double_dabble.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity double_dabble
# -- Compiling architecture beh of double_dabble
# End time: 16:38:52 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:52 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/memory/src/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture beh of memory
# End time: 16:38:52 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:52 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/rom/blink_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity blink_rom
# -- Compiling architecture SYN of blink_rom
# End time: 16:38:52 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" processor_tb 
# Start time: 16:38:52 on Dec 10,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "calculator3(beh)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.processor_tb(beh)#1
# Loading work.processor(beh)#1
# Loading work.rising_edge_synchronizer(beh)#1
# Loading altera_mf.altera_mf_components
# Loading work.blink_rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# ** Fatal: (vsim-3348) Port length (5) does not match actual length (3) for port "/processor_tb/uut/rom_inst/altsyncram_component/address_a".
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/rom_inst/altsyncram_component File: c:/intelfpga/17.0/quartus/eda/sim_lib/altera_mf.vhd Line: 39939
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim.do PAUSED at line 14
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:43:29 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/calculator3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity calculator3
# -- Compiling architecture beh of calculator3
# End time: 16:43:30 on Dec 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:43:30 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity processor
# -- Compiling architecture beh of processor
# End time: 16:43:30 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:43:30 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../src/processor_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity processor_tb
# -- Compiling architecture beh of processor_tb
# End time: 16:43:30 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:43:30 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/mas_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mas_components
# End time: 16:43:30 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:43:30 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 16:43:30 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:43:30 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seven_seg
# -- Compiling architecture beh of seven_seg
# End time: 16:43:30 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:43:30 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/synchronizer_8bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronizer_8bit
# -- Compiling architecture beh of synchronizer_8bit
# End time: 16:43:30 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:43:30 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/synchronizer_2bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronizer_2bit
# -- Compiling architecture beh of synchronizer_2bit
# End time: 16:43:30 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:43:30 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture beh of alu
# End time: 16:43:30 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:43:30 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/double_dabble/src/double_dabble.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity double_dabble
# -- Compiling architecture beh of double_dabble
# End time: 16:43:30 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:43:30 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/memory/src/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture beh of memory
# End time: 16:43:30 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:43:30 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work ../../src/rom/blink_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity blink_rom
# -- Compiling architecture SYN of blink_rom
# End time: 16:43:30 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" processor_tb 
# Start time: 16:38:52 on Dec 10,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.processor_tb(beh)#1
# Loading work.processor(beh)#1
# Loading work.rising_edge_synchronizer(beh)#1
# Loading altera_mf.altera_mf_components
# Loading work.blink_rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.calculator3(beh)#1
# Loading work.synchronizer_8bit(beh)#1
# Loading work.synchronizer_2bit(beh)#1
# Loading work.alu(beh)#1
# Loading work.memory(beh)#1
# Loading work.double_dabble(beh)#1
# Loading work.seven_seg(beh)#1
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mas1850  Hostname: GOL-1360-13  ProcessID: 16024
#           Attempting to use alternate WLF file "./wlftx2wjnv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftx2wjnv
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/in_switches'.
# Executing ONERROR command at macro ./wave.do line 31
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/op_switches'.
# Executing ONERROR command at macro ./wave.do line 32
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/ms_btn'.
# Executing ONERROR command at macro ./wave.do line 33
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/mr_btn'.
# Executing ONERROR command at macro ./wave.do line 34
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/exe_btn'.
# Executing ONERROR command at macro ./wave.do line 35
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/clk'.
# Executing ONERROR command at macro ./wave.do line 36
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/reset_n'.
# Executing ONERROR command at macro ./wave.do line 37
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/in_sync'.
# Executing ONERROR command at macro ./wave.do line 38
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/op_sync'.
# Executing ONERROR command at macro ./wave.do line 39
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/ms_sync'.
# Executing ONERROR command at macro ./wave.do line 40
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/mr_sync'.
# Executing ONERROR command at macro ./wave.do line 41
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/exe_sync'.
# Executing ONERROR command at macro ./wave.do line 42
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/write_en'.
# Executing ONERROR command at macro ./wave.do line 43
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/address'.
# Executing ONERROR command at macro ./wave.do line 44
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/pres_state'.
# Executing ONERROR command at macro ./wave.do line 45
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/state_led'.
# Executing ONERROR command at macro ./wave.do line 46
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/next_state'.
# Executing ONERROR command at macro ./wave.do line 47
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/directory'.
# Executing ONERROR command at macro ./wave.do line 48
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/alu_out'.
# Executing ONERROR command at macro ./wave.do line 49
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/res'.
# Executing ONERROR command at macro ./wave.do line 50
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/res_padded'.
# Executing ONERROR command at macro ./wave.do line 51
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/bin_hund'.
# Executing ONERROR command at macro ./wave.do line 52
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/bin_tens'.
# Executing ONERROR command at macro ./wave.do line 53
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/bin_ones'.
# Executing ONERROR command at macro ./wave.do line 54
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/ssd_hund'.
# Executing ONERROR command at macro ./wave.do line 55
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/ssd_tens'.
# Executing ONERROR command at macro ./wave.do line 56
# ** Error: (vish-4014) No objects found matching '/calculator3_tb/uut/ssd_ones'.
# Executing ONERROR command at macro ./wave.do line 57
# ** Note: ********** sequential testbench start **********
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /processor_tb/uut/calculator/ram
# ** Note: ********** sequential testbench end **********
#    Time: 660 ns  Iteration: 0  Instance: /processor_tb
add wave -position insertpoint  \
sim:/processor_tb/execute_btn \
sim:/processor_tb/reset_n \
sim:/processor_tb/clk
add wave -position insertpoint  \
sim:/processor_tb/uut/state_led \
sim:/processor_tb/uut/ssd_hund \
sim:/processor_tb/uut/ssd_tens \
sim:/processor_tb/uut/ssd_ones \
sim:/processor_tb/uut/execute_sync \
sim:/processor_tb/uut/address_sig \
sim:/processor_tb/uut/instruction \
sim:/processor_tb/uut/in_switches \
sim:/processor_tb/uut/op_switches \
sim:/processor_tb/uut/exe_btn \
sim:/processor_tb/uut/mr_btn \
sim:/processor_tb/uut/ms_btn
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/mas1850/hdl/lab7/sim/script/wave.do
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
run
# ** Note: ********** sequential testbench start **********
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/uut/calculator/dd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /processor_tb/uut/calculator/ram
# ** Note: ********** sequential testbench end **********
#    Time: 660 ns  Iteration: 0  Instance: /processor_tb
run
run
run
run
run
run
run
run
