
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a458  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000088c  0800a568  0800a568  0001a568  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800adf4  0800adf4  0001adf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800adfc  0800adfc  0001adfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800ae04  0800ae04  0001ae04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009d0  20000000  0800ae08  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000003b4  200009d0  0800b7d8  000209d0  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20000d84  0800b7d8  00020d84  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
 10 .debug_info   00009bba  00000000  00000000  000209f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000249b  00000000  00000000  0002a5b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000b38  00000000  00000000  0002ca50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000a60  00000000  00000000  0002d588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000182d3  00000000  00000000  0002dfe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000cbc1  00000000  00000000  000462bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0007ffa2  00000000  00000000  00052e7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  000d2e1e  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004370  00000000  00000000  000d2e70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009d0 	.word	0x200009d0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a550 	.word	0x0800a550

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009d4 	.word	0x200009d4
 800014c:	0800a550 	.word	0x0800a550

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__aeabi_f2iz>:
 8000f44:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f48:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f4c:	d30f      	bcc.n	8000f6e <__aeabi_f2iz+0x2a>
 8000f4e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f52:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f56:	d90d      	bls.n	8000f74 <__aeabi_f2iz+0x30>
 8000f58:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f5c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f60:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000f64:	fa23 f002 	lsr.w	r0, r3, r2
 8000f68:	bf18      	it	ne
 8000f6a:	4240      	negne	r0, r0
 8000f6c:	4770      	bx	lr
 8000f6e:	f04f 0000 	mov.w	r0, #0
 8000f72:	4770      	bx	lr
 8000f74:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000f78:	d101      	bne.n	8000f7e <__aeabi_f2iz+0x3a>
 8000f7a:	0242      	lsls	r2, r0, #9
 8000f7c:	d105      	bne.n	8000f8a <__aeabi_f2iz+0x46>
 8000f7e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000f82:	bf08      	it	eq
 8000f84:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000f88:	4770      	bx	lr
 8000f8a:	f04f 0000 	mov.w	r0, #0
 8000f8e:	4770      	bx	lr

08000f90 <__aeabi_uldivmod>:
 8000f90:	b953      	cbnz	r3, 8000fa8 <__aeabi_uldivmod+0x18>
 8000f92:	b94a      	cbnz	r2, 8000fa8 <__aeabi_uldivmod+0x18>
 8000f94:	2900      	cmp	r1, #0
 8000f96:	bf08      	it	eq
 8000f98:	2800      	cmpeq	r0, #0
 8000f9a:	bf1c      	itt	ne
 8000f9c:	f04f 31ff 	movne.w	r1, #4294967295
 8000fa0:	f04f 30ff 	movne.w	r0, #4294967295
 8000fa4:	f000 b976 	b.w	8001294 <__aeabi_idiv0>
 8000fa8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000fac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000fb0:	f000 f806 	bl	8000fc0 <__udivmoddi4>
 8000fb4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fbc:	b004      	add	sp, #16
 8000fbe:	4770      	bx	lr

08000fc0 <__udivmoddi4>:
 8000fc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000fc4:	9e08      	ldr	r6, [sp, #32]
 8000fc6:	460d      	mov	r5, r1
 8000fc8:	4604      	mov	r4, r0
 8000fca:	4688      	mov	r8, r1
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d14d      	bne.n	800106c <__udivmoddi4+0xac>
 8000fd0:	428a      	cmp	r2, r1
 8000fd2:	4694      	mov	ip, r2
 8000fd4:	d968      	bls.n	80010a8 <__udivmoddi4+0xe8>
 8000fd6:	fab2 f282 	clz	r2, r2
 8000fda:	b152      	cbz	r2, 8000ff2 <__udivmoddi4+0x32>
 8000fdc:	fa01 f302 	lsl.w	r3, r1, r2
 8000fe0:	f1c2 0120 	rsb	r1, r2, #32
 8000fe4:	fa20 f101 	lsr.w	r1, r0, r1
 8000fe8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fec:	ea41 0803 	orr.w	r8, r1, r3
 8000ff0:	4094      	lsls	r4, r2
 8000ff2:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000ff6:	fbb8 f7f1 	udiv	r7, r8, r1
 8000ffa:	fa1f fe8c 	uxth.w	lr, ip
 8000ffe:	fb01 8817 	mls	r8, r1, r7, r8
 8001002:	fb07 f00e 	mul.w	r0, r7, lr
 8001006:	0c23      	lsrs	r3, r4, #16
 8001008:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800100c:	4298      	cmp	r0, r3
 800100e:	d90a      	bls.n	8001026 <__udivmoddi4+0x66>
 8001010:	eb1c 0303 	adds.w	r3, ip, r3
 8001014:	f107 35ff 	add.w	r5, r7, #4294967295
 8001018:	f080 811e 	bcs.w	8001258 <__udivmoddi4+0x298>
 800101c:	4298      	cmp	r0, r3
 800101e:	f240 811b 	bls.w	8001258 <__udivmoddi4+0x298>
 8001022:	3f02      	subs	r7, #2
 8001024:	4463      	add	r3, ip
 8001026:	1a1b      	subs	r3, r3, r0
 8001028:	fbb3 f0f1 	udiv	r0, r3, r1
 800102c:	fb01 3310 	mls	r3, r1, r0, r3
 8001030:	fb00 fe0e 	mul.w	lr, r0, lr
 8001034:	b2a4      	uxth	r4, r4
 8001036:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800103a:	45a6      	cmp	lr, r4
 800103c:	d90a      	bls.n	8001054 <__udivmoddi4+0x94>
 800103e:	eb1c 0404 	adds.w	r4, ip, r4
 8001042:	f100 33ff 	add.w	r3, r0, #4294967295
 8001046:	f080 8109 	bcs.w	800125c <__udivmoddi4+0x29c>
 800104a:	45a6      	cmp	lr, r4
 800104c:	f240 8106 	bls.w	800125c <__udivmoddi4+0x29c>
 8001050:	4464      	add	r4, ip
 8001052:	3802      	subs	r0, #2
 8001054:	2100      	movs	r1, #0
 8001056:	eba4 040e 	sub.w	r4, r4, lr
 800105a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800105e:	b11e      	cbz	r6, 8001068 <__udivmoddi4+0xa8>
 8001060:	2300      	movs	r3, #0
 8001062:	40d4      	lsrs	r4, r2
 8001064:	e9c6 4300 	strd	r4, r3, [r6]
 8001068:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800106c:	428b      	cmp	r3, r1
 800106e:	d908      	bls.n	8001082 <__udivmoddi4+0xc2>
 8001070:	2e00      	cmp	r6, #0
 8001072:	f000 80ee 	beq.w	8001252 <__udivmoddi4+0x292>
 8001076:	2100      	movs	r1, #0
 8001078:	e9c6 0500 	strd	r0, r5, [r6]
 800107c:	4608      	mov	r0, r1
 800107e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001082:	fab3 f183 	clz	r1, r3
 8001086:	2900      	cmp	r1, #0
 8001088:	d14a      	bne.n	8001120 <__udivmoddi4+0x160>
 800108a:	42ab      	cmp	r3, r5
 800108c:	d302      	bcc.n	8001094 <__udivmoddi4+0xd4>
 800108e:	4282      	cmp	r2, r0
 8001090:	f200 80fc 	bhi.w	800128c <__udivmoddi4+0x2cc>
 8001094:	1a84      	subs	r4, r0, r2
 8001096:	eb65 0303 	sbc.w	r3, r5, r3
 800109a:	2001      	movs	r0, #1
 800109c:	4698      	mov	r8, r3
 800109e:	2e00      	cmp	r6, #0
 80010a0:	d0e2      	beq.n	8001068 <__udivmoddi4+0xa8>
 80010a2:	e9c6 4800 	strd	r4, r8, [r6]
 80010a6:	e7df      	b.n	8001068 <__udivmoddi4+0xa8>
 80010a8:	b902      	cbnz	r2, 80010ac <__udivmoddi4+0xec>
 80010aa:	deff      	udf	#255	; 0xff
 80010ac:	fab2 f282 	clz	r2, r2
 80010b0:	2a00      	cmp	r2, #0
 80010b2:	f040 8091 	bne.w	80011d8 <__udivmoddi4+0x218>
 80010b6:	eba1 000c 	sub.w	r0, r1, ip
 80010ba:	2101      	movs	r1, #1
 80010bc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80010c0:	fa1f fe8c 	uxth.w	lr, ip
 80010c4:	fbb0 f3f7 	udiv	r3, r0, r7
 80010c8:	fb07 0013 	mls	r0, r7, r3, r0
 80010cc:	0c25      	lsrs	r5, r4, #16
 80010ce:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80010d2:	fb0e f003 	mul.w	r0, lr, r3
 80010d6:	42a8      	cmp	r0, r5
 80010d8:	d908      	bls.n	80010ec <__udivmoddi4+0x12c>
 80010da:	eb1c 0505 	adds.w	r5, ip, r5
 80010de:	f103 38ff 	add.w	r8, r3, #4294967295
 80010e2:	d202      	bcs.n	80010ea <__udivmoddi4+0x12a>
 80010e4:	42a8      	cmp	r0, r5
 80010e6:	f200 80ce 	bhi.w	8001286 <__udivmoddi4+0x2c6>
 80010ea:	4643      	mov	r3, r8
 80010ec:	1a2d      	subs	r5, r5, r0
 80010ee:	fbb5 f0f7 	udiv	r0, r5, r7
 80010f2:	fb07 5510 	mls	r5, r7, r0, r5
 80010f6:	fb0e fe00 	mul.w	lr, lr, r0
 80010fa:	b2a4      	uxth	r4, r4
 80010fc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8001100:	45a6      	cmp	lr, r4
 8001102:	d908      	bls.n	8001116 <__udivmoddi4+0x156>
 8001104:	eb1c 0404 	adds.w	r4, ip, r4
 8001108:	f100 35ff 	add.w	r5, r0, #4294967295
 800110c:	d202      	bcs.n	8001114 <__udivmoddi4+0x154>
 800110e:	45a6      	cmp	lr, r4
 8001110:	f200 80b6 	bhi.w	8001280 <__udivmoddi4+0x2c0>
 8001114:	4628      	mov	r0, r5
 8001116:	eba4 040e 	sub.w	r4, r4, lr
 800111a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800111e:	e79e      	b.n	800105e <__udivmoddi4+0x9e>
 8001120:	f1c1 0720 	rsb	r7, r1, #32
 8001124:	408b      	lsls	r3, r1
 8001126:	fa22 fc07 	lsr.w	ip, r2, r7
 800112a:	ea4c 0c03 	orr.w	ip, ip, r3
 800112e:	fa25 fa07 	lsr.w	sl, r5, r7
 8001132:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8001136:	fbba f8f9 	udiv	r8, sl, r9
 800113a:	fa20 f307 	lsr.w	r3, r0, r7
 800113e:	fb09 aa18 	mls	sl, r9, r8, sl
 8001142:	408d      	lsls	r5, r1
 8001144:	fa1f fe8c 	uxth.w	lr, ip
 8001148:	431d      	orrs	r5, r3
 800114a:	fa00 f301 	lsl.w	r3, r0, r1
 800114e:	fb08 f00e 	mul.w	r0, r8, lr
 8001152:	0c2c      	lsrs	r4, r5, #16
 8001154:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8001158:	42a0      	cmp	r0, r4
 800115a:	fa02 f201 	lsl.w	r2, r2, r1
 800115e:	d90b      	bls.n	8001178 <__udivmoddi4+0x1b8>
 8001160:	eb1c 0404 	adds.w	r4, ip, r4
 8001164:	f108 3aff 	add.w	sl, r8, #4294967295
 8001168:	f080 8088 	bcs.w	800127c <__udivmoddi4+0x2bc>
 800116c:	42a0      	cmp	r0, r4
 800116e:	f240 8085 	bls.w	800127c <__udivmoddi4+0x2bc>
 8001172:	f1a8 0802 	sub.w	r8, r8, #2
 8001176:	4464      	add	r4, ip
 8001178:	1a24      	subs	r4, r4, r0
 800117a:	fbb4 f0f9 	udiv	r0, r4, r9
 800117e:	fb09 4410 	mls	r4, r9, r0, r4
 8001182:	fb00 fe0e 	mul.w	lr, r0, lr
 8001186:	b2ad      	uxth	r5, r5
 8001188:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 800118c:	45a6      	cmp	lr, r4
 800118e:	d908      	bls.n	80011a2 <__udivmoddi4+0x1e2>
 8001190:	eb1c 0404 	adds.w	r4, ip, r4
 8001194:	f100 35ff 	add.w	r5, r0, #4294967295
 8001198:	d26c      	bcs.n	8001274 <__udivmoddi4+0x2b4>
 800119a:	45a6      	cmp	lr, r4
 800119c:	d96a      	bls.n	8001274 <__udivmoddi4+0x2b4>
 800119e:	3802      	subs	r0, #2
 80011a0:	4464      	add	r4, ip
 80011a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80011a6:	fba0 9502 	umull	r9, r5, r0, r2
 80011aa:	eba4 040e 	sub.w	r4, r4, lr
 80011ae:	42ac      	cmp	r4, r5
 80011b0:	46c8      	mov	r8, r9
 80011b2:	46ae      	mov	lr, r5
 80011b4:	d356      	bcc.n	8001264 <__udivmoddi4+0x2a4>
 80011b6:	d053      	beq.n	8001260 <__udivmoddi4+0x2a0>
 80011b8:	2e00      	cmp	r6, #0
 80011ba:	d069      	beq.n	8001290 <__udivmoddi4+0x2d0>
 80011bc:	ebb3 0208 	subs.w	r2, r3, r8
 80011c0:	eb64 040e 	sbc.w	r4, r4, lr
 80011c4:	fa22 f301 	lsr.w	r3, r2, r1
 80011c8:	fa04 f707 	lsl.w	r7, r4, r7
 80011cc:	431f      	orrs	r7, r3
 80011ce:	40cc      	lsrs	r4, r1
 80011d0:	e9c6 7400 	strd	r7, r4, [r6]
 80011d4:	2100      	movs	r1, #0
 80011d6:	e747      	b.n	8001068 <__udivmoddi4+0xa8>
 80011d8:	fa0c fc02 	lsl.w	ip, ip, r2
 80011dc:	f1c2 0120 	rsb	r1, r2, #32
 80011e0:	fa25 f301 	lsr.w	r3, r5, r1
 80011e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80011e8:	fa20 f101 	lsr.w	r1, r0, r1
 80011ec:	4095      	lsls	r5, r2
 80011ee:	430d      	orrs	r5, r1
 80011f0:	fbb3 f1f7 	udiv	r1, r3, r7
 80011f4:	fb07 3311 	mls	r3, r7, r1, r3
 80011f8:	fa1f fe8c 	uxth.w	lr, ip
 80011fc:	0c28      	lsrs	r0, r5, #16
 80011fe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001202:	fb01 f30e 	mul.w	r3, r1, lr
 8001206:	4283      	cmp	r3, r0
 8001208:	fa04 f402 	lsl.w	r4, r4, r2
 800120c:	d908      	bls.n	8001220 <__udivmoddi4+0x260>
 800120e:	eb1c 0000 	adds.w	r0, ip, r0
 8001212:	f101 38ff 	add.w	r8, r1, #4294967295
 8001216:	d22f      	bcs.n	8001278 <__udivmoddi4+0x2b8>
 8001218:	4283      	cmp	r3, r0
 800121a:	d92d      	bls.n	8001278 <__udivmoddi4+0x2b8>
 800121c:	3902      	subs	r1, #2
 800121e:	4460      	add	r0, ip
 8001220:	1ac0      	subs	r0, r0, r3
 8001222:	fbb0 f3f7 	udiv	r3, r0, r7
 8001226:	fb07 0013 	mls	r0, r7, r3, r0
 800122a:	b2ad      	uxth	r5, r5
 800122c:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001230:	fb03 f00e 	mul.w	r0, r3, lr
 8001234:	42a8      	cmp	r0, r5
 8001236:	d908      	bls.n	800124a <__udivmoddi4+0x28a>
 8001238:	eb1c 0505 	adds.w	r5, ip, r5
 800123c:	f103 38ff 	add.w	r8, r3, #4294967295
 8001240:	d216      	bcs.n	8001270 <__udivmoddi4+0x2b0>
 8001242:	42a8      	cmp	r0, r5
 8001244:	d914      	bls.n	8001270 <__udivmoddi4+0x2b0>
 8001246:	3b02      	subs	r3, #2
 8001248:	4465      	add	r5, ip
 800124a:	1a28      	subs	r0, r5, r0
 800124c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8001250:	e738      	b.n	80010c4 <__udivmoddi4+0x104>
 8001252:	4631      	mov	r1, r6
 8001254:	4630      	mov	r0, r6
 8001256:	e707      	b.n	8001068 <__udivmoddi4+0xa8>
 8001258:	462f      	mov	r7, r5
 800125a:	e6e4      	b.n	8001026 <__udivmoddi4+0x66>
 800125c:	4618      	mov	r0, r3
 800125e:	e6f9      	b.n	8001054 <__udivmoddi4+0x94>
 8001260:	454b      	cmp	r3, r9
 8001262:	d2a9      	bcs.n	80011b8 <__udivmoddi4+0x1f8>
 8001264:	ebb9 0802 	subs.w	r8, r9, r2
 8001268:	eb65 0e0c 	sbc.w	lr, r5, ip
 800126c:	3801      	subs	r0, #1
 800126e:	e7a3      	b.n	80011b8 <__udivmoddi4+0x1f8>
 8001270:	4643      	mov	r3, r8
 8001272:	e7ea      	b.n	800124a <__udivmoddi4+0x28a>
 8001274:	4628      	mov	r0, r5
 8001276:	e794      	b.n	80011a2 <__udivmoddi4+0x1e2>
 8001278:	4641      	mov	r1, r8
 800127a:	e7d1      	b.n	8001220 <__udivmoddi4+0x260>
 800127c:	46d0      	mov	r8, sl
 800127e:	e77b      	b.n	8001178 <__udivmoddi4+0x1b8>
 8001280:	4464      	add	r4, ip
 8001282:	3802      	subs	r0, #2
 8001284:	e747      	b.n	8001116 <__udivmoddi4+0x156>
 8001286:	3b02      	subs	r3, #2
 8001288:	4465      	add	r5, ip
 800128a:	e72f      	b.n	80010ec <__udivmoddi4+0x12c>
 800128c:	4608      	mov	r0, r1
 800128e:	e706      	b.n	800109e <__udivmoddi4+0xde>
 8001290:	4631      	mov	r1, r6
 8001292:	e6e9      	b.n	8001068 <__udivmoddi4+0xa8>

08001294 <__aeabi_idiv0>:
 8001294:	4770      	bx	lr
 8001296:	bf00      	nop

08001298 <countup>:
float vitesse;
uint32_t rotation;
uint32_t  RecordTime = 2; //Define Measuring Time (Seconds)

void countup(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  rotation++;
 800129c:	4b04      	ldr	r3, [pc, #16]	; (80012b0 <countup+0x18>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	3301      	adds	r3, #1
 80012a2:	4a03      	ldr	r2, [pc, #12]	; (80012b0 <countup+0x18>)
 80012a4:	6013      	str	r3, [r2, #0]
}
 80012a6:	bf00      	nop
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bc80      	pop	{r7}
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	200009f0 	.word	0x200009f0

080012b4 <Vent_init>:

void Vent_init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af02      	add	r7, sp, #8
	BSP_GPIO_PinCfg(ANEMO_GPIO, ANEMO_PIN, GPIO_MODE_IT_RISING,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 80012ba:	2303      	movs	r3, #3
 80012bc:	9300      	str	r3, [sp, #0]
 80012be:	2301      	movs	r3, #1
 80012c0:	4a04      	ldr	r2, [pc, #16]	; (80012d4 <Vent_init+0x20>)
 80012c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012c6:	4804      	ldr	r0, [pc, #16]	; (80012d8 <Vent_init+0x24>)
 80012c8:	f000 fada 	bl	8001880 <BSP_GPIO_PinCfg>
}
 80012cc:	bf00      	nop
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	10110000 	.word	0x10110000
 80012d8:	40010c00 	.word	0x40010c00

080012dc <Vent_vitesse>:

int Vent_vitesse(void)
{
 80012dc:	b598      	push	{r3, r4, r7, lr}
 80012de:	af00      	add	r7, sp, #0
	rotation = 0 ;
 80012e0:	4b20      	ldr	r3, [pc, #128]	; (8001364 <Vent_vitesse+0x88>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	601a      	str	r2, [r3, #0]
	//HAL_GPIO_EXTI_Callback(ANEMO_PIN)
	EXTIT_set_callback(&countup, EXTI_gpiopin_to_pin_number(ANEMO_PIN), TRUE);
 80012e6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80012ea:	f000 f92b 	bl	8001544 <EXTI_gpiopin_to_pin_number>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2201      	movs	r2, #1
 80012f2:	4619      	mov	r1, r3
 80012f4:	481c      	ldr	r0, [pc, #112]	; (8001368 <Vent_vitesse+0x8c>)
 80012f6:	f000 f8bd 	bl	8001474 <EXTIT_set_callback>
	HAL_Delay(1000 * RecordTime);
 80012fa:	4b1c      	ldr	r3, [pc, #112]	; (800136c <Vent_vitesse+0x90>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001302:	fb02 f303 	mul.w	r3, r2, r3
 8001306:	4618      	mov	r0, r3
 8001308:	f001 fc5c 	bl	8002bc4 <HAL_Delay>
	EXTIT_set_callback(&countup, EXTI_gpiopin_to_pin_number(ANEMO_PIN), FALSE);
 800130c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001310:	f000 f918 	bl	8001544 <EXTI_gpiopin_to_pin_number>
 8001314:	4603      	mov	r3, r0
 8001316:	2200      	movs	r2, #0
 8001318:	4619      	mov	r1, r3
 800131a:	4813      	ldr	r0, [pc, #76]	; (8001368 <Vent_vitesse+0x8c>)
 800131c:	f000 f8aa 	bl	8001474 <EXTIT_set_callback>
	vitesse = (float)rotation / (float)RecordTime * 2,4;
 8001320:	4b10      	ldr	r3, [pc, #64]	; (8001364 <Vent_vitesse+0x88>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4618      	mov	r0, r3
 8001326:	f7ff fc65 	bl	8000bf4 <__aeabi_ui2f>
 800132a:	4604      	mov	r4, r0
 800132c:	4b0f      	ldr	r3, [pc, #60]	; (800136c <Vent_vitesse+0x90>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff fc5f 	bl	8000bf4 <__aeabi_ui2f>
 8001336:	4603      	mov	r3, r0
 8001338:	4619      	mov	r1, r3
 800133a:	4620      	mov	r0, r4
 800133c:	f7ff fd66 	bl	8000e0c <__aeabi_fdiv>
 8001340:	4603      	mov	r3, r0
 8001342:	4619      	mov	r1, r3
 8001344:	4618      	mov	r0, r3
 8001346:	f7ff fba5 	bl	8000a94 <__addsf3>
 800134a:	4603      	mov	r3, r0
 800134c:	461a      	mov	r2, r3
 800134e:	4b08      	ldr	r3, [pc, #32]	; (8001370 <Vent_vitesse+0x94>)
 8001350:	601a      	str	r2, [r3, #0]

	return (int)vitesse;
 8001352:	4b07      	ldr	r3, [pc, #28]	; (8001370 <Vent_vitesse+0x94>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff fdf4 	bl	8000f44 <__aeabi_f2iz>
 800135c:	4603      	mov	r3, r0
}
 800135e:	4618      	mov	r0, r3
 8001360:	bd98      	pop	{r3, r4, r7, pc}
 8001362:	bf00      	nop
 8001364:	200009f0 	.word	0x200009f0
 8001368:	08001299 	.word	0x08001299
 800136c:	20000000 	.word	0x20000000
 8001370:	200009ec 	.word	0x200009ec

08001374 <donnee>:


void donnee(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
	debug_printf("La vitesse du vent est : | vitesse = %d km/h\n", Vent_vitesse());
 8001378:	f7ff ffb0 	bl	80012dc <Vent_vitesse>
 800137c:	4603      	mov	r3, r0
 800137e:	4619      	mov	r1, r3
 8001380:	4802      	ldr	r0, [pc, #8]	; (800138c <donnee+0x18>)
 8001382:	f003 fa5f 	bl	8004844 <printf>
}
 8001386:	bf00      	nop
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	0800a568 	.word	0x0800a568

08001390 <process_ms>:
	return !HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN);
}

static volatile uint32_t t = 0;
void process_ms(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
	if(t)
 8001394:	4b06      	ldr	r3, [pc, #24]	; (80013b0 <process_ms+0x20>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d004      	beq.n	80013a6 <process_ms+0x16>
		t--;
 800139c:	4b04      	ldr	r3, [pc, #16]	; (80013b0 <process_ms+0x20>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	3b01      	subs	r3, #1
 80013a2:	4a03      	ldr	r2, [pc, #12]	; (80013b0 <process_ms+0x20>)
 80013a4:	6013      	str	r3, [r2, #0]
}
 80013a6:	bf00      	nop
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bc80      	pop	{r7}
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	200009f4 	.word	0x200009f4

080013b4 <main>:


int main(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premire tape de la fonction main().
	HAL_Init();
 80013ba:	f001 fba1 	bl	8002b00 <HAL_Init>

	//Initialisation de l'UART2  la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas relies jusqu'au connecteur de la Nucleo.
		//Ces broches sont rediriges vers la sonde de dbogage, la liaison UART tant ensuite encapsule sur l'USB vers le PC de dveloppement.
	UART_init(UART2_ID,115200);
 80013be:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80013c2:	2001      	movs	r0, #1
 80013c4:	f000 fdea 	bl	8001f9c <UART_init>

	//"Indique que les printf sortent vers le priphrique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 80013c8:	2201      	movs	r2, #1
 80013ca:	2101      	movs	r1, #1
 80013cc:	2001      	movs	r0, #1
 80013ce:	f000 fb4f 	bl	8001a70 <SYS_set_std_usart>

	//Initialisation du port de la led Verte (carte Nucleo)
	BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 80013d2:	2303      	movs	r3, #3
 80013d4:	9300      	str	r3, [sp, #0]
 80013d6:	2300      	movs	r3, #0
 80013d8:	2201      	movs	r2, #1
 80013da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013de:	4813      	ldr	r0, [pc, #76]	; (800142c <main+0x78>)
 80013e0:	f000 fa4e 	bl	8001880 <BSP_GPIO_PinCfg>

	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 80013e4:	2303      	movs	r3, #3
 80013e6:	9300      	str	r3, [sp, #0]
 80013e8:	2301      	movs	r3, #1
 80013ea:	2200      	movs	r2, #0
 80013ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013f0:	480f      	ldr	r0, [pc, #60]	; (8001430 <main+0x7c>)
 80013f2:	f000 fa45 	bl	8001880 <BSP_GPIO_PinCfg>

	//On ajoute la fonction process_ms  la liste des fonctions appeles automatiquement chaque ms par la routine d'interruption du priphrique SYSTICK
	Systick_add_callback_function(&process_ms);
 80013f6:	480f      	ldr	r0, [pc, #60]	; (8001434 <main+0x80>)
 80013f8:	f001 fb58 	bl	8002aac <Systick_add_callback_function>

	//EPAPER_demo();
	Vent_init();
 80013fc:	f7ff ff5a 	bl	80012b4 <Vent_init>
	donnee();
 8001400:	f7ff ffb8 	bl	8001374 <donnee>
	while(1)	//boucle de tche de fond
	{
		//DHT11_demo();
		donnee();
 8001404:	f7ff ffb6 	bl	8001374 <donnee>
		HAL_Delay(500);
 8001408:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800140c:	f001 fbda 	bl	8002bc4 <HAL_Delay>
		if(!t)
 8001410:	4b09      	ldr	r3, [pc, #36]	; (8001438 <main+0x84>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d1f5      	bne.n	8001404 <main+0x50>
		{

			t = 200;
 8001418:	4b07      	ldr	r3, [pc, #28]	; (8001438 <main+0x84>)
 800141a:	22c8      	movs	r2, #200	; 0xc8
 800141c:	601a      	str	r2, [r3, #0]
			HAL_GPIO_TogglePin(LED_GREEN_GPIO, LED_GREEN_PIN);
 800141e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001422:	4802      	ldr	r0, [pc, #8]	; (800142c <main+0x78>)
 8001424:	f001 ff06 	bl	8003234 <HAL_GPIO_TogglePin>
		donnee();
 8001428:	e7ec      	b.n	8001404 <main+0x50>
 800142a:	bf00      	nop
 800142c:	40011000 	.word	0x40011000
 8001430:	40010800 	.word	0x40010800
 8001434:	08001391 	.word	0x08001391
 8001438:	200009f4 	.word	0x200009f4

0800143c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	4603      	mov	r3, r0
 8001444:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800144a:	2b00      	cmp	r3, #0
 800144c:	db0b      	blt.n	8001466 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800144e:	79fb      	ldrb	r3, [r7, #7]
 8001450:	f003 021f 	and.w	r2, r3, #31
 8001454:	4906      	ldr	r1, [pc, #24]	; (8001470 <__NVIC_EnableIRQ+0x34>)
 8001456:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800145a:	095b      	lsrs	r3, r3, #5
 800145c:	2001      	movs	r0, #1
 800145e:	fa00 f202 	lsl.w	r2, r0, r2
 8001462:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001466:	bf00      	nop
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	bc80      	pop	{r7}
 800146e:	4770      	bx	lr
 8001470:	e000e100 	.word	0xe000e100

08001474 <EXTIT_set_callback>:

/*
 * @brief cette fonction permet de dclarer une fonction de callback, associe  un numro de broche.
 */
void EXTIT_set_callback(callback_extit_t fun, uint8_t pin_number, bool_e enable)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b084      	sub	sp, #16
 8001478:	af00      	add	r7, sp, #0
 800147a:	60f8      	str	r0, [r7, #12]
 800147c:	460b      	mov	r3, r1
 800147e:	607a      	str	r2, [r7, #4]
 8001480:	72fb      	strb	r3, [r7, #11]
	callbacks[pin_number] = fun;
 8001482:	7afb      	ldrb	r3, [r7, #11]
 8001484:	4907      	ldr	r1, [pc, #28]	; (80014a4 <EXTIT_set_callback+0x30>)
 8001486:	68fa      	ldr	r2, [r7, #12]
 8001488:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(enable)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d003      	beq.n	800149a <EXTIT_set_callback+0x26>
		EXTIT_enable(pin_number);
 8001492:	7afb      	ldrb	r3, [r7, #11]
 8001494:	4618      	mov	r0, r3
 8001496:	f000 f807 	bl	80014a8 <EXTIT_enable>
}
 800149a:	bf00      	nop
 800149c:	3710      	adds	r7, #16
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	200009f8 	.word	0x200009f8

080014a8 <EXTIT_enable>:

/*
 * @brief cette fonction autorise les interruptions externes correspondant au numro de broche demand.
 */
void EXTIT_enable(uint8_t pin_number)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	4603      	mov	r3, r0
 80014b0:	71fb      	strb	r3, [r7, #7]
	if(pin_number < 16)
 80014b2:	79fb      	ldrb	r3, [r7, #7]
 80014b4:	2b0f      	cmp	r3, #15
 80014b6:	d80c      	bhi.n	80014d2 <EXTIT_enable+0x2a>
		BIT_SET(enables, pin_number);
 80014b8:	79fb      	ldrb	r3, [r7, #7]
 80014ba:	2201      	movs	r2, #1
 80014bc:	fa02 f303 	lsl.w	r3, r2, r3
 80014c0:	b21a      	sxth	r2, r3
 80014c2:	4b1f      	ldr	r3, [pc, #124]	; (8001540 <EXTIT_enable+0x98>)
 80014c4:	881b      	ldrh	r3, [r3, #0]
 80014c6:	b21b      	sxth	r3, r3
 80014c8:	4313      	orrs	r3, r2
 80014ca:	b21b      	sxth	r3, r3
 80014cc:	b29a      	uxth	r2, r3
 80014ce:	4b1c      	ldr	r3, [pc, #112]	; (8001540 <EXTIT_enable+0x98>)
 80014d0:	801a      	strh	r2, [r3, #0]
	switch(pin_number)
 80014d2:	79fb      	ldrb	r3, [r7, #7]
 80014d4:	2b04      	cmp	r3, #4
 80014d6:	d821      	bhi.n	800151c <EXTIT_enable+0x74>
 80014d8:	a201      	add	r2, pc, #4	; (adr r2, 80014e0 <EXTIT_enable+0x38>)
 80014da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014de:	bf00      	nop
 80014e0:	080014f5 	.word	0x080014f5
 80014e4:	080014fd 	.word	0x080014fd
 80014e8:	08001505 	.word	0x08001505
 80014ec:	0800150d 	.word	0x0800150d
 80014f0:	08001515 	.word	0x08001515
	{
		case 0:	NVIC_EnableIRQ(EXTI0_IRQn);	break;
 80014f4:	2006      	movs	r0, #6
 80014f6:	f7ff ffa1 	bl	800143c <__NVIC_EnableIRQ>
 80014fa:	e01d      	b.n	8001538 <EXTIT_enable+0x90>
		case 1:	NVIC_EnableIRQ(EXTI1_IRQn);	break;
 80014fc:	2007      	movs	r0, #7
 80014fe:	f7ff ff9d 	bl	800143c <__NVIC_EnableIRQ>
 8001502:	e019      	b.n	8001538 <EXTIT_enable+0x90>
		case 2:	NVIC_EnableIRQ(EXTI2_IRQn);	break;
 8001504:	2008      	movs	r0, #8
 8001506:	f7ff ff99 	bl	800143c <__NVIC_EnableIRQ>
 800150a:	e015      	b.n	8001538 <EXTIT_enable+0x90>
		case 3:	NVIC_EnableIRQ(EXTI3_IRQn);	break;
 800150c:	2009      	movs	r0, #9
 800150e:	f7ff ff95 	bl	800143c <__NVIC_EnableIRQ>
 8001512:	e011      	b.n	8001538 <EXTIT_enable+0x90>
		case 4:	NVIC_EnableIRQ(EXTI4_IRQn);	break;
 8001514:	200a      	movs	r0, #10
 8001516:	f7ff ff91 	bl	800143c <__NVIC_EnableIRQ>
 800151a:	e00d      	b.n	8001538 <EXTIT_enable+0x90>
		default:
			if(pin_number < 10)
 800151c:	79fb      	ldrb	r3, [r7, #7]
 800151e:	2b09      	cmp	r3, #9
 8001520:	d803      	bhi.n	800152a <EXTIT_enable+0x82>
				NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001522:	2017      	movs	r0, #23
 8001524:	f7ff ff8a 	bl	800143c <__NVIC_EnableIRQ>
			else if(pin_number < 16)
				NVIC_EnableIRQ(EXTI15_10_IRQn);
			break;
 8001528:	e005      	b.n	8001536 <EXTIT_enable+0x8e>
			else if(pin_number < 16)
 800152a:	79fb      	ldrb	r3, [r7, #7]
 800152c:	2b0f      	cmp	r3, #15
 800152e:	d802      	bhi.n	8001536 <EXTIT_enable+0x8e>
				NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001530:	2028      	movs	r0, #40	; 0x28
 8001532:	f7ff ff83 	bl	800143c <__NVIC_EnableIRQ>
			break;
 8001536:	bf00      	nop
	}
}
 8001538:	bf00      	nop
 800153a:	3708      	adds	r7, #8
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	20000a38 	.word	0x20000a38

08001544 <EXTI_gpiopin_to_pin_number>:
	}
}


uint8_t EXTI_gpiopin_to_pin_number(uint16_t GPIO_PIN_x)
{
 8001544:	b480      	push	{r7}
 8001546:	b085      	sub	sp, #20
 8001548:	af00      	add	r7, sp, #0
 800154a:	4603      	mov	r3, r0
 800154c:	80fb      	strh	r3, [r7, #6]
	uint8_t ret = -1;
 800154e:	23ff      	movs	r3, #255	; 0xff
 8001550:	73fb      	strb	r3, [r7, #15]
	switch(GPIO_PIN_x)
 8001552:	88fb      	ldrh	r3, [r7, #6]
 8001554:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001558:	f000 80b8 	beq.w	80016cc <EXTI_gpiopin_to_pin_number+0x188>
 800155c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001560:	f300 80b7 	bgt.w	80016d2 <EXTI_gpiopin_to_pin_number+0x18e>
 8001564:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001568:	f000 80ad 	beq.w	80016c6 <EXTI_gpiopin_to_pin_number+0x182>
 800156c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001570:	f300 80af 	bgt.w	80016d2 <EXTI_gpiopin_to_pin_number+0x18e>
 8001574:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001578:	f000 80a2 	beq.w	80016c0 <EXTI_gpiopin_to_pin_number+0x17c>
 800157c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001580:	f300 80a7 	bgt.w	80016d2 <EXTI_gpiopin_to_pin_number+0x18e>
 8001584:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001588:	f000 8097 	beq.w	80016ba <EXTI_gpiopin_to_pin_number+0x176>
 800158c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001590:	f300 809f 	bgt.w	80016d2 <EXTI_gpiopin_to_pin_number+0x18e>
 8001594:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001598:	f000 808c 	beq.w	80016b4 <EXTI_gpiopin_to_pin_number+0x170>
 800159c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80015a0:	f300 8097 	bgt.w	80016d2 <EXTI_gpiopin_to_pin_number+0x18e>
 80015a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80015a8:	f000 8081 	beq.w	80016ae <EXTI_gpiopin_to_pin_number+0x16a>
 80015ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80015b0:	f300 808f 	bgt.w	80016d2 <EXTI_gpiopin_to_pin_number+0x18e>
 80015b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80015b8:	d076      	beq.n	80016a8 <EXTI_gpiopin_to_pin_number+0x164>
 80015ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80015be:	f300 8088 	bgt.w	80016d2 <EXTI_gpiopin_to_pin_number+0x18e>
 80015c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80015c6:	d06c      	beq.n	80016a2 <EXTI_gpiopin_to_pin_number+0x15e>
 80015c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80015cc:	f300 8081 	bgt.w	80016d2 <EXTI_gpiopin_to_pin_number+0x18e>
 80015d0:	2b80      	cmp	r3, #128	; 0x80
 80015d2:	d063      	beq.n	800169c <EXTI_gpiopin_to_pin_number+0x158>
 80015d4:	2b80      	cmp	r3, #128	; 0x80
 80015d6:	dc7c      	bgt.n	80016d2 <EXTI_gpiopin_to_pin_number+0x18e>
 80015d8:	2b20      	cmp	r3, #32
 80015da:	dc47      	bgt.n	800166c <EXTI_gpiopin_to_pin_number+0x128>
 80015dc:	2b00      	cmp	r3, #0
 80015de:	dd78      	ble.n	80016d2 <EXTI_gpiopin_to_pin_number+0x18e>
 80015e0:	3b01      	subs	r3, #1
 80015e2:	2b1f      	cmp	r3, #31
 80015e4:	d875      	bhi.n	80016d2 <EXTI_gpiopin_to_pin_number+0x18e>
 80015e6:	a201      	add	r2, pc, #4	; (adr r2, 80015ec <EXTI_gpiopin_to_pin_number+0xa8>)
 80015e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015ec:	08001673 	.word	0x08001673
 80015f0:	08001679 	.word	0x08001679
 80015f4:	080016d3 	.word	0x080016d3
 80015f8:	0800167f 	.word	0x0800167f
 80015fc:	080016d3 	.word	0x080016d3
 8001600:	080016d3 	.word	0x080016d3
 8001604:	080016d3 	.word	0x080016d3
 8001608:	08001685 	.word	0x08001685
 800160c:	080016d3 	.word	0x080016d3
 8001610:	080016d3 	.word	0x080016d3
 8001614:	080016d3 	.word	0x080016d3
 8001618:	080016d3 	.word	0x080016d3
 800161c:	080016d3 	.word	0x080016d3
 8001620:	080016d3 	.word	0x080016d3
 8001624:	080016d3 	.word	0x080016d3
 8001628:	0800168b 	.word	0x0800168b
 800162c:	080016d3 	.word	0x080016d3
 8001630:	080016d3 	.word	0x080016d3
 8001634:	080016d3 	.word	0x080016d3
 8001638:	080016d3 	.word	0x080016d3
 800163c:	080016d3 	.word	0x080016d3
 8001640:	080016d3 	.word	0x080016d3
 8001644:	080016d3 	.word	0x080016d3
 8001648:	080016d3 	.word	0x080016d3
 800164c:	080016d3 	.word	0x080016d3
 8001650:	080016d3 	.word	0x080016d3
 8001654:	080016d3 	.word	0x080016d3
 8001658:	080016d3 	.word	0x080016d3
 800165c:	080016d3 	.word	0x080016d3
 8001660:	080016d3 	.word	0x080016d3
 8001664:	080016d3 	.word	0x080016d3
 8001668:	08001691 	.word	0x08001691
 800166c:	2b40      	cmp	r3, #64	; 0x40
 800166e:	d012      	beq.n	8001696 <EXTI_gpiopin_to_pin_number+0x152>
		case GPIO_PIN_12:	ret = 12;	break;
		case GPIO_PIN_13:	ret = 13;	break;
		case GPIO_PIN_14:	ret = 14;	break;
		case GPIO_PIN_15:	ret = 15;	break;
		default:
			break;
 8001670:	e02f      	b.n	80016d2 <EXTI_gpiopin_to_pin_number+0x18e>
		case GPIO_PIN_0:	ret = 0;	break;
 8001672:	2300      	movs	r3, #0
 8001674:	73fb      	strb	r3, [r7, #15]
 8001676:	e02d      	b.n	80016d4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_1:	ret = 1;	break;
 8001678:	2301      	movs	r3, #1
 800167a:	73fb      	strb	r3, [r7, #15]
 800167c:	e02a      	b.n	80016d4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_2:	ret = 2;	break;
 800167e:	2302      	movs	r3, #2
 8001680:	73fb      	strb	r3, [r7, #15]
 8001682:	e027      	b.n	80016d4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_3:	ret = 3;	break;
 8001684:	2303      	movs	r3, #3
 8001686:	73fb      	strb	r3, [r7, #15]
 8001688:	e024      	b.n	80016d4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_4:	ret = 4;	break;
 800168a:	2304      	movs	r3, #4
 800168c:	73fb      	strb	r3, [r7, #15]
 800168e:	e021      	b.n	80016d4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_5:	ret = 5;	break;
 8001690:	2305      	movs	r3, #5
 8001692:	73fb      	strb	r3, [r7, #15]
 8001694:	e01e      	b.n	80016d4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_6:	ret = 6;	break;
 8001696:	2306      	movs	r3, #6
 8001698:	73fb      	strb	r3, [r7, #15]
 800169a:	e01b      	b.n	80016d4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_7:	ret = 7;	break;
 800169c:	2307      	movs	r3, #7
 800169e:	73fb      	strb	r3, [r7, #15]
 80016a0:	e018      	b.n	80016d4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_8:	ret = 8;	break;
 80016a2:	2308      	movs	r3, #8
 80016a4:	73fb      	strb	r3, [r7, #15]
 80016a6:	e015      	b.n	80016d4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_9:	ret = 9;	break;
 80016a8:	2309      	movs	r3, #9
 80016aa:	73fb      	strb	r3, [r7, #15]
 80016ac:	e012      	b.n	80016d4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_10:	ret = 10;	break;
 80016ae:	230a      	movs	r3, #10
 80016b0:	73fb      	strb	r3, [r7, #15]
 80016b2:	e00f      	b.n	80016d4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_11:	ret = 11;	break;
 80016b4:	230b      	movs	r3, #11
 80016b6:	73fb      	strb	r3, [r7, #15]
 80016b8:	e00c      	b.n	80016d4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_12:	ret = 12;	break;
 80016ba:	230c      	movs	r3, #12
 80016bc:	73fb      	strb	r3, [r7, #15]
 80016be:	e009      	b.n	80016d4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_13:	ret = 13;	break;
 80016c0:	230d      	movs	r3, #13
 80016c2:	73fb      	strb	r3, [r7, #15]
 80016c4:	e006      	b.n	80016d4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_14:	ret = 14;	break;
 80016c6:	230e      	movs	r3, #14
 80016c8:	73fb      	strb	r3, [r7, #15]
 80016ca:	e003      	b.n	80016d4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_15:	ret = 15;	break;
 80016cc:	230f      	movs	r3, #15
 80016ce:	73fb      	strb	r3, [r7, #15]
 80016d0:	e000      	b.n	80016d4 <EXTI_gpiopin_to_pin_number+0x190>
			break;
 80016d2:	bf00      	nop
	}
	return ret;
 80016d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3714      	adds	r7, #20
 80016da:	46bd      	mov	sp, r7
 80016dc:	bc80      	pop	{r7}
 80016de:	4770      	bx	lr

080016e0 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	4603      	mov	r3, r0
 80016e8:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 80016ea:	79fb      	ldrb	r3, [r7, #7]
 80016ec:	2201      	movs	r2, #1
 80016ee:	fa02 f303 	lsl.w	r3, r2, r3
 80016f2:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 80016f4:	4b10      	ldr	r3, [pc, #64]	; (8001738 <EXTI_call+0x58>)
 80016f6:	695a      	ldr	r2, [r3, #20]
 80016f8:	89fb      	ldrh	r3, [r7, #14]
 80016fa:	4013      	ands	r3, r2
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d016      	beq.n	800172e <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8001700:	4a0d      	ldr	r2, [pc, #52]	; (8001738 <EXTI_call+0x58>)
 8001702:	89fb      	ldrh	r3, [r7, #14]
 8001704:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8001706:	4b0d      	ldr	r3, [pc, #52]	; (800173c <EXTI_call+0x5c>)
 8001708:	881a      	ldrh	r2, [r3, #0]
 800170a:	89fb      	ldrh	r3, [r7, #14]
 800170c:	4013      	ands	r3, r2
 800170e:	b29b      	uxth	r3, r3
 8001710:	2b00      	cmp	r3, #0
 8001712:	d00c      	beq.n	800172e <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8001714:	79fb      	ldrb	r3, [r7, #7]
 8001716:	4a0a      	ldr	r2, [pc, #40]	; (8001740 <EXTI_call+0x60>)
 8001718:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d006      	beq.n	800172e <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8001720:	79fb      	ldrb	r3, [r7, #7]
 8001722:	4a07      	ldr	r2, [pc, #28]	; (8001740 <EXTI_call+0x60>)
 8001724:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001728:	89fa      	ldrh	r2, [r7, #14]
 800172a:	4610      	mov	r0, r2
 800172c:	4798      	blx	r3
		}
	}
}
 800172e:	bf00      	nop
 8001730:	3710      	adds	r7, #16
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	40010400 	.word	0x40010400
 800173c:	20000a38 	.word	0x20000a38
 8001740:	200009f8 	.word	0x200009f8

08001744 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8001748:	2000      	movs	r0, #0
 800174a:	f7ff ffc9 	bl	80016e0 <EXTI_call>
}
 800174e:	bf00      	nop
 8001750:	bd80      	pop	{r7, pc}

08001752 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8001752:	b580      	push	{r7, lr}
 8001754:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8001756:	2001      	movs	r0, #1
 8001758:	f7ff ffc2 	bl	80016e0 <EXTI_call>
}
 800175c:	bf00      	nop
 800175e:	bd80      	pop	{r7, pc}

08001760 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8001764:	2002      	movs	r0, #2
 8001766:	f7ff ffbb 	bl	80016e0 <EXTI_call>
}
 800176a:	bf00      	nop
 800176c:	bd80      	pop	{r7, pc}

0800176e <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 800176e:	b580      	push	{r7, lr}
 8001770:	af00      	add	r7, sp, #0
	EXTI_call(3);
 8001772:	2003      	movs	r0, #3
 8001774:	f7ff ffb4 	bl	80016e0 <EXTI_call>
}
 8001778:	bf00      	nop
 800177a:	bd80      	pop	{r7, pc}

0800177c <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8001780:	2004      	movs	r0, #4
 8001782:	f7ff ffad 	bl	80016e0 <EXTI_call>
}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}

0800178a <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 800178a:	b580      	push	{r7, lr}
 800178c:	af00      	add	r7, sp, #0
	EXTI_call(5);
 800178e:	2005      	movs	r0, #5
 8001790:	f7ff ffa6 	bl	80016e0 <EXTI_call>
	EXTI_call(6);
 8001794:	2006      	movs	r0, #6
 8001796:	f7ff ffa3 	bl	80016e0 <EXTI_call>
	EXTI_call(7);
 800179a:	2007      	movs	r0, #7
 800179c:	f7ff ffa0 	bl	80016e0 <EXTI_call>
	EXTI_call(8);
 80017a0:	2008      	movs	r0, #8
 80017a2:	f7ff ff9d 	bl	80016e0 <EXTI_call>
	EXTI_call(9);
 80017a6:	2009      	movs	r0, #9
 80017a8:	f7ff ff9a 	bl	80016e0 <EXTI_call>
}
 80017ac:	bf00      	nop
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
	EXTI_call(10);
 80017b4:	200a      	movs	r0, #10
 80017b6:	f7ff ff93 	bl	80016e0 <EXTI_call>
	EXTI_call(11);
 80017ba:	200b      	movs	r0, #11
 80017bc:	f7ff ff90 	bl	80016e0 <EXTI_call>
	EXTI_call(12);
 80017c0:	200c      	movs	r0, #12
 80017c2:	f7ff ff8d 	bl	80016e0 <EXTI_call>
	EXTI_call(13);
 80017c6:	200d      	movs	r0, #13
 80017c8:	f7ff ff8a 	bl	80016e0 <EXTI_call>
	EXTI_call(14);
 80017cc:	200e      	movs	r0, #14
 80017ce:	f7ff ff87 	bl	80016e0 <EXTI_call>
	EXTI_call(15);
 80017d2:	200f      	movs	r0, #15
 80017d4:	f7ff ff84 	bl	80016e0 <EXTI_call>
}
 80017d8:	bf00      	nop
 80017da:	bd80      	pop	{r7, pc}

080017dc <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	b087      	sub	sp, #28
 80017e0:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 80017e2:	4b26      	ldr	r3, [pc, #152]	; (800187c <BSP_GPIO_Enable+0xa0>)
 80017e4:	699b      	ldr	r3, [r3, #24]
 80017e6:	4a25      	ldr	r2, [pc, #148]	; (800187c <BSP_GPIO_Enable+0xa0>)
 80017e8:	f043 0304 	orr.w	r3, r3, #4
 80017ec:	6193      	str	r3, [r2, #24]
 80017ee:	4b23      	ldr	r3, [pc, #140]	; (800187c <BSP_GPIO_Enable+0xa0>)
 80017f0:	699b      	ldr	r3, [r3, #24]
 80017f2:	f003 0304 	and.w	r3, r3, #4
 80017f6:	617b      	str	r3, [r7, #20]
 80017f8:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80017fa:	4b20      	ldr	r3, [pc, #128]	; (800187c <BSP_GPIO_Enable+0xa0>)
 80017fc:	699b      	ldr	r3, [r3, #24]
 80017fe:	4a1f      	ldr	r2, [pc, #124]	; (800187c <BSP_GPIO_Enable+0xa0>)
 8001800:	f043 0308 	orr.w	r3, r3, #8
 8001804:	6193      	str	r3, [r2, #24]
 8001806:	4b1d      	ldr	r3, [pc, #116]	; (800187c <BSP_GPIO_Enable+0xa0>)
 8001808:	699b      	ldr	r3, [r3, #24]
 800180a:	f003 0308 	and.w	r3, r3, #8
 800180e:	613b      	str	r3, [r7, #16]
 8001810:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001812:	4b1a      	ldr	r3, [pc, #104]	; (800187c <BSP_GPIO_Enable+0xa0>)
 8001814:	699b      	ldr	r3, [r3, #24]
 8001816:	4a19      	ldr	r2, [pc, #100]	; (800187c <BSP_GPIO_Enable+0xa0>)
 8001818:	f043 0310 	orr.w	r3, r3, #16
 800181c:	6193      	str	r3, [r2, #24]
 800181e:	4b17      	ldr	r3, [pc, #92]	; (800187c <BSP_GPIO_Enable+0xa0>)
 8001820:	699b      	ldr	r3, [r3, #24]
 8001822:	f003 0310 	and.w	r3, r3, #16
 8001826:	60fb      	str	r3, [r7, #12]
 8001828:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800182a:	4b14      	ldr	r3, [pc, #80]	; (800187c <BSP_GPIO_Enable+0xa0>)
 800182c:	699b      	ldr	r3, [r3, #24]
 800182e:	4a13      	ldr	r2, [pc, #76]	; (800187c <BSP_GPIO_Enable+0xa0>)
 8001830:	f043 0320 	orr.w	r3, r3, #32
 8001834:	6193      	str	r3, [r2, #24]
 8001836:	4b11      	ldr	r3, [pc, #68]	; (800187c <BSP_GPIO_Enable+0xa0>)
 8001838:	699b      	ldr	r3, [r3, #24]
 800183a:	f003 0320 	and.w	r3, r3, #32
 800183e:	60bb      	str	r3, [r7, #8]
 8001840:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001842:	4b0e      	ldr	r3, [pc, #56]	; (800187c <BSP_GPIO_Enable+0xa0>)
 8001844:	699b      	ldr	r3, [r3, #24]
 8001846:	4a0d      	ldr	r2, [pc, #52]	; (800187c <BSP_GPIO_Enable+0xa0>)
 8001848:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800184c:	6193      	str	r3, [r2, #24]
 800184e:	4b0b      	ldr	r3, [pc, #44]	; (800187c <BSP_GPIO_Enable+0xa0>)
 8001850:	699b      	ldr	r3, [r3, #24]
 8001852:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001856:	607b      	str	r3, [r7, #4]
 8001858:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_AFIO_CLK_ENABLE();
 800185a:	4b08      	ldr	r3, [pc, #32]	; (800187c <BSP_GPIO_Enable+0xa0>)
 800185c:	699b      	ldr	r3, [r3, #24]
 800185e:	4a07      	ldr	r2, [pc, #28]	; (800187c <BSP_GPIO_Enable+0xa0>)
 8001860:	f043 0301 	orr.w	r3, r3, #1
 8001864:	6193      	str	r3, [r2, #24]
 8001866:	4b05      	ldr	r3, [pc, #20]	; (800187c <BSP_GPIO_Enable+0xa0>)
 8001868:	699b      	ldr	r3, [r3, #24]
 800186a:	f003 0301 	and.w	r3, r3, #1
 800186e:	603b      	str	r3, [r7, #0]
 8001870:	683b      	ldr	r3, [r7, #0]
#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
#endif
}
 8001872:	bf00      	nop
 8001874:	371c      	adds	r7, #28
 8001876:	46bd      	mov	sp, r7
 8001878:	bc80      	pop	{r7}
 800187a:	4770      	bx	lr
 800187c:	40021000 	.word	0x40021000

08001880 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b088      	sub	sp, #32
 8001884:	af00      	add	r7, sp, #0
 8001886:	60f8      	str	r0, [r7, #12]
 8001888:	60b9      	str	r1, [r7, #8]
 800188a:	607a      	str	r2, [r7, #4]
 800188c:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 800189a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800189c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 800189e:	f107 0310 	add.w	r3, r7, #16
 80018a2:	4619      	mov	r1, r3
 80018a4:	68f8      	ldr	r0, [r7, #12]
 80018a6:	f001 fb41 	bl	8002f2c <HAL_GPIO_Init>
}
 80018aa:	bf00      	nop
 80018ac:	3720      	adds	r7, #32
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
	...

080018b4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80018b8:	f3bf 8f4f 	dsb	sy
}
 80018bc:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80018be:	4b06      	ldr	r3, [pc, #24]	; (80018d8 <__NVIC_SystemReset+0x24>)
 80018c0:	68db      	ldr	r3, [r3, #12]
 80018c2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80018c6:	4904      	ldr	r1, [pc, #16]	; (80018d8 <__NVIC_SystemReset+0x24>)
 80018c8:	4b04      	ldr	r3, [pc, #16]	; (80018dc <__NVIC_SystemReset+0x28>)
 80018ca:	4313      	orrs	r3, r2
 80018cc:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80018ce:	f3bf 8f4f 	dsb	sy
}
 80018d2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80018d4:	bf00      	nop
 80018d6:	e7fd      	b.n	80018d4 <__NVIC_SystemReset+0x20>
 80018d8:	e000ed00 	.word	0xe000ed00
 80018dc:	05fa0004 	.word	0x05fa0004

080018e0 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 80018e4:	f7ff ff7a 	bl	80017dc <BSP_GPIO_Enable>
	SYS_ClockConfig();			//Configuration des horloges.
 80018e8:	f000 f809 	bl	80018fe <SYS_ClockConfig>
}
 80018ec:	bf00      	nop
 80018ee:	bd80      	pop	{r7, pc}

080018f0 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018f4:	2003      	movs	r0, #3
 80018f6:	f001 fa55 	bl	8002da4 <HAL_NVIC_SetPriorityGrouping>
}
 80018fa:	bf00      	nop
 80018fc:	bd80      	pop	{r7, pc}

080018fe <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 80018fe:	b580      	push	{r7, lr}
 8001900:	b090      	sub	sp, #64	; 0x40
 8001902:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8001904:	f107 0318 	add.w	r3, r7, #24
 8001908:	2228      	movs	r2, #40	; 0x28
 800190a:	2100      	movs	r1, #0
 800190c:	4618      	mov	r0, r3
 800190e:	f002 ff85 	bl	800481c <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 8001912:	2302      	movs	r3, #2
 8001914:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001916:	2300      	movs	r3, #0
 8001918:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 800191a:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800191e:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001920:	2302      	movs	r3, #2
 8001922:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001924:	2310      	movs	r3, #16
 8001926:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 8001928:	2301      	movs	r3, #1
 800192a:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 800192c:	2300      	movs	r3, #0
 800192e:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8001930:	2300      	movs	r3, #0
 8001932:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 8001934:	f107 0318 	add.w	r3, r7, #24
 8001938:	4618      	mov	r0, r3
 800193a:	f001 fc93 	bl	8003264 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800193e:	2300      	movs	r3, #0
 8001940:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 8001942:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001946:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8001948:	2300      	movs	r3, #0
 800194a:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800194c:	2302      	movs	r3, #2
 800194e:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 8001950:	230f      	movs	r3, #15
 8001952:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 8001954:	1d3b      	adds	r3, r7, #4
 8001956:	2102      	movs	r1, #2
 8001958:	4618      	mov	r0, r3
 800195a:	f001 ff05 	bl	8003768 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 800195e:	f000 ffe7 	bl	8002930 <SystemCoreClockUpdate>
}
 8001962:	bf00      	nop
 8001964:	3740      	adds	r7, #64	; 0x40
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
	...

0800196c <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8001974:	2204      	movs	r2, #4
 8001976:	4902      	ldr	r1, [pc, #8]	; (8001980 <_exit+0x14>)
 8001978:	2001      	movs	r0, #1
 800197a:	f000 f8db 	bl	8001b34 <_write>
	while (1) {
 800197e:	e7fe      	b.n	800197e <_exit+0x12>
 8001980:	0800a598 	.word	0x0800a598

08001984 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
 800198c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001994:	605a      	str	r2, [r3, #4]
	return 0;
 8001996:	2300      	movs	r3, #0
}
 8001998:	4618      	mov	r0, r3
 800199a:	370c      	adds	r7, #12
 800199c:	46bd      	mov	sp, r7
 800199e:	bc80      	pop	{r7}
 80019a0:	4770      	bx	lr

080019a2 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 80019a2:	b480      	push	{r7}
 80019a4:	af00      	add	r7, sp, #0
	return 1;
 80019a6:	2301      	movs	r3, #1
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bc80      	pop	{r7}
 80019ae:	4770      	bx	lr

080019b0 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
 80019b8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80019ba:	f002 fcc1 	bl	8004340 <__errno>
 80019be:	4603      	mov	r3, r0
 80019c0:	2216      	movs	r2, #22
 80019c2:	601a      	str	r2, [r3, #0]
	return (-1);
 80019c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3708      	adds	r7, #8
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}

080019d0 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80019d8:	4b11      	ldr	r3, [pc, #68]	; (8001a20 <_sbrk+0x50>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d102      	bne.n	80019e6 <_sbrk+0x16>
		heap_end = &end;
 80019e0:	4b0f      	ldr	r3, [pc, #60]	; (8001a20 <_sbrk+0x50>)
 80019e2:	4a10      	ldr	r2, [pc, #64]	; (8001a24 <_sbrk+0x54>)
 80019e4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80019e6:	4b0e      	ldr	r3, [pc, #56]	; (8001a20 <_sbrk+0x50>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80019ec:	4b0c      	ldr	r3, [pc, #48]	; (8001a20 <_sbrk+0x50>)
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	4413      	add	r3, r2
 80019f4:	466a      	mov	r2, sp
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d907      	bls.n	8001a0a <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80019fa:	f002 fca1 	bl	8004340 <__errno>
 80019fe:	4603      	mov	r3, r0
 8001a00:	220c      	movs	r2, #12
 8001a02:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001a04:	f04f 33ff 	mov.w	r3, #4294967295
 8001a08:	e006      	b.n	8001a18 <_sbrk+0x48>
	}

	heap_end += incr;
 8001a0a:	4b05      	ldr	r3, [pc, #20]	; (8001a20 <_sbrk+0x50>)
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	4413      	add	r3, r2
 8001a12:	4a03      	ldr	r2, [pc, #12]	; (8001a20 <_sbrk+0x50>)
 8001a14:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001a16:	68fb      	ldr	r3, [r7, #12]
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3710      	adds	r7, #16
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	20000a44 	.word	0x20000a44
 8001a24:	20000d88 	.word	0x20000d88

08001a28 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
 8001a30:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 8001a32:	f002 fc85 	bl	8004340 <__errno>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2200      	movs	r2, #0
 8001a3a:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8001a3c:	6838      	ldr	r0, [r7, #0]
 8001a3e:	f7ff ffc7 	bl	80019d0 <_sbrk>
 8001a42:	60f8      	str	r0, [r7, #12]
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a4a:	d10b      	bne.n	8001a64 <_sbrk_r+0x3c>
 8001a4c:	f002 fc78 	bl	8004340 <__errno>
 8001a50:	4603      	mov	r3, r0
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d005      	beq.n	8001a64 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8001a58:	f002 fc72 	bl	8004340 <__errno>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	681a      	ldr	r2, [r3, #0]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	601a      	str	r2, [r3, #0]
  return ret;
 8001a64:	68fb      	ldr	r3, [r7, #12]
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3710      	adds	r7, #16
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
	...

08001a70 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b083      	sub	sp, #12
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	4603      	mov	r3, r0
 8001a78:	71fb      	strb	r3, [r7, #7]
 8001a7a:	460b      	mov	r3, r1
 8001a7c:	71bb      	strb	r3, [r7, #6]
 8001a7e:	4613      	mov	r3, r2
 8001a80:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 8001a82:	4b08      	ldr	r3, [pc, #32]	; (8001aa4 <SYS_set_std_usart+0x34>)
 8001a84:	4a08      	ldr	r2, [pc, #32]	; (8001aa8 <SYS_set_std_usart+0x38>)
 8001a86:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8001a88:	4a08      	ldr	r2, [pc, #32]	; (8001aac <SYS_set_std_usart+0x3c>)
 8001a8a:	79fb      	ldrb	r3, [r7, #7]
 8001a8c:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8001a8e:	4a08      	ldr	r2, [pc, #32]	; (8001ab0 <SYS_set_std_usart+0x40>)
 8001a90:	79bb      	ldrb	r3, [r7, #6]
 8001a92:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8001a94:	4a07      	ldr	r2, [pc, #28]	; (8001ab4 <SYS_set_std_usart+0x44>)
 8001a96:	797b      	ldrb	r3, [r7, #5]
 8001a98:	7013      	strb	r3, [r2, #0]
}
 8001a9a:	bf00      	nop
 8001a9c:	370c      	adds	r7, #12
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bc80      	pop	{r7}
 8001aa2:	4770      	bx	lr
 8001aa4:	20000a40 	.word	0x20000a40
 8001aa8:	e5e0e5e0 	.word	0xe5e0e5e0
 8001aac:	20000a3c 	.word	0x20000a3c
 8001ab0:	20000a3a 	.word	0x20000a3a
 8001ab4:	20000a3b 	.word	0x20000a3b

08001ab8 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b088      	sub	sp, #32
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	60f8      	str	r0, [r7, #12]
 8001ac0:	60b9      	str	r1, [r7, #8]
 8001ac2:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d122      	bne.n	8001b14 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8001ace:	2300      	movs	r3, #0
 8001ad0:	61fb      	str	r3, [r7, #28]
 8001ad2:	e01a      	b.n	8001b0a <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8001ad4:	bf00      	nop
 8001ad6:	4b16      	ldr	r3, [pc, #88]	; (8001b30 <_read+0x78>)
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	4618      	mov	r0, r3
 8001adc:	f000 fb2e 	bl	800213c <UART_data_ready>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d0f7      	beq.n	8001ad6 <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 8001ae6:	4b12      	ldr	r3, [pc, #72]	; (8001b30 <_read+0x78>)
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	4618      	mov	r0, r3
 8001aec:	f000 fb44 	bl	8002178 <UART_get_next_byte>
 8001af0:	4603      	mov	r3, r0
 8001af2:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	1c5a      	adds	r2, r3, #1
 8001af8:	60ba      	str	r2, [r7, #8]
 8001afa:	7dfa      	ldrb	r2, [r7, #23]
 8001afc:	701a      	strb	r2, [r3, #0]
				num++;
 8001afe:	69bb      	ldr	r3, [r7, #24]
 8001b00:	3301      	adds	r3, #1
 8001b02:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8001b04:	69fb      	ldr	r3, [r7, #28]
 8001b06:	3301      	adds	r3, #1
 8001b08:	61fb      	str	r3, [r7, #28]
 8001b0a:	69fa      	ldr	r2, [r7, #28]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	429a      	cmp	r2, r3
 8001b10:	dbe0      	blt.n	8001ad4 <_read+0x1c>
			}
			break;
 8001b12:	e007      	b.n	8001b24 <_read+0x6c>
		default:
			errno = EBADF;
 8001b14:	f002 fc14 	bl	8004340 <__errno>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2209      	movs	r2, #9
 8001b1c:	601a      	str	r2, [r3, #0]
			return -1;
 8001b1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b22:	e000      	b.n	8001b26 <_read+0x6e>
	}
	return num;
 8001b24:	69bb      	ldr	r3, [r7, #24]
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3720      	adds	r7, #32
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	20000a3c 	.word	0x20000a3c

08001b34 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b086      	sub	sp, #24
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	60f8      	str	r0, [r7, #12]
 8001b3c:	60b9      	str	r1, [r7, #8]
 8001b3e:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d003      	beq.n	8001b4e <_write+0x1a>
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	2b02      	cmp	r3, #2
 8001b4a:	d014      	beq.n	8001b76 <_write+0x42>
 8001b4c:	e027      	b.n	8001b9e <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 8001b4e:	2300      	movs	r3, #0
 8001b50:	617b      	str	r3, [r7, #20]
 8001b52:	e00b      	b.n	8001b6c <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 8001b54:	4b18      	ldr	r3, [pc, #96]	; (8001bb8 <_write+0x84>)
 8001b56:	7818      	ldrb	r0, [r3, #0]
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	1c5a      	adds	r2, r3, #1
 8001b5c:	60ba      	str	r2, [r7, #8]
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	4619      	mov	r1, r3
 8001b62:	f000 fb65 	bl	8002230 <UART_putc>
			for (n = 0; n < len; n++)
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	3301      	adds	r3, #1
 8001b6a:	617b      	str	r3, [r7, #20]
 8001b6c:	697a      	ldr	r2, [r7, #20]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	429a      	cmp	r2, r3
 8001b72:	dbef      	blt.n	8001b54 <_write+0x20>
#endif
			}
			break;
 8001b74:	e01b      	b.n	8001bae <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 8001b76:	2300      	movs	r3, #0
 8001b78:	617b      	str	r3, [r7, #20]
 8001b7a:	e00b      	b.n	8001b94 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 8001b7c:	4b0f      	ldr	r3, [pc, #60]	; (8001bbc <_write+0x88>)
 8001b7e:	7818      	ldrb	r0, [r3, #0]
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	1c5a      	adds	r2, r3, #1
 8001b84:	60ba      	str	r2, [r7, #8]
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	4619      	mov	r1, r3
 8001b8a:	f000 fb51 	bl	8002230 <UART_putc>
			for (n = 0; n < len; n++)
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	3301      	adds	r3, #1
 8001b92:	617b      	str	r3, [r7, #20]
 8001b94:	697a      	ldr	r2, [r7, #20]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	dbef      	blt.n	8001b7c <_write+0x48>
#endif
			}
			break;
 8001b9c:	e007      	b.n	8001bae <_write+0x7a>
		default:
			errno = EBADF;
 8001b9e:	f002 fbcf 	bl	8004340 <__errno>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2209      	movs	r2, #9
 8001ba6:	601a      	str	r2, [r3, #0]
			return -1;
 8001ba8:	f04f 33ff 	mov.w	r3, #4294967295
 8001bac:	e000      	b.n	8001bb0 <_write+0x7c>
	}
	return len;
 8001bae:	687b      	ldr	r3, [r7, #4]
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	3718      	adds	r7, #24
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	20000a3a 	.word	0x20000a3a
 8001bbc:	20000a3b 	.word	0x20000a3b

08001bc0 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8001bc0:	b40f      	push	{r0, r1, r2, r3}
 8001bc2:	b580      	push	{r7, lr}
 8001bc4:	b0c2      	sub	sp, #264	; 0x108
 8001bc6:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8001bc8:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8001bcc:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8001bd0:	4638      	mov	r0, r7
 8001bd2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001bd6:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001bda:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001bde:	f005 fb67 	bl	80072b0 <vsnprintf>
 8001be2:	4603      	mov	r3, r0
 8001be4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8001be8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001bec:	2bff      	cmp	r3, #255	; 0xff
 8001bee:	d902      	bls.n	8001bf6 <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8001bf0:	23ff      	movs	r3, #255	; 0xff
 8001bf2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 8001bf6:	463b      	mov	r3, r7
 8001bf8:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	2001      	movs	r0, #1
 8001c00:	f000 fb58 	bl	80022b4 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8001c04:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001c14:	b004      	add	sp, #16
 8001c16:	4770      	bx	lr

08001c18 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b086      	sub	sp, #24
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
 8001c20:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 8001c22:	4b52      	ldr	r3, [pc, #328]	; (8001d6c <dump_trap_info+0x154>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a52      	ldr	r2, [pc, #328]	; (8001d70 <dump_trap_info+0x158>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d001      	beq.n	8001c30 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 8001c2c:	f7ff fe42 	bl	80018b4 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001c30:	f3ef 8305 	mrs	r3, IPSR
 8001c34:	60fb      	str	r3, [r7, #12]
  return(result);
 8001c36:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	484d      	ldr	r0, [pc, #308]	; (8001d74 <dump_trap_info+0x15c>)
 8001c3e:	f7ff ffbf 	bl	8001bc0 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	f003 0308 	and.w	r3, r3, #8
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d003      	beq.n	8001c54 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 8001c4c:	484a      	ldr	r0, [pc, #296]	; (8001d78 <dump_trap_info+0x160>)
 8001c4e:	f7ff ffb7 	bl	8001bc0 <dump_printf>
 8001c52:	e002      	b.n	8001c5a <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 8001c54:	4849      	ldr	r0, [pc, #292]	; (8001d7c <dump_trap_info+0x164>)
 8001c56:	f7ff ffb3 	bl	8001bc0 <dump_printf>

	int offset, i;
	offset = 0;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 8001c5e:	4848      	ldr	r0, [pc, #288]	; (8001d80 <dump_trap_info+0x168>)
 8001c60:	f7ff ffae 	bl	8001bc0 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	687a      	ldr	r2, [r7, #4]
 8001c6a:	4413      	add	r3, r2
 8001c6c:	6819      	ldr	r1, [r3, #0]
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	3301      	adds	r3, #1
 8001c72:	009b      	lsls	r3, r3, #2
 8001c74:	687a      	ldr	r2, [r7, #4]
 8001c76:	4413      	add	r3, r2
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	461a      	mov	r2, r3
 8001c7c:	4841      	ldr	r0, [pc, #260]	; (8001d84 <dump_trap_info+0x16c>)
 8001c7e:	f7ff ff9f 	bl	8001bc0 <dump_printf>
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	3302      	adds	r3, #2
 8001c86:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	009b      	lsls	r3, r3, #2
 8001c8c:	687a      	ldr	r2, [r7, #4]
 8001c8e:	4413      	add	r3, r2
 8001c90:	6819      	ldr	r1, [r3, #0]
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	3301      	adds	r3, #1
 8001c96:	009b      	lsls	r3, r3, #2
 8001c98:	687a      	ldr	r2, [r7, #4]
 8001c9a:	4413      	add	r3, r2
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	461a      	mov	r2, r3
 8001ca0:	4839      	ldr	r0, [pc, #228]	; (8001d88 <dump_trap_info+0x170>)
 8001ca2:	f7ff ff8d 	bl	8001bc0 <dump_printf>
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	3302      	adds	r3, #2
 8001caa:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	1c5a      	adds	r2, r3, #1
 8001cb0:	617a      	str	r2, [r7, #20]
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	687a      	ldr	r2, [r7, #4]
 8001cb6:	4413      	add	r3, r2
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4619      	mov	r1, r3
 8001cbc:	4833      	ldr	r0, [pc, #204]	; (8001d8c <dump_trap_info+0x174>)
 8001cbe:	f7ff ff7f 	bl	8001bc0 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	1c5a      	adds	r2, r3, #1
 8001cc6:	617a      	str	r2, [r7, #20]
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	687a      	ldr	r2, [r7, #4]
 8001ccc:	4413      	add	r3, r2
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	482f      	ldr	r0, [pc, #188]	; (8001d90 <dump_trap_info+0x178>)
 8001cd4:	f7ff ff74 	bl	8001bc0 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	1c5a      	adds	r2, r3, #1
 8001cdc:	617a      	str	r2, [r7, #20]
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	687a      	ldr	r2, [r7, #4]
 8001ce2:	4413      	add	r3, r2
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	482a      	ldr	r0, [pc, #168]	; (8001d94 <dump_trap_info+0x17c>)
 8001cea:	f7ff ff69 	bl	8001bc0 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	1c5a      	adds	r2, r3, #1
 8001cf2:	617a      	str	r2, [r7, #20]
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	687a      	ldr	r2, [r7, #4]
 8001cf8:	4413      	add	r3, r2
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	4826      	ldr	r0, [pc, #152]	; (8001d98 <dump_trap_info+0x180>)
 8001d00:	f7ff ff5e 	bl	8001bc0 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8001d04:	4825      	ldr	r0, [pc, #148]	; (8001d9c <dump_trap_info+0x184>)
 8001d06:	f7ff ff5b 	bl	8001bc0 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	613b      	str	r3, [r7, #16]
 8001d0e:	e019      	b.n	8001d44 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	3301      	adds	r3, #1
 8001d14:	f003 0303 	and.w	r3, r3, #3
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d105      	bne.n	8001d28 <dump_trap_info+0x110>
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d002      	beq.n	8001d28 <dump_trap_info+0x110>
			dump_printf("\n");
 8001d22:	481f      	ldr	r0, [pc, #124]	; (8001da0 <dump_trap_info+0x188>)
 8001d24:	f7ff ff4c 	bl	8001bc0 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	1c5a      	adds	r2, r3, #1
 8001d2c:	617a      	str	r2, [r7, #20]
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	687a      	ldr	r2, [r7, #4]
 8001d32:	4413      	add	r3, r2
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4619      	mov	r1, r3
 8001d38:	481a      	ldr	r0, [pc, #104]	; (8001da4 <dump_trap_info+0x18c>)
 8001d3a:	f7ff ff41 	bl	8001bc0 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	3301      	adds	r3, #1
 8001d42:	613b      	str	r3, [r7, #16]
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	2b1f      	cmp	r3, #31
 8001d48:	dc06      	bgt.n	8001d58 <dump_trap_info+0x140>
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	687a      	ldr	r2, [r7, #4]
 8001d50:	4413      	add	r3, r2
 8001d52:	4a15      	ldr	r2, [pc, #84]	; (8001da8 <dump_trap_info+0x190>)
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d3db      	bcc.n	8001d10 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8001d58:	4811      	ldr	r0, [pc, #68]	; (8001da0 <dump_trap_info+0x188>)
 8001d5a:	f7ff ff31 	bl	8001bc0 <dump_printf>


	dump_printf("END of Fault Handler\n");
 8001d5e:	4813      	ldr	r0, [pc, #76]	; (8001dac <dump_trap_info+0x194>)
 8001d60:	f7ff ff2e 	bl	8001bc0 <dump_printf>
}
 8001d64:	bf00      	nop
 8001d66:	3718      	adds	r7, #24
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	20000a40 	.word	0x20000a40
 8001d70:	e5e0e5e0 	.word	0xe5e0e5e0
 8001d74:	0800a5dc 	.word	0x0800a5dc
 8001d78:	0800a5fc 	.word	0x0800a5fc
 8001d7c:	0800a614 	.word	0x0800a614
 8001d80:	0800a630 	.word	0x0800a630
 8001d84:	0800a644 	.word	0x0800a644
 8001d88:	0800a664 	.word	0x0800a664
 8001d8c:	0800a684 	.word	0x0800a684
 8001d90:	0800a694 	.word	0x0800a694
 8001d94:	0800a6a8 	.word	0x0800a6a8
 8001d98:	0800a6bc 	.word	0x0800a6bc
 8001d9c:	0800a6d0 	.word	0x0800a6d0
 8001da0:	0800a6e0 	.word	0x0800a6e0
 8001da4:	0800a6e4 	.word	0x0800a6e4
 8001da8:	20005000 	.word	0x20005000
 8001dac:	0800a6f0 	.word	0x0800a6f0

08001db0 <BusFault_Handler>:

__attribute__((naked)) void Fault_Handler(void)
{
	//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
	__asm volatile
 8001db0:	f01e 0f04 	tst.w	lr, #4
 8001db4:	bf0c      	ite	eq
 8001db6:	f3ef 8008 	mrseq	r0, MSP
 8001dba:	f3ef 8009 	mrsne	r0, PSP
 8001dbe:	4671      	mov	r1, lr
 8001dc0:	f7ff bf2a 	b.w	8001c18 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8001dc4:	bf00      	nop
	...

08001dc8 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8001dcc:	4802      	ldr	r0, [pc, #8]	; (8001dd8 <NMI_Handler+0x10>)
 8001dce:	f7ff fef7 	bl	8001bc0 <dump_printf>
}
 8001dd2:	bf00      	nop
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	0800a708 	.word	0x0800a708

08001ddc <SVC_Handler>:

void SVC_Handler(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8001de0:	4802      	ldr	r0, [pc, #8]	; (8001dec <SVC_Handler+0x10>)
 8001de2:	f7ff feed 	bl	8001bc0 <dump_printf>
}
 8001de6:	bf00      	nop
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	0800a71c 	.word	0x0800a71c

08001df0 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8001df4:	4802      	ldr	r0, [pc, #8]	; (8001e00 <DebugMon_Handler+0x10>)
 8001df6:	f7ff fee3 	bl	8001bc0 <dump_printf>
}
 8001dfa:	bf00      	nop
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	0800a73c 	.word	0x0800a73c

08001e04 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8001e08:	4802      	ldr	r0, [pc, #8]	; (8001e14 <PendSV_Handler+0x10>)
 8001e0a:	f7ff fed9 	bl	8001bc0 <dump_printf>
}
 8001e0e:	bf00      	nop
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	0800a758 	.word	0x0800a758

08001e18 <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0

}
 8001e1c:	bf00      	nop
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bc80      	pop	{r7}
 8001e22:	4770      	bx	lr

08001e24 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0

}
 8001e28:	bf00      	nop
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bc80      	pop	{r7}
 8001e2e:	4770      	bx	lr

08001e30 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0

}
 8001e34:	bf00      	nop
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bc80      	pop	{r7}
 8001e3a:	4770      	bx	lr

08001e3c <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0

}
 8001e40:	bf00      	nop
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bc80      	pop	{r7}
 8001e46:	4770      	bx	lr

08001e48 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001e4c:	4b07      	ldr	r3, [pc, #28]	; (8001e6c <TIM1_UP_IRQHandler+0x24>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	68db      	ldr	r3, [r3, #12]
 8001e52:	f003 0301 	and.w	r3, r3, #1
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d106      	bne.n	8001e68 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001e5a:	4b04      	ldr	r3, [pc, #16]	; (8001e6c <TIM1_UP_IRQHandler+0x24>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f06f 0201 	mvn.w	r2, #1
 8001e62:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001e64:	f7ff ffd8 	bl	8001e18 <TIMER1_user_handler_it>
	}
}
 8001e68:	bf00      	nop
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	20000a48 	.word	0x20000a48

08001e70 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8001e70:	b580      	push	{r7, lr}
 8001e72:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001e74:	4b07      	ldr	r3, [pc, #28]	; (8001e94 <TIM2_IRQHandler+0x24>)
 8001e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e78:	68db      	ldr	r3, [r3, #12]
 8001e7a:	f003 0301 	and.w	r3, r3, #1
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d106      	bne.n	8001e90 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001e82:	4b04      	ldr	r3, [pc, #16]	; (8001e94 <TIM2_IRQHandler+0x24>)
 8001e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e86:	f06f 0201 	mvn.w	r2, #1
 8001e8a:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001e8c:	f7ff ffca 	bl	8001e24 <TIMER2_user_handler_it>
	}
}
 8001e90:	bf00      	nop
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	20000a48 	.word	0x20000a48

08001e98 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001e9c:	4b08      	ldr	r3, [pc, #32]	; (8001ec0 <TIM3_IRQHandler+0x28>)
 8001e9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	f003 0301 	and.w	r3, r3, #1
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d107      	bne.n	8001ebc <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001eac:	4b04      	ldr	r3, [pc, #16]	; (8001ec0 <TIM3_IRQHandler+0x28>)
 8001eae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001eb2:	f06f 0201 	mvn.w	r2, #1
 8001eb6:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001eb8:	f7ff ffba 	bl	8001e30 <TIMER3_user_handler_it>
	}
}
 8001ebc:	bf00      	nop
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	20000a48 	.word	0x20000a48

08001ec4 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001ec8:	4b08      	ldr	r3, [pc, #32]	; (8001eec <TIM4_IRQHandler+0x28>)
 8001eca:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	f003 0301 	and.w	r3, r3, #1
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d107      	bne.n	8001ee8 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001ed8:	4b04      	ldr	r3, [pc, #16]	; (8001eec <TIM4_IRQHandler+0x28>)
 8001eda:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001ede:	f06f 0201 	mvn.w	r2, #1
 8001ee2:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001ee4:	f7ff ffaa 	bl	8001e3c <TIMER4_user_handler_it>
	}
}
 8001ee8:	bf00      	nop
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	20000a48 	.word	0x20000a48

08001ef0 <__NVIC_EnableIRQ>:
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	db0b      	blt.n	8001f1a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f02:	79fb      	ldrb	r3, [r7, #7]
 8001f04:	f003 021f 	and.w	r2, r3, #31
 8001f08:	4906      	ldr	r1, [pc, #24]	; (8001f24 <__NVIC_EnableIRQ+0x34>)
 8001f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0e:	095b      	lsrs	r3, r3, #5
 8001f10:	2001      	movs	r0, #1
 8001f12:	fa00 f202 	lsl.w	r2, r0, r2
 8001f16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001f1a:	bf00      	nop
 8001f1c:	370c      	adds	r7, #12
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bc80      	pop	{r7}
 8001f22:	4770      	bx	lr
 8001f24:	e000e100 	.word	0xe000e100

08001f28 <__NVIC_DisableIRQ>:
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	4603      	mov	r3, r0
 8001f30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	db12      	blt.n	8001f60 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f3a:	79fb      	ldrb	r3, [r7, #7]
 8001f3c:	f003 021f 	and.w	r2, r3, #31
 8001f40:	490a      	ldr	r1, [pc, #40]	; (8001f6c <__NVIC_DisableIRQ+0x44>)
 8001f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f46:	095b      	lsrs	r3, r3, #5
 8001f48:	2001      	movs	r0, #1
 8001f4a:	fa00 f202 	lsl.w	r2, r0, r2
 8001f4e:	3320      	adds	r3, #32
 8001f50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8001f54:	f3bf 8f4f 	dsb	sy
}
 8001f58:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001f5a:	f3bf 8f6f 	isb	sy
}
 8001f5e:	bf00      	nop
}
 8001f60:	bf00      	nop
 8001f62:	370c      	adds	r7, #12
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bc80      	pop	{r7}
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop
 8001f6c:	e000e100 	.word	0xe000e100

08001f70 <__NVIC_SystemReset>:
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001f74:	f3bf 8f4f 	dsb	sy
}
 8001f78:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001f7a:	4b06      	ldr	r3, [pc, #24]	; (8001f94 <__NVIC_SystemReset+0x24>)
 8001f7c:	68db      	ldr	r3, [r3, #12]
 8001f7e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001f82:	4904      	ldr	r1, [pc, #16]	; (8001f94 <__NVIC_SystemReset+0x24>)
 8001f84:	4b04      	ldr	r3, [pc, #16]	; (8001f98 <__NVIC_SystemReset+0x28>)
 8001f86:	4313      	orrs	r3, r2
 8001f88:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001f8a:	f3bf 8f4f 	dsb	sy
}
 8001f8e:	bf00      	nop
    __NOP();
 8001f90:	bf00      	nop
 8001f92:	e7fd      	b.n	8001f90 <__NVIC_SystemReset+0x20>
 8001f94:	e000ed00 	.word	0xe000ed00
 8001f98:	05fa0004 	.word	0x05fa0004

08001f9c <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	6039      	str	r1, [r7, #0]
 8001fa6:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001fae:	d806      	bhi.n	8001fbe <UART_init+0x22>
 8001fb0:	4a56      	ldr	r2, [pc, #344]	; (800210c <UART_init+0x170>)
 8001fb2:	218a      	movs	r1, #138	; 0x8a
 8001fb4:	4856      	ldr	r0, [pc, #344]	; (8002110 <UART_init+0x174>)
 8001fb6:	f002 fc45 	bl	8004844 <printf>
 8001fba:	f7ff ffd9 	bl	8001f70 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 8001fbe:	79fb      	ldrb	r3, [r7, #7]
 8001fc0:	2b02      	cmp	r3, #2
 8001fc2:	d906      	bls.n	8001fd2 <UART_init+0x36>
 8001fc4:	4a53      	ldr	r2, [pc, #332]	; (8002114 <UART_init+0x178>)
 8001fc6:	218b      	movs	r1, #139	; 0x8b
 8001fc8:	4851      	ldr	r0, [pc, #324]	; (8002110 <UART_init+0x174>)
 8001fca:	f002 fc3b 	bl	8004844 <printf>
 8001fce:	f7ff ffcf 	bl	8001f70 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 8001fd2:	79fb      	ldrb	r3, [r7, #7]
 8001fd4:	4a50      	ldr	r2, [pc, #320]	; (8002118 <UART_init+0x17c>)
 8001fd6:	2100      	movs	r1, #0
 8001fd8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8001fdc:	79fb      	ldrb	r3, [r7, #7]
 8001fde:	4a4f      	ldr	r2, [pc, #316]	; (800211c <UART_init+0x180>)
 8001fe0:	2100      	movs	r1, #0
 8001fe2:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8001fe4:	79fb      	ldrb	r3, [r7, #7]
 8001fe6:	4a4e      	ldr	r2, [pc, #312]	; (8002120 <UART_init+0x184>)
 8001fe8:	2100      	movs	r1, #0
 8001fea:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8001fee:	79fa      	ldrb	r2, [r7, #7]
 8001ff0:	79fb      	ldrb	r3, [r7, #7]
 8001ff2:	494c      	ldr	r1, [pc, #304]	; (8002124 <UART_init+0x188>)
 8001ff4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001ff8:	494b      	ldr	r1, [pc, #300]	; (8002128 <UART_init+0x18c>)
 8001ffa:	019b      	lsls	r3, r3, #6
 8001ffc:	440b      	add	r3, r1
 8001ffe:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8002000:	79fb      	ldrb	r3, [r7, #7]
 8002002:	4a49      	ldr	r2, [pc, #292]	; (8002128 <UART_init+0x18c>)
 8002004:	019b      	lsls	r3, r3, #6
 8002006:	4413      	add	r3, r2
 8002008:	3304      	adds	r3, #4
 800200a:	683a      	ldr	r2, [r7, #0]
 800200c:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 800200e:	79fb      	ldrb	r3, [r7, #7]
 8002010:	4a45      	ldr	r2, [pc, #276]	; (8002128 <UART_init+0x18c>)
 8002012:	019b      	lsls	r3, r3, #6
 8002014:	4413      	add	r3, r2
 8002016:	3308      	adds	r3, #8
 8002018:	2200      	movs	r2, #0
 800201a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 800201c:	79fb      	ldrb	r3, [r7, #7]
 800201e:	4a42      	ldr	r2, [pc, #264]	; (8002128 <UART_init+0x18c>)
 8002020:	019b      	lsls	r3, r3, #6
 8002022:	4413      	add	r3, r2
 8002024:	330c      	adds	r3, #12
 8002026:	2200      	movs	r2, #0
 8002028:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 800202a:	79fb      	ldrb	r3, [r7, #7]
 800202c:	4a3e      	ldr	r2, [pc, #248]	; (8002128 <UART_init+0x18c>)
 800202e:	019b      	lsls	r3, r3, #6
 8002030:	4413      	add	r3, r2
 8002032:	3310      	adds	r3, #16
 8002034:	2200      	movs	r2, #0
 8002036:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8002038:	79fb      	ldrb	r3, [r7, #7]
 800203a:	4a3b      	ldr	r2, [pc, #236]	; (8002128 <UART_init+0x18c>)
 800203c:	019b      	lsls	r3, r3, #6
 800203e:	4413      	add	r3, r2
 8002040:	3318      	adds	r3, #24
 8002042:	2200      	movs	r2, #0
 8002044:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 8002046:	79fb      	ldrb	r3, [r7, #7]
 8002048:	4a37      	ldr	r2, [pc, #220]	; (8002128 <UART_init+0x18c>)
 800204a:	019b      	lsls	r3, r3, #6
 800204c:	4413      	add	r3, r2
 800204e:	3314      	adds	r3, #20
 8002050:	220c      	movs	r2, #12
 8002052:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 8002054:	79fb      	ldrb	r3, [r7, #7]
 8002056:	4a34      	ldr	r2, [pc, #208]	; (8002128 <UART_init+0x18c>)
 8002058:	019b      	lsls	r3, r3, #6
 800205a:	4413      	add	r3, r2
 800205c:	331c      	adds	r3, #28
 800205e:	2200      	movs	r2, #0
 8002060:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8002062:	79fb      	ldrb	r3, [r7, #7]
 8002064:	019b      	lsls	r3, r3, #6
 8002066:	4a30      	ldr	r2, [pc, #192]	; (8002128 <UART_init+0x18c>)
 8002068:	4413      	add	r3, r2
 800206a:	4618      	mov	r0, r3
 800206c:	f001 fd14 	bl	8003a98 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8002070:	79fb      	ldrb	r3, [r7, #7]
 8002072:	4a2d      	ldr	r2, [pc, #180]	; (8002128 <UART_init+0x18c>)
 8002074:	019b      	lsls	r3, r3, #6
 8002076:	4413      	add	r3, r2
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	68da      	ldr	r2, [r3, #12]
 800207c:	79fb      	ldrb	r3, [r7, #7]
 800207e:	492a      	ldr	r1, [pc, #168]	; (8002128 <UART_init+0x18c>)
 8002080:	019b      	lsls	r3, r3, #6
 8002082:	440b      	add	r3, r1
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800208a:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 800208c:	79fb      	ldrb	r3, [r7, #7]
 800208e:	4a27      	ldr	r2, [pc, #156]	; (800212c <UART_init+0x190>)
 8002090:	56d3      	ldrsb	r3, [r2, r3]
 8002092:	2201      	movs	r2, #1
 8002094:	2101      	movs	r1, #1
 8002096:	4618      	mov	r0, r3
 8002098:	f000 fe8f 	bl	8002dba <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 800209c:	79fb      	ldrb	r3, [r7, #7]
 800209e:	4a23      	ldr	r2, [pc, #140]	; (800212c <UART_init+0x190>)
 80020a0:	56d3      	ldrsb	r3, [r2, r3]
 80020a2:	4618      	mov	r0, r3
 80020a4:	f000 fea5 	bl	8002df2 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 80020a8:	79fb      	ldrb	r3, [r7, #7]
 80020aa:	019b      	lsls	r3, r3, #6
 80020ac:	4a1e      	ldr	r2, [pc, #120]	; (8002128 <UART_init+0x18c>)
 80020ae:	1898      	adds	r0, r3, r2
 80020b0:	79fb      	ldrb	r3, [r7, #7]
 80020b2:	79fa      	ldrb	r2, [r7, #7]
 80020b4:	4919      	ldr	r1, [pc, #100]	; (800211c <UART_init+0x180>)
 80020b6:	5c8a      	ldrb	r2, [r1, r2]
 80020b8:	011b      	lsls	r3, r3, #4
 80020ba:	4413      	add	r3, r2
 80020bc:	4a1c      	ldr	r2, [pc, #112]	; (8002130 <UART_init+0x194>)
 80020be:	4413      	add	r3, r2
 80020c0:	2201      	movs	r2, #1
 80020c2:	4619      	mov	r1, r3
 80020c4:	f001 fd79 	bl	8003bba <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 80020c8:	4b1a      	ldr	r3, [pc, #104]	; (8002134 <UART_init+0x198>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	6898      	ldr	r0, [r3, #8]
 80020ce:	2300      	movs	r3, #0
 80020d0:	2202      	movs	r2, #2
 80020d2:	2100      	movs	r1, #0
 80020d4:	f002 fbc8 	bl	8004868 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 80020d8:	4b16      	ldr	r3, [pc, #88]	; (8002134 <UART_init+0x198>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	68d8      	ldr	r0, [r3, #12]
 80020de:	2300      	movs	r3, #0
 80020e0:	2202      	movs	r2, #2
 80020e2:	2100      	movs	r1, #0
 80020e4:	f002 fbc0 	bl	8004868 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 80020e8:	4b12      	ldr	r3, [pc, #72]	; (8002134 <UART_init+0x198>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	6858      	ldr	r0, [r3, #4]
 80020ee:	2300      	movs	r3, #0
 80020f0:	2202      	movs	r2, #2
 80020f2:	2100      	movs	r1, #0
 80020f4:	f002 fbb8 	bl	8004868 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 80020f8:	79fb      	ldrb	r3, [r7, #7]
 80020fa:	4a0f      	ldr	r2, [pc, #60]	; (8002138 <UART_init+0x19c>)
 80020fc:	2101      	movs	r1, #1
 80020fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8002102:	bf00      	nop
 8002104:	3708      	adds	r7, #8
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	0800a780 	.word	0x0800a780
 8002110:	0800a790 	.word	0x0800a790
 8002114:	0800a7cc 	.word	0x0800a7cc
 8002118:	20000c3c 	.word	0x20000c3c
 800211c:	20000c38 	.word	0x20000c38
 8002120:	20000c48 	.word	0x20000c48
 8002124:	20000004 	.word	0x20000004
 8002128:	20000b48 	.word	0x20000b48
 800212c:	0800aa20 	.word	0x0800aa20
 8002130:	20000c08 	.word	0x20000c08
 8002134:	20000020 	.word	0x20000020
 8002138:	20000c54 	.word	0x20000c54

0800213c <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0
 8002142:	4603      	mov	r3, r0
 8002144:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8002146:	79fb      	ldrb	r3, [r7, #7]
 8002148:	2b02      	cmp	r3, #2
 800214a:	d906      	bls.n	800215a <UART_data_ready+0x1e>
 800214c:	4a07      	ldr	r2, [pc, #28]	; (800216c <UART_data_ready+0x30>)
 800214e:	21c8      	movs	r1, #200	; 0xc8
 8002150:	4807      	ldr	r0, [pc, #28]	; (8002170 <UART_data_ready+0x34>)
 8002152:	f002 fb77 	bl	8004844 <printf>
 8002156:	f7ff ff0b 	bl	8001f70 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 800215a:	79fb      	ldrb	r3, [r7, #7]
 800215c:	4a05      	ldr	r2, [pc, #20]	; (8002174 <UART_data_ready+0x38>)
 800215e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8002162:	4618      	mov	r0, r3
 8002164:	3708      	adds	r7, #8
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	0800a7cc 	.word	0x0800a7cc
 8002170:	0800a790 	.word	0x0800a790
 8002174:	20000c48 	.word	0x20000c48

08002178 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0
 800217e:	4603      	mov	r3, r0
 8002180:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8002182:	79fb      	ldrb	r3, [r7, #7]
 8002184:	2b02      	cmp	r3, #2
 8002186:	d906      	bls.n	8002196 <UART_get_next_byte+0x1e>
 8002188:	4a22      	ldr	r2, [pc, #136]	; (8002214 <UART_get_next_byte+0x9c>)
 800218a:	21d4      	movs	r1, #212	; 0xd4
 800218c:	4822      	ldr	r0, [pc, #136]	; (8002218 <UART_get_next_byte+0xa0>)
 800218e:	f002 fb59 	bl	8004844 <printf>
 8002192:	f7ff feed 	bl	8001f70 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8002196:	79fb      	ldrb	r3, [r7, #7]
 8002198:	4a20      	ldr	r2, [pc, #128]	; (800221c <UART_get_next_byte+0xa4>)
 800219a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d101      	bne.n	80021a6 <UART_get_next_byte+0x2e>
		return 0;
 80021a2:	2300      	movs	r3, #0
 80021a4:	e031      	b.n	800220a <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 80021a6:	79fa      	ldrb	r2, [r7, #7]
 80021a8:	79fb      	ldrb	r3, [r7, #7]
 80021aa:	491d      	ldr	r1, [pc, #116]	; (8002220 <UART_get_next_byte+0xa8>)
 80021ac:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80021b0:	491c      	ldr	r1, [pc, #112]	; (8002224 <UART_get_next_byte+0xac>)
 80021b2:	0112      	lsls	r2, r2, #4
 80021b4:	440a      	add	r2, r1
 80021b6:	4413      	add	r3, r2
 80021b8:	781b      	ldrb	r3, [r3, #0]
 80021ba:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 80021bc:	79fb      	ldrb	r3, [r7, #7]
 80021be:	4a18      	ldr	r2, [pc, #96]	; (8002220 <UART_get_next_byte+0xa8>)
 80021c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021c4:	1c5a      	adds	r2, r3, #1
 80021c6:	79fb      	ldrb	r3, [r7, #7]
 80021c8:	f002 020f 	and.w	r2, r2, #15
 80021cc:	4914      	ldr	r1, [pc, #80]	; (8002220 <UART_get_next_byte+0xa8>)
 80021ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80021d2:	79fb      	ldrb	r3, [r7, #7]
 80021d4:	4a14      	ldr	r2, [pc, #80]	; (8002228 <UART_get_next_byte+0xb0>)
 80021d6:	56d3      	ldrsb	r3, [r2, r3]
 80021d8:	4618      	mov	r0, r3
 80021da:	f7ff fea5 	bl	8001f28 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 80021de:	79fb      	ldrb	r3, [r7, #7]
 80021e0:	4a12      	ldr	r2, [pc, #72]	; (800222c <UART_get_next_byte+0xb4>)
 80021e2:	5cd3      	ldrb	r3, [r2, r3]
 80021e4:	4619      	mov	r1, r3
 80021e6:	79fb      	ldrb	r3, [r7, #7]
 80021e8:	4a0d      	ldr	r2, [pc, #52]	; (8002220 <UART_get_next_byte+0xa8>)
 80021ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021ee:	4299      	cmp	r1, r3
 80021f0:	d104      	bne.n	80021fc <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 80021f2:	79fb      	ldrb	r3, [r7, #7]
 80021f4:	4a09      	ldr	r2, [pc, #36]	; (800221c <UART_get_next_byte+0xa4>)
 80021f6:	2100      	movs	r1, #0
 80021f8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80021fc:	79fb      	ldrb	r3, [r7, #7]
 80021fe:	4a0a      	ldr	r2, [pc, #40]	; (8002228 <UART_get_next_byte+0xb0>)
 8002200:	56d3      	ldrsb	r3, [r2, r3]
 8002202:	4618      	mov	r0, r3
 8002204:	f7ff fe74 	bl	8001ef0 <__NVIC_EnableIRQ>
	return ret;
 8002208:	7bfb      	ldrb	r3, [r7, #15]
}
 800220a:	4618      	mov	r0, r3
 800220c:	3710      	adds	r7, #16
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	0800a7cc 	.word	0x0800a7cc
 8002218:	0800a790 	.word	0x0800a790
 800221c:	20000c48 	.word	0x20000c48
 8002220:	20000c3c 	.word	0x20000c3c
 8002224:	20000c08 	.word	0x20000c08
 8002228:	0800aa20 	.word	0x0800aa20
 800222c:	20000c38 	.word	0x20000c38

08002230 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b084      	sub	sp, #16
 8002234:	af00      	add	r7, sp, #0
 8002236:	4603      	mov	r3, r0
 8002238:	460a      	mov	r2, r1
 800223a:	71fb      	strb	r3, [r7, #7]
 800223c:	4613      	mov	r3, r2
 800223e:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8002240:	79fb      	ldrb	r3, [r7, #7]
 8002242:	2b02      	cmp	r3, #2
 8002244:	d907      	bls.n	8002256 <UART_putc+0x26>
 8002246:	4a16      	ldr	r2, [pc, #88]	; (80022a0 <UART_putc+0x70>)
 8002248:	f240 113d 	movw	r1, #317	; 0x13d
 800224c:	4815      	ldr	r0, [pc, #84]	; (80022a4 <UART_putc+0x74>)
 800224e:	f002 faf9 	bl	8004844 <printf>
 8002252:	f7ff fe8d 	bl	8001f70 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 8002256:	79fb      	ldrb	r3, [r7, #7]
 8002258:	4a13      	ldr	r2, [pc, #76]	; (80022a8 <UART_putc+0x78>)
 800225a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d019      	beq.n	8002296 <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8002262:	79fb      	ldrb	r3, [r7, #7]
 8002264:	4a11      	ldr	r2, [pc, #68]	; (80022ac <UART_putc+0x7c>)
 8002266:	56d3      	ldrsb	r3, [r2, r3]
 8002268:	4618      	mov	r0, r3
 800226a:	f7ff fe5d 	bl	8001f28 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 800226e:	79fb      	ldrb	r3, [r7, #7]
 8002270:	019b      	lsls	r3, r3, #6
 8002272:	4a0f      	ldr	r2, [pc, #60]	; (80022b0 <UART_putc+0x80>)
 8002274:	4413      	add	r3, r2
 8002276:	1db9      	adds	r1, r7, #6
 8002278:	2201      	movs	r2, #1
 800227a:	4618      	mov	r0, r3
 800227c:	f001 fc59 	bl	8003b32 <HAL_UART_Transmit_IT>
 8002280:	4603      	mov	r3, r0
 8002282:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002284:	79fb      	ldrb	r3, [r7, #7]
 8002286:	4a09      	ldr	r2, [pc, #36]	; (80022ac <UART_putc+0x7c>)
 8002288:	56d3      	ldrsb	r3, [r2, r3]
 800228a:	4618      	mov	r0, r3
 800228c:	f7ff fe30 	bl	8001ef0 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8002290:	7bfb      	ldrb	r3, [r7, #15]
 8002292:	2b02      	cmp	r3, #2
 8002294:	d0e5      	beq.n	8002262 <UART_putc+0x32>
	}
}
 8002296:	bf00      	nop
 8002298:	3710      	adds	r7, #16
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	0800a7cc 	.word	0x0800a7cc
 80022a4:	0800a790 	.word	0x0800a790
 80022a8:	20000c54 	.word	0x20000c54
 80022ac:	0800aa20 	.word	0x0800aa20
 80022b0:	20000b48 	.word	0x20000b48

080022b4 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b087      	sub	sp, #28
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	4603      	mov	r3, r0
 80022bc:	60b9      	str	r1, [r7, #8]
 80022be:	607a      	str	r2, [r7, #4]
 80022c0:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 80022c2:	7bfb      	ldrb	r3, [r7, #15]
 80022c4:	4a13      	ldr	r2, [pc, #76]	; (8002314 <UART_impolite_force_puts_on_uart+0x60>)
 80022c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d01d      	beq.n	800230a <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 80022ce:	7bfb      	ldrb	r3, [r7, #15]
 80022d0:	4a11      	ldr	r2, [pc, #68]	; (8002318 <UART_impolite_force_puts_on_uart+0x64>)
 80022d2:	019b      	lsls	r3, r3, #6
 80022d4:	4413      	add	r3, r2
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 80022da:	2300      	movs	r3, #0
 80022dc:	617b      	str	r3, [r7, #20]
 80022de:	e010      	b.n	8002302 <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 80022e0:	bf00      	nop
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d0f9      	beq.n	80022e2 <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 80022ee:	68ba      	ldr	r2, [r7, #8]
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	4413      	add	r3, r2
 80022f4:	781b      	ldrb	r3, [r3, #0]
 80022f6:	461a      	mov	r2, r3
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	3301      	adds	r3, #1
 8002300:	617b      	str	r3, [r7, #20]
 8002302:	697a      	ldr	r2, [r7, #20]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	429a      	cmp	r2, r3
 8002308:	d3ea      	bcc.n	80022e0 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 800230a:	bf00      	nop
 800230c:	371c      	adds	r7, #28
 800230e:	46bd      	mov	sp, r7
 8002310:	bc80      	pop	{r7}
 8002312:	4770      	bx	lr
 8002314:	20000c54 	.word	0x20000c54
 8002318:	20000b48 	.word	0x20000b48

0800231c <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8002320:	4802      	ldr	r0, [pc, #8]	; (800232c <USART1_IRQHandler+0x10>)
 8002322:	f001 fc9f 	bl	8003c64 <HAL_UART_IRQHandler>
}
 8002326:	bf00      	nop
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	20000b48 	.word	0x20000b48

08002330 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8002334:	4802      	ldr	r0, [pc, #8]	; (8002340 <USART2_IRQHandler+0x10>)
 8002336:	f001 fc95 	bl	8003c64 <HAL_UART_IRQHandler>
}
 800233a:	bf00      	nop
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	20000b88 	.word	0x20000b88

08002344 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8002348:	4802      	ldr	r0, [pc, #8]	; (8002354 <USART3_IRQHandler+0x10>)
 800234a:	f001 fc8b 	bl	8003c64 <HAL_UART_IRQHandler>
}
 800234e:	bf00      	nop
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	20000bc8 	.word	0x20000bc8

08002358 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a1e      	ldr	r2, [pc, #120]	; (80023e0 <HAL_UART_RxCpltCallback+0x88>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d102      	bne.n	8002370 <HAL_UART_RxCpltCallback+0x18>
 800236a:	2300      	movs	r3, #0
 800236c:	73fb      	strb	r3, [r7, #15]
 800236e:	e00e      	b.n	800238e <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a1b      	ldr	r2, [pc, #108]	; (80023e4 <HAL_UART_RxCpltCallback+0x8c>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d102      	bne.n	8002380 <HAL_UART_RxCpltCallback+0x28>
 800237a:	2301      	movs	r3, #1
 800237c:	73fb      	strb	r3, [r7, #15]
 800237e:	e006      	b.n	800238e <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a18      	ldr	r2, [pc, #96]	; (80023e8 <HAL_UART_RxCpltCallback+0x90>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d126      	bne.n	80023d8 <HAL_UART_RxCpltCallback+0x80>
 800238a:	2302      	movs	r3, #2
 800238c:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 800238e:	7bfb      	ldrb	r3, [r7, #15]
 8002390:	4a16      	ldr	r2, [pc, #88]	; (80023ec <HAL_UART_RxCpltCallback+0x94>)
 8002392:	2101      	movs	r1, #1
 8002394:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8002398:	7bfb      	ldrb	r3, [r7, #15]
 800239a:	4a15      	ldr	r2, [pc, #84]	; (80023f0 <HAL_UART_RxCpltCallback+0x98>)
 800239c:	5cd3      	ldrb	r3, [r2, r3]
 800239e:	3301      	adds	r3, #1
 80023a0:	425a      	negs	r2, r3
 80023a2:	f003 030f 	and.w	r3, r3, #15
 80023a6:	f002 020f 	and.w	r2, r2, #15
 80023aa:	bf58      	it	pl
 80023ac:	4253      	negpl	r3, r2
 80023ae:	7bfa      	ldrb	r2, [r7, #15]
 80023b0:	b2d9      	uxtb	r1, r3
 80023b2:	4b0f      	ldr	r3, [pc, #60]	; (80023f0 <HAL_UART_RxCpltCallback+0x98>)
 80023b4:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 80023b6:	7bfb      	ldrb	r3, [r7, #15]
 80023b8:	019b      	lsls	r3, r3, #6
 80023ba:	4a0e      	ldr	r2, [pc, #56]	; (80023f4 <HAL_UART_RxCpltCallback+0x9c>)
 80023bc:	1898      	adds	r0, r3, r2
 80023be:	7bfb      	ldrb	r3, [r7, #15]
 80023c0:	7bfa      	ldrb	r2, [r7, #15]
 80023c2:	490b      	ldr	r1, [pc, #44]	; (80023f0 <HAL_UART_RxCpltCallback+0x98>)
 80023c4:	5c8a      	ldrb	r2, [r1, r2]
 80023c6:	011b      	lsls	r3, r3, #4
 80023c8:	4413      	add	r3, r2
 80023ca:	4a0b      	ldr	r2, [pc, #44]	; (80023f8 <HAL_UART_RxCpltCallback+0xa0>)
 80023cc:	4413      	add	r3, r2
 80023ce:	2201      	movs	r2, #1
 80023d0:	4619      	mov	r1, r3
 80023d2:	f001 fbf2 	bl	8003bba <HAL_UART_Receive_IT>
 80023d6:	e000      	b.n	80023da <HAL_UART_RxCpltCallback+0x82>
	else return;
 80023d8:	bf00      	nop
}
 80023da:	3710      	adds	r7, #16
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	40013800 	.word	0x40013800
 80023e4:	40004400 	.word	0x40004400
 80023e8:	40004800 	.word	0x40004800
 80023ec:	20000c48 	.word	0x20000c48
 80023f0:	20000c38 	.word	0x20000c38
 80023f4:	20000b48 	.word	0x20000b48
 80023f8:	20000c08 	.word	0x20000c08

080023fc <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b08c      	sub	sp, #48	; 0x30
 8002400:	af02      	add	r7, sp, #8
 8002402:	6078      	str	r0, [r7, #4]

	if(huart->Instance == USART1)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a53      	ldr	r2, [pc, #332]	; (8002558 <HAL_UART_MspInit+0x15c>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d142      	bne.n	8002494 <HAL_UART_MspInit+0x98>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 800240e:	4b53      	ldr	r3, [pc, #332]	; (800255c <HAL_UART_MspInit+0x160>)
 8002410:	699b      	ldr	r3, [r3, #24]
 8002412:	4a52      	ldr	r2, [pc, #328]	; (800255c <HAL_UART_MspInit+0x160>)
 8002414:	f043 0301 	orr.w	r3, r3, #1
 8002418:	6193      	str	r3, [r2, #24]
 800241a:	4b50      	ldr	r3, [pc, #320]	; (800255c <HAL_UART_MspInit+0x160>)
 800241c:	699b      	ldr	r3, [r3, #24]
 800241e:	f003 0301 	and.w	r3, r3, #1
 8002422:	623b      	str	r3, [r7, #32]
 8002424:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8002426:	4b4d      	ldr	r3, [pc, #308]	; (800255c <HAL_UART_MspInit+0x160>)
 8002428:	699b      	ldr	r3, [r3, #24]
 800242a:	4a4c      	ldr	r2, [pc, #304]	; (800255c <HAL_UART_MspInit+0x160>)
 800242c:	f043 0308 	orr.w	r3, r3, #8
 8002430:	6193      	str	r3, [r2, #24]
 8002432:	4b4a      	ldr	r3, [pc, #296]	; (800255c <HAL_UART_MspInit+0x160>)
 8002434:	699b      	ldr	r3, [r3, #24]
 8002436:	f003 0308 	and.w	r3, r3, #8
 800243a:	61fb      	str	r3, [r7, #28]
 800243c:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 800243e:	2303      	movs	r3, #3
 8002440:	9300      	str	r3, [sp, #0]
 8002442:	2301      	movs	r3, #1
 8002444:	2202      	movs	r2, #2
 8002446:	2140      	movs	r1, #64	; 0x40
 8002448:	4845      	ldr	r0, [pc, #276]	; (8002560 <HAL_UART_MspInit+0x164>)
 800244a:	f7ff fa19 	bl	8001880 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 800244e:	2303      	movs	r3, #3
 8002450:	9300      	str	r3, [sp, #0]
 8002452:	2301      	movs	r3, #1
 8002454:	2200      	movs	r2, #0
 8002456:	2180      	movs	r1, #128	; 0x80
 8002458:	4841      	ldr	r0, [pc, #260]	; (8002560 <HAL_UART_MspInit+0x164>)
 800245a:	f7ff fa11 	bl	8001880 <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 800245e:	4b41      	ldr	r3, [pc, #260]	; (8002564 <HAL_UART_MspInit+0x168>)
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	627b      	str	r3, [r7, #36]	; 0x24
 8002464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002466:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800246a:	627b      	str	r3, [r7, #36]	; 0x24
 800246c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800246e:	f043 0304 	orr.w	r3, r3, #4
 8002472:	627b      	str	r3, [r7, #36]	; 0x24
 8002474:	4a3b      	ldr	r2, [pc, #236]	; (8002564 <HAL_UART_MspInit+0x168>)
 8002476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002478:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 800247a:	4b38      	ldr	r3, [pc, #224]	; (800255c <HAL_UART_MspInit+0x160>)
 800247c:	699b      	ldr	r3, [r3, #24]
 800247e:	4a37      	ldr	r2, [pc, #220]	; (800255c <HAL_UART_MspInit+0x160>)
 8002480:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002484:	6193      	str	r3, [r2, #24]
 8002486:	4b35      	ldr	r3, [pc, #212]	; (800255c <HAL_UART_MspInit+0x160>)
 8002488:	699b      	ldr	r3, [r3, #24]
 800248a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800248e:	61bb      	str	r3, [r7, #24]
 8002490:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 8002492:	e05c      	b.n	800254e <HAL_UART_MspInit+0x152>
	else if(huart->Instance == USART2)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a33      	ldr	r2, [pc, #204]	; (8002568 <HAL_UART_MspInit+0x16c>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d128      	bne.n	80024f0 <HAL_UART_MspInit+0xf4>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 800249e:	4b2f      	ldr	r3, [pc, #188]	; (800255c <HAL_UART_MspInit+0x160>)
 80024a0:	699b      	ldr	r3, [r3, #24]
 80024a2:	4a2e      	ldr	r2, [pc, #184]	; (800255c <HAL_UART_MspInit+0x160>)
 80024a4:	f043 0304 	orr.w	r3, r3, #4
 80024a8:	6193      	str	r3, [r2, #24]
 80024aa:	4b2c      	ldr	r3, [pc, #176]	; (800255c <HAL_UART_MspInit+0x160>)
 80024ac:	699b      	ldr	r3, [r3, #24]
 80024ae:	f003 0304 	and.w	r3, r3, #4
 80024b2:	617b      	str	r3, [r7, #20]
 80024b4:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 80024b6:	2303      	movs	r3, #3
 80024b8:	9300      	str	r3, [sp, #0]
 80024ba:	2301      	movs	r3, #1
 80024bc:	2202      	movs	r2, #2
 80024be:	2104      	movs	r1, #4
 80024c0:	482a      	ldr	r0, [pc, #168]	; (800256c <HAL_UART_MspInit+0x170>)
 80024c2:	f7ff f9dd 	bl	8001880 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80024c6:	2303      	movs	r3, #3
 80024c8:	9300      	str	r3, [sp, #0]
 80024ca:	2301      	movs	r3, #1
 80024cc:	2200      	movs	r2, #0
 80024ce:	2108      	movs	r1, #8
 80024d0:	4826      	ldr	r0, [pc, #152]	; (800256c <HAL_UART_MspInit+0x170>)
 80024d2:	f7ff f9d5 	bl	8001880 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 80024d6:	4b21      	ldr	r3, [pc, #132]	; (800255c <HAL_UART_MspInit+0x160>)
 80024d8:	69db      	ldr	r3, [r3, #28]
 80024da:	4a20      	ldr	r2, [pc, #128]	; (800255c <HAL_UART_MspInit+0x160>)
 80024dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024e0:	61d3      	str	r3, [r2, #28]
 80024e2:	4b1e      	ldr	r3, [pc, #120]	; (800255c <HAL_UART_MspInit+0x160>)
 80024e4:	69db      	ldr	r3, [r3, #28]
 80024e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024ea:	613b      	str	r3, [r7, #16]
 80024ec:	693b      	ldr	r3, [r7, #16]
}
 80024ee:	e02e      	b.n	800254e <HAL_UART_MspInit+0x152>
	else if(huart->Instance == USART3)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a1e      	ldr	r2, [pc, #120]	; (8002570 <HAL_UART_MspInit+0x174>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d129      	bne.n	800254e <HAL_UART_MspInit+0x152>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 80024fa:	4b18      	ldr	r3, [pc, #96]	; (800255c <HAL_UART_MspInit+0x160>)
 80024fc:	699b      	ldr	r3, [r3, #24]
 80024fe:	4a17      	ldr	r2, [pc, #92]	; (800255c <HAL_UART_MspInit+0x160>)
 8002500:	f043 0308 	orr.w	r3, r3, #8
 8002504:	6193      	str	r3, [r2, #24]
 8002506:	4b15      	ldr	r3, [pc, #84]	; (800255c <HAL_UART_MspInit+0x160>)
 8002508:	699b      	ldr	r3, [r3, #24]
 800250a:	f003 0308 	and.w	r3, r3, #8
 800250e:	60fb      	str	r3, [r7, #12]
 8002510:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8002512:	2303      	movs	r3, #3
 8002514:	9300      	str	r3, [sp, #0]
 8002516:	2301      	movs	r3, #1
 8002518:	2202      	movs	r2, #2
 800251a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800251e:	4810      	ldr	r0, [pc, #64]	; (8002560 <HAL_UART_MspInit+0x164>)
 8002520:	f7ff f9ae 	bl	8001880 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002524:	2303      	movs	r3, #3
 8002526:	9300      	str	r3, [sp, #0]
 8002528:	2301      	movs	r3, #1
 800252a:	2200      	movs	r2, #0
 800252c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002530:	480b      	ldr	r0, [pc, #44]	; (8002560 <HAL_UART_MspInit+0x164>)
 8002532:	f7ff f9a5 	bl	8001880 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8002536:	4b09      	ldr	r3, [pc, #36]	; (800255c <HAL_UART_MspInit+0x160>)
 8002538:	69db      	ldr	r3, [r3, #28]
 800253a:	4a08      	ldr	r2, [pc, #32]	; (800255c <HAL_UART_MspInit+0x160>)
 800253c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002540:	61d3      	str	r3, [r2, #28]
 8002542:	4b06      	ldr	r3, [pc, #24]	; (800255c <HAL_UART_MspInit+0x160>)
 8002544:	69db      	ldr	r3, [r3, #28]
 8002546:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800254a:	60bb      	str	r3, [r7, #8]
 800254c:	68bb      	ldr	r3, [r7, #8]
}
 800254e:	bf00      	nop
 8002550:	3728      	adds	r7, #40	; 0x28
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	40013800 	.word	0x40013800
 800255c:	40021000 	.word	0x40021000
 8002560:	40010c00 	.word	0x40010c00
 8002564:	40010000 	.word	0x40010000
 8002568:	40004400 	.word	0x40004400
 800256c:	40010800 	.word	0x40010800
 8002570:	40004800 	.word	0x40004800

08002574 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002580:	2b08      	cmp	r3, #8
 8002582:	d106      	bne.n	8002592 <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2200      	movs	r2, #0
 8002588:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2222      	movs	r2, #34	; 0x22
 800258e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 8002592:	bf00      	nop
 8002594:	370c      	adds	r7, #12
 8002596:	46bd      	mov	sp, r7
 8002598:	bc80      	pop	{r7}
 800259a:	4770      	bx	lr

0800259c <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 80025a0:	4b03      	ldr	r3, [pc, #12]	; (80025b0 <WWDG_IRQHandler+0x14>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4903      	ldr	r1, [pc, #12]	; (80025b4 <WWDG_IRQHandler+0x18>)
 80025a6:	4618      	mov	r0, r3
 80025a8:	f7ff fb0a 	bl	8001bc0 <dump_printf>
	while(1);
 80025ac:	e7fe      	b.n	80025ac <WWDG_IRQHandler+0x10>
 80025ae:	bf00      	nop
 80025b0:	20000010 	.word	0x20000010
 80025b4:	0800a85c 	.word	0x0800a85c

080025b8 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 80025bc:	4b03      	ldr	r3, [pc, #12]	; (80025cc <PVD_IRQHandler+0x14>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4903      	ldr	r1, [pc, #12]	; (80025d0 <PVD_IRQHandler+0x18>)
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7ff fafc 	bl	8001bc0 <dump_printf>
	while(1);
 80025c8:	e7fe      	b.n	80025c8 <PVD_IRQHandler+0x10>
 80025ca:	bf00      	nop
 80025cc:	20000010 	.word	0x20000010
 80025d0:	0800a864 	.word	0x0800a864

080025d4 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 80025d8:	4b03      	ldr	r3, [pc, #12]	; (80025e8 <TAMPER_IRQHandler+0x14>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4903      	ldr	r1, [pc, #12]	; (80025ec <TAMPER_IRQHandler+0x18>)
 80025de:	4618      	mov	r0, r3
 80025e0:	f7ff faee 	bl	8001bc0 <dump_printf>
	while(1);
 80025e4:	e7fe      	b.n	80025e4 <TAMPER_IRQHandler+0x10>
 80025e6:	bf00      	nop
 80025e8:	20000010 	.word	0x20000010
 80025ec:	0800a868 	.word	0x0800a868

080025f0 <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 80025f4:	4b03      	ldr	r3, [pc, #12]	; (8002604 <RTC_IRQHandler+0x14>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4903      	ldr	r1, [pc, #12]	; (8002608 <RTC_IRQHandler+0x18>)
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7ff fae0 	bl	8001bc0 <dump_printf>
	while(1);
 8002600:	e7fe      	b.n	8002600 <RTC_IRQHandler+0x10>
 8002602:	bf00      	nop
 8002604:	20000010 	.word	0x20000010
 8002608:	0800a870 	.word	0x0800a870

0800260c <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8002610:	4b03      	ldr	r3, [pc, #12]	; (8002620 <FLASH_IRQHandler+0x14>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4903      	ldr	r1, [pc, #12]	; (8002624 <FLASH_IRQHandler+0x18>)
 8002616:	4618      	mov	r0, r3
 8002618:	f7ff fad2 	bl	8001bc0 <dump_printf>
	while(1);
 800261c:	e7fe      	b.n	800261c <FLASH_IRQHandler+0x10>
 800261e:	bf00      	nop
 8002620:	20000010 	.word	0x20000010
 8002624:	0800a874 	.word	0x0800a874

08002628 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 800262c:	4b03      	ldr	r3, [pc, #12]	; (800263c <RCC_IRQHandler+0x14>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4903      	ldr	r1, [pc, #12]	; (8002640 <RCC_IRQHandler+0x18>)
 8002632:	4618      	mov	r0, r3
 8002634:	f7ff fac4 	bl	8001bc0 <dump_printf>
	while(1);
 8002638:	e7fe      	b.n	8002638 <RCC_IRQHandler+0x10>
 800263a:	bf00      	nop
 800263c:	20000010 	.word	0x20000010
 8002640:	0800a87c 	.word	0x0800a87c

08002644 <DMA1_Channel1_IRQHandler>:
	dump_printf(msg, "EXTI4");
	while(1);
}

__weak void DMA1_Channel1_IRQHandler(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel1");
 8002648:	4b03      	ldr	r3, [pc, #12]	; (8002658 <DMA1_Channel1_IRQHandler+0x14>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4903      	ldr	r1, [pc, #12]	; (800265c <DMA1_Channel1_IRQHandler+0x18>)
 800264e:	4618      	mov	r0, r3
 8002650:	f7ff fab6 	bl	8001bc0 <dump_printf>
	while(1);
 8002654:	e7fe      	b.n	8002654 <DMA1_Channel1_IRQHandler+0x10>
 8002656:	bf00      	nop
 8002658:	20000010 	.word	0x20000010
 800265c:	0800a8a8 	.word	0x0800a8a8

08002660 <DMA1_Channel2_IRQHandler>:
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8002664:	4b03      	ldr	r3, [pc, #12]	; (8002674 <DMA1_Channel2_IRQHandler+0x14>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4903      	ldr	r1, [pc, #12]	; (8002678 <DMA1_Channel2_IRQHandler+0x18>)
 800266a:	4618      	mov	r0, r3
 800266c:	f7ff faa8 	bl	8001bc0 <dump_printf>
	while(1);
 8002670:	e7fe      	b.n	8002670 <DMA1_Channel2_IRQHandler+0x10>
 8002672:	bf00      	nop
 8002674:	20000010 	.word	0x20000010
 8002678:	0800a8b8 	.word	0x0800a8b8

0800267c <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8002680:	4b03      	ldr	r3, [pc, #12]	; (8002690 <DMA1_Channel3_IRQHandler+0x14>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4903      	ldr	r1, [pc, #12]	; (8002694 <DMA1_Channel3_IRQHandler+0x18>)
 8002686:	4618      	mov	r0, r3
 8002688:	f7ff fa9a 	bl	8001bc0 <dump_printf>
	while(1);
 800268c:	e7fe      	b.n	800268c <DMA1_Channel3_IRQHandler+0x10>
 800268e:	bf00      	nop
 8002690:	20000010 	.word	0x20000010
 8002694:	0800a8c8 	.word	0x0800a8c8

08002698 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 800269c:	4b03      	ldr	r3, [pc, #12]	; (80026ac <DMA1_Channel4_IRQHandler+0x14>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4903      	ldr	r1, [pc, #12]	; (80026b0 <DMA1_Channel4_IRQHandler+0x18>)
 80026a2:	4618      	mov	r0, r3
 80026a4:	f7ff fa8c 	bl	8001bc0 <dump_printf>
	while(1);
 80026a8:	e7fe      	b.n	80026a8 <DMA1_Channel4_IRQHandler+0x10>
 80026aa:	bf00      	nop
 80026ac:	20000010 	.word	0x20000010
 80026b0:	0800a8d8 	.word	0x0800a8d8

080026b4 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 80026b8:	4b03      	ldr	r3, [pc, #12]	; (80026c8 <DMA1_Channel5_IRQHandler+0x14>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4903      	ldr	r1, [pc, #12]	; (80026cc <DMA1_Channel5_IRQHandler+0x18>)
 80026be:	4618      	mov	r0, r3
 80026c0:	f7ff fa7e 	bl	8001bc0 <dump_printf>
	while(1);
 80026c4:	e7fe      	b.n	80026c4 <DMA1_Channel5_IRQHandler+0x10>
 80026c6:	bf00      	nop
 80026c8:	20000010 	.word	0x20000010
 80026cc:	0800a8e8 	.word	0x0800a8e8

080026d0 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 80026d4:	4b03      	ldr	r3, [pc, #12]	; (80026e4 <DMA1_Channel6_IRQHandler+0x14>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4903      	ldr	r1, [pc, #12]	; (80026e8 <DMA1_Channel6_IRQHandler+0x18>)
 80026da:	4618      	mov	r0, r3
 80026dc:	f7ff fa70 	bl	8001bc0 <dump_printf>
	while(1);
 80026e0:	e7fe      	b.n	80026e0 <DMA1_Channel6_IRQHandler+0x10>
 80026e2:	bf00      	nop
 80026e4:	20000010 	.word	0x20000010
 80026e8:	0800a8f8 	.word	0x0800a8f8

080026ec <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 80026f0:	4b03      	ldr	r3, [pc, #12]	; (8002700 <DMA1_Channel7_IRQHandler+0x14>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4903      	ldr	r1, [pc, #12]	; (8002704 <DMA1_Channel7_IRQHandler+0x18>)
 80026f6:	4618      	mov	r0, r3
 80026f8:	f7ff fa62 	bl	8001bc0 <dump_printf>
	while(1);
 80026fc:	e7fe      	b.n	80026fc <DMA1_Channel7_IRQHandler+0x10>
 80026fe:	bf00      	nop
 8002700:	20000010 	.word	0x20000010
 8002704:	0800a908 	.word	0x0800a908

08002708 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 800270c:	4b03      	ldr	r3, [pc, #12]	; (800271c <ADC1_2_IRQHandler+0x14>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4903      	ldr	r1, [pc, #12]	; (8002720 <ADC1_2_IRQHandler+0x18>)
 8002712:	4618      	mov	r0, r3
 8002714:	f7ff fa54 	bl	8001bc0 <dump_printf>
	while(1);
 8002718:	e7fe      	b.n	8002718 <ADC1_2_IRQHandler+0x10>
 800271a:	bf00      	nop
 800271c:	20000010 	.word	0x20000010
 8002720:	0800a918 	.word	0x0800a918

08002724 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8002728:	4b03      	ldr	r3, [pc, #12]	; (8002738 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4903      	ldr	r1, [pc, #12]	; (800273c <USB_HP_CAN1_TX_IRQHandler+0x18>)
 800272e:	4618      	mov	r0, r3
 8002730:	f7ff fa46 	bl	8001bc0 <dump_printf>
	while(1);
 8002734:	e7fe      	b.n	8002734 <USB_HP_CAN1_TX_IRQHandler+0x10>
 8002736:	bf00      	nop
 8002738:	20000010 	.word	0x20000010
 800273c:	0800a920 	.word	0x0800a920

08002740 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8002744:	4b03      	ldr	r3, [pc, #12]	; (8002754 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4903      	ldr	r1, [pc, #12]	; (8002758 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 800274a:	4618      	mov	r0, r3
 800274c:	f7ff fa38 	bl	8001bc0 <dump_printf>
	while(1);
 8002750:	e7fe      	b.n	8002750 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8002752:	bf00      	nop
 8002754:	20000010 	.word	0x20000010
 8002758:	0800a930 	.word	0x0800a930

0800275c <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8002760:	4b03      	ldr	r3, [pc, #12]	; (8002770 <CAN1_RX1_IRQHandler+0x14>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4903      	ldr	r1, [pc, #12]	; (8002774 <CAN1_RX1_IRQHandler+0x18>)
 8002766:	4618      	mov	r0, r3
 8002768:	f7ff fa2a 	bl	8001bc0 <dump_printf>
	while(1);
 800276c:	e7fe      	b.n	800276c <CAN1_RX1_IRQHandler+0x10>
 800276e:	bf00      	nop
 8002770:	20000010 	.word	0x20000010
 8002774:	0800a940 	.word	0x0800a940

08002778 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 800277c:	4b03      	ldr	r3, [pc, #12]	; (800278c <CAN1_SCE_IRQHandler+0x14>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4903      	ldr	r1, [pc, #12]	; (8002790 <CAN1_SCE_IRQHandler+0x18>)
 8002782:	4618      	mov	r0, r3
 8002784:	f7ff fa1c 	bl	8001bc0 <dump_printf>
	while(1);
 8002788:	e7fe      	b.n	8002788 <CAN1_SCE_IRQHandler+0x10>
 800278a:	bf00      	nop
 800278c:	20000010 	.word	0x20000010
 8002790:	0800a94c 	.word	0x0800a94c

08002794 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8002798:	4b03      	ldr	r3, [pc, #12]	; (80027a8 <TIM1_BRK_IRQHandler+0x14>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4903      	ldr	r1, [pc, #12]	; (80027ac <TIM1_BRK_IRQHandler+0x18>)
 800279e:	4618      	mov	r0, r3
 80027a0:	f7ff fa0e 	bl	8001bc0 <dump_printf>
	while(1);
 80027a4:	e7fe      	b.n	80027a4 <TIM1_BRK_IRQHandler+0x10>
 80027a6:	bf00      	nop
 80027a8:	20000010 	.word	0x20000010
 80027ac:	0800a960 	.word	0x0800a960

080027b0 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 80027b4:	4b03      	ldr	r3, [pc, #12]	; (80027c4 <TIM1_TRG_COM_IRQHandler+0x14>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4903      	ldr	r1, [pc, #12]	; (80027c8 <TIM1_TRG_COM_IRQHandler+0x18>)
 80027ba:	4618      	mov	r0, r3
 80027bc:	f7ff fa00 	bl	8001bc0 <dump_printf>
	while(1);
 80027c0:	e7fe      	b.n	80027c0 <TIM1_TRG_COM_IRQHandler+0x10>
 80027c2:	bf00      	nop
 80027c4:	20000010 	.word	0x20000010
 80027c8:	0800a974 	.word	0x0800a974

080027cc <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 80027d0:	4b03      	ldr	r3, [pc, #12]	; (80027e0 <TIM1_CC_IRQHandler+0x14>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4903      	ldr	r1, [pc, #12]	; (80027e4 <TIM1_CC_IRQHandler+0x18>)
 80027d6:	4618      	mov	r0, r3
 80027d8:	f7ff f9f2 	bl	8001bc0 <dump_printf>
	while(1);
 80027dc:	e7fe      	b.n	80027dc <TIM1_CC_IRQHandler+0x10>
 80027de:	bf00      	nop
 80027e0:	20000010 	.word	0x20000010
 80027e4:	0800a984 	.word	0x0800a984

080027e8 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 80027ec:	4b03      	ldr	r3, [pc, #12]	; (80027fc <I2C1_EV_IRQHandler+0x14>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4903      	ldr	r1, [pc, #12]	; (8002800 <I2C1_EV_IRQHandler+0x18>)
 80027f2:	4618      	mov	r0, r3
 80027f4:	f7ff f9e4 	bl	8001bc0 <dump_printf>
	while(1);
 80027f8:	e7fe      	b.n	80027f8 <I2C1_EV_IRQHandler+0x10>
 80027fa:	bf00      	nop
 80027fc:	20000010 	.word	0x20000010
 8002800:	0800a9a4 	.word	0x0800a9a4

08002804 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8002808:	4b03      	ldr	r3, [pc, #12]	; (8002818 <I2C1_ER_IRQHandler+0x14>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4903      	ldr	r1, [pc, #12]	; (800281c <I2C1_ER_IRQHandler+0x18>)
 800280e:	4618      	mov	r0, r3
 8002810:	f7ff f9d6 	bl	8001bc0 <dump_printf>
	while(1);
 8002814:	e7fe      	b.n	8002814 <I2C1_ER_IRQHandler+0x10>
 8002816:	bf00      	nop
 8002818:	20000010 	.word	0x20000010
 800281c:	0800a9ac 	.word	0x0800a9ac

08002820 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8002824:	4b03      	ldr	r3, [pc, #12]	; (8002834 <I2C2_EV_IRQHandler+0x14>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4903      	ldr	r1, [pc, #12]	; (8002838 <I2C2_EV_IRQHandler+0x18>)
 800282a:	4618      	mov	r0, r3
 800282c:	f7ff f9c8 	bl	8001bc0 <dump_printf>
	while(1);
 8002830:	e7fe      	b.n	8002830 <I2C2_EV_IRQHandler+0x10>
 8002832:	bf00      	nop
 8002834:	20000010 	.word	0x20000010
 8002838:	0800a9b4 	.word	0x0800a9b4

0800283c <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8002840:	4b03      	ldr	r3, [pc, #12]	; (8002850 <I2C2_ER_IRQHandler+0x14>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4903      	ldr	r1, [pc, #12]	; (8002854 <I2C2_ER_IRQHandler+0x18>)
 8002846:	4618      	mov	r0, r3
 8002848:	f7ff f9ba 	bl	8001bc0 <dump_printf>
	while(1);
 800284c:	e7fe      	b.n	800284c <I2C2_ER_IRQHandler+0x10>
 800284e:	bf00      	nop
 8002850:	20000010 	.word	0x20000010
 8002854:	0800a9bc 	.word	0x0800a9bc

08002858 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 800285c:	4b03      	ldr	r3, [pc, #12]	; (800286c <SPI1_IRQHandler+0x14>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4903      	ldr	r1, [pc, #12]	; (8002870 <SPI1_IRQHandler+0x18>)
 8002862:	4618      	mov	r0, r3
 8002864:	f7ff f9ac 	bl	8001bc0 <dump_printf>
	while(1);
 8002868:	e7fe      	b.n	8002868 <SPI1_IRQHandler+0x10>
 800286a:	bf00      	nop
 800286c:	20000010 	.word	0x20000010
 8002870:	0800a9c4 	.word	0x0800a9c4

08002874 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8002878:	4b03      	ldr	r3, [pc, #12]	; (8002888 <SPI2_IRQHandler+0x14>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4903      	ldr	r1, [pc, #12]	; (800288c <SPI2_IRQHandler+0x18>)
 800287e:	4618      	mov	r0, r3
 8002880:	f7ff f99e 	bl	8001bc0 <dump_printf>
	while(1);
 8002884:	e7fe      	b.n	8002884 <SPI2_IRQHandler+0x10>
 8002886:	bf00      	nop
 8002888:	20000010 	.word	0x20000010
 800288c:	0800a9cc 	.word	0x0800a9cc

08002890 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8002894:	4b03      	ldr	r3, [pc, #12]	; (80028a4 <RTC_Alarm_IRQHandler+0x14>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4903      	ldr	r1, [pc, #12]	; (80028a8 <RTC_Alarm_IRQHandler+0x18>)
 800289a:	4618      	mov	r0, r3
 800289c:	f7ff f990 	bl	8001bc0 <dump_printf>
	while(1);
 80028a0:	e7fe      	b.n	80028a0 <RTC_Alarm_IRQHandler+0x10>
 80028a2:	bf00      	nop
 80028a4:	20000010 	.word	0x20000010
 80028a8:	0800a9f8 	.word	0x0800a9f8

080028ac <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 80028b0:	4b03      	ldr	r3, [pc, #12]	; (80028c0 <USBWakeUp_IRQHandler+0x14>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4903      	ldr	r1, [pc, #12]	; (80028c4 <USBWakeUp_IRQHandler+0x18>)
 80028b6:	4618      	mov	r0, r3
 80028b8:	f7ff f982 	bl	8001bc0 <dump_printf>
}
 80028bc:	bf00      	nop
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	20000010 	.word	0x20000010
 80028c4:	0800aa04 	.word	0x0800aa04

080028c8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80028c8:	b480      	push	{r7}
 80028ca:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80028cc:	4b15      	ldr	r3, [pc, #84]	; (8002924 <SystemInit+0x5c>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a14      	ldr	r2, [pc, #80]	; (8002924 <SystemInit+0x5c>)
 80028d2:	f043 0301 	orr.w	r3, r3, #1
 80028d6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80028d8:	4b12      	ldr	r3, [pc, #72]	; (8002924 <SystemInit+0x5c>)
 80028da:	685a      	ldr	r2, [r3, #4]
 80028dc:	4911      	ldr	r1, [pc, #68]	; (8002924 <SystemInit+0x5c>)
 80028de:	4b12      	ldr	r3, [pc, #72]	; (8002928 <SystemInit+0x60>)
 80028e0:	4013      	ands	r3, r2
 80028e2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80028e4:	4b0f      	ldr	r3, [pc, #60]	; (8002924 <SystemInit+0x5c>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a0e      	ldr	r2, [pc, #56]	; (8002924 <SystemInit+0x5c>)
 80028ea:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80028ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028f2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80028f4:	4b0b      	ldr	r3, [pc, #44]	; (8002924 <SystemInit+0x5c>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a0a      	ldr	r2, [pc, #40]	; (8002924 <SystemInit+0x5c>)
 80028fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028fe:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8002900:	4b08      	ldr	r3, [pc, #32]	; (8002924 <SystemInit+0x5c>)
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	4a07      	ldr	r2, [pc, #28]	; (8002924 <SystemInit+0x5c>)
 8002906:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800290a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 800290c:	4b05      	ldr	r3, [pc, #20]	; (8002924 <SystemInit+0x5c>)
 800290e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002912:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002914:	4b05      	ldr	r3, [pc, #20]	; (800292c <SystemInit+0x64>)
 8002916:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800291a:	609a      	str	r2, [r3, #8]
#endif 
}
 800291c:	bf00      	nop
 800291e:	46bd      	mov	sp, r7
 8002920:	bc80      	pop	{r7}
 8002922:	4770      	bx	lr
 8002924:	40021000 	.word	0x40021000
 8002928:	f8ff0000 	.word	0xf8ff0000
 800292c:	e000ed00 	.word	0xe000ed00

08002930 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8002930:	b480      	push	{r7}
 8002932:	b085      	sub	sp, #20
 8002934:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8002936:	2300      	movs	r3, #0
 8002938:	60fb      	str	r3, [r7, #12]
 800293a:	2300      	movs	r3, #0
 800293c:	60bb      	str	r3, [r7, #8]
 800293e:	2300      	movs	r3, #0
 8002940:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002942:	4b2f      	ldr	r3, [pc, #188]	; (8002a00 <SystemCoreClockUpdate+0xd0>)
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	f003 030c 	and.w	r3, r3, #12
 800294a:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	2b08      	cmp	r3, #8
 8002950:	d011      	beq.n	8002976 <SystemCoreClockUpdate+0x46>
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2b08      	cmp	r3, #8
 8002956:	d83a      	bhi.n	80029ce <SystemCoreClockUpdate+0x9e>
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d003      	beq.n	8002966 <SystemCoreClockUpdate+0x36>
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2b04      	cmp	r3, #4
 8002962:	d004      	beq.n	800296e <SystemCoreClockUpdate+0x3e>
 8002964:	e033      	b.n	80029ce <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8002966:	4b27      	ldr	r3, [pc, #156]	; (8002a04 <SystemCoreClockUpdate+0xd4>)
 8002968:	4a27      	ldr	r2, [pc, #156]	; (8002a08 <SystemCoreClockUpdate+0xd8>)
 800296a:	601a      	str	r2, [r3, #0]
      break;
 800296c:	e033      	b.n	80029d6 <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 800296e:	4b25      	ldr	r3, [pc, #148]	; (8002a04 <SystemCoreClockUpdate+0xd4>)
 8002970:	4a25      	ldr	r2, [pc, #148]	; (8002a08 <SystemCoreClockUpdate+0xd8>)
 8002972:	601a      	str	r2, [r3, #0]
      break;
 8002974:	e02f      	b.n	80029d6 <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8002976:	4b22      	ldr	r3, [pc, #136]	; (8002a00 <SystemCoreClockUpdate+0xd0>)
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800297e:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8002980:	4b1f      	ldr	r3, [pc, #124]	; (8002a00 <SystemCoreClockUpdate+0xd0>)
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002988:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	0c9b      	lsrs	r3, r3, #18
 800298e:	3302      	adds	r3, #2
 8002990:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d106      	bne.n	80029a6 <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	4a1c      	ldr	r2, [pc, #112]	; (8002a0c <SystemCoreClockUpdate+0xdc>)
 800299c:	fb02 f303 	mul.w	r3, r2, r3
 80029a0:	4a18      	ldr	r2, [pc, #96]	; (8002a04 <SystemCoreClockUpdate+0xd4>)
 80029a2:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 80029a4:	e017      	b.n	80029d6 <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 80029a6:	4b16      	ldr	r3, [pc, #88]	; (8002a00 <SystemCoreClockUpdate+0xd0>)
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d006      	beq.n	80029c0 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	4a15      	ldr	r2, [pc, #84]	; (8002a0c <SystemCoreClockUpdate+0xdc>)
 80029b6:	fb02 f303 	mul.w	r3, r2, r3
 80029ba:	4a12      	ldr	r2, [pc, #72]	; (8002a04 <SystemCoreClockUpdate+0xd4>)
 80029bc:	6013      	str	r3, [r2, #0]
      break;
 80029be:	e00a      	b.n	80029d6 <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	4a11      	ldr	r2, [pc, #68]	; (8002a08 <SystemCoreClockUpdate+0xd8>)
 80029c4:	fb02 f303 	mul.w	r3, r2, r3
 80029c8:	4a0e      	ldr	r2, [pc, #56]	; (8002a04 <SystemCoreClockUpdate+0xd4>)
 80029ca:	6013      	str	r3, [r2, #0]
      break;
 80029cc:	e003      	b.n	80029d6 <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 80029ce:	4b0d      	ldr	r3, [pc, #52]	; (8002a04 <SystemCoreClockUpdate+0xd4>)
 80029d0:	4a0d      	ldr	r2, [pc, #52]	; (8002a08 <SystemCoreClockUpdate+0xd8>)
 80029d2:	601a      	str	r2, [r3, #0]
      break;
 80029d4:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80029d6:	4b0a      	ldr	r3, [pc, #40]	; (8002a00 <SystemCoreClockUpdate+0xd0>)
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	091b      	lsrs	r3, r3, #4
 80029dc:	f003 030f 	and.w	r3, r3, #15
 80029e0:	4a0b      	ldr	r2, [pc, #44]	; (8002a10 <SystemCoreClockUpdate+0xe0>)
 80029e2:	5cd3      	ldrb	r3, [r2, r3]
 80029e4:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 80029e6:	4b07      	ldr	r3, [pc, #28]	; (8002a04 <SystemCoreClockUpdate+0xd4>)
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	fa22 f303 	lsr.w	r3, r2, r3
 80029f0:	4a04      	ldr	r2, [pc, #16]	; (8002a04 <SystemCoreClockUpdate+0xd4>)
 80029f2:	6013      	str	r3, [r2, #0]
}
 80029f4:	bf00      	nop
 80029f6:	3714      	adds	r7, #20
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bc80      	pop	{r7}
 80029fc:	4770      	bx	lr
 80029fe:	bf00      	nop
 8002a00:	40021000 	.word	0x40021000
 8002a04:	20000014 	.word	0x20000014
 8002a08:	007a1200 	.word	0x007a1200
 8002a0c:	003d0900 	.word	0x003d0900
 8002a10:	0800aa24 	.word	0x0800aa24

08002a14 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	71fb      	strb	r3, [r7, #7]
 8002a1e:	e007      	b.n	8002a30 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8002a20:	79fb      	ldrb	r3, [r7, #7]
 8002a22:	4a0b      	ldr	r2, [pc, #44]	; (8002a50 <Systick_init+0x3c>)
 8002a24:	2100      	movs	r1, #0
 8002a26:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002a2a:	79fb      	ldrb	r3, [r7, #7]
 8002a2c:	3301      	adds	r3, #1
 8002a2e:	71fb      	strb	r3, [r7, #7]
 8002a30:	79fb      	ldrb	r3, [r7, #7]
 8002a32:	2b0f      	cmp	r3, #15
 8002a34:	d9f4      	bls.n	8002a20 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8002a36:	2200      	movs	r2, #0
 8002a38:	2100      	movs	r1, #0
 8002a3a:	f04f 30ff 	mov.w	r0, #4294967295
 8002a3e:	f000 f9bc 	bl	8002dba <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8002a42:	4b04      	ldr	r3, [pc, #16]	; (8002a54 <Systick_init+0x40>)
 8002a44:	2201      	movs	r2, #1
 8002a46:	601a      	str	r2, [r3, #0]
}
 8002a48:	bf00      	nop
 8002a4a:	3708      	adds	r7, #8
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	20000c60 	.word	0x20000c60
 8002a54:	20000ca0 	.word	0x20000ca0

08002a58 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8002a5e:	f000 f895 	bl	8002b8c <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8002a62:	f000 f9e0 	bl	8002e26 <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8002a66:	4b0f      	ldr	r3, [pc, #60]	; (8002aa4 <SysTick_Handler+0x4c>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d101      	bne.n	8002a72 <SysTick_Handler+0x1a>
		Systick_init();
 8002a6e:	f7ff ffd1 	bl	8002a14 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002a72:	2300      	movs	r3, #0
 8002a74:	71fb      	strb	r3, [r7, #7]
 8002a76:	e00d      	b.n	8002a94 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8002a78:	79fb      	ldrb	r3, [r7, #7]
 8002a7a:	4a0b      	ldr	r2, [pc, #44]	; (8002aa8 <SysTick_Handler+0x50>)
 8002a7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d004      	beq.n	8002a8e <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8002a84:	79fb      	ldrb	r3, [r7, #7]
 8002a86:	4a08      	ldr	r2, [pc, #32]	; (8002aa8 <SysTick_Handler+0x50>)
 8002a88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a8c:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002a8e:	79fb      	ldrb	r3, [r7, #7]
 8002a90:	3301      	adds	r3, #1
 8002a92:	71fb      	strb	r3, [r7, #7]
 8002a94:	79fb      	ldrb	r3, [r7, #7]
 8002a96:	2b0f      	cmp	r3, #15
 8002a98:	d9ee      	bls.n	8002a78 <SysTick_Handler+0x20>
	}
}
 8002a9a:	bf00      	nop
 8002a9c:	bf00      	nop
 8002a9e:	3708      	adds	r7, #8
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	20000ca0 	.word	0x20000ca0
 8002aa8:	20000c60 	.word	0x20000c60

08002aac <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b084      	sub	sp, #16
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 8002ab4:	4b10      	ldr	r3, [pc, #64]	; (8002af8 <Systick_add_callback_function+0x4c>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d101      	bne.n	8002ac0 <Systick_add_callback_function+0x14>
		Systick_init();
 8002abc:	f7ff ffaa 	bl	8002a14 <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	73fb      	strb	r3, [r7, #15]
 8002ac4:	e00f      	b.n	8002ae6 <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 8002ac6:	7bfb      	ldrb	r3, [r7, #15]
 8002ac8:	4a0c      	ldr	r2, [pc, #48]	; (8002afc <Systick_add_callback_function+0x50>)
 8002aca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d106      	bne.n	8002ae0 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 8002ad2:	7bfb      	ldrb	r3, [r7, #15]
 8002ad4:	4909      	ldr	r1, [pc, #36]	; (8002afc <Systick_add_callback_function+0x50>)
 8002ad6:	687a      	ldr	r2, [r7, #4]
 8002ad8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e006      	b.n	8002aee <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002ae0:	7bfb      	ldrb	r3, [r7, #15]
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	73fb      	strb	r3, [r7, #15]
 8002ae6:	7bfb      	ldrb	r3, [r7, #15]
 8002ae8:	2b0f      	cmp	r3, #15
 8002aea:	d9ec      	bls.n	8002ac6 <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8002aec:	2300      	movs	r3, #0

}
 8002aee:	4618      	mov	r0, r3
 8002af0:	3710      	adds	r7, #16
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	20000ca0 	.word	0x20000ca0
 8002afc:	20000c60 	.word	0x20000c60

08002b00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b04:	4b08      	ldr	r3, [pc, #32]	; (8002b28 <HAL_Init+0x28>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a07      	ldr	r2, [pc, #28]	; (8002b28 <HAL_Init+0x28>)
 8002b0a:	f043 0310 	orr.w	r3, r3, #16
 8002b0e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b10:	2003      	movs	r0, #3
 8002b12:	f000 f947 	bl	8002da4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b16:	200f      	movs	r0, #15
 8002b18:	f000 f808 	bl	8002b2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b1c:	f7fe fee0 	bl	80018e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	bf00      	nop
 8002b28:	40022000 	.word	0x40022000

08002b2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b082      	sub	sp, #8
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b34:	4b12      	ldr	r3, [pc, #72]	; (8002b80 <HAL_InitTick+0x54>)
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	4b12      	ldr	r3, [pc, #72]	; (8002b84 <HAL_InitTick+0x58>)
 8002b3a:	781b      	ldrb	r3, [r3, #0]
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b42:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b46:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f000 f95f 	bl	8002e0e <HAL_SYSTICK_Config>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d001      	beq.n	8002b5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e00e      	b.n	8002b78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2b0f      	cmp	r3, #15
 8002b5e:	d80a      	bhi.n	8002b76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b60:	2200      	movs	r2, #0
 8002b62:	6879      	ldr	r1, [r7, #4]
 8002b64:	f04f 30ff 	mov.w	r0, #4294967295
 8002b68:	f000 f927 	bl	8002dba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b6c:	4a06      	ldr	r2, [pc, #24]	; (8002b88 <HAL_InitTick+0x5c>)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b72:	2300      	movs	r3, #0
 8002b74:	e000      	b.n	8002b78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3708      	adds	r7, #8
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	20000014 	.word	0x20000014
 8002b84:	2000001c 	.word	0x2000001c
 8002b88:	20000018 	.word	0x20000018

08002b8c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b90:	4b05      	ldr	r3, [pc, #20]	; (8002ba8 <HAL_IncTick+0x1c>)
 8002b92:	781b      	ldrb	r3, [r3, #0]
 8002b94:	461a      	mov	r2, r3
 8002b96:	4b05      	ldr	r3, [pc, #20]	; (8002bac <HAL_IncTick+0x20>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4413      	add	r3, r2
 8002b9c:	4a03      	ldr	r2, [pc, #12]	; (8002bac <HAL_IncTick+0x20>)
 8002b9e:	6013      	str	r3, [r2, #0]
}
 8002ba0:	bf00      	nop
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bc80      	pop	{r7}
 8002ba6:	4770      	bx	lr
 8002ba8:	2000001c 	.word	0x2000001c
 8002bac:	20000ca4 	.word	0x20000ca4

08002bb0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	af00      	add	r7, sp, #0
  return uwTick;
 8002bb4:	4b02      	ldr	r3, [pc, #8]	; (8002bc0 <HAL_GetTick+0x10>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bc80      	pop	{r7}
 8002bbe:	4770      	bx	lr
 8002bc0:	20000ca4 	.word	0x20000ca4

08002bc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b084      	sub	sp, #16
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002bcc:	f7ff fff0 	bl	8002bb0 <HAL_GetTick>
 8002bd0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bdc:	d005      	beq.n	8002bea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002bde:	4b0a      	ldr	r3, [pc, #40]	; (8002c08 <HAL_Delay+0x44>)
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	461a      	mov	r2, r3
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	4413      	add	r3, r2
 8002be8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002bea:	bf00      	nop
 8002bec:	f7ff ffe0 	bl	8002bb0 <HAL_GetTick>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	1ad3      	subs	r3, r2, r3
 8002bf6:	68fa      	ldr	r2, [r7, #12]
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d8f7      	bhi.n	8002bec <HAL_Delay+0x28>
  {
  }
}
 8002bfc:	bf00      	nop
 8002bfe:	bf00      	nop
 8002c00:	3710      	adds	r7, #16
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop
 8002c08:	2000001c 	.word	0x2000001c

08002c0c <__NVIC_SetPriorityGrouping>:
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b085      	sub	sp, #20
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f003 0307 	and.w	r3, r3, #7
 8002c1a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c1c:	4b0c      	ldr	r3, [pc, #48]	; (8002c50 <__NVIC_SetPriorityGrouping+0x44>)
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c22:	68ba      	ldr	r2, [r7, #8]
 8002c24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c28:	4013      	ands	r3, r2
 8002c2a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c3e:	4a04      	ldr	r2, [pc, #16]	; (8002c50 <__NVIC_SetPriorityGrouping+0x44>)
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	60d3      	str	r3, [r2, #12]
}
 8002c44:	bf00      	nop
 8002c46:	3714      	adds	r7, #20
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bc80      	pop	{r7}
 8002c4c:	4770      	bx	lr
 8002c4e:	bf00      	nop
 8002c50:	e000ed00 	.word	0xe000ed00

08002c54 <__NVIC_GetPriorityGrouping>:
{
 8002c54:	b480      	push	{r7}
 8002c56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c58:	4b04      	ldr	r3, [pc, #16]	; (8002c6c <__NVIC_GetPriorityGrouping+0x18>)
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	0a1b      	lsrs	r3, r3, #8
 8002c5e:	f003 0307 	and.w	r3, r3, #7
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bc80      	pop	{r7}
 8002c68:	4770      	bx	lr
 8002c6a:	bf00      	nop
 8002c6c:	e000ed00 	.word	0xe000ed00

08002c70 <__NVIC_EnableIRQ>:
{
 8002c70:	b480      	push	{r7}
 8002c72:	b083      	sub	sp, #12
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	4603      	mov	r3, r0
 8002c78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	db0b      	blt.n	8002c9a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c82:	79fb      	ldrb	r3, [r7, #7]
 8002c84:	f003 021f 	and.w	r2, r3, #31
 8002c88:	4906      	ldr	r1, [pc, #24]	; (8002ca4 <__NVIC_EnableIRQ+0x34>)
 8002c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c8e:	095b      	lsrs	r3, r3, #5
 8002c90:	2001      	movs	r0, #1
 8002c92:	fa00 f202 	lsl.w	r2, r0, r2
 8002c96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002c9a:	bf00      	nop
 8002c9c:	370c      	adds	r7, #12
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bc80      	pop	{r7}
 8002ca2:	4770      	bx	lr
 8002ca4:	e000e100 	.word	0xe000e100

08002ca8 <__NVIC_SetPriority>:
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	4603      	mov	r3, r0
 8002cb0:	6039      	str	r1, [r7, #0]
 8002cb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	db0a      	blt.n	8002cd2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	b2da      	uxtb	r2, r3
 8002cc0:	490c      	ldr	r1, [pc, #48]	; (8002cf4 <__NVIC_SetPriority+0x4c>)
 8002cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cc6:	0112      	lsls	r2, r2, #4
 8002cc8:	b2d2      	uxtb	r2, r2
 8002cca:	440b      	add	r3, r1
 8002ccc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002cd0:	e00a      	b.n	8002ce8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	b2da      	uxtb	r2, r3
 8002cd6:	4908      	ldr	r1, [pc, #32]	; (8002cf8 <__NVIC_SetPriority+0x50>)
 8002cd8:	79fb      	ldrb	r3, [r7, #7]
 8002cda:	f003 030f 	and.w	r3, r3, #15
 8002cde:	3b04      	subs	r3, #4
 8002ce0:	0112      	lsls	r2, r2, #4
 8002ce2:	b2d2      	uxtb	r2, r2
 8002ce4:	440b      	add	r3, r1
 8002ce6:	761a      	strb	r2, [r3, #24]
}
 8002ce8:	bf00      	nop
 8002cea:	370c      	adds	r7, #12
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bc80      	pop	{r7}
 8002cf0:	4770      	bx	lr
 8002cf2:	bf00      	nop
 8002cf4:	e000e100 	.word	0xe000e100
 8002cf8:	e000ed00 	.word	0xe000ed00

08002cfc <NVIC_EncodePriority>:
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b089      	sub	sp, #36	; 0x24
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	60f8      	str	r0, [r7, #12]
 8002d04:	60b9      	str	r1, [r7, #8]
 8002d06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	f003 0307 	and.w	r3, r3, #7
 8002d0e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d10:	69fb      	ldr	r3, [r7, #28]
 8002d12:	f1c3 0307 	rsb	r3, r3, #7
 8002d16:	2b04      	cmp	r3, #4
 8002d18:	bf28      	it	cs
 8002d1a:	2304      	movcs	r3, #4
 8002d1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	3304      	adds	r3, #4
 8002d22:	2b06      	cmp	r3, #6
 8002d24:	d902      	bls.n	8002d2c <NVIC_EncodePriority+0x30>
 8002d26:	69fb      	ldr	r3, [r7, #28]
 8002d28:	3b03      	subs	r3, #3
 8002d2a:	e000      	b.n	8002d2e <NVIC_EncodePriority+0x32>
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d30:	f04f 32ff 	mov.w	r2, #4294967295
 8002d34:	69bb      	ldr	r3, [r7, #24]
 8002d36:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3a:	43da      	mvns	r2, r3
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	401a      	ands	r2, r3
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d44:	f04f 31ff 	mov.w	r1, #4294967295
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d4e:	43d9      	mvns	r1, r3
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d54:	4313      	orrs	r3, r2
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3724      	adds	r7, #36	; 0x24
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bc80      	pop	{r7}
 8002d5e:	4770      	bx	lr

08002d60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b082      	sub	sp, #8
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	3b01      	subs	r3, #1
 8002d6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d70:	d301      	bcc.n	8002d76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d72:	2301      	movs	r3, #1
 8002d74:	e00f      	b.n	8002d96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d76:	4a0a      	ldr	r2, [pc, #40]	; (8002da0 <SysTick_Config+0x40>)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	3b01      	subs	r3, #1
 8002d7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d7e:	210f      	movs	r1, #15
 8002d80:	f04f 30ff 	mov.w	r0, #4294967295
 8002d84:	f7ff ff90 	bl	8002ca8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d88:	4b05      	ldr	r3, [pc, #20]	; (8002da0 <SysTick_Config+0x40>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d8e:	4b04      	ldr	r3, [pc, #16]	; (8002da0 <SysTick_Config+0x40>)
 8002d90:	2207      	movs	r2, #7
 8002d92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d94:	2300      	movs	r3, #0
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3708      	adds	r7, #8
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	e000e010 	.word	0xe000e010

08002da4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b082      	sub	sp, #8
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002dac:	6878      	ldr	r0, [r7, #4]
 8002dae:	f7ff ff2d 	bl	8002c0c <__NVIC_SetPriorityGrouping>
}
 8002db2:	bf00      	nop
 8002db4:	3708      	adds	r7, #8
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}

08002dba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002dba:	b580      	push	{r7, lr}
 8002dbc:	b086      	sub	sp, #24
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	60b9      	str	r1, [r7, #8]
 8002dc4:	607a      	str	r2, [r7, #4]
 8002dc6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002dcc:	f7ff ff42 	bl	8002c54 <__NVIC_GetPriorityGrouping>
 8002dd0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	68b9      	ldr	r1, [r7, #8]
 8002dd6:	6978      	ldr	r0, [r7, #20]
 8002dd8:	f7ff ff90 	bl	8002cfc <NVIC_EncodePriority>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002de2:	4611      	mov	r1, r2
 8002de4:	4618      	mov	r0, r3
 8002de6:	f7ff ff5f 	bl	8002ca8 <__NVIC_SetPriority>
}
 8002dea:	bf00      	nop
 8002dec:	3718      	adds	r7, #24
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}

08002df2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002df2:	b580      	push	{r7, lr}
 8002df4:	b082      	sub	sp, #8
 8002df6:	af00      	add	r7, sp, #0
 8002df8:	4603      	mov	r3, r0
 8002dfa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002dfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e00:	4618      	mov	r0, r3
 8002e02:	f7ff ff35 	bl	8002c70 <__NVIC_EnableIRQ>
}
 8002e06:	bf00      	nop
 8002e08:	3708      	adds	r7, #8
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}

08002e0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e0e:	b580      	push	{r7, lr}
 8002e10:	b082      	sub	sp, #8
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f7ff ffa2 	bl	8002d60 <SysTick_Config>
 8002e1c:	4603      	mov	r3, r0
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3708      	adds	r7, #8
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}

08002e26 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8002e26:	b580      	push	{r7, lr}
 8002e28:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8002e2a:	f000 f802 	bl	8002e32 <HAL_SYSTICK_Callback>
}
 8002e2e:	bf00      	nop
 8002e30:	bd80      	pop	{r7, pc}

08002e32 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8002e32:	b480      	push	{r7}
 8002e34:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8002e36:	bf00      	nop
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bc80      	pop	{r7}
 8002e3c:	4770      	bx	lr
	...

08002e40 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b084      	sub	sp, #16
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	d005      	beq.n	8002e62 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2204      	movs	r2, #4
 8002e5a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	73fb      	strb	r3, [r7, #15]
 8002e60:	e051      	b.n	8002f06 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f022 020e 	bic.w	r2, r2, #14
 8002e70:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f022 0201 	bic.w	r2, r2, #1
 8002e80:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a22      	ldr	r2, [pc, #136]	; (8002f10 <HAL_DMA_Abort_IT+0xd0>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d029      	beq.n	8002ee0 <HAL_DMA_Abort_IT+0xa0>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a20      	ldr	r2, [pc, #128]	; (8002f14 <HAL_DMA_Abort_IT+0xd4>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d022      	beq.n	8002edc <HAL_DMA_Abort_IT+0x9c>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a1f      	ldr	r2, [pc, #124]	; (8002f18 <HAL_DMA_Abort_IT+0xd8>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d01a      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x96>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a1d      	ldr	r2, [pc, #116]	; (8002f1c <HAL_DMA_Abort_IT+0xdc>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d012      	beq.n	8002ed0 <HAL_DMA_Abort_IT+0x90>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a1c      	ldr	r2, [pc, #112]	; (8002f20 <HAL_DMA_Abort_IT+0xe0>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d00a      	beq.n	8002eca <HAL_DMA_Abort_IT+0x8a>
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a1a      	ldr	r2, [pc, #104]	; (8002f24 <HAL_DMA_Abort_IT+0xe4>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d102      	bne.n	8002ec4 <HAL_DMA_Abort_IT+0x84>
 8002ebe:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002ec2:	e00e      	b.n	8002ee2 <HAL_DMA_Abort_IT+0xa2>
 8002ec4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002ec8:	e00b      	b.n	8002ee2 <HAL_DMA_Abort_IT+0xa2>
 8002eca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002ece:	e008      	b.n	8002ee2 <HAL_DMA_Abort_IT+0xa2>
 8002ed0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ed4:	e005      	b.n	8002ee2 <HAL_DMA_Abort_IT+0xa2>
 8002ed6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002eda:	e002      	b.n	8002ee2 <HAL_DMA_Abort_IT+0xa2>
 8002edc:	2310      	movs	r3, #16
 8002ede:	e000      	b.n	8002ee2 <HAL_DMA_Abort_IT+0xa2>
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	4a11      	ldr	r2, [pc, #68]	; (8002f28 <HAL_DMA_Abort_IT+0xe8>)
 8002ee4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2201      	movs	r2, #1
 8002eea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d003      	beq.n	8002f06 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	4798      	blx	r3
    } 
  }
  return status;
 8002f06:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3710      	adds	r7, #16
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	40020008 	.word	0x40020008
 8002f14:	4002001c 	.word	0x4002001c
 8002f18:	40020030 	.word	0x40020030
 8002f1c:	40020044 	.word	0x40020044
 8002f20:	40020058 	.word	0x40020058
 8002f24:	4002006c 	.word	0x4002006c
 8002f28:	40020000 	.word	0x40020000

08002f2c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b08b      	sub	sp, #44	; 0x2c
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f36:	2300      	movs	r3, #0
 8002f38:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f3e:	e169      	b.n	8003214 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002f40:	2201      	movs	r2, #1
 8002f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f44:	fa02 f303 	lsl.w	r3, r2, r3
 8002f48:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	69fa      	ldr	r2, [r7, #28]
 8002f50:	4013      	ands	r3, r2
 8002f52:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002f54:	69ba      	ldr	r2, [r7, #24]
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	429a      	cmp	r2, r3
 8002f5a:	f040 8158 	bne.w	800320e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	4a9a      	ldr	r2, [pc, #616]	; (80031cc <HAL_GPIO_Init+0x2a0>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d05e      	beq.n	8003026 <HAL_GPIO_Init+0xfa>
 8002f68:	4a98      	ldr	r2, [pc, #608]	; (80031cc <HAL_GPIO_Init+0x2a0>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d875      	bhi.n	800305a <HAL_GPIO_Init+0x12e>
 8002f6e:	4a98      	ldr	r2, [pc, #608]	; (80031d0 <HAL_GPIO_Init+0x2a4>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d058      	beq.n	8003026 <HAL_GPIO_Init+0xfa>
 8002f74:	4a96      	ldr	r2, [pc, #600]	; (80031d0 <HAL_GPIO_Init+0x2a4>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d86f      	bhi.n	800305a <HAL_GPIO_Init+0x12e>
 8002f7a:	4a96      	ldr	r2, [pc, #600]	; (80031d4 <HAL_GPIO_Init+0x2a8>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d052      	beq.n	8003026 <HAL_GPIO_Init+0xfa>
 8002f80:	4a94      	ldr	r2, [pc, #592]	; (80031d4 <HAL_GPIO_Init+0x2a8>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d869      	bhi.n	800305a <HAL_GPIO_Init+0x12e>
 8002f86:	4a94      	ldr	r2, [pc, #592]	; (80031d8 <HAL_GPIO_Init+0x2ac>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d04c      	beq.n	8003026 <HAL_GPIO_Init+0xfa>
 8002f8c:	4a92      	ldr	r2, [pc, #584]	; (80031d8 <HAL_GPIO_Init+0x2ac>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d863      	bhi.n	800305a <HAL_GPIO_Init+0x12e>
 8002f92:	4a92      	ldr	r2, [pc, #584]	; (80031dc <HAL_GPIO_Init+0x2b0>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d046      	beq.n	8003026 <HAL_GPIO_Init+0xfa>
 8002f98:	4a90      	ldr	r2, [pc, #576]	; (80031dc <HAL_GPIO_Init+0x2b0>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d85d      	bhi.n	800305a <HAL_GPIO_Init+0x12e>
 8002f9e:	2b12      	cmp	r3, #18
 8002fa0:	d82a      	bhi.n	8002ff8 <HAL_GPIO_Init+0xcc>
 8002fa2:	2b12      	cmp	r3, #18
 8002fa4:	d859      	bhi.n	800305a <HAL_GPIO_Init+0x12e>
 8002fa6:	a201      	add	r2, pc, #4	; (adr r2, 8002fac <HAL_GPIO_Init+0x80>)
 8002fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fac:	08003027 	.word	0x08003027
 8002fb0:	08003001 	.word	0x08003001
 8002fb4:	08003013 	.word	0x08003013
 8002fb8:	08003055 	.word	0x08003055
 8002fbc:	0800305b 	.word	0x0800305b
 8002fc0:	0800305b 	.word	0x0800305b
 8002fc4:	0800305b 	.word	0x0800305b
 8002fc8:	0800305b 	.word	0x0800305b
 8002fcc:	0800305b 	.word	0x0800305b
 8002fd0:	0800305b 	.word	0x0800305b
 8002fd4:	0800305b 	.word	0x0800305b
 8002fd8:	0800305b 	.word	0x0800305b
 8002fdc:	0800305b 	.word	0x0800305b
 8002fe0:	0800305b 	.word	0x0800305b
 8002fe4:	0800305b 	.word	0x0800305b
 8002fe8:	0800305b 	.word	0x0800305b
 8002fec:	0800305b 	.word	0x0800305b
 8002ff0:	08003009 	.word	0x08003009
 8002ff4:	0800301d 	.word	0x0800301d
 8002ff8:	4a79      	ldr	r2, [pc, #484]	; (80031e0 <HAL_GPIO_Init+0x2b4>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d013      	beq.n	8003026 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002ffe:	e02c      	b.n	800305a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	623b      	str	r3, [r7, #32]
          break;
 8003006:	e029      	b.n	800305c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	68db      	ldr	r3, [r3, #12]
 800300c:	3304      	adds	r3, #4
 800300e:	623b      	str	r3, [r7, #32]
          break;
 8003010:	e024      	b.n	800305c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	3308      	adds	r3, #8
 8003018:	623b      	str	r3, [r7, #32]
          break;
 800301a:	e01f      	b.n	800305c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	330c      	adds	r3, #12
 8003022:	623b      	str	r3, [r7, #32]
          break;
 8003024:	e01a      	b.n	800305c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d102      	bne.n	8003034 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800302e:	2304      	movs	r3, #4
 8003030:	623b      	str	r3, [r7, #32]
          break;
 8003032:	e013      	b.n	800305c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	2b01      	cmp	r3, #1
 800303a:	d105      	bne.n	8003048 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800303c:	2308      	movs	r3, #8
 800303e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	69fa      	ldr	r2, [r7, #28]
 8003044:	611a      	str	r2, [r3, #16]
          break;
 8003046:	e009      	b.n	800305c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003048:	2308      	movs	r3, #8
 800304a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	69fa      	ldr	r2, [r7, #28]
 8003050:	615a      	str	r2, [r3, #20]
          break;
 8003052:	e003      	b.n	800305c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003054:	2300      	movs	r3, #0
 8003056:	623b      	str	r3, [r7, #32]
          break;
 8003058:	e000      	b.n	800305c <HAL_GPIO_Init+0x130>
          break;
 800305a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800305c:	69bb      	ldr	r3, [r7, #24]
 800305e:	2bff      	cmp	r3, #255	; 0xff
 8003060:	d801      	bhi.n	8003066 <HAL_GPIO_Init+0x13a>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	e001      	b.n	800306a <HAL_GPIO_Init+0x13e>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	3304      	adds	r3, #4
 800306a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	2bff      	cmp	r3, #255	; 0xff
 8003070:	d802      	bhi.n	8003078 <HAL_GPIO_Init+0x14c>
 8003072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	e002      	b.n	800307e <HAL_GPIO_Init+0x152>
 8003078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800307a:	3b08      	subs	r3, #8
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	210f      	movs	r1, #15
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	fa01 f303 	lsl.w	r3, r1, r3
 800308c:	43db      	mvns	r3, r3
 800308e:	401a      	ands	r2, r3
 8003090:	6a39      	ldr	r1, [r7, #32]
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	fa01 f303 	lsl.w	r3, r1, r3
 8003098:	431a      	orrs	r2, r3
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	f000 80b1 	beq.w	800320e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80030ac:	4b4d      	ldr	r3, [pc, #308]	; (80031e4 <HAL_GPIO_Init+0x2b8>)
 80030ae:	699b      	ldr	r3, [r3, #24]
 80030b0:	4a4c      	ldr	r2, [pc, #304]	; (80031e4 <HAL_GPIO_Init+0x2b8>)
 80030b2:	f043 0301 	orr.w	r3, r3, #1
 80030b6:	6193      	str	r3, [r2, #24]
 80030b8:	4b4a      	ldr	r3, [pc, #296]	; (80031e4 <HAL_GPIO_Init+0x2b8>)
 80030ba:	699b      	ldr	r3, [r3, #24]
 80030bc:	f003 0301 	and.w	r3, r3, #1
 80030c0:	60bb      	str	r3, [r7, #8]
 80030c2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80030c4:	4a48      	ldr	r2, [pc, #288]	; (80031e8 <HAL_GPIO_Init+0x2bc>)
 80030c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c8:	089b      	lsrs	r3, r3, #2
 80030ca:	3302      	adds	r3, #2
 80030cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030d0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80030d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d4:	f003 0303 	and.w	r3, r3, #3
 80030d8:	009b      	lsls	r3, r3, #2
 80030da:	220f      	movs	r2, #15
 80030dc:	fa02 f303 	lsl.w	r3, r2, r3
 80030e0:	43db      	mvns	r3, r3
 80030e2:	68fa      	ldr	r2, [r7, #12]
 80030e4:	4013      	ands	r3, r2
 80030e6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	4a40      	ldr	r2, [pc, #256]	; (80031ec <HAL_GPIO_Init+0x2c0>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d013      	beq.n	8003118 <HAL_GPIO_Init+0x1ec>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	4a3f      	ldr	r2, [pc, #252]	; (80031f0 <HAL_GPIO_Init+0x2c4>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d00d      	beq.n	8003114 <HAL_GPIO_Init+0x1e8>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	4a3e      	ldr	r2, [pc, #248]	; (80031f4 <HAL_GPIO_Init+0x2c8>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d007      	beq.n	8003110 <HAL_GPIO_Init+0x1e4>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	4a3d      	ldr	r2, [pc, #244]	; (80031f8 <HAL_GPIO_Init+0x2cc>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d101      	bne.n	800310c <HAL_GPIO_Init+0x1e0>
 8003108:	2303      	movs	r3, #3
 800310a:	e006      	b.n	800311a <HAL_GPIO_Init+0x1ee>
 800310c:	2304      	movs	r3, #4
 800310e:	e004      	b.n	800311a <HAL_GPIO_Init+0x1ee>
 8003110:	2302      	movs	r3, #2
 8003112:	e002      	b.n	800311a <HAL_GPIO_Init+0x1ee>
 8003114:	2301      	movs	r3, #1
 8003116:	e000      	b.n	800311a <HAL_GPIO_Init+0x1ee>
 8003118:	2300      	movs	r3, #0
 800311a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800311c:	f002 0203 	and.w	r2, r2, #3
 8003120:	0092      	lsls	r2, r2, #2
 8003122:	4093      	lsls	r3, r2
 8003124:	68fa      	ldr	r2, [r7, #12]
 8003126:	4313      	orrs	r3, r2
 8003128:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800312a:	492f      	ldr	r1, [pc, #188]	; (80031e8 <HAL_GPIO_Init+0x2bc>)
 800312c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800312e:	089b      	lsrs	r3, r3, #2
 8003130:	3302      	adds	r3, #2
 8003132:	68fa      	ldr	r2, [r7, #12]
 8003134:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003140:	2b00      	cmp	r3, #0
 8003142:	d006      	beq.n	8003152 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003144:	4b2d      	ldr	r3, [pc, #180]	; (80031fc <HAL_GPIO_Init+0x2d0>)
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	492c      	ldr	r1, [pc, #176]	; (80031fc <HAL_GPIO_Init+0x2d0>)
 800314a:	69bb      	ldr	r3, [r7, #24]
 800314c:	4313      	orrs	r3, r2
 800314e:	600b      	str	r3, [r1, #0]
 8003150:	e006      	b.n	8003160 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003152:	4b2a      	ldr	r3, [pc, #168]	; (80031fc <HAL_GPIO_Init+0x2d0>)
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	69bb      	ldr	r3, [r7, #24]
 8003158:	43db      	mvns	r3, r3
 800315a:	4928      	ldr	r1, [pc, #160]	; (80031fc <HAL_GPIO_Init+0x2d0>)
 800315c:	4013      	ands	r3, r2
 800315e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003168:	2b00      	cmp	r3, #0
 800316a:	d006      	beq.n	800317a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800316c:	4b23      	ldr	r3, [pc, #140]	; (80031fc <HAL_GPIO_Init+0x2d0>)
 800316e:	685a      	ldr	r2, [r3, #4]
 8003170:	4922      	ldr	r1, [pc, #136]	; (80031fc <HAL_GPIO_Init+0x2d0>)
 8003172:	69bb      	ldr	r3, [r7, #24]
 8003174:	4313      	orrs	r3, r2
 8003176:	604b      	str	r3, [r1, #4]
 8003178:	e006      	b.n	8003188 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800317a:	4b20      	ldr	r3, [pc, #128]	; (80031fc <HAL_GPIO_Init+0x2d0>)
 800317c:	685a      	ldr	r2, [r3, #4]
 800317e:	69bb      	ldr	r3, [r7, #24]
 8003180:	43db      	mvns	r3, r3
 8003182:	491e      	ldr	r1, [pc, #120]	; (80031fc <HAL_GPIO_Init+0x2d0>)
 8003184:	4013      	ands	r3, r2
 8003186:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003190:	2b00      	cmp	r3, #0
 8003192:	d006      	beq.n	80031a2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003194:	4b19      	ldr	r3, [pc, #100]	; (80031fc <HAL_GPIO_Init+0x2d0>)
 8003196:	689a      	ldr	r2, [r3, #8]
 8003198:	4918      	ldr	r1, [pc, #96]	; (80031fc <HAL_GPIO_Init+0x2d0>)
 800319a:	69bb      	ldr	r3, [r7, #24]
 800319c:	4313      	orrs	r3, r2
 800319e:	608b      	str	r3, [r1, #8]
 80031a0:	e006      	b.n	80031b0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80031a2:	4b16      	ldr	r3, [pc, #88]	; (80031fc <HAL_GPIO_Init+0x2d0>)
 80031a4:	689a      	ldr	r2, [r3, #8]
 80031a6:	69bb      	ldr	r3, [r7, #24]
 80031a8:	43db      	mvns	r3, r3
 80031aa:	4914      	ldr	r1, [pc, #80]	; (80031fc <HAL_GPIO_Init+0x2d0>)
 80031ac:	4013      	ands	r3, r2
 80031ae:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d021      	beq.n	8003200 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80031bc:	4b0f      	ldr	r3, [pc, #60]	; (80031fc <HAL_GPIO_Init+0x2d0>)
 80031be:	68da      	ldr	r2, [r3, #12]
 80031c0:	490e      	ldr	r1, [pc, #56]	; (80031fc <HAL_GPIO_Init+0x2d0>)
 80031c2:	69bb      	ldr	r3, [r7, #24]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	60cb      	str	r3, [r1, #12]
 80031c8:	e021      	b.n	800320e <HAL_GPIO_Init+0x2e2>
 80031ca:	bf00      	nop
 80031cc:	10320000 	.word	0x10320000
 80031d0:	10310000 	.word	0x10310000
 80031d4:	10220000 	.word	0x10220000
 80031d8:	10210000 	.word	0x10210000
 80031dc:	10120000 	.word	0x10120000
 80031e0:	10110000 	.word	0x10110000
 80031e4:	40021000 	.word	0x40021000
 80031e8:	40010000 	.word	0x40010000
 80031ec:	40010800 	.word	0x40010800
 80031f0:	40010c00 	.word	0x40010c00
 80031f4:	40011000 	.word	0x40011000
 80031f8:	40011400 	.word	0x40011400
 80031fc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003200:	4b0b      	ldr	r3, [pc, #44]	; (8003230 <HAL_GPIO_Init+0x304>)
 8003202:	68da      	ldr	r2, [r3, #12]
 8003204:	69bb      	ldr	r3, [r7, #24]
 8003206:	43db      	mvns	r3, r3
 8003208:	4909      	ldr	r1, [pc, #36]	; (8003230 <HAL_GPIO_Init+0x304>)
 800320a:	4013      	ands	r3, r2
 800320c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800320e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003210:	3301      	adds	r3, #1
 8003212:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800321a:	fa22 f303 	lsr.w	r3, r2, r3
 800321e:	2b00      	cmp	r3, #0
 8003220:	f47f ae8e 	bne.w	8002f40 <HAL_GPIO_Init+0x14>
  }
}
 8003224:	bf00      	nop
 8003226:	bf00      	nop
 8003228:	372c      	adds	r7, #44	; 0x2c
 800322a:	46bd      	mov	sp, r7
 800322c:	bc80      	pop	{r7}
 800322e:	4770      	bx	lr
 8003230:	40010400 	.word	0x40010400

08003234 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
 800323c:	460b      	mov	r3, r1
 800323e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	68da      	ldr	r2, [r3, #12]
 8003244:	887b      	ldrh	r3, [r7, #2]
 8003246:	4013      	ands	r3, r2
 8003248:	2b00      	cmp	r3, #0
 800324a:	d003      	beq.n	8003254 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800324c:	887a      	ldrh	r2, [r7, #2]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8003252:	e002      	b.n	800325a <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003254:	887a      	ldrh	r2, [r7, #2]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	611a      	str	r2, [r3, #16]
}
 800325a:	bf00      	nop
 800325c:	370c      	adds	r7, #12
 800325e:	46bd      	mov	sp, r7
 8003260:	bc80      	pop	{r7}
 8003262:	4770      	bx	lr

08003264 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b086      	sub	sp, #24
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d101      	bne.n	8003276 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e272      	b.n	800375c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 0301 	and.w	r3, r3, #1
 800327e:	2b00      	cmp	r3, #0
 8003280:	f000 8087 	beq.w	8003392 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003284:	4b92      	ldr	r3, [pc, #584]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	f003 030c 	and.w	r3, r3, #12
 800328c:	2b04      	cmp	r3, #4
 800328e:	d00c      	beq.n	80032aa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003290:	4b8f      	ldr	r3, [pc, #572]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	f003 030c 	and.w	r3, r3, #12
 8003298:	2b08      	cmp	r3, #8
 800329a:	d112      	bne.n	80032c2 <HAL_RCC_OscConfig+0x5e>
 800329c:	4b8c      	ldr	r3, [pc, #560]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032a8:	d10b      	bne.n	80032c2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032aa:	4b89      	ldr	r3, [pc, #548]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d06c      	beq.n	8003390 <HAL_RCC_OscConfig+0x12c>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d168      	bne.n	8003390 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e24c      	b.n	800375c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032ca:	d106      	bne.n	80032da <HAL_RCC_OscConfig+0x76>
 80032cc:	4b80      	ldr	r3, [pc, #512]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a7f      	ldr	r2, [pc, #508]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 80032d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032d6:	6013      	str	r3, [r2, #0]
 80032d8:	e02e      	b.n	8003338 <HAL_RCC_OscConfig+0xd4>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d10c      	bne.n	80032fc <HAL_RCC_OscConfig+0x98>
 80032e2:	4b7b      	ldr	r3, [pc, #492]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a7a      	ldr	r2, [pc, #488]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 80032e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032ec:	6013      	str	r3, [r2, #0]
 80032ee:	4b78      	ldr	r3, [pc, #480]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a77      	ldr	r2, [pc, #476]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 80032f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032f8:	6013      	str	r3, [r2, #0]
 80032fa:	e01d      	b.n	8003338 <HAL_RCC_OscConfig+0xd4>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003304:	d10c      	bne.n	8003320 <HAL_RCC_OscConfig+0xbc>
 8003306:	4b72      	ldr	r3, [pc, #456]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a71      	ldr	r2, [pc, #452]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 800330c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003310:	6013      	str	r3, [r2, #0]
 8003312:	4b6f      	ldr	r3, [pc, #444]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a6e      	ldr	r2, [pc, #440]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 8003318:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800331c:	6013      	str	r3, [r2, #0]
 800331e:	e00b      	b.n	8003338 <HAL_RCC_OscConfig+0xd4>
 8003320:	4b6b      	ldr	r3, [pc, #428]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a6a      	ldr	r2, [pc, #424]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 8003326:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800332a:	6013      	str	r3, [r2, #0]
 800332c:	4b68      	ldr	r3, [pc, #416]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a67      	ldr	r2, [pc, #412]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 8003332:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003336:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d013      	beq.n	8003368 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003340:	f7ff fc36 	bl	8002bb0 <HAL_GetTick>
 8003344:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003346:	e008      	b.n	800335a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003348:	f7ff fc32 	bl	8002bb0 <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	2b64      	cmp	r3, #100	; 0x64
 8003354:	d901      	bls.n	800335a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003356:	2303      	movs	r3, #3
 8003358:	e200      	b.n	800375c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800335a:	4b5d      	ldr	r3, [pc, #372]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003362:	2b00      	cmp	r3, #0
 8003364:	d0f0      	beq.n	8003348 <HAL_RCC_OscConfig+0xe4>
 8003366:	e014      	b.n	8003392 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003368:	f7ff fc22 	bl	8002bb0 <HAL_GetTick>
 800336c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800336e:	e008      	b.n	8003382 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003370:	f7ff fc1e 	bl	8002bb0 <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	2b64      	cmp	r3, #100	; 0x64
 800337c:	d901      	bls.n	8003382 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800337e:	2303      	movs	r3, #3
 8003380:	e1ec      	b.n	800375c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003382:	4b53      	ldr	r3, [pc, #332]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d1f0      	bne.n	8003370 <HAL_RCC_OscConfig+0x10c>
 800338e:	e000      	b.n	8003392 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003390:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 0302 	and.w	r3, r3, #2
 800339a:	2b00      	cmp	r3, #0
 800339c:	d063      	beq.n	8003466 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800339e:	4b4c      	ldr	r3, [pc, #304]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	f003 030c 	and.w	r3, r3, #12
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d00b      	beq.n	80033c2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80033aa:	4b49      	ldr	r3, [pc, #292]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	f003 030c 	and.w	r3, r3, #12
 80033b2:	2b08      	cmp	r3, #8
 80033b4:	d11c      	bne.n	80033f0 <HAL_RCC_OscConfig+0x18c>
 80033b6:	4b46      	ldr	r3, [pc, #280]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d116      	bne.n	80033f0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033c2:	4b43      	ldr	r3, [pc, #268]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f003 0302 	and.w	r3, r3, #2
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d005      	beq.n	80033da <HAL_RCC_OscConfig+0x176>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	691b      	ldr	r3, [r3, #16]
 80033d2:	2b01      	cmp	r3, #1
 80033d4:	d001      	beq.n	80033da <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e1c0      	b.n	800375c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033da:	4b3d      	ldr	r3, [pc, #244]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	695b      	ldr	r3, [r3, #20]
 80033e6:	00db      	lsls	r3, r3, #3
 80033e8:	4939      	ldr	r1, [pc, #228]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 80033ea:	4313      	orrs	r3, r2
 80033ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033ee:	e03a      	b.n	8003466 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	691b      	ldr	r3, [r3, #16]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d020      	beq.n	800343a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033f8:	4b36      	ldr	r3, [pc, #216]	; (80034d4 <HAL_RCC_OscConfig+0x270>)
 80033fa:	2201      	movs	r2, #1
 80033fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033fe:	f7ff fbd7 	bl	8002bb0 <HAL_GetTick>
 8003402:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003404:	e008      	b.n	8003418 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003406:	f7ff fbd3 	bl	8002bb0 <HAL_GetTick>
 800340a:	4602      	mov	r2, r0
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	1ad3      	subs	r3, r2, r3
 8003410:	2b02      	cmp	r3, #2
 8003412:	d901      	bls.n	8003418 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003414:	2303      	movs	r3, #3
 8003416:	e1a1      	b.n	800375c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003418:	4b2d      	ldr	r3, [pc, #180]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0302 	and.w	r3, r3, #2
 8003420:	2b00      	cmp	r3, #0
 8003422:	d0f0      	beq.n	8003406 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003424:	4b2a      	ldr	r3, [pc, #168]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	695b      	ldr	r3, [r3, #20]
 8003430:	00db      	lsls	r3, r3, #3
 8003432:	4927      	ldr	r1, [pc, #156]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 8003434:	4313      	orrs	r3, r2
 8003436:	600b      	str	r3, [r1, #0]
 8003438:	e015      	b.n	8003466 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800343a:	4b26      	ldr	r3, [pc, #152]	; (80034d4 <HAL_RCC_OscConfig+0x270>)
 800343c:	2200      	movs	r2, #0
 800343e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003440:	f7ff fbb6 	bl	8002bb0 <HAL_GetTick>
 8003444:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003446:	e008      	b.n	800345a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003448:	f7ff fbb2 	bl	8002bb0 <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	2b02      	cmp	r3, #2
 8003454:	d901      	bls.n	800345a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003456:	2303      	movs	r3, #3
 8003458:	e180      	b.n	800375c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800345a:	4b1d      	ldr	r3, [pc, #116]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 0302 	and.w	r3, r3, #2
 8003462:	2b00      	cmp	r3, #0
 8003464:	d1f0      	bne.n	8003448 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f003 0308 	and.w	r3, r3, #8
 800346e:	2b00      	cmp	r3, #0
 8003470:	d03a      	beq.n	80034e8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	699b      	ldr	r3, [r3, #24]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d019      	beq.n	80034ae <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800347a:	4b17      	ldr	r3, [pc, #92]	; (80034d8 <HAL_RCC_OscConfig+0x274>)
 800347c:	2201      	movs	r2, #1
 800347e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003480:	f7ff fb96 	bl	8002bb0 <HAL_GetTick>
 8003484:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003486:	e008      	b.n	800349a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003488:	f7ff fb92 	bl	8002bb0 <HAL_GetTick>
 800348c:	4602      	mov	r2, r0
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	1ad3      	subs	r3, r2, r3
 8003492:	2b02      	cmp	r3, #2
 8003494:	d901      	bls.n	800349a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003496:	2303      	movs	r3, #3
 8003498:	e160      	b.n	800375c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800349a:	4b0d      	ldr	r3, [pc, #52]	; (80034d0 <HAL_RCC_OscConfig+0x26c>)
 800349c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800349e:	f003 0302 	and.w	r3, r3, #2
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d0f0      	beq.n	8003488 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80034a6:	2001      	movs	r0, #1
 80034a8:	f000 fad8 	bl	8003a5c <RCC_Delay>
 80034ac:	e01c      	b.n	80034e8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034ae:	4b0a      	ldr	r3, [pc, #40]	; (80034d8 <HAL_RCC_OscConfig+0x274>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034b4:	f7ff fb7c 	bl	8002bb0 <HAL_GetTick>
 80034b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034ba:	e00f      	b.n	80034dc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034bc:	f7ff fb78 	bl	8002bb0 <HAL_GetTick>
 80034c0:	4602      	mov	r2, r0
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	1ad3      	subs	r3, r2, r3
 80034c6:	2b02      	cmp	r3, #2
 80034c8:	d908      	bls.n	80034dc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80034ca:	2303      	movs	r3, #3
 80034cc:	e146      	b.n	800375c <HAL_RCC_OscConfig+0x4f8>
 80034ce:	bf00      	nop
 80034d0:	40021000 	.word	0x40021000
 80034d4:	42420000 	.word	0x42420000
 80034d8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034dc:	4b92      	ldr	r3, [pc, #584]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 80034de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e0:	f003 0302 	and.w	r3, r3, #2
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d1e9      	bne.n	80034bc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 0304 	and.w	r3, r3, #4
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	f000 80a6 	beq.w	8003642 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034f6:	2300      	movs	r3, #0
 80034f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034fa:	4b8b      	ldr	r3, [pc, #556]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 80034fc:	69db      	ldr	r3, [r3, #28]
 80034fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003502:	2b00      	cmp	r3, #0
 8003504:	d10d      	bne.n	8003522 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003506:	4b88      	ldr	r3, [pc, #544]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 8003508:	69db      	ldr	r3, [r3, #28]
 800350a:	4a87      	ldr	r2, [pc, #540]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 800350c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003510:	61d3      	str	r3, [r2, #28]
 8003512:	4b85      	ldr	r3, [pc, #532]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 8003514:	69db      	ldr	r3, [r3, #28]
 8003516:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800351a:	60bb      	str	r3, [r7, #8]
 800351c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800351e:	2301      	movs	r3, #1
 8003520:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003522:	4b82      	ldr	r3, [pc, #520]	; (800372c <HAL_RCC_OscConfig+0x4c8>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800352a:	2b00      	cmp	r3, #0
 800352c:	d118      	bne.n	8003560 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800352e:	4b7f      	ldr	r3, [pc, #508]	; (800372c <HAL_RCC_OscConfig+0x4c8>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a7e      	ldr	r2, [pc, #504]	; (800372c <HAL_RCC_OscConfig+0x4c8>)
 8003534:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003538:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800353a:	f7ff fb39 	bl	8002bb0 <HAL_GetTick>
 800353e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003540:	e008      	b.n	8003554 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003542:	f7ff fb35 	bl	8002bb0 <HAL_GetTick>
 8003546:	4602      	mov	r2, r0
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	1ad3      	subs	r3, r2, r3
 800354c:	2b64      	cmp	r3, #100	; 0x64
 800354e:	d901      	bls.n	8003554 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003550:	2303      	movs	r3, #3
 8003552:	e103      	b.n	800375c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003554:	4b75      	ldr	r3, [pc, #468]	; (800372c <HAL_RCC_OscConfig+0x4c8>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800355c:	2b00      	cmp	r3, #0
 800355e:	d0f0      	beq.n	8003542 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	2b01      	cmp	r3, #1
 8003566:	d106      	bne.n	8003576 <HAL_RCC_OscConfig+0x312>
 8003568:	4b6f      	ldr	r3, [pc, #444]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 800356a:	6a1b      	ldr	r3, [r3, #32]
 800356c:	4a6e      	ldr	r2, [pc, #440]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 800356e:	f043 0301 	orr.w	r3, r3, #1
 8003572:	6213      	str	r3, [r2, #32]
 8003574:	e02d      	b.n	80035d2 <HAL_RCC_OscConfig+0x36e>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	68db      	ldr	r3, [r3, #12]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d10c      	bne.n	8003598 <HAL_RCC_OscConfig+0x334>
 800357e:	4b6a      	ldr	r3, [pc, #424]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 8003580:	6a1b      	ldr	r3, [r3, #32]
 8003582:	4a69      	ldr	r2, [pc, #420]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 8003584:	f023 0301 	bic.w	r3, r3, #1
 8003588:	6213      	str	r3, [r2, #32]
 800358a:	4b67      	ldr	r3, [pc, #412]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 800358c:	6a1b      	ldr	r3, [r3, #32]
 800358e:	4a66      	ldr	r2, [pc, #408]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 8003590:	f023 0304 	bic.w	r3, r3, #4
 8003594:	6213      	str	r3, [r2, #32]
 8003596:	e01c      	b.n	80035d2 <HAL_RCC_OscConfig+0x36e>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	68db      	ldr	r3, [r3, #12]
 800359c:	2b05      	cmp	r3, #5
 800359e:	d10c      	bne.n	80035ba <HAL_RCC_OscConfig+0x356>
 80035a0:	4b61      	ldr	r3, [pc, #388]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 80035a2:	6a1b      	ldr	r3, [r3, #32]
 80035a4:	4a60      	ldr	r2, [pc, #384]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 80035a6:	f043 0304 	orr.w	r3, r3, #4
 80035aa:	6213      	str	r3, [r2, #32]
 80035ac:	4b5e      	ldr	r3, [pc, #376]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 80035ae:	6a1b      	ldr	r3, [r3, #32]
 80035b0:	4a5d      	ldr	r2, [pc, #372]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 80035b2:	f043 0301 	orr.w	r3, r3, #1
 80035b6:	6213      	str	r3, [r2, #32]
 80035b8:	e00b      	b.n	80035d2 <HAL_RCC_OscConfig+0x36e>
 80035ba:	4b5b      	ldr	r3, [pc, #364]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 80035bc:	6a1b      	ldr	r3, [r3, #32]
 80035be:	4a5a      	ldr	r2, [pc, #360]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 80035c0:	f023 0301 	bic.w	r3, r3, #1
 80035c4:	6213      	str	r3, [r2, #32]
 80035c6:	4b58      	ldr	r3, [pc, #352]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 80035c8:	6a1b      	ldr	r3, [r3, #32]
 80035ca:	4a57      	ldr	r2, [pc, #348]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 80035cc:	f023 0304 	bic.w	r3, r3, #4
 80035d0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	68db      	ldr	r3, [r3, #12]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d015      	beq.n	8003606 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035da:	f7ff fae9 	bl	8002bb0 <HAL_GetTick>
 80035de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035e0:	e00a      	b.n	80035f8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035e2:	f7ff fae5 	bl	8002bb0 <HAL_GetTick>
 80035e6:	4602      	mov	r2, r0
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	1ad3      	subs	r3, r2, r3
 80035ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d901      	bls.n	80035f8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80035f4:	2303      	movs	r3, #3
 80035f6:	e0b1      	b.n	800375c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035f8:	4b4b      	ldr	r3, [pc, #300]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 80035fa:	6a1b      	ldr	r3, [r3, #32]
 80035fc:	f003 0302 	and.w	r3, r3, #2
 8003600:	2b00      	cmp	r3, #0
 8003602:	d0ee      	beq.n	80035e2 <HAL_RCC_OscConfig+0x37e>
 8003604:	e014      	b.n	8003630 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003606:	f7ff fad3 	bl	8002bb0 <HAL_GetTick>
 800360a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800360c:	e00a      	b.n	8003624 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800360e:	f7ff facf 	bl	8002bb0 <HAL_GetTick>
 8003612:	4602      	mov	r2, r0
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	1ad3      	subs	r3, r2, r3
 8003618:	f241 3288 	movw	r2, #5000	; 0x1388
 800361c:	4293      	cmp	r3, r2
 800361e:	d901      	bls.n	8003624 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003620:	2303      	movs	r3, #3
 8003622:	e09b      	b.n	800375c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003624:	4b40      	ldr	r3, [pc, #256]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 8003626:	6a1b      	ldr	r3, [r3, #32]
 8003628:	f003 0302 	and.w	r3, r3, #2
 800362c:	2b00      	cmp	r3, #0
 800362e:	d1ee      	bne.n	800360e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003630:	7dfb      	ldrb	r3, [r7, #23]
 8003632:	2b01      	cmp	r3, #1
 8003634:	d105      	bne.n	8003642 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003636:	4b3c      	ldr	r3, [pc, #240]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 8003638:	69db      	ldr	r3, [r3, #28]
 800363a:	4a3b      	ldr	r2, [pc, #236]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 800363c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003640:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	69db      	ldr	r3, [r3, #28]
 8003646:	2b00      	cmp	r3, #0
 8003648:	f000 8087 	beq.w	800375a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800364c:	4b36      	ldr	r3, [pc, #216]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	f003 030c 	and.w	r3, r3, #12
 8003654:	2b08      	cmp	r3, #8
 8003656:	d061      	beq.n	800371c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	69db      	ldr	r3, [r3, #28]
 800365c:	2b02      	cmp	r3, #2
 800365e:	d146      	bne.n	80036ee <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003660:	4b33      	ldr	r3, [pc, #204]	; (8003730 <HAL_RCC_OscConfig+0x4cc>)
 8003662:	2200      	movs	r2, #0
 8003664:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003666:	f7ff faa3 	bl	8002bb0 <HAL_GetTick>
 800366a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800366c:	e008      	b.n	8003680 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800366e:	f7ff fa9f 	bl	8002bb0 <HAL_GetTick>
 8003672:	4602      	mov	r2, r0
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	1ad3      	subs	r3, r2, r3
 8003678:	2b02      	cmp	r3, #2
 800367a:	d901      	bls.n	8003680 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800367c:	2303      	movs	r3, #3
 800367e:	e06d      	b.n	800375c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003680:	4b29      	ldr	r3, [pc, #164]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003688:	2b00      	cmp	r3, #0
 800368a:	d1f0      	bne.n	800366e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6a1b      	ldr	r3, [r3, #32]
 8003690:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003694:	d108      	bne.n	80036a8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003696:	4b24      	ldr	r3, [pc, #144]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	4921      	ldr	r1, [pc, #132]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 80036a4:	4313      	orrs	r3, r2
 80036a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036a8:	4b1f      	ldr	r3, [pc, #124]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6a19      	ldr	r1, [r3, #32]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b8:	430b      	orrs	r3, r1
 80036ba:	491b      	ldr	r1, [pc, #108]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 80036bc:	4313      	orrs	r3, r2
 80036be:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036c0:	4b1b      	ldr	r3, [pc, #108]	; (8003730 <HAL_RCC_OscConfig+0x4cc>)
 80036c2:	2201      	movs	r2, #1
 80036c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036c6:	f7ff fa73 	bl	8002bb0 <HAL_GetTick>
 80036ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80036cc:	e008      	b.n	80036e0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036ce:	f7ff fa6f 	bl	8002bb0 <HAL_GetTick>
 80036d2:	4602      	mov	r2, r0
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	1ad3      	subs	r3, r2, r3
 80036d8:	2b02      	cmp	r3, #2
 80036da:	d901      	bls.n	80036e0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80036dc:	2303      	movs	r3, #3
 80036de:	e03d      	b.n	800375c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80036e0:	4b11      	ldr	r3, [pc, #68]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d0f0      	beq.n	80036ce <HAL_RCC_OscConfig+0x46a>
 80036ec:	e035      	b.n	800375a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036ee:	4b10      	ldr	r3, [pc, #64]	; (8003730 <HAL_RCC_OscConfig+0x4cc>)
 80036f0:	2200      	movs	r2, #0
 80036f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036f4:	f7ff fa5c 	bl	8002bb0 <HAL_GetTick>
 80036f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036fa:	e008      	b.n	800370e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036fc:	f7ff fa58 	bl	8002bb0 <HAL_GetTick>
 8003700:	4602      	mov	r2, r0
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	1ad3      	subs	r3, r2, r3
 8003706:	2b02      	cmp	r3, #2
 8003708:	d901      	bls.n	800370e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800370a:	2303      	movs	r3, #3
 800370c:	e026      	b.n	800375c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800370e:	4b06      	ldr	r3, [pc, #24]	; (8003728 <HAL_RCC_OscConfig+0x4c4>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d1f0      	bne.n	80036fc <HAL_RCC_OscConfig+0x498>
 800371a:	e01e      	b.n	800375a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	69db      	ldr	r3, [r3, #28]
 8003720:	2b01      	cmp	r3, #1
 8003722:	d107      	bne.n	8003734 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	e019      	b.n	800375c <HAL_RCC_OscConfig+0x4f8>
 8003728:	40021000 	.word	0x40021000
 800372c:	40007000 	.word	0x40007000
 8003730:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003734:	4b0b      	ldr	r3, [pc, #44]	; (8003764 <HAL_RCC_OscConfig+0x500>)
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6a1b      	ldr	r3, [r3, #32]
 8003744:	429a      	cmp	r2, r3
 8003746:	d106      	bne.n	8003756 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003752:	429a      	cmp	r2, r3
 8003754:	d001      	beq.n	800375a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e000      	b.n	800375c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800375a:	2300      	movs	r3, #0
}
 800375c:	4618      	mov	r0, r3
 800375e:	3718      	adds	r7, #24
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}
 8003764:	40021000 	.word	0x40021000

08003768 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d101      	bne.n	800377c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	e0d0      	b.n	800391e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800377c:	4b6a      	ldr	r3, [pc, #424]	; (8003928 <HAL_RCC_ClockConfig+0x1c0>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 0307 	and.w	r3, r3, #7
 8003784:	683a      	ldr	r2, [r7, #0]
 8003786:	429a      	cmp	r2, r3
 8003788:	d910      	bls.n	80037ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800378a:	4b67      	ldr	r3, [pc, #412]	; (8003928 <HAL_RCC_ClockConfig+0x1c0>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f023 0207 	bic.w	r2, r3, #7
 8003792:	4965      	ldr	r1, [pc, #404]	; (8003928 <HAL_RCC_ClockConfig+0x1c0>)
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	4313      	orrs	r3, r2
 8003798:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800379a:	4b63      	ldr	r3, [pc, #396]	; (8003928 <HAL_RCC_ClockConfig+0x1c0>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 0307 	and.w	r3, r3, #7
 80037a2:	683a      	ldr	r2, [r7, #0]
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d001      	beq.n	80037ac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e0b8      	b.n	800391e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 0302 	and.w	r3, r3, #2
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d020      	beq.n	80037fa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 0304 	and.w	r3, r3, #4
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d005      	beq.n	80037d0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80037c4:	4b59      	ldr	r3, [pc, #356]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	4a58      	ldr	r2, [pc, #352]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 80037ca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80037ce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 0308 	and.w	r3, r3, #8
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d005      	beq.n	80037e8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80037dc:	4b53      	ldr	r3, [pc, #332]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	4a52      	ldr	r2, [pc, #328]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 80037e2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80037e6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037e8:	4b50      	ldr	r3, [pc, #320]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	494d      	ldr	r1, [pc, #308]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 80037f6:	4313      	orrs	r3, r2
 80037f8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 0301 	and.w	r3, r3, #1
 8003802:	2b00      	cmp	r3, #0
 8003804:	d040      	beq.n	8003888 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	2b01      	cmp	r3, #1
 800380c:	d107      	bne.n	800381e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800380e:	4b47      	ldr	r3, [pc, #284]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d115      	bne.n	8003846 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e07f      	b.n	800391e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	2b02      	cmp	r3, #2
 8003824:	d107      	bne.n	8003836 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003826:	4b41      	ldr	r3, [pc, #260]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800382e:	2b00      	cmp	r3, #0
 8003830:	d109      	bne.n	8003846 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e073      	b.n	800391e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003836:	4b3d      	ldr	r3, [pc, #244]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 0302 	and.w	r3, r3, #2
 800383e:	2b00      	cmp	r3, #0
 8003840:	d101      	bne.n	8003846 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e06b      	b.n	800391e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003846:	4b39      	ldr	r3, [pc, #228]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	f023 0203 	bic.w	r2, r3, #3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	4936      	ldr	r1, [pc, #216]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 8003854:	4313      	orrs	r3, r2
 8003856:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003858:	f7ff f9aa 	bl	8002bb0 <HAL_GetTick>
 800385c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800385e:	e00a      	b.n	8003876 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003860:	f7ff f9a6 	bl	8002bb0 <HAL_GetTick>
 8003864:	4602      	mov	r2, r0
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	1ad3      	subs	r3, r2, r3
 800386a:	f241 3288 	movw	r2, #5000	; 0x1388
 800386e:	4293      	cmp	r3, r2
 8003870:	d901      	bls.n	8003876 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003872:	2303      	movs	r3, #3
 8003874:	e053      	b.n	800391e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003876:	4b2d      	ldr	r3, [pc, #180]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	f003 020c 	and.w	r2, r3, #12
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	009b      	lsls	r3, r3, #2
 8003884:	429a      	cmp	r2, r3
 8003886:	d1eb      	bne.n	8003860 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003888:	4b27      	ldr	r3, [pc, #156]	; (8003928 <HAL_RCC_ClockConfig+0x1c0>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 0307 	and.w	r3, r3, #7
 8003890:	683a      	ldr	r2, [r7, #0]
 8003892:	429a      	cmp	r2, r3
 8003894:	d210      	bcs.n	80038b8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003896:	4b24      	ldr	r3, [pc, #144]	; (8003928 <HAL_RCC_ClockConfig+0x1c0>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f023 0207 	bic.w	r2, r3, #7
 800389e:	4922      	ldr	r1, [pc, #136]	; (8003928 <HAL_RCC_ClockConfig+0x1c0>)
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	4313      	orrs	r3, r2
 80038a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038a6:	4b20      	ldr	r3, [pc, #128]	; (8003928 <HAL_RCC_ClockConfig+0x1c0>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 0307 	and.w	r3, r3, #7
 80038ae:	683a      	ldr	r2, [r7, #0]
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d001      	beq.n	80038b8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	e032      	b.n	800391e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f003 0304 	and.w	r3, r3, #4
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d008      	beq.n	80038d6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038c4:	4b19      	ldr	r3, [pc, #100]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	4916      	ldr	r1, [pc, #88]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 80038d2:	4313      	orrs	r3, r2
 80038d4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 0308 	and.w	r3, r3, #8
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d009      	beq.n	80038f6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80038e2:	4b12      	ldr	r3, [pc, #72]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	691b      	ldr	r3, [r3, #16]
 80038ee:	00db      	lsls	r3, r3, #3
 80038f0:	490e      	ldr	r1, [pc, #56]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 80038f2:	4313      	orrs	r3, r2
 80038f4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80038f6:	f000 f821 	bl	800393c <HAL_RCC_GetSysClockFreq>
 80038fa:	4602      	mov	r2, r0
 80038fc:	4b0b      	ldr	r3, [pc, #44]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	091b      	lsrs	r3, r3, #4
 8003902:	f003 030f 	and.w	r3, r3, #15
 8003906:	490a      	ldr	r1, [pc, #40]	; (8003930 <HAL_RCC_ClockConfig+0x1c8>)
 8003908:	5ccb      	ldrb	r3, [r1, r3]
 800390a:	fa22 f303 	lsr.w	r3, r2, r3
 800390e:	4a09      	ldr	r2, [pc, #36]	; (8003934 <HAL_RCC_ClockConfig+0x1cc>)
 8003910:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003912:	4b09      	ldr	r3, [pc, #36]	; (8003938 <HAL_RCC_ClockConfig+0x1d0>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4618      	mov	r0, r3
 8003918:	f7ff f908 	bl	8002b2c <HAL_InitTick>

  return HAL_OK;
 800391c:	2300      	movs	r3, #0
}
 800391e:	4618      	mov	r0, r3
 8003920:	3710      	adds	r7, #16
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}
 8003926:	bf00      	nop
 8003928:	40022000 	.word	0x40022000
 800392c:	40021000 	.word	0x40021000
 8003930:	0800aa24 	.word	0x0800aa24
 8003934:	20000014 	.word	0x20000014
 8003938:	20000018 	.word	0x20000018

0800393c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800393c:	b490      	push	{r4, r7}
 800393e:	b08a      	sub	sp, #40	; 0x28
 8003940:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003942:	4b29      	ldr	r3, [pc, #164]	; (80039e8 <HAL_RCC_GetSysClockFreq+0xac>)
 8003944:	1d3c      	adds	r4, r7, #4
 8003946:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003948:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800394c:	f240 2301 	movw	r3, #513	; 0x201
 8003950:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003952:	2300      	movs	r3, #0
 8003954:	61fb      	str	r3, [r7, #28]
 8003956:	2300      	movs	r3, #0
 8003958:	61bb      	str	r3, [r7, #24]
 800395a:	2300      	movs	r3, #0
 800395c:	627b      	str	r3, [r7, #36]	; 0x24
 800395e:	2300      	movs	r3, #0
 8003960:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003962:	2300      	movs	r3, #0
 8003964:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003966:	4b21      	ldr	r3, [pc, #132]	; (80039ec <HAL_RCC_GetSysClockFreq+0xb0>)
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800396c:	69fb      	ldr	r3, [r7, #28]
 800396e:	f003 030c 	and.w	r3, r3, #12
 8003972:	2b04      	cmp	r3, #4
 8003974:	d002      	beq.n	800397c <HAL_RCC_GetSysClockFreq+0x40>
 8003976:	2b08      	cmp	r3, #8
 8003978:	d003      	beq.n	8003982 <HAL_RCC_GetSysClockFreq+0x46>
 800397a:	e02b      	b.n	80039d4 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800397c:	4b1c      	ldr	r3, [pc, #112]	; (80039f0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800397e:	623b      	str	r3, [r7, #32]
      break;
 8003980:	e02b      	b.n	80039da <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003982:	69fb      	ldr	r3, [r7, #28]
 8003984:	0c9b      	lsrs	r3, r3, #18
 8003986:	f003 030f 	and.w	r3, r3, #15
 800398a:	3328      	adds	r3, #40	; 0x28
 800398c:	443b      	add	r3, r7
 800398e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003992:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003994:	69fb      	ldr	r3, [r7, #28]
 8003996:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d012      	beq.n	80039c4 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800399e:	4b13      	ldr	r3, [pc, #76]	; (80039ec <HAL_RCC_GetSysClockFreq+0xb0>)
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	0c5b      	lsrs	r3, r3, #17
 80039a4:	f003 0301 	and.w	r3, r3, #1
 80039a8:	3328      	adds	r3, #40	; 0x28
 80039aa:	443b      	add	r3, r7
 80039ac:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80039b0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	4a0e      	ldr	r2, [pc, #56]	; (80039f0 <HAL_RCC_GetSysClockFreq+0xb4>)
 80039b6:	fb03 f202 	mul.w	r2, r3, r2
 80039ba:	69bb      	ldr	r3, [r7, #24]
 80039bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80039c0:	627b      	str	r3, [r7, #36]	; 0x24
 80039c2:	e004      	b.n	80039ce <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	4a0b      	ldr	r2, [pc, #44]	; (80039f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039c8:	fb02 f303 	mul.w	r3, r2, r3
 80039cc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80039ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d0:	623b      	str	r3, [r7, #32]
      break;
 80039d2:	e002      	b.n	80039da <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80039d4:	4b06      	ldr	r3, [pc, #24]	; (80039f0 <HAL_RCC_GetSysClockFreq+0xb4>)
 80039d6:	623b      	str	r3, [r7, #32]
      break;
 80039d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039da:	6a3b      	ldr	r3, [r7, #32]
}
 80039dc:	4618      	mov	r0, r3
 80039de:	3728      	adds	r7, #40	; 0x28
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bc90      	pop	{r4, r7}
 80039e4:	4770      	bx	lr
 80039e6:	bf00      	nop
 80039e8:	0800aa10 	.word	0x0800aa10
 80039ec:	40021000 	.word	0x40021000
 80039f0:	007a1200 	.word	0x007a1200
 80039f4:	003d0900 	.word	0x003d0900

080039f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039f8:	b480      	push	{r7}
 80039fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039fc:	4b02      	ldr	r3, [pc, #8]	; (8003a08 <HAL_RCC_GetHCLKFreq+0x10>)
 80039fe:	681b      	ldr	r3, [r3, #0]
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bc80      	pop	{r7}
 8003a06:	4770      	bx	lr
 8003a08:	20000014 	.word	0x20000014

08003a0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a10:	f7ff fff2 	bl	80039f8 <HAL_RCC_GetHCLKFreq>
 8003a14:	4602      	mov	r2, r0
 8003a16:	4b05      	ldr	r3, [pc, #20]	; (8003a2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	0a1b      	lsrs	r3, r3, #8
 8003a1c:	f003 0307 	and.w	r3, r3, #7
 8003a20:	4903      	ldr	r1, [pc, #12]	; (8003a30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a22:	5ccb      	ldrb	r3, [r1, r3]
 8003a24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	40021000 	.word	0x40021000
 8003a30:	0800aa34 	.word	0x0800aa34

08003a34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003a38:	f7ff ffde 	bl	80039f8 <HAL_RCC_GetHCLKFreq>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	4b05      	ldr	r3, [pc, #20]	; (8003a54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	0adb      	lsrs	r3, r3, #11
 8003a44:	f003 0307 	and.w	r3, r3, #7
 8003a48:	4903      	ldr	r1, [pc, #12]	; (8003a58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a4a:	5ccb      	ldrb	r3, [r1, r3]
 8003a4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	bd80      	pop	{r7, pc}
 8003a54:	40021000 	.word	0x40021000
 8003a58:	0800aa34 	.word	0x0800aa34

08003a5c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b085      	sub	sp, #20
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003a64:	4b0a      	ldr	r3, [pc, #40]	; (8003a90 <RCC_Delay+0x34>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a0a      	ldr	r2, [pc, #40]	; (8003a94 <RCC_Delay+0x38>)
 8003a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a6e:	0a5b      	lsrs	r3, r3, #9
 8003a70:	687a      	ldr	r2, [r7, #4]
 8003a72:	fb02 f303 	mul.w	r3, r2, r3
 8003a76:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003a78:	bf00      	nop
  }
  while (Delay --);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	1e5a      	subs	r2, r3, #1
 8003a7e:	60fa      	str	r2, [r7, #12]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d1f9      	bne.n	8003a78 <RCC_Delay+0x1c>
}
 8003a84:	bf00      	nop
 8003a86:	bf00      	nop
 8003a88:	3714      	adds	r7, #20
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bc80      	pop	{r7}
 8003a8e:	4770      	bx	lr
 8003a90:	20000014 	.word	0x20000014
 8003a94:	10624dd3 	.word	0x10624dd3

08003a98 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b082      	sub	sp, #8
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d101      	bne.n	8003aaa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e03f      	b.n	8003b2a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d106      	bne.n	8003ac4 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f7fe fc9c 	bl	80023fc <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2224      	movs	r2, #36	; 0x24
 8003ac8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	68da      	ldr	r2, [r3, #12]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003ada:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003adc:	6878      	ldr	r0, [r7, #4]
 8003ade:	f000 fae3 	bl	80040a8 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	691a      	ldr	r2, [r3, #16]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003af0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	695a      	ldr	r2, [r3, #20]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003b00:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	68da      	ldr	r2, [r3, #12]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b10:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2200      	movs	r2, #0
 8003b16:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2220      	movs	r2, #32
 8003b1c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2220      	movs	r2, #32
 8003b24:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8003b28:	2300      	movs	r3, #0
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3708      	adds	r7, #8
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}

08003b32 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b32:	b480      	push	{r7}
 8003b34:	b085      	sub	sp, #20
 8003b36:	af00      	add	r7, sp, #0
 8003b38:	60f8      	str	r0, [r7, #12]
 8003b3a:	60b9      	str	r1, [r7, #8]
 8003b3c:	4613      	mov	r3, r2
 8003b3e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	2b20      	cmp	r3, #32
 8003b4a:	d130      	bne.n	8003bae <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d002      	beq.n	8003b58 <HAL_UART_Transmit_IT+0x26>
 8003b52:	88fb      	ldrh	r3, [r7, #6]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d101      	bne.n	8003b5c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	e029      	b.n	8003bb0 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d101      	bne.n	8003b6a <HAL_UART_Transmit_IT+0x38>
 8003b66:	2302      	movs	r3, #2
 8003b68:	e022      	b.n	8003bb0 <HAL_UART_Transmit_IT+0x7e>
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	68ba      	ldr	r2, [r7, #8]
 8003b76:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	88fa      	ldrh	r2, [r7, #6]
 8003b7c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	88fa      	ldrh	r2, [r7, #6]
 8003b82:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2200      	movs	r2, #0
 8003b88:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2221      	movs	r2, #33	; 0x21
 8003b8e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	68da      	ldr	r2, [r3, #12]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003ba8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003baa:	2300      	movs	r3, #0
 8003bac:	e000      	b.n	8003bb0 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8003bae:	2302      	movs	r3, #2
  }
}
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	3714      	adds	r7, #20
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bc80      	pop	{r7}
 8003bb8:	4770      	bx	lr

08003bba <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003bba:	b480      	push	{r7}
 8003bbc:	b085      	sub	sp, #20
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	60f8      	str	r0, [r7, #12]
 8003bc2:	60b9      	str	r1, [r7, #8]
 8003bc4:	4613      	mov	r3, r2
 8003bc6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003bce:	b2db      	uxtb	r3, r3
 8003bd0:	2b20      	cmp	r3, #32
 8003bd2:	d140      	bne.n	8003c56 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d002      	beq.n	8003be0 <HAL_UART_Receive_IT+0x26>
 8003bda:	88fb      	ldrh	r3, [r7, #6]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d101      	bne.n	8003be4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e039      	b.n	8003c58 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d101      	bne.n	8003bf2 <HAL_UART_Receive_IT+0x38>
 8003bee:	2302      	movs	r3, #2
 8003bf0:	e032      	b.n	8003c58 <HAL_UART_Receive_IT+0x9e>
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	2201      	movs	r2, #1
 8003bf6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	68ba      	ldr	r2, [r7, #8]
 8003bfe:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	88fa      	ldrh	r2, [r7, #6]
 8003c04:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	88fa      	ldrh	r2, [r7, #6]
 8003c0a:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2222      	movs	r2, #34	; 0x22
 8003c16:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	68da      	ldr	r2, [r3, #12]
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c30:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	695a      	ldr	r2, [r3, #20]
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f042 0201 	orr.w	r2, r2, #1
 8003c40:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	68da      	ldr	r2, [r3, #12]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f042 0220 	orr.w	r2, r2, #32
 8003c50:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003c52:	2300      	movs	r3, #0
 8003c54:	e000      	b.n	8003c58 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003c56:	2302      	movs	r3, #2
  }
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3714      	adds	r7, #20
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bc80      	pop	{r7}
 8003c60:	4770      	bx	lr
	...

08003c64 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b088      	sub	sp, #32
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	68db      	ldr	r3, [r3, #12]
 8003c7a:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	695b      	ldr	r3, [r3, #20]
 8003c82:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8003c84:	2300      	movs	r3, #0
 8003c86:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8003c88:	2300      	movs	r3, #0
 8003c8a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	f003 030f 	and.w	r3, r3, #15
 8003c92:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d10d      	bne.n	8003cb6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003c9a:	69fb      	ldr	r3, [r7, #28]
 8003c9c:	f003 0320 	and.w	r3, r3, #32
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d008      	beq.n	8003cb6 <HAL_UART_IRQHandler+0x52>
 8003ca4:	69bb      	ldr	r3, [r7, #24]
 8003ca6:	f003 0320 	and.w	r3, r3, #32
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d003      	beq.n	8003cb6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f000 f979 	bl	8003fa6 <UART_Receive_IT>
      return;
 8003cb4:	e0cb      	b.n	8003e4e <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	f000 80ab 	beq.w	8003e14 <HAL_UART_IRQHandler+0x1b0>
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	f003 0301 	and.w	r3, r3, #1
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d105      	bne.n	8003cd4 <HAL_UART_IRQHandler+0x70>
 8003cc8:	69bb      	ldr	r3, [r7, #24]
 8003cca:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	f000 80a0 	beq.w	8003e14 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	f003 0301 	and.w	r3, r3, #1
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d00a      	beq.n	8003cf4 <HAL_UART_IRQHandler+0x90>
 8003cde:	69bb      	ldr	r3, [r7, #24]
 8003ce0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d005      	beq.n	8003cf4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cec:	f043 0201 	orr.w	r2, r3, #1
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003cf4:	69fb      	ldr	r3, [r7, #28]
 8003cf6:	f003 0304 	and.w	r3, r3, #4
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d00a      	beq.n	8003d14 <HAL_UART_IRQHandler+0xb0>
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	f003 0301 	and.w	r3, r3, #1
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d005      	beq.n	8003d14 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d0c:	f043 0202 	orr.w	r2, r3, #2
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	f003 0302 	and.w	r3, r3, #2
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d00a      	beq.n	8003d34 <HAL_UART_IRQHandler+0xd0>
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	f003 0301 	and.w	r3, r3, #1
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d005      	beq.n	8003d34 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d2c:	f043 0204 	orr.w	r2, r3, #4
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003d34:	69fb      	ldr	r3, [r7, #28]
 8003d36:	f003 0308 	and.w	r3, r3, #8
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d00a      	beq.n	8003d54 <HAL_UART_IRQHandler+0xf0>
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	f003 0301 	and.w	r3, r3, #1
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d005      	beq.n	8003d54 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d4c:	f043 0208 	orr.w	r2, r3, #8
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d077      	beq.n	8003e4c <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003d5c:	69fb      	ldr	r3, [r7, #28]
 8003d5e:	f003 0320 	and.w	r3, r3, #32
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d007      	beq.n	8003d76 <HAL_UART_IRQHandler+0x112>
 8003d66:	69bb      	ldr	r3, [r7, #24]
 8003d68:	f003 0320 	and.w	r3, r3, #32
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d002      	beq.n	8003d76 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8003d70:	6878      	ldr	r0, [r7, #4]
 8003d72:	f000 f918 	bl	8003fa6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	695b      	ldr	r3, [r3, #20]
 8003d7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	bf14      	ite	ne
 8003d84:	2301      	movne	r3, #1
 8003d86:	2300      	moveq	r3, #0
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d90:	f003 0308 	and.w	r3, r3, #8
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d102      	bne.n	8003d9e <HAL_UART_IRQHandler+0x13a>
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d031      	beq.n	8003e02 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f000 f863 	bl	8003e6a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	695b      	ldr	r3, [r3, #20]
 8003daa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d023      	beq.n	8003dfa <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	695a      	ldr	r2, [r3, #20]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003dc0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d013      	beq.n	8003df2 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dce:	4a21      	ldr	r2, [pc, #132]	; (8003e54 <HAL_UART_IRQHandler+0x1f0>)
 8003dd0:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f7ff f832 	bl	8002e40 <HAL_DMA_Abort_IT>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d016      	beq.n	8003e10 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003de6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003de8:	687a      	ldr	r2, [r7, #4]
 8003dea:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003dec:	4610      	mov	r0, r2
 8003dee:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003df0:	e00e      	b.n	8003e10 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f7fe fbbe 	bl	8002574 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003df8:	e00a      	b.n	8003e10 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8003dfa:	6878      	ldr	r0, [r7, #4]
 8003dfc:	f7fe fbba 	bl	8002574 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e00:	e006      	b.n	8003e10 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f7fe fbb6 	bl	8002574 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003e0e:	e01d      	b.n	8003e4c <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e10:	bf00      	nop
    return;
 8003e12:	e01b      	b.n	8003e4c <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003e14:	69fb      	ldr	r3, [r7, #28]
 8003e16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d008      	beq.n	8003e30 <HAL_UART_IRQHandler+0x1cc>
 8003e1e:	69bb      	ldr	r3, [r7, #24]
 8003e20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d003      	beq.n	8003e30 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8003e28:	6878      	ldr	r0, [r7, #4]
 8003e2a:	f000 f84f 	bl	8003ecc <UART_Transmit_IT>
    return;
 8003e2e:	e00e      	b.n	8003e4e <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003e30:	69fb      	ldr	r3, [r7, #28]
 8003e32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d009      	beq.n	8003e4e <HAL_UART_IRQHandler+0x1ea>
 8003e3a:	69bb      	ldr	r3, [r7, #24]
 8003e3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d004      	beq.n	8003e4e <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8003e44:	6878      	ldr	r0, [r7, #4]
 8003e46:	f000 f896 	bl	8003f76 <UART_EndTransmit_IT>
    return;
 8003e4a:	e000      	b.n	8003e4e <HAL_UART_IRQHandler+0x1ea>
    return;
 8003e4c:	bf00      	nop
  }
}
 8003e4e:	3720      	adds	r7, #32
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	08003ea5 	.word	0x08003ea5

08003e58 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b083      	sub	sp, #12
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8003e60:	bf00      	nop
 8003e62:	370c      	adds	r7, #12
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bc80      	pop	{r7}
 8003e68:	4770      	bx	lr

08003e6a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003e6a:	b480      	push	{r7}
 8003e6c:	b083      	sub	sp, #12
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	68da      	ldr	r2, [r3, #12]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003e80:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	695a      	ldr	r2, [r3, #20]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f022 0201 	bic.w	r2, r2, #1
 8003e90:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2220      	movs	r2, #32
 8003e96:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003e9a:	bf00      	nop
 8003e9c:	370c      	adds	r7, #12
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bc80      	pop	{r7}
 8003ea2:	4770      	bx	lr

08003ea4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b084      	sub	sp, #16
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8003ebe:	68f8      	ldr	r0, [r7, #12]
 8003ec0:	f7fe fb58 	bl	8002574 <HAL_UART_ErrorCallback>
}
 8003ec4:	bf00      	nop
 8003ec6:	3710      	adds	r7, #16
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}

08003ecc <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b085      	sub	sp, #20
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003eda:	b2db      	uxtb	r3, r3
 8003edc:	2b21      	cmp	r3, #33	; 0x21
 8003ede:	d144      	bne.n	8003f6a <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ee8:	d11a      	bne.n	8003f20 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a1b      	ldr	r3, [r3, #32]
 8003eee:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	881b      	ldrh	r3, [r3, #0]
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003efe:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	691b      	ldr	r3, [r3, #16]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d105      	bne.n	8003f14 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6a1b      	ldr	r3, [r3, #32]
 8003f0c:	1c9a      	adds	r2, r3, #2
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	621a      	str	r2, [r3, #32]
 8003f12:	e00e      	b.n	8003f32 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6a1b      	ldr	r3, [r3, #32]
 8003f18:	1c5a      	adds	r2, r3, #1
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	621a      	str	r2, [r3, #32]
 8003f1e:	e008      	b.n	8003f32 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6a1b      	ldr	r3, [r3, #32]
 8003f24:	1c59      	adds	r1, r3, #1
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	6211      	str	r1, [r2, #32]
 8003f2a:	781a      	ldrb	r2, [r3, #0]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	3b01      	subs	r3, #1
 8003f3a:	b29b      	uxth	r3, r3
 8003f3c:	687a      	ldr	r2, [r7, #4]
 8003f3e:	4619      	mov	r1, r3
 8003f40:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d10f      	bne.n	8003f66 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	68da      	ldr	r2, [r3, #12]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f54:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	68da      	ldr	r2, [r3, #12]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f64:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003f66:	2300      	movs	r3, #0
 8003f68:	e000      	b.n	8003f6c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8003f6a:	2302      	movs	r3, #2
  }
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	3714      	adds	r7, #20
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bc80      	pop	{r7}
 8003f74:	4770      	bx	lr

08003f76 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003f76:	b580      	push	{r7, lr}
 8003f78:	b082      	sub	sp, #8
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	68da      	ldr	r2, [r3, #12]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f8c:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2220      	movs	r2, #32
 8003f92:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	f7ff ff5e 	bl	8003e58 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8003f9c:	2300      	movs	r3, #0
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	3708      	adds	r7, #8
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}

08003fa6 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003fa6:	b580      	push	{r7, lr}
 8003fa8:	b084      	sub	sp, #16
 8003faa:	af00      	add	r7, sp, #0
 8003fac:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	2b22      	cmp	r3, #34	; 0x22
 8003fb8:	d171      	bne.n	800409e <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fc2:	d123      	bne.n	800400c <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fc8:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	691b      	ldr	r3, [r3, #16]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d10e      	bne.n	8003ff0 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	b29b      	uxth	r3, r3
 8003fda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fde:	b29a      	uxth	r2, r3
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fe8:	1c9a      	adds	r2, r3, #2
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	629a      	str	r2, [r3, #40]	; 0x28
 8003fee:	e029      	b.n	8004044 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	b29b      	uxth	r3, r3
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	b29a      	uxth	r2, r3
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004004:	1c5a      	adds	r2, r3, #1
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	629a      	str	r2, [r3, #40]	; 0x28
 800400a:	e01b      	b.n	8004044 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	691b      	ldr	r3, [r3, #16]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d10a      	bne.n	800402a <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	6858      	ldr	r0, [r3, #4]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800401e:	1c59      	adds	r1, r3, #1
 8004020:	687a      	ldr	r2, [r7, #4]
 8004022:	6291      	str	r1, [r2, #40]	; 0x28
 8004024:	b2c2      	uxtb	r2, r0
 8004026:	701a      	strb	r2, [r3, #0]
 8004028:	e00c      	b.n	8004044 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	b2da      	uxtb	r2, r3
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004036:	1c58      	adds	r0, r3, #1
 8004038:	6879      	ldr	r1, [r7, #4]
 800403a:	6288      	str	r0, [r1, #40]	; 0x28
 800403c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004040:	b2d2      	uxtb	r2, r2
 8004042:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004048:	b29b      	uxth	r3, r3
 800404a:	3b01      	subs	r3, #1
 800404c:	b29b      	uxth	r3, r3
 800404e:	687a      	ldr	r2, [r7, #4]
 8004050:	4619      	mov	r1, r3
 8004052:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004054:	2b00      	cmp	r3, #0
 8004056:	d120      	bne.n	800409a <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	68da      	ldr	r2, [r3, #12]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f022 0220 	bic.w	r2, r2, #32
 8004066:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	68da      	ldr	r2, [r3, #12]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004076:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	695a      	ldr	r2, [r3, #20]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f022 0201 	bic.w	r2, r2, #1
 8004086:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2220      	movs	r2, #32
 800408c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	f7fe f961 	bl	8002358 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8004096:	2300      	movs	r3, #0
 8004098:	e002      	b.n	80040a0 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800409a:	2300      	movs	r3, #0
 800409c:	e000      	b.n	80040a0 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800409e:	2302      	movs	r3, #2
  }
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	3710      	adds	r7, #16
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd80      	pop	{r7, pc}

080040a8 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040a8:	b5b0      	push	{r4, r5, r7, lr}
 80040aa:	b084      	sub	sp, #16
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80040b0:	2300      	movs	r3, #0
 80040b2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	691b      	ldr	r3, [r3, #16]
 80040ba:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	68da      	ldr	r2, [r3, #12]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	430a      	orrs	r2, r1
 80040c8:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	689a      	ldr	r2, [r3, #8]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	691b      	ldr	r3, [r3, #16]
 80040d2:	431a      	orrs	r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	695b      	ldr	r3, [r3, #20]
 80040d8:	4313      	orrs	r3, r2
 80040da:	68fa      	ldr	r2, [r7, #12]
 80040dc:	4313      	orrs	r3, r2
 80040de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	68db      	ldr	r3, [r3, #12]
 80040e6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80040ea:	f023 030c 	bic.w	r3, r3, #12
 80040ee:	687a      	ldr	r2, [r7, #4]
 80040f0:	6812      	ldr	r2, [r2, #0]
 80040f2:	68f9      	ldr	r1, [r7, #12]
 80040f4:	430b      	orrs	r3, r1
 80040f6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	695b      	ldr	r3, [r3, #20]
 80040fe:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	699a      	ldr	r2, [r3, #24]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	430a      	orrs	r2, r1
 800410c:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a6f      	ldr	r2, [pc, #444]	; (80042d0 <UART_SetConfig+0x228>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d16b      	bne.n	80041f0 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004118:	f7ff fc8c 	bl	8003a34 <HAL_RCC_GetPCLK2Freq>
 800411c:	4602      	mov	r2, r0
 800411e:	4613      	mov	r3, r2
 8004120:	009b      	lsls	r3, r3, #2
 8004122:	4413      	add	r3, r2
 8004124:	009a      	lsls	r2, r3, #2
 8004126:	441a      	add	r2, r3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	009b      	lsls	r3, r3, #2
 800412e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004132:	4a68      	ldr	r2, [pc, #416]	; (80042d4 <UART_SetConfig+0x22c>)
 8004134:	fba2 2303 	umull	r2, r3, r2, r3
 8004138:	095b      	lsrs	r3, r3, #5
 800413a:	011c      	lsls	r4, r3, #4
 800413c:	f7ff fc7a 	bl	8003a34 <HAL_RCC_GetPCLK2Freq>
 8004140:	4602      	mov	r2, r0
 8004142:	4613      	mov	r3, r2
 8004144:	009b      	lsls	r3, r3, #2
 8004146:	4413      	add	r3, r2
 8004148:	009a      	lsls	r2, r3, #2
 800414a:	441a      	add	r2, r3
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	009b      	lsls	r3, r3, #2
 8004152:	fbb2 f5f3 	udiv	r5, r2, r3
 8004156:	f7ff fc6d 	bl	8003a34 <HAL_RCC_GetPCLK2Freq>
 800415a:	4602      	mov	r2, r0
 800415c:	4613      	mov	r3, r2
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	4413      	add	r3, r2
 8004162:	009a      	lsls	r2, r3, #2
 8004164:	441a      	add	r2, r3
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	009b      	lsls	r3, r3, #2
 800416c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004170:	4a58      	ldr	r2, [pc, #352]	; (80042d4 <UART_SetConfig+0x22c>)
 8004172:	fba2 2303 	umull	r2, r3, r2, r3
 8004176:	095b      	lsrs	r3, r3, #5
 8004178:	2264      	movs	r2, #100	; 0x64
 800417a:	fb02 f303 	mul.w	r3, r2, r3
 800417e:	1aeb      	subs	r3, r5, r3
 8004180:	011b      	lsls	r3, r3, #4
 8004182:	3332      	adds	r3, #50	; 0x32
 8004184:	4a53      	ldr	r2, [pc, #332]	; (80042d4 <UART_SetConfig+0x22c>)
 8004186:	fba2 2303 	umull	r2, r3, r2, r3
 800418a:	095b      	lsrs	r3, r3, #5
 800418c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004190:	441c      	add	r4, r3
 8004192:	f7ff fc4f 	bl	8003a34 <HAL_RCC_GetPCLK2Freq>
 8004196:	4602      	mov	r2, r0
 8004198:	4613      	mov	r3, r2
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	4413      	add	r3, r2
 800419e:	009a      	lsls	r2, r3, #2
 80041a0:	441a      	add	r2, r3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	009b      	lsls	r3, r3, #2
 80041a8:	fbb2 f5f3 	udiv	r5, r2, r3
 80041ac:	f7ff fc42 	bl	8003a34 <HAL_RCC_GetPCLK2Freq>
 80041b0:	4602      	mov	r2, r0
 80041b2:	4613      	mov	r3, r2
 80041b4:	009b      	lsls	r3, r3, #2
 80041b6:	4413      	add	r3, r2
 80041b8:	009a      	lsls	r2, r3, #2
 80041ba:	441a      	add	r2, r3
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	009b      	lsls	r3, r3, #2
 80041c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80041c6:	4a43      	ldr	r2, [pc, #268]	; (80042d4 <UART_SetConfig+0x22c>)
 80041c8:	fba2 2303 	umull	r2, r3, r2, r3
 80041cc:	095b      	lsrs	r3, r3, #5
 80041ce:	2264      	movs	r2, #100	; 0x64
 80041d0:	fb02 f303 	mul.w	r3, r2, r3
 80041d4:	1aeb      	subs	r3, r5, r3
 80041d6:	011b      	lsls	r3, r3, #4
 80041d8:	3332      	adds	r3, #50	; 0x32
 80041da:	4a3e      	ldr	r2, [pc, #248]	; (80042d4 <UART_SetConfig+0x22c>)
 80041dc:	fba2 2303 	umull	r2, r3, r2, r3
 80041e0:	095b      	lsrs	r3, r3, #5
 80041e2:	f003 020f 	and.w	r2, r3, #15
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4422      	add	r2, r4
 80041ec:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80041ee:	e06a      	b.n	80042c6 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80041f0:	f7ff fc0c 	bl	8003a0c <HAL_RCC_GetPCLK1Freq>
 80041f4:	4602      	mov	r2, r0
 80041f6:	4613      	mov	r3, r2
 80041f8:	009b      	lsls	r3, r3, #2
 80041fa:	4413      	add	r3, r2
 80041fc:	009a      	lsls	r2, r3, #2
 80041fe:	441a      	add	r2, r3
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	fbb2 f3f3 	udiv	r3, r2, r3
 800420a:	4a32      	ldr	r2, [pc, #200]	; (80042d4 <UART_SetConfig+0x22c>)
 800420c:	fba2 2303 	umull	r2, r3, r2, r3
 8004210:	095b      	lsrs	r3, r3, #5
 8004212:	011c      	lsls	r4, r3, #4
 8004214:	f7ff fbfa 	bl	8003a0c <HAL_RCC_GetPCLK1Freq>
 8004218:	4602      	mov	r2, r0
 800421a:	4613      	mov	r3, r2
 800421c:	009b      	lsls	r3, r3, #2
 800421e:	4413      	add	r3, r2
 8004220:	009a      	lsls	r2, r3, #2
 8004222:	441a      	add	r2, r3
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	009b      	lsls	r3, r3, #2
 800422a:	fbb2 f5f3 	udiv	r5, r2, r3
 800422e:	f7ff fbed 	bl	8003a0c <HAL_RCC_GetPCLK1Freq>
 8004232:	4602      	mov	r2, r0
 8004234:	4613      	mov	r3, r2
 8004236:	009b      	lsls	r3, r3, #2
 8004238:	4413      	add	r3, r2
 800423a:	009a      	lsls	r2, r3, #2
 800423c:	441a      	add	r2, r3
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	fbb2 f3f3 	udiv	r3, r2, r3
 8004248:	4a22      	ldr	r2, [pc, #136]	; (80042d4 <UART_SetConfig+0x22c>)
 800424a:	fba2 2303 	umull	r2, r3, r2, r3
 800424e:	095b      	lsrs	r3, r3, #5
 8004250:	2264      	movs	r2, #100	; 0x64
 8004252:	fb02 f303 	mul.w	r3, r2, r3
 8004256:	1aeb      	subs	r3, r5, r3
 8004258:	011b      	lsls	r3, r3, #4
 800425a:	3332      	adds	r3, #50	; 0x32
 800425c:	4a1d      	ldr	r2, [pc, #116]	; (80042d4 <UART_SetConfig+0x22c>)
 800425e:	fba2 2303 	umull	r2, r3, r2, r3
 8004262:	095b      	lsrs	r3, r3, #5
 8004264:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004268:	441c      	add	r4, r3
 800426a:	f7ff fbcf 	bl	8003a0c <HAL_RCC_GetPCLK1Freq>
 800426e:	4602      	mov	r2, r0
 8004270:	4613      	mov	r3, r2
 8004272:	009b      	lsls	r3, r3, #2
 8004274:	4413      	add	r3, r2
 8004276:	009a      	lsls	r2, r3, #2
 8004278:	441a      	add	r2, r3
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	009b      	lsls	r3, r3, #2
 8004280:	fbb2 f5f3 	udiv	r5, r2, r3
 8004284:	f7ff fbc2 	bl	8003a0c <HAL_RCC_GetPCLK1Freq>
 8004288:	4602      	mov	r2, r0
 800428a:	4613      	mov	r3, r2
 800428c:	009b      	lsls	r3, r3, #2
 800428e:	4413      	add	r3, r2
 8004290:	009a      	lsls	r2, r3, #2
 8004292:	441a      	add	r2, r3
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	fbb2 f3f3 	udiv	r3, r2, r3
 800429e:	4a0d      	ldr	r2, [pc, #52]	; (80042d4 <UART_SetConfig+0x22c>)
 80042a0:	fba2 2303 	umull	r2, r3, r2, r3
 80042a4:	095b      	lsrs	r3, r3, #5
 80042a6:	2264      	movs	r2, #100	; 0x64
 80042a8:	fb02 f303 	mul.w	r3, r2, r3
 80042ac:	1aeb      	subs	r3, r5, r3
 80042ae:	011b      	lsls	r3, r3, #4
 80042b0:	3332      	adds	r3, #50	; 0x32
 80042b2:	4a08      	ldr	r2, [pc, #32]	; (80042d4 <UART_SetConfig+0x22c>)
 80042b4:	fba2 2303 	umull	r2, r3, r2, r3
 80042b8:	095b      	lsrs	r3, r3, #5
 80042ba:	f003 020f 	and.w	r2, r3, #15
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4422      	add	r2, r4
 80042c4:	609a      	str	r2, [r3, #8]
}
 80042c6:	bf00      	nop
 80042c8:	3710      	adds	r7, #16
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bdb0      	pop	{r4, r5, r7, pc}
 80042ce:	bf00      	nop
 80042d0:	40013800 	.word	0x40013800
 80042d4:	51eb851f 	.word	0x51eb851f

080042d8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80042d8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80042da:	e003      	b.n	80042e4 <LoopCopyDataInit>

080042dc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80042dc:	4b12      	ldr	r3, [pc, #72]	; (8004328 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 80042de:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80042e0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80042e2:	3104      	adds	r1, #4

080042e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80042e4:	4811      	ldr	r0, [pc, #68]	; (800432c <LoopPaintStack+0x24>)
  ldr r3, =_edata
 80042e6:	4b12      	ldr	r3, [pc, #72]	; (8004330 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 80042e8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80042ea:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80042ec:	d3f6      	bcc.n	80042dc <CopyDataInit>
  ldr r2, =_sbss
 80042ee:	4a11      	ldr	r2, [pc, #68]	; (8004334 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 80042f0:	e002      	b.n	80042f8 <LoopFillZerobss>

080042f2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80042f2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80042f4:	f842 3b04 	str.w	r3, [r2], #4

080042f8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80042f8:	4b0f      	ldr	r3, [pc, #60]	; (8004338 <LoopPaintStack+0x30>)
  cmp r2, r3
 80042fa:	429a      	cmp	r2, r3
  bcc FillZerobss
 80042fc:	d3f9      	bcc.n	80042f2 <FillZerobss>

  ldr r3, =0x55555555
 80042fe:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8004302:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8004306:	4a0c      	ldr	r2, [pc, #48]	; (8004338 <LoopPaintStack+0x30>)

08004308 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8004308:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 800430c:	4594      	cmp	ip, r2
	bne LoopPaintStack
 800430e:	d1fb      	bne.n	8004308 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004310:	f7fe fada 	bl	80028c8 <SystemInit>
    bl  SystemCoreClockUpdate
 8004314:	f7fe fb0c 	bl	8002930 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8004318:	f7fd faea 	bl	80018f0 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 800431c:	f000 f816 	bl	800434c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004320:	f7fd f848 	bl	80013b4 <main>
  b Infinite_Loop
 8004324:	f000 b80a 	b.w	800433c <Default_Handler>
  ldr r3, =_sidata
 8004328:	0800ae08 	.word	0x0800ae08
  ldr r0, =_sdata
 800432c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004330:	200009d0 	.word	0x200009d0
  ldr r2, =_sbss
 8004334:	200009d0 	.word	0x200009d0
  ldr r3, = _ebss
 8004338:	20000d84 	.word	0x20000d84

0800433c <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800433c:	e7fe      	b.n	800433c <Default_Handler>
	...

08004340 <__errno>:
 8004340:	4b01      	ldr	r3, [pc, #4]	; (8004348 <__errno+0x8>)
 8004342:	6818      	ldr	r0, [r3, #0]
 8004344:	4770      	bx	lr
 8004346:	bf00      	nop
 8004348:	20000020 	.word	0x20000020

0800434c <__libc_init_array>:
 800434c:	b570      	push	{r4, r5, r6, lr}
 800434e:	2600      	movs	r6, #0
 8004350:	4d0c      	ldr	r5, [pc, #48]	; (8004384 <__libc_init_array+0x38>)
 8004352:	4c0d      	ldr	r4, [pc, #52]	; (8004388 <__libc_init_array+0x3c>)
 8004354:	1b64      	subs	r4, r4, r5
 8004356:	10a4      	asrs	r4, r4, #2
 8004358:	42a6      	cmp	r6, r4
 800435a:	d109      	bne.n	8004370 <__libc_init_array+0x24>
 800435c:	f006 f8f8 	bl	800a550 <_init>
 8004360:	2600      	movs	r6, #0
 8004362:	4d0a      	ldr	r5, [pc, #40]	; (800438c <__libc_init_array+0x40>)
 8004364:	4c0a      	ldr	r4, [pc, #40]	; (8004390 <__libc_init_array+0x44>)
 8004366:	1b64      	subs	r4, r4, r5
 8004368:	10a4      	asrs	r4, r4, #2
 800436a:	42a6      	cmp	r6, r4
 800436c:	d105      	bne.n	800437a <__libc_init_array+0x2e>
 800436e:	bd70      	pop	{r4, r5, r6, pc}
 8004370:	f855 3b04 	ldr.w	r3, [r5], #4
 8004374:	4798      	blx	r3
 8004376:	3601      	adds	r6, #1
 8004378:	e7ee      	b.n	8004358 <__libc_init_array+0xc>
 800437a:	f855 3b04 	ldr.w	r3, [r5], #4
 800437e:	4798      	blx	r3
 8004380:	3601      	adds	r6, #1
 8004382:	e7f2      	b.n	800436a <__libc_init_array+0x1e>
 8004384:	0800adfc 	.word	0x0800adfc
 8004388:	0800adfc 	.word	0x0800adfc
 800438c:	0800adfc 	.word	0x0800adfc
 8004390:	0800ae04 	.word	0x0800ae04

08004394 <malloc>:
 8004394:	4b02      	ldr	r3, [pc, #8]	; (80043a0 <malloc+0xc>)
 8004396:	4601      	mov	r1, r0
 8004398:	6818      	ldr	r0, [r3, #0]
 800439a:	f000 b803 	b.w	80043a4 <_malloc_r>
 800439e:	bf00      	nop
 80043a0:	20000020 	.word	0x20000020

080043a4 <_malloc_r>:
 80043a4:	f101 030b 	add.w	r3, r1, #11
 80043a8:	2b16      	cmp	r3, #22
 80043aa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043ae:	4605      	mov	r5, r0
 80043b0:	d906      	bls.n	80043c0 <_malloc_r+0x1c>
 80043b2:	f033 0707 	bics.w	r7, r3, #7
 80043b6:	d504      	bpl.n	80043c2 <_malloc_r+0x1e>
 80043b8:	230c      	movs	r3, #12
 80043ba:	602b      	str	r3, [r5, #0]
 80043bc:	2400      	movs	r4, #0
 80043be:	e1a3      	b.n	8004708 <_malloc_r+0x364>
 80043c0:	2710      	movs	r7, #16
 80043c2:	42b9      	cmp	r1, r7
 80043c4:	d8f8      	bhi.n	80043b8 <_malloc_r+0x14>
 80043c6:	4628      	mov	r0, r5
 80043c8:	f000 fa30 	bl	800482c <__malloc_lock>
 80043cc:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 80043d0:	4eaf      	ldr	r6, [pc, #700]	; (8004690 <_malloc_r+0x2ec>)
 80043d2:	d237      	bcs.n	8004444 <_malloc_r+0xa0>
 80043d4:	f107 0208 	add.w	r2, r7, #8
 80043d8:	4432      	add	r2, r6
 80043da:	6854      	ldr	r4, [r2, #4]
 80043dc:	f1a2 0108 	sub.w	r1, r2, #8
 80043e0:	428c      	cmp	r4, r1
 80043e2:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 80043e6:	d102      	bne.n	80043ee <_malloc_r+0x4a>
 80043e8:	68d4      	ldr	r4, [r2, #12]
 80043ea:	42a2      	cmp	r2, r4
 80043ec:	d010      	beq.n	8004410 <_malloc_r+0x6c>
 80043ee:	6863      	ldr	r3, [r4, #4]
 80043f0:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 80043f4:	f023 0303 	bic.w	r3, r3, #3
 80043f8:	60ca      	str	r2, [r1, #12]
 80043fa:	4423      	add	r3, r4
 80043fc:	6091      	str	r1, [r2, #8]
 80043fe:	685a      	ldr	r2, [r3, #4]
 8004400:	f042 0201 	orr.w	r2, r2, #1
 8004404:	605a      	str	r2, [r3, #4]
 8004406:	4628      	mov	r0, r5
 8004408:	f000 fa16 	bl	8004838 <__malloc_unlock>
 800440c:	3408      	adds	r4, #8
 800440e:	e17b      	b.n	8004708 <_malloc_r+0x364>
 8004410:	3302      	adds	r3, #2
 8004412:	6934      	ldr	r4, [r6, #16]
 8004414:	499f      	ldr	r1, [pc, #636]	; (8004694 <_malloc_r+0x2f0>)
 8004416:	428c      	cmp	r4, r1
 8004418:	d077      	beq.n	800450a <_malloc_r+0x166>
 800441a:	6862      	ldr	r2, [r4, #4]
 800441c:	f022 0c03 	bic.w	ip, r2, #3
 8004420:	ebac 0007 	sub.w	r0, ip, r7
 8004424:	280f      	cmp	r0, #15
 8004426:	dd48      	ble.n	80044ba <_malloc_r+0x116>
 8004428:	19e2      	adds	r2, r4, r7
 800442a:	f040 0301 	orr.w	r3, r0, #1
 800442e:	f047 0701 	orr.w	r7, r7, #1
 8004432:	6067      	str	r7, [r4, #4]
 8004434:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8004438:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800443c:	6053      	str	r3, [r2, #4]
 800443e:	f844 000c 	str.w	r0, [r4, ip]
 8004442:	e7e0      	b.n	8004406 <_malloc_r+0x62>
 8004444:	0a7b      	lsrs	r3, r7, #9
 8004446:	d02a      	beq.n	800449e <_malloc_r+0xfa>
 8004448:	2b04      	cmp	r3, #4
 800444a:	d812      	bhi.n	8004472 <_malloc_r+0xce>
 800444c:	09bb      	lsrs	r3, r7, #6
 800444e:	3338      	adds	r3, #56	; 0x38
 8004450:	1c5a      	adds	r2, r3, #1
 8004452:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8004456:	6854      	ldr	r4, [r2, #4]
 8004458:	f1a2 0c08 	sub.w	ip, r2, #8
 800445c:	4564      	cmp	r4, ip
 800445e:	d006      	beq.n	800446e <_malloc_r+0xca>
 8004460:	6862      	ldr	r2, [r4, #4]
 8004462:	f022 0203 	bic.w	r2, r2, #3
 8004466:	1bd0      	subs	r0, r2, r7
 8004468:	280f      	cmp	r0, #15
 800446a:	dd1c      	ble.n	80044a6 <_malloc_r+0x102>
 800446c:	3b01      	subs	r3, #1
 800446e:	3301      	adds	r3, #1
 8004470:	e7cf      	b.n	8004412 <_malloc_r+0x6e>
 8004472:	2b14      	cmp	r3, #20
 8004474:	d801      	bhi.n	800447a <_malloc_r+0xd6>
 8004476:	335b      	adds	r3, #91	; 0x5b
 8004478:	e7ea      	b.n	8004450 <_malloc_r+0xac>
 800447a:	2b54      	cmp	r3, #84	; 0x54
 800447c:	d802      	bhi.n	8004484 <_malloc_r+0xe0>
 800447e:	0b3b      	lsrs	r3, r7, #12
 8004480:	336e      	adds	r3, #110	; 0x6e
 8004482:	e7e5      	b.n	8004450 <_malloc_r+0xac>
 8004484:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8004488:	d802      	bhi.n	8004490 <_malloc_r+0xec>
 800448a:	0bfb      	lsrs	r3, r7, #15
 800448c:	3377      	adds	r3, #119	; 0x77
 800448e:	e7df      	b.n	8004450 <_malloc_r+0xac>
 8004490:	f240 5254 	movw	r2, #1364	; 0x554
 8004494:	4293      	cmp	r3, r2
 8004496:	d804      	bhi.n	80044a2 <_malloc_r+0xfe>
 8004498:	0cbb      	lsrs	r3, r7, #18
 800449a:	337c      	adds	r3, #124	; 0x7c
 800449c:	e7d8      	b.n	8004450 <_malloc_r+0xac>
 800449e:	233f      	movs	r3, #63	; 0x3f
 80044a0:	e7d6      	b.n	8004450 <_malloc_r+0xac>
 80044a2:	237e      	movs	r3, #126	; 0x7e
 80044a4:	e7d4      	b.n	8004450 <_malloc_r+0xac>
 80044a6:	2800      	cmp	r0, #0
 80044a8:	68e1      	ldr	r1, [r4, #12]
 80044aa:	db04      	blt.n	80044b6 <_malloc_r+0x112>
 80044ac:	68a3      	ldr	r3, [r4, #8]
 80044ae:	60d9      	str	r1, [r3, #12]
 80044b0:	608b      	str	r3, [r1, #8]
 80044b2:	18a3      	adds	r3, r4, r2
 80044b4:	e7a3      	b.n	80043fe <_malloc_r+0x5a>
 80044b6:	460c      	mov	r4, r1
 80044b8:	e7d0      	b.n	800445c <_malloc_r+0xb8>
 80044ba:	2800      	cmp	r0, #0
 80044bc:	e9c6 1104 	strd	r1, r1, [r6, #16]
 80044c0:	db07      	blt.n	80044d2 <_malloc_r+0x12e>
 80044c2:	44a4      	add	ip, r4
 80044c4:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80044c8:	f043 0301 	orr.w	r3, r3, #1
 80044cc:	f8cc 3004 	str.w	r3, [ip, #4]
 80044d0:	e799      	b.n	8004406 <_malloc_r+0x62>
 80044d2:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 80044d6:	6870      	ldr	r0, [r6, #4]
 80044d8:	f080 8094 	bcs.w	8004604 <_malloc_r+0x260>
 80044dc:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 80044e0:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 80044e4:	f04f 0c01 	mov.w	ip, #1
 80044e8:	fa0c fc0e 	lsl.w	ip, ip, lr
 80044ec:	ea4c 0000 	orr.w	r0, ip, r0
 80044f0:	3201      	adds	r2, #1
 80044f2:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 80044f6:	6070      	str	r0, [r6, #4]
 80044f8:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 80044fc:	3808      	subs	r0, #8
 80044fe:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8004502:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8004506:	f8cc 400c 	str.w	r4, [ip, #12]
 800450a:	2001      	movs	r0, #1
 800450c:	109a      	asrs	r2, r3, #2
 800450e:	fa00 f202 	lsl.w	r2, r0, r2
 8004512:	6870      	ldr	r0, [r6, #4]
 8004514:	4290      	cmp	r0, r2
 8004516:	d326      	bcc.n	8004566 <_malloc_r+0x1c2>
 8004518:	4210      	tst	r0, r2
 800451a:	d106      	bne.n	800452a <_malloc_r+0x186>
 800451c:	f023 0303 	bic.w	r3, r3, #3
 8004520:	0052      	lsls	r2, r2, #1
 8004522:	4210      	tst	r0, r2
 8004524:	f103 0304 	add.w	r3, r3, #4
 8004528:	d0fa      	beq.n	8004520 <_malloc_r+0x17c>
 800452a:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 800452e:	46c1      	mov	r9, r8
 8004530:	469e      	mov	lr, r3
 8004532:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8004536:	454c      	cmp	r4, r9
 8004538:	f040 80b8 	bne.w	80046ac <_malloc_r+0x308>
 800453c:	f10e 0e01 	add.w	lr, lr, #1
 8004540:	f01e 0f03 	tst.w	lr, #3
 8004544:	f109 0908 	add.w	r9, r9, #8
 8004548:	d1f3      	bne.n	8004532 <_malloc_r+0x18e>
 800454a:	0798      	lsls	r0, r3, #30
 800454c:	f040 80e2 	bne.w	8004714 <_malloc_r+0x370>
 8004550:	6873      	ldr	r3, [r6, #4]
 8004552:	ea23 0302 	bic.w	r3, r3, r2
 8004556:	6073      	str	r3, [r6, #4]
 8004558:	6870      	ldr	r0, [r6, #4]
 800455a:	0052      	lsls	r2, r2, #1
 800455c:	4290      	cmp	r0, r2
 800455e:	d302      	bcc.n	8004566 <_malloc_r+0x1c2>
 8004560:	2a00      	cmp	r2, #0
 8004562:	f040 80e3 	bne.w	800472c <_malloc_r+0x388>
 8004566:	f8d6 a008 	ldr.w	sl, [r6, #8]
 800456a:	f8da 3004 	ldr.w	r3, [sl, #4]
 800456e:	f023 0903 	bic.w	r9, r3, #3
 8004572:	45b9      	cmp	r9, r7
 8004574:	d304      	bcc.n	8004580 <_malloc_r+0x1dc>
 8004576:	eba9 0207 	sub.w	r2, r9, r7
 800457a:	2a0f      	cmp	r2, #15
 800457c:	f300 8141 	bgt.w	8004802 <_malloc_r+0x45e>
 8004580:	4b45      	ldr	r3, [pc, #276]	; (8004698 <_malloc_r+0x2f4>)
 8004582:	2008      	movs	r0, #8
 8004584:	6819      	ldr	r1, [r3, #0]
 8004586:	eb0a 0b09 	add.w	fp, sl, r9
 800458a:	3110      	adds	r1, #16
 800458c:	4439      	add	r1, r7
 800458e:	9101      	str	r1, [sp, #4]
 8004590:	f001 fbf6 	bl	8005d80 <sysconf>
 8004594:	4a41      	ldr	r2, [pc, #260]	; (800469c <_malloc_r+0x2f8>)
 8004596:	9901      	ldr	r1, [sp, #4]
 8004598:	6813      	ldr	r3, [r2, #0]
 800459a:	4680      	mov	r8, r0
 800459c:	3301      	adds	r3, #1
 800459e:	bf1f      	itttt	ne
 80045a0:	f101 31ff 	addne.w	r1, r1, #4294967295
 80045a4:	1809      	addne	r1, r1, r0
 80045a6:	4243      	negne	r3, r0
 80045a8:	4019      	andne	r1, r3
 80045aa:	4628      	mov	r0, r5
 80045ac:	9101      	str	r1, [sp, #4]
 80045ae:	f7fd fa3b 	bl	8001a28 <_sbrk_r>
 80045b2:	1c42      	adds	r2, r0, #1
 80045b4:	4604      	mov	r4, r0
 80045b6:	f000 80f7 	beq.w	80047a8 <_malloc_r+0x404>
 80045ba:	4583      	cmp	fp, r0
 80045bc:	9901      	ldr	r1, [sp, #4]
 80045be:	4a37      	ldr	r2, [pc, #220]	; (800469c <_malloc_r+0x2f8>)
 80045c0:	d902      	bls.n	80045c8 <_malloc_r+0x224>
 80045c2:	45b2      	cmp	sl, r6
 80045c4:	f040 80f0 	bne.w	80047a8 <_malloc_r+0x404>
 80045c8:	4b35      	ldr	r3, [pc, #212]	; (80046a0 <_malloc_r+0x2fc>)
 80045ca:	45a3      	cmp	fp, r4
 80045cc:	6818      	ldr	r0, [r3, #0]
 80045ce:	f108 3cff 	add.w	ip, r8, #4294967295
 80045d2:	4408      	add	r0, r1
 80045d4:	6018      	str	r0, [r3, #0]
 80045d6:	f040 80ab 	bne.w	8004730 <_malloc_r+0x38c>
 80045da:	ea1b 0f0c 	tst.w	fp, ip
 80045de:	f040 80a7 	bne.w	8004730 <_malloc_r+0x38c>
 80045e2:	68b2      	ldr	r2, [r6, #8]
 80045e4:	4449      	add	r1, r9
 80045e6:	f041 0101 	orr.w	r1, r1, #1
 80045ea:	6051      	str	r1, [r2, #4]
 80045ec:	4a2d      	ldr	r2, [pc, #180]	; (80046a4 <_malloc_r+0x300>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	6811      	ldr	r1, [r2, #0]
 80045f2:	428b      	cmp	r3, r1
 80045f4:	bf88      	it	hi
 80045f6:	6013      	strhi	r3, [r2, #0]
 80045f8:	4a2b      	ldr	r2, [pc, #172]	; (80046a8 <_malloc_r+0x304>)
 80045fa:	6811      	ldr	r1, [r2, #0]
 80045fc:	428b      	cmp	r3, r1
 80045fe:	bf88      	it	hi
 8004600:	6013      	strhi	r3, [r2, #0]
 8004602:	e0d1      	b.n	80047a8 <_malloc_r+0x404>
 8004604:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8004608:	ea4f 225c 	mov.w	r2, ip, lsr #9
 800460c:	d218      	bcs.n	8004640 <_malloc_r+0x29c>
 800460e:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8004612:	3238      	adds	r2, #56	; 0x38
 8004614:	f102 0e01 	add.w	lr, r2, #1
 8004618:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 800461c:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8004620:	45f0      	cmp	r8, lr
 8004622:	d12b      	bne.n	800467c <_malloc_r+0x2d8>
 8004624:	f04f 0c01 	mov.w	ip, #1
 8004628:	1092      	asrs	r2, r2, #2
 800462a:	fa0c f202 	lsl.w	r2, ip, r2
 800462e:	4310      	orrs	r0, r2
 8004630:	6070      	str	r0, [r6, #4]
 8004632:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8004636:	f8c8 4008 	str.w	r4, [r8, #8]
 800463a:	f8ce 400c 	str.w	r4, [lr, #12]
 800463e:	e764      	b.n	800450a <_malloc_r+0x166>
 8004640:	2a14      	cmp	r2, #20
 8004642:	d801      	bhi.n	8004648 <_malloc_r+0x2a4>
 8004644:	325b      	adds	r2, #91	; 0x5b
 8004646:	e7e5      	b.n	8004614 <_malloc_r+0x270>
 8004648:	2a54      	cmp	r2, #84	; 0x54
 800464a:	d803      	bhi.n	8004654 <_malloc_r+0x2b0>
 800464c:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8004650:	326e      	adds	r2, #110	; 0x6e
 8004652:	e7df      	b.n	8004614 <_malloc_r+0x270>
 8004654:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8004658:	d803      	bhi.n	8004662 <_malloc_r+0x2be>
 800465a:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 800465e:	3277      	adds	r2, #119	; 0x77
 8004660:	e7d8      	b.n	8004614 <_malloc_r+0x270>
 8004662:	f240 5e54 	movw	lr, #1364	; 0x554
 8004666:	4572      	cmp	r2, lr
 8004668:	bf96      	itet	ls
 800466a:	ea4f 429c 	movls.w	r2, ip, lsr #18
 800466e:	227e      	movhi	r2, #126	; 0x7e
 8004670:	327c      	addls	r2, #124	; 0x7c
 8004672:	e7cf      	b.n	8004614 <_malloc_r+0x270>
 8004674:	f8de e008 	ldr.w	lr, [lr, #8]
 8004678:	45f0      	cmp	r8, lr
 800467a:	d005      	beq.n	8004688 <_malloc_r+0x2e4>
 800467c:	f8de 2004 	ldr.w	r2, [lr, #4]
 8004680:	f022 0203 	bic.w	r2, r2, #3
 8004684:	4562      	cmp	r2, ip
 8004686:	d8f5      	bhi.n	8004674 <_malloc_r+0x2d0>
 8004688:	f8de 800c 	ldr.w	r8, [lr, #12]
 800468c:	e7d1      	b.n	8004632 <_malloc_r+0x28e>
 800468e:	bf00      	nop
 8004690:	20000450 	.word	0x20000450
 8004694:	20000458 	.word	0x20000458
 8004698:	20000cd8 	.word	0x20000cd8
 800469c:	20000858 	.word	0x20000858
 80046a0:	20000ca8 	.word	0x20000ca8
 80046a4:	20000cd0 	.word	0x20000cd0
 80046a8:	20000cd4 	.word	0x20000cd4
 80046ac:	6860      	ldr	r0, [r4, #4]
 80046ae:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 80046b2:	f020 0003 	bic.w	r0, r0, #3
 80046b6:	eba0 0a07 	sub.w	sl, r0, r7
 80046ba:	f1ba 0f0f 	cmp.w	sl, #15
 80046be:	dd12      	ble.n	80046e6 <_malloc_r+0x342>
 80046c0:	68a3      	ldr	r3, [r4, #8]
 80046c2:	19e2      	adds	r2, r4, r7
 80046c4:	f047 0701 	orr.w	r7, r7, #1
 80046c8:	6067      	str	r7, [r4, #4]
 80046ca:	f8c3 c00c 	str.w	ip, [r3, #12]
 80046ce:	f8cc 3008 	str.w	r3, [ip, #8]
 80046d2:	f04a 0301 	orr.w	r3, sl, #1
 80046d6:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80046da:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80046de:	6053      	str	r3, [r2, #4]
 80046e0:	f844 a000 	str.w	sl, [r4, r0]
 80046e4:	e68f      	b.n	8004406 <_malloc_r+0x62>
 80046e6:	f1ba 0f00 	cmp.w	sl, #0
 80046ea:	db11      	blt.n	8004710 <_malloc_r+0x36c>
 80046ec:	4420      	add	r0, r4
 80046ee:	6843      	ldr	r3, [r0, #4]
 80046f0:	f043 0301 	orr.w	r3, r3, #1
 80046f4:	6043      	str	r3, [r0, #4]
 80046f6:	f854 3f08 	ldr.w	r3, [r4, #8]!
 80046fa:	4628      	mov	r0, r5
 80046fc:	f8c3 c00c 	str.w	ip, [r3, #12]
 8004700:	f8cc 3008 	str.w	r3, [ip, #8]
 8004704:	f000 f898 	bl	8004838 <__malloc_unlock>
 8004708:	4620      	mov	r0, r4
 800470a:	b003      	add	sp, #12
 800470c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004710:	4664      	mov	r4, ip
 8004712:	e710      	b.n	8004536 <_malloc_r+0x192>
 8004714:	f858 0908 	ldr.w	r0, [r8], #-8
 8004718:	3b01      	subs	r3, #1
 800471a:	4540      	cmp	r0, r8
 800471c:	f43f af15 	beq.w	800454a <_malloc_r+0x1a6>
 8004720:	e71a      	b.n	8004558 <_malloc_r+0x1b4>
 8004722:	3304      	adds	r3, #4
 8004724:	0052      	lsls	r2, r2, #1
 8004726:	4210      	tst	r0, r2
 8004728:	d0fb      	beq.n	8004722 <_malloc_r+0x37e>
 800472a:	e6fe      	b.n	800452a <_malloc_r+0x186>
 800472c:	4673      	mov	r3, lr
 800472e:	e7fa      	b.n	8004726 <_malloc_r+0x382>
 8004730:	f8d2 e000 	ldr.w	lr, [r2]
 8004734:	f1be 3fff 	cmp.w	lr, #4294967295
 8004738:	bf1b      	ittet	ne
 800473a:	eba4 0b0b 	subne.w	fp, r4, fp
 800473e:	eb0b 0200 	addne.w	r2, fp, r0
 8004742:	6014      	streq	r4, [r2, #0]
 8004744:	601a      	strne	r2, [r3, #0]
 8004746:	f014 0b07 	ands.w	fp, r4, #7
 800474a:	bf0e      	itee	eq
 800474c:	4658      	moveq	r0, fp
 800474e:	f1cb 0008 	rsbne	r0, fp, #8
 8004752:	1824      	addne	r4, r4, r0
 8004754:	1862      	adds	r2, r4, r1
 8004756:	ea02 010c 	and.w	r1, r2, ip
 800475a:	4480      	add	r8, r0
 800475c:	eba8 0801 	sub.w	r8, r8, r1
 8004760:	ea08 080c 	and.w	r8, r8, ip
 8004764:	4641      	mov	r1, r8
 8004766:	4628      	mov	r0, r5
 8004768:	9201      	str	r2, [sp, #4]
 800476a:	f7fd f95d 	bl	8001a28 <_sbrk_r>
 800476e:	1c43      	adds	r3, r0, #1
 8004770:	9a01      	ldr	r2, [sp, #4]
 8004772:	4b29      	ldr	r3, [pc, #164]	; (8004818 <_malloc_r+0x474>)
 8004774:	d107      	bne.n	8004786 <_malloc_r+0x3e2>
 8004776:	f1bb 0f00 	cmp.w	fp, #0
 800477a:	d023      	beq.n	80047c4 <_malloc_r+0x420>
 800477c:	f04f 0800 	mov.w	r8, #0
 8004780:	f1ab 0008 	sub.w	r0, fp, #8
 8004784:	4410      	add	r0, r2
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	1b00      	subs	r0, r0, r4
 800478a:	4440      	add	r0, r8
 800478c:	4442      	add	r2, r8
 800478e:	f040 0001 	orr.w	r0, r0, #1
 8004792:	45b2      	cmp	sl, r6
 8004794:	60b4      	str	r4, [r6, #8]
 8004796:	601a      	str	r2, [r3, #0]
 8004798:	6060      	str	r0, [r4, #4]
 800479a:	f43f af27 	beq.w	80045ec <_malloc_r+0x248>
 800479e:	f1b9 0f0f 	cmp.w	r9, #15
 80047a2:	d812      	bhi.n	80047ca <_malloc_r+0x426>
 80047a4:	2301      	movs	r3, #1
 80047a6:	6063      	str	r3, [r4, #4]
 80047a8:	68b3      	ldr	r3, [r6, #8]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	f023 0303 	bic.w	r3, r3, #3
 80047b0:	42bb      	cmp	r3, r7
 80047b2:	eba3 0207 	sub.w	r2, r3, r7
 80047b6:	d301      	bcc.n	80047bc <_malloc_r+0x418>
 80047b8:	2a0f      	cmp	r2, #15
 80047ba:	dc22      	bgt.n	8004802 <_malloc_r+0x45e>
 80047bc:	4628      	mov	r0, r5
 80047be:	f000 f83b 	bl	8004838 <__malloc_unlock>
 80047c2:	e5fb      	b.n	80043bc <_malloc_r+0x18>
 80047c4:	4610      	mov	r0, r2
 80047c6:	46d8      	mov	r8, fp
 80047c8:	e7dd      	b.n	8004786 <_malloc_r+0x3e2>
 80047ca:	2105      	movs	r1, #5
 80047cc:	f8da 2004 	ldr.w	r2, [sl, #4]
 80047d0:	f1a9 090c 	sub.w	r9, r9, #12
 80047d4:	f029 0907 	bic.w	r9, r9, #7
 80047d8:	f002 0201 	and.w	r2, r2, #1
 80047dc:	ea42 0209 	orr.w	r2, r2, r9
 80047e0:	f8ca 2004 	str.w	r2, [sl, #4]
 80047e4:	f1b9 0f0f 	cmp.w	r9, #15
 80047e8:	eb0a 0209 	add.w	r2, sl, r9
 80047ec:	e9c2 1101 	strd	r1, r1, [r2, #4]
 80047f0:	f67f aefc 	bls.w	80045ec <_malloc_r+0x248>
 80047f4:	4628      	mov	r0, r5
 80047f6:	f10a 0108 	add.w	r1, sl, #8
 80047fa:	f003 fd97 	bl	800832c <_free_r>
 80047fe:	4b06      	ldr	r3, [pc, #24]	; (8004818 <_malloc_r+0x474>)
 8004800:	e6f4      	b.n	80045ec <_malloc_r+0x248>
 8004802:	68b4      	ldr	r4, [r6, #8]
 8004804:	f047 0301 	orr.w	r3, r7, #1
 8004808:	f042 0201 	orr.w	r2, r2, #1
 800480c:	4427      	add	r7, r4
 800480e:	6063      	str	r3, [r4, #4]
 8004810:	60b7      	str	r7, [r6, #8]
 8004812:	607a      	str	r2, [r7, #4]
 8004814:	e5f7      	b.n	8004406 <_malloc_r+0x62>
 8004816:	bf00      	nop
 8004818:	20000ca8 	.word	0x20000ca8

0800481c <memset>:
 800481c:	4603      	mov	r3, r0
 800481e:	4402      	add	r2, r0
 8004820:	4293      	cmp	r3, r2
 8004822:	d100      	bne.n	8004826 <memset+0xa>
 8004824:	4770      	bx	lr
 8004826:	f803 1b01 	strb.w	r1, [r3], #1
 800482a:	e7f9      	b.n	8004820 <memset+0x4>

0800482c <__malloc_lock>:
 800482c:	4801      	ldr	r0, [pc, #4]	; (8004834 <__malloc_lock+0x8>)
 800482e:	f003 bfab 	b.w	8008788 <__retarget_lock_acquire_recursive>
 8004832:	bf00      	nop
 8004834:	20000cdd 	.word	0x20000cdd

08004838 <__malloc_unlock>:
 8004838:	4801      	ldr	r0, [pc, #4]	; (8004840 <__malloc_unlock+0x8>)
 800483a:	f003 bfa6 	b.w	800878a <__retarget_lock_release_recursive>
 800483e:	bf00      	nop
 8004840:	20000cdd 	.word	0x20000cdd

08004844 <printf>:
 8004844:	b40f      	push	{r0, r1, r2, r3}
 8004846:	b507      	push	{r0, r1, r2, lr}
 8004848:	4906      	ldr	r1, [pc, #24]	; (8004864 <printf+0x20>)
 800484a:	ab04      	add	r3, sp, #16
 800484c:	6808      	ldr	r0, [r1, #0]
 800484e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004852:	6881      	ldr	r1, [r0, #8]
 8004854:	9301      	str	r3, [sp, #4]
 8004856:	f001 faa1 	bl	8005d9c <_vfprintf_r>
 800485a:	b003      	add	sp, #12
 800485c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004860:	b004      	add	sp, #16
 8004862:	4770      	bx	lr
 8004864:	20000020 	.word	0x20000020

08004868 <setvbuf>:
 8004868:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800486c:	461d      	mov	r5, r3
 800486e:	4b59      	ldr	r3, [pc, #356]	; (80049d4 <setvbuf+0x16c>)
 8004870:	4604      	mov	r4, r0
 8004872:	681f      	ldr	r7, [r3, #0]
 8004874:	460e      	mov	r6, r1
 8004876:	4690      	mov	r8, r2
 8004878:	b127      	cbz	r7, 8004884 <setvbuf+0x1c>
 800487a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800487c:	b913      	cbnz	r3, 8004884 <setvbuf+0x1c>
 800487e:	4638      	mov	r0, r7
 8004880:	f003 fcc4 	bl	800820c <__sinit>
 8004884:	f1b8 0f02 	cmp.w	r8, #2
 8004888:	d006      	beq.n	8004898 <setvbuf+0x30>
 800488a:	f1b8 0f01 	cmp.w	r8, #1
 800488e:	f200 809b 	bhi.w	80049c8 <setvbuf+0x160>
 8004892:	2d00      	cmp	r5, #0
 8004894:	f2c0 8098 	blt.w	80049c8 <setvbuf+0x160>
 8004898:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800489a:	07db      	lsls	r3, r3, #31
 800489c:	d405      	bmi.n	80048aa <setvbuf+0x42>
 800489e:	89a3      	ldrh	r3, [r4, #12]
 80048a0:	0598      	lsls	r0, r3, #22
 80048a2:	d402      	bmi.n	80048aa <setvbuf+0x42>
 80048a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80048a6:	f003 ff6f 	bl	8008788 <__retarget_lock_acquire_recursive>
 80048aa:	4621      	mov	r1, r4
 80048ac:	4638      	mov	r0, r7
 80048ae:	f003 fc41 	bl	8008134 <_fflush_r>
 80048b2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80048b4:	b141      	cbz	r1, 80048c8 <setvbuf+0x60>
 80048b6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80048ba:	4299      	cmp	r1, r3
 80048bc:	d002      	beq.n	80048c4 <setvbuf+0x5c>
 80048be:	4638      	mov	r0, r7
 80048c0:	f003 fd34 	bl	800832c <_free_r>
 80048c4:	2300      	movs	r3, #0
 80048c6:	6323      	str	r3, [r4, #48]	; 0x30
 80048c8:	2300      	movs	r3, #0
 80048ca:	61a3      	str	r3, [r4, #24]
 80048cc:	6063      	str	r3, [r4, #4]
 80048ce:	89a3      	ldrh	r3, [r4, #12]
 80048d0:	0619      	lsls	r1, r3, #24
 80048d2:	d503      	bpl.n	80048dc <setvbuf+0x74>
 80048d4:	4638      	mov	r0, r7
 80048d6:	6921      	ldr	r1, [r4, #16]
 80048d8:	f003 fd28 	bl	800832c <_free_r>
 80048dc:	89a3      	ldrh	r3, [r4, #12]
 80048de:	f1b8 0f02 	cmp.w	r8, #2
 80048e2:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80048e6:	f023 0303 	bic.w	r3, r3, #3
 80048ea:	81a3      	strh	r3, [r4, #12]
 80048ec:	d068      	beq.n	80049c0 <setvbuf+0x158>
 80048ee:	ab01      	add	r3, sp, #4
 80048f0:	466a      	mov	r2, sp
 80048f2:	4621      	mov	r1, r4
 80048f4:	4638      	mov	r0, r7
 80048f6:	f003 ff49 	bl	800878c <__swhatbuf_r>
 80048fa:	89a3      	ldrh	r3, [r4, #12]
 80048fc:	4318      	orrs	r0, r3
 80048fe:	81a0      	strh	r0, [r4, #12]
 8004900:	bb35      	cbnz	r5, 8004950 <setvbuf+0xe8>
 8004902:	9d00      	ldr	r5, [sp, #0]
 8004904:	4628      	mov	r0, r5
 8004906:	f7ff fd45 	bl	8004394 <malloc>
 800490a:	4606      	mov	r6, r0
 800490c:	2800      	cmp	r0, #0
 800490e:	d152      	bne.n	80049b6 <setvbuf+0x14e>
 8004910:	f8dd 9000 	ldr.w	r9, [sp]
 8004914:	45a9      	cmp	r9, r5
 8004916:	d147      	bne.n	80049a8 <setvbuf+0x140>
 8004918:	f04f 35ff 	mov.w	r5, #4294967295
 800491c:	2200      	movs	r2, #0
 800491e:	60a2      	str	r2, [r4, #8]
 8004920:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004924:	6022      	str	r2, [r4, #0]
 8004926:	6122      	str	r2, [r4, #16]
 8004928:	2201      	movs	r2, #1
 800492a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800492e:	6162      	str	r2, [r4, #20]
 8004930:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004932:	f043 0302 	orr.w	r3, r3, #2
 8004936:	07d2      	lsls	r2, r2, #31
 8004938:	81a3      	strh	r3, [r4, #12]
 800493a:	d405      	bmi.n	8004948 <setvbuf+0xe0>
 800493c:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004940:	d102      	bne.n	8004948 <setvbuf+0xe0>
 8004942:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004944:	f003 ff21 	bl	800878a <__retarget_lock_release_recursive>
 8004948:	4628      	mov	r0, r5
 800494a:	b003      	add	sp, #12
 800494c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004950:	2e00      	cmp	r6, #0
 8004952:	d0d7      	beq.n	8004904 <setvbuf+0x9c>
 8004954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004956:	b913      	cbnz	r3, 800495e <setvbuf+0xf6>
 8004958:	4638      	mov	r0, r7
 800495a:	f003 fc57 	bl	800820c <__sinit>
 800495e:	9b00      	ldr	r3, [sp, #0]
 8004960:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8004964:	42ab      	cmp	r3, r5
 8004966:	bf18      	it	ne
 8004968:	89a3      	ldrhne	r3, [r4, #12]
 800496a:	6026      	str	r6, [r4, #0]
 800496c:	bf1c      	itt	ne
 800496e:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8004972:	81a3      	strhne	r3, [r4, #12]
 8004974:	f1b8 0f01 	cmp.w	r8, #1
 8004978:	bf02      	ittt	eq
 800497a:	89a3      	ldrheq	r3, [r4, #12]
 800497c:	f043 0301 	orreq.w	r3, r3, #1
 8004980:	81a3      	strheq	r3, [r4, #12]
 8004982:	89a2      	ldrh	r2, [r4, #12]
 8004984:	f012 0308 	ands.w	r3, r2, #8
 8004988:	d01c      	beq.n	80049c4 <setvbuf+0x15c>
 800498a:	07d3      	lsls	r3, r2, #31
 800498c:	bf41      	itttt	mi
 800498e:	2300      	movmi	r3, #0
 8004990:	426d      	negmi	r5, r5
 8004992:	60a3      	strmi	r3, [r4, #8]
 8004994:	61a5      	strmi	r5, [r4, #24]
 8004996:	bf58      	it	pl
 8004998:	60a5      	strpl	r5, [r4, #8]
 800499a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800499c:	f015 0501 	ands.w	r5, r5, #1
 80049a0:	d115      	bne.n	80049ce <setvbuf+0x166>
 80049a2:	f412 7f00 	tst.w	r2, #512	; 0x200
 80049a6:	e7cb      	b.n	8004940 <setvbuf+0xd8>
 80049a8:	4648      	mov	r0, r9
 80049aa:	f7ff fcf3 	bl	8004394 <malloc>
 80049ae:	4606      	mov	r6, r0
 80049b0:	2800      	cmp	r0, #0
 80049b2:	d0b1      	beq.n	8004918 <setvbuf+0xb0>
 80049b4:	464d      	mov	r5, r9
 80049b6:	89a3      	ldrh	r3, [r4, #12]
 80049b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80049bc:	81a3      	strh	r3, [r4, #12]
 80049be:	e7c9      	b.n	8004954 <setvbuf+0xec>
 80049c0:	2500      	movs	r5, #0
 80049c2:	e7ab      	b.n	800491c <setvbuf+0xb4>
 80049c4:	60a3      	str	r3, [r4, #8]
 80049c6:	e7e8      	b.n	800499a <setvbuf+0x132>
 80049c8:	f04f 35ff 	mov.w	r5, #4294967295
 80049cc:	e7bc      	b.n	8004948 <setvbuf+0xe0>
 80049ce:	2500      	movs	r5, #0
 80049d0:	e7ba      	b.n	8004948 <setvbuf+0xe0>
 80049d2:	bf00      	nop
 80049d4:	20000020 	.word	0x20000020

080049d8 <_svfprintf_r>:
 80049d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049dc:	b0d3      	sub	sp, #332	; 0x14c
 80049de:	468b      	mov	fp, r1
 80049e0:	4692      	mov	sl, r2
 80049e2:	461e      	mov	r6, r3
 80049e4:	4681      	mov	r9, r0
 80049e6:	f003 fec9 	bl	800877c <_localeconv_r>
 80049ea:	6803      	ldr	r3, [r0, #0]
 80049ec:	4618      	mov	r0, r3
 80049ee:	9317      	str	r3, [sp, #92]	; 0x5c
 80049f0:	f7fb fbae 	bl	8000150 <strlen>
 80049f4:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80049f8:	9012      	str	r0, [sp, #72]	; 0x48
 80049fa:	0618      	lsls	r0, r3, #24
 80049fc:	d518      	bpl.n	8004a30 <_svfprintf_r+0x58>
 80049fe:	f8db 3010 	ldr.w	r3, [fp, #16]
 8004a02:	b9ab      	cbnz	r3, 8004a30 <_svfprintf_r+0x58>
 8004a04:	2140      	movs	r1, #64	; 0x40
 8004a06:	4648      	mov	r0, r9
 8004a08:	f7ff fccc 	bl	80043a4 <_malloc_r>
 8004a0c:	f8cb 0000 	str.w	r0, [fp]
 8004a10:	f8cb 0010 	str.w	r0, [fp, #16]
 8004a14:	b948      	cbnz	r0, 8004a2a <_svfprintf_r+0x52>
 8004a16:	230c      	movs	r3, #12
 8004a18:	f8c9 3000 	str.w	r3, [r9]
 8004a1c:	f04f 33ff 	mov.w	r3, #4294967295
 8004a20:	930f      	str	r3, [sp, #60]	; 0x3c
 8004a22:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004a24:	b053      	add	sp, #332	; 0x14c
 8004a26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a2a:	2340      	movs	r3, #64	; 0x40
 8004a2c:	f8cb 3014 	str.w	r3, [fp, #20]
 8004a30:	2500      	movs	r5, #0
 8004a32:	2200      	movs	r2, #0
 8004a34:	2300      	movs	r3, #0
 8004a36:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8004a3a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8004a3e:	e9cd 5519 	strd	r5, r5, [sp, #100]	; 0x64
 8004a42:	ac29      	add	r4, sp, #164	; 0xa4
 8004a44:	9426      	str	r4, [sp, #152]	; 0x98
 8004a46:	9509      	str	r5, [sp, #36]	; 0x24
 8004a48:	950d      	str	r5, [sp, #52]	; 0x34
 8004a4a:	9515      	str	r5, [sp, #84]	; 0x54
 8004a4c:	9518      	str	r5, [sp, #96]	; 0x60
 8004a4e:	950f      	str	r5, [sp, #60]	; 0x3c
 8004a50:	4653      	mov	r3, sl
 8004a52:	461d      	mov	r5, r3
 8004a54:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004a58:	b10a      	cbz	r2, 8004a5e <_svfprintf_r+0x86>
 8004a5a:	2a25      	cmp	r2, #37	; 0x25
 8004a5c:	d1f9      	bne.n	8004a52 <_svfprintf_r+0x7a>
 8004a5e:	ebb5 070a 	subs.w	r7, r5, sl
 8004a62:	d00d      	beq.n	8004a80 <_svfprintf_r+0xa8>
 8004a64:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004a66:	e9c4 a700 	strd	sl, r7, [r4]
 8004a6a:	443b      	add	r3, r7
 8004a6c:	9328      	str	r3, [sp, #160]	; 0xa0
 8004a6e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004a70:	3301      	adds	r3, #1
 8004a72:	2b07      	cmp	r3, #7
 8004a74:	9327      	str	r3, [sp, #156]	; 0x9c
 8004a76:	dc79      	bgt.n	8004b6c <_svfprintf_r+0x194>
 8004a78:	3408      	adds	r4, #8
 8004a7a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004a7c:	443b      	add	r3, r7
 8004a7e:	930f      	str	r3, [sp, #60]	; 0x3c
 8004a80:	782b      	ldrb	r3, [r5, #0]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	f001 813a 	beq.w	8005cfc <_svfprintf_r+0x1324>
 8004a88:	2300      	movs	r3, #0
 8004a8a:	f04f 32ff 	mov.w	r2, #4294967295
 8004a8e:	4698      	mov	r8, r3
 8004a90:	9207      	str	r2, [sp, #28]
 8004a92:	270a      	movs	r7, #10
 8004a94:	222b      	movs	r2, #43	; 0x2b
 8004a96:	3501      	adds	r5, #1
 8004a98:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8004a9c:	9313      	str	r3, [sp, #76]	; 0x4c
 8004a9e:	462b      	mov	r3, r5
 8004aa0:	f813 1b01 	ldrb.w	r1, [r3], #1
 8004aa4:	910a      	str	r1, [sp, #40]	; 0x28
 8004aa6:	930e      	str	r3, [sp, #56]	; 0x38
 8004aa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004aaa:	3b20      	subs	r3, #32
 8004aac:	2b5a      	cmp	r3, #90	; 0x5a
 8004aae:	f200 85ac 	bhi.w	800560a <_svfprintf_r+0xc32>
 8004ab2:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004ab6:	007e      	.short	0x007e
 8004ab8:	05aa05aa 	.word	0x05aa05aa
 8004abc:	05aa0086 	.word	0x05aa0086
 8004ac0:	05aa05aa 	.word	0x05aa05aa
 8004ac4:	05aa0065 	.word	0x05aa0065
 8004ac8:	008905aa 	.word	0x008905aa
 8004acc:	05aa0093 	.word	0x05aa0093
 8004ad0:	00960090 	.word	0x00960090
 8004ad4:	00b305aa 	.word	0x00b305aa
 8004ad8:	00b600b6 	.word	0x00b600b6
 8004adc:	00b600b6 	.word	0x00b600b6
 8004ae0:	00b600b6 	.word	0x00b600b6
 8004ae4:	00b600b6 	.word	0x00b600b6
 8004ae8:	05aa00b6 	.word	0x05aa00b6
 8004aec:	05aa05aa 	.word	0x05aa05aa
 8004af0:	05aa05aa 	.word	0x05aa05aa
 8004af4:	05aa05aa 	.word	0x05aa05aa
 8004af8:	05aa0125 	.word	0x05aa0125
 8004afc:	00f600e3 	.word	0x00f600e3
 8004b00:	01250125 	.word	0x01250125
 8004b04:	05aa0125 	.word	0x05aa0125
 8004b08:	05aa05aa 	.word	0x05aa05aa
 8004b0c:	00c605aa 	.word	0x00c605aa
 8004b10:	05aa05aa 	.word	0x05aa05aa
 8004b14:	05aa0482 	.word	0x05aa0482
 8004b18:	05aa05aa 	.word	0x05aa05aa
 8004b1c:	05aa04cd 	.word	0x05aa04cd
 8004b20:	05aa04ee 	.word	0x05aa04ee
 8004b24:	051005aa 	.word	0x051005aa
 8004b28:	05aa05aa 	.word	0x05aa05aa
 8004b2c:	05aa05aa 	.word	0x05aa05aa
 8004b30:	05aa05aa 	.word	0x05aa05aa
 8004b34:	05aa05aa 	.word	0x05aa05aa
 8004b38:	05aa0125 	.word	0x05aa0125
 8004b3c:	00f800e3 	.word	0x00f800e3
 8004b40:	01250125 	.word	0x01250125
 8004b44:	00c90125 	.word	0x00c90125
 8004b48:	00dd00f8 	.word	0x00dd00f8
 8004b4c:	00d605aa 	.word	0x00d605aa
 8004b50:	045d05aa 	.word	0x045d05aa
 8004b54:	04bb0484 	.word	0x04bb0484
 8004b58:	05aa00dd 	.word	0x05aa00dd
 8004b5c:	007c04cd 	.word	0x007c04cd
 8004b60:	05aa04f0 	.word	0x05aa04f0
 8004b64:	052f05aa 	.word	0x052f05aa
 8004b68:	007c05aa 	.word	0x007c05aa
 8004b6c:	4659      	mov	r1, fp
 8004b6e:	4648      	mov	r0, r9
 8004b70:	aa26      	add	r2, sp, #152	; 0x98
 8004b72:	f004 fc13 	bl	800939c <__ssprint_r>
 8004b76:	2800      	cmp	r0, #0
 8004b78:	f040 812f 	bne.w	8004dda <_svfprintf_r+0x402>
 8004b7c:	ac29      	add	r4, sp, #164	; 0xa4
 8004b7e:	e77c      	b.n	8004a7a <_svfprintf_r+0xa2>
 8004b80:	4648      	mov	r0, r9
 8004b82:	f003 fdfb 	bl	800877c <_localeconv_r>
 8004b86:	6843      	ldr	r3, [r0, #4]
 8004b88:	4618      	mov	r0, r3
 8004b8a:	9318      	str	r3, [sp, #96]	; 0x60
 8004b8c:	f7fb fae0 	bl	8000150 <strlen>
 8004b90:	9015      	str	r0, [sp, #84]	; 0x54
 8004b92:	4648      	mov	r0, r9
 8004b94:	f003 fdf2 	bl	800877c <_localeconv_r>
 8004b98:	6883      	ldr	r3, [r0, #8]
 8004b9a:	222b      	movs	r2, #43	; 0x2b
 8004b9c:	930d      	str	r3, [sp, #52]	; 0x34
 8004b9e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004ba0:	b12b      	cbz	r3, 8004bae <_svfprintf_r+0x1d6>
 8004ba2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004ba4:	b11b      	cbz	r3, 8004bae <_svfprintf_r+0x1d6>
 8004ba6:	781b      	ldrb	r3, [r3, #0]
 8004ba8:	b10b      	cbz	r3, 8004bae <_svfprintf_r+0x1d6>
 8004baa:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 8004bae:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004bb0:	e775      	b.n	8004a9e <_svfprintf_r+0xc6>
 8004bb2:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d1f9      	bne.n	8004bae <_svfprintf_r+0x1d6>
 8004bba:	2320      	movs	r3, #32
 8004bbc:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8004bc0:	e7f5      	b.n	8004bae <_svfprintf_r+0x1d6>
 8004bc2:	f048 0801 	orr.w	r8, r8, #1
 8004bc6:	e7f2      	b.n	8004bae <_svfprintf_r+0x1d6>
 8004bc8:	f856 3b04 	ldr.w	r3, [r6], #4
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	9313      	str	r3, [sp, #76]	; 0x4c
 8004bd0:	daed      	bge.n	8004bae <_svfprintf_r+0x1d6>
 8004bd2:	425b      	negs	r3, r3
 8004bd4:	9313      	str	r3, [sp, #76]	; 0x4c
 8004bd6:	f048 0804 	orr.w	r8, r8, #4
 8004bda:	e7e8      	b.n	8004bae <_svfprintf_r+0x1d6>
 8004bdc:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8004be0:	e7e5      	b.n	8004bae <_svfprintf_r+0x1d6>
 8004be2:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004be4:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004be8:	2b2a      	cmp	r3, #42	; 0x2a
 8004bea:	930a      	str	r3, [sp, #40]	; 0x28
 8004bec:	d113      	bne.n	8004c16 <_svfprintf_r+0x23e>
 8004bee:	f856 0b04 	ldr.w	r0, [r6], #4
 8004bf2:	950e      	str	r5, [sp, #56]	; 0x38
 8004bf4:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 8004bf8:	9307      	str	r3, [sp, #28]
 8004bfa:	e7d8      	b.n	8004bae <_svfprintf_r+0x1d6>
 8004bfc:	9907      	ldr	r1, [sp, #28]
 8004bfe:	fb07 3301 	mla	r3, r7, r1, r3
 8004c02:	9307      	str	r3, [sp, #28]
 8004c04:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004c08:	930a      	str	r3, [sp, #40]	; 0x28
 8004c0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c0c:	3b30      	subs	r3, #48	; 0x30
 8004c0e:	2b09      	cmp	r3, #9
 8004c10:	d9f4      	bls.n	8004bfc <_svfprintf_r+0x224>
 8004c12:	950e      	str	r5, [sp, #56]	; 0x38
 8004c14:	e748      	b.n	8004aa8 <_svfprintf_r+0xd0>
 8004c16:	2300      	movs	r3, #0
 8004c18:	9307      	str	r3, [sp, #28]
 8004c1a:	e7f6      	b.n	8004c0a <_svfprintf_r+0x232>
 8004c1c:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8004c20:	e7c5      	b.n	8004bae <_svfprintf_r+0x1d6>
 8004c22:	2300      	movs	r3, #0
 8004c24:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004c26:	9313      	str	r3, [sp, #76]	; 0x4c
 8004c28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c2a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8004c2c:	3b30      	subs	r3, #48	; 0x30
 8004c2e:	fb07 3301 	mla	r3, r7, r1, r3
 8004c32:	9313      	str	r3, [sp, #76]	; 0x4c
 8004c34:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004c38:	930a      	str	r3, [sp, #40]	; 0x28
 8004c3a:	3b30      	subs	r3, #48	; 0x30
 8004c3c:	2b09      	cmp	r3, #9
 8004c3e:	d9f3      	bls.n	8004c28 <_svfprintf_r+0x250>
 8004c40:	e7e7      	b.n	8004c12 <_svfprintf_r+0x23a>
 8004c42:	f048 0808 	orr.w	r8, r8, #8
 8004c46:	e7b2      	b.n	8004bae <_svfprintf_r+0x1d6>
 8004c48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c4a:	781b      	ldrb	r3, [r3, #0]
 8004c4c:	2b68      	cmp	r3, #104	; 0x68
 8004c4e:	bf01      	itttt	eq
 8004c50:	9b0e      	ldreq	r3, [sp, #56]	; 0x38
 8004c52:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8004c56:	3301      	addeq	r3, #1
 8004c58:	930e      	streq	r3, [sp, #56]	; 0x38
 8004c5a:	bf18      	it	ne
 8004c5c:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 8004c60:	e7a5      	b.n	8004bae <_svfprintf_r+0x1d6>
 8004c62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c64:	781b      	ldrb	r3, [r3, #0]
 8004c66:	2b6c      	cmp	r3, #108	; 0x6c
 8004c68:	d105      	bne.n	8004c76 <_svfprintf_r+0x29e>
 8004c6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c6c:	3301      	adds	r3, #1
 8004c6e:	930e      	str	r3, [sp, #56]	; 0x38
 8004c70:	f048 0820 	orr.w	r8, r8, #32
 8004c74:	e79b      	b.n	8004bae <_svfprintf_r+0x1d6>
 8004c76:	f048 0810 	orr.w	r8, r8, #16
 8004c7a:	e798      	b.n	8004bae <_svfprintf_r+0x1d6>
 8004c7c:	4632      	mov	r2, r6
 8004c7e:	2000      	movs	r0, #0
 8004c80:	f852 3b04 	ldr.w	r3, [r2], #4
 8004c84:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8004c88:	920b      	str	r2, [sp, #44]	; 0x2c
 8004c8a:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8004c8e:	2301      	movs	r3, #1
 8004c90:	4607      	mov	r7, r0
 8004c92:	4606      	mov	r6, r0
 8004c94:	4605      	mov	r5, r0
 8004c96:	9008      	str	r0, [sp, #32]
 8004c98:	9307      	str	r3, [sp, #28]
 8004c9a:	900c      	str	r0, [sp, #48]	; 0x30
 8004c9c:	f10d 0ae4 	add.w	sl, sp, #228	; 0xe4
 8004ca0:	e1b0      	b.n	8005004 <_svfprintf_r+0x62c>
 8004ca2:	f048 0810 	orr.w	r8, r8, #16
 8004ca6:	f018 0f20 	tst.w	r8, #32
 8004caa:	d011      	beq.n	8004cd0 <_svfprintf_r+0x2f8>
 8004cac:	1df3      	adds	r3, r6, #7
 8004cae:	f023 0307 	bic.w	r3, r3, #7
 8004cb2:	461a      	mov	r2, r3
 8004cb4:	f852 6b08 	ldr.w	r6, [r2], #8
 8004cb8:	685f      	ldr	r7, [r3, #4]
 8004cba:	920b      	str	r2, [sp, #44]	; 0x2c
 8004cbc:	2f00      	cmp	r7, #0
 8004cbe:	da05      	bge.n	8004ccc <_svfprintf_r+0x2f4>
 8004cc0:	232d      	movs	r3, #45	; 0x2d
 8004cc2:	4276      	negs	r6, r6
 8004cc4:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8004cc8:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8004ccc:	2301      	movs	r3, #1
 8004cce:	e387      	b.n	80053e0 <_svfprintf_r+0xa08>
 8004cd0:	4633      	mov	r3, r6
 8004cd2:	f853 7b04 	ldr.w	r7, [r3], #4
 8004cd6:	f018 0f10 	tst.w	r8, #16
 8004cda:	930b      	str	r3, [sp, #44]	; 0x2c
 8004cdc:	d002      	beq.n	8004ce4 <_svfprintf_r+0x30c>
 8004cde:	463e      	mov	r6, r7
 8004ce0:	17ff      	asrs	r7, r7, #31
 8004ce2:	e7eb      	b.n	8004cbc <_svfprintf_r+0x2e4>
 8004ce4:	f018 0f40 	tst.w	r8, #64	; 0x40
 8004ce8:	d003      	beq.n	8004cf2 <_svfprintf_r+0x31a>
 8004cea:	b23e      	sxth	r6, r7
 8004cec:	f347 37c0 	sbfx	r7, r7, #15, #1
 8004cf0:	e7e4      	b.n	8004cbc <_svfprintf_r+0x2e4>
 8004cf2:	f418 7f00 	tst.w	r8, #512	; 0x200
 8004cf6:	d0f2      	beq.n	8004cde <_svfprintf_r+0x306>
 8004cf8:	b27e      	sxtb	r6, r7
 8004cfa:	f347 17c0 	sbfx	r7, r7, #7, #1
 8004cfe:	e7dd      	b.n	8004cbc <_svfprintf_r+0x2e4>
 8004d00:	3607      	adds	r6, #7
 8004d02:	f026 0307 	bic.w	r3, r6, #7
 8004d06:	4619      	mov	r1, r3
 8004d08:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8004d0c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8004d10:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8004d14:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8004d18:	910b      	str	r1, [sp, #44]	; 0x2c
 8004d1a:	f04f 32ff 	mov.w	r2, #4294967295
 8004d1e:	4630      	mov	r0, r6
 8004d20:	4629      	mov	r1, r5
 8004d22:	4b3a      	ldr	r3, [pc, #232]	; (8004e0c <_svfprintf_r+0x434>)
 8004d24:	f7fb fe72 	bl	8000a0c <__aeabi_dcmpun>
 8004d28:	bb18      	cbnz	r0, 8004d72 <_svfprintf_r+0x39a>
 8004d2a:	f04f 32ff 	mov.w	r2, #4294967295
 8004d2e:	4630      	mov	r0, r6
 8004d30:	4629      	mov	r1, r5
 8004d32:	4b36      	ldr	r3, [pc, #216]	; (8004e0c <_svfprintf_r+0x434>)
 8004d34:	f7fb fe4c 	bl	80009d0 <__aeabi_dcmple>
 8004d38:	b9d8      	cbnz	r0, 8004d72 <_svfprintf_r+0x39a>
 8004d3a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004d3e:	2200      	movs	r2, #0
 8004d40:	2300      	movs	r3, #0
 8004d42:	f7fb fe3b 	bl	80009bc <__aeabi_dcmplt>
 8004d46:	b110      	cbz	r0, 8004d4e <_svfprintf_r+0x376>
 8004d48:	232d      	movs	r3, #45	; 0x2d
 8004d4a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8004d4e:	4a30      	ldr	r2, [pc, #192]	; (8004e10 <_svfprintf_r+0x438>)
 8004d50:	4830      	ldr	r0, [pc, #192]	; (8004e14 <_svfprintf_r+0x43c>)
 8004d52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d54:	2100      	movs	r1, #0
 8004d56:	2b47      	cmp	r3, #71	; 0x47
 8004d58:	bfd4      	ite	le
 8004d5a:	4692      	movle	sl, r2
 8004d5c:	4682      	movgt	sl, r0
 8004d5e:	2303      	movs	r3, #3
 8004d60:	e9cd 3107 	strd	r3, r1, [sp, #28]
 8004d64:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 8004d68:	2700      	movs	r7, #0
 8004d6a:	463e      	mov	r6, r7
 8004d6c:	463b      	mov	r3, r7
 8004d6e:	f000 bfff 	b.w	8005d70 <_svfprintf_r+0x1398>
 8004d72:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004d76:	4610      	mov	r0, r2
 8004d78:	4619      	mov	r1, r3
 8004d7a:	f7fb fe47 	bl	8000a0c <__aeabi_dcmpun>
 8004d7e:	b148      	cbz	r0, 8004d94 <_svfprintf_r+0x3bc>
 8004d80:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004d82:	4a25      	ldr	r2, [pc, #148]	; (8004e18 <_svfprintf_r+0x440>)
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	bfb8      	it	lt
 8004d88:	232d      	movlt	r3, #45	; 0x2d
 8004d8a:	4824      	ldr	r0, [pc, #144]	; (8004e1c <_svfprintf_r+0x444>)
 8004d8c:	bfb8      	it	lt
 8004d8e:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8004d92:	e7de      	b.n	8004d52 <_svfprintf_r+0x37a>
 8004d94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d96:	f023 0320 	bic.w	r3, r3, #32
 8004d9a:	2b41      	cmp	r3, #65	; 0x41
 8004d9c:	930c      	str	r3, [sp, #48]	; 0x30
 8004d9e:	d125      	bne.n	8004dec <_svfprintf_r+0x414>
 8004da0:	2330      	movs	r3, #48	; 0x30
 8004da2:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8004da6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004da8:	f048 0802 	orr.w	r8, r8, #2
 8004dac:	2b61      	cmp	r3, #97	; 0x61
 8004dae:	bf0c      	ite	eq
 8004db0:	2378      	moveq	r3, #120	; 0x78
 8004db2:	2358      	movne	r3, #88	; 0x58
 8004db4:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8004db8:	9b07      	ldr	r3, [sp, #28]
 8004dba:	2b63      	cmp	r3, #99	; 0x63
 8004dbc:	dd30      	ble.n	8004e20 <_svfprintf_r+0x448>
 8004dbe:	4648      	mov	r0, r9
 8004dc0:	1c59      	adds	r1, r3, #1
 8004dc2:	f7ff faef 	bl	80043a4 <_malloc_r>
 8004dc6:	4682      	mov	sl, r0
 8004dc8:	2800      	cmp	r0, #0
 8004dca:	f040 81f7 	bne.w	80051bc <_svfprintf_r+0x7e4>
 8004dce:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8004dd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004dd6:	f8ab 300c 	strh.w	r3, [fp, #12]
 8004dda:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8004dde:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004de2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004de4:	bf18      	it	ne
 8004de6:	f04f 33ff 	movne.w	r3, #4294967295
 8004dea:	e619      	b.n	8004a20 <_svfprintf_r+0x48>
 8004dec:	9b07      	ldr	r3, [sp, #28]
 8004dee:	3301      	adds	r3, #1
 8004df0:	f000 81e6 	beq.w	80051c0 <_svfprintf_r+0x7e8>
 8004df4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004df6:	2b47      	cmp	r3, #71	; 0x47
 8004df8:	f040 81e5 	bne.w	80051c6 <_svfprintf_r+0x7ee>
 8004dfc:	9b07      	ldr	r3, [sp, #28]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	f040 81e1 	bne.w	80051c6 <_svfprintf_r+0x7ee>
 8004e04:	9308      	str	r3, [sp, #32]
 8004e06:	2301      	movs	r3, #1
 8004e08:	9307      	str	r3, [sp, #28]
 8004e0a:	e00c      	b.n	8004e26 <_svfprintf_r+0x44e>
 8004e0c:	7fefffff 	.word	0x7fefffff
 8004e10:	0800aa40 	.word	0x0800aa40
 8004e14:	0800aa44 	.word	0x0800aa44
 8004e18:	0800aa48 	.word	0x0800aa48
 8004e1c:	0800aa4c 	.word	0x0800aa4c
 8004e20:	9008      	str	r0, [sp, #32]
 8004e22:	f10d 0ae4 	add.w	sl, sp, #228	; 0xe4
 8004e26:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8004e2a:	9314      	str	r3, [sp, #80]	; 0x50
 8004e2c:	e9dd 7310 	ldrd	r7, r3, [sp, #64]	; 0x40
 8004e30:	1e1d      	subs	r5, r3, #0
 8004e32:	bfae      	itee	ge
 8004e34:	2300      	movge	r3, #0
 8004e36:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8004e3a:	232d      	movlt	r3, #45	; 0x2d
 8004e3c:	931c      	str	r3, [sp, #112]	; 0x70
 8004e3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004e40:	2b41      	cmp	r3, #65	; 0x41
 8004e42:	f040 81d8 	bne.w	80051f6 <_svfprintf_r+0x81e>
 8004e46:	4638      	mov	r0, r7
 8004e48:	aa20      	add	r2, sp, #128	; 0x80
 8004e4a:	4629      	mov	r1, r5
 8004e4c:	f004 fa1c 	bl	8009288 <frexp>
 8004e50:	2200      	movs	r2, #0
 8004e52:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8004e56:	f7fb fb3f 	bl	80004d8 <__aeabi_dmul>
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	4606      	mov	r6, r0
 8004e60:	460f      	mov	r7, r1
 8004e62:	f7fb fda1 	bl	80009a8 <__aeabi_dcmpeq>
 8004e66:	b108      	cbz	r0, 8004e6c <_svfprintf_r+0x494>
 8004e68:	2301      	movs	r3, #1
 8004e6a:	9320      	str	r3, [sp, #128]	; 0x80
 8004e6c:	4bad      	ldr	r3, [pc, #692]	; (8005124 <_svfprintf_r+0x74c>)
 8004e6e:	4aae      	ldr	r2, [pc, #696]	; (8005128 <_svfprintf_r+0x750>)
 8004e70:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004e72:	4655      	mov	r5, sl
 8004e74:	2961      	cmp	r1, #97	; 0x61
 8004e76:	bf18      	it	ne
 8004e78:	461a      	movne	r2, r3
 8004e7a:	9b07      	ldr	r3, [sp, #28]
 8004e7c:	921b      	str	r2, [sp, #108]	; 0x6c
 8004e7e:	3b01      	subs	r3, #1
 8004e80:	9309      	str	r3, [sp, #36]	; 0x24
 8004e82:	2200      	movs	r2, #0
 8004e84:	4ba9      	ldr	r3, [pc, #676]	; (800512c <_svfprintf_r+0x754>)
 8004e86:	4630      	mov	r0, r6
 8004e88:	4639      	mov	r1, r7
 8004e8a:	f7fb fb25 	bl	80004d8 <__aeabi_dmul>
 8004e8e:	460f      	mov	r7, r1
 8004e90:	4606      	mov	r6, r0
 8004e92:	f7fb fdd1 	bl	8000a38 <__aeabi_d2iz>
 8004e96:	901d      	str	r0, [sp, #116]	; 0x74
 8004e98:	f7fb fab4 	bl	8000404 <__aeabi_i2d>
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	460b      	mov	r3, r1
 8004ea0:	4630      	mov	r0, r6
 8004ea2:	4639      	mov	r1, r7
 8004ea4:	f7fb f960 	bl	8000168 <__aeabi_dsub>
 8004ea8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8004eaa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004eac:	4606      	mov	r6, r0
 8004eae:	5c9b      	ldrb	r3, [r3, r2]
 8004eb0:	460f      	mov	r7, r1
 8004eb2:	f805 3b01 	strb.w	r3, [r5], #1
 8004eb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004eb8:	1c5a      	adds	r2, r3, #1
 8004eba:	9316      	str	r3, [sp, #88]	; 0x58
 8004ebc:	d007      	beq.n	8004ece <_svfprintf_r+0x4f6>
 8004ebe:	3b01      	subs	r3, #1
 8004ec0:	9309      	str	r3, [sp, #36]	; 0x24
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	f7fb fd6f 	bl	80009a8 <__aeabi_dcmpeq>
 8004eca:	2800      	cmp	r0, #0
 8004ecc:	d0d9      	beq.n	8004e82 <_svfprintf_r+0x4aa>
 8004ece:	2200      	movs	r2, #0
 8004ed0:	4630      	mov	r0, r6
 8004ed2:	4639      	mov	r1, r7
 8004ed4:	4b96      	ldr	r3, [pc, #600]	; (8005130 <_svfprintf_r+0x758>)
 8004ed6:	f7fb fd8f 	bl	80009f8 <__aeabi_dcmpgt>
 8004eda:	b960      	cbnz	r0, 8004ef6 <_svfprintf_r+0x51e>
 8004edc:	2200      	movs	r2, #0
 8004ede:	4630      	mov	r0, r6
 8004ee0:	4639      	mov	r1, r7
 8004ee2:	4b93      	ldr	r3, [pc, #588]	; (8005130 <_svfprintf_r+0x758>)
 8004ee4:	f7fb fd60 	bl	80009a8 <__aeabi_dcmpeq>
 8004ee8:	2800      	cmp	r0, #0
 8004eea:	f000 817f 	beq.w	80051ec <_svfprintf_r+0x814>
 8004eee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004ef0:	07db      	lsls	r3, r3, #31
 8004ef2:	f140 817b 	bpl.w	80051ec <_svfprintf_r+0x814>
 8004ef6:	2030      	movs	r0, #48	; 0x30
 8004ef8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004efa:	9524      	str	r5, [sp, #144]	; 0x90
 8004efc:	7bd9      	ldrb	r1, [r3, #15]
 8004efe:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004f00:	1e53      	subs	r3, r2, #1
 8004f02:	9324      	str	r3, [sp, #144]	; 0x90
 8004f04:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8004f08:	428b      	cmp	r3, r1
 8004f0a:	f000 815e 	beq.w	80051ca <_svfprintf_r+0x7f2>
 8004f0e:	2b39      	cmp	r3, #57	; 0x39
 8004f10:	bf0b      	itete	eq
 8004f12:	9b1b      	ldreq	r3, [sp, #108]	; 0x6c
 8004f14:	3301      	addne	r3, #1
 8004f16:	7a9b      	ldrbeq	r3, [r3, #10]
 8004f18:	b2db      	uxtbne	r3, r3
 8004f1a:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004f1e:	eba5 030a 	sub.w	r3, r5, sl
 8004f22:	9309      	str	r3, [sp, #36]	; 0x24
 8004f24:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f26:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8004f28:	2b47      	cmp	r3, #71	; 0x47
 8004f2a:	f040 81b1 	bne.w	8005290 <_svfprintf_r+0x8b8>
 8004f2e:	1cef      	adds	r7, r5, #3
 8004f30:	db03      	blt.n	8004f3a <_svfprintf_r+0x562>
 8004f32:	9b07      	ldr	r3, [sp, #28]
 8004f34:	42ab      	cmp	r3, r5
 8004f36:	f280 81d6 	bge.w	80052e6 <_svfprintf_r+0x90e>
 8004f3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f3c:	3b02      	subs	r3, #2
 8004f3e:	930a      	str	r3, [sp, #40]	; 0x28
 8004f40:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004f42:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 8004f46:	f021 0120 	bic.w	r1, r1, #32
 8004f4a:	2941      	cmp	r1, #65	; 0x41
 8004f4c:	bf08      	it	eq
 8004f4e:	320f      	addeq	r2, #15
 8004f50:	f105 33ff 	add.w	r3, r5, #4294967295
 8004f54:	bf06      	itte	eq
 8004f56:	b2d2      	uxtbeq	r2, r2
 8004f58:	2101      	moveq	r1, #1
 8004f5a:	2100      	movne	r1, #0
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8004f62:	bfb4      	ite	lt
 8004f64:	222d      	movlt	r2, #45	; 0x2d
 8004f66:	222b      	movge	r2, #43	; 0x2b
 8004f68:	9320      	str	r3, [sp, #128]	; 0x80
 8004f6a:	bfb8      	it	lt
 8004f6c:	f1c5 0301 	rsblt	r3, r5, #1
 8004f70:	2b09      	cmp	r3, #9
 8004f72:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8004f76:	f340 81a4 	ble.w	80052c2 <_svfprintf_r+0x8ea>
 8004f7a:	260a      	movs	r6, #10
 8004f7c:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8004f80:	fb93 f5f6 	sdiv	r5, r3, r6
 8004f84:	4611      	mov	r1, r2
 8004f86:	fb06 3015 	mls	r0, r6, r5, r3
 8004f8a:	3030      	adds	r0, #48	; 0x30
 8004f8c:	f801 0c01 	strb.w	r0, [r1, #-1]
 8004f90:	4618      	mov	r0, r3
 8004f92:	2863      	cmp	r0, #99	; 0x63
 8004f94:	462b      	mov	r3, r5
 8004f96:	f102 32ff 	add.w	r2, r2, #4294967295
 8004f9a:	dcf1      	bgt.n	8004f80 <_svfprintf_r+0x5a8>
 8004f9c:	3330      	adds	r3, #48	; 0x30
 8004f9e:	1e88      	subs	r0, r1, #2
 8004fa0:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8004faa:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8004fae:	42ab      	cmp	r3, r5
 8004fb0:	f0c0 8182 	bcc.w	80052b8 <_svfprintf_r+0x8e0>
 8004fb4:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8004fb8:	1a52      	subs	r2, r2, r1
 8004fba:	42a8      	cmp	r0, r5
 8004fbc:	bf88      	it	hi
 8004fbe:	2200      	movhi	r2, #0
 8004fc0:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8004fc4:	441a      	add	r2, r3
 8004fc6:	ab22      	add	r3, sp, #136	; 0x88
 8004fc8:	1ad3      	subs	r3, r2, r3
 8004fca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004fcc:	9319      	str	r3, [sp, #100]	; 0x64
 8004fce:	2a01      	cmp	r2, #1
 8004fd0:	4413      	add	r3, r2
 8004fd2:	9307      	str	r3, [sp, #28]
 8004fd4:	dc02      	bgt.n	8004fdc <_svfprintf_r+0x604>
 8004fd6:	f018 0f01 	tst.w	r8, #1
 8004fda:	d003      	beq.n	8004fe4 <_svfprintf_r+0x60c>
 8004fdc:	9b07      	ldr	r3, [sp, #28]
 8004fde:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004fe0:	4413      	add	r3, r2
 8004fe2:	9307      	str	r3, [sp, #28]
 8004fe4:	2600      	movs	r6, #0
 8004fe6:	4635      	mov	r5, r6
 8004fe8:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8004fec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ff0:	9314      	str	r3, [sp, #80]	; 0x50
 8004ff2:	960c      	str	r6, [sp, #48]	; 0x30
 8004ff4:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8004ff6:	b113      	cbz	r3, 8004ffe <_svfprintf_r+0x626>
 8004ff8:	232d      	movs	r3, #45	; 0x2d
 8004ffa:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8004ffe:	2700      	movs	r7, #0
 8005000:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8005004:	9b07      	ldr	r3, [sp, #28]
 8005006:	42bb      	cmp	r3, r7
 8005008:	bfb8      	it	lt
 800500a:	463b      	movlt	r3, r7
 800500c:	9314      	str	r3, [sp, #80]	; 0x50
 800500e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005012:	b113      	cbz	r3, 800501a <_svfprintf_r+0x642>
 8005014:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005016:	3301      	adds	r3, #1
 8005018:	9314      	str	r3, [sp, #80]	; 0x50
 800501a:	f018 0302 	ands.w	r3, r8, #2
 800501e:	931b      	str	r3, [sp, #108]	; 0x6c
 8005020:	bf1e      	ittt	ne
 8005022:	9b14      	ldrne	r3, [sp, #80]	; 0x50
 8005024:	3302      	addne	r3, #2
 8005026:	9314      	strne	r3, [sp, #80]	; 0x50
 8005028:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 800502c:	931c      	str	r3, [sp, #112]	; 0x70
 800502e:	d121      	bne.n	8005074 <_svfprintf_r+0x69c>
 8005030:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8005034:	1a9b      	subs	r3, r3, r2
 8005036:	2b00      	cmp	r3, #0
 8005038:	9316      	str	r3, [sp, #88]	; 0x58
 800503a:	dd1b      	ble.n	8005074 <_svfprintf_r+0x69c>
 800503c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8005040:	9816      	ldr	r0, [sp, #88]	; 0x58
 8005042:	3201      	adds	r2, #1
 8005044:	2810      	cmp	r0, #16
 8005046:	483b      	ldr	r0, [pc, #236]	; (8005134 <_svfprintf_r+0x75c>)
 8005048:	f104 0108 	add.w	r1, r4, #8
 800504c:	6020      	str	r0, [r4, #0]
 800504e:	f300 82eb 	bgt.w	8005628 <_svfprintf_r+0xc50>
 8005052:	9816      	ldr	r0, [sp, #88]	; 0x58
 8005054:	2a07      	cmp	r2, #7
 8005056:	4403      	add	r3, r0
 8005058:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800505c:	6060      	str	r0, [r4, #4]
 800505e:	f340 82f8 	ble.w	8005652 <_svfprintf_r+0xc7a>
 8005062:	4659      	mov	r1, fp
 8005064:	4648      	mov	r0, r9
 8005066:	aa26      	add	r2, sp, #152	; 0x98
 8005068:	f004 f998 	bl	800939c <__ssprint_r>
 800506c:	2800      	cmp	r0, #0
 800506e:	f040 8623 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 8005072:	ac29      	add	r4, sp, #164	; 0xa4
 8005074:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005078:	b173      	cbz	r3, 8005098 <_svfprintf_r+0x6c0>
 800507a:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 800507e:	6023      	str	r3, [r4, #0]
 8005080:	2301      	movs	r3, #1
 8005082:	6063      	str	r3, [r4, #4]
 8005084:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005086:	3301      	adds	r3, #1
 8005088:	9328      	str	r3, [sp, #160]	; 0xa0
 800508a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800508c:	3301      	adds	r3, #1
 800508e:	2b07      	cmp	r3, #7
 8005090:	9327      	str	r3, [sp, #156]	; 0x9c
 8005092:	f300 82e0 	bgt.w	8005656 <_svfprintf_r+0xc7e>
 8005096:	3408      	adds	r4, #8
 8005098:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800509a:	b16b      	cbz	r3, 80050b8 <_svfprintf_r+0x6e0>
 800509c:	ab1f      	add	r3, sp, #124	; 0x7c
 800509e:	6023      	str	r3, [r4, #0]
 80050a0:	2302      	movs	r3, #2
 80050a2:	6063      	str	r3, [r4, #4]
 80050a4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80050a6:	3302      	adds	r3, #2
 80050a8:	9328      	str	r3, [sp, #160]	; 0xa0
 80050aa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80050ac:	3301      	adds	r3, #1
 80050ae:	2b07      	cmp	r3, #7
 80050b0:	9327      	str	r3, [sp, #156]	; 0x9c
 80050b2:	f300 82da 	bgt.w	800566a <_svfprintf_r+0xc92>
 80050b6:	3408      	adds	r4, #8
 80050b8:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80050ba:	2b80      	cmp	r3, #128	; 0x80
 80050bc:	d121      	bne.n	8005102 <_svfprintf_r+0x72a>
 80050be:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80050c2:	1a9b      	subs	r3, r3, r2
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	9316      	str	r3, [sp, #88]	; 0x58
 80050c8:	dd1b      	ble.n	8005102 <_svfprintf_r+0x72a>
 80050ca:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 80050ce:	9816      	ldr	r0, [sp, #88]	; 0x58
 80050d0:	3201      	adds	r2, #1
 80050d2:	2810      	cmp	r0, #16
 80050d4:	4818      	ldr	r0, [pc, #96]	; (8005138 <_svfprintf_r+0x760>)
 80050d6:	f104 0108 	add.w	r1, r4, #8
 80050da:	6020      	str	r0, [r4, #0]
 80050dc:	f300 82cf 	bgt.w	800567e <_svfprintf_r+0xca6>
 80050e0:	9816      	ldr	r0, [sp, #88]	; 0x58
 80050e2:	2a07      	cmp	r2, #7
 80050e4:	4403      	add	r3, r0
 80050e6:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80050ea:	6060      	str	r0, [r4, #4]
 80050ec:	f340 82dc 	ble.w	80056a8 <_svfprintf_r+0xcd0>
 80050f0:	4659      	mov	r1, fp
 80050f2:	4648      	mov	r0, r9
 80050f4:	aa26      	add	r2, sp, #152	; 0x98
 80050f6:	f004 f951 	bl	800939c <__ssprint_r>
 80050fa:	2800      	cmp	r0, #0
 80050fc:	f040 85dc 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 8005100:	ac29      	add	r4, sp, #164	; 0xa4
 8005102:	9b07      	ldr	r3, [sp, #28]
 8005104:	1aff      	subs	r7, r7, r3
 8005106:	2f00      	cmp	r7, #0
 8005108:	dd28      	ble.n	800515c <_svfprintf_r+0x784>
 800510a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800510e:	480a      	ldr	r0, [pc, #40]	; (8005138 <_svfprintf_r+0x760>)
 8005110:	2f10      	cmp	r7, #16
 8005112:	f103 0301 	add.w	r3, r3, #1
 8005116:	f104 0108 	add.w	r1, r4, #8
 800511a:	6020      	str	r0, [r4, #0]
 800511c:	f300 82c6 	bgt.w	80056ac <_svfprintf_r+0xcd4>
 8005120:	e00c      	b.n	800513c <_svfprintf_r+0x764>
 8005122:	bf00      	nop
 8005124:	0800aa61 	.word	0x0800aa61
 8005128:	0800aa50 	.word	0x0800aa50
 800512c:	40300000 	.word	0x40300000
 8005130:	3fe00000 	.word	0x3fe00000
 8005134:	0800aa74 	.word	0x0800aa74
 8005138:	0800aa84 	.word	0x0800aa84
 800513c:	6067      	str	r7, [r4, #4]
 800513e:	2b07      	cmp	r3, #7
 8005140:	4417      	add	r7, r2
 8005142:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8005146:	f340 82c4 	ble.w	80056d2 <_svfprintf_r+0xcfa>
 800514a:	4659      	mov	r1, fp
 800514c:	4648      	mov	r0, r9
 800514e:	aa26      	add	r2, sp, #152	; 0x98
 8005150:	f004 f924 	bl	800939c <__ssprint_r>
 8005154:	2800      	cmp	r0, #0
 8005156:	f040 85af 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 800515a:	ac29      	add	r4, sp, #164	; 0xa4
 800515c:	f418 7f80 	tst.w	r8, #256	; 0x100
 8005160:	9f28      	ldr	r7, [sp, #160]	; 0xa0
 8005162:	f040 82bd 	bne.w	80056e0 <_svfprintf_r+0xd08>
 8005166:	9b07      	ldr	r3, [sp, #28]
 8005168:	f8c4 a000 	str.w	sl, [r4]
 800516c:	441f      	add	r7, r3
 800516e:	6063      	str	r3, [r4, #4]
 8005170:	9728      	str	r7, [sp, #160]	; 0xa0
 8005172:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005174:	3301      	adds	r3, #1
 8005176:	2b07      	cmp	r3, #7
 8005178:	9327      	str	r3, [sp, #156]	; 0x9c
 800517a:	f300 82f6 	bgt.w	800576a <_svfprintf_r+0xd92>
 800517e:	3408      	adds	r4, #8
 8005180:	f018 0f04 	tst.w	r8, #4
 8005184:	f040 857a 	bne.w	8005c7c <_svfprintf_r+0x12a4>
 8005188:	e9dd 2113 	ldrd	r2, r1, [sp, #76]	; 0x4c
 800518c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800518e:	428a      	cmp	r2, r1
 8005190:	bfac      	ite	ge
 8005192:	189b      	addge	r3, r3, r2
 8005194:	185b      	addlt	r3, r3, r1
 8005196:	930f      	str	r3, [sp, #60]	; 0x3c
 8005198:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800519a:	b13b      	cbz	r3, 80051ac <_svfprintf_r+0x7d4>
 800519c:	4659      	mov	r1, fp
 800519e:	4648      	mov	r0, r9
 80051a0:	aa26      	add	r2, sp, #152	; 0x98
 80051a2:	f004 f8fb 	bl	800939c <__ssprint_r>
 80051a6:	2800      	cmp	r0, #0
 80051a8:	f040 8586 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 80051ac:	2300      	movs	r3, #0
 80051ae:	9327      	str	r3, [sp, #156]	; 0x9c
 80051b0:	9b08      	ldr	r3, [sp, #32]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	f040 859c 	bne.w	8005cf0 <_svfprintf_r+0x1318>
 80051b8:	ac29      	add	r4, sp, #164	; 0xa4
 80051ba:	e0e4      	b.n	8005386 <_svfprintf_r+0x9ae>
 80051bc:	9008      	str	r0, [sp, #32]
 80051be:	e632      	b.n	8004e26 <_svfprintf_r+0x44e>
 80051c0:	2306      	movs	r3, #6
 80051c2:	9008      	str	r0, [sp, #32]
 80051c4:	e620      	b.n	8004e08 <_svfprintf_r+0x430>
 80051c6:	9008      	str	r0, [sp, #32]
 80051c8:	e62d      	b.n	8004e26 <_svfprintf_r+0x44e>
 80051ca:	f802 0c01 	strb.w	r0, [r2, #-1]
 80051ce:	e696      	b.n	8004efe <_svfprintf_r+0x526>
 80051d0:	f803 0b01 	strb.w	r0, [r3], #1
 80051d4:	1aca      	subs	r2, r1, r3
 80051d6:	2a00      	cmp	r2, #0
 80051d8:	dafa      	bge.n	80051d0 <_svfprintf_r+0x7f8>
 80051da:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80051dc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80051de:	3201      	adds	r2, #1
 80051e0:	f103 0301 	add.w	r3, r3, #1
 80051e4:	bfb8      	it	lt
 80051e6:	2300      	movlt	r3, #0
 80051e8:	441d      	add	r5, r3
 80051ea:	e698      	b.n	8004f1e <_svfprintf_r+0x546>
 80051ec:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80051ee:	462b      	mov	r3, r5
 80051f0:	2030      	movs	r0, #48	; 0x30
 80051f2:	18a9      	adds	r1, r5, r2
 80051f4:	e7ee      	b.n	80051d4 <_svfprintf_r+0x7fc>
 80051f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80051f8:	2b46      	cmp	r3, #70	; 0x46
 80051fa:	d005      	beq.n	8005208 <_svfprintf_r+0x830>
 80051fc:	2b45      	cmp	r3, #69	; 0x45
 80051fe:	d11b      	bne.n	8005238 <_svfprintf_r+0x860>
 8005200:	9b07      	ldr	r3, [sp, #28]
 8005202:	1c5e      	adds	r6, r3, #1
 8005204:	2302      	movs	r3, #2
 8005206:	e001      	b.n	800520c <_svfprintf_r+0x834>
 8005208:	2303      	movs	r3, #3
 800520a:	9e07      	ldr	r6, [sp, #28]
 800520c:	aa24      	add	r2, sp, #144	; 0x90
 800520e:	9204      	str	r2, [sp, #16]
 8005210:	aa21      	add	r2, sp, #132	; 0x84
 8005212:	9203      	str	r2, [sp, #12]
 8005214:	aa20      	add	r2, sp, #128	; 0x80
 8005216:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800521a:	9300      	str	r3, [sp, #0]
 800521c:	463a      	mov	r2, r7
 800521e:	462b      	mov	r3, r5
 8005220:	4648      	mov	r0, r9
 8005222:	f002 f949 	bl	80074b8 <_dtoa_r>
 8005226:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005228:	4682      	mov	sl, r0
 800522a:	2b47      	cmp	r3, #71	; 0x47
 800522c:	d106      	bne.n	800523c <_svfprintf_r+0x864>
 800522e:	f018 0f01 	tst.w	r8, #1
 8005232:	d103      	bne.n	800523c <_svfprintf_r+0x864>
 8005234:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8005236:	e672      	b.n	8004f1e <_svfprintf_r+0x546>
 8005238:	9e07      	ldr	r6, [sp, #28]
 800523a:	e7e3      	b.n	8005204 <_svfprintf_r+0x82c>
 800523c:	eb0a 0306 	add.w	r3, sl, r6
 8005240:	9309      	str	r3, [sp, #36]	; 0x24
 8005242:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005244:	2b46      	cmp	r3, #70	; 0x46
 8005246:	d111      	bne.n	800526c <_svfprintf_r+0x894>
 8005248:	f89a 3000 	ldrb.w	r3, [sl]
 800524c:	2b30      	cmp	r3, #48	; 0x30
 800524e:	d109      	bne.n	8005264 <_svfprintf_r+0x88c>
 8005250:	2200      	movs	r2, #0
 8005252:	2300      	movs	r3, #0
 8005254:	4638      	mov	r0, r7
 8005256:	4629      	mov	r1, r5
 8005258:	f7fb fba6 	bl	80009a8 <__aeabi_dcmpeq>
 800525c:	b910      	cbnz	r0, 8005264 <_svfprintf_r+0x88c>
 800525e:	f1c6 0601 	rsb	r6, r6, #1
 8005262:	9620      	str	r6, [sp, #128]	; 0x80
 8005264:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005266:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005268:	441a      	add	r2, r3
 800526a:	9209      	str	r2, [sp, #36]	; 0x24
 800526c:	2200      	movs	r2, #0
 800526e:	2300      	movs	r3, #0
 8005270:	4638      	mov	r0, r7
 8005272:	4629      	mov	r1, r5
 8005274:	f7fb fb98 	bl	80009a8 <__aeabi_dcmpeq>
 8005278:	b108      	cbz	r0, 800527e <_svfprintf_r+0x8a6>
 800527a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800527c:	9324      	str	r3, [sp, #144]	; 0x90
 800527e:	2230      	movs	r2, #48	; 0x30
 8005280:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005282:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005284:	4299      	cmp	r1, r3
 8005286:	d9d5      	bls.n	8005234 <_svfprintf_r+0x85c>
 8005288:	1c59      	adds	r1, r3, #1
 800528a:	9124      	str	r1, [sp, #144]	; 0x90
 800528c:	701a      	strb	r2, [r3, #0]
 800528e:	e7f7      	b.n	8005280 <_svfprintf_r+0x8a8>
 8005290:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005292:	2b46      	cmp	r3, #70	; 0x46
 8005294:	f47f ae54 	bne.w	8004f40 <_svfprintf_r+0x568>
 8005298:	9a07      	ldr	r2, [sp, #28]
 800529a:	f008 0301 	and.w	r3, r8, #1
 800529e:	2d00      	cmp	r5, #0
 80052a0:	ea43 0302 	orr.w	r3, r3, r2
 80052a4:	dd1a      	ble.n	80052dc <_svfprintf_r+0x904>
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d034      	beq.n	8005314 <_svfprintf_r+0x93c>
 80052aa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80052ac:	18eb      	adds	r3, r5, r3
 80052ae:	441a      	add	r2, r3
 80052b0:	9207      	str	r2, [sp, #28]
 80052b2:	2366      	movs	r3, #102	; 0x66
 80052b4:	930a      	str	r3, [sp, #40]	; 0x28
 80052b6:	e033      	b.n	8005320 <_svfprintf_r+0x948>
 80052b8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80052bc:	f802 6b01 	strb.w	r6, [r2], #1
 80052c0:	e675      	b.n	8004fae <_svfprintf_r+0x5d6>
 80052c2:	b941      	cbnz	r1, 80052d6 <_svfprintf_r+0x8fe>
 80052c4:	2230      	movs	r2, #48	; 0x30
 80052c6:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 80052ca:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 80052ce:	3330      	adds	r3, #48	; 0x30
 80052d0:	f802 3b01 	strb.w	r3, [r2], #1
 80052d4:	e677      	b.n	8004fc6 <_svfprintf_r+0x5ee>
 80052d6:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80052da:	e7f8      	b.n	80052ce <_svfprintf_r+0x8f6>
 80052dc:	b1e3      	cbz	r3, 8005318 <_svfprintf_r+0x940>
 80052de:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80052e0:	9a07      	ldr	r2, [sp, #28]
 80052e2:	3301      	adds	r3, #1
 80052e4:	e7e3      	b.n	80052ae <_svfprintf_r+0x8d6>
 80052e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052e8:	429d      	cmp	r5, r3
 80052ea:	db07      	blt.n	80052fc <_svfprintf_r+0x924>
 80052ec:	f018 0f01 	tst.w	r8, #1
 80052f0:	d02b      	beq.n	800534a <_svfprintf_r+0x972>
 80052f2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80052f4:	18eb      	adds	r3, r5, r3
 80052f6:	9307      	str	r3, [sp, #28]
 80052f8:	2367      	movs	r3, #103	; 0x67
 80052fa:	e7db      	b.n	80052b4 <_svfprintf_r+0x8dc>
 80052fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052fe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005300:	2d00      	cmp	r5, #0
 8005302:	4413      	add	r3, r2
 8005304:	9307      	str	r3, [sp, #28]
 8005306:	dcf7      	bgt.n	80052f8 <_svfprintf_r+0x920>
 8005308:	9a07      	ldr	r2, [sp, #28]
 800530a:	f1c5 0301 	rsb	r3, r5, #1
 800530e:	441a      	add	r2, r3
 8005310:	9207      	str	r2, [sp, #28]
 8005312:	e7f1      	b.n	80052f8 <_svfprintf_r+0x920>
 8005314:	9507      	str	r5, [sp, #28]
 8005316:	e7cc      	b.n	80052b2 <_svfprintf_r+0x8da>
 8005318:	2366      	movs	r3, #102	; 0x66
 800531a:	930a      	str	r3, [sp, #40]	; 0x28
 800531c:	2301      	movs	r3, #1
 800531e:	9307      	str	r3, [sp, #28]
 8005320:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 8005324:	930c      	str	r3, [sp, #48]	; 0x30
 8005326:	d021      	beq.n	800536c <_svfprintf_r+0x994>
 8005328:	2600      	movs	r6, #0
 800532a:	2d00      	cmp	r5, #0
 800532c:	960c      	str	r6, [sp, #48]	; 0x30
 800532e:	f77f ae61 	ble.w	8004ff4 <_svfprintf_r+0x61c>
 8005332:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005334:	781b      	ldrb	r3, [r3, #0]
 8005336:	2bff      	cmp	r3, #255	; 0xff
 8005338:	d109      	bne.n	800534e <_svfprintf_r+0x976>
 800533a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800533c:	9a07      	ldr	r2, [sp, #28]
 800533e:	9915      	ldr	r1, [sp, #84]	; 0x54
 8005340:	4433      	add	r3, r6
 8005342:	fb01 2303 	mla	r3, r1, r3, r2
 8005346:	9307      	str	r3, [sp, #28]
 8005348:	e654      	b.n	8004ff4 <_svfprintf_r+0x61c>
 800534a:	9507      	str	r5, [sp, #28]
 800534c:	e7d4      	b.n	80052f8 <_svfprintf_r+0x920>
 800534e:	42ab      	cmp	r3, r5
 8005350:	daf3      	bge.n	800533a <_svfprintf_r+0x962>
 8005352:	1aed      	subs	r5, r5, r3
 8005354:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005356:	785b      	ldrb	r3, [r3, #1]
 8005358:	b133      	cbz	r3, 8005368 <_svfprintf_r+0x990>
 800535a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800535c:	3301      	adds	r3, #1
 800535e:	930c      	str	r3, [sp, #48]	; 0x30
 8005360:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005362:	3301      	adds	r3, #1
 8005364:	930d      	str	r3, [sp, #52]	; 0x34
 8005366:	e7e4      	b.n	8005332 <_svfprintf_r+0x95a>
 8005368:	3601      	adds	r6, #1
 800536a:	e7e2      	b.n	8005332 <_svfprintf_r+0x95a>
 800536c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800536e:	e641      	b.n	8004ff4 <_svfprintf_r+0x61c>
 8005370:	1d33      	adds	r3, r6, #4
 8005372:	f018 0f20 	tst.w	r8, #32
 8005376:	930b      	str	r3, [sp, #44]	; 0x2c
 8005378:	d00a      	beq.n	8005390 <_svfprintf_r+0x9b8>
 800537a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800537c:	6833      	ldr	r3, [r6, #0]
 800537e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005380:	17d2      	asrs	r2, r2, #31
 8005382:	e9c3 1200 	strd	r1, r2, [r3]
 8005386:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005388:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 800538c:	f7ff bb60 	b.w	8004a50 <_svfprintf_r+0x78>
 8005390:	f018 0f10 	tst.w	r8, #16
 8005394:	d003      	beq.n	800539e <_svfprintf_r+0x9c6>
 8005396:	6833      	ldr	r3, [r6, #0]
 8005398:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800539a:	601a      	str	r2, [r3, #0]
 800539c:	e7f3      	b.n	8005386 <_svfprintf_r+0x9ae>
 800539e:	f018 0f40 	tst.w	r8, #64	; 0x40
 80053a2:	d003      	beq.n	80053ac <_svfprintf_r+0x9d4>
 80053a4:	6833      	ldr	r3, [r6, #0]
 80053a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80053a8:	801a      	strh	r2, [r3, #0]
 80053aa:	e7ec      	b.n	8005386 <_svfprintf_r+0x9ae>
 80053ac:	f418 7f00 	tst.w	r8, #512	; 0x200
 80053b0:	d0f1      	beq.n	8005396 <_svfprintf_r+0x9be>
 80053b2:	6833      	ldr	r3, [r6, #0]
 80053b4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80053b6:	701a      	strb	r2, [r3, #0]
 80053b8:	e7e5      	b.n	8005386 <_svfprintf_r+0x9ae>
 80053ba:	f048 0810 	orr.w	r8, r8, #16
 80053be:	f018 0320 	ands.w	r3, r8, #32
 80053c2:	d020      	beq.n	8005406 <_svfprintf_r+0xa2e>
 80053c4:	1df3      	adds	r3, r6, #7
 80053c6:	f023 0307 	bic.w	r3, r3, #7
 80053ca:	461a      	mov	r2, r3
 80053cc:	f852 6b08 	ldr.w	r6, [r2], #8
 80053d0:	685f      	ldr	r7, [r3, #4]
 80053d2:	920b      	str	r2, [sp, #44]	; 0x2c
 80053d4:	2300      	movs	r3, #0
 80053d6:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 80053da:	2200      	movs	r2, #0
 80053dc:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 80053e0:	9a07      	ldr	r2, [sp, #28]
 80053e2:	3201      	adds	r2, #1
 80053e4:	f000 8495 	beq.w	8005d12 <_svfprintf_r+0x133a>
 80053e8:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 80053ec:	9208      	str	r2, [sp, #32]
 80053ee:	ea56 0207 	orrs.w	r2, r6, r7
 80053f2:	f040 8494 	bne.w	8005d1e <_svfprintf_r+0x1346>
 80053f6:	9a07      	ldr	r2, [sp, #28]
 80053f8:	2a00      	cmp	r2, #0
 80053fa:	f000 80fb 	beq.w	80055f4 <_svfprintf_r+0xc1c>
 80053fe:	2b01      	cmp	r3, #1
 8005400:	f040 8490 	bne.w	8005d24 <_svfprintf_r+0x134c>
 8005404:	e09f      	b.n	8005546 <_svfprintf_r+0xb6e>
 8005406:	4632      	mov	r2, r6
 8005408:	f852 6b04 	ldr.w	r6, [r2], #4
 800540c:	f018 0710 	ands.w	r7, r8, #16
 8005410:	920b      	str	r2, [sp, #44]	; 0x2c
 8005412:	d001      	beq.n	8005418 <_svfprintf_r+0xa40>
 8005414:	461f      	mov	r7, r3
 8005416:	e7dd      	b.n	80053d4 <_svfprintf_r+0x9fc>
 8005418:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 800541c:	d001      	beq.n	8005422 <_svfprintf_r+0xa4a>
 800541e:	b2b6      	uxth	r6, r6
 8005420:	e7d8      	b.n	80053d4 <_svfprintf_r+0x9fc>
 8005422:	f418 7700 	ands.w	r7, r8, #512	; 0x200
 8005426:	d0d5      	beq.n	80053d4 <_svfprintf_r+0x9fc>
 8005428:	b2f6      	uxtb	r6, r6
 800542a:	e7f3      	b.n	8005414 <_svfprintf_r+0xa3c>
 800542c:	4633      	mov	r3, r6
 800542e:	f853 6b04 	ldr.w	r6, [r3], #4
 8005432:	2278      	movs	r2, #120	; 0x78
 8005434:	930b      	str	r3, [sp, #44]	; 0x2c
 8005436:	2330      	movs	r3, #48	; 0x30
 8005438:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800543c:	4ba6      	ldr	r3, [pc, #664]	; (80056d8 <_svfprintf_r+0xd00>)
 800543e:	2700      	movs	r7, #0
 8005440:	931a      	str	r3, [sp, #104]	; 0x68
 8005442:	f048 0802 	orr.w	r8, r8, #2
 8005446:	2302      	movs	r3, #2
 8005448:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
 800544c:	920a      	str	r2, [sp, #40]	; 0x28
 800544e:	e7c4      	b.n	80053da <_svfprintf_r+0xa02>
 8005450:	4633      	mov	r3, r6
 8005452:	2500      	movs	r5, #0
 8005454:	f853 ab04 	ldr.w	sl, [r3], #4
 8005458:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 800545c:	930b      	str	r3, [sp, #44]	; 0x2c
 800545e:	9b07      	ldr	r3, [sp, #28]
 8005460:	1c58      	adds	r0, r3, #1
 8005462:	d010      	beq.n	8005486 <_svfprintf_r+0xaae>
 8005464:	461a      	mov	r2, r3
 8005466:	4629      	mov	r1, r5
 8005468:	4650      	mov	r0, sl
 800546a:	f003 f9fb 	bl	8008864 <memchr>
 800546e:	9008      	str	r0, [sp, #32]
 8005470:	2800      	cmp	r0, #0
 8005472:	f000 80d6 	beq.w	8005622 <_svfprintf_r+0xc4a>
 8005476:	eba0 030a 	sub.w	r3, r0, sl
 800547a:	462f      	mov	r7, r5
 800547c:	462e      	mov	r6, r5
 800547e:	e9cd 3507 	strd	r3, r5, [sp, #28]
 8005482:	950c      	str	r5, [sp, #48]	; 0x30
 8005484:	e5be      	b.n	8005004 <_svfprintf_r+0x62c>
 8005486:	4650      	mov	r0, sl
 8005488:	f7fa fe62 	bl	8000150 <strlen>
 800548c:	e9cd 0507 	strd	r0, r5, [sp, #28]
 8005490:	e46a      	b.n	8004d68 <_svfprintf_r+0x390>
 8005492:	f048 0810 	orr.w	r8, r8, #16
 8005496:	f018 0320 	ands.w	r3, r8, #32
 800549a:	d009      	beq.n	80054b0 <_svfprintf_r+0xad8>
 800549c:	1df3      	adds	r3, r6, #7
 800549e:	f023 0307 	bic.w	r3, r3, #7
 80054a2:	461a      	mov	r2, r3
 80054a4:	f852 6b08 	ldr.w	r6, [r2], #8
 80054a8:	685f      	ldr	r7, [r3, #4]
 80054aa:	920b      	str	r2, [sp, #44]	; 0x2c
 80054ac:	2301      	movs	r3, #1
 80054ae:	e794      	b.n	80053da <_svfprintf_r+0xa02>
 80054b0:	4632      	mov	r2, r6
 80054b2:	f852 6b04 	ldr.w	r6, [r2], #4
 80054b6:	f018 0710 	ands.w	r7, r8, #16
 80054ba:	920b      	str	r2, [sp, #44]	; 0x2c
 80054bc:	d001      	beq.n	80054c2 <_svfprintf_r+0xaea>
 80054be:	461f      	mov	r7, r3
 80054c0:	e7f4      	b.n	80054ac <_svfprintf_r+0xad4>
 80054c2:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 80054c6:	d001      	beq.n	80054cc <_svfprintf_r+0xaf4>
 80054c8:	b2b6      	uxth	r6, r6
 80054ca:	e7ef      	b.n	80054ac <_svfprintf_r+0xad4>
 80054cc:	f418 7700 	ands.w	r7, r8, #512	; 0x200
 80054d0:	d0ec      	beq.n	80054ac <_svfprintf_r+0xad4>
 80054d2:	b2f6      	uxtb	r6, r6
 80054d4:	e7f3      	b.n	80054be <_svfprintf_r+0xae6>
 80054d6:	4b81      	ldr	r3, [pc, #516]	; (80056dc <_svfprintf_r+0xd04>)
 80054d8:	931a      	str	r3, [sp, #104]	; 0x68
 80054da:	f018 0320 	ands.w	r3, r8, #32
 80054de:	d01b      	beq.n	8005518 <_svfprintf_r+0xb40>
 80054e0:	1df3      	adds	r3, r6, #7
 80054e2:	f023 0307 	bic.w	r3, r3, #7
 80054e6:	461a      	mov	r2, r3
 80054e8:	f852 6b08 	ldr.w	r6, [r2], #8
 80054ec:	685f      	ldr	r7, [r3, #4]
 80054ee:	920b      	str	r2, [sp, #44]	; 0x2c
 80054f0:	f018 0f01 	tst.w	r8, #1
 80054f4:	d00a      	beq.n	800550c <_svfprintf_r+0xb34>
 80054f6:	ea56 0307 	orrs.w	r3, r6, r7
 80054fa:	d007      	beq.n	800550c <_svfprintf_r+0xb34>
 80054fc:	2330      	movs	r3, #48	; 0x30
 80054fe:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8005502:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005504:	f048 0802 	orr.w	r8, r8, #2
 8005508:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800550c:	2302      	movs	r3, #2
 800550e:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8005512:	e762      	b.n	80053da <_svfprintf_r+0xa02>
 8005514:	4b70      	ldr	r3, [pc, #448]	; (80056d8 <_svfprintf_r+0xd00>)
 8005516:	e7df      	b.n	80054d8 <_svfprintf_r+0xb00>
 8005518:	4632      	mov	r2, r6
 800551a:	f852 6b04 	ldr.w	r6, [r2], #4
 800551e:	f018 0710 	ands.w	r7, r8, #16
 8005522:	920b      	str	r2, [sp, #44]	; 0x2c
 8005524:	d001      	beq.n	800552a <_svfprintf_r+0xb52>
 8005526:	461f      	mov	r7, r3
 8005528:	e7e2      	b.n	80054f0 <_svfprintf_r+0xb18>
 800552a:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 800552e:	d001      	beq.n	8005534 <_svfprintf_r+0xb5c>
 8005530:	b2b6      	uxth	r6, r6
 8005532:	e7dd      	b.n	80054f0 <_svfprintf_r+0xb18>
 8005534:	f418 7700 	ands.w	r7, r8, #512	; 0x200
 8005538:	d0da      	beq.n	80054f0 <_svfprintf_r+0xb18>
 800553a:	b2f6      	uxtb	r6, r6
 800553c:	e7f3      	b.n	8005526 <_svfprintf_r+0xb4e>
 800553e:	2e0a      	cmp	r6, #10
 8005540:	f177 0300 	sbcs.w	r3, r7, #0
 8005544:	d206      	bcs.n	8005554 <_svfprintf_r+0xb7c>
 8005546:	3630      	adds	r6, #48	; 0x30
 8005548:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 800554c:	f20d 1a47 	addw	sl, sp, #327	; 0x147
 8005550:	f000 bc04 	b.w	8005d5c <_svfprintf_r+0x1384>
 8005554:	2300      	movs	r3, #0
 8005556:	9309      	str	r3, [sp, #36]	; 0x24
 8005558:	9b08      	ldr	r3, [sp, #32]
 800555a:	ad52      	add	r5, sp, #328	; 0x148
 800555c:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 8005560:	220a      	movs	r2, #10
 8005562:	2300      	movs	r3, #0
 8005564:	4630      	mov	r0, r6
 8005566:	4639      	mov	r1, r7
 8005568:	f7fb fd12 	bl	8000f90 <__aeabi_uldivmod>
 800556c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800556e:	3230      	adds	r2, #48	; 0x30
 8005570:	3301      	adds	r3, #1
 8005572:	f105 3aff 	add.w	sl, r5, #4294967295
 8005576:	f805 2c01 	strb.w	r2, [r5, #-1]
 800557a:	9309      	str	r3, [sp, #36]	; 0x24
 800557c:	f1b8 0f00 	cmp.w	r8, #0
 8005580:	d019      	beq.n	80055b6 <_svfprintf_r+0xbde>
 8005582:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005584:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005586:	781b      	ldrb	r3, [r3, #0]
 8005588:	429a      	cmp	r2, r3
 800558a:	d114      	bne.n	80055b6 <_svfprintf_r+0xbde>
 800558c:	2aff      	cmp	r2, #255	; 0xff
 800558e:	d012      	beq.n	80055b6 <_svfprintf_r+0xbde>
 8005590:	2e0a      	cmp	r6, #10
 8005592:	f177 0300 	sbcs.w	r3, r7, #0
 8005596:	d30e      	bcc.n	80055b6 <_svfprintf_r+0xbde>
 8005598:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800559a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800559c:	ebaa 0a03 	sub.w	sl, sl, r3
 80055a0:	461a      	mov	r2, r3
 80055a2:	4650      	mov	r0, sl
 80055a4:	f003 fee7 	bl	8009376 <strncpy>
 80055a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80055aa:	785d      	ldrb	r5, [r3, #1]
 80055ac:	b195      	cbz	r5, 80055d4 <_svfprintf_r+0xbfc>
 80055ae:	3301      	adds	r3, #1
 80055b0:	930d      	str	r3, [sp, #52]	; 0x34
 80055b2:	2300      	movs	r3, #0
 80055b4:	9309      	str	r3, [sp, #36]	; 0x24
 80055b6:	2300      	movs	r3, #0
 80055b8:	220a      	movs	r2, #10
 80055ba:	4630      	mov	r0, r6
 80055bc:	4639      	mov	r1, r7
 80055be:	f7fb fce7 	bl	8000f90 <__aeabi_uldivmod>
 80055c2:	2e0a      	cmp	r6, #10
 80055c4:	f177 0300 	sbcs.w	r3, r7, #0
 80055c8:	f0c0 83c8 	bcc.w	8005d5c <_svfprintf_r+0x1384>
 80055cc:	4606      	mov	r6, r0
 80055ce:	460f      	mov	r7, r1
 80055d0:	4655      	mov	r5, sl
 80055d2:	e7c5      	b.n	8005560 <_svfprintf_r+0xb88>
 80055d4:	9509      	str	r5, [sp, #36]	; 0x24
 80055d6:	e7ee      	b.n	80055b6 <_svfprintf_r+0xbde>
 80055d8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80055da:	f006 030f 	and.w	r3, r6, #15
 80055de:	5cd3      	ldrb	r3, [r2, r3]
 80055e0:	0936      	lsrs	r6, r6, #4
 80055e2:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 80055e6:	093f      	lsrs	r7, r7, #4
 80055e8:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 80055ec:	ea56 0307 	orrs.w	r3, r6, r7
 80055f0:	d1f2      	bne.n	80055d8 <_svfprintf_r+0xc00>
 80055f2:	e3b3      	b.n	8005d5c <_svfprintf_r+0x1384>
 80055f4:	b933      	cbnz	r3, 8005604 <_svfprintf_r+0xc2c>
 80055f6:	f018 0f01 	tst.w	r8, #1
 80055fa:	d003      	beq.n	8005604 <_svfprintf_r+0xc2c>
 80055fc:	2330      	movs	r3, #48	; 0x30
 80055fe:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8005602:	e7a3      	b.n	800554c <_svfprintf_r+0xb74>
 8005604:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 8005608:	e3a8      	b.n	8005d5c <_svfprintf_r+0x1384>
 800560a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800560c:	2b00      	cmp	r3, #0
 800560e:	f000 8375 	beq.w	8005cfc <_svfprintf_r+0x1324>
 8005612:	2000      	movs	r0, #0
 8005614:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8005618:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800561c:	960b      	str	r6, [sp, #44]	; 0x2c
 800561e:	f7ff bb36 	b.w	8004c8e <_svfprintf_r+0x2b6>
 8005622:	9f08      	ldr	r7, [sp, #32]
 8005624:	f7ff bba1 	b.w	8004d6a <_svfprintf_r+0x392>
 8005628:	2010      	movs	r0, #16
 800562a:	2a07      	cmp	r2, #7
 800562c:	4403      	add	r3, r0
 800562e:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8005632:	6060      	str	r0, [r4, #4]
 8005634:	dd08      	ble.n	8005648 <_svfprintf_r+0xc70>
 8005636:	4659      	mov	r1, fp
 8005638:	4648      	mov	r0, r9
 800563a:	aa26      	add	r2, sp, #152	; 0x98
 800563c:	f003 feae 	bl	800939c <__ssprint_r>
 8005640:	2800      	cmp	r0, #0
 8005642:	f040 8339 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 8005646:	a929      	add	r1, sp, #164	; 0xa4
 8005648:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800564a:	460c      	mov	r4, r1
 800564c:	3b10      	subs	r3, #16
 800564e:	9316      	str	r3, [sp, #88]	; 0x58
 8005650:	e4f4      	b.n	800503c <_svfprintf_r+0x664>
 8005652:	460c      	mov	r4, r1
 8005654:	e50e      	b.n	8005074 <_svfprintf_r+0x69c>
 8005656:	4659      	mov	r1, fp
 8005658:	4648      	mov	r0, r9
 800565a:	aa26      	add	r2, sp, #152	; 0x98
 800565c:	f003 fe9e 	bl	800939c <__ssprint_r>
 8005660:	2800      	cmp	r0, #0
 8005662:	f040 8329 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 8005666:	ac29      	add	r4, sp, #164	; 0xa4
 8005668:	e516      	b.n	8005098 <_svfprintf_r+0x6c0>
 800566a:	4659      	mov	r1, fp
 800566c:	4648      	mov	r0, r9
 800566e:	aa26      	add	r2, sp, #152	; 0x98
 8005670:	f003 fe94 	bl	800939c <__ssprint_r>
 8005674:	2800      	cmp	r0, #0
 8005676:	f040 831f 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 800567a:	ac29      	add	r4, sp, #164	; 0xa4
 800567c:	e51c      	b.n	80050b8 <_svfprintf_r+0x6e0>
 800567e:	2010      	movs	r0, #16
 8005680:	2a07      	cmp	r2, #7
 8005682:	4403      	add	r3, r0
 8005684:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8005688:	6060      	str	r0, [r4, #4]
 800568a:	dd08      	ble.n	800569e <_svfprintf_r+0xcc6>
 800568c:	4659      	mov	r1, fp
 800568e:	4648      	mov	r0, r9
 8005690:	aa26      	add	r2, sp, #152	; 0x98
 8005692:	f003 fe83 	bl	800939c <__ssprint_r>
 8005696:	2800      	cmp	r0, #0
 8005698:	f040 830e 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 800569c:	a929      	add	r1, sp, #164	; 0xa4
 800569e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80056a0:	460c      	mov	r4, r1
 80056a2:	3b10      	subs	r3, #16
 80056a4:	9316      	str	r3, [sp, #88]	; 0x58
 80056a6:	e510      	b.n	80050ca <_svfprintf_r+0x6f2>
 80056a8:	460c      	mov	r4, r1
 80056aa:	e52a      	b.n	8005102 <_svfprintf_r+0x72a>
 80056ac:	2010      	movs	r0, #16
 80056ae:	2b07      	cmp	r3, #7
 80056b0:	4402      	add	r2, r0
 80056b2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80056b6:	6060      	str	r0, [r4, #4]
 80056b8:	dd08      	ble.n	80056cc <_svfprintf_r+0xcf4>
 80056ba:	4659      	mov	r1, fp
 80056bc:	4648      	mov	r0, r9
 80056be:	aa26      	add	r2, sp, #152	; 0x98
 80056c0:	f003 fe6c 	bl	800939c <__ssprint_r>
 80056c4:	2800      	cmp	r0, #0
 80056c6:	f040 82f7 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 80056ca:	a929      	add	r1, sp, #164	; 0xa4
 80056cc:	460c      	mov	r4, r1
 80056ce:	3f10      	subs	r7, #16
 80056d0:	e51b      	b.n	800510a <_svfprintf_r+0x732>
 80056d2:	460c      	mov	r4, r1
 80056d4:	e542      	b.n	800515c <_svfprintf_r+0x784>
 80056d6:	bf00      	nop
 80056d8:	0800aa50 	.word	0x0800aa50
 80056dc:	0800aa61 	.word	0x0800aa61
 80056e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056e2:	2b65      	cmp	r3, #101	; 0x65
 80056e4:	f340 8230 	ble.w	8005b48 <_svfprintf_r+0x1170>
 80056e8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80056ec:	2200      	movs	r2, #0
 80056ee:	2300      	movs	r3, #0
 80056f0:	f7fb f95a 	bl	80009a8 <__aeabi_dcmpeq>
 80056f4:	2800      	cmp	r0, #0
 80056f6:	d068      	beq.n	80057ca <_svfprintf_r+0xdf2>
 80056f8:	4b6d      	ldr	r3, [pc, #436]	; (80058b0 <_svfprintf_r+0xed8>)
 80056fa:	6023      	str	r3, [r4, #0]
 80056fc:	2301      	movs	r3, #1
 80056fe:	441f      	add	r7, r3
 8005700:	6063      	str	r3, [r4, #4]
 8005702:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005704:	9728      	str	r7, [sp, #160]	; 0xa0
 8005706:	3301      	adds	r3, #1
 8005708:	2b07      	cmp	r3, #7
 800570a:	9327      	str	r3, [sp, #156]	; 0x9c
 800570c:	dc37      	bgt.n	800577e <_svfprintf_r+0xda6>
 800570e:	3408      	adds	r4, #8
 8005710:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005712:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005714:	4293      	cmp	r3, r2
 8005716:	db03      	blt.n	8005720 <_svfprintf_r+0xd48>
 8005718:	f018 0f01 	tst.w	r8, #1
 800571c:	f43f ad30 	beq.w	8005180 <_svfprintf_r+0x7a8>
 8005720:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005722:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005724:	6023      	str	r3, [r4, #0]
 8005726:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005728:	6063      	str	r3, [r4, #4]
 800572a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800572c:	4413      	add	r3, r2
 800572e:	9328      	str	r3, [sp, #160]	; 0xa0
 8005730:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005732:	3301      	adds	r3, #1
 8005734:	2b07      	cmp	r3, #7
 8005736:	9327      	str	r3, [sp, #156]	; 0x9c
 8005738:	dc2b      	bgt.n	8005792 <_svfprintf_r+0xdba>
 800573a:	3408      	adds	r4, #8
 800573c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800573e:	1e5d      	subs	r5, r3, #1
 8005740:	2d00      	cmp	r5, #0
 8005742:	f77f ad1d 	ble.w	8005180 <_svfprintf_r+0x7a8>
 8005746:	2710      	movs	r7, #16
 8005748:	4e5a      	ldr	r6, [pc, #360]	; (80058b4 <_svfprintf_r+0xedc>)
 800574a:	2d10      	cmp	r5, #16
 800574c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005750:	f104 0108 	add.w	r1, r4, #8
 8005754:	f103 0301 	add.w	r3, r3, #1
 8005758:	6026      	str	r6, [r4, #0]
 800575a:	dc24      	bgt.n	80057a6 <_svfprintf_r+0xdce>
 800575c:	6065      	str	r5, [r4, #4]
 800575e:	2b07      	cmp	r3, #7
 8005760:	4415      	add	r5, r2
 8005762:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8005766:	f340 8286 	ble.w	8005c76 <_svfprintf_r+0x129e>
 800576a:	4659      	mov	r1, fp
 800576c:	4648      	mov	r0, r9
 800576e:	aa26      	add	r2, sp, #152	; 0x98
 8005770:	f003 fe14 	bl	800939c <__ssprint_r>
 8005774:	2800      	cmp	r0, #0
 8005776:	f040 829f 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 800577a:	ac29      	add	r4, sp, #164	; 0xa4
 800577c:	e500      	b.n	8005180 <_svfprintf_r+0x7a8>
 800577e:	4659      	mov	r1, fp
 8005780:	4648      	mov	r0, r9
 8005782:	aa26      	add	r2, sp, #152	; 0x98
 8005784:	f003 fe0a 	bl	800939c <__ssprint_r>
 8005788:	2800      	cmp	r0, #0
 800578a:	f040 8295 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 800578e:	ac29      	add	r4, sp, #164	; 0xa4
 8005790:	e7be      	b.n	8005710 <_svfprintf_r+0xd38>
 8005792:	4659      	mov	r1, fp
 8005794:	4648      	mov	r0, r9
 8005796:	aa26      	add	r2, sp, #152	; 0x98
 8005798:	f003 fe00 	bl	800939c <__ssprint_r>
 800579c:	2800      	cmp	r0, #0
 800579e:	f040 828b 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 80057a2:	ac29      	add	r4, sp, #164	; 0xa4
 80057a4:	e7ca      	b.n	800573c <_svfprintf_r+0xd64>
 80057a6:	3210      	adds	r2, #16
 80057a8:	2b07      	cmp	r3, #7
 80057aa:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80057ae:	6067      	str	r7, [r4, #4]
 80057b0:	dd08      	ble.n	80057c4 <_svfprintf_r+0xdec>
 80057b2:	4659      	mov	r1, fp
 80057b4:	4648      	mov	r0, r9
 80057b6:	aa26      	add	r2, sp, #152	; 0x98
 80057b8:	f003 fdf0 	bl	800939c <__ssprint_r>
 80057bc:	2800      	cmp	r0, #0
 80057be:	f040 827b 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 80057c2:	a929      	add	r1, sp, #164	; 0xa4
 80057c4:	460c      	mov	r4, r1
 80057c6:	3d10      	subs	r5, #16
 80057c8:	e7bf      	b.n	800574a <_svfprintf_r+0xd72>
 80057ca:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	dc73      	bgt.n	80058b8 <_svfprintf_r+0xee0>
 80057d0:	4b37      	ldr	r3, [pc, #220]	; (80058b0 <_svfprintf_r+0xed8>)
 80057d2:	6023      	str	r3, [r4, #0]
 80057d4:	2301      	movs	r3, #1
 80057d6:	441f      	add	r7, r3
 80057d8:	6063      	str	r3, [r4, #4]
 80057da:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80057dc:	9728      	str	r7, [sp, #160]	; 0xa0
 80057de:	3301      	adds	r3, #1
 80057e0:	2b07      	cmp	r3, #7
 80057e2:	9327      	str	r3, [sp, #156]	; 0x9c
 80057e4:	dc3d      	bgt.n	8005862 <_svfprintf_r+0xe8a>
 80057e6:	3408      	adds	r4, #8
 80057e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80057ea:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80057ec:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80057ee:	430a      	orrs	r2, r1
 80057f0:	f008 0101 	and.w	r1, r8, #1
 80057f4:	430a      	orrs	r2, r1
 80057f6:	f43f acc3 	beq.w	8005180 <_svfprintf_r+0x7a8>
 80057fa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80057fc:	6022      	str	r2, [r4, #0]
 80057fe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005800:	4413      	add	r3, r2
 8005802:	9328      	str	r3, [sp, #160]	; 0xa0
 8005804:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005806:	6062      	str	r2, [r4, #4]
 8005808:	3301      	adds	r3, #1
 800580a:	2b07      	cmp	r3, #7
 800580c:	9327      	str	r3, [sp, #156]	; 0x9c
 800580e:	dc32      	bgt.n	8005876 <_svfprintf_r+0xe9e>
 8005810:	3408      	adds	r4, #8
 8005812:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8005814:	2d00      	cmp	r5, #0
 8005816:	da1b      	bge.n	8005850 <_svfprintf_r+0xe78>
 8005818:	4623      	mov	r3, r4
 800581a:	2710      	movs	r7, #16
 800581c:	4e25      	ldr	r6, [pc, #148]	; (80058b4 <_svfprintf_r+0xedc>)
 800581e:	426d      	negs	r5, r5
 8005820:	2d10      	cmp	r5, #16
 8005822:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8005826:	f104 0408 	add.w	r4, r4, #8
 800582a:	f102 0201 	add.w	r2, r2, #1
 800582e:	601e      	str	r6, [r3, #0]
 8005830:	dc2b      	bgt.n	800588a <_svfprintf_r+0xeb2>
 8005832:	605d      	str	r5, [r3, #4]
 8005834:	2a07      	cmp	r2, #7
 8005836:	440d      	add	r5, r1
 8005838:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800583c:	dd08      	ble.n	8005850 <_svfprintf_r+0xe78>
 800583e:	4659      	mov	r1, fp
 8005840:	4648      	mov	r0, r9
 8005842:	aa26      	add	r2, sp, #152	; 0x98
 8005844:	f003 fdaa 	bl	800939c <__ssprint_r>
 8005848:	2800      	cmp	r0, #0
 800584a:	f040 8235 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 800584e:	ac29      	add	r4, sp, #164	; 0xa4
 8005850:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005852:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005854:	6063      	str	r3, [r4, #4]
 8005856:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005858:	f8c4 a000 	str.w	sl, [r4]
 800585c:	4413      	add	r3, r2
 800585e:	9328      	str	r3, [sp, #160]	; 0xa0
 8005860:	e487      	b.n	8005172 <_svfprintf_r+0x79a>
 8005862:	4659      	mov	r1, fp
 8005864:	4648      	mov	r0, r9
 8005866:	aa26      	add	r2, sp, #152	; 0x98
 8005868:	f003 fd98 	bl	800939c <__ssprint_r>
 800586c:	2800      	cmp	r0, #0
 800586e:	f040 8223 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 8005872:	ac29      	add	r4, sp, #164	; 0xa4
 8005874:	e7b8      	b.n	80057e8 <_svfprintf_r+0xe10>
 8005876:	4659      	mov	r1, fp
 8005878:	4648      	mov	r0, r9
 800587a:	aa26      	add	r2, sp, #152	; 0x98
 800587c:	f003 fd8e 	bl	800939c <__ssprint_r>
 8005880:	2800      	cmp	r0, #0
 8005882:	f040 8219 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 8005886:	ac29      	add	r4, sp, #164	; 0xa4
 8005888:	e7c3      	b.n	8005812 <_svfprintf_r+0xe3a>
 800588a:	3110      	adds	r1, #16
 800588c:	2a07      	cmp	r2, #7
 800588e:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8005892:	605f      	str	r7, [r3, #4]
 8005894:	dd08      	ble.n	80058a8 <_svfprintf_r+0xed0>
 8005896:	4659      	mov	r1, fp
 8005898:	4648      	mov	r0, r9
 800589a:	aa26      	add	r2, sp, #152	; 0x98
 800589c:	f003 fd7e 	bl	800939c <__ssprint_r>
 80058a0:	2800      	cmp	r0, #0
 80058a2:	f040 8209 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 80058a6:	ac29      	add	r4, sp, #164	; 0xa4
 80058a8:	4623      	mov	r3, r4
 80058aa:	3d10      	subs	r5, #16
 80058ac:	e7b8      	b.n	8005820 <_svfprintf_r+0xe48>
 80058ae:	bf00      	nop
 80058b0:	0800aa72 	.word	0x0800aa72
 80058b4:	0800aa84 	.word	0x0800aa84
 80058b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058ba:	42ab      	cmp	r3, r5
 80058bc:	bfa8      	it	ge
 80058be:	462b      	movge	r3, r5
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	9307      	str	r3, [sp, #28]
 80058c4:	dd0a      	ble.n	80058dc <_svfprintf_r+0xf04>
 80058c6:	441f      	add	r7, r3
 80058c8:	e9c4 a300 	strd	sl, r3, [r4]
 80058cc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80058ce:	9728      	str	r7, [sp, #160]	; 0xa0
 80058d0:	3301      	adds	r3, #1
 80058d2:	2b07      	cmp	r3, #7
 80058d4:	9327      	str	r3, [sp, #156]	; 0x9c
 80058d6:	f300 8085 	bgt.w	80059e4 <_svfprintf_r+0x100c>
 80058da:	3408      	adds	r4, #8
 80058dc:	9b07      	ldr	r3, [sp, #28]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	bfb4      	ite	lt
 80058e2:	462f      	movlt	r7, r5
 80058e4:	1aef      	subge	r7, r5, r3
 80058e6:	2f00      	cmp	r7, #0
 80058e8:	dd19      	ble.n	800591e <_svfprintf_r+0xf46>
 80058ea:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80058ee:	4895      	ldr	r0, [pc, #596]	; (8005b44 <_svfprintf_r+0x116c>)
 80058f0:	2f10      	cmp	r7, #16
 80058f2:	f103 0301 	add.w	r3, r3, #1
 80058f6:	f104 0108 	add.w	r1, r4, #8
 80058fa:	6020      	str	r0, [r4, #0]
 80058fc:	dc7c      	bgt.n	80059f8 <_svfprintf_r+0x1020>
 80058fe:	6067      	str	r7, [r4, #4]
 8005900:	2b07      	cmp	r3, #7
 8005902:	4417      	add	r7, r2
 8005904:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8005908:	f340 8089 	ble.w	8005a1e <_svfprintf_r+0x1046>
 800590c:	4659      	mov	r1, fp
 800590e:	4648      	mov	r0, r9
 8005910:	aa26      	add	r2, sp, #152	; 0x98
 8005912:	f003 fd43 	bl	800939c <__ssprint_r>
 8005916:	2800      	cmp	r0, #0
 8005918:	f040 81ce 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 800591c:	ac29      	add	r4, sp, #164	; 0xa4
 800591e:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8005922:	4455      	add	r5, sl
 8005924:	d009      	beq.n	800593a <_svfprintf_r+0xf62>
 8005926:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005928:	2b00      	cmp	r3, #0
 800592a:	d17a      	bne.n	8005a22 <_svfprintf_r+0x104a>
 800592c:	2e00      	cmp	r6, #0
 800592e:	d17a      	bne.n	8005a26 <_svfprintf_r+0x104e>
 8005930:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005932:	4453      	add	r3, sl
 8005934:	429d      	cmp	r5, r3
 8005936:	bf28      	it	cs
 8005938:	461d      	movcs	r5, r3
 800593a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800593c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800593e:	4293      	cmp	r3, r2
 8005940:	db02      	blt.n	8005948 <_svfprintf_r+0xf70>
 8005942:	f018 0f01 	tst.w	r8, #1
 8005946:	d00e      	beq.n	8005966 <_svfprintf_r+0xf8e>
 8005948:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800594a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800594c:	6023      	str	r3, [r4, #0]
 800594e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005950:	6063      	str	r3, [r4, #4]
 8005952:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005954:	4413      	add	r3, r2
 8005956:	9328      	str	r3, [sp, #160]	; 0xa0
 8005958:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800595a:	3301      	adds	r3, #1
 800595c:	2b07      	cmp	r3, #7
 800595e:	9327      	str	r3, [sp, #156]	; 0x9c
 8005960:	f300 80db 	bgt.w	8005b1a <_svfprintf_r+0x1142>
 8005964:	3408      	adds	r4, #8
 8005966:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005968:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800596a:	eb0a 0203 	add.w	r2, sl, r3
 800596e:	1b9e      	subs	r6, r3, r6
 8005970:	1b52      	subs	r2, r2, r5
 8005972:	4296      	cmp	r6, r2
 8005974:	bfa8      	it	ge
 8005976:	4616      	movge	r6, r2
 8005978:	2e00      	cmp	r6, #0
 800597a:	dd0b      	ble.n	8005994 <_svfprintf_r+0xfbc>
 800597c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800597e:	e9c4 5600 	strd	r5, r6, [r4]
 8005982:	4433      	add	r3, r6
 8005984:	9328      	str	r3, [sp, #160]	; 0xa0
 8005986:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005988:	3301      	adds	r3, #1
 800598a:	2b07      	cmp	r3, #7
 800598c:	9327      	str	r3, [sp, #156]	; 0x9c
 800598e:	f300 80ce 	bgt.w	8005b2e <_svfprintf_r+0x1156>
 8005992:	3408      	adds	r4, #8
 8005994:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8005996:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005998:	2e00      	cmp	r6, #0
 800599a:	eba3 0505 	sub.w	r5, r3, r5
 800599e:	bfa8      	it	ge
 80059a0:	1bad      	subge	r5, r5, r6
 80059a2:	2d00      	cmp	r5, #0
 80059a4:	f77f abec 	ble.w	8005180 <_svfprintf_r+0x7a8>
 80059a8:	2710      	movs	r7, #16
 80059aa:	4e66      	ldr	r6, [pc, #408]	; (8005b44 <_svfprintf_r+0x116c>)
 80059ac:	2d10      	cmp	r5, #16
 80059ae:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80059b2:	f104 0108 	add.w	r1, r4, #8
 80059b6:	f103 0301 	add.w	r3, r3, #1
 80059ba:	6026      	str	r6, [r4, #0]
 80059bc:	f77f aece 	ble.w	800575c <_svfprintf_r+0xd84>
 80059c0:	3210      	adds	r2, #16
 80059c2:	2b07      	cmp	r3, #7
 80059c4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80059c8:	6067      	str	r7, [r4, #4]
 80059ca:	dd08      	ble.n	80059de <_svfprintf_r+0x1006>
 80059cc:	4659      	mov	r1, fp
 80059ce:	4648      	mov	r0, r9
 80059d0:	aa26      	add	r2, sp, #152	; 0x98
 80059d2:	f003 fce3 	bl	800939c <__ssprint_r>
 80059d6:	2800      	cmp	r0, #0
 80059d8:	f040 816e 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 80059dc:	a929      	add	r1, sp, #164	; 0xa4
 80059de:	460c      	mov	r4, r1
 80059e0:	3d10      	subs	r5, #16
 80059e2:	e7e3      	b.n	80059ac <_svfprintf_r+0xfd4>
 80059e4:	4659      	mov	r1, fp
 80059e6:	4648      	mov	r0, r9
 80059e8:	aa26      	add	r2, sp, #152	; 0x98
 80059ea:	f003 fcd7 	bl	800939c <__ssprint_r>
 80059ee:	2800      	cmp	r0, #0
 80059f0:	f040 8162 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 80059f4:	ac29      	add	r4, sp, #164	; 0xa4
 80059f6:	e771      	b.n	80058dc <_svfprintf_r+0xf04>
 80059f8:	2010      	movs	r0, #16
 80059fa:	2b07      	cmp	r3, #7
 80059fc:	4402      	add	r2, r0
 80059fe:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005a02:	6060      	str	r0, [r4, #4]
 8005a04:	dd08      	ble.n	8005a18 <_svfprintf_r+0x1040>
 8005a06:	4659      	mov	r1, fp
 8005a08:	4648      	mov	r0, r9
 8005a0a:	aa26      	add	r2, sp, #152	; 0x98
 8005a0c:	f003 fcc6 	bl	800939c <__ssprint_r>
 8005a10:	2800      	cmp	r0, #0
 8005a12:	f040 8151 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 8005a16:	a929      	add	r1, sp, #164	; 0xa4
 8005a18:	460c      	mov	r4, r1
 8005a1a:	3f10      	subs	r7, #16
 8005a1c:	e765      	b.n	80058ea <_svfprintf_r+0xf12>
 8005a1e:	460c      	mov	r4, r1
 8005a20:	e77d      	b.n	800591e <_svfprintf_r+0xf46>
 8005a22:	2e00      	cmp	r6, #0
 8005a24:	d049      	beq.n	8005aba <_svfprintf_r+0x10e2>
 8005a26:	3e01      	subs	r6, #1
 8005a28:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8005a2a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005a2c:	6023      	str	r3, [r4, #0]
 8005a2e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005a30:	6063      	str	r3, [r4, #4]
 8005a32:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005a34:	4413      	add	r3, r2
 8005a36:	9328      	str	r3, [sp, #160]	; 0xa0
 8005a38:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005a3a:	3301      	adds	r3, #1
 8005a3c:	2b07      	cmp	r3, #7
 8005a3e:	9327      	str	r3, [sp, #156]	; 0x9c
 8005a40:	dc42      	bgt.n	8005ac8 <_svfprintf_r+0x10f0>
 8005a42:	3408      	adds	r4, #8
 8005a44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a46:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005a48:	4453      	add	r3, sl
 8005a4a:	7812      	ldrb	r2, [r2, #0]
 8005a4c:	1b5b      	subs	r3, r3, r5
 8005a4e:	429a      	cmp	r2, r3
 8005a50:	bfa8      	it	ge
 8005a52:	461a      	movge	r2, r3
 8005a54:	2a00      	cmp	r2, #0
 8005a56:	9207      	str	r2, [sp, #28]
 8005a58:	dd0a      	ble.n	8005a70 <_svfprintf_r+0x1098>
 8005a5a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005a5c:	e9c4 5200 	strd	r5, r2, [r4]
 8005a60:	4413      	add	r3, r2
 8005a62:	9328      	str	r3, [sp, #160]	; 0xa0
 8005a64:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005a66:	3301      	adds	r3, #1
 8005a68:	2b07      	cmp	r3, #7
 8005a6a:	9327      	str	r3, [sp, #156]	; 0x9c
 8005a6c:	dc36      	bgt.n	8005adc <_svfprintf_r+0x1104>
 8005a6e:	3408      	adds	r4, #8
 8005a70:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005a72:	781f      	ldrb	r7, [r3, #0]
 8005a74:	9b07      	ldr	r3, [sp, #28]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	bfa8      	it	ge
 8005a7a:	1aff      	subge	r7, r7, r3
 8005a7c:	2f00      	cmp	r7, #0
 8005a7e:	dd18      	ble.n	8005ab2 <_svfprintf_r+0x10da>
 8005a80:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005a84:	482f      	ldr	r0, [pc, #188]	; (8005b44 <_svfprintf_r+0x116c>)
 8005a86:	2f10      	cmp	r7, #16
 8005a88:	f103 0301 	add.w	r3, r3, #1
 8005a8c:	f104 0108 	add.w	r1, r4, #8
 8005a90:	6020      	str	r0, [r4, #0]
 8005a92:	dc2d      	bgt.n	8005af0 <_svfprintf_r+0x1118>
 8005a94:	443a      	add	r2, r7
 8005a96:	2b07      	cmp	r3, #7
 8005a98:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005a9c:	6067      	str	r7, [r4, #4]
 8005a9e:	dd3a      	ble.n	8005b16 <_svfprintf_r+0x113e>
 8005aa0:	4659      	mov	r1, fp
 8005aa2:	4648      	mov	r0, r9
 8005aa4:	aa26      	add	r2, sp, #152	; 0x98
 8005aa6:	f003 fc79 	bl	800939c <__ssprint_r>
 8005aaa:	2800      	cmp	r0, #0
 8005aac:	f040 8104 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 8005ab0:	ac29      	add	r4, sp, #164	; 0xa4
 8005ab2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005ab4:	781b      	ldrb	r3, [r3, #0]
 8005ab6:	441d      	add	r5, r3
 8005ab8:	e735      	b.n	8005926 <_svfprintf_r+0xf4e>
 8005aba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005abc:	3b01      	subs	r3, #1
 8005abe:	930d      	str	r3, [sp, #52]	; 0x34
 8005ac0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ac2:	3b01      	subs	r3, #1
 8005ac4:	930c      	str	r3, [sp, #48]	; 0x30
 8005ac6:	e7af      	b.n	8005a28 <_svfprintf_r+0x1050>
 8005ac8:	4659      	mov	r1, fp
 8005aca:	4648      	mov	r0, r9
 8005acc:	aa26      	add	r2, sp, #152	; 0x98
 8005ace:	f003 fc65 	bl	800939c <__ssprint_r>
 8005ad2:	2800      	cmp	r0, #0
 8005ad4:	f040 80f0 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 8005ad8:	ac29      	add	r4, sp, #164	; 0xa4
 8005ada:	e7b3      	b.n	8005a44 <_svfprintf_r+0x106c>
 8005adc:	4659      	mov	r1, fp
 8005ade:	4648      	mov	r0, r9
 8005ae0:	aa26      	add	r2, sp, #152	; 0x98
 8005ae2:	f003 fc5b 	bl	800939c <__ssprint_r>
 8005ae6:	2800      	cmp	r0, #0
 8005ae8:	f040 80e6 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 8005aec:	ac29      	add	r4, sp, #164	; 0xa4
 8005aee:	e7bf      	b.n	8005a70 <_svfprintf_r+0x1098>
 8005af0:	2010      	movs	r0, #16
 8005af2:	2b07      	cmp	r3, #7
 8005af4:	4402      	add	r2, r0
 8005af6:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005afa:	6060      	str	r0, [r4, #4]
 8005afc:	dd08      	ble.n	8005b10 <_svfprintf_r+0x1138>
 8005afe:	4659      	mov	r1, fp
 8005b00:	4648      	mov	r0, r9
 8005b02:	aa26      	add	r2, sp, #152	; 0x98
 8005b04:	f003 fc4a 	bl	800939c <__ssprint_r>
 8005b08:	2800      	cmp	r0, #0
 8005b0a:	f040 80d5 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 8005b0e:	a929      	add	r1, sp, #164	; 0xa4
 8005b10:	460c      	mov	r4, r1
 8005b12:	3f10      	subs	r7, #16
 8005b14:	e7b4      	b.n	8005a80 <_svfprintf_r+0x10a8>
 8005b16:	460c      	mov	r4, r1
 8005b18:	e7cb      	b.n	8005ab2 <_svfprintf_r+0x10da>
 8005b1a:	4659      	mov	r1, fp
 8005b1c:	4648      	mov	r0, r9
 8005b1e:	aa26      	add	r2, sp, #152	; 0x98
 8005b20:	f003 fc3c 	bl	800939c <__ssprint_r>
 8005b24:	2800      	cmp	r0, #0
 8005b26:	f040 80c7 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 8005b2a:	ac29      	add	r4, sp, #164	; 0xa4
 8005b2c:	e71b      	b.n	8005966 <_svfprintf_r+0xf8e>
 8005b2e:	4659      	mov	r1, fp
 8005b30:	4648      	mov	r0, r9
 8005b32:	aa26      	add	r2, sp, #152	; 0x98
 8005b34:	f003 fc32 	bl	800939c <__ssprint_r>
 8005b38:	2800      	cmp	r0, #0
 8005b3a:	f040 80bd 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 8005b3e:	ac29      	add	r4, sp, #164	; 0xa4
 8005b40:	e728      	b.n	8005994 <_svfprintf_r+0xfbc>
 8005b42:	bf00      	nop
 8005b44:	0800aa84 	.word	0x0800aa84
 8005b48:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005b4a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005b4c:	2a01      	cmp	r2, #1
 8005b4e:	f107 0701 	add.w	r7, r7, #1
 8005b52:	f103 0301 	add.w	r3, r3, #1
 8005b56:	f104 0508 	add.w	r5, r4, #8
 8005b5a:	dc02      	bgt.n	8005b62 <_svfprintf_r+0x118a>
 8005b5c:	f018 0f01 	tst.w	r8, #1
 8005b60:	d07e      	beq.n	8005c60 <_svfprintf_r+0x1288>
 8005b62:	2201      	movs	r2, #1
 8005b64:	2b07      	cmp	r3, #7
 8005b66:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8005b6a:	f8c4 a000 	str.w	sl, [r4]
 8005b6e:	6062      	str	r2, [r4, #4]
 8005b70:	dd08      	ble.n	8005b84 <_svfprintf_r+0x11ac>
 8005b72:	4659      	mov	r1, fp
 8005b74:	4648      	mov	r0, r9
 8005b76:	aa26      	add	r2, sp, #152	; 0x98
 8005b78:	f003 fc10 	bl	800939c <__ssprint_r>
 8005b7c:	2800      	cmp	r0, #0
 8005b7e:	f040 809b 	bne.w	8005cb8 <_svfprintf_r+0x12e0>
 8005b82:	ad29      	add	r5, sp, #164	; 0xa4
 8005b84:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005b86:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005b88:	602b      	str	r3, [r5, #0]
 8005b8a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005b8c:	606b      	str	r3, [r5, #4]
 8005b8e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005b90:	4413      	add	r3, r2
 8005b92:	9328      	str	r3, [sp, #160]	; 0xa0
 8005b94:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005b96:	3301      	adds	r3, #1
 8005b98:	2b07      	cmp	r3, #7
 8005b9a:	9327      	str	r3, [sp, #156]	; 0x9c
 8005b9c:	dc32      	bgt.n	8005c04 <_svfprintf_r+0x122c>
 8005b9e:	3508      	adds	r5, #8
 8005ba0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005ba8:	1e5c      	subs	r4, r3, #1
 8005baa:	2300      	movs	r3, #0
 8005bac:	f7fa fefc 	bl	80009a8 <__aeabi_dcmpeq>
 8005bb0:	2800      	cmp	r0, #0
 8005bb2:	d130      	bne.n	8005c16 <_svfprintf_r+0x123e>
 8005bb4:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8005bb6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005bb8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005bba:	3101      	adds	r1, #1
 8005bbc:	3b01      	subs	r3, #1
 8005bbe:	f10a 0001 	add.w	r0, sl, #1
 8005bc2:	4413      	add	r3, r2
 8005bc4:	2907      	cmp	r1, #7
 8005bc6:	e9c5 0400 	strd	r0, r4, [r5]
 8005bca:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8005bce:	dd50      	ble.n	8005c72 <_svfprintf_r+0x129a>
 8005bd0:	4659      	mov	r1, fp
 8005bd2:	4648      	mov	r0, r9
 8005bd4:	aa26      	add	r2, sp, #152	; 0x98
 8005bd6:	f003 fbe1 	bl	800939c <__ssprint_r>
 8005bda:	2800      	cmp	r0, #0
 8005bdc:	d16c      	bne.n	8005cb8 <_svfprintf_r+0x12e0>
 8005bde:	ad29      	add	r5, sp, #164	; 0xa4
 8005be0:	ab22      	add	r3, sp, #136	; 0x88
 8005be2:	602b      	str	r3, [r5, #0]
 8005be4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005be6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005be8:	606b      	str	r3, [r5, #4]
 8005bea:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005bec:	4413      	add	r3, r2
 8005bee:	9328      	str	r3, [sp, #160]	; 0xa0
 8005bf0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005bf2:	3301      	adds	r3, #1
 8005bf4:	2b07      	cmp	r3, #7
 8005bf6:	9327      	str	r3, [sp, #156]	; 0x9c
 8005bf8:	f73f adb7 	bgt.w	800576a <_svfprintf_r+0xd92>
 8005bfc:	f105 0408 	add.w	r4, r5, #8
 8005c00:	f7ff babe 	b.w	8005180 <_svfprintf_r+0x7a8>
 8005c04:	4659      	mov	r1, fp
 8005c06:	4648      	mov	r0, r9
 8005c08:	aa26      	add	r2, sp, #152	; 0x98
 8005c0a:	f003 fbc7 	bl	800939c <__ssprint_r>
 8005c0e:	2800      	cmp	r0, #0
 8005c10:	d152      	bne.n	8005cb8 <_svfprintf_r+0x12e0>
 8005c12:	ad29      	add	r5, sp, #164	; 0xa4
 8005c14:	e7c4      	b.n	8005ba0 <_svfprintf_r+0x11c8>
 8005c16:	2c00      	cmp	r4, #0
 8005c18:	dde2      	ble.n	8005be0 <_svfprintf_r+0x1208>
 8005c1a:	2710      	movs	r7, #16
 8005c1c:	4e56      	ldr	r6, [pc, #344]	; (8005d78 <_svfprintf_r+0x13a0>)
 8005c1e:	2c10      	cmp	r4, #16
 8005c20:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005c24:	f105 0108 	add.w	r1, r5, #8
 8005c28:	f103 0301 	add.w	r3, r3, #1
 8005c2c:	602e      	str	r6, [r5, #0]
 8005c2e:	dc07      	bgt.n	8005c40 <_svfprintf_r+0x1268>
 8005c30:	606c      	str	r4, [r5, #4]
 8005c32:	2b07      	cmp	r3, #7
 8005c34:	4414      	add	r4, r2
 8005c36:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8005c3a:	dcc9      	bgt.n	8005bd0 <_svfprintf_r+0x11f8>
 8005c3c:	460d      	mov	r5, r1
 8005c3e:	e7cf      	b.n	8005be0 <_svfprintf_r+0x1208>
 8005c40:	3210      	adds	r2, #16
 8005c42:	2b07      	cmp	r3, #7
 8005c44:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005c48:	606f      	str	r7, [r5, #4]
 8005c4a:	dd06      	ble.n	8005c5a <_svfprintf_r+0x1282>
 8005c4c:	4659      	mov	r1, fp
 8005c4e:	4648      	mov	r0, r9
 8005c50:	aa26      	add	r2, sp, #152	; 0x98
 8005c52:	f003 fba3 	bl	800939c <__ssprint_r>
 8005c56:	bb78      	cbnz	r0, 8005cb8 <_svfprintf_r+0x12e0>
 8005c58:	a929      	add	r1, sp, #164	; 0xa4
 8005c5a:	460d      	mov	r5, r1
 8005c5c:	3c10      	subs	r4, #16
 8005c5e:	e7de      	b.n	8005c1e <_svfprintf_r+0x1246>
 8005c60:	2201      	movs	r2, #1
 8005c62:	2b07      	cmp	r3, #7
 8005c64:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8005c68:	f8c4 a000 	str.w	sl, [r4]
 8005c6c:	6062      	str	r2, [r4, #4]
 8005c6e:	ddb7      	ble.n	8005be0 <_svfprintf_r+0x1208>
 8005c70:	e7ae      	b.n	8005bd0 <_svfprintf_r+0x11f8>
 8005c72:	3508      	adds	r5, #8
 8005c74:	e7b4      	b.n	8005be0 <_svfprintf_r+0x1208>
 8005c76:	460c      	mov	r4, r1
 8005c78:	f7ff ba82 	b.w	8005180 <_svfprintf_r+0x7a8>
 8005c7c:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8005c80:	1a9d      	subs	r5, r3, r2
 8005c82:	2d00      	cmp	r5, #0
 8005c84:	f77f aa80 	ble.w	8005188 <_svfprintf_r+0x7b0>
 8005c88:	2710      	movs	r7, #16
 8005c8a:	4e3c      	ldr	r6, [pc, #240]	; (8005d7c <_svfprintf_r+0x13a4>)
 8005c8c:	2d10      	cmp	r5, #16
 8005c8e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005c92:	6026      	str	r6, [r4, #0]
 8005c94:	f103 0301 	add.w	r3, r3, #1
 8005c98:	dc18      	bgt.n	8005ccc <_svfprintf_r+0x12f4>
 8005c9a:	6065      	str	r5, [r4, #4]
 8005c9c:	2b07      	cmp	r3, #7
 8005c9e:	4415      	add	r5, r2
 8005ca0:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8005ca4:	f77f aa70 	ble.w	8005188 <_svfprintf_r+0x7b0>
 8005ca8:	4659      	mov	r1, fp
 8005caa:	4648      	mov	r0, r9
 8005cac:	aa26      	add	r2, sp, #152	; 0x98
 8005cae:	f003 fb75 	bl	800939c <__ssprint_r>
 8005cb2:	2800      	cmp	r0, #0
 8005cb4:	f43f aa68 	beq.w	8005188 <_svfprintf_r+0x7b0>
 8005cb8:	9b08      	ldr	r3, [sp, #32]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	f43f a88d 	beq.w	8004dda <_svfprintf_r+0x402>
 8005cc0:	4619      	mov	r1, r3
 8005cc2:	4648      	mov	r0, r9
 8005cc4:	f002 fb32 	bl	800832c <_free_r>
 8005cc8:	f7ff b887 	b.w	8004dda <_svfprintf_r+0x402>
 8005ccc:	3210      	adds	r2, #16
 8005cce:	2b07      	cmp	r3, #7
 8005cd0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005cd4:	6067      	str	r7, [r4, #4]
 8005cd6:	dc02      	bgt.n	8005cde <_svfprintf_r+0x1306>
 8005cd8:	3408      	adds	r4, #8
 8005cda:	3d10      	subs	r5, #16
 8005cdc:	e7d6      	b.n	8005c8c <_svfprintf_r+0x12b4>
 8005cde:	4659      	mov	r1, fp
 8005ce0:	4648      	mov	r0, r9
 8005ce2:	aa26      	add	r2, sp, #152	; 0x98
 8005ce4:	f003 fb5a 	bl	800939c <__ssprint_r>
 8005ce8:	2800      	cmp	r0, #0
 8005cea:	d1e5      	bne.n	8005cb8 <_svfprintf_r+0x12e0>
 8005cec:	ac29      	add	r4, sp, #164	; 0xa4
 8005cee:	e7f4      	b.n	8005cda <_svfprintf_r+0x1302>
 8005cf0:	4648      	mov	r0, r9
 8005cf2:	9908      	ldr	r1, [sp, #32]
 8005cf4:	f002 fb1a 	bl	800832c <_free_r>
 8005cf8:	f7ff ba5e 	b.w	80051b8 <_svfprintf_r+0x7e0>
 8005cfc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	f43f a86b 	beq.w	8004dda <_svfprintf_r+0x402>
 8005d04:	4659      	mov	r1, fp
 8005d06:	4648      	mov	r0, r9
 8005d08:	aa26      	add	r2, sp, #152	; 0x98
 8005d0a:	f003 fb47 	bl	800939c <__ssprint_r>
 8005d0e:	f7ff b864 	b.w	8004dda <_svfprintf_r+0x402>
 8005d12:	ea56 0207 	orrs.w	r2, r6, r7
 8005d16:	f8cd 8020 	str.w	r8, [sp, #32]
 8005d1a:	f43f ab70 	beq.w	80053fe <_svfprintf_r+0xa26>
 8005d1e:	2b01      	cmp	r3, #1
 8005d20:	f43f ac0d 	beq.w	800553e <_svfprintf_r+0xb66>
 8005d24:	2b02      	cmp	r3, #2
 8005d26:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 8005d2a:	f43f ac55 	beq.w	80055d8 <_svfprintf_r+0xc00>
 8005d2e:	f006 0307 	and.w	r3, r6, #7
 8005d32:	08f6      	lsrs	r6, r6, #3
 8005d34:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 8005d38:	08ff      	lsrs	r7, r7, #3
 8005d3a:	3330      	adds	r3, #48	; 0x30
 8005d3c:	ea56 0107 	orrs.w	r1, r6, r7
 8005d40:	4652      	mov	r2, sl
 8005d42:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 8005d46:	d1f2      	bne.n	8005d2e <_svfprintf_r+0x1356>
 8005d48:	9908      	ldr	r1, [sp, #32]
 8005d4a:	07c9      	lsls	r1, r1, #31
 8005d4c:	d506      	bpl.n	8005d5c <_svfprintf_r+0x1384>
 8005d4e:	2b30      	cmp	r3, #48	; 0x30
 8005d50:	d004      	beq.n	8005d5c <_svfprintf_r+0x1384>
 8005d52:	2330      	movs	r3, #48	; 0x30
 8005d54:	f80a 3c01 	strb.w	r3, [sl, #-1]
 8005d58:	f1a2 0a02 	sub.w	sl, r2, #2
 8005d5c:	ab52      	add	r3, sp, #328	; 0x148
 8005d5e:	eba3 030a 	sub.w	r3, r3, sl
 8005d62:	9f07      	ldr	r7, [sp, #28]
 8005d64:	9307      	str	r3, [sp, #28]
 8005d66:	2300      	movs	r3, #0
 8005d68:	461e      	mov	r6, r3
 8005d6a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005d6e:	9308      	str	r3, [sp, #32]
 8005d70:	461d      	mov	r5, r3
 8005d72:	930c      	str	r3, [sp, #48]	; 0x30
 8005d74:	f7ff b946 	b.w	8005004 <_svfprintf_r+0x62c>
 8005d78:	0800aa84 	.word	0x0800aa84
 8005d7c:	0800aa74 	.word	0x0800aa74

08005d80 <sysconf>:
 8005d80:	2808      	cmp	r0, #8
 8005d82:	b508      	push	{r3, lr}
 8005d84:	d006      	beq.n	8005d94 <sysconf+0x14>
 8005d86:	f7fe fadb 	bl	8004340 <__errno>
 8005d8a:	2316      	movs	r3, #22
 8005d8c:	6003      	str	r3, [r0, #0]
 8005d8e:	f04f 30ff 	mov.w	r0, #4294967295
 8005d92:	bd08      	pop	{r3, pc}
 8005d94:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005d98:	e7fb      	b.n	8005d92 <sysconf+0x12>
	...

08005d9c <_vfprintf_r>:
 8005d9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005da0:	b0d3      	sub	sp, #332	; 0x14c
 8005da2:	468a      	mov	sl, r1
 8005da4:	4691      	mov	r9, r2
 8005da6:	461c      	mov	r4, r3
 8005da8:	461e      	mov	r6, r3
 8005daa:	4680      	mov	r8, r0
 8005dac:	f002 fce6 	bl	800877c <_localeconv_r>
 8005db0:	6803      	ldr	r3, [r0, #0]
 8005db2:	4618      	mov	r0, r3
 8005db4:	9317      	str	r3, [sp, #92]	; 0x5c
 8005db6:	f7fa f9cb 	bl	8000150 <strlen>
 8005dba:	9012      	str	r0, [sp, #72]	; 0x48
 8005dbc:	f1b8 0f00 	cmp.w	r8, #0
 8005dc0:	d005      	beq.n	8005dce <_vfprintf_r+0x32>
 8005dc2:	f8d8 3038 	ldr.w	r3, [r8, #56]	; 0x38
 8005dc6:	b913      	cbnz	r3, 8005dce <_vfprintf_r+0x32>
 8005dc8:	4640      	mov	r0, r8
 8005dca:	f002 fa1f 	bl	800820c <__sinit>
 8005dce:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8005dd2:	07d8      	lsls	r0, r3, #31
 8005dd4:	d407      	bmi.n	8005de6 <_vfprintf_r+0x4a>
 8005dd6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005dda:	0599      	lsls	r1, r3, #22
 8005ddc:	d403      	bmi.n	8005de6 <_vfprintf_r+0x4a>
 8005dde:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8005de2:	f002 fcd1 	bl	8008788 <__retarget_lock_acquire_recursive>
 8005de6:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 8005dea:	049a      	lsls	r2, r3, #18
 8005dec:	d409      	bmi.n	8005e02 <_vfprintf_r+0x66>
 8005dee:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005df2:	f8aa 300c 	strh.w	r3, [sl, #12]
 8005df6:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8005dfa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005dfe:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 8005e02:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005e06:	071b      	lsls	r3, r3, #28
 8005e08:	d502      	bpl.n	8005e10 <_vfprintf_r+0x74>
 8005e0a:	f8da 3010 	ldr.w	r3, [sl, #16]
 8005e0e:	b9c3      	cbnz	r3, 8005e42 <_vfprintf_r+0xa6>
 8005e10:	4651      	mov	r1, sl
 8005e12:	4640      	mov	r0, r8
 8005e14:	f001 fa5a 	bl	80072cc <__swsetup_r>
 8005e18:	b198      	cbz	r0, 8005e42 <_vfprintf_r+0xa6>
 8005e1a:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8005e1e:	07df      	lsls	r7, r3, #31
 8005e20:	d506      	bpl.n	8005e30 <_vfprintf_r+0x94>
 8005e22:	f04f 33ff 	mov.w	r3, #4294967295
 8005e26:	9313      	str	r3, [sp, #76]	; 0x4c
 8005e28:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8005e2a:	b053      	add	sp, #332	; 0x14c
 8005e2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e30:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005e34:	059e      	lsls	r6, r3, #22
 8005e36:	d4f4      	bmi.n	8005e22 <_vfprintf_r+0x86>
 8005e38:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8005e3c:	f002 fca5 	bl	800878a <__retarget_lock_release_recursive>
 8005e40:	e7ef      	b.n	8005e22 <_vfprintf_r+0x86>
 8005e42:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005e46:	f003 021a 	and.w	r2, r3, #26
 8005e4a:	2a0a      	cmp	r2, #10
 8005e4c:	d116      	bne.n	8005e7c <_vfprintf_r+0xe0>
 8005e4e:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8005e52:	2a00      	cmp	r2, #0
 8005e54:	db12      	blt.n	8005e7c <_vfprintf_r+0xe0>
 8005e56:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 8005e5a:	07d5      	lsls	r5, r2, #31
 8005e5c:	d405      	bmi.n	8005e6a <_vfprintf_r+0xce>
 8005e5e:	0598      	lsls	r0, r3, #22
 8005e60:	d403      	bmi.n	8005e6a <_vfprintf_r+0xce>
 8005e62:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8005e66:	f002 fc90 	bl	800878a <__retarget_lock_release_recursive>
 8005e6a:	4623      	mov	r3, r4
 8005e6c:	464a      	mov	r2, r9
 8005e6e:	4651      	mov	r1, sl
 8005e70:	4640      	mov	r0, r8
 8005e72:	b053      	add	sp, #332	; 0x14c
 8005e74:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e78:	f001 b9ae 	b.w	80071d8 <__sbprintf>
 8005e7c:	2500      	movs	r5, #0
 8005e7e:	2200      	movs	r2, #0
 8005e80:	2300      	movs	r3, #0
 8005e82:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8005e86:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005e8a:	e9cd 5519 	strd	r5, r5, [sp, #100]	; 0x64
 8005e8e:	ac29      	add	r4, sp, #164	; 0xa4
 8005e90:	9426      	str	r4, [sp, #152]	; 0x98
 8005e92:	9509      	str	r5, [sp, #36]	; 0x24
 8005e94:	950e      	str	r5, [sp, #56]	; 0x38
 8005e96:	9516      	str	r5, [sp, #88]	; 0x58
 8005e98:	9518      	str	r5, [sp, #96]	; 0x60
 8005e9a:	9513      	str	r5, [sp, #76]	; 0x4c
 8005e9c:	464b      	mov	r3, r9
 8005e9e:	461d      	mov	r5, r3
 8005ea0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ea4:	b10a      	cbz	r2, 8005eaa <_vfprintf_r+0x10e>
 8005ea6:	2a25      	cmp	r2, #37	; 0x25
 8005ea8:	d1f9      	bne.n	8005e9e <_vfprintf_r+0x102>
 8005eaa:	ebb5 0709 	subs.w	r7, r5, r9
 8005eae:	d00d      	beq.n	8005ecc <_vfprintf_r+0x130>
 8005eb0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005eb2:	e9c4 9700 	strd	r9, r7, [r4]
 8005eb6:	443b      	add	r3, r7
 8005eb8:	9328      	str	r3, [sp, #160]	; 0xa0
 8005eba:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005ebc:	3301      	adds	r3, #1
 8005ebe:	2b07      	cmp	r3, #7
 8005ec0:	9327      	str	r3, [sp, #156]	; 0x9c
 8005ec2:	dc79      	bgt.n	8005fb8 <_vfprintf_r+0x21c>
 8005ec4:	3408      	adds	r4, #8
 8005ec6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005ec8:	443b      	add	r3, r7
 8005eca:	9313      	str	r3, [sp, #76]	; 0x4c
 8005ecc:	782b      	ldrb	r3, [r5, #0]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	f001 813e 	beq.w	8007150 <_vfprintf_r+0x13b4>
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	f04f 32ff 	mov.w	r2, #4294967295
 8005eda:	469b      	mov	fp, r3
 8005edc:	270a      	movs	r7, #10
 8005ede:	212b      	movs	r1, #43	; 0x2b
 8005ee0:	3501      	adds	r5, #1
 8005ee2:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005ee6:	9207      	str	r2, [sp, #28]
 8005ee8:	9314      	str	r3, [sp, #80]	; 0x50
 8005eea:	462b      	mov	r3, r5
 8005eec:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ef0:	920a      	str	r2, [sp, #40]	; 0x28
 8005ef2:	930f      	str	r3, [sp, #60]	; 0x3c
 8005ef4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ef6:	3b20      	subs	r3, #32
 8005ef8:	2b5a      	cmp	r3, #90	; 0x5a
 8005efa:	f200 85b3 	bhi.w	8006a64 <_vfprintf_r+0xcc8>
 8005efe:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005f02:	007e      	.short	0x007e
 8005f04:	05b105b1 	.word	0x05b105b1
 8005f08:	05b10086 	.word	0x05b10086
 8005f0c:	05b105b1 	.word	0x05b105b1
 8005f10:	05b10065 	.word	0x05b10065
 8005f14:	008905b1 	.word	0x008905b1
 8005f18:	05b10093 	.word	0x05b10093
 8005f1c:	00960090 	.word	0x00960090
 8005f20:	00b205b1 	.word	0x00b205b1
 8005f24:	00b500b5 	.word	0x00b500b5
 8005f28:	00b500b5 	.word	0x00b500b5
 8005f2c:	00b500b5 	.word	0x00b500b5
 8005f30:	00b500b5 	.word	0x00b500b5
 8005f34:	05b100b5 	.word	0x05b100b5
 8005f38:	05b105b1 	.word	0x05b105b1
 8005f3c:	05b105b1 	.word	0x05b105b1
 8005f40:	05b105b1 	.word	0x05b105b1
 8005f44:	05b10124 	.word	0x05b10124
 8005f48:	00f500e2 	.word	0x00f500e2
 8005f4c:	01240124 	.word	0x01240124
 8005f50:	05b10124 	.word	0x05b10124
 8005f54:	05b105b1 	.word	0x05b105b1
 8005f58:	00c505b1 	.word	0x00c505b1
 8005f5c:	05b105b1 	.word	0x05b105b1
 8005f60:	05b1048b 	.word	0x05b1048b
 8005f64:	05b105b1 	.word	0x05b105b1
 8005f68:	05b104d5 	.word	0x05b104d5
 8005f6c:	05b104f6 	.word	0x05b104f6
 8005f70:	051805b1 	.word	0x051805b1
 8005f74:	05b105b1 	.word	0x05b105b1
 8005f78:	05b105b1 	.word	0x05b105b1
 8005f7c:	05b105b1 	.word	0x05b105b1
 8005f80:	05b105b1 	.word	0x05b105b1
 8005f84:	05b10124 	.word	0x05b10124
 8005f88:	00f700e2 	.word	0x00f700e2
 8005f8c:	01240124 	.word	0x01240124
 8005f90:	00c80124 	.word	0x00c80124
 8005f94:	00dc00f7 	.word	0x00dc00f7
 8005f98:	00d505b1 	.word	0x00d505b1
 8005f9c:	046605b1 	.word	0x046605b1
 8005fa0:	04c3048d 	.word	0x04c3048d
 8005fa4:	05b100dc 	.word	0x05b100dc
 8005fa8:	007c04d5 	.word	0x007c04d5
 8005fac:	05b104f8 	.word	0x05b104f8
 8005fb0:	053705b1 	.word	0x053705b1
 8005fb4:	007c05b1 	.word	0x007c05b1
 8005fb8:	4651      	mov	r1, sl
 8005fba:	4640      	mov	r0, r8
 8005fbc:	aa26      	add	r2, sp, #152	; 0x98
 8005fbe:	f003 fa68 	bl	8009492 <__sprint_r>
 8005fc2:	2800      	cmp	r0, #0
 8005fc4:	f040 812d 	bne.w	8006222 <_vfprintf_r+0x486>
 8005fc8:	ac29      	add	r4, sp, #164	; 0xa4
 8005fca:	e77c      	b.n	8005ec6 <_vfprintf_r+0x12a>
 8005fcc:	4640      	mov	r0, r8
 8005fce:	f002 fbd5 	bl	800877c <_localeconv_r>
 8005fd2:	6843      	ldr	r3, [r0, #4]
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	9318      	str	r3, [sp, #96]	; 0x60
 8005fd8:	f7fa f8ba 	bl	8000150 <strlen>
 8005fdc:	9016      	str	r0, [sp, #88]	; 0x58
 8005fde:	4640      	mov	r0, r8
 8005fe0:	f002 fbcc 	bl	800877c <_localeconv_r>
 8005fe4:	6883      	ldr	r3, [r0, #8]
 8005fe6:	212b      	movs	r1, #43	; 0x2b
 8005fe8:	930e      	str	r3, [sp, #56]	; 0x38
 8005fea:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005fec:	b12b      	cbz	r3, 8005ffa <_vfprintf_r+0x25e>
 8005fee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ff0:	b11b      	cbz	r3, 8005ffa <_vfprintf_r+0x25e>
 8005ff2:	781b      	ldrb	r3, [r3, #0]
 8005ff4:	b10b      	cbz	r3, 8005ffa <_vfprintf_r+0x25e>
 8005ff6:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
 8005ffa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005ffc:	e775      	b.n	8005eea <_vfprintf_r+0x14e>
 8005ffe:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8006002:	2b00      	cmp	r3, #0
 8006004:	d1f9      	bne.n	8005ffa <_vfprintf_r+0x25e>
 8006006:	2320      	movs	r3, #32
 8006008:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800600c:	e7f5      	b.n	8005ffa <_vfprintf_r+0x25e>
 800600e:	f04b 0b01 	orr.w	fp, fp, #1
 8006012:	e7f2      	b.n	8005ffa <_vfprintf_r+0x25e>
 8006014:	f856 3b04 	ldr.w	r3, [r6], #4
 8006018:	2b00      	cmp	r3, #0
 800601a:	9314      	str	r3, [sp, #80]	; 0x50
 800601c:	daed      	bge.n	8005ffa <_vfprintf_r+0x25e>
 800601e:	425b      	negs	r3, r3
 8006020:	9314      	str	r3, [sp, #80]	; 0x50
 8006022:	f04b 0b04 	orr.w	fp, fp, #4
 8006026:	e7e8      	b.n	8005ffa <_vfprintf_r+0x25e>
 8006028:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800602c:	e7e5      	b.n	8005ffa <_vfprintf_r+0x25e>
 800602e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006030:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006034:	2a2a      	cmp	r2, #42	; 0x2a
 8006036:	920a      	str	r2, [sp, #40]	; 0x28
 8006038:	d112      	bne.n	8006060 <_vfprintf_r+0x2c4>
 800603a:	f856 0b04 	ldr.w	r0, [r6], #4
 800603e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006040:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 8006044:	9207      	str	r2, [sp, #28]
 8006046:	e7d8      	b.n	8005ffa <_vfprintf_r+0x25e>
 8006048:	9807      	ldr	r0, [sp, #28]
 800604a:	fb07 2200 	mla	r2, r7, r0, r2
 800604e:	9207      	str	r2, [sp, #28]
 8006050:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006054:	920a      	str	r2, [sp, #40]	; 0x28
 8006056:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006058:	3a30      	subs	r2, #48	; 0x30
 800605a:	2a09      	cmp	r2, #9
 800605c:	d9f4      	bls.n	8006048 <_vfprintf_r+0x2ac>
 800605e:	e748      	b.n	8005ef2 <_vfprintf_r+0x156>
 8006060:	2200      	movs	r2, #0
 8006062:	9207      	str	r2, [sp, #28]
 8006064:	e7f7      	b.n	8006056 <_vfprintf_r+0x2ba>
 8006066:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 800606a:	e7c6      	b.n	8005ffa <_vfprintf_r+0x25e>
 800606c:	2200      	movs	r2, #0
 800606e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006070:	9214      	str	r2, [sp, #80]	; 0x50
 8006072:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006074:	9814      	ldr	r0, [sp, #80]	; 0x50
 8006076:	3a30      	subs	r2, #48	; 0x30
 8006078:	fb07 2200 	mla	r2, r7, r0, r2
 800607c:	9214      	str	r2, [sp, #80]	; 0x50
 800607e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006082:	920a      	str	r2, [sp, #40]	; 0x28
 8006084:	3a30      	subs	r2, #48	; 0x30
 8006086:	2a09      	cmp	r2, #9
 8006088:	d9f3      	bls.n	8006072 <_vfprintf_r+0x2d6>
 800608a:	e732      	b.n	8005ef2 <_vfprintf_r+0x156>
 800608c:	f04b 0b08 	orr.w	fp, fp, #8
 8006090:	e7b3      	b.n	8005ffa <_vfprintf_r+0x25e>
 8006092:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006094:	781b      	ldrb	r3, [r3, #0]
 8006096:	2b68      	cmp	r3, #104	; 0x68
 8006098:	bf01      	itttt	eq
 800609a:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 800609c:	f44b 7b00 	orreq.w	fp, fp, #512	; 0x200
 80060a0:	3301      	addeq	r3, #1
 80060a2:	930f      	streq	r3, [sp, #60]	; 0x3c
 80060a4:	bf18      	it	ne
 80060a6:	f04b 0b40 	orrne.w	fp, fp, #64	; 0x40
 80060aa:	e7a6      	b.n	8005ffa <_vfprintf_r+0x25e>
 80060ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80060ae:	781b      	ldrb	r3, [r3, #0]
 80060b0:	2b6c      	cmp	r3, #108	; 0x6c
 80060b2:	d105      	bne.n	80060c0 <_vfprintf_r+0x324>
 80060b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80060b6:	3301      	adds	r3, #1
 80060b8:	930f      	str	r3, [sp, #60]	; 0x3c
 80060ba:	f04b 0b20 	orr.w	fp, fp, #32
 80060be:	e79c      	b.n	8005ffa <_vfprintf_r+0x25e>
 80060c0:	f04b 0b10 	orr.w	fp, fp, #16
 80060c4:	e799      	b.n	8005ffa <_vfprintf_r+0x25e>
 80060c6:	4632      	mov	r2, r6
 80060c8:	2000      	movs	r0, #0
 80060ca:	f852 3b04 	ldr.w	r3, [r2], #4
 80060ce:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80060d2:	920b      	str	r2, [sp, #44]	; 0x2c
 80060d4:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80060d8:	2301      	movs	r3, #1
 80060da:	4606      	mov	r6, r0
 80060dc:	4605      	mov	r5, r0
 80060de:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 80060e2:	9008      	str	r0, [sp, #32]
 80060e4:	9307      	str	r3, [sp, #28]
 80060e6:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 80060ea:	e1ba      	b.n	8006462 <_vfprintf_r+0x6c6>
 80060ec:	f04b 0b10 	orr.w	fp, fp, #16
 80060f0:	f01b 0f20 	tst.w	fp, #32
 80060f4:	d011      	beq.n	800611a <_vfprintf_r+0x37e>
 80060f6:	3607      	adds	r6, #7
 80060f8:	f026 0307 	bic.w	r3, r6, #7
 80060fc:	461a      	mov	r2, r3
 80060fe:	f852 6b08 	ldr.w	r6, [r2], #8
 8006102:	685d      	ldr	r5, [r3, #4]
 8006104:	920b      	str	r2, [sp, #44]	; 0x2c
 8006106:	2d00      	cmp	r5, #0
 8006108:	da05      	bge.n	8006116 <_vfprintf_r+0x37a>
 800610a:	232d      	movs	r3, #45	; 0x2d
 800610c:	4276      	negs	r6, r6
 800610e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8006112:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006116:	2301      	movs	r3, #1
 8006118:	e391      	b.n	800683e <_vfprintf_r+0xaa2>
 800611a:	4633      	mov	r3, r6
 800611c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006120:	f01b 0f10 	tst.w	fp, #16
 8006124:	930b      	str	r3, [sp, #44]	; 0x2c
 8006126:	d002      	beq.n	800612e <_vfprintf_r+0x392>
 8006128:	462e      	mov	r6, r5
 800612a:	17ed      	asrs	r5, r5, #31
 800612c:	e7eb      	b.n	8006106 <_vfprintf_r+0x36a>
 800612e:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8006132:	d003      	beq.n	800613c <_vfprintf_r+0x3a0>
 8006134:	b22e      	sxth	r6, r5
 8006136:	f345 35c0 	sbfx	r5, r5, #15, #1
 800613a:	e7e4      	b.n	8006106 <_vfprintf_r+0x36a>
 800613c:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8006140:	d0f2      	beq.n	8006128 <_vfprintf_r+0x38c>
 8006142:	b26e      	sxtb	r6, r5
 8006144:	f345 15c0 	sbfx	r5, r5, #7, #1
 8006148:	e7dd      	b.n	8006106 <_vfprintf_r+0x36a>
 800614a:	3607      	adds	r6, #7
 800614c:	f026 0307 	bic.w	r3, r6, #7
 8006150:	4619      	mov	r1, r3
 8006152:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8006156:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800615a:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 800615e:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8006162:	910b      	str	r1, [sp, #44]	; 0x2c
 8006164:	f04f 32ff 	mov.w	r2, #4294967295
 8006168:	4630      	mov	r0, r6
 800616a:	4629      	mov	r1, r5
 800616c:	4b3e      	ldr	r3, [pc, #248]	; (8006268 <_vfprintf_r+0x4cc>)
 800616e:	f7fa fc4d 	bl	8000a0c <__aeabi_dcmpun>
 8006172:	bb10      	cbnz	r0, 80061ba <_vfprintf_r+0x41e>
 8006174:	f04f 32ff 	mov.w	r2, #4294967295
 8006178:	4630      	mov	r0, r6
 800617a:	4629      	mov	r1, r5
 800617c:	4b3a      	ldr	r3, [pc, #232]	; (8006268 <_vfprintf_r+0x4cc>)
 800617e:	f7fa fc27 	bl	80009d0 <__aeabi_dcmple>
 8006182:	b9d0      	cbnz	r0, 80061ba <_vfprintf_r+0x41e>
 8006184:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006188:	2200      	movs	r2, #0
 800618a:	2300      	movs	r3, #0
 800618c:	f7fa fc16 	bl	80009bc <__aeabi_dcmplt>
 8006190:	b110      	cbz	r0, 8006198 <_vfprintf_r+0x3fc>
 8006192:	232d      	movs	r3, #45	; 0x2d
 8006194:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006198:	4a34      	ldr	r2, [pc, #208]	; (800626c <_vfprintf_r+0x4d0>)
 800619a:	4835      	ldr	r0, [pc, #212]	; (8006270 <_vfprintf_r+0x4d4>)
 800619c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800619e:	2100      	movs	r1, #0
 80061a0:	2b47      	cmp	r3, #71	; 0x47
 80061a2:	bfd4      	ite	le
 80061a4:	4691      	movle	r9, r2
 80061a6:	4681      	movgt	r9, r0
 80061a8:	2303      	movs	r3, #3
 80061aa:	e9cd 3107 	strd	r3, r1, [sp, #28]
 80061ae:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 80061b2:	2600      	movs	r6, #0
 80061b4:	4633      	mov	r3, r6
 80061b6:	f001 b805 	b.w	80071c4 <_vfprintf_r+0x1428>
 80061ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80061be:	4610      	mov	r0, r2
 80061c0:	4619      	mov	r1, r3
 80061c2:	f7fa fc23 	bl	8000a0c <__aeabi_dcmpun>
 80061c6:	b148      	cbz	r0, 80061dc <_vfprintf_r+0x440>
 80061c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80061ca:	4a2a      	ldr	r2, [pc, #168]	; (8006274 <_vfprintf_r+0x4d8>)
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	bfb8      	it	lt
 80061d0:	232d      	movlt	r3, #45	; 0x2d
 80061d2:	4829      	ldr	r0, [pc, #164]	; (8006278 <_vfprintf_r+0x4dc>)
 80061d4:	bfb8      	it	lt
 80061d6:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 80061da:	e7df      	b.n	800619c <_vfprintf_r+0x400>
 80061dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061de:	f023 0320 	bic.w	r3, r3, #32
 80061e2:	2b41      	cmp	r3, #65	; 0x41
 80061e4:	930c      	str	r3, [sp, #48]	; 0x30
 80061e6:	d12e      	bne.n	8006246 <_vfprintf_r+0x4aa>
 80061e8:	2330      	movs	r3, #48	; 0x30
 80061ea:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80061ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061f0:	f04b 0b02 	orr.w	fp, fp, #2
 80061f4:	2b61      	cmp	r3, #97	; 0x61
 80061f6:	bf0c      	ite	eq
 80061f8:	2378      	moveq	r3, #120	; 0x78
 80061fa:	2358      	movne	r3, #88	; 0x58
 80061fc:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8006200:	9b07      	ldr	r3, [sp, #28]
 8006202:	2b63      	cmp	r3, #99	; 0x63
 8006204:	dd3a      	ble.n	800627c <_vfprintf_r+0x4e0>
 8006206:	4640      	mov	r0, r8
 8006208:	1c59      	adds	r1, r3, #1
 800620a:	f7fe f8cb 	bl	80043a4 <_malloc_r>
 800620e:	4681      	mov	r9, r0
 8006210:	2800      	cmp	r0, #0
 8006212:	f040 81fd 	bne.w	8006610 <_vfprintf_r+0x874>
 8006216:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800621a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800621e:	f8aa 300c 	strh.w	r3, [sl, #12]
 8006222:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8006226:	07d9      	lsls	r1, r3, #31
 8006228:	d407      	bmi.n	800623a <_vfprintf_r+0x49e>
 800622a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800622e:	059a      	lsls	r2, r3, #22
 8006230:	d403      	bmi.n	800623a <_vfprintf_r+0x49e>
 8006232:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8006236:	f002 faa8 	bl	800878a <__retarget_lock_release_recursive>
 800623a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800623e:	065b      	lsls	r3, r3, #25
 8006240:	f57f adf2 	bpl.w	8005e28 <_vfprintf_r+0x8c>
 8006244:	e5ed      	b.n	8005e22 <_vfprintf_r+0x86>
 8006246:	9b07      	ldr	r3, [sp, #28]
 8006248:	3301      	adds	r3, #1
 800624a:	f000 81e3 	beq.w	8006614 <_vfprintf_r+0x878>
 800624e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006250:	2b47      	cmp	r3, #71	; 0x47
 8006252:	f040 81e2 	bne.w	800661a <_vfprintf_r+0x87e>
 8006256:	9b07      	ldr	r3, [sp, #28]
 8006258:	2b00      	cmp	r3, #0
 800625a:	f040 81de 	bne.w	800661a <_vfprintf_r+0x87e>
 800625e:	9308      	str	r3, [sp, #32]
 8006260:	2301      	movs	r3, #1
 8006262:	9307      	str	r3, [sp, #28]
 8006264:	e00d      	b.n	8006282 <_vfprintf_r+0x4e6>
 8006266:	bf00      	nop
 8006268:	7fefffff 	.word	0x7fefffff
 800626c:	0800aa40 	.word	0x0800aa40
 8006270:	0800aa44 	.word	0x0800aa44
 8006274:	0800aa48 	.word	0x0800aa48
 8006278:	0800aa4c 	.word	0x0800aa4c
 800627c:	9008      	str	r0, [sp, #32]
 800627e:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8006282:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
 8006286:	9315      	str	r3, [sp, #84]	; 0x54
 8006288:	e9dd 7310 	ldrd	r7, r3, [sp, #64]	; 0x40
 800628c:	1e1d      	subs	r5, r3, #0
 800628e:	bfae      	itee	ge
 8006290:	2300      	movge	r3, #0
 8006292:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8006296:	232d      	movlt	r3, #45	; 0x2d
 8006298:	931c      	str	r3, [sp, #112]	; 0x70
 800629a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800629c:	2b41      	cmp	r3, #65	; 0x41
 800629e:	f040 81d4 	bne.w	800664a <_vfprintf_r+0x8ae>
 80062a2:	4638      	mov	r0, r7
 80062a4:	aa20      	add	r2, sp, #128	; 0x80
 80062a6:	4629      	mov	r1, r5
 80062a8:	f002 ffee 	bl	8009288 <frexp>
 80062ac:	2200      	movs	r2, #0
 80062ae:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80062b2:	f7fa f911 	bl	80004d8 <__aeabi_dmul>
 80062b6:	2200      	movs	r2, #0
 80062b8:	2300      	movs	r3, #0
 80062ba:	4606      	mov	r6, r0
 80062bc:	460f      	mov	r7, r1
 80062be:	f7fa fb73 	bl	80009a8 <__aeabi_dcmpeq>
 80062c2:	b108      	cbz	r0, 80062c8 <_vfprintf_r+0x52c>
 80062c4:	2301      	movs	r3, #1
 80062c6:	9320      	str	r3, [sp, #128]	; 0x80
 80062c8:	4ba6      	ldr	r3, [pc, #664]	; (8006564 <_vfprintf_r+0x7c8>)
 80062ca:	4aa7      	ldr	r2, [pc, #668]	; (8006568 <_vfprintf_r+0x7cc>)
 80062cc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80062ce:	464d      	mov	r5, r9
 80062d0:	2961      	cmp	r1, #97	; 0x61
 80062d2:	bf18      	it	ne
 80062d4:	461a      	movne	r2, r3
 80062d6:	9b07      	ldr	r3, [sp, #28]
 80062d8:	921b      	str	r2, [sp, #108]	; 0x6c
 80062da:	3b01      	subs	r3, #1
 80062dc:	9309      	str	r3, [sp, #36]	; 0x24
 80062de:	2200      	movs	r2, #0
 80062e0:	4ba2      	ldr	r3, [pc, #648]	; (800656c <_vfprintf_r+0x7d0>)
 80062e2:	4630      	mov	r0, r6
 80062e4:	4639      	mov	r1, r7
 80062e6:	f7fa f8f7 	bl	80004d8 <__aeabi_dmul>
 80062ea:	460f      	mov	r7, r1
 80062ec:	4606      	mov	r6, r0
 80062ee:	f7fa fba3 	bl	8000a38 <__aeabi_d2iz>
 80062f2:	901d      	str	r0, [sp, #116]	; 0x74
 80062f4:	f7fa f886 	bl	8000404 <__aeabi_i2d>
 80062f8:	4602      	mov	r2, r0
 80062fa:	460b      	mov	r3, r1
 80062fc:	4630      	mov	r0, r6
 80062fe:	4639      	mov	r1, r7
 8006300:	f7f9 ff32 	bl	8000168 <__aeabi_dsub>
 8006304:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006306:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006308:	4606      	mov	r6, r0
 800630a:	5c9b      	ldrb	r3, [r3, r2]
 800630c:	460f      	mov	r7, r1
 800630e:	f805 3b01 	strb.w	r3, [r5], #1
 8006312:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006314:	1c5a      	adds	r2, r3, #1
 8006316:	930d      	str	r3, [sp, #52]	; 0x34
 8006318:	d007      	beq.n	800632a <_vfprintf_r+0x58e>
 800631a:	3b01      	subs	r3, #1
 800631c:	9309      	str	r3, [sp, #36]	; 0x24
 800631e:	2200      	movs	r2, #0
 8006320:	2300      	movs	r3, #0
 8006322:	f7fa fb41 	bl	80009a8 <__aeabi_dcmpeq>
 8006326:	2800      	cmp	r0, #0
 8006328:	d0d9      	beq.n	80062de <_vfprintf_r+0x542>
 800632a:	2200      	movs	r2, #0
 800632c:	4630      	mov	r0, r6
 800632e:	4639      	mov	r1, r7
 8006330:	4b8f      	ldr	r3, [pc, #572]	; (8006570 <_vfprintf_r+0x7d4>)
 8006332:	f7fa fb61 	bl	80009f8 <__aeabi_dcmpgt>
 8006336:	b960      	cbnz	r0, 8006352 <_vfprintf_r+0x5b6>
 8006338:	2200      	movs	r2, #0
 800633a:	4630      	mov	r0, r6
 800633c:	4639      	mov	r1, r7
 800633e:	4b8c      	ldr	r3, [pc, #560]	; (8006570 <_vfprintf_r+0x7d4>)
 8006340:	f7fa fb32 	bl	80009a8 <__aeabi_dcmpeq>
 8006344:	2800      	cmp	r0, #0
 8006346:	f000 817b 	beq.w	8006640 <_vfprintf_r+0x8a4>
 800634a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800634c:	07da      	lsls	r2, r3, #31
 800634e:	f140 8177 	bpl.w	8006640 <_vfprintf_r+0x8a4>
 8006352:	2030      	movs	r0, #48	; 0x30
 8006354:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006356:	9524      	str	r5, [sp, #144]	; 0x90
 8006358:	7bd9      	ldrb	r1, [r3, #15]
 800635a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800635c:	1e53      	subs	r3, r2, #1
 800635e:	9324      	str	r3, [sp, #144]	; 0x90
 8006360:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8006364:	428b      	cmp	r3, r1
 8006366:	f000 815a 	beq.w	800661e <_vfprintf_r+0x882>
 800636a:	2b39      	cmp	r3, #57	; 0x39
 800636c:	bf0b      	itete	eq
 800636e:	9b1b      	ldreq	r3, [sp, #108]	; 0x6c
 8006370:	3301      	addne	r3, #1
 8006372:	7a9b      	ldrbeq	r3, [r3, #10]
 8006374:	b2db      	uxtbne	r3, r3
 8006376:	f802 3c01 	strb.w	r3, [r2, #-1]
 800637a:	eba5 0309 	sub.w	r3, r5, r9
 800637e:	9309      	str	r3, [sp, #36]	; 0x24
 8006380:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006382:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006384:	2b47      	cmp	r3, #71	; 0x47
 8006386:	f040 81ad 	bne.w	80066e4 <_vfprintf_r+0x948>
 800638a:	1ceb      	adds	r3, r5, #3
 800638c:	db03      	blt.n	8006396 <_vfprintf_r+0x5fa>
 800638e:	9b07      	ldr	r3, [sp, #28]
 8006390:	42ab      	cmp	r3, r5
 8006392:	f280 81d2 	bge.w	800673a <_vfprintf_r+0x99e>
 8006396:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006398:	3b02      	subs	r3, #2
 800639a:	930a      	str	r3, [sp, #40]	; 0x28
 800639c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800639e:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 80063a2:	f021 0120 	bic.w	r1, r1, #32
 80063a6:	2941      	cmp	r1, #65	; 0x41
 80063a8:	bf08      	it	eq
 80063aa:	320f      	addeq	r2, #15
 80063ac:	f105 33ff 	add.w	r3, r5, #4294967295
 80063b0:	bf06      	itte	eq
 80063b2:	b2d2      	uxtbeq	r2, r2
 80063b4:	2101      	moveq	r1, #1
 80063b6:	2100      	movne	r1, #0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 80063be:	bfb4      	ite	lt
 80063c0:	222d      	movlt	r2, #45	; 0x2d
 80063c2:	222b      	movge	r2, #43	; 0x2b
 80063c4:	9320      	str	r3, [sp, #128]	; 0x80
 80063c6:	bfb8      	it	lt
 80063c8:	f1c5 0301 	rsblt	r3, r5, #1
 80063cc:	2b09      	cmp	r3, #9
 80063ce:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80063d2:	f340 81a0 	ble.w	8006716 <_vfprintf_r+0x97a>
 80063d6:	260a      	movs	r6, #10
 80063d8:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 80063dc:	fb93 f5f6 	sdiv	r5, r3, r6
 80063e0:	4611      	mov	r1, r2
 80063e2:	fb06 3015 	mls	r0, r6, r5, r3
 80063e6:	3030      	adds	r0, #48	; 0x30
 80063e8:	f801 0c01 	strb.w	r0, [r1, #-1]
 80063ec:	4618      	mov	r0, r3
 80063ee:	2863      	cmp	r0, #99	; 0x63
 80063f0:	462b      	mov	r3, r5
 80063f2:	f102 32ff 	add.w	r2, r2, #4294967295
 80063f6:	dcf1      	bgt.n	80063dc <_vfprintf_r+0x640>
 80063f8:	3330      	adds	r3, #48	; 0x30
 80063fa:	1e88      	subs	r0, r1, #2
 80063fc:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006400:	4603      	mov	r3, r0
 8006402:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8006406:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 800640a:	42ab      	cmp	r3, r5
 800640c:	f0c0 817e 	bcc.w	800670c <_vfprintf_r+0x970>
 8006410:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8006414:	1a52      	subs	r2, r2, r1
 8006416:	42a8      	cmp	r0, r5
 8006418:	bf88      	it	hi
 800641a:	2200      	movhi	r2, #0
 800641c:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8006420:	441a      	add	r2, r3
 8006422:	ab22      	add	r3, sp, #136	; 0x88
 8006424:	1ad3      	subs	r3, r2, r3
 8006426:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006428:	9319      	str	r3, [sp, #100]	; 0x64
 800642a:	2a01      	cmp	r2, #1
 800642c:	4413      	add	r3, r2
 800642e:	9307      	str	r3, [sp, #28]
 8006430:	dc02      	bgt.n	8006438 <_vfprintf_r+0x69c>
 8006432:	f01b 0f01 	tst.w	fp, #1
 8006436:	d003      	beq.n	8006440 <_vfprintf_r+0x6a4>
 8006438:	9b07      	ldr	r3, [sp, #28]
 800643a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800643c:	4413      	add	r3, r2
 800643e:	9307      	str	r3, [sp, #28]
 8006440:	f42b 6380 	bic.w	r3, fp, #1024	; 0x400
 8006444:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006448:	9315      	str	r3, [sp, #84]	; 0x54
 800644a:	2300      	movs	r3, #0
 800644c:	461d      	mov	r5, r3
 800644e:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8006452:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8006454:	b113      	cbz	r3, 800645c <_vfprintf_r+0x6c0>
 8006456:	232d      	movs	r3, #45	; 0x2d
 8006458:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800645c:	2600      	movs	r6, #0
 800645e:	f8dd b054 	ldr.w	fp, [sp, #84]	; 0x54
 8006462:	9b07      	ldr	r3, [sp, #28]
 8006464:	42b3      	cmp	r3, r6
 8006466:	bfb8      	it	lt
 8006468:	4633      	movlt	r3, r6
 800646a:	9315      	str	r3, [sp, #84]	; 0x54
 800646c:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8006470:	b113      	cbz	r3, 8006478 <_vfprintf_r+0x6dc>
 8006472:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006474:	3301      	adds	r3, #1
 8006476:	9315      	str	r3, [sp, #84]	; 0x54
 8006478:	f01b 0302 	ands.w	r3, fp, #2
 800647c:	931b      	str	r3, [sp, #108]	; 0x6c
 800647e:	bf1e      	ittt	ne
 8006480:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8006482:	3302      	addne	r3, #2
 8006484:	9315      	strne	r3, [sp, #84]	; 0x54
 8006486:	f01b 0384 	ands.w	r3, fp, #132	; 0x84
 800648a:	931c      	str	r3, [sp, #112]	; 0x70
 800648c:	d11f      	bne.n	80064ce <_vfprintf_r+0x732>
 800648e:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8006492:	1a9f      	subs	r7, r3, r2
 8006494:	2f00      	cmp	r7, #0
 8006496:	dd1a      	ble.n	80064ce <_vfprintf_r+0x732>
 8006498:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800649c:	4835      	ldr	r0, [pc, #212]	; (8006574 <_vfprintf_r+0x7d8>)
 800649e:	2f10      	cmp	r7, #16
 80064a0:	f103 0301 	add.w	r3, r3, #1
 80064a4:	f104 0108 	add.w	r1, r4, #8
 80064a8:	6020      	str	r0, [r4, #0]
 80064aa:	f300 82ea 	bgt.w	8006a82 <_vfprintf_r+0xce6>
 80064ae:	443a      	add	r2, r7
 80064b0:	2b07      	cmp	r3, #7
 80064b2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80064b6:	6067      	str	r7, [r4, #4]
 80064b8:	f340 82f6 	ble.w	8006aa8 <_vfprintf_r+0xd0c>
 80064bc:	4651      	mov	r1, sl
 80064be:	4640      	mov	r0, r8
 80064c0:	aa26      	add	r2, sp, #152	; 0x98
 80064c2:	f002 ffe6 	bl	8009492 <__sprint_r>
 80064c6:	2800      	cmp	r0, #0
 80064c8:	f040 8620 	bne.w	800710c <_vfprintf_r+0x1370>
 80064cc:	ac29      	add	r4, sp, #164	; 0xa4
 80064ce:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80064d2:	b173      	cbz	r3, 80064f2 <_vfprintf_r+0x756>
 80064d4:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 80064d8:	6023      	str	r3, [r4, #0]
 80064da:	2301      	movs	r3, #1
 80064dc:	6063      	str	r3, [r4, #4]
 80064de:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80064e0:	3301      	adds	r3, #1
 80064e2:	9328      	str	r3, [sp, #160]	; 0xa0
 80064e4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80064e6:	3301      	adds	r3, #1
 80064e8:	2b07      	cmp	r3, #7
 80064ea:	9327      	str	r3, [sp, #156]	; 0x9c
 80064ec:	f300 82de 	bgt.w	8006aac <_vfprintf_r+0xd10>
 80064f0:	3408      	adds	r4, #8
 80064f2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80064f4:	b16b      	cbz	r3, 8006512 <_vfprintf_r+0x776>
 80064f6:	ab1f      	add	r3, sp, #124	; 0x7c
 80064f8:	6023      	str	r3, [r4, #0]
 80064fa:	2302      	movs	r3, #2
 80064fc:	6063      	str	r3, [r4, #4]
 80064fe:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006500:	3302      	adds	r3, #2
 8006502:	9328      	str	r3, [sp, #160]	; 0xa0
 8006504:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006506:	3301      	adds	r3, #1
 8006508:	2b07      	cmp	r3, #7
 800650a:	9327      	str	r3, [sp, #156]	; 0x9c
 800650c:	f300 82d8 	bgt.w	8006ac0 <_vfprintf_r+0xd24>
 8006510:	3408      	adds	r4, #8
 8006512:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8006514:	2b80      	cmp	r3, #128	; 0x80
 8006516:	d11f      	bne.n	8006558 <_vfprintf_r+0x7bc>
 8006518:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800651c:	1a9f      	subs	r7, r3, r2
 800651e:	2f00      	cmp	r7, #0
 8006520:	dd1a      	ble.n	8006558 <_vfprintf_r+0x7bc>
 8006522:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006526:	4814      	ldr	r0, [pc, #80]	; (8006578 <_vfprintf_r+0x7dc>)
 8006528:	2f10      	cmp	r7, #16
 800652a:	f103 0301 	add.w	r3, r3, #1
 800652e:	f104 0108 	add.w	r1, r4, #8
 8006532:	6020      	str	r0, [r4, #0]
 8006534:	f300 82ce 	bgt.w	8006ad4 <_vfprintf_r+0xd38>
 8006538:	6067      	str	r7, [r4, #4]
 800653a:	2b07      	cmp	r3, #7
 800653c:	4417      	add	r7, r2
 800653e:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8006542:	f340 82da 	ble.w	8006afa <_vfprintf_r+0xd5e>
 8006546:	4651      	mov	r1, sl
 8006548:	4640      	mov	r0, r8
 800654a:	aa26      	add	r2, sp, #152	; 0x98
 800654c:	f002 ffa1 	bl	8009492 <__sprint_r>
 8006550:	2800      	cmp	r0, #0
 8006552:	f040 85db 	bne.w	800710c <_vfprintf_r+0x1370>
 8006556:	ac29      	add	r4, sp, #164	; 0xa4
 8006558:	9b07      	ldr	r3, [sp, #28]
 800655a:	1af6      	subs	r6, r6, r3
 800655c:	2e00      	cmp	r6, #0
 800655e:	dd27      	ble.n	80065b0 <_vfprintf_r+0x814>
 8006560:	4f05      	ldr	r7, [pc, #20]	; (8006578 <_vfprintf_r+0x7dc>)
 8006562:	e00b      	b.n	800657c <_vfprintf_r+0x7e0>
 8006564:	0800aa61 	.word	0x0800aa61
 8006568:	0800aa50 	.word	0x0800aa50
 800656c:	40300000 	.word	0x40300000
 8006570:	3fe00000 	.word	0x3fe00000
 8006574:	0800aa94 	.word	0x0800aa94
 8006578:	0800aaa4 	.word	0x0800aaa4
 800657c:	2e10      	cmp	r6, #16
 800657e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006582:	f104 0108 	add.w	r1, r4, #8
 8006586:	f103 0301 	add.w	r3, r3, #1
 800658a:	6027      	str	r7, [r4, #0]
 800658c:	f300 82b7 	bgt.w	8006afe <_vfprintf_r+0xd62>
 8006590:	6066      	str	r6, [r4, #4]
 8006592:	2b07      	cmp	r3, #7
 8006594:	4416      	add	r6, r2
 8006596:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800659a:	f340 82c3 	ble.w	8006b24 <_vfprintf_r+0xd88>
 800659e:	4651      	mov	r1, sl
 80065a0:	4640      	mov	r0, r8
 80065a2:	aa26      	add	r2, sp, #152	; 0x98
 80065a4:	f002 ff75 	bl	8009492 <__sprint_r>
 80065a8:	2800      	cmp	r0, #0
 80065aa:	f040 85af 	bne.w	800710c <_vfprintf_r+0x1370>
 80065ae:	ac29      	add	r4, sp, #164	; 0xa4
 80065b0:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80065b4:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 80065b6:	f040 82bb 	bne.w	8006b30 <_vfprintf_r+0xd94>
 80065ba:	9b07      	ldr	r3, [sp, #28]
 80065bc:	f8c4 9000 	str.w	r9, [r4]
 80065c0:	441e      	add	r6, r3
 80065c2:	6063      	str	r3, [r4, #4]
 80065c4:	9628      	str	r6, [sp, #160]	; 0xa0
 80065c6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80065c8:	3301      	adds	r3, #1
 80065ca:	2b07      	cmp	r3, #7
 80065cc:	9327      	str	r3, [sp, #156]	; 0x9c
 80065ce:	f300 82f4 	bgt.w	8006bba <_vfprintf_r+0xe1e>
 80065d2:	3408      	adds	r4, #8
 80065d4:	f01b 0f04 	tst.w	fp, #4
 80065d8:	f040 857a 	bne.w	80070d0 <_vfprintf_r+0x1334>
 80065dc:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80065e0:	9915      	ldr	r1, [sp, #84]	; 0x54
 80065e2:	428a      	cmp	r2, r1
 80065e4:	bfac      	ite	ge
 80065e6:	189b      	addge	r3, r3, r2
 80065e8:	185b      	addlt	r3, r3, r1
 80065ea:	9313      	str	r3, [sp, #76]	; 0x4c
 80065ec:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80065ee:	b13b      	cbz	r3, 8006600 <_vfprintf_r+0x864>
 80065f0:	4651      	mov	r1, sl
 80065f2:	4640      	mov	r0, r8
 80065f4:	aa26      	add	r2, sp, #152	; 0x98
 80065f6:	f002 ff4c 	bl	8009492 <__sprint_r>
 80065fa:	2800      	cmp	r0, #0
 80065fc:	f040 8586 	bne.w	800710c <_vfprintf_r+0x1370>
 8006600:	2300      	movs	r3, #0
 8006602:	9327      	str	r3, [sp, #156]	; 0x9c
 8006604:	9b08      	ldr	r3, [sp, #32]
 8006606:	2b00      	cmp	r3, #0
 8006608:	f040 859c 	bne.w	8007144 <_vfprintf_r+0x13a8>
 800660c:	ac29      	add	r4, sp, #164	; 0xa4
 800660e:	e0e9      	b.n	80067e4 <_vfprintf_r+0xa48>
 8006610:	9008      	str	r0, [sp, #32]
 8006612:	e636      	b.n	8006282 <_vfprintf_r+0x4e6>
 8006614:	2306      	movs	r3, #6
 8006616:	9008      	str	r0, [sp, #32]
 8006618:	e623      	b.n	8006262 <_vfprintf_r+0x4c6>
 800661a:	9008      	str	r0, [sp, #32]
 800661c:	e631      	b.n	8006282 <_vfprintf_r+0x4e6>
 800661e:	f802 0c01 	strb.w	r0, [r2, #-1]
 8006622:	e69a      	b.n	800635a <_vfprintf_r+0x5be>
 8006624:	f803 0b01 	strb.w	r0, [r3], #1
 8006628:	1aca      	subs	r2, r1, r3
 800662a:	2a00      	cmp	r2, #0
 800662c:	dafa      	bge.n	8006624 <_vfprintf_r+0x888>
 800662e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006630:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006632:	3201      	adds	r2, #1
 8006634:	f103 0301 	add.w	r3, r3, #1
 8006638:	bfb8      	it	lt
 800663a:	2300      	movlt	r3, #0
 800663c:	441d      	add	r5, r3
 800663e:	e69c      	b.n	800637a <_vfprintf_r+0x5de>
 8006640:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006642:	462b      	mov	r3, r5
 8006644:	2030      	movs	r0, #48	; 0x30
 8006646:	18a9      	adds	r1, r5, r2
 8006648:	e7ee      	b.n	8006628 <_vfprintf_r+0x88c>
 800664a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800664c:	2b46      	cmp	r3, #70	; 0x46
 800664e:	d005      	beq.n	800665c <_vfprintf_r+0x8c0>
 8006650:	2b45      	cmp	r3, #69	; 0x45
 8006652:	d11b      	bne.n	800668c <_vfprintf_r+0x8f0>
 8006654:	9b07      	ldr	r3, [sp, #28]
 8006656:	1c5e      	adds	r6, r3, #1
 8006658:	2302      	movs	r3, #2
 800665a:	e001      	b.n	8006660 <_vfprintf_r+0x8c4>
 800665c:	2303      	movs	r3, #3
 800665e:	9e07      	ldr	r6, [sp, #28]
 8006660:	aa24      	add	r2, sp, #144	; 0x90
 8006662:	9204      	str	r2, [sp, #16]
 8006664:	aa21      	add	r2, sp, #132	; 0x84
 8006666:	9203      	str	r2, [sp, #12]
 8006668:	aa20      	add	r2, sp, #128	; 0x80
 800666a:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800666e:	9300      	str	r3, [sp, #0]
 8006670:	463a      	mov	r2, r7
 8006672:	462b      	mov	r3, r5
 8006674:	4640      	mov	r0, r8
 8006676:	f000 ff1f 	bl	80074b8 <_dtoa_r>
 800667a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800667c:	4681      	mov	r9, r0
 800667e:	2b47      	cmp	r3, #71	; 0x47
 8006680:	d106      	bne.n	8006690 <_vfprintf_r+0x8f4>
 8006682:	f01b 0f01 	tst.w	fp, #1
 8006686:	d103      	bne.n	8006690 <_vfprintf_r+0x8f4>
 8006688:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800668a:	e676      	b.n	800637a <_vfprintf_r+0x5de>
 800668c:	9e07      	ldr	r6, [sp, #28]
 800668e:	e7e3      	b.n	8006658 <_vfprintf_r+0x8bc>
 8006690:	eb09 0306 	add.w	r3, r9, r6
 8006694:	9309      	str	r3, [sp, #36]	; 0x24
 8006696:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006698:	2b46      	cmp	r3, #70	; 0x46
 800669a:	d111      	bne.n	80066c0 <_vfprintf_r+0x924>
 800669c:	f899 3000 	ldrb.w	r3, [r9]
 80066a0:	2b30      	cmp	r3, #48	; 0x30
 80066a2:	d109      	bne.n	80066b8 <_vfprintf_r+0x91c>
 80066a4:	2200      	movs	r2, #0
 80066a6:	2300      	movs	r3, #0
 80066a8:	4638      	mov	r0, r7
 80066aa:	4629      	mov	r1, r5
 80066ac:	f7fa f97c 	bl	80009a8 <__aeabi_dcmpeq>
 80066b0:	b910      	cbnz	r0, 80066b8 <_vfprintf_r+0x91c>
 80066b2:	f1c6 0601 	rsb	r6, r6, #1
 80066b6:	9620      	str	r6, [sp, #128]	; 0x80
 80066b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80066ba:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80066bc:	441a      	add	r2, r3
 80066be:	9209      	str	r2, [sp, #36]	; 0x24
 80066c0:	2200      	movs	r2, #0
 80066c2:	2300      	movs	r3, #0
 80066c4:	4638      	mov	r0, r7
 80066c6:	4629      	mov	r1, r5
 80066c8:	f7fa f96e 	bl	80009a8 <__aeabi_dcmpeq>
 80066cc:	b108      	cbz	r0, 80066d2 <_vfprintf_r+0x936>
 80066ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066d0:	9324      	str	r3, [sp, #144]	; 0x90
 80066d2:	2230      	movs	r2, #48	; 0x30
 80066d4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80066d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80066d8:	4299      	cmp	r1, r3
 80066da:	d9d5      	bls.n	8006688 <_vfprintf_r+0x8ec>
 80066dc:	1c59      	adds	r1, r3, #1
 80066de:	9124      	str	r1, [sp, #144]	; 0x90
 80066e0:	701a      	strb	r2, [r3, #0]
 80066e2:	e7f7      	b.n	80066d4 <_vfprintf_r+0x938>
 80066e4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80066e6:	2b46      	cmp	r3, #70	; 0x46
 80066e8:	f47f ae58 	bne.w	800639c <_vfprintf_r+0x600>
 80066ec:	9a07      	ldr	r2, [sp, #28]
 80066ee:	f00b 0301 	and.w	r3, fp, #1
 80066f2:	2d00      	cmp	r5, #0
 80066f4:	ea43 0302 	orr.w	r3, r3, r2
 80066f8:	dd1a      	ble.n	8006730 <_vfprintf_r+0x994>
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d034      	beq.n	8006768 <_vfprintf_r+0x9cc>
 80066fe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006700:	18eb      	adds	r3, r5, r3
 8006702:	441a      	add	r2, r3
 8006704:	9207      	str	r2, [sp, #28]
 8006706:	2366      	movs	r3, #102	; 0x66
 8006708:	930a      	str	r3, [sp, #40]	; 0x28
 800670a:	e033      	b.n	8006774 <_vfprintf_r+0x9d8>
 800670c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006710:	f802 6b01 	strb.w	r6, [r2], #1
 8006714:	e679      	b.n	800640a <_vfprintf_r+0x66e>
 8006716:	b941      	cbnz	r1, 800672a <_vfprintf_r+0x98e>
 8006718:	2230      	movs	r2, #48	; 0x30
 800671a:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800671e:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8006722:	3330      	adds	r3, #48	; 0x30
 8006724:	f802 3b01 	strb.w	r3, [r2], #1
 8006728:	e67b      	b.n	8006422 <_vfprintf_r+0x686>
 800672a:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800672e:	e7f8      	b.n	8006722 <_vfprintf_r+0x986>
 8006730:	b1e3      	cbz	r3, 800676c <_vfprintf_r+0x9d0>
 8006732:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006734:	9a07      	ldr	r2, [sp, #28]
 8006736:	3301      	adds	r3, #1
 8006738:	e7e3      	b.n	8006702 <_vfprintf_r+0x966>
 800673a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800673c:	42ab      	cmp	r3, r5
 800673e:	dc07      	bgt.n	8006750 <_vfprintf_r+0x9b4>
 8006740:	f01b 0f01 	tst.w	fp, #1
 8006744:	d02d      	beq.n	80067a2 <_vfprintf_r+0xa06>
 8006746:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006748:	18eb      	adds	r3, r5, r3
 800674a:	9307      	str	r3, [sp, #28]
 800674c:	2367      	movs	r3, #103	; 0x67
 800674e:	e7db      	b.n	8006708 <_vfprintf_r+0x96c>
 8006750:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006752:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006754:	2d00      	cmp	r5, #0
 8006756:	4413      	add	r3, r2
 8006758:	9307      	str	r3, [sp, #28]
 800675a:	dcf7      	bgt.n	800674c <_vfprintf_r+0x9b0>
 800675c:	9a07      	ldr	r2, [sp, #28]
 800675e:	f1c5 0301 	rsb	r3, r5, #1
 8006762:	441a      	add	r2, r3
 8006764:	9207      	str	r2, [sp, #28]
 8006766:	e7f1      	b.n	800674c <_vfprintf_r+0x9b0>
 8006768:	9507      	str	r5, [sp, #28]
 800676a:	e7cc      	b.n	8006706 <_vfprintf_r+0x96a>
 800676c:	2366      	movs	r3, #102	; 0x66
 800676e:	930a      	str	r3, [sp, #40]	; 0x28
 8006770:	2301      	movs	r3, #1
 8006772:	9307      	str	r3, [sp, #28]
 8006774:	f41b 6380 	ands.w	r3, fp, #1024	; 0x400
 8006778:	930d      	str	r3, [sp, #52]	; 0x34
 800677a:	d025      	beq.n	80067c8 <_vfprintf_r+0xa2c>
 800677c:	2300      	movs	r3, #0
 800677e:	2d00      	cmp	r5, #0
 8006780:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8006784:	f77f ae65 	ble.w	8006452 <_vfprintf_r+0x6b6>
 8006788:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800678a:	781b      	ldrb	r3, [r3, #0]
 800678c:	2bff      	cmp	r3, #255	; 0xff
 800678e:	d10a      	bne.n	80067a6 <_vfprintf_r+0xa0a>
 8006790:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006794:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006796:	4413      	add	r3, r2
 8006798:	9a07      	ldr	r2, [sp, #28]
 800679a:	fb01 2303 	mla	r3, r1, r3, r2
 800679e:	9307      	str	r3, [sp, #28]
 80067a0:	e657      	b.n	8006452 <_vfprintf_r+0x6b6>
 80067a2:	9507      	str	r5, [sp, #28]
 80067a4:	e7d2      	b.n	800674c <_vfprintf_r+0x9b0>
 80067a6:	42ab      	cmp	r3, r5
 80067a8:	daf2      	bge.n	8006790 <_vfprintf_r+0x9f4>
 80067aa:	1aed      	subs	r5, r5, r3
 80067ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80067ae:	785b      	ldrb	r3, [r3, #1]
 80067b0:	b133      	cbz	r3, 80067c0 <_vfprintf_r+0xa24>
 80067b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067b4:	3301      	adds	r3, #1
 80067b6:	930d      	str	r3, [sp, #52]	; 0x34
 80067b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80067ba:	3301      	adds	r3, #1
 80067bc:	930e      	str	r3, [sp, #56]	; 0x38
 80067be:	e7e3      	b.n	8006788 <_vfprintf_r+0x9ec>
 80067c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80067c2:	3301      	adds	r3, #1
 80067c4:	930c      	str	r3, [sp, #48]	; 0x30
 80067c6:	e7df      	b.n	8006788 <_vfprintf_r+0x9ec>
 80067c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067ca:	930c      	str	r3, [sp, #48]	; 0x30
 80067cc:	e641      	b.n	8006452 <_vfprintf_r+0x6b6>
 80067ce:	1d33      	adds	r3, r6, #4
 80067d0:	f01b 0f20 	tst.w	fp, #32
 80067d4:	930b      	str	r3, [sp, #44]	; 0x2c
 80067d6:	d00a      	beq.n	80067ee <_vfprintf_r+0xa52>
 80067d8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80067da:	6833      	ldr	r3, [r6, #0]
 80067dc:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80067de:	17d2      	asrs	r2, r2, #31
 80067e0:	e9c3 1200 	strd	r1, r2, [r3]
 80067e4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80067e6:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 80067ea:	f7ff bb57 	b.w	8005e9c <_vfprintf_r+0x100>
 80067ee:	f01b 0f10 	tst.w	fp, #16
 80067f2:	d003      	beq.n	80067fc <_vfprintf_r+0xa60>
 80067f4:	6833      	ldr	r3, [r6, #0]
 80067f6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80067f8:	601a      	str	r2, [r3, #0]
 80067fa:	e7f3      	b.n	80067e4 <_vfprintf_r+0xa48>
 80067fc:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8006800:	d003      	beq.n	800680a <_vfprintf_r+0xa6e>
 8006802:	6833      	ldr	r3, [r6, #0]
 8006804:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006806:	801a      	strh	r2, [r3, #0]
 8006808:	e7ec      	b.n	80067e4 <_vfprintf_r+0xa48>
 800680a:	f41b 7f00 	tst.w	fp, #512	; 0x200
 800680e:	d0f1      	beq.n	80067f4 <_vfprintf_r+0xa58>
 8006810:	6833      	ldr	r3, [r6, #0]
 8006812:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006814:	701a      	strb	r2, [r3, #0]
 8006816:	e7e5      	b.n	80067e4 <_vfprintf_r+0xa48>
 8006818:	f04b 0b10 	orr.w	fp, fp, #16
 800681c:	f01b 0320 	ands.w	r3, fp, #32
 8006820:	d01f      	beq.n	8006862 <_vfprintf_r+0xac6>
 8006822:	3607      	adds	r6, #7
 8006824:	f026 0307 	bic.w	r3, r6, #7
 8006828:	461a      	mov	r2, r3
 800682a:	f852 6b08 	ldr.w	r6, [r2], #8
 800682e:	685d      	ldr	r5, [r3, #4]
 8006830:	920b      	str	r2, [sp, #44]	; 0x2c
 8006832:	2300      	movs	r3, #0
 8006834:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 8006838:	2200      	movs	r2, #0
 800683a:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800683e:	9a07      	ldr	r2, [sp, #28]
 8006840:	3201      	adds	r2, #1
 8006842:	f000 8494 	beq.w	800716e <_vfprintf_r+0x13d2>
 8006846:	ea56 0205 	orrs.w	r2, r6, r5
 800684a:	f02b 0780 	bic.w	r7, fp, #128	; 0x80
 800684e:	f040 8493 	bne.w	8007178 <_vfprintf_r+0x13dc>
 8006852:	9a07      	ldr	r2, [sp, #28]
 8006854:	2a00      	cmp	r2, #0
 8006856:	f000 80fa 	beq.w	8006a4e <_vfprintf_r+0xcb2>
 800685a:	2b01      	cmp	r3, #1
 800685c:	f040 848f 	bne.w	800717e <_vfprintf_r+0x13e2>
 8006860:	e09f      	b.n	80069a2 <_vfprintf_r+0xc06>
 8006862:	4632      	mov	r2, r6
 8006864:	f852 6b04 	ldr.w	r6, [r2], #4
 8006868:	f01b 0510 	ands.w	r5, fp, #16
 800686c:	920b      	str	r2, [sp, #44]	; 0x2c
 800686e:	d001      	beq.n	8006874 <_vfprintf_r+0xad8>
 8006870:	461d      	mov	r5, r3
 8006872:	e7de      	b.n	8006832 <_vfprintf_r+0xa96>
 8006874:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 8006878:	d001      	beq.n	800687e <_vfprintf_r+0xae2>
 800687a:	b2b6      	uxth	r6, r6
 800687c:	e7d9      	b.n	8006832 <_vfprintf_r+0xa96>
 800687e:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 8006882:	d0d6      	beq.n	8006832 <_vfprintf_r+0xa96>
 8006884:	b2f6      	uxtb	r6, r6
 8006886:	e7f3      	b.n	8006870 <_vfprintf_r+0xad4>
 8006888:	4633      	mov	r3, r6
 800688a:	f853 6b04 	ldr.w	r6, [r3], #4
 800688e:	2278      	movs	r2, #120	; 0x78
 8006890:	930b      	str	r3, [sp, #44]	; 0x2c
 8006892:	2330      	movs	r3, #48	; 0x30
 8006894:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8006898:	4ba3      	ldr	r3, [pc, #652]	; (8006b28 <_vfprintf_r+0xd8c>)
 800689a:	2500      	movs	r5, #0
 800689c:	931a      	str	r3, [sp, #104]	; 0x68
 800689e:	f04b 0b02 	orr.w	fp, fp, #2
 80068a2:	2302      	movs	r3, #2
 80068a4:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
 80068a8:	920a      	str	r2, [sp, #40]	; 0x28
 80068aa:	e7c5      	b.n	8006838 <_vfprintf_r+0xa9c>
 80068ac:	4633      	mov	r3, r6
 80068ae:	2500      	movs	r5, #0
 80068b0:	f853 9b04 	ldr.w	r9, [r3], #4
 80068b4:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 80068b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80068ba:	9b07      	ldr	r3, [sp, #28]
 80068bc:	1c5e      	adds	r6, r3, #1
 80068be:	d010      	beq.n	80068e2 <_vfprintf_r+0xb46>
 80068c0:	461a      	mov	r2, r3
 80068c2:	4629      	mov	r1, r5
 80068c4:	4648      	mov	r0, r9
 80068c6:	f001 ffcd 	bl	8008864 <memchr>
 80068ca:	9008      	str	r0, [sp, #32]
 80068cc:	2800      	cmp	r0, #0
 80068ce:	f000 80d5 	beq.w	8006a7c <_vfprintf_r+0xce0>
 80068d2:	eba0 0309 	sub.w	r3, r0, r9
 80068d6:	462e      	mov	r6, r5
 80068d8:	e9cd 3507 	strd	r3, r5, [sp, #28]
 80068dc:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 80068e0:	e5bf      	b.n	8006462 <_vfprintf_r+0x6c6>
 80068e2:	4648      	mov	r0, r9
 80068e4:	f7f9 fc34 	bl	8000150 <strlen>
 80068e8:	e9cd 0507 	strd	r0, r5, [sp, #28]
 80068ec:	e461      	b.n	80061b2 <_vfprintf_r+0x416>
 80068ee:	f04b 0b10 	orr.w	fp, fp, #16
 80068f2:	f01b 0320 	ands.w	r3, fp, #32
 80068f6:	d009      	beq.n	800690c <_vfprintf_r+0xb70>
 80068f8:	3607      	adds	r6, #7
 80068fa:	f026 0307 	bic.w	r3, r6, #7
 80068fe:	461a      	mov	r2, r3
 8006900:	f852 6b08 	ldr.w	r6, [r2], #8
 8006904:	685d      	ldr	r5, [r3, #4]
 8006906:	920b      	str	r2, [sp, #44]	; 0x2c
 8006908:	2301      	movs	r3, #1
 800690a:	e795      	b.n	8006838 <_vfprintf_r+0xa9c>
 800690c:	4632      	mov	r2, r6
 800690e:	f852 6b04 	ldr.w	r6, [r2], #4
 8006912:	f01b 0510 	ands.w	r5, fp, #16
 8006916:	920b      	str	r2, [sp, #44]	; 0x2c
 8006918:	d001      	beq.n	800691e <_vfprintf_r+0xb82>
 800691a:	461d      	mov	r5, r3
 800691c:	e7f4      	b.n	8006908 <_vfprintf_r+0xb6c>
 800691e:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 8006922:	d001      	beq.n	8006928 <_vfprintf_r+0xb8c>
 8006924:	b2b6      	uxth	r6, r6
 8006926:	e7ef      	b.n	8006908 <_vfprintf_r+0xb6c>
 8006928:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 800692c:	d0ec      	beq.n	8006908 <_vfprintf_r+0xb6c>
 800692e:	b2f6      	uxtb	r6, r6
 8006930:	e7f3      	b.n	800691a <_vfprintf_r+0xb7e>
 8006932:	4b7e      	ldr	r3, [pc, #504]	; (8006b2c <_vfprintf_r+0xd90>)
 8006934:	931a      	str	r3, [sp, #104]	; 0x68
 8006936:	f01b 0320 	ands.w	r3, fp, #32
 800693a:	d01b      	beq.n	8006974 <_vfprintf_r+0xbd8>
 800693c:	3607      	adds	r6, #7
 800693e:	f026 0307 	bic.w	r3, r6, #7
 8006942:	461a      	mov	r2, r3
 8006944:	f852 6b08 	ldr.w	r6, [r2], #8
 8006948:	685d      	ldr	r5, [r3, #4]
 800694a:	920b      	str	r2, [sp, #44]	; 0x2c
 800694c:	f01b 0f01 	tst.w	fp, #1
 8006950:	d00a      	beq.n	8006968 <_vfprintf_r+0xbcc>
 8006952:	ea56 0305 	orrs.w	r3, r6, r5
 8006956:	d007      	beq.n	8006968 <_vfprintf_r+0xbcc>
 8006958:	2330      	movs	r3, #48	; 0x30
 800695a:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800695e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006960:	f04b 0b02 	orr.w	fp, fp, #2
 8006964:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8006968:	2302      	movs	r3, #2
 800696a:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 800696e:	e763      	b.n	8006838 <_vfprintf_r+0xa9c>
 8006970:	4b6d      	ldr	r3, [pc, #436]	; (8006b28 <_vfprintf_r+0xd8c>)
 8006972:	e7df      	b.n	8006934 <_vfprintf_r+0xb98>
 8006974:	4632      	mov	r2, r6
 8006976:	f852 6b04 	ldr.w	r6, [r2], #4
 800697a:	f01b 0510 	ands.w	r5, fp, #16
 800697e:	920b      	str	r2, [sp, #44]	; 0x2c
 8006980:	d001      	beq.n	8006986 <_vfprintf_r+0xbea>
 8006982:	461d      	mov	r5, r3
 8006984:	e7e2      	b.n	800694c <_vfprintf_r+0xbb0>
 8006986:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 800698a:	d001      	beq.n	8006990 <_vfprintf_r+0xbf4>
 800698c:	b2b6      	uxth	r6, r6
 800698e:	e7dd      	b.n	800694c <_vfprintf_r+0xbb0>
 8006990:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 8006994:	d0da      	beq.n	800694c <_vfprintf_r+0xbb0>
 8006996:	b2f6      	uxtb	r6, r6
 8006998:	e7f3      	b.n	8006982 <_vfprintf_r+0xbe6>
 800699a:	2e0a      	cmp	r6, #10
 800699c:	f175 0300 	sbcs.w	r3, r5, #0
 80069a0:	d206      	bcs.n	80069b0 <_vfprintf_r+0xc14>
 80069a2:	3630      	adds	r6, #48	; 0x30
 80069a4:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 80069a8:	f20d 1947 	addw	r9, sp, #327	; 0x147
 80069ac:	f000 bc02 	b.w	80071b4 <_vfprintf_r+0x1418>
 80069b0:	2300      	movs	r3, #0
 80069b2:	9309      	str	r3, [sp, #36]	; 0x24
 80069b4:	f407 6380 	and.w	r3, r7, #1024	; 0x400
 80069b8:	f50d 7ba4 	add.w	fp, sp, #328	; 0x148
 80069bc:	9308      	str	r3, [sp, #32]
 80069be:	220a      	movs	r2, #10
 80069c0:	2300      	movs	r3, #0
 80069c2:	4630      	mov	r0, r6
 80069c4:	4629      	mov	r1, r5
 80069c6:	f7fa fae3 	bl	8000f90 <__aeabi_uldivmod>
 80069ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069cc:	3230      	adds	r2, #48	; 0x30
 80069ce:	3301      	adds	r3, #1
 80069d0:	9309      	str	r3, [sp, #36]	; 0x24
 80069d2:	9b08      	ldr	r3, [sp, #32]
 80069d4:	f10b 39ff 	add.w	r9, fp, #4294967295
 80069d8:	f80b 2c01 	strb.w	r2, [fp, #-1]
 80069dc:	b1d3      	cbz	r3, 8006a14 <_vfprintf_r+0xc78>
 80069de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80069e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80069e2:	781b      	ldrb	r3, [r3, #0]
 80069e4:	429a      	cmp	r2, r3
 80069e6:	d115      	bne.n	8006a14 <_vfprintf_r+0xc78>
 80069e8:	2aff      	cmp	r2, #255	; 0xff
 80069ea:	d013      	beq.n	8006a14 <_vfprintf_r+0xc78>
 80069ec:	2e0a      	cmp	r6, #10
 80069ee:	f175 0300 	sbcs.w	r3, r5, #0
 80069f2:	d30f      	bcc.n	8006a14 <_vfprintf_r+0xc78>
 80069f4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80069f6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80069f8:	eba9 0903 	sub.w	r9, r9, r3
 80069fc:	461a      	mov	r2, r3
 80069fe:	4648      	mov	r0, r9
 8006a00:	f002 fcb9 	bl	8009376 <strncpy>
 8006a04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a06:	785b      	ldrb	r3, [r3, #1]
 8006a08:	b11b      	cbz	r3, 8006a12 <_vfprintf_r+0xc76>
 8006a0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a0c:	3301      	adds	r3, #1
 8006a0e:	930e      	str	r3, [sp, #56]	; 0x38
 8006a10:	2300      	movs	r3, #0
 8006a12:	9309      	str	r3, [sp, #36]	; 0x24
 8006a14:	2300      	movs	r3, #0
 8006a16:	220a      	movs	r2, #10
 8006a18:	4630      	mov	r0, r6
 8006a1a:	4629      	mov	r1, r5
 8006a1c:	f7fa fab8 	bl	8000f90 <__aeabi_uldivmod>
 8006a20:	2e0a      	cmp	r6, #10
 8006a22:	f175 0300 	sbcs.w	r3, r5, #0
 8006a26:	f0c0 83c5 	bcc.w	80071b4 <_vfprintf_r+0x1418>
 8006a2a:	4606      	mov	r6, r0
 8006a2c:	460d      	mov	r5, r1
 8006a2e:	46cb      	mov	fp, r9
 8006a30:	e7c5      	b.n	80069be <_vfprintf_r+0xc22>
 8006a32:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006a34:	f006 030f 	and.w	r3, r6, #15
 8006a38:	5cd3      	ldrb	r3, [r2, r3]
 8006a3a:	0936      	lsrs	r6, r6, #4
 8006a3c:	ea46 7605 	orr.w	r6, r6, r5, lsl #28
 8006a40:	092d      	lsrs	r5, r5, #4
 8006a42:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8006a46:	ea56 0305 	orrs.w	r3, r6, r5
 8006a4a:	d1f2      	bne.n	8006a32 <_vfprintf_r+0xc96>
 8006a4c:	e3b2      	b.n	80071b4 <_vfprintf_r+0x1418>
 8006a4e:	b933      	cbnz	r3, 8006a5e <_vfprintf_r+0xcc2>
 8006a50:	f01b 0f01 	tst.w	fp, #1
 8006a54:	d003      	beq.n	8006a5e <_vfprintf_r+0xcc2>
 8006a56:	2330      	movs	r3, #48	; 0x30
 8006a58:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8006a5c:	e7a4      	b.n	80069a8 <_vfprintf_r+0xc0c>
 8006a5e:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8006a62:	e3a7      	b.n	80071b4 <_vfprintf_r+0x1418>
 8006a64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	f000 8372 	beq.w	8007150 <_vfprintf_r+0x13b4>
 8006a6c:	2000      	movs	r0, #0
 8006a6e:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8006a72:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8006a76:	960b      	str	r6, [sp, #44]	; 0x2c
 8006a78:	f7ff bb2e 	b.w	80060d8 <_vfprintf_r+0x33c>
 8006a7c:	9e08      	ldr	r6, [sp, #32]
 8006a7e:	f7ff bb99 	b.w	80061b4 <_vfprintf_r+0x418>
 8006a82:	2010      	movs	r0, #16
 8006a84:	2b07      	cmp	r3, #7
 8006a86:	4402      	add	r2, r0
 8006a88:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006a8c:	6060      	str	r0, [r4, #4]
 8006a8e:	dd08      	ble.n	8006aa2 <_vfprintf_r+0xd06>
 8006a90:	4651      	mov	r1, sl
 8006a92:	4640      	mov	r0, r8
 8006a94:	aa26      	add	r2, sp, #152	; 0x98
 8006a96:	f002 fcfc 	bl	8009492 <__sprint_r>
 8006a9a:	2800      	cmp	r0, #0
 8006a9c:	f040 8336 	bne.w	800710c <_vfprintf_r+0x1370>
 8006aa0:	a929      	add	r1, sp, #164	; 0xa4
 8006aa2:	460c      	mov	r4, r1
 8006aa4:	3f10      	subs	r7, #16
 8006aa6:	e4f7      	b.n	8006498 <_vfprintf_r+0x6fc>
 8006aa8:	460c      	mov	r4, r1
 8006aaa:	e510      	b.n	80064ce <_vfprintf_r+0x732>
 8006aac:	4651      	mov	r1, sl
 8006aae:	4640      	mov	r0, r8
 8006ab0:	aa26      	add	r2, sp, #152	; 0x98
 8006ab2:	f002 fcee 	bl	8009492 <__sprint_r>
 8006ab6:	2800      	cmp	r0, #0
 8006ab8:	f040 8328 	bne.w	800710c <_vfprintf_r+0x1370>
 8006abc:	ac29      	add	r4, sp, #164	; 0xa4
 8006abe:	e518      	b.n	80064f2 <_vfprintf_r+0x756>
 8006ac0:	4651      	mov	r1, sl
 8006ac2:	4640      	mov	r0, r8
 8006ac4:	aa26      	add	r2, sp, #152	; 0x98
 8006ac6:	f002 fce4 	bl	8009492 <__sprint_r>
 8006aca:	2800      	cmp	r0, #0
 8006acc:	f040 831e 	bne.w	800710c <_vfprintf_r+0x1370>
 8006ad0:	ac29      	add	r4, sp, #164	; 0xa4
 8006ad2:	e51e      	b.n	8006512 <_vfprintf_r+0x776>
 8006ad4:	2010      	movs	r0, #16
 8006ad6:	2b07      	cmp	r3, #7
 8006ad8:	4402      	add	r2, r0
 8006ada:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006ade:	6060      	str	r0, [r4, #4]
 8006ae0:	dd08      	ble.n	8006af4 <_vfprintf_r+0xd58>
 8006ae2:	4651      	mov	r1, sl
 8006ae4:	4640      	mov	r0, r8
 8006ae6:	aa26      	add	r2, sp, #152	; 0x98
 8006ae8:	f002 fcd3 	bl	8009492 <__sprint_r>
 8006aec:	2800      	cmp	r0, #0
 8006aee:	f040 830d 	bne.w	800710c <_vfprintf_r+0x1370>
 8006af2:	a929      	add	r1, sp, #164	; 0xa4
 8006af4:	460c      	mov	r4, r1
 8006af6:	3f10      	subs	r7, #16
 8006af8:	e513      	b.n	8006522 <_vfprintf_r+0x786>
 8006afa:	460c      	mov	r4, r1
 8006afc:	e52c      	b.n	8006558 <_vfprintf_r+0x7bc>
 8006afe:	2010      	movs	r0, #16
 8006b00:	2b07      	cmp	r3, #7
 8006b02:	4402      	add	r2, r0
 8006b04:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006b08:	6060      	str	r0, [r4, #4]
 8006b0a:	dd08      	ble.n	8006b1e <_vfprintf_r+0xd82>
 8006b0c:	4651      	mov	r1, sl
 8006b0e:	4640      	mov	r0, r8
 8006b10:	aa26      	add	r2, sp, #152	; 0x98
 8006b12:	f002 fcbe 	bl	8009492 <__sprint_r>
 8006b16:	2800      	cmp	r0, #0
 8006b18:	f040 82f8 	bne.w	800710c <_vfprintf_r+0x1370>
 8006b1c:	a929      	add	r1, sp, #164	; 0xa4
 8006b1e:	460c      	mov	r4, r1
 8006b20:	3e10      	subs	r6, #16
 8006b22:	e52b      	b.n	800657c <_vfprintf_r+0x7e0>
 8006b24:	460c      	mov	r4, r1
 8006b26:	e543      	b.n	80065b0 <_vfprintf_r+0x814>
 8006b28:	0800aa50 	.word	0x0800aa50
 8006b2c:	0800aa61 	.word	0x0800aa61
 8006b30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b32:	2b65      	cmp	r3, #101	; 0x65
 8006b34:	f340 8232 	ble.w	8006f9c <_vfprintf_r+0x1200>
 8006b38:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	2300      	movs	r3, #0
 8006b40:	f7f9 ff32 	bl	80009a8 <__aeabi_dcmpeq>
 8006b44:	2800      	cmp	r0, #0
 8006b46:	d068      	beq.n	8006c1a <_vfprintf_r+0xe7e>
 8006b48:	4b6d      	ldr	r3, [pc, #436]	; (8006d00 <_vfprintf_r+0xf64>)
 8006b4a:	6023      	str	r3, [r4, #0]
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	441e      	add	r6, r3
 8006b50:	6063      	str	r3, [r4, #4]
 8006b52:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006b54:	9628      	str	r6, [sp, #160]	; 0xa0
 8006b56:	3301      	adds	r3, #1
 8006b58:	2b07      	cmp	r3, #7
 8006b5a:	9327      	str	r3, [sp, #156]	; 0x9c
 8006b5c:	dc37      	bgt.n	8006bce <_vfprintf_r+0xe32>
 8006b5e:	3408      	adds	r4, #8
 8006b60:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006b62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b64:	4293      	cmp	r3, r2
 8006b66:	db03      	blt.n	8006b70 <_vfprintf_r+0xdd4>
 8006b68:	f01b 0f01 	tst.w	fp, #1
 8006b6c:	f43f ad32 	beq.w	80065d4 <_vfprintf_r+0x838>
 8006b70:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006b72:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006b74:	6023      	str	r3, [r4, #0]
 8006b76:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006b78:	6063      	str	r3, [r4, #4]
 8006b7a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006b7c:	4413      	add	r3, r2
 8006b7e:	9328      	str	r3, [sp, #160]	; 0xa0
 8006b80:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006b82:	3301      	adds	r3, #1
 8006b84:	2b07      	cmp	r3, #7
 8006b86:	9327      	str	r3, [sp, #156]	; 0x9c
 8006b88:	dc2b      	bgt.n	8006be2 <_vfprintf_r+0xe46>
 8006b8a:	3408      	adds	r4, #8
 8006b8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b8e:	1e5d      	subs	r5, r3, #1
 8006b90:	2d00      	cmp	r5, #0
 8006b92:	f77f ad1f 	ble.w	80065d4 <_vfprintf_r+0x838>
 8006b96:	2710      	movs	r7, #16
 8006b98:	4e5a      	ldr	r6, [pc, #360]	; (8006d04 <_vfprintf_r+0xf68>)
 8006b9a:	2d10      	cmp	r5, #16
 8006b9c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006ba0:	f104 0108 	add.w	r1, r4, #8
 8006ba4:	f103 0301 	add.w	r3, r3, #1
 8006ba8:	6026      	str	r6, [r4, #0]
 8006baa:	dc24      	bgt.n	8006bf6 <_vfprintf_r+0xe5a>
 8006bac:	442a      	add	r2, r5
 8006bae:	6065      	str	r5, [r4, #4]
 8006bb0:	9228      	str	r2, [sp, #160]	; 0xa0
 8006bb2:	2b07      	cmp	r3, #7
 8006bb4:	9327      	str	r3, [sp, #156]	; 0x9c
 8006bb6:	f340 8288 	ble.w	80070ca <_vfprintf_r+0x132e>
 8006bba:	4651      	mov	r1, sl
 8006bbc:	4640      	mov	r0, r8
 8006bbe:	aa26      	add	r2, sp, #152	; 0x98
 8006bc0:	f002 fc67 	bl	8009492 <__sprint_r>
 8006bc4:	2800      	cmp	r0, #0
 8006bc6:	f040 82a1 	bne.w	800710c <_vfprintf_r+0x1370>
 8006bca:	ac29      	add	r4, sp, #164	; 0xa4
 8006bcc:	e502      	b.n	80065d4 <_vfprintf_r+0x838>
 8006bce:	4651      	mov	r1, sl
 8006bd0:	4640      	mov	r0, r8
 8006bd2:	aa26      	add	r2, sp, #152	; 0x98
 8006bd4:	f002 fc5d 	bl	8009492 <__sprint_r>
 8006bd8:	2800      	cmp	r0, #0
 8006bda:	f040 8297 	bne.w	800710c <_vfprintf_r+0x1370>
 8006bde:	ac29      	add	r4, sp, #164	; 0xa4
 8006be0:	e7be      	b.n	8006b60 <_vfprintf_r+0xdc4>
 8006be2:	4651      	mov	r1, sl
 8006be4:	4640      	mov	r0, r8
 8006be6:	aa26      	add	r2, sp, #152	; 0x98
 8006be8:	f002 fc53 	bl	8009492 <__sprint_r>
 8006bec:	2800      	cmp	r0, #0
 8006bee:	f040 828d 	bne.w	800710c <_vfprintf_r+0x1370>
 8006bf2:	ac29      	add	r4, sp, #164	; 0xa4
 8006bf4:	e7ca      	b.n	8006b8c <_vfprintf_r+0xdf0>
 8006bf6:	3210      	adds	r2, #16
 8006bf8:	2b07      	cmp	r3, #7
 8006bfa:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006bfe:	6067      	str	r7, [r4, #4]
 8006c00:	dd08      	ble.n	8006c14 <_vfprintf_r+0xe78>
 8006c02:	4651      	mov	r1, sl
 8006c04:	4640      	mov	r0, r8
 8006c06:	aa26      	add	r2, sp, #152	; 0x98
 8006c08:	f002 fc43 	bl	8009492 <__sprint_r>
 8006c0c:	2800      	cmp	r0, #0
 8006c0e:	f040 827d 	bne.w	800710c <_vfprintf_r+0x1370>
 8006c12:	a929      	add	r1, sp, #164	; 0xa4
 8006c14:	460c      	mov	r4, r1
 8006c16:	3d10      	subs	r5, #16
 8006c18:	e7bf      	b.n	8006b9a <_vfprintf_r+0xdfe>
 8006c1a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	dc73      	bgt.n	8006d08 <_vfprintf_r+0xf6c>
 8006c20:	4b37      	ldr	r3, [pc, #220]	; (8006d00 <_vfprintf_r+0xf64>)
 8006c22:	6023      	str	r3, [r4, #0]
 8006c24:	2301      	movs	r3, #1
 8006c26:	441e      	add	r6, r3
 8006c28:	6063      	str	r3, [r4, #4]
 8006c2a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006c2c:	9628      	str	r6, [sp, #160]	; 0xa0
 8006c2e:	3301      	adds	r3, #1
 8006c30:	2b07      	cmp	r3, #7
 8006c32:	9327      	str	r3, [sp, #156]	; 0x9c
 8006c34:	dc3d      	bgt.n	8006cb2 <_vfprintf_r+0xf16>
 8006c36:	3408      	adds	r4, #8
 8006c38:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c3a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006c3c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006c3e:	430a      	orrs	r2, r1
 8006c40:	f00b 0101 	and.w	r1, fp, #1
 8006c44:	430a      	orrs	r2, r1
 8006c46:	f43f acc5 	beq.w	80065d4 <_vfprintf_r+0x838>
 8006c4a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006c4c:	6022      	str	r2, [r4, #0]
 8006c4e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006c50:	4413      	add	r3, r2
 8006c52:	9328      	str	r3, [sp, #160]	; 0xa0
 8006c54:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006c56:	6062      	str	r2, [r4, #4]
 8006c58:	3301      	adds	r3, #1
 8006c5a:	2b07      	cmp	r3, #7
 8006c5c:	9327      	str	r3, [sp, #156]	; 0x9c
 8006c5e:	dc32      	bgt.n	8006cc6 <_vfprintf_r+0xf2a>
 8006c60:	3408      	adds	r4, #8
 8006c62:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006c64:	2d00      	cmp	r5, #0
 8006c66:	da1b      	bge.n	8006ca0 <_vfprintf_r+0xf04>
 8006c68:	4623      	mov	r3, r4
 8006c6a:	2710      	movs	r7, #16
 8006c6c:	4e25      	ldr	r6, [pc, #148]	; (8006d04 <_vfprintf_r+0xf68>)
 8006c6e:	426d      	negs	r5, r5
 8006c70:	2d10      	cmp	r5, #16
 8006c72:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8006c76:	f104 0408 	add.w	r4, r4, #8
 8006c7a:	f102 0201 	add.w	r2, r2, #1
 8006c7e:	601e      	str	r6, [r3, #0]
 8006c80:	dc2b      	bgt.n	8006cda <_vfprintf_r+0xf3e>
 8006c82:	605d      	str	r5, [r3, #4]
 8006c84:	2a07      	cmp	r2, #7
 8006c86:	440d      	add	r5, r1
 8006c88:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8006c8c:	dd08      	ble.n	8006ca0 <_vfprintf_r+0xf04>
 8006c8e:	4651      	mov	r1, sl
 8006c90:	4640      	mov	r0, r8
 8006c92:	aa26      	add	r2, sp, #152	; 0x98
 8006c94:	f002 fbfd 	bl	8009492 <__sprint_r>
 8006c98:	2800      	cmp	r0, #0
 8006c9a:	f040 8237 	bne.w	800710c <_vfprintf_r+0x1370>
 8006c9e:	ac29      	add	r4, sp, #164	; 0xa4
 8006ca0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ca2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ca4:	6063      	str	r3, [r4, #4]
 8006ca6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006ca8:	f8c4 9000 	str.w	r9, [r4]
 8006cac:	4413      	add	r3, r2
 8006cae:	9328      	str	r3, [sp, #160]	; 0xa0
 8006cb0:	e489      	b.n	80065c6 <_vfprintf_r+0x82a>
 8006cb2:	4651      	mov	r1, sl
 8006cb4:	4640      	mov	r0, r8
 8006cb6:	aa26      	add	r2, sp, #152	; 0x98
 8006cb8:	f002 fbeb 	bl	8009492 <__sprint_r>
 8006cbc:	2800      	cmp	r0, #0
 8006cbe:	f040 8225 	bne.w	800710c <_vfprintf_r+0x1370>
 8006cc2:	ac29      	add	r4, sp, #164	; 0xa4
 8006cc4:	e7b8      	b.n	8006c38 <_vfprintf_r+0xe9c>
 8006cc6:	4651      	mov	r1, sl
 8006cc8:	4640      	mov	r0, r8
 8006cca:	aa26      	add	r2, sp, #152	; 0x98
 8006ccc:	f002 fbe1 	bl	8009492 <__sprint_r>
 8006cd0:	2800      	cmp	r0, #0
 8006cd2:	f040 821b 	bne.w	800710c <_vfprintf_r+0x1370>
 8006cd6:	ac29      	add	r4, sp, #164	; 0xa4
 8006cd8:	e7c3      	b.n	8006c62 <_vfprintf_r+0xec6>
 8006cda:	3110      	adds	r1, #16
 8006cdc:	2a07      	cmp	r2, #7
 8006cde:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8006ce2:	605f      	str	r7, [r3, #4]
 8006ce4:	dd08      	ble.n	8006cf8 <_vfprintf_r+0xf5c>
 8006ce6:	4651      	mov	r1, sl
 8006ce8:	4640      	mov	r0, r8
 8006cea:	aa26      	add	r2, sp, #152	; 0x98
 8006cec:	f002 fbd1 	bl	8009492 <__sprint_r>
 8006cf0:	2800      	cmp	r0, #0
 8006cf2:	f040 820b 	bne.w	800710c <_vfprintf_r+0x1370>
 8006cf6:	ac29      	add	r4, sp, #164	; 0xa4
 8006cf8:	4623      	mov	r3, r4
 8006cfa:	3d10      	subs	r5, #16
 8006cfc:	e7b8      	b.n	8006c70 <_vfprintf_r+0xed4>
 8006cfe:	bf00      	nop
 8006d00:	0800aa72 	.word	0x0800aa72
 8006d04:	0800aaa4 	.word	0x0800aaa4
 8006d08:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006d0a:	42af      	cmp	r7, r5
 8006d0c:	bfa8      	it	ge
 8006d0e:	462f      	movge	r7, r5
 8006d10:	2f00      	cmp	r7, #0
 8006d12:	dd09      	ble.n	8006d28 <_vfprintf_r+0xf8c>
 8006d14:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006d16:	443e      	add	r6, r7
 8006d18:	3301      	adds	r3, #1
 8006d1a:	2b07      	cmp	r3, #7
 8006d1c:	e9c4 9700 	strd	r9, r7, [r4]
 8006d20:	9628      	str	r6, [sp, #160]	; 0xa0
 8006d22:	9327      	str	r3, [sp, #156]	; 0x9c
 8006d24:	dc75      	bgt.n	8006e12 <_vfprintf_r+0x1076>
 8006d26:	3408      	adds	r4, #8
 8006d28:	2f00      	cmp	r7, #0
 8006d2a:	bfb4      	ite	lt
 8006d2c:	462e      	movlt	r6, r5
 8006d2e:	1bee      	subge	r6, r5, r7
 8006d30:	2e00      	cmp	r6, #0
 8006d32:	dd18      	ble.n	8006d66 <_vfprintf_r+0xfca>
 8006d34:	4f98      	ldr	r7, [pc, #608]	; (8006f98 <_vfprintf_r+0x11fc>)
 8006d36:	2e10      	cmp	r6, #16
 8006d38:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006d3c:	f104 0108 	add.w	r1, r4, #8
 8006d40:	f103 0301 	add.w	r3, r3, #1
 8006d44:	6027      	str	r7, [r4, #0]
 8006d46:	dc6e      	bgt.n	8006e26 <_vfprintf_r+0x108a>
 8006d48:	6066      	str	r6, [r4, #4]
 8006d4a:	2b07      	cmp	r3, #7
 8006d4c:	4416      	add	r6, r2
 8006d4e:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8006d52:	dd7b      	ble.n	8006e4c <_vfprintf_r+0x10b0>
 8006d54:	4651      	mov	r1, sl
 8006d56:	4640      	mov	r0, r8
 8006d58:	aa26      	add	r2, sp, #152	; 0x98
 8006d5a:	f002 fb9a 	bl	8009492 <__sprint_r>
 8006d5e:	2800      	cmp	r0, #0
 8006d60:	f040 81d4 	bne.w	800710c <_vfprintf_r+0x1370>
 8006d64:	ac29      	add	r4, sp, #164	; 0xa4
 8006d66:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 8006d6a:	444d      	add	r5, r9
 8006d6c:	d00a      	beq.n	8006d84 <_vfprintf_r+0xfe8>
 8006d6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d16d      	bne.n	8006e50 <_vfprintf_r+0x10b4>
 8006d74:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d16d      	bne.n	8006e56 <_vfprintf_r+0x10ba>
 8006d7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d7c:	444b      	add	r3, r9
 8006d7e:	429d      	cmp	r5, r3
 8006d80:	bf28      	it	cs
 8006d82:	461d      	movcs	r5, r3
 8006d84:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006d86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	db02      	blt.n	8006d92 <_vfprintf_r+0xff6>
 8006d8c:	f01b 0f01 	tst.w	fp, #1
 8006d90:	d00e      	beq.n	8006db0 <_vfprintf_r+0x1014>
 8006d92:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006d94:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006d96:	6023      	str	r3, [r4, #0]
 8006d98:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006d9a:	6063      	str	r3, [r4, #4]
 8006d9c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006d9e:	4413      	add	r3, r2
 8006da0:	9328      	str	r3, [sp, #160]	; 0xa0
 8006da2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006da4:	3301      	adds	r3, #1
 8006da6:	2b07      	cmp	r3, #7
 8006da8:	9327      	str	r3, [sp, #156]	; 0x9c
 8006daa:	f300 80cf 	bgt.w	8006f4c <_vfprintf_r+0x11b0>
 8006dae:	3408      	adds	r4, #8
 8006db0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006db2:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8006db4:	eb09 0203 	add.w	r2, r9, r3
 8006db8:	1b9e      	subs	r6, r3, r6
 8006dba:	1b52      	subs	r2, r2, r5
 8006dbc:	4296      	cmp	r6, r2
 8006dbe:	bfa8      	it	ge
 8006dc0:	4616      	movge	r6, r2
 8006dc2:	2e00      	cmp	r6, #0
 8006dc4:	dd0b      	ble.n	8006dde <_vfprintf_r+0x1042>
 8006dc6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006dc8:	e9c4 5600 	strd	r5, r6, [r4]
 8006dcc:	4433      	add	r3, r6
 8006dce:	9328      	str	r3, [sp, #160]	; 0xa0
 8006dd0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006dd2:	3301      	adds	r3, #1
 8006dd4:	2b07      	cmp	r3, #7
 8006dd6:	9327      	str	r3, [sp, #156]	; 0x9c
 8006dd8:	f300 80c2 	bgt.w	8006f60 <_vfprintf_r+0x11c4>
 8006ddc:	3408      	adds	r4, #8
 8006dde:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006de0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006de2:	2e00      	cmp	r6, #0
 8006de4:	eba3 0505 	sub.w	r5, r3, r5
 8006de8:	bfa8      	it	ge
 8006dea:	1bad      	subge	r5, r5, r6
 8006dec:	2d00      	cmp	r5, #0
 8006dee:	f77f abf1 	ble.w	80065d4 <_vfprintf_r+0x838>
 8006df2:	2710      	movs	r7, #16
 8006df4:	4e68      	ldr	r6, [pc, #416]	; (8006f98 <_vfprintf_r+0x11fc>)
 8006df6:	2d10      	cmp	r5, #16
 8006df8:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006dfc:	f104 0108 	add.w	r1, r4, #8
 8006e00:	f103 0301 	add.w	r3, r3, #1
 8006e04:	6026      	str	r6, [r4, #0]
 8006e06:	f300 80b5 	bgt.w	8006f74 <_vfprintf_r+0x11d8>
 8006e0a:	6065      	str	r5, [r4, #4]
 8006e0c:	4415      	add	r5, r2
 8006e0e:	9528      	str	r5, [sp, #160]	; 0xa0
 8006e10:	e6cf      	b.n	8006bb2 <_vfprintf_r+0xe16>
 8006e12:	4651      	mov	r1, sl
 8006e14:	4640      	mov	r0, r8
 8006e16:	aa26      	add	r2, sp, #152	; 0x98
 8006e18:	f002 fb3b 	bl	8009492 <__sprint_r>
 8006e1c:	2800      	cmp	r0, #0
 8006e1e:	f040 8175 	bne.w	800710c <_vfprintf_r+0x1370>
 8006e22:	ac29      	add	r4, sp, #164	; 0xa4
 8006e24:	e780      	b.n	8006d28 <_vfprintf_r+0xf8c>
 8006e26:	2010      	movs	r0, #16
 8006e28:	2b07      	cmp	r3, #7
 8006e2a:	4402      	add	r2, r0
 8006e2c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006e30:	6060      	str	r0, [r4, #4]
 8006e32:	dd08      	ble.n	8006e46 <_vfprintf_r+0x10aa>
 8006e34:	4651      	mov	r1, sl
 8006e36:	4640      	mov	r0, r8
 8006e38:	aa26      	add	r2, sp, #152	; 0x98
 8006e3a:	f002 fb2a 	bl	8009492 <__sprint_r>
 8006e3e:	2800      	cmp	r0, #0
 8006e40:	f040 8164 	bne.w	800710c <_vfprintf_r+0x1370>
 8006e44:	a929      	add	r1, sp, #164	; 0xa4
 8006e46:	460c      	mov	r4, r1
 8006e48:	3e10      	subs	r6, #16
 8006e4a:	e774      	b.n	8006d36 <_vfprintf_r+0xf9a>
 8006e4c:	460c      	mov	r4, r1
 8006e4e:	e78a      	b.n	8006d66 <_vfprintf_r+0xfca>
 8006e50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d04a      	beq.n	8006eec <_vfprintf_r+0x1150>
 8006e56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e58:	3b01      	subs	r3, #1
 8006e5a:	930c      	str	r3, [sp, #48]	; 0x30
 8006e5c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006e5e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006e60:	6023      	str	r3, [r4, #0]
 8006e62:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006e64:	6063      	str	r3, [r4, #4]
 8006e66:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006e68:	4413      	add	r3, r2
 8006e6a:	9328      	str	r3, [sp, #160]	; 0xa0
 8006e6c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006e6e:	3301      	adds	r3, #1
 8006e70:	2b07      	cmp	r3, #7
 8006e72:	9327      	str	r3, [sp, #156]	; 0x9c
 8006e74:	dc41      	bgt.n	8006efa <_vfprintf_r+0x115e>
 8006e76:	3408      	adds	r4, #8
 8006e78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006e7c:	eb09 0703 	add.w	r7, r9, r3
 8006e80:	1b7b      	subs	r3, r7, r5
 8006e82:	7817      	ldrb	r7, [r2, #0]
 8006e84:	429f      	cmp	r7, r3
 8006e86:	bfa8      	it	ge
 8006e88:	461f      	movge	r7, r3
 8006e8a:	2f00      	cmp	r7, #0
 8006e8c:	dd0a      	ble.n	8006ea4 <_vfprintf_r+0x1108>
 8006e8e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006e90:	e9c4 5700 	strd	r5, r7, [r4]
 8006e94:	443b      	add	r3, r7
 8006e96:	9328      	str	r3, [sp, #160]	; 0xa0
 8006e98:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006e9a:	3301      	adds	r3, #1
 8006e9c:	2b07      	cmp	r3, #7
 8006e9e:	9327      	str	r3, [sp, #156]	; 0x9c
 8006ea0:	dc35      	bgt.n	8006f0e <_vfprintf_r+0x1172>
 8006ea2:	3408      	adds	r4, #8
 8006ea4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ea6:	2f00      	cmp	r7, #0
 8006ea8:	781e      	ldrb	r6, [r3, #0]
 8006eaa:	bfa8      	it	ge
 8006eac:	1bf6      	subge	r6, r6, r7
 8006eae:	2e00      	cmp	r6, #0
 8006eb0:	dd18      	ble.n	8006ee4 <_vfprintf_r+0x1148>
 8006eb2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006eb6:	4838      	ldr	r0, [pc, #224]	; (8006f98 <_vfprintf_r+0x11fc>)
 8006eb8:	2e10      	cmp	r6, #16
 8006eba:	f103 0301 	add.w	r3, r3, #1
 8006ebe:	f104 0108 	add.w	r1, r4, #8
 8006ec2:	6020      	str	r0, [r4, #0]
 8006ec4:	dc2d      	bgt.n	8006f22 <_vfprintf_r+0x1186>
 8006ec6:	6066      	str	r6, [r4, #4]
 8006ec8:	2b07      	cmp	r3, #7
 8006eca:	4416      	add	r6, r2
 8006ecc:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8006ed0:	dd3a      	ble.n	8006f48 <_vfprintf_r+0x11ac>
 8006ed2:	4651      	mov	r1, sl
 8006ed4:	4640      	mov	r0, r8
 8006ed6:	aa26      	add	r2, sp, #152	; 0x98
 8006ed8:	f002 fadb 	bl	8009492 <__sprint_r>
 8006edc:	2800      	cmp	r0, #0
 8006ede:	f040 8115 	bne.w	800710c <_vfprintf_r+0x1370>
 8006ee2:	ac29      	add	r4, sp, #164	; 0xa4
 8006ee4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ee6:	781b      	ldrb	r3, [r3, #0]
 8006ee8:	441d      	add	r5, r3
 8006eea:	e740      	b.n	8006d6e <_vfprintf_r+0xfd2>
 8006eec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006eee:	3b01      	subs	r3, #1
 8006ef0:	930e      	str	r3, [sp, #56]	; 0x38
 8006ef2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ef4:	3b01      	subs	r3, #1
 8006ef6:	930d      	str	r3, [sp, #52]	; 0x34
 8006ef8:	e7b0      	b.n	8006e5c <_vfprintf_r+0x10c0>
 8006efa:	4651      	mov	r1, sl
 8006efc:	4640      	mov	r0, r8
 8006efe:	aa26      	add	r2, sp, #152	; 0x98
 8006f00:	f002 fac7 	bl	8009492 <__sprint_r>
 8006f04:	2800      	cmp	r0, #0
 8006f06:	f040 8101 	bne.w	800710c <_vfprintf_r+0x1370>
 8006f0a:	ac29      	add	r4, sp, #164	; 0xa4
 8006f0c:	e7b4      	b.n	8006e78 <_vfprintf_r+0x10dc>
 8006f0e:	4651      	mov	r1, sl
 8006f10:	4640      	mov	r0, r8
 8006f12:	aa26      	add	r2, sp, #152	; 0x98
 8006f14:	f002 fabd 	bl	8009492 <__sprint_r>
 8006f18:	2800      	cmp	r0, #0
 8006f1a:	f040 80f7 	bne.w	800710c <_vfprintf_r+0x1370>
 8006f1e:	ac29      	add	r4, sp, #164	; 0xa4
 8006f20:	e7c0      	b.n	8006ea4 <_vfprintf_r+0x1108>
 8006f22:	2010      	movs	r0, #16
 8006f24:	2b07      	cmp	r3, #7
 8006f26:	4402      	add	r2, r0
 8006f28:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006f2c:	6060      	str	r0, [r4, #4]
 8006f2e:	dd08      	ble.n	8006f42 <_vfprintf_r+0x11a6>
 8006f30:	4651      	mov	r1, sl
 8006f32:	4640      	mov	r0, r8
 8006f34:	aa26      	add	r2, sp, #152	; 0x98
 8006f36:	f002 faac 	bl	8009492 <__sprint_r>
 8006f3a:	2800      	cmp	r0, #0
 8006f3c:	f040 80e6 	bne.w	800710c <_vfprintf_r+0x1370>
 8006f40:	a929      	add	r1, sp, #164	; 0xa4
 8006f42:	460c      	mov	r4, r1
 8006f44:	3e10      	subs	r6, #16
 8006f46:	e7b4      	b.n	8006eb2 <_vfprintf_r+0x1116>
 8006f48:	460c      	mov	r4, r1
 8006f4a:	e7cb      	b.n	8006ee4 <_vfprintf_r+0x1148>
 8006f4c:	4651      	mov	r1, sl
 8006f4e:	4640      	mov	r0, r8
 8006f50:	aa26      	add	r2, sp, #152	; 0x98
 8006f52:	f002 fa9e 	bl	8009492 <__sprint_r>
 8006f56:	2800      	cmp	r0, #0
 8006f58:	f040 80d8 	bne.w	800710c <_vfprintf_r+0x1370>
 8006f5c:	ac29      	add	r4, sp, #164	; 0xa4
 8006f5e:	e727      	b.n	8006db0 <_vfprintf_r+0x1014>
 8006f60:	4651      	mov	r1, sl
 8006f62:	4640      	mov	r0, r8
 8006f64:	aa26      	add	r2, sp, #152	; 0x98
 8006f66:	f002 fa94 	bl	8009492 <__sprint_r>
 8006f6a:	2800      	cmp	r0, #0
 8006f6c:	f040 80ce 	bne.w	800710c <_vfprintf_r+0x1370>
 8006f70:	ac29      	add	r4, sp, #164	; 0xa4
 8006f72:	e734      	b.n	8006dde <_vfprintf_r+0x1042>
 8006f74:	3210      	adds	r2, #16
 8006f76:	2b07      	cmp	r3, #7
 8006f78:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006f7c:	6067      	str	r7, [r4, #4]
 8006f7e:	dd08      	ble.n	8006f92 <_vfprintf_r+0x11f6>
 8006f80:	4651      	mov	r1, sl
 8006f82:	4640      	mov	r0, r8
 8006f84:	aa26      	add	r2, sp, #152	; 0x98
 8006f86:	f002 fa84 	bl	8009492 <__sprint_r>
 8006f8a:	2800      	cmp	r0, #0
 8006f8c:	f040 80be 	bne.w	800710c <_vfprintf_r+0x1370>
 8006f90:	a929      	add	r1, sp, #164	; 0xa4
 8006f92:	460c      	mov	r4, r1
 8006f94:	3d10      	subs	r5, #16
 8006f96:	e72e      	b.n	8006df6 <_vfprintf_r+0x105a>
 8006f98:	0800aaa4 	.word	0x0800aaa4
 8006f9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006f9e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006fa0:	2a01      	cmp	r2, #1
 8006fa2:	f106 0601 	add.w	r6, r6, #1
 8006fa6:	f103 0301 	add.w	r3, r3, #1
 8006faa:	f104 0508 	add.w	r5, r4, #8
 8006fae:	dc02      	bgt.n	8006fb6 <_vfprintf_r+0x121a>
 8006fb0:	f01b 0f01 	tst.w	fp, #1
 8006fb4:	d07e      	beq.n	80070b4 <_vfprintf_r+0x1318>
 8006fb6:	2201      	movs	r2, #1
 8006fb8:	2b07      	cmp	r3, #7
 8006fba:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8006fbe:	f8c4 9000 	str.w	r9, [r4]
 8006fc2:	6062      	str	r2, [r4, #4]
 8006fc4:	dd08      	ble.n	8006fd8 <_vfprintf_r+0x123c>
 8006fc6:	4651      	mov	r1, sl
 8006fc8:	4640      	mov	r0, r8
 8006fca:	aa26      	add	r2, sp, #152	; 0x98
 8006fcc:	f002 fa61 	bl	8009492 <__sprint_r>
 8006fd0:	2800      	cmp	r0, #0
 8006fd2:	f040 809b 	bne.w	800710c <_vfprintf_r+0x1370>
 8006fd6:	ad29      	add	r5, sp, #164	; 0xa4
 8006fd8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006fda:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006fdc:	602b      	str	r3, [r5, #0]
 8006fde:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006fe0:	606b      	str	r3, [r5, #4]
 8006fe2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006fe4:	4413      	add	r3, r2
 8006fe6:	9328      	str	r3, [sp, #160]	; 0xa0
 8006fe8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006fea:	3301      	adds	r3, #1
 8006fec:	2b07      	cmp	r3, #7
 8006fee:	9327      	str	r3, [sp, #156]	; 0x9c
 8006ff0:	dc32      	bgt.n	8007058 <_vfprintf_r+0x12bc>
 8006ff2:	3508      	adds	r5, #8
 8006ff4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006ffc:	1e5c      	subs	r4, r3, #1
 8006ffe:	2300      	movs	r3, #0
 8007000:	f7f9 fcd2 	bl	80009a8 <__aeabi_dcmpeq>
 8007004:	2800      	cmp	r0, #0
 8007006:	d130      	bne.n	800706a <_vfprintf_r+0x12ce>
 8007008:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800700a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800700c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800700e:	3101      	adds	r1, #1
 8007010:	3b01      	subs	r3, #1
 8007012:	f109 0001 	add.w	r0, r9, #1
 8007016:	4413      	add	r3, r2
 8007018:	2907      	cmp	r1, #7
 800701a:	e9c5 0400 	strd	r0, r4, [r5]
 800701e:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8007022:	dd50      	ble.n	80070c6 <_vfprintf_r+0x132a>
 8007024:	4651      	mov	r1, sl
 8007026:	4640      	mov	r0, r8
 8007028:	aa26      	add	r2, sp, #152	; 0x98
 800702a:	f002 fa32 	bl	8009492 <__sprint_r>
 800702e:	2800      	cmp	r0, #0
 8007030:	d16c      	bne.n	800710c <_vfprintf_r+0x1370>
 8007032:	ad29      	add	r5, sp, #164	; 0xa4
 8007034:	ab22      	add	r3, sp, #136	; 0x88
 8007036:	602b      	str	r3, [r5, #0]
 8007038:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800703a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800703c:	606b      	str	r3, [r5, #4]
 800703e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007040:	4413      	add	r3, r2
 8007042:	9328      	str	r3, [sp, #160]	; 0xa0
 8007044:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007046:	3301      	adds	r3, #1
 8007048:	2b07      	cmp	r3, #7
 800704a:	9327      	str	r3, [sp, #156]	; 0x9c
 800704c:	f73f adb5 	bgt.w	8006bba <_vfprintf_r+0xe1e>
 8007050:	f105 0408 	add.w	r4, r5, #8
 8007054:	f7ff babe 	b.w	80065d4 <_vfprintf_r+0x838>
 8007058:	4651      	mov	r1, sl
 800705a:	4640      	mov	r0, r8
 800705c:	aa26      	add	r2, sp, #152	; 0x98
 800705e:	f002 fa18 	bl	8009492 <__sprint_r>
 8007062:	2800      	cmp	r0, #0
 8007064:	d152      	bne.n	800710c <_vfprintf_r+0x1370>
 8007066:	ad29      	add	r5, sp, #164	; 0xa4
 8007068:	e7c4      	b.n	8006ff4 <_vfprintf_r+0x1258>
 800706a:	2c00      	cmp	r4, #0
 800706c:	dde2      	ble.n	8007034 <_vfprintf_r+0x1298>
 800706e:	2710      	movs	r7, #16
 8007070:	4e57      	ldr	r6, [pc, #348]	; (80071d0 <_vfprintf_r+0x1434>)
 8007072:	2c10      	cmp	r4, #16
 8007074:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007078:	f105 0108 	add.w	r1, r5, #8
 800707c:	f103 0301 	add.w	r3, r3, #1
 8007080:	602e      	str	r6, [r5, #0]
 8007082:	dc07      	bgt.n	8007094 <_vfprintf_r+0x12f8>
 8007084:	606c      	str	r4, [r5, #4]
 8007086:	2b07      	cmp	r3, #7
 8007088:	4414      	add	r4, r2
 800708a:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800708e:	dcc9      	bgt.n	8007024 <_vfprintf_r+0x1288>
 8007090:	460d      	mov	r5, r1
 8007092:	e7cf      	b.n	8007034 <_vfprintf_r+0x1298>
 8007094:	3210      	adds	r2, #16
 8007096:	2b07      	cmp	r3, #7
 8007098:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800709c:	606f      	str	r7, [r5, #4]
 800709e:	dd06      	ble.n	80070ae <_vfprintf_r+0x1312>
 80070a0:	4651      	mov	r1, sl
 80070a2:	4640      	mov	r0, r8
 80070a4:	aa26      	add	r2, sp, #152	; 0x98
 80070a6:	f002 f9f4 	bl	8009492 <__sprint_r>
 80070aa:	bb78      	cbnz	r0, 800710c <_vfprintf_r+0x1370>
 80070ac:	a929      	add	r1, sp, #164	; 0xa4
 80070ae:	460d      	mov	r5, r1
 80070b0:	3c10      	subs	r4, #16
 80070b2:	e7de      	b.n	8007072 <_vfprintf_r+0x12d6>
 80070b4:	2201      	movs	r2, #1
 80070b6:	2b07      	cmp	r3, #7
 80070b8:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80070bc:	f8c4 9000 	str.w	r9, [r4]
 80070c0:	6062      	str	r2, [r4, #4]
 80070c2:	ddb7      	ble.n	8007034 <_vfprintf_r+0x1298>
 80070c4:	e7ae      	b.n	8007024 <_vfprintf_r+0x1288>
 80070c6:	3508      	adds	r5, #8
 80070c8:	e7b4      	b.n	8007034 <_vfprintf_r+0x1298>
 80070ca:	460c      	mov	r4, r1
 80070cc:	f7ff ba82 	b.w	80065d4 <_vfprintf_r+0x838>
 80070d0:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80070d4:	1a9d      	subs	r5, r3, r2
 80070d6:	2d00      	cmp	r5, #0
 80070d8:	f77f aa80 	ble.w	80065dc <_vfprintf_r+0x840>
 80070dc:	2710      	movs	r7, #16
 80070de:	4e3d      	ldr	r6, [pc, #244]	; (80071d4 <_vfprintf_r+0x1438>)
 80070e0:	2d10      	cmp	r5, #16
 80070e2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80070e6:	6026      	str	r6, [r4, #0]
 80070e8:	f103 0301 	add.w	r3, r3, #1
 80070ec:	dc18      	bgt.n	8007120 <_vfprintf_r+0x1384>
 80070ee:	6065      	str	r5, [r4, #4]
 80070f0:	2b07      	cmp	r3, #7
 80070f2:	4415      	add	r5, r2
 80070f4:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80070f8:	f77f aa70 	ble.w	80065dc <_vfprintf_r+0x840>
 80070fc:	4651      	mov	r1, sl
 80070fe:	4640      	mov	r0, r8
 8007100:	aa26      	add	r2, sp, #152	; 0x98
 8007102:	f002 f9c6 	bl	8009492 <__sprint_r>
 8007106:	2800      	cmp	r0, #0
 8007108:	f43f aa68 	beq.w	80065dc <_vfprintf_r+0x840>
 800710c:	9b08      	ldr	r3, [sp, #32]
 800710e:	2b00      	cmp	r3, #0
 8007110:	f43f a887 	beq.w	8006222 <_vfprintf_r+0x486>
 8007114:	4619      	mov	r1, r3
 8007116:	4640      	mov	r0, r8
 8007118:	f001 f908 	bl	800832c <_free_r>
 800711c:	f7ff b881 	b.w	8006222 <_vfprintf_r+0x486>
 8007120:	3210      	adds	r2, #16
 8007122:	2b07      	cmp	r3, #7
 8007124:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007128:	6067      	str	r7, [r4, #4]
 800712a:	dc02      	bgt.n	8007132 <_vfprintf_r+0x1396>
 800712c:	3408      	adds	r4, #8
 800712e:	3d10      	subs	r5, #16
 8007130:	e7d6      	b.n	80070e0 <_vfprintf_r+0x1344>
 8007132:	4651      	mov	r1, sl
 8007134:	4640      	mov	r0, r8
 8007136:	aa26      	add	r2, sp, #152	; 0x98
 8007138:	f002 f9ab 	bl	8009492 <__sprint_r>
 800713c:	2800      	cmp	r0, #0
 800713e:	d1e5      	bne.n	800710c <_vfprintf_r+0x1370>
 8007140:	ac29      	add	r4, sp, #164	; 0xa4
 8007142:	e7f4      	b.n	800712e <_vfprintf_r+0x1392>
 8007144:	4640      	mov	r0, r8
 8007146:	9908      	ldr	r1, [sp, #32]
 8007148:	f001 f8f0 	bl	800832c <_free_r>
 800714c:	f7ff ba5e 	b.w	800660c <_vfprintf_r+0x870>
 8007150:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007152:	b91b      	cbnz	r3, 800715c <_vfprintf_r+0x13c0>
 8007154:	2300      	movs	r3, #0
 8007156:	9327      	str	r3, [sp, #156]	; 0x9c
 8007158:	f7ff b863 	b.w	8006222 <_vfprintf_r+0x486>
 800715c:	4651      	mov	r1, sl
 800715e:	4640      	mov	r0, r8
 8007160:	aa26      	add	r2, sp, #152	; 0x98
 8007162:	f002 f996 	bl	8009492 <__sprint_r>
 8007166:	2800      	cmp	r0, #0
 8007168:	d0f4      	beq.n	8007154 <_vfprintf_r+0x13b8>
 800716a:	f7ff b85a 	b.w	8006222 <_vfprintf_r+0x486>
 800716e:	ea56 0205 	orrs.w	r2, r6, r5
 8007172:	465f      	mov	r7, fp
 8007174:	f43f ab71 	beq.w	800685a <_vfprintf_r+0xabe>
 8007178:	2b01      	cmp	r3, #1
 800717a:	f43f ac0e 	beq.w	800699a <_vfprintf_r+0xbfe>
 800717e:	2b02      	cmp	r3, #2
 8007180:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8007184:	f43f ac55 	beq.w	8006a32 <_vfprintf_r+0xc96>
 8007188:	f006 0307 	and.w	r3, r6, #7
 800718c:	08f6      	lsrs	r6, r6, #3
 800718e:	ea46 7645 	orr.w	r6, r6, r5, lsl #29
 8007192:	08ed      	lsrs	r5, r5, #3
 8007194:	3330      	adds	r3, #48	; 0x30
 8007196:	ea56 0105 	orrs.w	r1, r6, r5
 800719a:	464a      	mov	r2, r9
 800719c:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80071a0:	d1f2      	bne.n	8007188 <_vfprintf_r+0x13ec>
 80071a2:	07f8      	lsls	r0, r7, #31
 80071a4:	d506      	bpl.n	80071b4 <_vfprintf_r+0x1418>
 80071a6:	2b30      	cmp	r3, #48	; 0x30
 80071a8:	d004      	beq.n	80071b4 <_vfprintf_r+0x1418>
 80071aa:	2330      	movs	r3, #48	; 0x30
 80071ac:	f809 3c01 	strb.w	r3, [r9, #-1]
 80071b0:	f1a2 0902 	sub.w	r9, r2, #2
 80071b4:	ab52      	add	r3, sp, #328	; 0x148
 80071b6:	eba3 0309 	sub.w	r3, r3, r9
 80071ba:	9e07      	ldr	r6, [sp, #28]
 80071bc:	9307      	str	r3, [sp, #28]
 80071be:	2300      	movs	r3, #0
 80071c0:	46bb      	mov	fp, r7
 80071c2:	9308      	str	r3, [sp, #32]
 80071c4:	461d      	mov	r5, r3
 80071c6:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80071ca:	f7ff b94a 	b.w	8006462 <_vfprintf_r+0x6c6>
 80071ce:	bf00      	nop
 80071d0:	0800aaa4 	.word	0x0800aaa4
 80071d4:	0800aa94 	.word	0x0800aa94

080071d8 <__sbprintf>:
 80071d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80071da:	461f      	mov	r7, r3
 80071dc:	898b      	ldrh	r3, [r1, #12]
 80071de:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 80071e2:	f023 0302 	bic.w	r3, r3, #2
 80071e6:	f8ad 300c 	strh.w	r3, [sp, #12]
 80071ea:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80071ec:	4615      	mov	r5, r2
 80071ee:	9319      	str	r3, [sp, #100]	; 0x64
 80071f0:	89cb      	ldrh	r3, [r1, #14]
 80071f2:	4606      	mov	r6, r0
 80071f4:	f8ad 300e 	strh.w	r3, [sp, #14]
 80071f8:	69cb      	ldr	r3, [r1, #28]
 80071fa:	a816      	add	r0, sp, #88	; 0x58
 80071fc:	9307      	str	r3, [sp, #28]
 80071fe:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8007200:	460c      	mov	r4, r1
 8007202:	9309      	str	r3, [sp, #36]	; 0x24
 8007204:	ab1a      	add	r3, sp, #104	; 0x68
 8007206:	9300      	str	r3, [sp, #0]
 8007208:	9304      	str	r3, [sp, #16]
 800720a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800720e:	9302      	str	r3, [sp, #8]
 8007210:	9305      	str	r3, [sp, #20]
 8007212:	2300      	movs	r3, #0
 8007214:	9306      	str	r3, [sp, #24]
 8007216:	f001 fab5 	bl	8008784 <__retarget_lock_init_recursive>
 800721a:	462a      	mov	r2, r5
 800721c:	463b      	mov	r3, r7
 800721e:	4669      	mov	r1, sp
 8007220:	4630      	mov	r0, r6
 8007222:	f7fe fdbb 	bl	8005d9c <_vfprintf_r>
 8007226:	1e05      	subs	r5, r0, #0
 8007228:	db07      	blt.n	800723a <__sbprintf+0x62>
 800722a:	4669      	mov	r1, sp
 800722c:	4630      	mov	r0, r6
 800722e:	f000 ff81 	bl	8008134 <_fflush_r>
 8007232:	2800      	cmp	r0, #0
 8007234:	bf18      	it	ne
 8007236:	f04f 35ff 	movne.w	r5, #4294967295
 800723a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800723e:	9816      	ldr	r0, [sp, #88]	; 0x58
 8007240:	065b      	lsls	r3, r3, #25
 8007242:	bf42      	ittt	mi
 8007244:	89a3      	ldrhmi	r3, [r4, #12]
 8007246:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800724a:	81a3      	strhmi	r3, [r4, #12]
 800724c:	f001 fa9b 	bl	8008786 <__retarget_lock_close_recursive>
 8007250:	4628      	mov	r0, r5
 8007252:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8007256:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007258 <_vsnprintf_r>:
 8007258:	b530      	push	{r4, r5, lr}
 800725a:	4614      	mov	r4, r2
 800725c:	2c00      	cmp	r4, #0
 800725e:	4605      	mov	r5, r0
 8007260:	461a      	mov	r2, r3
 8007262:	b09b      	sub	sp, #108	; 0x6c
 8007264:	da05      	bge.n	8007272 <_vsnprintf_r+0x1a>
 8007266:	238b      	movs	r3, #139	; 0x8b
 8007268:	6003      	str	r3, [r0, #0]
 800726a:	f04f 30ff 	mov.w	r0, #4294967295
 800726e:	b01b      	add	sp, #108	; 0x6c
 8007270:	bd30      	pop	{r4, r5, pc}
 8007272:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007276:	f8ad 300c 	strh.w	r3, [sp, #12]
 800727a:	bf0c      	ite	eq
 800727c:	4623      	moveq	r3, r4
 800727e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007282:	9302      	str	r3, [sp, #8]
 8007284:	9305      	str	r3, [sp, #20]
 8007286:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800728a:	9100      	str	r1, [sp, #0]
 800728c:	9104      	str	r1, [sp, #16]
 800728e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007292:	4669      	mov	r1, sp
 8007294:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007296:	f7fd fb9f 	bl	80049d8 <_svfprintf_r>
 800729a:	1c43      	adds	r3, r0, #1
 800729c:	bfbc      	itt	lt
 800729e:	238b      	movlt	r3, #139	; 0x8b
 80072a0:	602b      	strlt	r3, [r5, #0]
 80072a2:	2c00      	cmp	r4, #0
 80072a4:	d0e3      	beq.n	800726e <_vsnprintf_r+0x16>
 80072a6:	2200      	movs	r2, #0
 80072a8:	9b00      	ldr	r3, [sp, #0]
 80072aa:	701a      	strb	r2, [r3, #0]
 80072ac:	e7df      	b.n	800726e <_vsnprintf_r+0x16>
	...

080072b0 <vsnprintf>:
 80072b0:	b507      	push	{r0, r1, r2, lr}
 80072b2:	9300      	str	r3, [sp, #0]
 80072b4:	4613      	mov	r3, r2
 80072b6:	460a      	mov	r2, r1
 80072b8:	4601      	mov	r1, r0
 80072ba:	4803      	ldr	r0, [pc, #12]	; (80072c8 <vsnprintf+0x18>)
 80072bc:	6800      	ldr	r0, [r0, #0]
 80072be:	f7ff ffcb 	bl	8007258 <_vsnprintf_r>
 80072c2:	b003      	add	sp, #12
 80072c4:	f85d fb04 	ldr.w	pc, [sp], #4
 80072c8:	20000020 	.word	0x20000020

080072cc <__swsetup_r>:
 80072cc:	b538      	push	{r3, r4, r5, lr}
 80072ce:	4b2a      	ldr	r3, [pc, #168]	; (8007378 <__swsetup_r+0xac>)
 80072d0:	4605      	mov	r5, r0
 80072d2:	6818      	ldr	r0, [r3, #0]
 80072d4:	460c      	mov	r4, r1
 80072d6:	b118      	cbz	r0, 80072e0 <__swsetup_r+0x14>
 80072d8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80072da:	b90b      	cbnz	r3, 80072e0 <__swsetup_r+0x14>
 80072dc:	f000 ff96 	bl	800820c <__sinit>
 80072e0:	89a3      	ldrh	r3, [r4, #12]
 80072e2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80072e6:	0718      	lsls	r0, r3, #28
 80072e8:	d422      	bmi.n	8007330 <__swsetup_r+0x64>
 80072ea:	06d9      	lsls	r1, r3, #27
 80072ec:	d407      	bmi.n	80072fe <__swsetup_r+0x32>
 80072ee:	2309      	movs	r3, #9
 80072f0:	602b      	str	r3, [r5, #0]
 80072f2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80072f6:	f04f 30ff 	mov.w	r0, #4294967295
 80072fa:	81a3      	strh	r3, [r4, #12]
 80072fc:	e034      	b.n	8007368 <__swsetup_r+0x9c>
 80072fe:	0758      	lsls	r0, r3, #29
 8007300:	d512      	bpl.n	8007328 <__swsetup_r+0x5c>
 8007302:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8007304:	b141      	cbz	r1, 8007318 <__swsetup_r+0x4c>
 8007306:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800730a:	4299      	cmp	r1, r3
 800730c:	d002      	beq.n	8007314 <__swsetup_r+0x48>
 800730e:	4628      	mov	r0, r5
 8007310:	f001 f80c 	bl	800832c <_free_r>
 8007314:	2300      	movs	r3, #0
 8007316:	6323      	str	r3, [r4, #48]	; 0x30
 8007318:	89a3      	ldrh	r3, [r4, #12]
 800731a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800731e:	81a3      	strh	r3, [r4, #12]
 8007320:	2300      	movs	r3, #0
 8007322:	6063      	str	r3, [r4, #4]
 8007324:	6923      	ldr	r3, [r4, #16]
 8007326:	6023      	str	r3, [r4, #0]
 8007328:	89a3      	ldrh	r3, [r4, #12]
 800732a:	f043 0308 	orr.w	r3, r3, #8
 800732e:	81a3      	strh	r3, [r4, #12]
 8007330:	6923      	ldr	r3, [r4, #16]
 8007332:	b94b      	cbnz	r3, 8007348 <__swsetup_r+0x7c>
 8007334:	89a3      	ldrh	r3, [r4, #12]
 8007336:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800733a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800733e:	d003      	beq.n	8007348 <__swsetup_r+0x7c>
 8007340:	4621      	mov	r1, r4
 8007342:	4628      	mov	r0, r5
 8007344:	f001 fa4e 	bl	80087e4 <__smakebuf_r>
 8007348:	89a0      	ldrh	r0, [r4, #12]
 800734a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800734e:	f010 0301 	ands.w	r3, r0, #1
 8007352:	d00a      	beq.n	800736a <__swsetup_r+0x9e>
 8007354:	2300      	movs	r3, #0
 8007356:	60a3      	str	r3, [r4, #8]
 8007358:	6963      	ldr	r3, [r4, #20]
 800735a:	425b      	negs	r3, r3
 800735c:	61a3      	str	r3, [r4, #24]
 800735e:	6923      	ldr	r3, [r4, #16]
 8007360:	b943      	cbnz	r3, 8007374 <__swsetup_r+0xa8>
 8007362:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007366:	d1c4      	bne.n	80072f2 <__swsetup_r+0x26>
 8007368:	bd38      	pop	{r3, r4, r5, pc}
 800736a:	0781      	lsls	r1, r0, #30
 800736c:	bf58      	it	pl
 800736e:	6963      	ldrpl	r3, [r4, #20]
 8007370:	60a3      	str	r3, [r4, #8]
 8007372:	e7f4      	b.n	800735e <__swsetup_r+0x92>
 8007374:	2000      	movs	r0, #0
 8007376:	e7f7      	b.n	8007368 <__swsetup_r+0x9c>
 8007378:	20000020 	.word	0x20000020

0800737c <register_fini>:
 800737c:	4b02      	ldr	r3, [pc, #8]	; (8007388 <register_fini+0xc>)
 800737e:	b113      	cbz	r3, 8007386 <register_fini+0xa>
 8007380:	4802      	ldr	r0, [pc, #8]	; (800738c <register_fini+0x10>)
 8007382:	f000 b805 	b.w	8007390 <atexit>
 8007386:	4770      	bx	lr
 8007388:	00000000 	.word	0x00000000
 800738c:	0800825d 	.word	0x0800825d

08007390 <atexit>:
 8007390:	2300      	movs	r3, #0
 8007392:	4601      	mov	r1, r0
 8007394:	461a      	mov	r2, r3
 8007396:	4618      	mov	r0, r3
 8007398:	f002 bd8e 	b.w	8009eb8 <__register_exitproc>

0800739c <quorem>:
 800739c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073a0:	6903      	ldr	r3, [r0, #16]
 80073a2:	690c      	ldr	r4, [r1, #16]
 80073a4:	4607      	mov	r7, r0
 80073a6:	42a3      	cmp	r3, r4
 80073a8:	f2c0 8082 	blt.w	80074b0 <quorem+0x114>
 80073ac:	3c01      	subs	r4, #1
 80073ae:	f100 0514 	add.w	r5, r0, #20
 80073b2:	f101 0814 	add.w	r8, r1, #20
 80073b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80073ba:	9301      	str	r3, [sp, #4]
 80073bc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80073c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80073c4:	3301      	adds	r3, #1
 80073c6:	429a      	cmp	r2, r3
 80073c8:	fbb2 f6f3 	udiv	r6, r2, r3
 80073cc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80073d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80073d4:	d331      	bcc.n	800743a <quorem+0x9e>
 80073d6:	f04f 0e00 	mov.w	lr, #0
 80073da:	4640      	mov	r0, r8
 80073dc:	46ac      	mov	ip, r5
 80073de:	46f2      	mov	sl, lr
 80073e0:	f850 2b04 	ldr.w	r2, [r0], #4
 80073e4:	b293      	uxth	r3, r2
 80073e6:	fb06 e303 	mla	r3, r6, r3, lr
 80073ea:	0c12      	lsrs	r2, r2, #16
 80073ec:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80073f0:	b29b      	uxth	r3, r3
 80073f2:	fb06 e202 	mla	r2, r6, r2, lr
 80073f6:	ebaa 0303 	sub.w	r3, sl, r3
 80073fa:	f8dc a000 	ldr.w	sl, [ip]
 80073fe:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007402:	fa1f fa8a 	uxth.w	sl, sl
 8007406:	4453      	add	r3, sl
 8007408:	f8dc a000 	ldr.w	sl, [ip]
 800740c:	b292      	uxth	r2, r2
 800740e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007412:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007416:	b29b      	uxth	r3, r3
 8007418:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800741c:	4581      	cmp	r9, r0
 800741e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007422:	f84c 3b04 	str.w	r3, [ip], #4
 8007426:	d2db      	bcs.n	80073e0 <quorem+0x44>
 8007428:	f855 300b 	ldr.w	r3, [r5, fp]
 800742c:	b92b      	cbnz	r3, 800743a <quorem+0x9e>
 800742e:	9b01      	ldr	r3, [sp, #4]
 8007430:	3b04      	subs	r3, #4
 8007432:	429d      	cmp	r5, r3
 8007434:	461a      	mov	r2, r3
 8007436:	d32f      	bcc.n	8007498 <quorem+0xfc>
 8007438:	613c      	str	r4, [r7, #16]
 800743a:	4638      	mov	r0, r7
 800743c:	f001 fc78 	bl	8008d30 <__mcmp>
 8007440:	2800      	cmp	r0, #0
 8007442:	db25      	blt.n	8007490 <quorem+0xf4>
 8007444:	4628      	mov	r0, r5
 8007446:	f04f 0c00 	mov.w	ip, #0
 800744a:	3601      	adds	r6, #1
 800744c:	f858 1b04 	ldr.w	r1, [r8], #4
 8007450:	f8d0 e000 	ldr.w	lr, [r0]
 8007454:	b28b      	uxth	r3, r1
 8007456:	ebac 0303 	sub.w	r3, ip, r3
 800745a:	fa1f f28e 	uxth.w	r2, lr
 800745e:	4413      	add	r3, r2
 8007460:	0c0a      	lsrs	r2, r1, #16
 8007462:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007466:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800746a:	b29b      	uxth	r3, r3
 800746c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007470:	45c1      	cmp	r9, r8
 8007472:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007476:	f840 3b04 	str.w	r3, [r0], #4
 800747a:	d2e7      	bcs.n	800744c <quorem+0xb0>
 800747c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007480:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007484:	b922      	cbnz	r2, 8007490 <quorem+0xf4>
 8007486:	3b04      	subs	r3, #4
 8007488:	429d      	cmp	r5, r3
 800748a:	461a      	mov	r2, r3
 800748c:	d30a      	bcc.n	80074a4 <quorem+0x108>
 800748e:	613c      	str	r4, [r7, #16]
 8007490:	4630      	mov	r0, r6
 8007492:	b003      	add	sp, #12
 8007494:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007498:	6812      	ldr	r2, [r2, #0]
 800749a:	3b04      	subs	r3, #4
 800749c:	2a00      	cmp	r2, #0
 800749e:	d1cb      	bne.n	8007438 <quorem+0x9c>
 80074a0:	3c01      	subs	r4, #1
 80074a2:	e7c6      	b.n	8007432 <quorem+0x96>
 80074a4:	6812      	ldr	r2, [r2, #0]
 80074a6:	3b04      	subs	r3, #4
 80074a8:	2a00      	cmp	r2, #0
 80074aa:	d1f0      	bne.n	800748e <quorem+0xf2>
 80074ac:	3c01      	subs	r4, #1
 80074ae:	e7eb      	b.n	8007488 <quorem+0xec>
 80074b0:	2000      	movs	r0, #0
 80074b2:	e7ee      	b.n	8007492 <quorem+0xf6>
 80074b4:	0000      	movs	r0, r0
	...

080074b8 <_dtoa_r>:
 80074b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074bc:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80074be:	b097      	sub	sp, #92	; 0x5c
 80074c0:	4681      	mov	r9, r0
 80074c2:	4614      	mov	r4, r2
 80074c4:	461d      	mov	r5, r3
 80074c6:	4692      	mov	sl, r2
 80074c8:	469b      	mov	fp, r3
 80074ca:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 80074cc:	b149      	cbz	r1, 80074e2 <_dtoa_r+0x2a>
 80074ce:	2301      	movs	r3, #1
 80074d0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80074d2:	4093      	lsls	r3, r2
 80074d4:	608b      	str	r3, [r1, #8]
 80074d6:	604a      	str	r2, [r1, #4]
 80074d8:	f001 fa1f 	bl	800891a <_Bfree>
 80074dc:	2300      	movs	r3, #0
 80074de:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 80074e2:	1e2b      	subs	r3, r5, #0
 80074e4:	bfad      	iteet	ge
 80074e6:	2300      	movge	r3, #0
 80074e8:	2201      	movlt	r2, #1
 80074ea:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80074ee:	6033      	strge	r3, [r6, #0]
 80074f0:	4b9f      	ldr	r3, [pc, #636]	; (8007770 <_dtoa_r+0x2b8>)
 80074f2:	bfb8      	it	lt
 80074f4:	6032      	strlt	r2, [r6, #0]
 80074f6:	ea33 030b 	bics.w	r3, r3, fp
 80074fa:	d119      	bne.n	8007530 <_dtoa_r+0x78>
 80074fc:	f242 730f 	movw	r3, #9999	; 0x270f
 8007500:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007502:	6013      	str	r3, [r2, #0]
 8007504:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007508:	4323      	orrs	r3, r4
 800750a:	f000 8574 	beq.w	8007ff6 <_dtoa_r+0xb3e>
 800750e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007510:	b90b      	cbnz	r3, 8007516 <_dtoa_r+0x5e>
 8007512:	4b98      	ldr	r3, [pc, #608]	; (8007774 <_dtoa_r+0x2bc>)
 8007514:	e020      	b.n	8007558 <_dtoa_r+0xa0>
 8007516:	4b97      	ldr	r3, [pc, #604]	; (8007774 <_dtoa_r+0x2bc>)
 8007518:	9304      	str	r3, [sp, #16]
 800751a:	3303      	adds	r3, #3
 800751c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800751e:	6013      	str	r3, [r2, #0]
 8007520:	9804      	ldr	r0, [sp, #16]
 8007522:	b017      	add	sp, #92	; 0x5c
 8007524:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007528:	4b93      	ldr	r3, [pc, #588]	; (8007778 <_dtoa_r+0x2c0>)
 800752a:	9304      	str	r3, [sp, #16]
 800752c:	3308      	adds	r3, #8
 800752e:	e7f5      	b.n	800751c <_dtoa_r+0x64>
 8007530:	2200      	movs	r2, #0
 8007532:	2300      	movs	r3, #0
 8007534:	4650      	mov	r0, sl
 8007536:	4659      	mov	r1, fp
 8007538:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 800753c:	f7f9 fa34 	bl	80009a8 <__aeabi_dcmpeq>
 8007540:	4607      	mov	r7, r0
 8007542:	b158      	cbz	r0, 800755c <_dtoa_r+0xa4>
 8007544:	2301      	movs	r3, #1
 8007546:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007548:	6013      	str	r3, [r2, #0]
 800754a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800754c:	2b00      	cmp	r3, #0
 800754e:	f000 854f 	beq.w	8007ff0 <_dtoa_r+0xb38>
 8007552:	488a      	ldr	r0, [pc, #552]	; (800777c <_dtoa_r+0x2c4>)
 8007554:	6018      	str	r0, [r3, #0]
 8007556:	1e43      	subs	r3, r0, #1
 8007558:	9304      	str	r3, [sp, #16]
 800755a:	e7e1      	b.n	8007520 <_dtoa_r+0x68>
 800755c:	ab14      	add	r3, sp, #80	; 0x50
 800755e:	9301      	str	r3, [sp, #4]
 8007560:	ab15      	add	r3, sp, #84	; 0x54
 8007562:	9300      	str	r3, [sp, #0]
 8007564:	4648      	mov	r0, r9
 8007566:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800756a:	f001 fc89 	bl	8008e80 <__d2b>
 800756e:	f3cb 560a 	ubfx	r6, fp, #20, #11
 8007572:	9003      	str	r0, [sp, #12]
 8007574:	2e00      	cmp	r6, #0
 8007576:	d07c      	beq.n	8007672 <_dtoa_r+0x1ba>
 8007578:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800757c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800757e:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8007582:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007586:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800758a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800758e:	9713      	str	r7, [sp, #76]	; 0x4c
 8007590:	2200      	movs	r2, #0
 8007592:	4b7b      	ldr	r3, [pc, #492]	; (8007780 <_dtoa_r+0x2c8>)
 8007594:	f7f8 fde8 	bl	8000168 <__aeabi_dsub>
 8007598:	a36f      	add	r3, pc, #444	; (adr r3, 8007758 <_dtoa_r+0x2a0>)
 800759a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800759e:	f7f8 ff9b 	bl	80004d8 <__aeabi_dmul>
 80075a2:	a36f      	add	r3, pc, #444	; (adr r3, 8007760 <_dtoa_r+0x2a8>)
 80075a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075a8:	f7f8 fde0 	bl	800016c <__adddf3>
 80075ac:	4604      	mov	r4, r0
 80075ae:	4630      	mov	r0, r6
 80075b0:	460d      	mov	r5, r1
 80075b2:	f7f8 ff27 	bl	8000404 <__aeabi_i2d>
 80075b6:	a36c      	add	r3, pc, #432	; (adr r3, 8007768 <_dtoa_r+0x2b0>)
 80075b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075bc:	f7f8 ff8c 	bl	80004d8 <__aeabi_dmul>
 80075c0:	4602      	mov	r2, r0
 80075c2:	460b      	mov	r3, r1
 80075c4:	4620      	mov	r0, r4
 80075c6:	4629      	mov	r1, r5
 80075c8:	f7f8 fdd0 	bl	800016c <__adddf3>
 80075cc:	4604      	mov	r4, r0
 80075ce:	460d      	mov	r5, r1
 80075d0:	f7f9 fa32 	bl	8000a38 <__aeabi_d2iz>
 80075d4:	2200      	movs	r2, #0
 80075d6:	4680      	mov	r8, r0
 80075d8:	2300      	movs	r3, #0
 80075da:	4620      	mov	r0, r4
 80075dc:	4629      	mov	r1, r5
 80075de:	f7f9 f9ed 	bl	80009bc <__aeabi_dcmplt>
 80075e2:	b148      	cbz	r0, 80075f8 <_dtoa_r+0x140>
 80075e4:	4640      	mov	r0, r8
 80075e6:	f7f8 ff0d 	bl	8000404 <__aeabi_i2d>
 80075ea:	4622      	mov	r2, r4
 80075ec:	462b      	mov	r3, r5
 80075ee:	f7f9 f9db 	bl	80009a8 <__aeabi_dcmpeq>
 80075f2:	b908      	cbnz	r0, 80075f8 <_dtoa_r+0x140>
 80075f4:	f108 38ff 	add.w	r8, r8, #4294967295
 80075f8:	f1b8 0f16 	cmp.w	r8, #22
 80075fc:	d856      	bhi.n	80076ac <_dtoa_r+0x1f4>
 80075fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007602:	4b60      	ldr	r3, [pc, #384]	; (8007784 <_dtoa_r+0x2cc>)
 8007604:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800760c:	f7f9 f9d6 	bl	80009bc <__aeabi_dcmplt>
 8007610:	2800      	cmp	r0, #0
 8007612:	d04d      	beq.n	80076b0 <_dtoa_r+0x1f8>
 8007614:	2300      	movs	r3, #0
 8007616:	f108 38ff 	add.w	r8, r8, #4294967295
 800761a:	930f      	str	r3, [sp, #60]	; 0x3c
 800761c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800761e:	1b9e      	subs	r6, r3, r6
 8007620:	1e73      	subs	r3, r6, #1
 8007622:	9309      	str	r3, [sp, #36]	; 0x24
 8007624:	bf49      	itett	mi
 8007626:	f1c6 0301 	rsbmi	r3, r6, #1
 800762a:	2300      	movpl	r3, #0
 800762c:	9306      	strmi	r3, [sp, #24]
 800762e:	2300      	movmi	r3, #0
 8007630:	bf54      	ite	pl
 8007632:	9306      	strpl	r3, [sp, #24]
 8007634:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007636:	f1b8 0f00 	cmp.w	r8, #0
 800763a:	db3b      	blt.n	80076b4 <_dtoa_r+0x1fc>
 800763c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800763e:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007642:	4443      	add	r3, r8
 8007644:	9309      	str	r3, [sp, #36]	; 0x24
 8007646:	2300      	movs	r3, #0
 8007648:	930a      	str	r3, [sp, #40]	; 0x28
 800764a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800764c:	2b09      	cmp	r3, #9
 800764e:	d86b      	bhi.n	8007728 <_dtoa_r+0x270>
 8007650:	2b05      	cmp	r3, #5
 8007652:	bfc4      	itt	gt
 8007654:	3b04      	subgt	r3, #4
 8007656:	9320      	strgt	r3, [sp, #128]	; 0x80
 8007658:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800765a:	bfc8      	it	gt
 800765c:	2400      	movgt	r4, #0
 800765e:	f1a3 0302 	sub.w	r3, r3, #2
 8007662:	bfd8      	it	le
 8007664:	2401      	movle	r4, #1
 8007666:	2b03      	cmp	r3, #3
 8007668:	d869      	bhi.n	800773e <_dtoa_r+0x286>
 800766a:	e8df f003 	tbb	[pc, r3]
 800766e:	3a2d      	.short	0x3a2d
 8007670:	5b38      	.short	0x5b38
 8007672:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 8007676:	441e      	add	r6, r3
 8007678:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800767c:	2b20      	cmp	r3, #32
 800767e:	bfc3      	ittte	gt
 8007680:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007684:	f206 4012 	addwgt	r0, r6, #1042	; 0x412
 8007688:	fa0b f303 	lslgt.w	r3, fp, r3
 800768c:	f1c3 0320 	rsble	r3, r3, #32
 8007690:	bfc6      	itte	gt
 8007692:	fa24 f000 	lsrgt.w	r0, r4, r0
 8007696:	4318      	orrgt	r0, r3
 8007698:	fa04 f003 	lslle.w	r0, r4, r3
 800769c:	f7f8 fea2 	bl	80003e4 <__aeabi_ui2d>
 80076a0:	2301      	movs	r3, #1
 80076a2:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80076a6:	3e01      	subs	r6, #1
 80076a8:	9313      	str	r3, [sp, #76]	; 0x4c
 80076aa:	e771      	b.n	8007590 <_dtoa_r+0xd8>
 80076ac:	2301      	movs	r3, #1
 80076ae:	e7b4      	b.n	800761a <_dtoa_r+0x162>
 80076b0:	900f      	str	r0, [sp, #60]	; 0x3c
 80076b2:	e7b3      	b.n	800761c <_dtoa_r+0x164>
 80076b4:	9b06      	ldr	r3, [sp, #24]
 80076b6:	eba3 0308 	sub.w	r3, r3, r8
 80076ba:	9306      	str	r3, [sp, #24]
 80076bc:	f1c8 0300 	rsb	r3, r8, #0
 80076c0:	930a      	str	r3, [sp, #40]	; 0x28
 80076c2:	2300      	movs	r3, #0
 80076c4:	930e      	str	r3, [sp, #56]	; 0x38
 80076c6:	e7c0      	b.n	800764a <_dtoa_r+0x192>
 80076c8:	2300      	movs	r3, #0
 80076ca:	930b      	str	r3, [sp, #44]	; 0x2c
 80076cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	dc38      	bgt.n	8007744 <_dtoa_r+0x28c>
 80076d2:	2301      	movs	r3, #1
 80076d4:	461a      	mov	r2, r3
 80076d6:	9308      	str	r3, [sp, #32]
 80076d8:	9305      	str	r3, [sp, #20]
 80076da:	9221      	str	r2, [sp, #132]	; 0x84
 80076dc:	e00b      	b.n	80076f6 <_dtoa_r+0x23e>
 80076de:	2301      	movs	r3, #1
 80076e0:	e7f3      	b.n	80076ca <_dtoa_r+0x212>
 80076e2:	2300      	movs	r3, #0
 80076e4:	930b      	str	r3, [sp, #44]	; 0x2c
 80076e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076e8:	4443      	add	r3, r8
 80076ea:	9308      	str	r3, [sp, #32]
 80076ec:	3301      	adds	r3, #1
 80076ee:	2b01      	cmp	r3, #1
 80076f0:	9305      	str	r3, [sp, #20]
 80076f2:	bfb8      	it	lt
 80076f4:	2301      	movlt	r3, #1
 80076f6:	2200      	movs	r2, #0
 80076f8:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 80076fc:	2204      	movs	r2, #4
 80076fe:	f102 0014 	add.w	r0, r2, #20
 8007702:	4298      	cmp	r0, r3
 8007704:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 8007708:	d920      	bls.n	800774c <_dtoa_r+0x294>
 800770a:	4648      	mov	r0, r9
 800770c:	f001 f8e0 	bl	80088d0 <_Balloc>
 8007710:	9004      	str	r0, [sp, #16]
 8007712:	2800      	cmp	r0, #0
 8007714:	d13c      	bne.n	8007790 <_dtoa_r+0x2d8>
 8007716:	4602      	mov	r2, r0
 8007718:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800771c:	4b1a      	ldr	r3, [pc, #104]	; (8007788 <_dtoa_r+0x2d0>)
 800771e:	481b      	ldr	r0, [pc, #108]	; (800778c <_dtoa_r+0x2d4>)
 8007720:	f002 fc0c 	bl	8009f3c <__assert_func>
 8007724:	2301      	movs	r3, #1
 8007726:	e7dd      	b.n	80076e4 <_dtoa_r+0x22c>
 8007728:	2401      	movs	r4, #1
 800772a:	2300      	movs	r3, #0
 800772c:	940b      	str	r4, [sp, #44]	; 0x2c
 800772e:	9320      	str	r3, [sp, #128]	; 0x80
 8007730:	f04f 33ff 	mov.w	r3, #4294967295
 8007734:	2200      	movs	r2, #0
 8007736:	9308      	str	r3, [sp, #32]
 8007738:	9305      	str	r3, [sp, #20]
 800773a:	2312      	movs	r3, #18
 800773c:	e7cd      	b.n	80076da <_dtoa_r+0x222>
 800773e:	2301      	movs	r3, #1
 8007740:	930b      	str	r3, [sp, #44]	; 0x2c
 8007742:	e7f5      	b.n	8007730 <_dtoa_r+0x278>
 8007744:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007746:	9308      	str	r3, [sp, #32]
 8007748:	9305      	str	r3, [sp, #20]
 800774a:	e7d4      	b.n	80076f6 <_dtoa_r+0x23e>
 800774c:	3101      	adds	r1, #1
 800774e:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8007752:	0052      	lsls	r2, r2, #1
 8007754:	e7d3      	b.n	80076fe <_dtoa_r+0x246>
 8007756:	bf00      	nop
 8007758:	636f4361 	.word	0x636f4361
 800775c:	3fd287a7 	.word	0x3fd287a7
 8007760:	8b60c8b3 	.word	0x8b60c8b3
 8007764:	3fc68a28 	.word	0x3fc68a28
 8007768:	509f79fb 	.word	0x509f79fb
 800776c:	3fd34413 	.word	0x3fd34413
 8007770:	7ff00000 	.word	0x7ff00000
 8007774:	0800aab4 	.word	0x0800aab4
 8007778:	0800aab8 	.word	0x0800aab8
 800777c:	0800aa73 	.word	0x0800aa73
 8007780:	3ff80000 	.word	0x3ff80000
 8007784:	0800abb8 	.word	0x0800abb8
 8007788:	0800aac1 	.word	0x0800aac1
 800778c:	0800aad2 	.word	0x0800aad2
 8007790:	9b04      	ldr	r3, [sp, #16]
 8007792:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8007796:	9b05      	ldr	r3, [sp, #20]
 8007798:	2b0e      	cmp	r3, #14
 800779a:	f200 80a1 	bhi.w	80078e0 <_dtoa_r+0x428>
 800779e:	2c00      	cmp	r4, #0
 80077a0:	f000 809e 	beq.w	80078e0 <_dtoa_r+0x428>
 80077a4:	f1b8 0f00 	cmp.w	r8, #0
 80077a8:	dd34      	ble.n	8007814 <_dtoa_r+0x35c>
 80077aa:	4a96      	ldr	r2, [pc, #600]	; (8007a04 <_dtoa_r+0x54c>)
 80077ac:	f008 030f 	and.w	r3, r8, #15
 80077b0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80077b4:	f418 7f80 	tst.w	r8, #256	; 0x100
 80077b8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80077bc:	ea4f 1528 	mov.w	r5, r8, asr #4
 80077c0:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80077c4:	d016      	beq.n	80077f4 <_dtoa_r+0x33c>
 80077c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80077ca:	4b8f      	ldr	r3, [pc, #572]	; (8007a08 <_dtoa_r+0x550>)
 80077cc:	2603      	movs	r6, #3
 80077ce:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80077d2:	f7f8 ffab 	bl	800072c <__aeabi_ddiv>
 80077d6:	4682      	mov	sl, r0
 80077d8:	468b      	mov	fp, r1
 80077da:	f005 050f 	and.w	r5, r5, #15
 80077de:	4c8a      	ldr	r4, [pc, #552]	; (8007a08 <_dtoa_r+0x550>)
 80077e0:	b955      	cbnz	r5, 80077f8 <_dtoa_r+0x340>
 80077e2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80077e6:	4650      	mov	r0, sl
 80077e8:	4659      	mov	r1, fp
 80077ea:	f7f8 ff9f 	bl	800072c <__aeabi_ddiv>
 80077ee:	4682      	mov	sl, r0
 80077f0:	468b      	mov	fp, r1
 80077f2:	e028      	b.n	8007846 <_dtoa_r+0x38e>
 80077f4:	2602      	movs	r6, #2
 80077f6:	e7f2      	b.n	80077de <_dtoa_r+0x326>
 80077f8:	07e9      	lsls	r1, r5, #31
 80077fa:	d508      	bpl.n	800780e <_dtoa_r+0x356>
 80077fc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007800:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007804:	f7f8 fe68 	bl	80004d8 <__aeabi_dmul>
 8007808:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800780c:	3601      	adds	r6, #1
 800780e:	106d      	asrs	r5, r5, #1
 8007810:	3408      	adds	r4, #8
 8007812:	e7e5      	b.n	80077e0 <_dtoa_r+0x328>
 8007814:	f000 809e 	beq.w	8007954 <_dtoa_r+0x49c>
 8007818:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800781c:	f1c8 0400 	rsb	r4, r8, #0
 8007820:	4b78      	ldr	r3, [pc, #480]	; (8007a04 <_dtoa_r+0x54c>)
 8007822:	f004 020f 	and.w	r2, r4, #15
 8007826:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800782a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800782e:	f7f8 fe53 	bl	80004d8 <__aeabi_dmul>
 8007832:	2602      	movs	r6, #2
 8007834:	4682      	mov	sl, r0
 8007836:	468b      	mov	fp, r1
 8007838:	2300      	movs	r3, #0
 800783a:	4d73      	ldr	r5, [pc, #460]	; (8007a08 <_dtoa_r+0x550>)
 800783c:	1124      	asrs	r4, r4, #4
 800783e:	2c00      	cmp	r4, #0
 8007840:	d17d      	bne.n	800793e <_dtoa_r+0x486>
 8007842:	2b00      	cmp	r3, #0
 8007844:	d1d3      	bne.n	80077ee <_dtoa_r+0x336>
 8007846:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007848:	2b00      	cmp	r3, #0
 800784a:	f000 8085 	beq.w	8007958 <_dtoa_r+0x4a0>
 800784e:	2200      	movs	r2, #0
 8007850:	4650      	mov	r0, sl
 8007852:	4659      	mov	r1, fp
 8007854:	4b6d      	ldr	r3, [pc, #436]	; (8007a0c <_dtoa_r+0x554>)
 8007856:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 800785a:	f7f9 f8af 	bl	80009bc <__aeabi_dcmplt>
 800785e:	2800      	cmp	r0, #0
 8007860:	d07a      	beq.n	8007958 <_dtoa_r+0x4a0>
 8007862:	9b05      	ldr	r3, [sp, #20]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d077      	beq.n	8007958 <_dtoa_r+0x4a0>
 8007868:	9b08      	ldr	r3, [sp, #32]
 800786a:	2b00      	cmp	r3, #0
 800786c:	dd36      	ble.n	80078dc <_dtoa_r+0x424>
 800786e:	4650      	mov	r0, sl
 8007870:	4659      	mov	r1, fp
 8007872:	2200      	movs	r2, #0
 8007874:	4b66      	ldr	r3, [pc, #408]	; (8007a10 <_dtoa_r+0x558>)
 8007876:	f7f8 fe2f 	bl	80004d8 <__aeabi_dmul>
 800787a:	4682      	mov	sl, r0
 800787c:	468b      	mov	fp, r1
 800787e:	9c08      	ldr	r4, [sp, #32]
 8007880:	f108 35ff 	add.w	r5, r8, #4294967295
 8007884:	3601      	adds	r6, #1
 8007886:	4630      	mov	r0, r6
 8007888:	f7f8 fdbc 	bl	8000404 <__aeabi_i2d>
 800788c:	4652      	mov	r2, sl
 800788e:	465b      	mov	r3, fp
 8007890:	f7f8 fe22 	bl	80004d8 <__aeabi_dmul>
 8007894:	2200      	movs	r2, #0
 8007896:	4b5f      	ldr	r3, [pc, #380]	; (8007a14 <_dtoa_r+0x55c>)
 8007898:	f7f8 fc68 	bl	800016c <__adddf3>
 800789c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80078a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80078a4:	9611      	str	r6, [sp, #68]	; 0x44
 80078a6:	2c00      	cmp	r4, #0
 80078a8:	d159      	bne.n	800795e <_dtoa_r+0x4a6>
 80078aa:	2200      	movs	r2, #0
 80078ac:	4650      	mov	r0, sl
 80078ae:	4659      	mov	r1, fp
 80078b0:	4b59      	ldr	r3, [pc, #356]	; (8007a18 <_dtoa_r+0x560>)
 80078b2:	f7f8 fc59 	bl	8000168 <__aeabi_dsub>
 80078b6:	4633      	mov	r3, r6
 80078b8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80078ba:	4682      	mov	sl, r0
 80078bc:	468b      	mov	fp, r1
 80078be:	f7f9 f89b 	bl	80009f8 <__aeabi_dcmpgt>
 80078c2:	2800      	cmp	r0, #0
 80078c4:	f040 828b 	bne.w	8007dde <_dtoa_r+0x926>
 80078c8:	4650      	mov	r0, sl
 80078ca:	4659      	mov	r1, fp
 80078cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80078ce:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80078d2:	f7f9 f873 	bl	80009bc <__aeabi_dcmplt>
 80078d6:	2800      	cmp	r0, #0
 80078d8:	f040 827f 	bne.w	8007dda <_dtoa_r+0x922>
 80078dc:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 80078e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	f2c0 814d 	blt.w	8007b82 <_dtoa_r+0x6ca>
 80078e8:	f1b8 0f0e 	cmp.w	r8, #14
 80078ec:	f300 8149 	bgt.w	8007b82 <_dtoa_r+0x6ca>
 80078f0:	4b44      	ldr	r3, [pc, #272]	; (8007a04 <_dtoa_r+0x54c>)
 80078f2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80078f6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80078fa:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80078fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007900:	2b00      	cmp	r3, #0
 8007902:	f280 80d6 	bge.w	8007ab2 <_dtoa_r+0x5fa>
 8007906:	9b05      	ldr	r3, [sp, #20]
 8007908:	2b00      	cmp	r3, #0
 800790a:	f300 80d2 	bgt.w	8007ab2 <_dtoa_r+0x5fa>
 800790e:	f040 8263 	bne.w	8007dd8 <_dtoa_r+0x920>
 8007912:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007916:	2200      	movs	r2, #0
 8007918:	4b3f      	ldr	r3, [pc, #252]	; (8007a18 <_dtoa_r+0x560>)
 800791a:	f7f8 fddd 	bl	80004d8 <__aeabi_dmul>
 800791e:	4652      	mov	r2, sl
 8007920:	465b      	mov	r3, fp
 8007922:	f7f9 f85f 	bl	80009e4 <__aeabi_dcmpge>
 8007926:	9c05      	ldr	r4, [sp, #20]
 8007928:	4625      	mov	r5, r4
 800792a:	2800      	cmp	r0, #0
 800792c:	f040 823c 	bne.w	8007da8 <_dtoa_r+0x8f0>
 8007930:	2331      	movs	r3, #49	; 0x31
 8007932:	9e04      	ldr	r6, [sp, #16]
 8007934:	f108 0801 	add.w	r8, r8, #1
 8007938:	f806 3b01 	strb.w	r3, [r6], #1
 800793c:	e238      	b.n	8007db0 <_dtoa_r+0x8f8>
 800793e:	07e2      	lsls	r2, r4, #31
 8007940:	d505      	bpl.n	800794e <_dtoa_r+0x496>
 8007942:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007946:	f7f8 fdc7 	bl	80004d8 <__aeabi_dmul>
 800794a:	2301      	movs	r3, #1
 800794c:	3601      	adds	r6, #1
 800794e:	1064      	asrs	r4, r4, #1
 8007950:	3508      	adds	r5, #8
 8007952:	e774      	b.n	800783e <_dtoa_r+0x386>
 8007954:	2602      	movs	r6, #2
 8007956:	e776      	b.n	8007846 <_dtoa_r+0x38e>
 8007958:	4645      	mov	r5, r8
 800795a:	9c05      	ldr	r4, [sp, #20]
 800795c:	e793      	b.n	8007886 <_dtoa_r+0x3ce>
 800795e:	9904      	ldr	r1, [sp, #16]
 8007960:	4b28      	ldr	r3, [pc, #160]	; (8007a04 <_dtoa_r+0x54c>)
 8007962:	4421      	add	r1, r4
 8007964:	9112      	str	r1, [sp, #72]	; 0x48
 8007966:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007968:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800796c:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007970:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007974:	2900      	cmp	r1, #0
 8007976:	d053      	beq.n	8007a20 <_dtoa_r+0x568>
 8007978:	2000      	movs	r0, #0
 800797a:	4928      	ldr	r1, [pc, #160]	; (8007a1c <_dtoa_r+0x564>)
 800797c:	f7f8 fed6 	bl	800072c <__aeabi_ddiv>
 8007980:	4632      	mov	r2, r6
 8007982:	463b      	mov	r3, r7
 8007984:	f7f8 fbf0 	bl	8000168 <__aeabi_dsub>
 8007988:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800798c:	9e04      	ldr	r6, [sp, #16]
 800798e:	4659      	mov	r1, fp
 8007990:	4650      	mov	r0, sl
 8007992:	f7f9 f851 	bl	8000a38 <__aeabi_d2iz>
 8007996:	4604      	mov	r4, r0
 8007998:	f7f8 fd34 	bl	8000404 <__aeabi_i2d>
 800799c:	4602      	mov	r2, r0
 800799e:	460b      	mov	r3, r1
 80079a0:	4650      	mov	r0, sl
 80079a2:	4659      	mov	r1, fp
 80079a4:	f7f8 fbe0 	bl	8000168 <__aeabi_dsub>
 80079a8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80079ac:	3430      	adds	r4, #48	; 0x30
 80079ae:	f806 4b01 	strb.w	r4, [r6], #1
 80079b2:	4682      	mov	sl, r0
 80079b4:	468b      	mov	fp, r1
 80079b6:	f7f9 f801 	bl	80009bc <__aeabi_dcmplt>
 80079ba:	2800      	cmp	r0, #0
 80079bc:	d171      	bne.n	8007aa2 <_dtoa_r+0x5ea>
 80079be:	4652      	mov	r2, sl
 80079c0:	465b      	mov	r3, fp
 80079c2:	2000      	movs	r0, #0
 80079c4:	4911      	ldr	r1, [pc, #68]	; (8007a0c <_dtoa_r+0x554>)
 80079c6:	f7f8 fbcf 	bl	8000168 <__aeabi_dsub>
 80079ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80079ce:	f7f8 fff5 	bl	80009bc <__aeabi_dcmplt>
 80079d2:	2800      	cmp	r0, #0
 80079d4:	f040 80b7 	bne.w	8007b46 <_dtoa_r+0x68e>
 80079d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80079da:	429e      	cmp	r6, r3
 80079dc:	f43f af7e 	beq.w	80078dc <_dtoa_r+0x424>
 80079e0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80079e4:	2200      	movs	r2, #0
 80079e6:	4b0a      	ldr	r3, [pc, #40]	; (8007a10 <_dtoa_r+0x558>)
 80079e8:	f7f8 fd76 	bl	80004d8 <__aeabi_dmul>
 80079ec:	2200      	movs	r2, #0
 80079ee:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80079f2:	4b07      	ldr	r3, [pc, #28]	; (8007a10 <_dtoa_r+0x558>)
 80079f4:	4650      	mov	r0, sl
 80079f6:	4659      	mov	r1, fp
 80079f8:	f7f8 fd6e 	bl	80004d8 <__aeabi_dmul>
 80079fc:	4682      	mov	sl, r0
 80079fe:	468b      	mov	fp, r1
 8007a00:	e7c5      	b.n	800798e <_dtoa_r+0x4d6>
 8007a02:	bf00      	nop
 8007a04:	0800abb8 	.word	0x0800abb8
 8007a08:	0800ab90 	.word	0x0800ab90
 8007a0c:	3ff00000 	.word	0x3ff00000
 8007a10:	40240000 	.word	0x40240000
 8007a14:	401c0000 	.word	0x401c0000
 8007a18:	40140000 	.word	0x40140000
 8007a1c:	3fe00000 	.word	0x3fe00000
 8007a20:	4630      	mov	r0, r6
 8007a22:	4639      	mov	r1, r7
 8007a24:	f7f8 fd58 	bl	80004d8 <__aeabi_dmul>
 8007a28:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007a2c:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8007a2e:	9e04      	ldr	r6, [sp, #16]
 8007a30:	4659      	mov	r1, fp
 8007a32:	4650      	mov	r0, sl
 8007a34:	f7f9 f800 	bl	8000a38 <__aeabi_d2iz>
 8007a38:	4604      	mov	r4, r0
 8007a3a:	f7f8 fce3 	bl	8000404 <__aeabi_i2d>
 8007a3e:	4602      	mov	r2, r0
 8007a40:	460b      	mov	r3, r1
 8007a42:	4650      	mov	r0, sl
 8007a44:	4659      	mov	r1, fp
 8007a46:	f7f8 fb8f 	bl	8000168 <__aeabi_dsub>
 8007a4a:	3430      	adds	r4, #48	; 0x30
 8007a4c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a4e:	f806 4b01 	strb.w	r4, [r6], #1
 8007a52:	429e      	cmp	r6, r3
 8007a54:	4682      	mov	sl, r0
 8007a56:	468b      	mov	fp, r1
 8007a58:	f04f 0200 	mov.w	r2, #0
 8007a5c:	d123      	bne.n	8007aa6 <_dtoa_r+0x5ee>
 8007a5e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007a62:	4baf      	ldr	r3, [pc, #700]	; (8007d20 <_dtoa_r+0x868>)
 8007a64:	f7f8 fb82 	bl	800016c <__adddf3>
 8007a68:	4602      	mov	r2, r0
 8007a6a:	460b      	mov	r3, r1
 8007a6c:	4650      	mov	r0, sl
 8007a6e:	4659      	mov	r1, fp
 8007a70:	f7f8 ffc2 	bl	80009f8 <__aeabi_dcmpgt>
 8007a74:	2800      	cmp	r0, #0
 8007a76:	d166      	bne.n	8007b46 <_dtoa_r+0x68e>
 8007a78:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007a7c:	2000      	movs	r0, #0
 8007a7e:	49a8      	ldr	r1, [pc, #672]	; (8007d20 <_dtoa_r+0x868>)
 8007a80:	f7f8 fb72 	bl	8000168 <__aeabi_dsub>
 8007a84:	4602      	mov	r2, r0
 8007a86:	460b      	mov	r3, r1
 8007a88:	4650      	mov	r0, sl
 8007a8a:	4659      	mov	r1, fp
 8007a8c:	f7f8 ff96 	bl	80009bc <__aeabi_dcmplt>
 8007a90:	2800      	cmp	r0, #0
 8007a92:	f43f af23 	beq.w	80078dc <_dtoa_r+0x424>
 8007a96:	463e      	mov	r6, r7
 8007a98:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007a9c:	3f01      	subs	r7, #1
 8007a9e:	2b30      	cmp	r3, #48	; 0x30
 8007aa0:	d0f9      	beq.n	8007a96 <_dtoa_r+0x5de>
 8007aa2:	46a8      	mov	r8, r5
 8007aa4:	e03e      	b.n	8007b24 <_dtoa_r+0x66c>
 8007aa6:	4b9f      	ldr	r3, [pc, #636]	; (8007d24 <_dtoa_r+0x86c>)
 8007aa8:	f7f8 fd16 	bl	80004d8 <__aeabi_dmul>
 8007aac:	4682      	mov	sl, r0
 8007aae:	468b      	mov	fp, r1
 8007ab0:	e7be      	b.n	8007a30 <_dtoa_r+0x578>
 8007ab2:	4654      	mov	r4, sl
 8007ab4:	f04f 0a00 	mov.w	sl, #0
 8007ab8:	465d      	mov	r5, fp
 8007aba:	9e04      	ldr	r6, [sp, #16]
 8007abc:	f8df b264 	ldr.w	fp, [pc, #612]	; 8007d24 <_dtoa_r+0x86c>
 8007ac0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007ac4:	4620      	mov	r0, r4
 8007ac6:	4629      	mov	r1, r5
 8007ac8:	f7f8 fe30 	bl	800072c <__aeabi_ddiv>
 8007acc:	f7f8 ffb4 	bl	8000a38 <__aeabi_d2iz>
 8007ad0:	4607      	mov	r7, r0
 8007ad2:	f7f8 fc97 	bl	8000404 <__aeabi_i2d>
 8007ad6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007ada:	f7f8 fcfd 	bl	80004d8 <__aeabi_dmul>
 8007ade:	4602      	mov	r2, r0
 8007ae0:	460b      	mov	r3, r1
 8007ae2:	4620      	mov	r0, r4
 8007ae4:	4629      	mov	r1, r5
 8007ae6:	f7f8 fb3f 	bl	8000168 <__aeabi_dsub>
 8007aea:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8007aee:	f806 4b01 	strb.w	r4, [r6], #1
 8007af2:	9c04      	ldr	r4, [sp, #16]
 8007af4:	9d05      	ldr	r5, [sp, #20]
 8007af6:	1b34      	subs	r4, r6, r4
 8007af8:	42a5      	cmp	r5, r4
 8007afa:	4602      	mov	r2, r0
 8007afc:	460b      	mov	r3, r1
 8007afe:	d133      	bne.n	8007b68 <_dtoa_r+0x6b0>
 8007b00:	f7f8 fb34 	bl	800016c <__adddf3>
 8007b04:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007b08:	4604      	mov	r4, r0
 8007b0a:	460d      	mov	r5, r1
 8007b0c:	f7f8 ff74 	bl	80009f8 <__aeabi_dcmpgt>
 8007b10:	b9c0      	cbnz	r0, 8007b44 <_dtoa_r+0x68c>
 8007b12:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007b16:	4620      	mov	r0, r4
 8007b18:	4629      	mov	r1, r5
 8007b1a:	f7f8 ff45 	bl	80009a8 <__aeabi_dcmpeq>
 8007b1e:	b108      	cbz	r0, 8007b24 <_dtoa_r+0x66c>
 8007b20:	07fb      	lsls	r3, r7, #31
 8007b22:	d40f      	bmi.n	8007b44 <_dtoa_r+0x68c>
 8007b24:	4648      	mov	r0, r9
 8007b26:	9903      	ldr	r1, [sp, #12]
 8007b28:	f000 fef7 	bl	800891a <_Bfree>
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	7033      	strb	r3, [r6, #0]
 8007b30:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007b32:	f108 0001 	add.w	r0, r8, #1
 8007b36:	6018      	str	r0, [r3, #0]
 8007b38:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	f43f acf0 	beq.w	8007520 <_dtoa_r+0x68>
 8007b40:	601e      	str	r6, [r3, #0]
 8007b42:	e4ed      	b.n	8007520 <_dtoa_r+0x68>
 8007b44:	4645      	mov	r5, r8
 8007b46:	4633      	mov	r3, r6
 8007b48:	461e      	mov	r6, r3
 8007b4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b4e:	2a39      	cmp	r2, #57	; 0x39
 8007b50:	d106      	bne.n	8007b60 <_dtoa_r+0x6a8>
 8007b52:	9a04      	ldr	r2, [sp, #16]
 8007b54:	429a      	cmp	r2, r3
 8007b56:	d1f7      	bne.n	8007b48 <_dtoa_r+0x690>
 8007b58:	2230      	movs	r2, #48	; 0x30
 8007b5a:	9904      	ldr	r1, [sp, #16]
 8007b5c:	3501      	adds	r5, #1
 8007b5e:	700a      	strb	r2, [r1, #0]
 8007b60:	781a      	ldrb	r2, [r3, #0]
 8007b62:	3201      	adds	r2, #1
 8007b64:	701a      	strb	r2, [r3, #0]
 8007b66:	e79c      	b.n	8007aa2 <_dtoa_r+0x5ea>
 8007b68:	4652      	mov	r2, sl
 8007b6a:	465b      	mov	r3, fp
 8007b6c:	f7f8 fcb4 	bl	80004d8 <__aeabi_dmul>
 8007b70:	2200      	movs	r2, #0
 8007b72:	2300      	movs	r3, #0
 8007b74:	4604      	mov	r4, r0
 8007b76:	460d      	mov	r5, r1
 8007b78:	f7f8 ff16 	bl	80009a8 <__aeabi_dcmpeq>
 8007b7c:	2800      	cmp	r0, #0
 8007b7e:	d09f      	beq.n	8007ac0 <_dtoa_r+0x608>
 8007b80:	e7d0      	b.n	8007b24 <_dtoa_r+0x66c>
 8007b82:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007b84:	2a00      	cmp	r2, #0
 8007b86:	f000 80cf 	beq.w	8007d28 <_dtoa_r+0x870>
 8007b8a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007b8c:	2a01      	cmp	r2, #1
 8007b8e:	f300 80ad 	bgt.w	8007cec <_dtoa_r+0x834>
 8007b92:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007b94:	2a00      	cmp	r2, #0
 8007b96:	f000 80a5 	beq.w	8007ce4 <_dtoa_r+0x82c>
 8007b9a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007b9e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007ba0:	9e06      	ldr	r6, [sp, #24]
 8007ba2:	9a06      	ldr	r2, [sp, #24]
 8007ba4:	2101      	movs	r1, #1
 8007ba6:	441a      	add	r2, r3
 8007ba8:	9206      	str	r2, [sp, #24]
 8007baa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bac:	4648      	mov	r0, r9
 8007bae:	441a      	add	r2, r3
 8007bb0:	9209      	str	r2, [sp, #36]	; 0x24
 8007bb2:	f000 ff4f 	bl	8008a54 <__i2b>
 8007bb6:	4605      	mov	r5, r0
 8007bb8:	2e00      	cmp	r6, #0
 8007bba:	dd0c      	ble.n	8007bd6 <_dtoa_r+0x71e>
 8007bbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	dd09      	ble.n	8007bd6 <_dtoa_r+0x71e>
 8007bc2:	42b3      	cmp	r3, r6
 8007bc4:	bfa8      	it	ge
 8007bc6:	4633      	movge	r3, r6
 8007bc8:	9a06      	ldr	r2, [sp, #24]
 8007bca:	1af6      	subs	r6, r6, r3
 8007bcc:	1ad2      	subs	r2, r2, r3
 8007bce:	9206      	str	r2, [sp, #24]
 8007bd0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bd2:	1ad3      	subs	r3, r2, r3
 8007bd4:	9309      	str	r3, [sp, #36]	; 0x24
 8007bd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bd8:	b1f3      	cbz	r3, 8007c18 <_dtoa_r+0x760>
 8007bda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	f000 80a7 	beq.w	8007d30 <_dtoa_r+0x878>
 8007be2:	2c00      	cmp	r4, #0
 8007be4:	dd10      	ble.n	8007c08 <_dtoa_r+0x750>
 8007be6:	4629      	mov	r1, r5
 8007be8:	4622      	mov	r2, r4
 8007bea:	4648      	mov	r0, r9
 8007bec:	f000 fff0 	bl	8008bd0 <__pow5mult>
 8007bf0:	9a03      	ldr	r2, [sp, #12]
 8007bf2:	4601      	mov	r1, r0
 8007bf4:	4605      	mov	r5, r0
 8007bf6:	4648      	mov	r0, r9
 8007bf8:	f000 ff42 	bl	8008a80 <__multiply>
 8007bfc:	4607      	mov	r7, r0
 8007bfe:	9903      	ldr	r1, [sp, #12]
 8007c00:	4648      	mov	r0, r9
 8007c02:	f000 fe8a 	bl	800891a <_Bfree>
 8007c06:	9703      	str	r7, [sp, #12]
 8007c08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c0a:	1b1a      	subs	r2, r3, r4
 8007c0c:	d004      	beq.n	8007c18 <_dtoa_r+0x760>
 8007c0e:	4648      	mov	r0, r9
 8007c10:	9903      	ldr	r1, [sp, #12]
 8007c12:	f000 ffdd 	bl	8008bd0 <__pow5mult>
 8007c16:	9003      	str	r0, [sp, #12]
 8007c18:	2101      	movs	r1, #1
 8007c1a:	4648      	mov	r0, r9
 8007c1c:	f000 ff1a 	bl	8008a54 <__i2b>
 8007c20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c22:	4604      	mov	r4, r0
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	f340 8085 	ble.w	8007d34 <_dtoa_r+0x87c>
 8007c2a:	461a      	mov	r2, r3
 8007c2c:	4601      	mov	r1, r0
 8007c2e:	4648      	mov	r0, r9
 8007c30:	f000 ffce 	bl	8008bd0 <__pow5mult>
 8007c34:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007c36:	4604      	mov	r4, r0
 8007c38:	2b01      	cmp	r3, #1
 8007c3a:	dd7e      	ble.n	8007d3a <_dtoa_r+0x882>
 8007c3c:	2700      	movs	r7, #0
 8007c3e:	6923      	ldr	r3, [r4, #16]
 8007c40:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007c44:	6918      	ldr	r0, [r3, #16]
 8007c46:	f000 feb7 	bl	80089b8 <__hi0bits>
 8007c4a:	f1c0 0020 	rsb	r0, r0, #32
 8007c4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c50:	4418      	add	r0, r3
 8007c52:	f010 001f 	ands.w	r0, r0, #31
 8007c56:	f000 808e 	beq.w	8007d76 <_dtoa_r+0x8be>
 8007c5a:	f1c0 0320 	rsb	r3, r0, #32
 8007c5e:	2b04      	cmp	r3, #4
 8007c60:	f340 8087 	ble.w	8007d72 <_dtoa_r+0x8ba>
 8007c64:	f1c0 001c 	rsb	r0, r0, #28
 8007c68:	9b06      	ldr	r3, [sp, #24]
 8007c6a:	4406      	add	r6, r0
 8007c6c:	4403      	add	r3, r0
 8007c6e:	9306      	str	r3, [sp, #24]
 8007c70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c72:	4403      	add	r3, r0
 8007c74:	9309      	str	r3, [sp, #36]	; 0x24
 8007c76:	9b06      	ldr	r3, [sp, #24]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	dd05      	ble.n	8007c88 <_dtoa_r+0x7d0>
 8007c7c:	461a      	mov	r2, r3
 8007c7e:	4648      	mov	r0, r9
 8007c80:	9903      	ldr	r1, [sp, #12]
 8007c82:	f000 ffe5 	bl	8008c50 <__lshift>
 8007c86:	9003      	str	r0, [sp, #12]
 8007c88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	dd05      	ble.n	8007c9a <_dtoa_r+0x7e2>
 8007c8e:	4621      	mov	r1, r4
 8007c90:	461a      	mov	r2, r3
 8007c92:	4648      	mov	r0, r9
 8007c94:	f000 ffdc 	bl	8008c50 <__lshift>
 8007c98:	4604      	mov	r4, r0
 8007c9a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d06c      	beq.n	8007d7a <_dtoa_r+0x8c2>
 8007ca0:	4621      	mov	r1, r4
 8007ca2:	9803      	ldr	r0, [sp, #12]
 8007ca4:	f001 f844 	bl	8008d30 <__mcmp>
 8007ca8:	2800      	cmp	r0, #0
 8007caa:	da66      	bge.n	8007d7a <_dtoa_r+0x8c2>
 8007cac:	2300      	movs	r3, #0
 8007cae:	220a      	movs	r2, #10
 8007cb0:	4648      	mov	r0, r9
 8007cb2:	9903      	ldr	r1, [sp, #12]
 8007cb4:	f000 fe3a 	bl	800892c <__multadd>
 8007cb8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cba:	f108 38ff 	add.w	r8, r8, #4294967295
 8007cbe:	9003      	str	r0, [sp, #12]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	f000 819f 	beq.w	8008004 <_dtoa_r+0xb4c>
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	4629      	mov	r1, r5
 8007cca:	220a      	movs	r2, #10
 8007ccc:	4648      	mov	r0, r9
 8007cce:	f000 fe2d 	bl	800892c <__multadd>
 8007cd2:	9b08      	ldr	r3, [sp, #32]
 8007cd4:	4605      	mov	r5, r0
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	f300 808a 	bgt.w	8007df0 <_dtoa_r+0x938>
 8007cdc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007cde:	2b02      	cmp	r3, #2
 8007ce0:	dc53      	bgt.n	8007d8a <_dtoa_r+0x8d2>
 8007ce2:	e085      	b.n	8007df0 <_dtoa_r+0x938>
 8007ce4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007ce6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007cea:	e758      	b.n	8007b9e <_dtoa_r+0x6e6>
 8007cec:	9b05      	ldr	r3, [sp, #20]
 8007cee:	1e5c      	subs	r4, r3, #1
 8007cf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cf2:	42a3      	cmp	r3, r4
 8007cf4:	bfb7      	itett	lt
 8007cf6:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007cf8:	1b1c      	subge	r4, r3, r4
 8007cfa:	1ae2      	sublt	r2, r4, r3
 8007cfc:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007cfe:	bfbe      	ittt	lt
 8007d00:	940a      	strlt	r4, [sp, #40]	; 0x28
 8007d02:	189b      	addlt	r3, r3, r2
 8007d04:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007d06:	9b05      	ldr	r3, [sp, #20]
 8007d08:	bfb8      	it	lt
 8007d0a:	2400      	movlt	r4, #0
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	bfb7      	itett	lt
 8007d10:	e9dd 2305 	ldrdlt	r2, r3, [sp, #20]
 8007d14:	e9dd 3605 	ldrdge	r3, r6, [sp, #20]
 8007d18:	1a9e      	sublt	r6, r3, r2
 8007d1a:	2300      	movlt	r3, #0
 8007d1c:	e741      	b.n	8007ba2 <_dtoa_r+0x6ea>
 8007d1e:	bf00      	nop
 8007d20:	3fe00000 	.word	0x3fe00000
 8007d24:	40240000 	.word	0x40240000
 8007d28:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007d2a:	9e06      	ldr	r6, [sp, #24]
 8007d2c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8007d2e:	e743      	b.n	8007bb8 <_dtoa_r+0x700>
 8007d30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d32:	e76c      	b.n	8007c0e <_dtoa_r+0x756>
 8007d34:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007d36:	2b01      	cmp	r3, #1
 8007d38:	dc17      	bgt.n	8007d6a <_dtoa_r+0x8b2>
 8007d3a:	f1ba 0f00 	cmp.w	sl, #0
 8007d3e:	d114      	bne.n	8007d6a <_dtoa_r+0x8b2>
 8007d40:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007d44:	b99b      	cbnz	r3, 8007d6e <_dtoa_r+0x8b6>
 8007d46:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8007d4a:	0d3f      	lsrs	r7, r7, #20
 8007d4c:	053f      	lsls	r7, r7, #20
 8007d4e:	b137      	cbz	r7, 8007d5e <_dtoa_r+0x8a6>
 8007d50:	2701      	movs	r7, #1
 8007d52:	9b06      	ldr	r3, [sp, #24]
 8007d54:	3301      	adds	r3, #1
 8007d56:	9306      	str	r3, [sp, #24]
 8007d58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d5a:	3301      	adds	r3, #1
 8007d5c:	9309      	str	r3, [sp, #36]	; 0x24
 8007d5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	f47f af6c 	bne.w	8007c3e <_dtoa_r+0x786>
 8007d66:	2001      	movs	r0, #1
 8007d68:	e771      	b.n	8007c4e <_dtoa_r+0x796>
 8007d6a:	2700      	movs	r7, #0
 8007d6c:	e7f7      	b.n	8007d5e <_dtoa_r+0x8a6>
 8007d6e:	4657      	mov	r7, sl
 8007d70:	e7f5      	b.n	8007d5e <_dtoa_r+0x8a6>
 8007d72:	d080      	beq.n	8007c76 <_dtoa_r+0x7be>
 8007d74:	4618      	mov	r0, r3
 8007d76:	301c      	adds	r0, #28
 8007d78:	e776      	b.n	8007c68 <_dtoa_r+0x7b0>
 8007d7a:	9b05      	ldr	r3, [sp, #20]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	dc31      	bgt.n	8007de4 <_dtoa_r+0x92c>
 8007d80:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007d82:	2b02      	cmp	r3, #2
 8007d84:	dd2e      	ble.n	8007de4 <_dtoa_r+0x92c>
 8007d86:	9b05      	ldr	r3, [sp, #20]
 8007d88:	9308      	str	r3, [sp, #32]
 8007d8a:	9b08      	ldr	r3, [sp, #32]
 8007d8c:	b963      	cbnz	r3, 8007da8 <_dtoa_r+0x8f0>
 8007d8e:	4621      	mov	r1, r4
 8007d90:	2205      	movs	r2, #5
 8007d92:	4648      	mov	r0, r9
 8007d94:	f000 fdca 	bl	800892c <__multadd>
 8007d98:	4601      	mov	r1, r0
 8007d9a:	4604      	mov	r4, r0
 8007d9c:	9803      	ldr	r0, [sp, #12]
 8007d9e:	f000 ffc7 	bl	8008d30 <__mcmp>
 8007da2:	2800      	cmp	r0, #0
 8007da4:	f73f adc4 	bgt.w	8007930 <_dtoa_r+0x478>
 8007da8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007daa:	9e04      	ldr	r6, [sp, #16]
 8007dac:	ea6f 0803 	mvn.w	r8, r3
 8007db0:	2700      	movs	r7, #0
 8007db2:	4621      	mov	r1, r4
 8007db4:	4648      	mov	r0, r9
 8007db6:	f000 fdb0 	bl	800891a <_Bfree>
 8007dba:	2d00      	cmp	r5, #0
 8007dbc:	f43f aeb2 	beq.w	8007b24 <_dtoa_r+0x66c>
 8007dc0:	b12f      	cbz	r7, 8007dce <_dtoa_r+0x916>
 8007dc2:	42af      	cmp	r7, r5
 8007dc4:	d003      	beq.n	8007dce <_dtoa_r+0x916>
 8007dc6:	4639      	mov	r1, r7
 8007dc8:	4648      	mov	r0, r9
 8007dca:	f000 fda6 	bl	800891a <_Bfree>
 8007dce:	4629      	mov	r1, r5
 8007dd0:	4648      	mov	r0, r9
 8007dd2:	f000 fda2 	bl	800891a <_Bfree>
 8007dd6:	e6a5      	b.n	8007b24 <_dtoa_r+0x66c>
 8007dd8:	2400      	movs	r4, #0
 8007dda:	4625      	mov	r5, r4
 8007ddc:	e7e4      	b.n	8007da8 <_dtoa_r+0x8f0>
 8007dde:	46a8      	mov	r8, r5
 8007de0:	4625      	mov	r5, r4
 8007de2:	e5a5      	b.n	8007930 <_dtoa_r+0x478>
 8007de4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	f000 80c4 	beq.w	8007f74 <_dtoa_r+0xabc>
 8007dec:	9b05      	ldr	r3, [sp, #20]
 8007dee:	9308      	str	r3, [sp, #32]
 8007df0:	2e00      	cmp	r6, #0
 8007df2:	dd05      	ble.n	8007e00 <_dtoa_r+0x948>
 8007df4:	4629      	mov	r1, r5
 8007df6:	4632      	mov	r2, r6
 8007df8:	4648      	mov	r0, r9
 8007dfa:	f000 ff29 	bl	8008c50 <__lshift>
 8007dfe:	4605      	mov	r5, r0
 8007e00:	2f00      	cmp	r7, #0
 8007e02:	d058      	beq.n	8007eb6 <_dtoa_r+0x9fe>
 8007e04:	4648      	mov	r0, r9
 8007e06:	6869      	ldr	r1, [r5, #4]
 8007e08:	f000 fd62 	bl	80088d0 <_Balloc>
 8007e0c:	4606      	mov	r6, r0
 8007e0e:	b920      	cbnz	r0, 8007e1a <_dtoa_r+0x962>
 8007e10:	4602      	mov	r2, r0
 8007e12:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007e16:	4b7f      	ldr	r3, [pc, #508]	; (8008014 <_dtoa_r+0xb5c>)
 8007e18:	e481      	b.n	800771e <_dtoa_r+0x266>
 8007e1a:	692a      	ldr	r2, [r5, #16]
 8007e1c:	f105 010c 	add.w	r1, r5, #12
 8007e20:	3202      	adds	r2, #2
 8007e22:	0092      	lsls	r2, r2, #2
 8007e24:	300c      	adds	r0, #12
 8007e26:	f000 fd2b 	bl	8008880 <memcpy>
 8007e2a:	2201      	movs	r2, #1
 8007e2c:	4631      	mov	r1, r6
 8007e2e:	4648      	mov	r0, r9
 8007e30:	f000 ff0e 	bl	8008c50 <__lshift>
 8007e34:	462f      	mov	r7, r5
 8007e36:	4605      	mov	r5, r0
 8007e38:	9b04      	ldr	r3, [sp, #16]
 8007e3a:	9a04      	ldr	r2, [sp, #16]
 8007e3c:	3301      	adds	r3, #1
 8007e3e:	9305      	str	r3, [sp, #20]
 8007e40:	9b08      	ldr	r3, [sp, #32]
 8007e42:	4413      	add	r3, r2
 8007e44:	930a      	str	r3, [sp, #40]	; 0x28
 8007e46:	f00a 0301 	and.w	r3, sl, #1
 8007e4a:	9309      	str	r3, [sp, #36]	; 0x24
 8007e4c:	9b05      	ldr	r3, [sp, #20]
 8007e4e:	4621      	mov	r1, r4
 8007e50:	9803      	ldr	r0, [sp, #12]
 8007e52:	f103 3bff 	add.w	fp, r3, #4294967295
 8007e56:	f7ff faa1 	bl	800739c <quorem>
 8007e5a:	4639      	mov	r1, r7
 8007e5c:	9006      	str	r0, [sp, #24]
 8007e5e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007e62:	9803      	ldr	r0, [sp, #12]
 8007e64:	f000 ff64 	bl	8008d30 <__mcmp>
 8007e68:	462a      	mov	r2, r5
 8007e6a:	9008      	str	r0, [sp, #32]
 8007e6c:	4621      	mov	r1, r4
 8007e6e:	4648      	mov	r0, r9
 8007e70:	f000 ff7a 	bl	8008d68 <__mdiff>
 8007e74:	68c2      	ldr	r2, [r0, #12]
 8007e76:	4606      	mov	r6, r0
 8007e78:	b9fa      	cbnz	r2, 8007eba <_dtoa_r+0xa02>
 8007e7a:	4601      	mov	r1, r0
 8007e7c:	9803      	ldr	r0, [sp, #12]
 8007e7e:	f000 ff57 	bl	8008d30 <__mcmp>
 8007e82:	4602      	mov	r2, r0
 8007e84:	4631      	mov	r1, r6
 8007e86:	4648      	mov	r0, r9
 8007e88:	920b      	str	r2, [sp, #44]	; 0x2c
 8007e8a:	f000 fd46 	bl	800891a <_Bfree>
 8007e8e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007e90:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007e92:	9e05      	ldr	r6, [sp, #20]
 8007e94:	ea43 0102 	orr.w	r1, r3, r2
 8007e98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e9a:	430b      	orrs	r3, r1
 8007e9c:	d10f      	bne.n	8007ebe <_dtoa_r+0xa06>
 8007e9e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007ea2:	d028      	beq.n	8007ef6 <_dtoa_r+0xa3e>
 8007ea4:	9b08      	ldr	r3, [sp, #32]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	dd02      	ble.n	8007eb0 <_dtoa_r+0x9f8>
 8007eaa:	9b06      	ldr	r3, [sp, #24]
 8007eac:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007eb0:	f88b a000 	strb.w	sl, [fp]
 8007eb4:	e77d      	b.n	8007db2 <_dtoa_r+0x8fa>
 8007eb6:	4628      	mov	r0, r5
 8007eb8:	e7bc      	b.n	8007e34 <_dtoa_r+0x97c>
 8007eba:	2201      	movs	r2, #1
 8007ebc:	e7e2      	b.n	8007e84 <_dtoa_r+0x9cc>
 8007ebe:	9b08      	ldr	r3, [sp, #32]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	db04      	blt.n	8007ece <_dtoa_r+0xa16>
 8007ec4:	9920      	ldr	r1, [sp, #128]	; 0x80
 8007ec6:	430b      	orrs	r3, r1
 8007ec8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007eca:	430b      	orrs	r3, r1
 8007ecc:	d120      	bne.n	8007f10 <_dtoa_r+0xa58>
 8007ece:	2a00      	cmp	r2, #0
 8007ed0:	ddee      	ble.n	8007eb0 <_dtoa_r+0x9f8>
 8007ed2:	2201      	movs	r2, #1
 8007ed4:	9903      	ldr	r1, [sp, #12]
 8007ed6:	4648      	mov	r0, r9
 8007ed8:	f000 feba 	bl	8008c50 <__lshift>
 8007edc:	4621      	mov	r1, r4
 8007ede:	9003      	str	r0, [sp, #12]
 8007ee0:	f000 ff26 	bl	8008d30 <__mcmp>
 8007ee4:	2800      	cmp	r0, #0
 8007ee6:	dc03      	bgt.n	8007ef0 <_dtoa_r+0xa38>
 8007ee8:	d1e2      	bne.n	8007eb0 <_dtoa_r+0x9f8>
 8007eea:	f01a 0f01 	tst.w	sl, #1
 8007eee:	d0df      	beq.n	8007eb0 <_dtoa_r+0x9f8>
 8007ef0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007ef4:	d1d9      	bne.n	8007eaa <_dtoa_r+0x9f2>
 8007ef6:	2339      	movs	r3, #57	; 0x39
 8007ef8:	f88b 3000 	strb.w	r3, [fp]
 8007efc:	4633      	mov	r3, r6
 8007efe:	461e      	mov	r6, r3
 8007f00:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007f04:	3b01      	subs	r3, #1
 8007f06:	2a39      	cmp	r2, #57	; 0x39
 8007f08:	d06a      	beq.n	8007fe0 <_dtoa_r+0xb28>
 8007f0a:	3201      	adds	r2, #1
 8007f0c:	701a      	strb	r2, [r3, #0]
 8007f0e:	e750      	b.n	8007db2 <_dtoa_r+0x8fa>
 8007f10:	2a00      	cmp	r2, #0
 8007f12:	dd07      	ble.n	8007f24 <_dtoa_r+0xa6c>
 8007f14:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007f18:	d0ed      	beq.n	8007ef6 <_dtoa_r+0xa3e>
 8007f1a:	f10a 0301 	add.w	r3, sl, #1
 8007f1e:	f88b 3000 	strb.w	r3, [fp]
 8007f22:	e746      	b.n	8007db2 <_dtoa_r+0x8fa>
 8007f24:	9b05      	ldr	r3, [sp, #20]
 8007f26:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007f28:	f803 ac01 	strb.w	sl, [r3, #-1]
 8007f2c:	4293      	cmp	r3, r2
 8007f2e:	d041      	beq.n	8007fb4 <_dtoa_r+0xafc>
 8007f30:	2300      	movs	r3, #0
 8007f32:	220a      	movs	r2, #10
 8007f34:	9903      	ldr	r1, [sp, #12]
 8007f36:	4648      	mov	r0, r9
 8007f38:	f000 fcf8 	bl	800892c <__multadd>
 8007f3c:	42af      	cmp	r7, r5
 8007f3e:	9003      	str	r0, [sp, #12]
 8007f40:	f04f 0300 	mov.w	r3, #0
 8007f44:	f04f 020a 	mov.w	r2, #10
 8007f48:	4639      	mov	r1, r7
 8007f4a:	4648      	mov	r0, r9
 8007f4c:	d107      	bne.n	8007f5e <_dtoa_r+0xaa6>
 8007f4e:	f000 fced 	bl	800892c <__multadd>
 8007f52:	4607      	mov	r7, r0
 8007f54:	4605      	mov	r5, r0
 8007f56:	9b05      	ldr	r3, [sp, #20]
 8007f58:	3301      	adds	r3, #1
 8007f5a:	9305      	str	r3, [sp, #20]
 8007f5c:	e776      	b.n	8007e4c <_dtoa_r+0x994>
 8007f5e:	f000 fce5 	bl	800892c <__multadd>
 8007f62:	4629      	mov	r1, r5
 8007f64:	4607      	mov	r7, r0
 8007f66:	2300      	movs	r3, #0
 8007f68:	220a      	movs	r2, #10
 8007f6a:	4648      	mov	r0, r9
 8007f6c:	f000 fcde 	bl	800892c <__multadd>
 8007f70:	4605      	mov	r5, r0
 8007f72:	e7f0      	b.n	8007f56 <_dtoa_r+0xa9e>
 8007f74:	9b05      	ldr	r3, [sp, #20]
 8007f76:	9308      	str	r3, [sp, #32]
 8007f78:	9e04      	ldr	r6, [sp, #16]
 8007f7a:	4621      	mov	r1, r4
 8007f7c:	9803      	ldr	r0, [sp, #12]
 8007f7e:	f7ff fa0d 	bl	800739c <quorem>
 8007f82:	9b04      	ldr	r3, [sp, #16]
 8007f84:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007f88:	f806 ab01 	strb.w	sl, [r6], #1
 8007f8c:	1af2      	subs	r2, r6, r3
 8007f8e:	9b08      	ldr	r3, [sp, #32]
 8007f90:	4293      	cmp	r3, r2
 8007f92:	dd07      	ble.n	8007fa4 <_dtoa_r+0xaec>
 8007f94:	2300      	movs	r3, #0
 8007f96:	220a      	movs	r2, #10
 8007f98:	4648      	mov	r0, r9
 8007f9a:	9903      	ldr	r1, [sp, #12]
 8007f9c:	f000 fcc6 	bl	800892c <__multadd>
 8007fa0:	9003      	str	r0, [sp, #12]
 8007fa2:	e7ea      	b.n	8007f7a <_dtoa_r+0xac2>
 8007fa4:	9b08      	ldr	r3, [sp, #32]
 8007fa6:	2700      	movs	r7, #0
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	bfcc      	ite	gt
 8007fac:	461e      	movgt	r6, r3
 8007fae:	2601      	movle	r6, #1
 8007fb0:	9b04      	ldr	r3, [sp, #16]
 8007fb2:	441e      	add	r6, r3
 8007fb4:	2201      	movs	r2, #1
 8007fb6:	9903      	ldr	r1, [sp, #12]
 8007fb8:	4648      	mov	r0, r9
 8007fba:	f000 fe49 	bl	8008c50 <__lshift>
 8007fbe:	4621      	mov	r1, r4
 8007fc0:	9003      	str	r0, [sp, #12]
 8007fc2:	f000 feb5 	bl	8008d30 <__mcmp>
 8007fc6:	2800      	cmp	r0, #0
 8007fc8:	dc98      	bgt.n	8007efc <_dtoa_r+0xa44>
 8007fca:	d102      	bne.n	8007fd2 <_dtoa_r+0xb1a>
 8007fcc:	f01a 0f01 	tst.w	sl, #1
 8007fd0:	d194      	bne.n	8007efc <_dtoa_r+0xa44>
 8007fd2:	4633      	mov	r3, r6
 8007fd4:	461e      	mov	r6, r3
 8007fd6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007fda:	2a30      	cmp	r2, #48	; 0x30
 8007fdc:	d0fa      	beq.n	8007fd4 <_dtoa_r+0xb1c>
 8007fde:	e6e8      	b.n	8007db2 <_dtoa_r+0x8fa>
 8007fe0:	9a04      	ldr	r2, [sp, #16]
 8007fe2:	429a      	cmp	r2, r3
 8007fe4:	d18b      	bne.n	8007efe <_dtoa_r+0xa46>
 8007fe6:	2331      	movs	r3, #49	; 0x31
 8007fe8:	f108 0801 	add.w	r8, r8, #1
 8007fec:	7013      	strb	r3, [r2, #0]
 8007fee:	e6e0      	b.n	8007db2 <_dtoa_r+0x8fa>
 8007ff0:	4b09      	ldr	r3, [pc, #36]	; (8008018 <_dtoa_r+0xb60>)
 8007ff2:	f7ff bab1 	b.w	8007558 <_dtoa_r+0xa0>
 8007ff6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	f47f aa95 	bne.w	8007528 <_dtoa_r+0x70>
 8007ffe:	4b07      	ldr	r3, [pc, #28]	; (800801c <_dtoa_r+0xb64>)
 8008000:	f7ff baaa 	b.w	8007558 <_dtoa_r+0xa0>
 8008004:	9b08      	ldr	r3, [sp, #32]
 8008006:	2b00      	cmp	r3, #0
 8008008:	dcb6      	bgt.n	8007f78 <_dtoa_r+0xac0>
 800800a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800800c:	2b02      	cmp	r3, #2
 800800e:	f73f aebc 	bgt.w	8007d8a <_dtoa_r+0x8d2>
 8008012:	e7b1      	b.n	8007f78 <_dtoa_r+0xac0>
 8008014:	0800aac1 	.word	0x0800aac1
 8008018:	0800aa72 	.word	0x0800aa72
 800801c:	0800aab8 	.word	0x0800aab8

08008020 <__sflush_r>:
 8008020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008022:	898b      	ldrh	r3, [r1, #12]
 8008024:	4605      	mov	r5, r0
 8008026:	0718      	lsls	r0, r3, #28
 8008028:	460c      	mov	r4, r1
 800802a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800802e:	d45e      	bmi.n	80080ee <__sflush_r+0xce>
 8008030:	684b      	ldr	r3, [r1, #4]
 8008032:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008036:	2b00      	cmp	r3, #0
 8008038:	818a      	strh	r2, [r1, #12]
 800803a:	dc04      	bgt.n	8008046 <__sflush_r+0x26>
 800803c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800803e:	2b00      	cmp	r3, #0
 8008040:	dc01      	bgt.n	8008046 <__sflush_r+0x26>
 8008042:	2000      	movs	r0, #0
 8008044:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008046:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008048:	2e00      	cmp	r6, #0
 800804a:	d0fa      	beq.n	8008042 <__sflush_r+0x22>
 800804c:	2300      	movs	r3, #0
 800804e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008052:	682f      	ldr	r7, [r5, #0]
 8008054:	602b      	str	r3, [r5, #0]
 8008056:	d036      	beq.n	80080c6 <__sflush_r+0xa6>
 8008058:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800805a:	89a3      	ldrh	r3, [r4, #12]
 800805c:	075a      	lsls	r2, r3, #29
 800805e:	d505      	bpl.n	800806c <__sflush_r+0x4c>
 8008060:	6863      	ldr	r3, [r4, #4]
 8008062:	1ac0      	subs	r0, r0, r3
 8008064:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008066:	b10b      	cbz	r3, 800806c <__sflush_r+0x4c>
 8008068:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800806a:	1ac0      	subs	r0, r0, r3
 800806c:	2300      	movs	r3, #0
 800806e:	4602      	mov	r2, r0
 8008070:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008072:	4628      	mov	r0, r5
 8008074:	69e1      	ldr	r1, [r4, #28]
 8008076:	47b0      	blx	r6
 8008078:	1c43      	adds	r3, r0, #1
 800807a:	89a3      	ldrh	r3, [r4, #12]
 800807c:	d106      	bne.n	800808c <__sflush_r+0x6c>
 800807e:	6829      	ldr	r1, [r5, #0]
 8008080:	291d      	cmp	r1, #29
 8008082:	d830      	bhi.n	80080e6 <__sflush_r+0xc6>
 8008084:	4a2a      	ldr	r2, [pc, #168]	; (8008130 <__sflush_r+0x110>)
 8008086:	40ca      	lsrs	r2, r1
 8008088:	07d6      	lsls	r6, r2, #31
 800808a:	d52c      	bpl.n	80080e6 <__sflush_r+0xc6>
 800808c:	2200      	movs	r2, #0
 800808e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008092:	b21b      	sxth	r3, r3
 8008094:	6062      	str	r2, [r4, #4]
 8008096:	6922      	ldr	r2, [r4, #16]
 8008098:	04d9      	lsls	r1, r3, #19
 800809a:	81a3      	strh	r3, [r4, #12]
 800809c:	6022      	str	r2, [r4, #0]
 800809e:	d504      	bpl.n	80080aa <__sflush_r+0x8a>
 80080a0:	1c42      	adds	r2, r0, #1
 80080a2:	d101      	bne.n	80080a8 <__sflush_r+0x88>
 80080a4:	682b      	ldr	r3, [r5, #0]
 80080a6:	b903      	cbnz	r3, 80080aa <__sflush_r+0x8a>
 80080a8:	6520      	str	r0, [r4, #80]	; 0x50
 80080aa:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80080ac:	602f      	str	r7, [r5, #0]
 80080ae:	2900      	cmp	r1, #0
 80080b0:	d0c7      	beq.n	8008042 <__sflush_r+0x22>
 80080b2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80080b6:	4299      	cmp	r1, r3
 80080b8:	d002      	beq.n	80080c0 <__sflush_r+0xa0>
 80080ba:	4628      	mov	r0, r5
 80080bc:	f000 f936 	bl	800832c <_free_r>
 80080c0:	2000      	movs	r0, #0
 80080c2:	6320      	str	r0, [r4, #48]	; 0x30
 80080c4:	e7be      	b.n	8008044 <__sflush_r+0x24>
 80080c6:	69e1      	ldr	r1, [r4, #28]
 80080c8:	2301      	movs	r3, #1
 80080ca:	4628      	mov	r0, r5
 80080cc:	47b0      	blx	r6
 80080ce:	1c41      	adds	r1, r0, #1
 80080d0:	d1c3      	bne.n	800805a <__sflush_r+0x3a>
 80080d2:	682b      	ldr	r3, [r5, #0]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d0c0      	beq.n	800805a <__sflush_r+0x3a>
 80080d8:	2b1d      	cmp	r3, #29
 80080da:	d001      	beq.n	80080e0 <__sflush_r+0xc0>
 80080dc:	2b16      	cmp	r3, #22
 80080de:	d101      	bne.n	80080e4 <__sflush_r+0xc4>
 80080e0:	602f      	str	r7, [r5, #0]
 80080e2:	e7ae      	b.n	8008042 <__sflush_r+0x22>
 80080e4:	89a3      	ldrh	r3, [r4, #12]
 80080e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080ea:	81a3      	strh	r3, [r4, #12]
 80080ec:	e7aa      	b.n	8008044 <__sflush_r+0x24>
 80080ee:	690f      	ldr	r7, [r1, #16]
 80080f0:	2f00      	cmp	r7, #0
 80080f2:	d0a6      	beq.n	8008042 <__sflush_r+0x22>
 80080f4:	079b      	lsls	r3, r3, #30
 80080f6:	bf18      	it	ne
 80080f8:	2300      	movne	r3, #0
 80080fa:	680e      	ldr	r6, [r1, #0]
 80080fc:	bf08      	it	eq
 80080fe:	694b      	ldreq	r3, [r1, #20]
 8008100:	1bf6      	subs	r6, r6, r7
 8008102:	600f      	str	r7, [r1, #0]
 8008104:	608b      	str	r3, [r1, #8]
 8008106:	2e00      	cmp	r6, #0
 8008108:	dd9b      	ble.n	8008042 <__sflush_r+0x22>
 800810a:	4633      	mov	r3, r6
 800810c:	463a      	mov	r2, r7
 800810e:	4628      	mov	r0, r5
 8008110:	69e1      	ldr	r1, [r4, #28]
 8008112:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 8008116:	47e0      	blx	ip
 8008118:	2800      	cmp	r0, #0
 800811a:	dc06      	bgt.n	800812a <__sflush_r+0x10a>
 800811c:	89a3      	ldrh	r3, [r4, #12]
 800811e:	f04f 30ff 	mov.w	r0, #4294967295
 8008122:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008126:	81a3      	strh	r3, [r4, #12]
 8008128:	e78c      	b.n	8008044 <__sflush_r+0x24>
 800812a:	4407      	add	r7, r0
 800812c:	1a36      	subs	r6, r6, r0
 800812e:	e7ea      	b.n	8008106 <__sflush_r+0xe6>
 8008130:	20400001 	.word	0x20400001

08008134 <_fflush_r>:
 8008134:	b538      	push	{r3, r4, r5, lr}
 8008136:	460c      	mov	r4, r1
 8008138:	4605      	mov	r5, r0
 800813a:	b118      	cbz	r0, 8008144 <_fflush_r+0x10>
 800813c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800813e:	b90b      	cbnz	r3, 8008144 <_fflush_r+0x10>
 8008140:	f000 f864 	bl	800820c <__sinit>
 8008144:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8008148:	b1b8      	cbz	r0, 800817a <_fflush_r+0x46>
 800814a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800814c:	07db      	lsls	r3, r3, #31
 800814e:	d404      	bmi.n	800815a <_fflush_r+0x26>
 8008150:	0581      	lsls	r1, r0, #22
 8008152:	d402      	bmi.n	800815a <_fflush_r+0x26>
 8008154:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008156:	f000 fb17 	bl	8008788 <__retarget_lock_acquire_recursive>
 800815a:	4628      	mov	r0, r5
 800815c:	4621      	mov	r1, r4
 800815e:	f7ff ff5f 	bl	8008020 <__sflush_r>
 8008162:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008164:	4605      	mov	r5, r0
 8008166:	07da      	lsls	r2, r3, #31
 8008168:	d405      	bmi.n	8008176 <_fflush_r+0x42>
 800816a:	89a3      	ldrh	r3, [r4, #12]
 800816c:	059b      	lsls	r3, r3, #22
 800816e:	d402      	bmi.n	8008176 <_fflush_r+0x42>
 8008170:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008172:	f000 fb0a 	bl	800878a <__retarget_lock_release_recursive>
 8008176:	4628      	mov	r0, r5
 8008178:	bd38      	pop	{r3, r4, r5, pc}
 800817a:	4605      	mov	r5, r0
 800817c:	e7fb      	b.n	8008176 <_fflush_r+0x42>
	...

08008180 <std>:
 8008180:	2300      	movs	r3, #0
 8008182:	b510      	push	{r4, lr}
 8008184:	4604      	mov	r4, r0
 8008186:	e9c0 3300 	strd	r3, r3, [r0]
 800818a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800818e:	6083      	str	r3, [r0, #8]
 8008190:	8181      	strh	r1, [r0, #12]
 8008192:	6643      	str	r3, [r0, #100]	; 0x64
 8008194:	81c2      	strh	r2, [r0, #14]
 8008196:	6183      	str	r3, [r0, #24]
 8008198:	4619      	mov	r1, r3
 800819a:	2208      	movs	r2, #8
 800819c:	305c      	adds	r0, #92	; 0x5c
 800819e:	f7fc fb3d 	bl	800481c <memset>
 80081a2:	4b07      	ldr	r3, [pc, #28]	; (80081c0 <std+0x40>)
 80081a4:	61e4      	str	r4, [r4, #28]
 80081a6:	6223      	str	r3, [r4, #32]
 80081a8:	4b06      	ldr	r3, [pc, #24]	; (80081c4 <std+0x44>)
 80081aa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80081ae:	6263      	str	r3, [r4, #36]	; 0x24
 80081b0:	4b05      	ldr	r3, [pc, #20]	; (80081c8 <std+0x48>)
 80081b2:	62a3      	str	r3, [r4, #40]	; 0x28
 80081b4:	4b05      	ldr	r3, [pc, #20]	; (80081cc <std+0x4c>)
 80081b6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80081b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081bc:	f000 bae2 	b.w	8008784 <__retarget_lock_init_recursive>
 80081c0:	080092f1 	.word	0x080092f1
 80081c4:	08009313 	.word	0x08009313
 80081c8:	0800934b 	.word	0x0800934b
 80081cc:	0800936f 	.word	0x0800936f

080081d0 <_cleanup_r>:
 80081d0:	4901      	ldr	r1, [pc, #4]	; (80081d8 <_cleanup_r+0x8>)
 80081d2:	f000 bab3 	b.w	800873c <_fwalk_reent>
 80081d6:	bf00      	nop
 80081d8:	0800a005 	.word	0x0800a005

080081dc <__sfp_lock_acquire>:
 80081dc:	4801      	ldr	r0, [pc, #4]	; (80081e4 <__sfp_lock_acquire+0x8>)
 80081de:	f000 bad3 	b.w	8008788 <__retarget_lock_acquire_recursive>
 80081e2:	bf00      	nop
 80081e4:	20000cde 	.word	0x20000cde

080081e8 <__sfp_lock_release>:
 80081e8:	4801      	ldr	r0, [pc, #4]	; (80081f0 <__sfp_lock_release+0x8>)
 80081ea:	f000 bace 	b.w	800878a <__retarget_lock_release_recursive>
 80081ee:	bf00      	nop
 80081f0:	20000cde 	.word	0x20000cde

080081f4 <__sinit_lock_acquire>:
 80081f4:	4801      	ldr	r0, [pc, #4]	; (80081fc <__sinit_lock_acquire+0x8>)
 80081f6:	f000 bac7 	b.w	8008788 <__retarget_lock_acquire_recursive>
 80081fa:	bf00      	nop
 80081fc:	20000cdf 	.word	0x20000cdf

08008200 <__sinit_lock_release>:
 8008200:	4801      	ldr	r0, [pc, #4]	; (8008208 <__sinit_lock_release+0x8>)
 8008202:	f000 bac2 	b.w	800878a <__retarget_lock_release_recursive>
 8008206:	bf00      	nop
 8008208:	20000cdf 	.word	0x20000cdf

0800820c <__sinit>:
 800820c:	b510      	push	{r4, lr}
 800820e:	4604      	mov	r4, r0
 8008210:	f7ff fff0 	bl	80081f4 <__sinit_lock_acquire>
 8008214:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008216:	b11a      	cbz	r2, 8008220 <__sinit+0x14>
 8008218:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800821c:	f7ff bff0 	b.w	8008200 <__sinit_lock_release>
 8008220:	4b0d      	ldr	r3, [pc, #52]	; (8008258 <__sinit+0x4c>)
 8008222:	2104      	movs	r1, #4
 8008224:	63e3      	str	r3, [r4, #60]	; 0x3c
 8008226:	2303      	movs	r3, #3
 8008228:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800822c:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 8008230:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8008234:	6860      	ldr	r0, [r4, #4]
 8008236:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800823a:	f7ff ffa1 	bl	8008180 <std>
 800823e:	2201      	movs	r2, #1
 8008240:	2109      	movs	r1, #9
 8008242:	68a0      	ldr	r0, [r4, #8]
 8008244:	f7ff ff9c 	bl	8008180 <std>
 8008248:	2202      	movs	r2, #2
 800824a:	2112      	movs	r1, #18
 800824c:	68e0      	ldr	r0, [r4, #12]
 800824e:	f7ff ff97 	bl	8008180 <std>
 8008252:	2301      	movs	r3, #1
 8008254:	63a3      	str	r3, [r4, #56]	; 0x38
 8008256:	e7df      	b.n	8008218 <__sinit+0xc>
 8008258:	080081d1 	.word	0x080081d1

0800825c <__libc_fini_array>:
 800825c:	b538      	push	{r3, r4, r5, lr}
 800825e:	4d07      	ldr	r5, [pc, #28]	; (800827c <__libc_fini_array+0x20>)
 8008260:	4c07      	ldr	r4, [pc, #28]	; (8008280 <__libc_fini_array+0x24>)
 8008262:	1b64      	subs	r4, r4, r5
 8008264:	10a4      	asrs	r4, r4, #2
 8008266:	b91c      	cbnz	r4, 8008270 <__libc_fini_array+0x14>
 8008268:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800826c:	f002 b976 	b.w	800a55c <_fini>
 8008270:	3c01      	subs	r4, #1
 8008272:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8008276:	4798      	blx	r3
 8008278:	e7f5      	b.n	8008266 <__libc_fini_array+0xa>
 800827a:	bf00      	nop
 800827c:	0800ae04 	.word	0x0800ae04
 8008280:	0800ae08 	.word	0x0800ae08

08008284 <_malloc_trim_r>:
 8008284:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008288:	4606      	mov	r6, r0
 800828a:	2008      	movs	r0, #8
 800828c:	460c      	mov	r4, r1
 800828e:	f7fd fd77 	bl	8005d80 <sysconf>
 8008292:	4680      	mov	r8, r0
 8008294:	4f22      	ldr	r7, [pc, #136]	; (8008320 <_malloc_trim_r+0x9c>)
 8008296:	4630      	mov	r0, r6
 8008298:	f7fc fac8 	bl	800482c <__malloc_lock>
 800829c:	68bb      	ldr	r3, [r7, #8]
 800829e:	685d      	ldr	r5, [r3, #4]
 80082a0:	f025 0503 	bic.w	r5, r5, #3
 80082a4:	1b2c      	subs	r4, r5, r4
 80082a6:	3c11      	subs	r4, #17
 80082a8:	4444      	add	r4, r8
 80082aa:	fbb4 f4f8 	udiv	r4, r4, r8
 80082ae:	3c01      	subs	r4, #1
 80082b0:	fb08 f404 	mul.w	r4, r8, r4
 80082b4:	45a0      	cmp	r8, r4
 80082b6:	dd05      	ble.n	80082c4 <_malloc_trim_r+0x40>
 80082b8:	4630      	mov	r0, r6
 80082ba:	f7fc fabd 	bl	8004838 <__malloc_unlock>
 80082be:	2000      	movs	r0, #0
 80082c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082c4:	2100      	movs	r1, #0
 80082c6:	4630      	mov	r0, r6
 80082c8:	f7f9 fbae 	bl	8001a28 <_sbrk_r>
 80082cc:	68bb      	ldr	r3, [r7, #8]
 80082ce:	442b      	add	r3, r5
 80082d0:	4298      	cmp	r0, r3
 80082d2:	d1f1      	bne.n	80082b8 <_malloc_trim_r+0x34>
 80082d4:	4630      	mov	r0, r6
 80082d6:	4261      	negs	r1, r4
 80082d8:	f7f9 fba6 	bl	8001a28 <_sbrk_r>
 80082dc:	3001      	adds	r0, #1
 80082de:	d110      	bne.n	8008302 <_malloc_trim_r+0x7e>
 80082e0:	2100      	movs	r1, #0
 80082e2:	4630      	mov	r0, r6
 80082e4:	f7f9 fba0 	bl	8001a28 <_sbrk_r>
 80082e8:	68ba      	ldr	r2, [r7, #8]
 80082ea:	1a83      	subs	r3, r0, r2
 80082ec:	2b0f      	cmp	r3, #15
 80082ee:	dde3      	ble.n	80082b8 <_malloc_trim_r+0x34>
 80082f0:	490c      	ldr	r1, [pc, #48]	; (8008324 <_malloc_trim_r+0xa0>)
 80082f2:	f043 0301 	orr.w	r3, r3, #1
 80082f6:	6809      	ldr	r1, [r1, #0]
 80082f8:	6053      	str	r3, [r2, #4]
 80082fa:	1a40      	subs	r0, r0, r1
 80082fc:	490a      	ldr	r1, [pc, #40]	; (8008328 <_malloc_trim_r+0xa4>)
 80082fe:	6008      	str	r0, [r1, #0]
 8008300:	e7da      	b.n	80082b8 <_malloc_trim_r+0x34>
 8008302:	68bb      	ldr	r3, [r7, #8]
 8008304:	4a08      	ldr	r2, [pc, #32]	; (8008328 <_malloc_trim_r+0xa4>)
 8008306:	1b2d      	subs	r5, r5, r4
 8008308:	f045 0501 	orr.w	r5, r5, #1
 800830c:	605d      	str	r5, [r3, #4]
 800830e:	6813      	ldr	r3, [r2, #0]
 8008310:	4630      	mov	r0, r6
 8008312:	1b1b      	subs	r3, r3, r4
 8008314:	6013      	str	r3, [r2, #0]
 8008316:	f7fc fa8f 	bl	8004838 <__malloc_unlock>
 800831a:	2001      	movs	r0, #1
 800831c:	e7d0      	b.n	80082c0 <_malloc_trim_r+0x3c>
 800831e:	bf00      	nop
 8008320:	20000450 	.word	0x20000450
 8008324:	20000858 	.word	0x20000858
 8008328:	20000ca8 	.word	0x20000ca8

0800832c <_free_r>:
 800832c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800832e:	4605      	mov	r5, r0
 8008330:	460f      	mov	r7, r1
 8008332:	2900      	cmp	r1, #0
 8008334:	f000 80b1 	beq.w	800849a <_free_r+0x16e>
 8008338:	f7fc fa78 	bl	800482c <__malloc_lock>
 800833c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8008340:	4856      	ldr	r0, [pc, #344]	; (800849c <_free_r+0x170>)
 8008342:	f022 0401 	bic.w	r4, r2, #1
 8008346:	f1a7 0308 	sub.w	r3, r7, #8
 800834a:	eb03 0c04 	add.w	ip, r3, r4
 800834e:	6881      	ldr	r1, [r0, #8]
 8008350:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8008354:	4561      	cmp	r1, ip
 8008356:	f026 0603 	bic.w	r6, r6, #3
 800835a:	f002 0201 	and.w	r2, r2, #1
 800835e:	d11b      	bne.n	8008398 <_free_r+0x6c>
 8008360:	4434      	add	r4, r6
 8008362:	b93a      	cbnz	r2, 8008374 <_free_r+0x48>
 8008364:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8008368:	1a9b      	subs	r3, r3, r2
 800836a:	4414      	add	r4, r2
 800836c:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8008370:	60ca      	str	r2, [r1, #12]
 8008372:	6091      	str	r1, [r2, #8]
 8008374:	f044 0201 	orr.w	r2, r4, #1
 8008378:	605a      	str	r2, [r3, #4]
 800837a:	6083      	str	r3, [r0, #8]
 800837c:	4b48      	ldr	r3, [pc, #288]	; (80084a0 <_free_r+0x174>)
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	42a3      	cmp	r3, r4
 8008382:	d804      	bhi.n	800838e <_free_r+0x62>
 8008384:	4b47      	ldr	r3, [pc, #284]	; (80084a4 <_free_r+0x178>)
 8008386:	4628      	mov	r0, r5
 8008388:	6819      	ldr	r1, [r3, #0]
 800838a:	f7ff ff7b 	bl	8008284 <_malloc_trim_r>
 800838e:	4628      	mov	r0, r5
 8008390:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008394:	f7fc ba50 	b.w	8004838 <__malloc_unlock>
 8008398:	f8cc 6004 	str.w	r6, [ip, #4]
 800839c:	2a00      	cmp	r2, #0
 800839e:	d138      	bne.n	8008412 <_free_r+0xe6>
 80083a0:	f857 1c08 	ldr.w	r1, [r7, #-8]
 80083a4:	f100 0708 	add.w	r7, r0, #8
 80083a8:	1a5b      	subs	r3, r3, r1
 80083aa:	440c      	add	r4, r1
 80083ac:	6899      	ldr	r1, [r3, #8]
 80083ae:	42b9      	cmp	r1, r7
 80083b0:	d031      	beq.n	8008416 <_free_r+0xea>
 80083b2:	68df      	ldr	r7, [r3, #12]
 80083b4:	60cf      	str	r7, [r1, #12]
 80083b6:	60b9      	str	r1, [r7, #8]
 80083b8:	eb0c 0106 	add.w	r1, ip, r6
 80083bc:	6849      	ldr	r1, [r1, #4]
 80083be:	07c9      	lsls	r1, r1, #31
 80083c0:	d40b      	bmi.n	80083da <_free_r+0xae>
 80083c2:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80083c6:	4434      	add	r4, r6
 80083c8:	bb3a      	cbnz	r2, 800841a <_free_r+0xee>
 80083ca:	4e37      	ldr	r6, [pc, #220]	; (80084a8 <_free_r+0x17c>)
 80083cc:	42b1      	cmp	r1, r6
 80083ce:	d124      	bne.n	800841a <_free_r+0xee>
 80083d0:	2201      	movs	r2, #1
 80083d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80083d6:	e9c3 1102 	strd	r1, r1, [r3, #8]
 80083da:	f044 0101 	orr.w	r1, r4, #1
 80083de:	6059      	str	r1, [r3, #4]
 80083e0:	511c      	str	r4, [r3, r4]
 80083e2:	2a00      	cmp	r2, #0
 80083e4:	d1d3      	bne.n	800838e <_free_r+0x62>
 80083e6:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 80083ea:	d21b      	bcs.n	8008424 <_free_r+0xf8>
 80083ec:	0961      	lsrs	r1, r4, #5
 80083ee:	08e2      	lsrs	r2, r4, #3
 80083f0:	2401      	movs	r4, #1
 80083f2:	408c      	lsls	r4, r1
 80083f4:	6841      	ldr	r1, [r0, #4]
 80083f6:	3201      	adds	r2, #1
 80083f8:	430c      	orrs	r4, r1
 80083fa:	6044      	str	r4, [r0, #4]
 80083fc:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 8008400:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8008404:	3908      	subs	r1, #8
 8008406:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800840a:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800840e:	60e3      	str	r3, [r4, #12]
 8008410:	e7bd      	b.n	800838e <_free_r+0x62>
 8008412:	2200      	movs	r2, #0
 8008414:	e7d0      	b.n	80083b8 <_free_r+0x8c>
 8008416:	2201      	movs	r2, #1
 8008418:	e7ce      	b.n	80083b8 <_free_r+0x8c>
 800841a:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800841e:	60ce      	str	r6, [r1, #12]
 8008420:	60b1      	str	r1, [r6, #8]
 8008422:	e7da      	b.n	80083da <_free_r+0xae>
 8008424:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8008428:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800842c:	d214      	bcs.n	8008458 <_free_r+0x12c>
 800842e:	09a2      	lsrs	r2, r4, #6
 8008430:	3238      	adds	r2, #56	; 0x38
 8008432:	1c51      	adds	r1, r2, #1
 8008434:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 8008438:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800843c:	428e      	cmp	r6, r1
 800843e:	d125      	bne.n	800848c <_free_r+0x160>
 8008440:	2401      	movs	r4, #1
 8008442:	1092      	asrs	r2, r2, #2
 8008444:	fa04 f202 	lsl.w	r2, r4, r2
 8008448:	6844      	ldr	r4, [r0, #4]
 800844a:	4322      	orrs	r2, r4
 800844c:	6042      	str	r2, [r0, #4]
 800844e:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8008452:	60b3      	str	r3, [r6, #8]
 8008454:	60cb      	str	r3, [r1, #12]
 8008456:	e79a      	b.n	800838e <_free_r+0x62>
 8008458:	2a14      	cmp	r2, #20
 800845a:	d801      	bhi.n	8008460 <_free_r+0x134>
 800845c:	325b      	adds	r2, #91	; 0x5b
 800845e:	e7e8      	b.n	8008432 <_free_r+0x106>
 8008460:	2a54      	cmp	r2, #84	; 0x54
 8008462:	d802      	bhi.n	800846a <_free_r+0x13e>
 8008464:	0b22      	lsrs	r2, r4, #12
 8008466:	326e      	adds	r2, #110	; 0x6e
 8008468:	e7e3      	b.n	8008432 <_free_r+0x106>
 800846a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800846e:	d802      	bhi.n	8008476 <_free_r+0x14a>
 8008470:	0be2      	lsrs	r2, r4, #15
 8008472:	3277      	adds	r2, #119	; 0x77
 8008474:	e7dd      	b.n	8008432 <_free_r+0x106>
 8008476:	f240 5154 	movw	r1, #1364	; 0x554
 800847a:	428a      	cmp	r2, r1
 800847c:	bf96      	itet	ls
 800847e:	0ca2      	lsrls	r2, r4, #18
 8008480:	227e      	movhi	r2, #126	; 0x7e
 8008482:	327c      	addls	r2, #124	; 0x7c
 8008484:	e7d5      	b.n	8008432 <_free_r+0x106>
 8008486:	6889      	ldr	r1, [r1, #8]
 8008488:	428e      	cmp	r6, r1
 800848a:	d004      	beq.n	8008496 <_free_r+0x16a>
 800848c:	684a      	ldr	r2, [r1, #4]
 800848e:	f022 0203 	bic.w	r2, r2, #3
 8008492:	42a2      	cmp	r2, r4
 8008494:	d8f7      	bhi.n	8008486 <_free_r+0x15a>
 8008496:	68ce      	ldr	r6, [r1, #12]
 8008498:	e7d9      	b.n	800844e <_free_r+0x122>
 800849a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800849c:	20000450 	.word	0x20000450
 80084a0:	2000085c 	.word	0x2000085c
 80084a4:	20000cd8 	.word	0x20000cd8
 80084a8:	20000458 	.word	0x20000458

080084ac <__sfvwrite_r>:
 80084ac:	6893      	ldr	r3, [r2, #8]
 80084ae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084b2:	4606      	mov	r6, r0
 80084b4:	460c      	mov	r4, r1
 80084b6:	4690      	mov	r8, r2
 80084b8:	b91b      	cbnz	r3, 80084c2 <__sfvwrite_r+0x16>
 80084ba:	2000      	movs	r0, #0
 80084bc:	b003      	add	sp, #12
 80084be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084c2:	898b      	ldrh	r3, [r1, #12]
 80084c4:	0718      	lsls	r0, r3, #28
 80084c6:	d550      	bpl.n	800856a <__sfvwrite_r+0xbe>
 80084c8:	690b      	ldr	r3, [r1, #16]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d04d      	beq.n	800856a <__sfvwrite_r+0xbe>
 80084ce:	89a3      	ldrh	r3, [r4, #12]
 80084d0:	f8d8 7000 	ldr.w	r7, [r8]
 80084d4:	f013 0902 	ands.w	r9, r3, #2
 80084d8:	d16b      	bne.n	80085b2 <__sfvwrite_r+0x106>
 80084da:	f013 0301 	ands.w	r3, r3, #1
 80084de:	f000 809b 	beq.w	8008618 <__sfvwrite_r+0x16c>
 80084e2:	4648      	mov	r0, r9
 80084e4:	46ca      	mov	sl, r9
 80084e6:	46cb      	mov	fp, r9
 80084e8:	f1bb 0f00 	cmp.w	fp, #0
 80084ec:	f000 8102 	beq.w	80086f4 <__sfvwrite_r+0x248>
 80084f0:	b950      	cbnz	r0, 8008508 <__sfvwrite_r+0x5c>
 80084f2:	465a      	mov	r2, fp
 80084f4:	210a      	movs	r1, #10
 80084f6:	4650      	mov	r0, sl
 80084f8:	f000 f9b4 	bl	8008864 <memchr>
 80084fc:	2800      	cmp	r0, #0
 80084fe:	f000 80fe 	beq.w	80086fe <__sfvwrite_r+0x252>
 8008502:	3001      	adds	r0, #1
 8008504:	eba0 090a 	sub.w	r9, r0, sl
 8008508:	6820      	ldr	r0, [r4, #0]
 800850a:	6921      	ldr	r1, [r4, #16]
 800850c:	45d9      	cmp	r9, fp
 800850e:	464a      	mov	r2, r9
 8008510:	bf28      	it	cs
 8008512:	465a      	movcs	r2, fp
 8008514:	4288      	cmp	r0, r1
 8008516:	6963      	ldr	r3, [r4, #20]
 8008518:	f240 80f4 	bls.w	8008704 <__sfvwrite_r+0x258>
 800851c:	68a5      	ldr	r5, [r4, #8]
 800851e:	441d      	add	r5, r3
 8008520:	42aa      	cmp	r2, r5
 8008522:	f340 80ef 	ble.w	8008704 <__sfvwrite_r+0x258>
 8008526:	4651      	mov	r1, sl
 8008528:	462a      	mov	r2, r5
 800852a:	f000 f9b7 	bl	800889c <memmove>
 800852e:	6823      	ldr	r3, [r4, #0]
 8008530:	4621      	mov	r1, r4
 8008532:	442b      	add	r3, r5
 8008534:	4630      	mov	r0, r6
 8008536:	6023      	str	r3, [r4, #0]
 8008538:	f7ff fdfc 	bl	8008134 <_fflush_r>
 800853c:	2800      	cmp	r0, #0
 800853e:	d166      	bne.n	800860e <__sfvwrite_r+0x162>
 8008540:	ebb9 0905 	subs.w	r9, r9, r5
 8008544:	f040 80f6 	bne.w	8008734 <__sfvwrite_r+0x288>
 8008548:	4621      	mov	r1, r4
 800854a:	4630      	mov	r0, r6
 800854c:	f7ff fdf2 	bl	8008134 <_fflush_r>
 8008550:	2800      	cmp	r0, #0
 8008552:	d15c      	bne.n	800860e <__sfvwrite_r+0x162>
 8008554:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8008558:	44aa      	add	sl, r5
 800855a:	ebab 0b05 	sub.w	fp, fp, r5
 800855e:	1b55      	subs	r5, r2, r5
 8008560:	f8c8 5008 	str.w	r5, [r8, #8]
 8008564:	2d00      	cmp	r5, #0
 8008566:	d1bf      	bne.n	80084e8 <__sfvwrite_r+0x3c>
 8008568:	e7a7      	b.n	80084ba <__sfvwrite_r+0xe>
 800856a:	4621      	mov	r1, r4
 800856c:	4630      	mov	r0, r6
 800856e:	f7fe fead 	bl	80072cc <__swsetup_r>
 8008572:	2800      	cmp	r0, #0
 8008574:	d0ab      	beq.n	80084ce <__sfvwrite_r+0x22>
 8008576:	f04f 30ff 	mov.w	r0, #4294967295
 800857a:	e79f      	b.n	80084bc <__sfvwrite_r+0x10>
 800857c:	e9d7 b500 	ldrd	fp, r5, [r7]
 8008580:	3708      	adds	r7, #8
 8008582:	2d00      	cmp	r5, #0
 8008584:	d0fa      	beq.n	800857c <__sfvwrite_r+0xd0>
 8008586:	4555      	cmp	r5, sl
 8008588:	462b      	mov	r3, r5
 800858a:	465a      	mov	r2, fp
 800858c:	bf28      	it	cs
 800858e:	4653      	movcs	r3, sl
 8008590:	4630      	mov	r0, r6
 8008592:	69e1      	ldr	r1, [r4, #28]
 8008594:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 8008598:	47e0      	blx	ip
 800859a:	2800      	cmp	r0, #0
 800859c:	dd37      	ble.n	800860e <__sfvwrite_r+0x162>
 800859e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80085a2:	4483      	add	fp, r0
 80085a4:	1a2d      	subs	r5, r5, r0
 80085a6:	1a18      	subs	r0, r3, r0
 80085a8:	f8c8 0008 	str.w	r0, [r8, #8]
 80085ac:	2800      	cmp	r0, #0
 80085ae:	d1e8      	bne.n	8008582 <__sfvwrite_r+0xd6>
 80085b0:	e783      	b.n	80084ba <__sfvwrite_r+0xe>
 80085b2:	f04f 0b00 	mov.w	fp, #0
 80085b6:	f8df a180 	ldr.w	sl, [pc, #384]	; 8008738 <__sfvwrite_r+0x28c>
 80085ba:	465d      	mov	r5, fp
 80085bc:	e7e1      	b.n	8008582 <__sfvwrite_r+0xd6>
 80085be:	e9d7 9a00 	ldrd	r9, sl, [r7]
 80085c2:	3708      	adds	r7, #8
 80085c4:	f1ba 0f00 	cmp.w	sl, #0
 80085c8:	d0f9      	beq.n	80085be <__sfvwrite_r+0x112>
 80085ca:	89a3      	ldrh	r3, [r4, #12]
 80085cc:	6820      	ldr	r0, [r4, #0]
 80085ce:	0599      	lsls	r1, r3, #22
 80085d0:	68a2      	ldr	r2, [r4, #8]
 80085d2:	d563      	bpl.n	800869c <__sfvwrite_r+0x1f0>
 80085d4:	4552      	cmp	r2, sl
 80085d6:	d836      	bhi.n	8008646 <__sfvwrite_r+0x19a>
 80085d8:	f413 6f90 	tst.w	r3, #1152	; 0x480
 80085dc:	d033      	beq.n	8008646 <__sfvwrite_r+0x19a>
 80085de:	6921      	ldr	r1, [r4, #16]
 80085e0:	6965      	ldr	r5, [r4, #20]
 80085e2:	eba0 0b01 	sub.w	fp, r0, r1
 80085e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80085ea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80085ee:	f10b 0201 	add.w	r2, fp, #1
 80085f2:	106d      	asrs	r5, r5, #1
 80085f4:	4452      	add	r2, sl
 80085f6:	4295      	cmp	r5, r2
 80085f8:	bf38      	it	cc
 80085fa:	4615      	movcc	r5, r2
 80085fc:	055b      	lsls	r3, r3, #21
 80085fe:	d53d      	bpl.n	800867c <__sfvwrite_r+0x1d0>
 8008600:	4629      	mov	r1, r5
 8008602:	4630      	mov	r0, r6
 8008604:	f7fb fece 	bl	80043a4 <_malloc_r>
 8008608:	b948      	cbnz	r0, 800861e <__sfvwrite_r+0x172>
 800860a:	230c      	movs	r3, #12
 800860c:	6033      	str	r3, [r6, #0]
 800860e:	89a3      	ldrh	r3, [r4, #12]
 8008610:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008614:	81a3      	strh	r3, [r4, #12]
 8008616:	e7ae      	b.n	8008576 <__sfvwrite_r+0xca>
 8008618:	4699      	mov	r9, r3
 800861a:	469a      	mov	sl, r3
 800861c:	e7d2      	b.n	80085c4 <__sfvwrite_r+0x118>
 800861e:	465a      	mov	r2, fp
 8008620:	6921      	ldr	r1, [r4, #16]
 8008622:	9001      	str	r0, [sp, #4]
 8008624:	f000 f92c 	bl	8008880 <memcpy>
 8008628:	89a2      	ldrh	r2, [r4, #12]
 800862a:	9b01      	ldr	r3, [sp, #4]
 800862c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8008630:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008634:	81a2      	strh	r2, [r4, #12]
 8008636:	4652      	mov	r2, sl
 8008638:	6123      	str	r3, [r4, #16]
 800863a:	6165      	str	r5, [r4, #20]
 800863c:	445b      	add	r3, fp
 800863e:	eba5 050b 	sub.w	r5, r5, fp
 8008642:	6023      	str	r3, [r4, #0]
 8008644:	60a5      	str	r5, [r4, #8]
 8008646:	4552      	cmp	r2, sl
 8008648:	bf28      	it	cs
 800864a:	4652      	movcs	r2, sl
 800864c:	4655      	mov	r5, sl
 800864e:	4649      	mov	r1, r9
 8008650:	6820      	ldr	r0, [r4, #0]
 8008652:	9201      	str	r2, [sp, #4]
 8008654:	f000 f922 	bl	800889c <memmove>
 8008658:	68a3      	ldr	r3, [r4, #8]
 800865a:	9a01      	ldr	r2, [sp, #4]
 800865c:	1a9b      	subs	r3, r3, r2
 800865e:	60a3      	str	r3, [r4, #8]
 8008660:	6823      	ldr	r3, [r4, #0]
 8008662:	441a      	add	r2, r3
 8008664:	6022      	str	r2, [r4, #0]
 8008666:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800866a:	44a9      	add	r9, r5
 800866c:	ebaa 0a05 	sub.w	sl, sl, r5
 8008670:	1b45      	subs	r5, r0, r5
 8008672:	f8c8 5008 	str.w	r5, [r8, #8]
 8008676:	2d00      	cmp	r5, #0
 8008678:	d1a4      	bne.n	80085c4 <__sfvwrite_r+0x118>
 800867a:	e71e      	b.n	80084ba <__sfvwrite_r+0xe>
 800867c:	462a      	mov	r2, r5
 800867e:	4630      	mov	r0, r6
 8008680:	f000 fc5a 	bl	8008f38 <_realloc_r>
 8008684:	4603      	mov	r3, r0
 8008686:	2800      	cmp	r0, #0
 8008688:	d1d5      	bne.n	8008636 <__sfvwrite_r+0x18a>
 800868a:	4630      	mov	r0, r6
 800868c:	6921      	ldr	r1, [r4, #16]
 800868e:	f7ff fe4d 	bl	800832c <_free_r>
 8008692:	89a3      	ldrh	r3, [r4, #12]
 8008694:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008698:	81a3      	strh	r3, [r4, #12]
 800869a:	e7b6      	b.n	800860a <__sfvwrite_r+0x15e>
 800869c:	6923      	ldr	r3, [r4, #16]
 800869e:	4283      	cmp	r3, r0
 80086a0:	d302      	bcc.n	80086a8 <__sfvwrite_r+0x1fc>
 80086a2:	6961      	ldr	r1, [r4, #20]
 80086a4:	4551      	cmp	r1, sl
 80086a6:	d915      	bls.n	80086d4 <__sfvwrite_r+0x228>
 80086a8:	4552      	cmp	r2, sl
 80086aa:	bf28      	it	cs
 80086ac:	4652      	movcs	r2, sl
 80086ae:	4615      	mov	r5, r2
 80086b0:	4649      	mov	r1, r9
 80086b2:	f000 f8f3 	bl	800889c <memmove>
 80086b6:	68a3      	ldr	r3, [r4, #8]
 80086b8:	6822      	ldr	r2, [r4, #0]
 80086ba:	1b5b      	subs	r3, r3, r5
 80086bc:	442a      	add	r2, r5
 80086be:	60a3      	str	r3, [r4, #8]
 80086c0:	6022      	str	r2, [r4, #0]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d1cf      	bne.n	8008666 <__sfvwrite_r+0x1ba>
 80086c6:	4621      	mov	r1, r4
 80086c8:	4630      	mov	r0, r6
 80086ca:	f7ff fd33 	bl	8008134 <_fflush_r>
 80086ce:	2800      	cmp	r0, #0
 80086d0:	d0c9      	beq.n	8008666 <__sfvwrite_r+0x1ba>
 80086d2:	e79c      	b.n	800860e <__sfvwrite_r+0x162>
 80086d4:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80086d8:	459a      	cmp	sl, r3
 80086da:	bf38      	it	cc
 80086dc:	4653      	movcc	r3, sl
 80086de:	fb93 f3f1 	sdiv	r3, r3, r1
 80086e2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80086e4:	434b      	muls	r3, r1
 80086e6:	464a      	mov	r2, r9
 80086e8:	4630      	mov	r0, r6
 80086ea:	69e1      	ldr	r1, [r4, #28]
 80086ec:	47a8      	blx	r5
 80086ee:	1e05      	subs	r5, r0, #0
 80086f0:	dcb9      	bgt.n	8008666 <__sfvwrite_r+0x1ba>
 80086f2:	e78c      	b.n	800860e <__sfvwrite_r+0x162>
 80086f4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80086f8:	2000      	movs	r0, #0
 80086fa:	3708      	adds	r7, #8
 80086fc:	e6f4      	b.n	80084e8 <__sfvwrite_r+0x3c>
 80086fe:	f10b 0901 	add.w	r9, fp, #1
 8008702:	e701      	b.n	8008508 <__sfvwrite_r+0x5c>
 8008704:	4293      	cmp	r3, r2
 8008706:	dc08      	bgt.n	800871a <__sfvwrite_r+0x26e>
 8008708:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800870a:	4652      	mov	r2, sl
 800870c:	4630      	mov	r0, r6
 800870e:	69e1      	ldr	r1, [r4, #28]
 8008710:	47a8      	blx	r5
 8008712:	1e05      	subs	r5, r0, #0
 8008714:	f73f af14 	bgt.w	8008540 <__sfvwrite_r+0x94>
 8008718:	e779      	b.n	800860e <__sfvwrite_r+0x162>
 800871a:	4651      	mov	r1, sl
 800871c:	9201      	str	r2, [sp, #4]
 800871e:	f000 f8bd 	bl	800889c <memmove>
 8008722:	9a01      	ldr	r2, [sp, #4]
 8008724:	68a3      	ldr	r3, [r4, #8]
 8008726:	4615      	mov	r5, r2
 8008728:	1a9b      	subs	r3, r3, r2
 800872a:	60a3      	str	r3, [r4, #8]
 800872c:	6823      	ldr	r3, [r4, #0]
 800872e:	4413      	add	r3, r2
 8008730:	6023      	str	r3, [r4, #0]
 8008732:	e705      	b.n	8008540 <__sfvwrite_r+0x94>
 8008734:	2001      	movs	r0, #1
 8008736:	e70d      	b.n	8008554 <__sfvwrite_r+0xa8>
 8008738:	7ffffc00 	.word	0x7ffffc00

0800873c <_fwalk_reent>:
 800873c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008740:	4606      	mov	r6, r0
 8008742:	4688      	mov	r8, r1
 8008744:	2700      	movs	r7, #0
 8008746:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800874a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800874e:	f1b9 0901 	subs.w	r9, r9, #1
 8008752:	d505      	bpl.n	8008760 <_fwalk_reent+0x24>
 8008754:	6824      	ldr	r4, [r4, #0]
 8008756:	2c00      	cmp	r4, #0
 8008758:	d1f7      	bne.n	800874a <_fwalk_reent+0xe>
 800875a:	4638      	mov	r0, r7
 800875c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008760:	89ab      	ldrh	r3, [r5, #12]
 8008762:	2b01      	cmp	r3, #1
 8008764:	d907      	bls.n	8008776 <_fwalk_reent+0x3a>
 8008766:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800876a:	3301      	adds	r3, #1
 800876c:	d003      	beq.n	8008776 <_fwalk_reent+0x3a>
 800876e:	4629      	mov	r1, r5
 8008770:	4630      	mov	r0, r6
 8008772:	47c0      	blx	r8
 8008774:	4307      	orrs	r7, r0
 8008776:	3568      	adds	r5, #104	; 0x68
 8008778:	e7e9      	b.n	800874e <_fwalk_reent+0x12>
	...

0800877c <_localeconv_r>:
 800877c:	4800      	ldr	r0, [pc, #0]	; (8008780 <_localeconv_r+0x4>)
 800877e:	4770      	bx	lr
 8008780:	20000954 	.word	0x20000954

08008784 <__retarget_lock_init_recursive>:
 8008784:	4770      	bx	lr

08008786 <__retarget_lock_close_recursive>:
 8008786:	4770      	bx	lr

08008788 <__retarget_lock_acquire_recursive>:
 8008788:	4770      	bx	lr

0800878a <__retarget_lock_release_recursive>:
 800878a:	4770      	bx	lr

0800878c <__swhatbuf_r>:
 800878c:	b570      	push	{r4, r5, r6, lr}
 800878e:	460e      	mov	r6, r1
 8008790:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008794:	4614      	mov	r4, r2
 8008796:	2900      	cmp	r1, #0
 8008798:	461d      	mov	r5, r3
 800879a:	b096      	sub	sp, #88	; 0x58
 800879c:	da0a      	bge.n	80087b4 <__swhatbuf_r+0x28>
 800879e:	2300      	movs	r3, #0
 80087a0:	f9b6 100c 	ldrsh.w	r1, [r6, #12]
 80087a4:	602b      	str	r3, [r5, #0]
 80087a6:	f011 0080 	ands.w	r0, r1, #128	; 0x80
 80087aa:	d116      	bne.n	80087da <__swhatbuf_r+0x4e>
 80087ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80087b0:	6023      	str	r3, [r4, #0]
 80087b2:	e015      	b.n	80087e0 <__swhatbuf_r+0x54>
 80087b4:	466a      	mov	r2, sp
 80087b6:	f001 fcf9 	bl	800a1ac <_fstat_r>
 80087ba:	2800      	cmp	r0, #0
 80087bc:	dbef      	blt.n	800879e <__swhatbuf_r+0x12>
 80087be:	9a01      	ldr	r2, [sp, #4]
 80087c0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80087c4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80087c8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80087cc:	425a      	negs	r2, r3
 80087ce:	415a      	adcs	r2, r3
 80087d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80087d4:	602a      	str	r2, [r5, #0]
 80087d6:	6023      	str	r3, [r4, #0]
 80087d8:	e002      	b.n	80087e0 <__swhatbuf_r+0x54>
 80087da:	2240      	movs	r2, #64	; 0x40
 80087dc:	4618      	mov	r0, r3
 80087de:	6022      	str	r2, [r4, #0]
 80087e0:	b016      	add	sp, #88	; 0x58
 80087e2:	bd70      	pop	{r4, r5, r6, pc}

080087e4 <__smakebuf_r>:
 80087e4:	898b      	ldrh	r3, [r1, #12]
 80087e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80087e8:	079d      	lsls	r5, r3, #30
 80087ea:	4606      	mov	r6, r0
 80087ec:	460c      	mov	r4, r1
 80087ee:	d507      	bpl.n	8008800 <__smakebuf_r+0x1c>
 80087f0:	f104 0343 	add.w	r3, r4, #67	; 0x43
 80087f4:	6023      	str	r3, [r4, #0]
 80087f6:	6123      	str	r3, [r4, #16]
 80087f8:	2301      	movs	r3, #1
 80087fa:	6163      	str	r3, [r4, #20]
 80087fc:	b002      	add	sp, #8
 80087fe:	bd70      	pop	{r4, r5, r6, pc}
 8008800:	466a      	mov	r2, sp
 8008802:	ab01      	add	r3, sp, #4
 8008804:	f7ff ffc2 	bl	800878c <__swhatbuf_r>
 8008808:	9900      	ldr	r1, [sp, #0]
 800880a:	4605      	mov	r5, r0
 800880c:	4630      	mov	r0, r6
 800880e:	f7fb fdc9 	bl	80043a4 <_malloc_r>
 8008812:	b948      	cbnz	r0, 8008828 <__smakebuf_r+0x44>
 8008814:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008818:	059a      	lsls	r2, r3, #22
 800881a:	d4ef      	bmi.n	80087fc <__smakebuf_r+0x18>
 800881c:	f023 0303 	bic.w	r3, r3, #3
 8008820:	f043 0302 	orr.w	r3, r3, #2
 8008824:	81a3      	strh	r3, [r4, #12]
 8008826:	e7e3      	b.n	80087f0 <__smakebuf_r+0xc>
 8008828:	4b0d      	ldr	r3, [pc, #52]	; (8008860 <__smakebuf_r+0x7c>)
 800882a:	63f3      	str	r3, [r6, #60]	; 0x3c
 800882c:	89a3      	ldrh	r3, [r4, #12]
 800882e:	6020      	str	r0, [r4, #0]
 8008830:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008834:	81a3      	strh	r3, [r4, #12]
 8008836:	9b00      	ldr	r3, [sp, #0]
 8008838:	6120      	str	r0, [r4, #16]
 800883a:	6163      	str	r3, [r4, #20]
 800883c:	9b01      	ldr	r3, [sp, #4]
 800883e:	b15b      	cbz	r3, 8008858 <__smakebuf_r+0x74>
 8008840:	4630      	mov	r0, r6
 8008842:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008846:	f001 fcc3 	bl	800a1d0 <_isatty_r>
 800884a:	b128      	cbz	r0, 8008858 <__smakebuf_r+0x74>
 800884c:	89a3      	ldrh	r3, [r4, #12]
 800884e:	f023 0303 	bic.w	r3, r3, #3
 8008852:	f043 0301 	orr.w	r3, r3, #1
 8008856:	81a3      	strh	r3, [r4, #12]
 8008858:	89a0      	ldrh	r0, [r4, #12]
 800885a:	4305      	orrs	r5, r0
 800885c:	81a5      	strh	r5, [r4, #12]
 800885e:	e7cd      	b.n	80087fc <__smakebuf_r+0x18>
 8008860:	080081d1 	.word	0x080081d1

08008864 <memchr>:
 8008864:	4603      	mov	r3, r0
 8008866:	b510      	push	{r4, lr}
 8008868:	b2c9      	uxtb	r1, r1
 800886a:	4402      	add	r2, r0
 800886c:	4293      	cmp	r3, r2
 800886e:	4618      	mov	r0, r3
 8008870:	d101      	bne.n	8008876 <memchr+0x12>
 8008872:	2000      	movs	r0, #0
 8008874:	e003      	b.n	800887e <memchr+0x1a>
 8008876:	7804      	ldrb	r4, [r0, #0]
 8008878:	3301      	adds	r3, #1
 800887a:	428c      	cmp	r4, r1
 800887c:	d1f6      	bne.n	800886c <memchr+0x8>
 800887e:	bd10      	pop	{r4, pc}

08008880 <memcpy>:
 8008880:	440a      	add	r2, r1
 8008882:	4291      	cmp	r1, r2
 8008884:	f100 33ff 	add.w	r3, r0, #4294967295
 8008888:	d100      	bne.n	800888c <memcpy+0xc>
 800888a:	4770      	bx	lr
 800888c:	b510      	push	{r4, lr}
 800888e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008892:	4291      	cmp	r1, r2
 8008894:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008898:	d1f9      	bne.n	800888e <memcpy+0xe>
 800889a:	bd10      	pop	{r4, pc}

0800889c <memmove>:
 800889c:	4288      	cmp	r0, r1
 800889e:	b510      	push	{r4, lr}
 80088a0:	eb01 0402 	add.w	r4, r1, r2
 80088a4:	d902      	bls.n	80088ac <memmove+0x10>
 80088a6:	4284      	cmp	r4, r0
 80088a8:	4623      	mov	r3, r4
 80088aa:	d807      	bhi.n	80088bc <memmove+0x20>
 80088ac:	1e43      	subs	r3, r0, #1
 80088ae:	42a1      	cmp	r1, r4
 80088b0:	d008      	beq.n	80088c4 <memmove+0x28>
 80088b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80088b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80088ba:	e7f8      	b.n	80088ae <memmove+0x12>
 80088bc:	4601      	mov	r1, r0
 80088be:	4402      	add	r2, r0
 80088c0:	428a      	cmp	r2, r1
 80088c2:	d100      	bne.n	80088c6 <memmove+0x2a>
 80088c4:	bd10      	pop	{r4, pc}
 80088c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80088ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80088ce:	e7f7      	b.n	80088c0 <memmove+0x24>

080088d0 <_Balloc>:
 80088d0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80088d2:	b570      	push	{r4, r5, r6, lr}
 80088d4:	4605      	mov	r5, r0
 80088d6:	460c      	mov	r4, r1
 80088d8:	b17b      	cbz	r3, 80088fa <_Balloc+0x2a>
 80088da:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80088dc:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80088e0:	b9a0      	cbnz	r0, 800890c <_Balloc+0x3c>
 80088e2:	2101      	movs	r1, #1
 80088e4:	fa01 f604 	lsl.w	r6, r1, r4
 80088e8:	1d72      	adds	r2, r6, #5
 80088ea:	4628      	mov	r0, r5
 80088ec:	0092      	lsls	r2, r2, #2
 80088ee:	f001 fb43 	bl	8009f78 <_calloc_r>
 80088f2:	b148      	cbz	r0, 8008908 <_Balloc+0x38>
 80088f4:	e9c0 4601 	strd	r4, r6, [r0, #4]
 80088f8:	e00b      	b.n	8008912 <_Balloc+0x42>
 80088fa:	2221      	movs	r2, #33	; 0x21
 80088fc:	2104      	movs	r1, #4
 80088fe:	f001 fb3b 	bl	8009f78 <_calloc_r>
 8008902:	64e8      	str	r0, [r5, #76]	; 0x4c
 8008904:	2800      	cmp	r0, #0
 8008906:	d1e8      	bne.n	80088da <_Balloc+0xa>
 8008908:	2000      	movs	r0, #0
 800890a:	bd70      	pop	{r4, r5, r6, pc}
 800890c:	6802      	ldr	r2, [r0, #0]
 800890e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8008912:	2300      	movs	r3, #0
 8008914:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008918:	e7f7      	b.n	800890a <_Balloc+0x3a>

0800891a <_Bfree>:
 800891a:	b131      	cbz	r1, 800892a <_Bfree+0x10>
 800891c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800891e:	684a      	ldr	r2, [r1, #4]
 8008920:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8008924:	6008      	str	r0, [r1, #0]
 8008926:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800892a:	4770      	bx	lr

0800892c <__multadd>:
 800892c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008930:	4607      	mov	r7, r0
 8008932:	460c      	mov	r4, r1
 8008934:	461e      	mov	r6, r3
 8008936:	2000      	movs	r0, #0
 8008938:	690d      	ldr	r5, [r1, #16]
 800893a:	f101 0c14 	add.w	ip, r1, #20
 800893e:	f8dc 3000 	ldr.w	r3, [ip]
 8008942:	3001      	adds	r0, #1
 8008944:	b299      	uxth	r1, r3
 8008946:	fb02 6101 	mla	r1, r2, r1, r6
 800894a:	0c1e      	lsrs	r6, r3, #16
 800894c:	0c0b      	lsrs	r3, r1, #16
 800894e:	fb02 3306 	mla	r3, r2, r6, r3
 8008952:	b289      	uxth	r1, r1
 8008954:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008958:	4285      	cmp	r5, r0
 800895a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800895e:	f84c 1b04 	str.w	r1, [ip], #4
 8008962:	dcec      	bgt.n	800893e <__multadd+0x12>
 8008964:	b30e      	cbz	r6, 80089aa <__multadd+0x7e>
 8008966:	68a3      	ldr	r3, [r4, #8]
 8008968:	42ab      	cmp	r3, r5
 800896a:	dc19      	bgt.n	80089a0 <__multadd+0x74>
 800896c:	6861      	ldr	r1, [r4, #4]
 800896e:	4638      	mov	r0, r7
 8008970:	3101      	adds	r1, #1
 8008972:	f7ff ffad 	bl	80088d0 <_Balloc>
 8008976:	4680      	mov	r8, r0
 8008978:	b928      	cbnz	r0, 8008986 <__multadd+0x5a>
 800897a:	4602      	mov	r2, r0
 800897c:	21b5      	movs	r1, #181	; 0xb5
 800897e:	4b0c      	ldr	r3, [pc, #48]	; (80089b0 <__multadd+0x84>)
 8008980:	480c      	ldr	r0, [pc, #48]	; (80089b4 <__multadd+0x88>)
 8008982:	f001 fadb 	bl	8009f3c <__assert_func>
 8008986:	6922      	ldr	r2, [r4, #16]
 8008988:	f104 010c 	add.w	r1, r4, #12
 800898c:	3202      	adds	r2, #2
 800898e:	0092      	lsls	r2, r2, #2
 8008990:	300c      	adds	r0, #12
 8008992:	f7ff ff75 	bl	8008880 <memcpy>
 8008996:	4621      	mov	r1, r4
 8008998:	4638      	mov	r0, r7
 800899a:	f7ff ffbe 	bl	800891a <_Bfree>
 800899e:	4644      	mov	r4, r8
 80089a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80089a4:	3501      	adds	r5, #1
 80089a6:	615e      	str	r6, [r3, #20]
 80089a8:	6125      	str	r5, [r4, #16]
 80089aa:	4620      	mov	r0, r4
 80089ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089b0:	0800aac1 	.word	0x0800aac1
 80089b4:	0800ab2d 	.word	0x0800ab2d

080089b8 <__hi0bits>:
 80089b8:	0c02      	lsrs	r2, r0, #16
 80089ba:	0412      	lsls	r2, r2, #16
 80089bc:	4603      	mov	r3, r0
 80089be:	b9ca      	cbnz	r2, 80089f4 <__hi0bits+0x3c>
 80089c0:	0403      	lsls	r3, r0, #16
 80089c2:	2010      	movs	r0, #16
 80089c4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80089c8:	bf04      	itt	eq
 80089ca:	021b      	lsleq	r3, r3, #8
 80089cc:	3008      	addeq	r0, #8
 80089ce:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80089d2:	bf04      	itt	eq
 80089d4:	011b      	lsleq	r3, r3, #4
 80089d6:	3004      	addeq	r0, #4
 80089d8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80089dc:	bf04      	itt	eq
 80089de:	009b      	lsleq	r3, r3, #2
 80089e0:	3002      	addeq	r0, #2
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	db05      	blt.n	80089f2 <__hi0bits+0x3a>
 80089e6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80089ea:	f100 0001 	add.w	r0, r0, #1
 80089ee:	bf08      	it	eq
 80089f0:	2020      	moveq	r0, #32
 80089f2:	4770      	bx	lr
 80089f4:	2000      	movs	r0, #0
 80089f6:	e7e5      	b.n	80089c4 <__hi0bits+0xc>

080089f8 <__lo0bits>:
 80089f8:	6803      	ldr	r3, [r0, #0]
 80089fa:	4602      	mov	r2, r0
 80089fc:	f013 0007 	ands.w	r0, r3, #7
 8008a00:	d00b      	beq.n	8008a1a <__lo0bits+0x22>
 8008a02:	07d9      	lsls	r1, r3, #31
 8008a04:	d421      	bmi.n	8008a4a <__lo0bits+0x52>
 8008a06:	0798      	lsls	r0, r3, #30
 8008a08:	bf49      	itett	mi
 8008a0a:	085b      	lsrmi	r3, r3, #1
 8008a0c:	089b      	lsrpl	r3, r3, #2
 8008a0e:	2001      	movmi	r0, #1
 8008a10:	6013      	strmi	r3, [r2, #0]
 8008a12:	bf5c      	itt	pl
 8008a14:	2002      	movpl	r0, #2
 8008a16:	6013      	strpl	r3, [r2, #0]
 8008a18:	4770      	bx	lr
 8008a1a:	b299      	uxth	r1, r3
 8008a1c:	b909      	cbnz	r1, 8008a22 <__lo0bits+0x2a>
 8008a1e:	2010      	movs	r0, #16
 8008a20:	0c1b      	lsrs	r3, r3, #16
 8008a22:	b2d9      	uxtb	r1, r3
 8008a24:	b909      	cbnz	r1, 8008a2a <__lo0bits+0x32>
 8008a26:	3008      	adds	r0, #8
 8008a28:	0a1b      	lsrs	r3, r3, #8
 8008a2a:	0719      	lsls	r1, r3, #28
 8008a2c:	bf04      	itt	eq
 8008a2e:	091b      	lsreq	r3, r3, #4
 8008a30:	3004      	addeq	r0, #4
 8008a32:	0799      	lsls	r1, r3, #30
 8008a34:	bf04      	itt	eq
 8008a36:	089b      	lsreq	r3, r3, #2
 8008a38:	3002      	addeq	r0, #2
 8008a3a:	07d9      	lsls	r1, r3, #31
 8008a3c:	d403      	bmi.n	8008a46 <__lo0bits+0x4e>
 8008a3e:	085b      	lsrs	r3, r3, #1
 8008a40:	f100 0001 	add.w	r0, r0, #1
 8008a44:	d003      	beq.n	8008a4e <__lo0bits+0x56>
 8008a46:	6013      	str	r3, [r2, #0]
 8008a48:	4770      	bx	lr
 8008a4a:	2000      	movs	r0, #0
 8008a4c:	4770      	bx	lr
 8008a4e:	2020      	movs	r0, #32
 8008a50:	4770      	bx	lr
	...

08008a54 <__i2b>:
 8008a54:	b510      	push	{r4, lr}
 8008a56:	460c      	mov	r4, r1
 8008a58:	2101      	movs	r1, #1
 8008a5a:	f7ff ff39 	bl	80088d0 <_Balloc>
 8008a5e:	4602      	mov	r2, r0
 8008a60:	b928      	cbnz	r0, 8008a6e <__i2b+0x1a>
 8008a62:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008a66:	4b04      	ldr	r3, [pc, #16]	; (8008a78 <__i2b+0x24>)
 8008a68:	4804      	ldr	r0, [pc, #16]	; (8008a7c <__i2b+0x28>)
 8008a6a:	f001 fa67 	bl	8009f3c <__assert_func>
 8008a6e:	2301      	movs	r3, #1
 8008a70:	6144      	str	r4, [r0, #20]
 8008a72:	6103      	str	r3, [r0, #16]
 8008a74:	bd10      	pop	{r4, pc}
 8008a76:	bf00      	nop
 8008a78:	0800aac1 	.word	0x0800aac1
 8008a7c:	0800ab2d 	.word	0x0800ab2d

08008a80 <__multiply>:
 8008a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a84:	4691      	mov	r9, r2
 8008a86:	690a      	ldr	r2, [r1, #16]
 8008a88:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008a8c:	460c      	mov	r4, r1
 8008a8e:	429a      	cmp	r2, r3
 8008a90:	bfbe      	ittt	lt
 8008a92:	460b      	movlt	r3, r1
 8008a94:	464c      	movlt	r4, r9
 8008a96:	4699      	movlt	r9, r3
 8008a98:	6927      	ldr	r7, [r4, #16]
 8008a9a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008a9e:	68a3      	ldr	r3, [r4, #8]
 8008aa0:	6861      	ldr	r1, [r4, #4]
 8008aa2:	eb07 060a 	add.w	r6, r7, sl
 8008aa6:	42b3      	cmp	r3, r6
 8008aa8:	b085      	sub	sp, #20
 8008aaa:	bfb8      	it	lt
 8008aac:	3101      	addlt	r1, #1
 8008aae:	f7ff ff0f 	bl	80088d0 <_Balloc>
 8008ab2:	b930      	cbnz	r0, 8008ac2 <__multiply+0x42>
 8008ab4:	4602      	mov	r2, r0
 8008ab6:	f240 115d 	movw	r1, #349	; 0x15d
 8008aba:	4b43      	ldr	r3, [pc, #268]	; (8008bc8 <__multiply+0x148>)
 8008abc:	4843      	ldr	r0, [pc, #268]	; (8008bcc <__multiply+0x14c>)
 8008abe:	f001 fa3d 	bl	8009f3c <__assert_func>
 8008ac2:	f100 0514 	add.w	r5, r0, #20
 8008ac6:	462b      	mov	r3, r5
 8008ac8:	2200      	movs	r2, #0
 8008aca:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008ace:	4543      	cmp	r3, r8
 8008ad0:	d321      	bcc.n	8008b16 <__multiply+0x96>
 8008ad2:	f104 0314 	add.w	r3, r4, #20
 8008ad6:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008ada:	f109 0314 	add.w	r3, r9, #20
 8008ade:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008ae2:	9202      	str	r2, [sp, #8]
 8008ae4:	1b3a      	subs	r2, r7, r4
 8008ae6:	3a15      	subs	r2, #21
 8008ae8:	f022 0203 	bic.w	r2, r2, #3
 8008aec:	3204      	adds	r2, #4
 8008aee:	f104 0115 	add.w	r1, r4, #21
 8008af2:	428f      	cmp	r7, r1
 8008af4:	bf38      	it	cc
 8008af6:	2204      	movcc	r2, #4
 8008af8:	9201      	str	r2, [sp, #4]
 8008afa:	9a02      	ldr	r2, [sp, #8]
 8008afc:	9303      	str	r3, [sp, #12]
 8008afe:	429a      	cmp	r2, r3
 8008b00:	d80c      	bhi.n	8008b1c <__multiply+0x9c>
 8008b02:	2e00      	cmp	r6, #0
 8008b04:	dd03      	ble.n	8008b0e <__multiply+0x8e>
 8008b06:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d059      	beq.n	8008bc2 <__multiply+0x142>
 8008b0e:	6106      	str	r6, [r0, #16]
 8008b10:	b005      	add	sp, #20
 8008b12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b16:	f843 2b04 	str.w	r2, [r3], #4
 8008b1a:	e7d8      	b.n	8008ace <__multiply+0x4e>
 8008b1c:	f8b3 a000 	ldrh.w	sl, [r3]
 8008b20:	f1ba 0f00 	cmp.w	sl, #0
 8008b24:	d023      	beq.n	8008b6e <__multiply+0xee>
 8008b26:	46a9      	mov	r9, r5
 8008b28:	f04f 0c00 	mov.w	ip, #0
 8008b2c:	f104 0e14 	add.w	lr, r4, #20
 8008b30:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008b34:	f8d9 1000 	ldr.w	r1, [r9]
 8008b38:	fa1f fb82 	uxth.w	fp, r2
 8008b3c:	b289      	uxth	r1, r1
 8008b3e:	fb0a 110b 	mla	r1, sl, fp, r1
 8008b42:	4461      	add	r1, ip
 8008b44:	f8d9 c000 	ldr.w	ip, [r9]
 8008b48:	0c12      	lsrs	r2, r2, #16
 8008b4a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008b4e:	fb0a c202 	mla	r2, sl, r2, ip
 8008b52:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008b56:	b289      	uxth	r1, r1
 8008b58:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008b5c:	4577      	cmp	r7, lr
 8008b5e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008b62:	f849 1b04 	str.w	r1, [r9], #4
 8008b66:	d8e3      	bhi.n	8008b30 <__multiply+0xb0>
 8008b68:	9a01      	ldr	r2, [sp, #4]
 8008b6a:	f845 c002 	str.w	ip, [r5, r2]
 8008b6e:	9a03      	ldr	r2, [sp, #12]
 8008b70:	3304      	adds	r3, #4
 8008b72:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008b76:	f1b9 0f00 	cmp.w	r9, #0
 8008b7a:	d020      	beq.n	8008bbe <__multiply+0x13e>
 8008b7c:	46ae      	mov	lr, r5
 8008b7e:	f04f 0a00 	mov.w	sl, #0
 8008b82:	6829      	ldr	r1, [r5, #0]
 8008b84:	f104 0c14 	add.w	ip, r4, #20
 8008b88:	f8bc b000 	ldrh.w	fp, [ip]
 8008b8c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008b90:	b289      	uxth	r1, r1
 8008b92:	fb09 220b 	mla	r2, r9, fp, r2
 8008b96:	4492      	add	sl, r2
 8008b98:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008b9c:	f84e 1b04 	str.w	r1, [lr], #4
 8008ba0:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008ba4:	f8be 1000 	ldrh.w	r1, [lr]
 8008ba8:	0c12      	lsrs	r2, r2, #16
 8008baa:	fb09 1102 	mla	r1, r9, r2, r1
 8008bae:	4567      	cmp	r7, ip
 8008bb0:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008bb4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008bb8:	d8e6      	bhi.n	8008b88 <__multiply+0x108>
 8008bba:	9a01      	ldr	r2, [sp, #4]
 8008bbc:	50a9      	str	r1, [r5, r2]
 8008bbe:	3504      	adds	r5, #4
 8008bc0:	e79b      	b.n	8008afa <__multiply+0x7a>
 8008bc2:	3e01      	subs	r6, #1
 8008bc4:	e79d      	b.n	8008b02 <__multiply+0x82>
 8008bc6:	bf00      	nop
 8008bc8:	0800aac1 	.word	0x0800aac1
 8008bcc:	0800ab2d 	.word	0x0800ab2d

08008bd0 <__pow5mult>:
 8008bd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008bd4:	4615      	mov	r5, r2
 8008bd6:	f012 0203 	ands.w	r2, r2, #3
 8008bda:	4606      	mov	r6, r0
 8008bdc:	460f      	mov	r7, r1
 8008bde:	d007      	beq.n	8008bf0 <__pow5mult+0x20>
 8008be0:	4c1a      	ldr	r4, [pc, #104]	; (8008c4c <__pow5mult+0x7c>)
 8008be2:	3a01      	subs	r2, #1
 8008be4:	2300      	movs	r3, #0
 8008be6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008bea:	f7ff fe9f 	bl	800892c <__multadd>
 8008bee:	4607      	mov	r7, r0
 8008bf0:	10ad      	asrs	r5, r5, #2
 8008bf2:	d027      	beq.n	8008c44 <__pow5mult+0x74>
 8008bf4:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 8008bf6:	b944      	cbnz	r4, 8008c0a <__pow5mult+0x3a>
 8008bf8:	f240 2171 	movw	r1, #625	; 0x271
 8008bfc:	4630      	mov	r0, r6
 8008bfe:	f7ff ff29 	bl	8008a54 <__i2b>
 8008c02:	2300      	movs	r3, #0
 8008c04:	4604      	mov	r4, r0
 8008c06:	64b0      	str	r0, [r6, #72]	; 0x48
 8008c08:	6003      	str	r3, [r0, #0]
 8008c0a:	f04f 0900 	mov.w	r9, #0
 8008c0e:	07eb      	lsls	r3, r5, #31
 8008c10:	d50a      	bpl.n	8008c28 <__pow5mult+0x58>
 8008c12:	4639      	mov	r1, r7
 8008c14:	4622      	mov	r2, r4
 8008c16:	4630      	mov	r0, r6
 8008c18:	f7ff ff32 	bl	8008a80 <__multiply>
 8008c1c:	4680      	mov	r8, r0
 8008c1e:	4639      	mov	r1, r7
 8008c20:	4630      	mov	r0, r6
 8008c22:	f7ff fe7a 	bl	800891a <_Bfree>
 8008c26:	4647      	mov	r7, r8
 8008c28:	106d      	asrs	r5, r5, #1
 8008c2a:	d00b      	beq.n	8008c44 <__pow5mult+0x74>
 8008c2c:	6820      	ldr	r0, [r4, #0]
 8008c2e:	b938      	cbnz	r0, 8008c40 <__pow5mult+0x70>
 8008c30:	4622      	mov	r2, r4
 8008c32:	4621      	mov	r1, r4
 8008c34:	4630      	mov	r0, r6
 8008c36:	f7ff ff23 	bl	8008a80 <__multiply>
 8008c3a:	6020      	str	r0, [r4, #0]
 8008c3c:	f8c0 9000 	str.w	r9, [r0]
 8008c40:	4604      	mov	r4, r0
 8008c42:	e7e4      	b.n	8008c0e <__pow5mult+0x3e>
 8008c44:	4638      	mov	r0, r7
 8008c46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c4a:	bf00      	nop
 8008c4c:	0800ac80 	.word	0x0800ac80

08008c50 <__lshift>:
 8008c50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c54:	460c      	mov	r4, r1
 8008c56:	4607      	mov	r7, r0
 8008c58:	4691      	mov	r9, r2
 8008c5a:	6923      	ldr	r3, [r4, #16]
 8008c5c:	6849      	ldr	r1, [r1, #4]
 8008c5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008c62:	68a3      	ldr	r3, [r4, #8]
 8008c64:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008c68:	f108 0601 	add.w	r6, r8, #1
 8008c6c:	42b3      	cmp	r3, r6
 8008c6e:	db0b      	blt.n	8008c88 <__lshift+0x38>
 8008c70:	4638      	mov	r0, r7
 8008c72:	f7ff fe2d 	bl	80088d0 <_Balloc>
 8008c76:	4605      	mov	r5, r0
 8008c78:	b948      	cbnz	r0, 8008c8e <__lshift+0x3e>
 8008c7a:	4602      	mov	r2, r0
 8008c7c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008c80:	4b29      	ldr	r3, [pc, #164]	; (8008d28 <__lshift+0xd8>)
 8008c82:	482a      	ldr	r0, [pc, #168]	; (8008d2c <__lshift+0xdc>)
 8008c84:	f001 f95a 	bl	8009f3c <__assert_func>
 8008c88:	3101      	adds	r1, #1
 8008c8a:	005b      	lsls	r3, r3, #1
 8008c8c:	e7ee      	b.n	8008c6c <__lshift+0x1c>
 8008c8e:	2300      	movs	r3, #0
 8008c90:	f100 0114 	add.w	r1, r0, #20
 8008c94:	f100 0210 	add.w	r2, r0, #16
 8008c98:	4618      	mov	r0, r3
 8008c9a:	4553      	cmp	r3, sl
 8008c9c:	db37      	blt.n	8008d0e <__lshift+0xbe>
 8008c9e:	6920      	ldr	r0, [r4, #16]
 8008ca0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008ca4:	f104 0314 	add.w	r3, r4, #20
 8008ca8:	f019 091f 	ands.w	r9, r9, #31
 8008cac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008cb0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008cb4:	d02f      	beq.n	8008d16 <__lshift+0xc6>
 8008cb6:	468a      	mov	sl, r1
 8008cb8:	f04f 0c00 	mov.w	ip, #0
 8008cbc:	f1c9 0e20 	rsb	lr, r9, #32
 8008cc0:	681a      	ldr	r2, [r3, #0]
 8008cc2:	fa02 f209 	lsl.w	r2, r2, r9
 8008cc6:	ea42 020c 	orr.w	r2, r2, ip
 8008cca:	f84a 2b04 	str.w	r2, [sl], #4
 8008cce:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cd2:	4298      	cmp	r0, r3
 8008cd4:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008cd8:	d8f2      	bhi.n	8008cc0 <__lshift+0x70>
 8008cda:	1b03      	subs	r3, r0, r4
 8008cdc:	3b15      	subs	r3, #21
 8008cde:	f023 0303 	bic.w	r3, r3, #3
 8008ce2:	3304      	adds	r3, #4
 8008ce4:	f104 0215 	add.w	r2, r4, #21
 8008ce8:	4290      	cmp	r0, r2
 8008cea:	bf38      	it	cc
 8008cec:	2304      	movcc	r3, #4
 8008cee:	f841 c003 	str.w	ip, [r1, r3]
 8008cf2:	f1bc 0f00 	cmp.w	ip, #0
 8008cf6:	d001      	beq.n	8008cfc <__lshift+0xac>
 8008cf8:	f108 0602 	add.w	r6, r8, #2
 8008cfc:	3e01      	subs	r6, #1
 8008cfe:	4638      	mov	r0, r7
 8008d00:	4621      	mov	r1, r4
 8008d02:	612e      	str	r6, [r5, #16]
 8008d04:	f7ff fe09 	bl	800891a <_Bfree>
 8008d08:	4628      	mov	r0, r5
 8008d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d0e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008d12:	3301      	adds	r3, #1
 8008d14:	e7c1      	b.n	8008c9a <__lshift+0x4a>
 8008d16:	3904      	subs	r1, #4
 8008d18:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d1c:	4298      	cmp	r0, r3
 8008d1e:	f841 2f04 	str.w	r2, [r1, #4]!
 8008d22:	d8f9      	bhi.n	8008d18 <__lshift+0xc8>
 8008d24:	e7ea      	b.n	8008cfc <__lshift+0xac>
 8008d26:	bf00      	nop
 8008d28:	0800aac1 	.word	0x0800aac1
 8008d2c:	0800ab2d 	.word	0x0800ab2d

08008d30 <__mcmp>:
 8008d30:	4603      	mov	r3, r0
 8008d32:	690a      	ldr	r2, [r1, #16]
 8008d34:	6900      	ldr	r0, [r0, #16]
 8008d36:	b530      	push	{r4, r5, lr}
 8008d38:	1a80      	subs	r0, r0, r2
 8008d3a:	d10d      	bne.n	8008d58 <__mcmp+0x28>
 8008d3c:	3314      	adds	r3, #20
 8008d3e:	3114      	adds	r1, #20
 8008d40:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008d44:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008d48:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008d4c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008d50:	4295      	cmp	r5, r2
 8008d52:	d002      	beq.n	8008d5a <__mcmp+0x2a>
 8008d54:	d304      	bcc.n	8008d60 <__mcmp+0x30>
 8008d56:	2001      	movs	r0, #1
 8008d58:	bd30      	pop	{r4, r5, pc}
 8008d5a:	42a3      	cmp	r3, r4
 8008d5c:	d3f4      	bcc.n	8008d48 <__mcmp+0x18>
 8008d5e:	e7fb      	b.n	8008d58 <__mcmp+0x28>
 8008d60:	f04f 30ff 	mov.w	r0, #4294967295
 8008d64:	e7f8      	b.n	8008d58 <__mcmp+0x28>
	...

08008d68 <__mdiff>:
 8008d68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d6c:	460d      	mov	r5, r1
 8008d6e:	4607      	mov	r7, r0
 8008d70:	4611      	mov	r1, r2
 8008d72:	4628      	mov	r0, r5
 8008d74:	4614      	mov	r4, r2
 8008d76:	f7ff ffdb 	bl	8008d30 <__mcmp>
 8008d7a:	1e06      	subs	r6, r0, #0
 8008d7c:	d111      	bne.n	8008da2 <__mdiff+0x3a>
 8008d7e:	4631      	mov	r1, r6
 8008d80:	4638      	mov	r0, r7
 8008d82:	f7ff fda5 	bl	80088d0 <_Balloc>
 8008d86:	4602      	mov	r2, r0
 8008d88:	b928      	cbnz	r0, 8008d96 <__mdiff+0x2e>
 8008d8a:	f240 2132 	movw	r1, #562	; 0x232
 8008d8e:	4b3a      	ldr	r3, [pc, #232]	; (8008e78 <__mdiff+0x110>)
 8008d90:	483a      	ldr	r0, [pc, #232]	; (8008e7c <__mdiff+0x114>)
 8008d92:	f001 f8d3 	bl	8009f3c <__assert_func>
 8008d96:	2301      	movs	r3, #1
 8008d98:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008d9c:	4610      	mov	r0, r2
 8008d9e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008da2:	bfa4      	itt	ge
 8008da4:	4623      	movge	r3, r4
 8008da6:	462c      	movge	r4, r5
 8008da8:	4638      	mov	r0, r7
 8008daa:	6861      	ldr	r1, [r4, #4]
 8008dac:	bfa6      	itte	ge
 8008dae:	461d      	movge	r5, r3
 8008db0:	2600      	movge	r6, #0
 8008db2:	2601      	movlt	r6, #1
 8008db4:	f7ff fd8c 	bl	80088d0 <_Balloc>
 8008db8:	4602      	mov	r2, r0
 8008dba:	b918      	cbnz	r0, 8008dc4 <__mdiff+0x5c>
 8008dbc:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008dc0:	4b2d      	ldr	r3, [pc, #180]	; (8008e78 <__mdiff+0x110>)
 8008dc2:	e7e5      	b.n	8008d90 <__mdiff+0x28>
 8008dc4:	f102 0814 	add.w	r8, r2, #20
 8008dc8:	46c2      	mov	sl, r8
 8008dca:	f04f 0c00 	mov.w	ip, #0
 8008dce:	6927      	ldr	r7, [r4, #16]
 8008dd0:	60c6      	str	r6, [r0, #12]
 8008dd2:	692e      	ldr	r6, [r5, #16]
 8008dd4:	f104 0014 	add.w	r0, r4, #20
 8008dd8:	f105 0914 	add.w	r9, r5, #20
 8008ddc:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8008de0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008de4:	3410      	adds	r4, #16
 8008de6:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8008dea:	f859 3b04 	ldr.w	r3, [r9], #4
 8008dee:	fa1f f18b 	uxth.w	r1, fp
 8008df2:	448c      	add	ip, r1
 8008df4:	b299      	uxth	r1, r3
 8008df6:	0c1b      	lsrs	r3, r3, #16
 8008df8:	ebac 0101 	sub.w	r1, ip, r1
 8008dfc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008e00:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008e04:	b289      	uxth	r1, r1
 8008e06:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008e0a:	454e      	cmp	r6, r9
 8008e0c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008e10:	f84a 3b04 	str.w	r3, [sl], #4
 8008e14:	d8e7      	bhi.n	8008de6 <__mdiff+0x7e>
 8008e16:	1b73      	subs	r3, r6, r5
 8008e18:	3b15      	subs	r3, #21
 8008e1a:	f023 0303 	bic.w	r3, r3, #3
 8008e1e:	3515      	adds	r5, #21
 8008e20:	3304      	adds	r3, #4
 8008e22:	42ae      	cmp	r6, r5
 8008e24:	bf38      	it	cc
 8008e26:	2304      	movcc	r3, #4
 8008e28:	4418      	add	r0, r3
 8008e2a:	4443      	add	r3, r8
 8008e2c:	461e      	mov	r6, r3
 8008e2e:	4605      	mov	r5, r0
 8008e30:	4575      	cmp	r5, lr
 8008e32:	d30e      	bcc.n	8008e52 <__mdiff+0xea>
 8008e34:	f10e 0103 	add.w	r1, lr, #3
 8008e38:	1a09      	subs	r1, r1, r0
 8008e3a:	f021 0103 	bic.w	r1, r1, #3
 8008e3e:	3803      	subs	r0, #3
 8008e40:	4586      	cmp	lr, r0
 8008e42:	bf38      	it	cc
 8008e44:	2100      	movcc	r1, #0
 8008e46:	4419      	add	r1, r3
 8008e48:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8008e4c:	b18b      	cbz	r3, 8008e72 <__mdiff+0x10a>
 8008e4e:	6117      	str	r7, [r2, #16]
 8008e50:	e7a4      	b.n	8008d9c <__mdiff+0x34>
 8008e52:	f855 8b04 	ldr.w	r8, [r5], #4
 8008e56:	fa1f f188 	uxth.w	r1, r8
 8008e5a:	4461      	add	r1, ip
 8008e5c:	140c      	asrs	r4, r1, #16
 8008e5e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008e62:	b289      	uxth	r1, r1
 8008e64:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008e68:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8008e6c:	f846 1b04 	str.w	r1, [r6], #4
 8008e70:	e7de      	b.n	8008e30 <__mdiff+0xc8>
 8008e72:	3f01      	subs	r7, #1
 8008e74:	e7e8      	b.n	8008e48 <__mdiff+0xe0>
 8008e76:	bf00      	nop
 8008e78:	0800aac1 	.word	0x0800aac1
 8008e7c:	0800ab2d 	.word	0x0800ab2d

08008e80 <__d2b>:
 8008e80:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008e84:	2101      	movs	r1, #1
 8008e86:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8008e8a:	4690      	mov	r8, r2
 8008e8c:	461d      	mov	r5, r3
 8008e8e:	f7ff fd1f 	bl	80088d0 <_Balloc>
 8008e92:	4604      	mov	r4, r0
 8008e94:	b930      	cbnz	r0, 8008ea4 <__d2b+0x24>
 8008e96:	4602      	mov	r2, r0
 8008e98:	f240 310a 	movw	r1, #778	; 0x30a
 8008e9c:	4b24      	ldr	r3, [pc, #144]	; (8008f30 <__d2b+0xb0>)
 8008e9e:	4825      	ldr	r0, [pc, #148]	; (8008f34 <__d2b+0xb4>)
 8008ea0:	f001 f84c 	bl	8009f3c <__assert_func>
 8008ea4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8008ea8:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8008eac:	bb2d      	cbnz	r5, 8008efa <__d2b+0x7a>
 8008eae:	9301      	str	r3, [sp, #4]
 8008eb0:	f1b8 0300 	subs.w	r3, r8, #0
 8008eb4:	d026      	beq.n	8008f04 <__d2b+0x84>
 8008eb6:	4668      	mov	r0, sp
 8008eb8:	9300      	str	r3, [sp, #0]
 8008eba:	f7ff fd9d 	bl	80089f8 <__lo0bits>
 8008ebe:	9900      	ldr	r1, [sp, #0]
 8008ec0:	b1f0      	cbz	r0, 8008f00 <__d2b+0x80>
 8008ec2:	9a01      	ldr	r2, [sp, #4]
 8008ec4:	f1c0 0320 	rsb	r3, r0, #32
 8008ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8008ecc:	430b      	orrs	r3, r1
 8008ece:	40c2      	lsrs	r2, r0
 8008ed0:	6163      	str	r3, [r4, #20]
 8008ed2:	9201      	str	r2, [sp, #4]
 8008ed4:	9b01      	ldr	r3, [sp, #4]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	bf14      	ite	ne
 8008eda:	2102      	movne	r1, #2
 8008edc:	2101      	moveq	r1, #1
 8008ede:	61a3      	str	r3, [r4, #24]
 8008ee0:	6121      	str	r1, [r4, #16]
 8008ee2:	b1c5      	cbz	r5, 8008f16 <__d2b+0x96>
 8008ee4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008ee8:	4405      	add	r5, r0
 8008eea:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008eee:	603d      	str	r5, [r7, #0]
 8008ef0:	6030      	str	r0, [r6, #0]
 8008ef2:	4620      	mov	r0, r4
 8008ef4:	b002      	add	sp, #8
 8008ef6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008efa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008efe:	e7d6      	b.n	8008eae <__d2b+0x2e>
 8008f00:	6161      	str	r1, [r4, #20]
 8008f02:	e7e7      	b.n	8008ed4 <__d2b+0x54>
 8008f04:	a801      	add	r0, sp, #4
 8008f06:	f7ff fd77 	bl	80089f8 <__lo0bits>
 8008f0a:	2101      	movs	r1, #1
 8008f0c:	9b01      	ldr	r3, [sp, #4]
 8008f0e:	6121      	str	r1, [r4, #16]
 8008f10:	6163      	str	r3, [r4, #20]
 8008f12:	3020      	adds	r0, #32
 8008f14:	e7e5      	b.n	8008ee2 <__d2b+0x62>
 8008f16:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8008f1a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008f1e:	6038      	str	r0, [r7, #0]
 8008f20:	6918      	ldr	r0, [r3, #16]
 8008f22:	f7ff fd49 	bl	80089b8 <__hi0bits>
 8008f26:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8008f2a:	6031      	str	r1, [r6, #0]
 8008f2c:	e7e1      	b.n	8008ef2 <__d2b+0x72>
 8008f2e:	bf00      	nop
 8008f30:	0800aac1 	.word	0x0800aac1
 8008f34:	0800ab2d 	.word	0x0800ab2d

08008f38 <_realloc_r>:
 8008f38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f3c:	460c      	mov	r4, r1
 8008f3e:	4681      	mov	r9, r0
 8008f40:	4611      	mov	r1, r2
 8008f42:	b924      	cbnz	r4, 8008f4e <_realloc_r+0x16>
 8008f44:	b003      	add	sp, #12
 8008f46:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f4a:	f7fb ba2b 	b.w	80043a4 <_malloc_r>
 8008f4e:	9201      	str	r2, [sp, #4]
 8008f50:	f7fb fc6c 	bl	800482c <__malloc_lock>
 8008f54:	9901      	ldr	r1, [sp, #4]
 8008f56:	f101 080b 	add.w	r8, r1, #11
 8008f5a:	f1b8 0f16 	cmp.w	r8, #22
 8008f5e:	d90b      	bls.n	8008f78 <_realloc_r+0x40>
 8008f60:	f038 0807 	bics.w	r8, r8, #7
 8008f64:	d50a      	bpl.n	8008f7c <_realloc_r+0x44>
 8008f66:	230c      	movs	r3, #12
 8008f68:	f04f 0b00 	mov.w	fp, #0
 8008f6c:	f8c9 3000 	str.w	r3, [r9]
 8008f70:	4658      	mov	r0, fp
 8008f72:	b003      	add	sp, #12
 8008f74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f78:	f04f 0810 	mov.w	r8, #16
 8008f7c:	4588      	cmp	r8, r1
 8008f7e:	d3f2      	bcc.n	8008f66 <_realloc_r+0x2e>
 8008f80:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8008f84:	f1a4 0a08 	sub.w	sl, r4, #8
 8008f88:	f025 0603 	bic.w	r6, r5, #3
 8008f8c:	45b0      	cmp	r8, r6
 8008f8e:	f340 8171 	ble.w	8009274 <_realloc_r+0x33c>
 8008f92:	4a9c      	ldr	r2, [pc, #624]	; (8009204 <_realloc_r+0x2cc>)
 8008f94:	eb0a 0306 	add.w	r3, sl, r6
 8008f98:	f8d2 c008 	ldr.w	ip, [r2, #8]
 8008f9c:	685a      	ldr	r2, [r3, #4]
 8008f9e:	459c      	cmp	ip, r3
 8008fa0:	d005      	beq.n	8008fae <_realloc_r+0x76>
 8008fa2:	f022 0001 	bic.w	r0, r2, #1
 8008fa6:	4418      	add	r0, r3
 8008fa8:	6840      	ldr	r0, [r0, #4]
 8008faa:	07c7      	lsls	r7, r0, #31
 8008fac:	d427      	bmi.n	8008ffe <_realloc_r+0xc6>
 8008fae:	f022 0203 	bic.w	r2, r2, #3
 8008fb2:	459c      	cmp	ip, r3
 8008fb4:	eb06 0702 	add.w	r7, r6, r2
 8008fb8:	d119      	bne.n	8008fee <_realloc_r+0xb6>
 8008fba:	f108 0010 	add.w	r0, r8, #16
 8008fbe:	42b8      	cmp	r0, r7
 8008fc0:	dc1f      	bgt.n	8009002 <_realloc_r+0xca>
 8008fc2:	4a90      	ldr	r2, [pc, #576]	; (8009204 <_realloc_r+0x2cc>)
 8008fc4:	eba7 0708 	sub.w	r7, r7, r8
 8008fc8:	eb0a 0308 	add.w	r3, sl, r8
 8008fcc:	f047 0701 	orr.w	r7, r7, #1
 8008fd0:	6093      	str	r3, [r2, #8]
 8008fd2:	605f      	str	r7, [r3, #4]
 8008fd4:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008fd8:	4648      	mov	r0, r9
 8008fda:	f003 0301 	and.w	r3, r3, #1
 8008fde:	ea43 0308 	orr.w	r3, r3, r8
 8008fe2:	f844 3c04 	str.w	r3, [r4, #-4]
 8008fe6:	f7fb fc27 	bl	8004838 <__malloc_unlock>
 8008fea:	46a3      	mov	fp, r4
 8008fec:	e7c0      	b.n	8008f70 <_realloc_r+0x38>
 8008fee:	45b8      	cmp	r8, r7
 8008ff0:	dc07      	bgt.n	8009002 <_realloc_r+0xca>
 8008ff2:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8008ff6:	60da      	str	r2, [r3, #12]
 8008ff8:	6093      	str	r3, [r2, #8]
 8008ffa:	4655      	mov	r5, sl
 8008ffc:	e080      	b.n	8009100 <_realloc_r+0x1c8>
 8008ffe:	2200      	movs	r2, #0
 8009000:	4613      	mov	r3, r2
 8009002:	07e8      	lsls	r0, r5, #31
 8009004:	f100 80e8 	bmi.w	80091d8 <_realloc_r+0x2a0>
 8009008:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800900c:	ebaa 0505 	sub.w	r5, sl, r5
 8009010:	6868      	ldr	r0, [r5, #4]
 8009012:	f020 0003 	bic.w	r0, r0, #3
 8009016:	eb00 0b06 	add.w	fp, r0, r6
 800901a:	2b00      	cmp	r3, #0
 800901c:	f000 80a7 	beq.w	800916e <_realloc_r+0x236>
 8009020:	459c      	cmp	ip, r3
 8009022:	eb02 070b 	add.w	r7, r2, fp
 8009026:	d14b      	bne.n	80090c0 <_realloc_r+0x188>
 8009028:	f108 0310 	add.w	r3, r8, #16
 800902c:	42bb      	cmp	r3, r7
 800902e:	f300 809e 	bgt.w	800916e <_realloc_r+0x236>
 8009032:	46ab      	mov	fp, r5
 8009034:	68eb      	ldr	r3, [r5, #12]
 8009036:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800903a:	60d3      	str	r3, [r2, #12]
 800903c:	609a      	str	r2, [r3, #8]
 800903e:	1f32      	subs	r2, r6, #4
 8009040:	2a24      	cmp	r2, #36	; 0x24
 8009042:	d838      	bhi.n	80090b6 <_realloc_r+0x17e>
 8009044:	2a13      	cmp	r2, #19
 8009046:	d934      	bls.n	80090b2 <_realloc_r+0x17a>
 8009048:	6823      	ldr	r3, [r4, #0]
 800904a:	2a1b      	cmp	r2, #27
 800904c:	60ab      	str	r3, [r5, #8]
 800904e:	6863      	ldr	r3, [r4, #4]
 8009050:	60eb      	str	r3, [r5, #12]
 8009052:	d81b      	bhi.n	800908c <_realloc_r+0x154>
 8009054:	3408      	adds	r4, #8
 8009056:	f105 0310 	add.w	r3, r5, #16
 800905a:	6822      	ldr	r2, [r4, #0]
 800905c:	601a      	str	r2, [r3, #0]
 800905e:	6862      	ldr	r2, [r4, #4]
 8009060:	605a      	str	r2, [r3, #4]
 8009062:	68a2      	ldr	r2, [r4, #8]
 8009064:	609a      	str	r2, [r3, #8]
 8009066:	4a67      	ldr	r2, [pc, #412]	; (8009204 <_realloc_r+0x2cc>)
 8009068:	eba7 0708 	sub.w	r7, r7, r8
 800906c:	eb05 0308 	add.w	r3, r5, r8
 8009070:	f047 0701 	orr.w	r7, r7, #1
 8009074:	6093      	str	r3, [r2, #8]
 8009076:	605f      	str	r7, [r3, #4]
 8009078:	686b      	ldr	r3, [r5, #4]
 800907a:	f003 0301 	and.w	r3, r3, #1
 800907e:	ea43 0308 	orr.w	r3, r3, r8
 8009082:	606b      	str	r3, [r5, #4]
 8009084:	4648      	mov	r0, r9
 8009086:	f7fb fbd7 	bl	8004838 <__malloc_unlock>
 800908a:	e771      	b.n	8008f70 <_realloc_r+0x38>
 800908c:	68a3      	ldr	r3, [r4, #8]
 800908e:	2a24      	cmp	r2, #36	; 0x24
 8009090:	612b      	str	r3, [r5, #16]
 8009092:	68e3      	ldr	r3, [r4, #12]
 8009094:	bf18      	it	ne
 8009096:	3410      	addne	r4, #16
 8009098:	616b      	str	r3, [r5, #20]
 800909a:	bf09      	itett	eq
 800909c:	6923      	ldreq	r3, [r4, #16]
 800909e:	f105 0318 	addne.w	r3, r5, #24
 80090a2:	61ab      	streq	r3, [r5, #24]
 80090a4:	6962      	ldreq	r2, [r4, #20]
 80090a6:	bf02      	ittt	eq
 80090a8:	f105 0320 	addeq.w	r3, r5, #32
 80090ac:	61ea      	streq	r2, [r5, #28]
 80090ae:	3418      	addeq	r4, #24
 80090b0:	e7d3      	b.n	800905a <_realloc_r+0x122>
 80090b2:	465b      	mov	r3, fp
 80090b4:	e7d1      	b.n	800905a <_realloc_r+0x122>
 80090b6:	4621      	mov	r1, r4
 80090b8:	4658      	mov	r0, fp
 80090ba:	f7ff fbef 	bl	800889c <memmove>
 80090be:	e7d2      	b.n	8009066 <_realloc_r+0x12e>
 80090c0:	45b8      	cmp	r8, r7
 80090c2:	dc54      	bgt.n	800916e <_realloc_r+0x236>
 80090c4:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 80090c8:	4628      	mov	r0, r5
 80090ca:	60da      	str	r2, [r3, #12]
 80090cc:	6093      	str	r3, [r2, #8]
 80090ce:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80090d2:	68eb      	ldr	r3, [r5, #12]
 80090d4:	60d3      	str	r3, [r2, #12]
 80090d6:	609a      	str	r2, [r3, #8]
 80090d8:	1f32      	subs	r2, r6, #4
 80090da:	2a24      	cmp	r2, #36	; 0x24
 80090dc:	d843      	bhi.n	8009166 <_realloc_r+0x22e>
 80090de:	2a13      	cmp	r2, #19
 80090e0:	d908      	bls.n	80090f4 <_realloc_r+0x1bc>
 80090e2:	6823      	ldr	r3, [r4, #0]
 80090e4:	2a1b      	cmp	r2, #27
 80090e6:	60ab      	str	r3, [r5, #8]
 80090e8:	6863      	ldr	r3, [r4, #4]
 80090ea:	60eb      	str	r3, [r5, #12]
 80090ec:	d828      	bhi.n	8009140 <_realloc_r+0x208>
 80090ee:	3408      	adds	r4, #8
 80090f0:	f105 0010 	add.w	r0, r5, #16
 80090f4:	6823      	ldr	r3, [r4, #0]
 80090f6:	6003      	str	r3, [r0, #0]
 80090f8:	6863      	ldr	r3, [r4, #4]
 80090fa:	6043      	str	r3, [r0, #4]
 80090fc:	68a3      	ldr	r3, [r4, #8]
 80090fe:	6083      	str	r3, [r0, #8]
 8009100:	686b      	ldr	r3, [r5, #4]
 8009102:	eba7 0008 	sub.w	r0, r7, r8
 8009106:	280f      	cmp	r0, #15
 8009108:	f003 0301 	and.w	r3, r3, #1
 800910c:	eb05 0207 	add.w	r2, r5, r7
 8009110:	f240 80b2 	bls.w	8009278 <_realloc_r+0x340>
 8009114:	eb05 0108 	add.w	r1, r5, r8
 8009118:	ea48 0303 	orr.w	r3, r8, r3
 800911c:	f040 0001 	orr.w	r0, r0, #1
 8009120:	606b      	str	r3, [r5, #4]
 8009122:	6048      	str	r0, [r1, #4]
 8009124:	6853      	ldr	r3, [r2, #4]
 8009126:	4648      	mov	r0, r9
 8009128:	f043 0301 	orr.w	r3, r3, #1
 800912c:	6053      	str	r3, [r2, #4]
 800912e:	3108      	adds	r1, #8
 8009130:	f7ff f8fc 	bl	800832c <_free_r>
 8009134:	4648      	mov	r0, r9
 8009136:	f7fb fb7f 	bl	8004838 <__malloc_unlock>
 800913a:	f105 0b08 	add.w	fp, r5, #8
 800913e:	e717      	b.n	8008f70 <_realloc_r+0x38>
 8009140:	68a3      	ldr	r3, [r4, #8]
 8009142:	2a24      	cmp	r2, #36	; 0x24
 8009144:	612b      	str	r3, [r5, #16]
 8009146:	68e3      	ldr	r3, [r4, #12]
 8009148:	bf18      	it	ne
 800914a:	f105 0018 	addne.w	r0, r5, #24
 800914e:	616b      	str	r3, [r5, #20]
 8009150:	bf09      	itett	eq
 8009152:	6923      	ldreq	r3, [r4, #16]
 8009154:	3410      	addne	r4, #16
 8009156:	61ab      	streq	r3, [r5, #24]
 8009158:	6963      	ldreq	r3, [r4, #20]
 800915a:	bf02      	ittt	eq
 800915c:	f105 0020 	addeq.w	r0, r5, #32
 8009160:	61eb      	streq	r3, [r5, #28]
 8009162:	3418      	addeq	r4, #24
 8009164:	e7c6      	b.n	80090f4 <_realloc_r+0x1bc>
 8009166:	4621      	mov	r1, r4
 8009168:	f7ff fb98 	bl	800889c <memmove>
 800916c:	e7c8      	b.n	8009100 <_realloc_r+0x1c8>
 800916e:	45d8      	cmp	r8, fp
 8009170:	dc32      	bgt.n	80091d8 <_realloc_r+0x2a0>
 8009172:	4628      	mov	r0, r5
 8009174:	68eb      	ldr	r3, [r5, #12]
 8009176:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800917a:	60d3      	str	r3, [r2, #12]
 800917c:	609a      	str	r2, [r3, #8]
 800917e:	1f32      	subs	r2, r6, #4
 8009180:	2a24      	cmp	r2, #36	; 0x24
 8009182:	d825      	bhi.n	80091d0 <_realloc_r+0x298>
 8009184:	2a13      	cmp	r2, #19
 8009186:	d908      	bls.n	800919a <_realloc_r+0x262>
 8009188:	6823      	ldr	r3, [r4, #0]
 800918a:	2a1b      	cmp	r2, #27
 800918c:	60ab      	str	r3, [r5, #8]
 800918e:	6863      	ldr	r3, [r4, #4]
 8009190:	60eb      	str	r3, [r5, #12]
 8009192:	d80a      	bhi.n	80091aa <_realloc_r+0x272>
 8009194:	3408      	adds	r4, #8
 8009196:	f105 0010 	add.w	r0, r5, #16
 800919a:	6823      	ldr	r3, [r4, #0]
 800919c:	6003      	str	r3, [r0, #0]
 800919e:	6863      	ldr	r3, [r4, #4]
 80091a0:	6043      	str	r3, [r0, #4]
 80091a2:	68a3      	ldr	r3, [r4, #8]
 80091a4:	6083      	str	r3, [r0, #8]
 80091a6:	465f      	mov	r7, fp
 80091a8:	e7aa      	b.n	8009100 <_realloc_r+0x1c8>
 80091aa:	68a3      	ldr	r3, [r4, #8]
 80091ac:	2a24      	cmp	r2, #36	; 0x24
 80091ae:	612b      	str	r3, [r5, #16]
 80091b0:	68e3      	ldr	r3, [r4, #12]
 80091b2:	bf18      	it	ne
 80091b4:	f105 0018 	addne.w	r0, r5, #24
 80091b8:	616b      	str	r3, [r5, #20]
 80091ba:	bf09      	itett	eq
 80091bc:	6923      	ldreq	r3, [r4, #16]
 80091be:	3410      	addne	r4, #16
 80091c0:	61ab      	streq	r3, [r5, #24]
 80091c2:	6963      	ldreq	r3, [r4, #20]
 80091c4:	bf02      	ittt	eq
 80091c6:	f105 0020 	addeq.w	r0, r5, #32
 80091ca:	61eb      	streq	r3, [r5, #28]
 80091cc:	3418      	addeq	r4, #24
 80091ce:	e7e4      	b.n	800919a <_realloc_r+0x262>
 80091d0:	4621      	mov	r1, r4
 80091d2:	f7ff fb63 	bl	800889c <memmove>
 80091d6:	e7e6      	b.n	80091a6 <_realloc_r+0x26e>
 80091d8:	4648      	mov	r0, r9
 80091da:	f7fb f8e3 	bl	80043a4 <_malloc_r>
 80091de:	4683      	mov	fp, r0
 80091e0:	2800      	cmp	r0, #0
 80091e2:	f43f af4f 	beq.w	8009084 <_realloc_r+0x14c>
 80091e6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80091ea:	f1a0 0208 	sub.w	r2, r0, #8
 80091ee:	f023 0301 	bic.w	r3, r3, #1
 80091f2:	4453      	add	r3, sl
 80091f4:	4293      	cmp	r3, r2
 80091f6:	d107      	bne.n	8009208 <_realloc_r+0x2d0>
 80091f8:	f850 7c04 	ldr.w	r7, [r0, #-4]
 80091fc:	f027 0703 	bic.w	r7, r7, #3
 8009200:	4437      	add	r7, r6
 8009202:	e6fa      	b.n	8008ffa <_realloc_r+0xc2>
 8009204:	20000450 	.word	0x20000450
 8009208:	1f32      	subs	r2, r6, #4
 800920a:	2a24      	cmp	r2, #36	; 0x24
 800920c:	d82e      	bhi.n	800926c <_realloc_r+0x334>
 800920e:	2a13      	cmp	r2, #19
 8009210:	d929      	bls.n	8009266 <_realloc_r+0x32e>
 8009212:	6823      	ldr	r3, [r4, #0]
 8009214:	2a1b      	cmp	r2, #27
 8009216:	6003      	str	r3, [r0, #0]
 8009218:	6863      	ldr	r3, [r4, #4]
 800921a:	6043      	str	r3, [r0, #4]
 800921c:	d80e      	bhi.n	800923c <_realloc_r+0x304>
 800921e:	f104 0208 	add.w	r2, r4, #8
 8009222:	f100 0308 	add.w	r3, r0, #8
 8009226:	6811      	ldr	r1, [r2, #0]
 8009228:	6019      	str	r1, [r3, #0]
 800922a:	6851      	ldr	r1, [r2, #4]
 800922c:	6059      	str	r1, [r3, #4]
 800922e:	6892      	ldr	r2, [r2, #8]
 8009230:	609a      	str	r2, [r3, #8]
 8009232:	4621      	mov	r1, r4
 8009234:	4648      	mov	r0, r9
 8009236:	f7ff f879 	bl	800832c <_free_r>
 800923a:	e723      	b.n	8009084 <_realloc_r+0x14c>
 800923c:	68a3      	ldr	r3, [r4, #8]
 800923e:	2a24      	cmp	r2, #36	; 0x24
 8009240:	6083      	str	r3, [r0, #8]
 8009242:	68e3      	ldr	r3, [r4, #12]
 8009244:	bf18      	it	ne
 8009246:	f104 0210 	addne.w	r2, r4, #16
 800924a:	60c3      	str	r3, [r0, #12]
 800924c:	bf09      	itett	eq
 800924e:	6923      	ldreq	r3, [r4, #16]
 8009250:	f100 0310 	addne.w	r3, r0, #16
 8009254:	6103      	streq	r3, [r0, #16]
 8009256:	6961      	ldreq	r1, [r4, #20]
 8009258:	bf02      	ittt	eq
 800925a:	f104 0218 	addeq.w	r2, r4, #24
 800925e:	f100 0318 	addeq.w	r3, r0, #24
 8009262:	6141      	streq	r1, [r0, #20]
 8009264:	e7df      	b.n	8009226 <_realloc_r+0x2ee>
 8009266:	4603      	mov	r3, r0
 8009268:	4622      	mov	r2, r4
 800926a:	e7dc      	b.n	8009226 <_realloc_r+0x2ee>
 800926c:	4621      	mov	r1, r4
 800926e:	f7ff fb15 	bl	800889c <memmove>
 8009272:	e7de      	b.n	8009232 <_realloc_r+0x2fa>
 8009274:	4637      	mov	r7, r6
 8009276:	e6c0      	b.n	8008ffa <_realloc_r+0xc2>
 8009278:	431f      	orrs	r7, r3
 800927a:	606f      	str	r7, [r5, #4]
 800927c:	6853      	ldr	r3, [r2, #4]
 800927e:	f043 0301 	orr.w	r3, r3, #1
 8009282:	6053      	str	r3, [r2, #4]
 8009284:	e756      	b.n	8009134 <_realloc_r+0x1fc>
 8009286:	bf00      	nop

08009288 <frexp>:
 8009288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800928a:	4617      	mov	r7, r2
 800928c:	2200      	movs	r2, #0
 800928e:	603a      	str	r2, [r7, #0]
 8009290:	4a14      	ldr	r2, [pc, #80]	; (80092e4 <frexp+0x5c>)
 8009292:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009296:	4296      	cmp	r6, r2
 8009298:	4604      	mov	r4, r0
 800929a:	460d      	mov	r5, r1
 800929c:	460b      	mov	r3, r1
 800929e:	dc1e      	bgt.n	80092de <frexp+0x56>
 80092a0:	4602      	mov	r2, r0
 80092a2:	4332      	orrs	r2, r6
 80092a4:	d01b      	beq.n	80092de <frexp+0x56>
 80092a6:	4a10      	ldr	r2, [pc, #64]	; (80092e8 <frexp+0x60>)
 80092a8:	400a      	ands	r2, r1
 80092aa:	b952      	cbnz	r2, 80092c2 <frexp+0x3a>
 80092ac:	2200      	movs	r2, #0
 80092ae:	4b0f      	ldr	r3, [pc, #60]	; (80092ec <frexp+0x64>)
 80092b0:	f7f7 f912 	bl	80004d8 <__aeabi_dmul>
 80092b4:	f06f 0235 	mvn.w	r2, #53	; 0x35
 80092b8:	4604      	mov	r4, r0
 80092ba:	460b      	mov	r3, r1
 80092bc:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80092c0:	603a      	str	r2, [r7, #0]
 80092c2:	683a      	ldr	r2, [r7, #0]
 80092c4:	1536      	asrs	r6, r6, #20
 80092c6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80092ca:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 80092ce:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80092d2:	4416      	add	r6, r2
 80092d4:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 80092d8:	603e      	str	r6, [r7, #0]
 80092da:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 80092de:	4620      	mov	r0, r4
 80092e0:	4629      	mov	r1, r5
 80092e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092e4:	7fefffff 	.word	0x7fefffff
 80092e8:	7ff00000 	.word	0x7ff00000
 80092ec:	43500000 	.word	0x43500000

080092f0 <__sread>:
 80092f0:	b510      	push	{r4, lr}
 80092f2:	460c      	mov	r4, r1
 80092f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092f8:	f000 ffa4 	bl	800a244 <_read_r>
 80092fc:	2800      	cmp	r0, #0
 80092fe:	bfab      	itete	ge
 8009300:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 8009302:	89a3      	ldrhlt	r3, [r4, #12]
 8009304:	181b      	addge	r3, r3, r0
 8009306:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800930a:	bfac      	ite	ge
 800930c:	6523      	strge	r3, [r4, #80]	; 0x50
 800930e:	81a3      	strhlt	r3, [r4, #12]
 8009310:	bd10      	pop	{r4, pc}

08009312 <__swrite>:
 8009312:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009316:	461f      	mov	r7, r3
 8009318:	898b      	ldrh	r3, [r1, #12]
 800931a:	4605      	mov	r5, r0
 800931c:	05db      	lsls	r3, r3, #23
 800931e:	460c      	mov	r4, r1
 8009320:	4616      	mov	r6, r2
 8009322:	d505      	bpl.n	8009330 <__swrite+0x1e>
 8009324:	2302      	movs	r3, #2
 8009326:	2200      	movs	r2, #0
 8009328:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800932c:	f000 ff66 	bl	800a1fc <_lseek_r>
 8009330:	89a3      	ldrh	r3, [r4, #12]
 8009332:	4632      	mov	r2, r6
 8009334:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009338:	81a3      	strh	r3, [r4, #12]
 800933a:	4628      	mov	r0, r5
 800933c:	463b      	mov	r3, r7
 800933e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009342:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009346:	f000 bda5 	b.w	8009e94 <_write_r>

0800934a <__sseek>:
 800934a:	b510      	push	{r4, lr}
 800934c:	460c      	mov	r4, r1
 800934e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009352:	f000 ff53 	bl	800a1fc <_lseek_r>
 8009356:	1c43      	adds	r3, r0, #1
 8009358:	89a3      	ldrh	r3, [r4, #12]
 800935a:	bf15      	itete	ne
 800935c:	6520      	strne	r0, [r4, #80]	; 0x50
 800935e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009362:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009366:	81a3      	strheq	r3, [r4, #12]
 8009368:	bf18      	it	ne
 800936a:	81a3      	strhne	r3, [r4, #12]
 800936c:	bd10      	pop	{r4, pc}

0800936e <__sclose>:
 800936e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009372:	f000 be37 	b.w	8009fe4 <_close_r>

08009376 <strncpy>:
 8009376:	4603      	mov	r3, r0
 8009378:	b510      	push	{r4, lr}
 800937a:	3901      	subs	r1, #1
 800937c:	b132      	cbz	r2, 800938c <strncpy+0x16>
 800937e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009382:	3a01      	subs	r2, #1
 8009384:	f803 4b01 	strb.w	r4, [r3], #1
 8009388:	2c00      	cmp	r4, #0
 800938a:	d1f7      	bne.n	800937c <strncpy+0x6>
 800938c:	2100      	movs	r1, #0
 800938e:	441a      	add	r2, r3
 8009390:	4293      	cmp	r3, r2
 8009392:	d100      	bne.n	8009396 <strncpy+0x20>
 8009394:	bd10      	pop	{r4, pc}
 8009396:	f803 1b01 	strb.w	r1, [r3], #1
 800939a:	e7f9      	b.n	8009390 <strncpy+0x1a>

0800939c <__ssprint_r>:
 800939c:	6893      	ldr	r3, [r2, #8]
 800939e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093a2:	4680      	mov	r8, r0
 80093a4:	460c      	mov	r4, r1
 80093a6:	4617      	mov	r7, r2
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d061      	beq.n	8009470 <__ssprint_r+0xd4>
 80093ac:	2300      	movs	r3, #0
 80093ae:	469b      	mov	fp, r3
 80093b0:	f8d2 a000 	ldr.w	sl, [r2]
 80093b4:	9301      	str	r3, [sp, #4]
 80093b6:	f1bb 0f00 	cmp.w	fp, #0
 80093ba:	d02b      	beq.n	8009414 <__ssprint_r+0x78>
 80093bc:	68a6      	ldr	r6, [r4, #8]
 80093be:	455e      	cmp	r6, fp
 80093c0:	d844      	bhi.n	800944c <__ssprint_r+0xb0>
 80093c2:	89a2      	ldrh	r2, [r4, #12]
 80093c4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80093c8:	d03e      	beq.n	8009448 <__ssprint_r+0xac>
 80093ca:	6820      	ldr	r0, [r4, #0]
 80093cc:	6921      	ldr	r1, [r4, #16]
 80093ce:	6965      	ldr	r5, [r4, #20]
 80093d0:	eba0 0901 	sub.w	r9, r0, r1
 80093d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80093d8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80093dc:	f109 0001 	add.w	r0, r9, #1
 80093e0:	106d      	asrs	r5, r5, #1
 80093e2:	4458      	add	r0, fp
 80093e4:	4285      	cmp	r5, r0
 80093e6:	bf38      	it	cc
 80093e8:	4605      	movcc	r5, r0
 80093ea:	0553      	lsls	r3, r2, #21
 80093ec:	d545      	bpl.n	800947a <__ssprint_r+0xde>
 80093ee:	4629      	mov	r1, r5
 80093f0:	4640      	mov	r0, r8
 80093f2:	f7fa ffd7 	bl	80043a4 <_malloc_r>
 80093f6:	4606      	mov	r6, r0
 80093f8:	b9a0      	cbnz	r0, 8009424 <__ssprint_r+0x88>
 80093fa:	230c      	movs	r3, #12
 80093fc:	f8c8 3000 	str.w	r3, [r8]
 8009400:	89a3      	ldrh	r3, [r4, #12]
 8009402:	f04f 30ff 	mov.w	r0, #4294967295
 8009406:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800940a:	81a3      	strh	r3, [r4, #12]
 800940c:	2300      	movs	r3, #0
 800940e:	e9c7 3301 	strd	r3, r3, [r7, #4]
 8009412:	e02f      	b.n	8009474 <__ssprint_r+0xd8>
 8009414:	f8da 3000 	ldr.w	r3, [sl]
 8009418:	f8da b004 	ldr.w	fp, [sl, #4]
 800941c:	9301      	str	r3, [sp, #4]
 800941e:	f10a 0a08 	add.w	sl, sl, #8
 8009422:	e7c8      	b.n	80093b6 <__ssprint_r+0x1a>
 8009424:	464a      	mov	r2, r9
 8009426:	6921      	ldr	r1, [r4, #16]
 8009428:	f7ff fa2a 	bl	8008880 <memcpy>
 800942c:	89a2      	ldrh	r2, [r4, #12]
 800942e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8009432:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009436:	81a2      	strh	r2, [r4, #12]
 8009438:	6126      	str	r6, [r4, #16]
 800943a:	444e      	add	r6, r9
 800943c:	6026      	str	r6, [r4, #0]
 800943e:	465e      	mov	r6, fp
 8009440:	6165      	str	r5, [r4, #20]
 8009442:	eba5 0509 	sub.w	r5, r5, r9
 8009446:	60a5      	str	r5, [r4, #8]
 8009448:	455e      	cmp	r6, fp
 800944a:	d900      	bls.n	800944e <__ssprint_r+0xb2>
 800944c:	465e      	mov	r6, fp
 800944e:	4632      	mov	r2, r6
 8009450:	9901      	ldr	r1, [sp, #4]
 8009452:	6820      	ldr	r0, [r4, #0]
 8009454:	f7ff fa22 	bl	800889c <memmove>
 8009458:	68a2      	ldr	r2, [r4, #8]
 800945a:	1b92      	subs	r2, r2, r6
 800945c:	60a2      	str	r2, [r4, #8]
 800945e:	6822      	ldr	r2, [r4, #0]
 8009460:	4432      	add	r2, r6
 8009462:	6022      	str	r2, [r4, #0]
 8009464:	68ba      	ldr	r2, [r7, #8]
 8009466:	eba2 030b 	sub.w	r3, r2, fp
 800946a:	60bb      	str	r3, [r7, #8]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d1d1      	bne.n	8009414 <__ssprint_r+0x78>
 8009470:	2000      	movs	r0, #0
 8009472:	6078      	str	r0, [r7, #4]
 8009474:	b003      	add	sp, #12
 8009476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800947a:	462a      	mov	r2, r5
 800947c:	4640      	mov	r0, r8
 800947e:	f7ff fd5b 	bl	8008f38 <_realloc_r>
 8009482:	4606      	mov	r6, r0
 8009484:	2800      	cmp	r0, #0
 8009486:	d1d7      	bne.n	8009438 <__ssprint_r+0x9c>
 8009488:	4640      	mov	r0, r8
 800948a:	6921      	ldr	r1, [r4, #16]
 800948c:	f7fe ff4e 	bl	800832c <_free_r>
 8009490:	e7b3      	b.n	80093fa <__ssprint_r+0x5e>

08009492 <__sprint_r>:
 8009492:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009496:	6893      	ldr	r3, [r2, #8]
 8009498:	4680      	mov	r8, r0
 800949a:	460f      	mov	r7, r1
 800949c:	4614      	mov	r4, r2
 800949e:	b91b      	cbnz	r3, 80094a8 <__sprint_r+0x16>
 80094a0:	4618      	mov	r0, r3
 80094a2:	6053      	str	r3, [r2, #4]
 80094a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094a8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80094aa:	049d      	lsls	r5, r3, #18
 80094ac:	d520      	bpl.n	80094f0 <__sprint_r+0x5e>
 80094ae:	6815      	ldr	r5, [r2, #0]
 80094b0:	3508      	adds	r5, #8
 80094b2:	f04f 0900 	mov.w	r9, #0
 80094b6:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 80094ba:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 80094be:	45ca      	cmp	sl, r9
 80094c0:	dc0b      	bgt.n	80094da <__sprint_r+0x48>
 80094c2:	68a0      	ldr	r0, [r4, #8]
 80094c4:	f026 0603 	bic.w	r6, r6, #3
 80094c8:	1b80      	subs	r0, r0, r6
 80094ca:	60a0      	str	r0, [r4, #8]
 80094cc:	3508      	adds	r5, #8
 80094ce:	2800      	cmp	r0, #0
 80094d0:	d1ef      	bne.n	80094b2 <__sprint_r+0x20>
 80094d2:	2300      	movs	r3, #0
 80094d4:	e9c4 3301 	strd	r3, r3, [r4, #4]
 80094d8:	e7e4      	b.n	80094a4 <__sprint_r+0x12>
 80094da:	463a      	mov	r2, r7
 80094dc:	4640      	mov	r0, r8
 80094de:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 80094e2:	f000 fe3a 	bl	800a15a <_fputwc_r>
 80094e6:	1c43      	adds	r3, r0, #1
 80094e8:	d0f3      	beq.n	80094d2 <__sprint_r+0x40>
 80094ea:	f109 0901 	add.w	r9, r9, #1
 80094ee:	e7e6      	b.n	80094be <__sprint_r+0x2c>
 80094f0:	f7fe ffdc 	bl	80084ac <__sfvwrite_r>
 80094f4:	e7ed      	b.n	80094d2 <__sprint_r+0x40>
	...

080094f8 <_vfiprintf_r>:
 80094f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094fc:	b0bb      	sub	sp, #236	; 0xec
 80094fe:	460f      	mov	r7, r1
 8009500:	461d      	mov	r5, r3
 8009502:	461c      	mov	r4, r3
 8009504:	4681      	mov	r9, r0
 8009506:	9202      	str	r2, [sp, #8]
 8009508:	b118      	cbz	r0, 8009512 <_vfiprintf_r+0x1a>
 800950a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800950c:	b90b      	cbnz	r3, 8009512 <_vfiprintf_r+0x1a>
 800950e:	f7fe fe7d 	bl	800820c <__sinit>
 8009512:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009514:	07d8      	lsls	r0, r3, #31
 8009516:	d405      	bmi.n	8009524 <_vfiprintf_r+0x2c>
 8009518:	89bb      	ldrh	r3, [r7, #12]
 800951a:	0599      	lsls	r1, r3, #22
 800951c:	d402      	bmi.n	8009524 <_vfiprintf_r+0x2c>
 800951e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009520:	f7ff f932 	bl	8008788 <__retarget_lock_acquire_recursive>
 8009524:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8009528:	049a      	lsls	r2, r3, #18
 800952a:	d406      	bmi.n	800953a <_vfiprintf_r+0x42>
 800952c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009530:	81bb      	strh	r3, [r7, #12]
 8009532:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009534:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009538:	667b      	str	r3, [r7, #100]	; 0x64
 800953a:	89bb      	ldrh	r3, [r7, #12]
 800953c:	071e      	lsls	r6, r3, #28
 800953e:	d501      	bpl.n	8009544 <_vfiprintf_r+0x4c>
 8009540:	693b      	ldr	r3, [r7, #16]
 8009542:	b9ab      	cbnz	r3, 8009570 <_vfiprintf_r+0x78>
 8009544:	4639      	mov	r1, r7
 8009546:	4648      	mov	r0, r9
 8009548:	f7fd fec0 	bl	80072cc <__swsetup_r>
 800954c:	b180      	cbz	r0, 8009570 <_vfiprintf_r+0x78>
 800954e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009550:	07d8      	lsls	r0, r3, #31
 8009552:	d506      	bpl.n	8009562 <_vfiprintf_r+0x6a>
 8009554:	f04f 33ff 	mov.w	r3, #4294967295
 8009558:	9303      	str	r3, [sp, #12]
 800955a:	9803      	ldr	r0, [sp, #12]
 800955c:	b03b      	add	sp, #236	; 0xec
 800955e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009562:	89bb      	ldrh	r3, [r7, #12]
 8009564:	0599      	lsls	r1, r3, #22
 8009566:	d4f5      	bmi.n	8009554 <_vfiprintf_r+0x5c>
 8009568:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800956a:	f7ff f90e 	bl	800878a <__retarget_lock_release_recursive>
 800956e:	e7f1      	b.n	8009554 <_vfiprintf_r+0x5c>
 8009570:	89bb      	ldrh	r3, [r7, #12]
 8009572:	f003 021a 	and.w	r2, r3, #26
 8009576:	2a0a      	cmp	r2, #10
 8009578:	d114      	bne.n	80095a4 <_vfiprintf_r+0xac>
 800957a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800957e:	2a00      	cmp	r2, #0
 8009580:	db10      	blt.n	80095a4 <_vfiprintf_r+0xac>
 8009582:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009584:	07d2      	lsls	r2, r2, #31
 8009586:	d404      	bmi.n	8009592 <_vfiprintf_r+0x9a>
 8009588:	059e      	lsls	r6, r3, #22
 800958a:	d402      	bmi.n	8009592 <_vfiprintf_r+0x9a>
 800958c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800958e:	f7ff f8fc 	bl	800878a <__retarget_lock_release_recursive>
 8009592:	462b      	mov	r3, r5
 8009594:	4639      	mov	r1, r7
 8009596:	4648      	mov	r0, r9
 8009598:	9a02      	ldr	r2, [sp, #8]
 800959a:	b03b      	add	sp, #236	; 0xec
 800959c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095a0:	f000 bc38 	b.w	8009e14 <__sbprintf>
 80095a4:	2300      	movs	r3, #0
 80095a6:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 80095aa:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80095ae:	e9cd 3308 	strd	r3, r3, [sp, #32]
 80095b2:	ae11      	add	r6, sp, #68	; 0x44
 80095b4:	960e      	str	r6, [sp, #56]	; 0x38
 80095b6:	9303      	str	r3, [sp, #12]
 80095b8:	9b02      	ldr	r3, [sp, #8]
 80095ba:	461d      	mov	r5, r3
 80095bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80095c0:	b10a      	cbz	r2, 80095c6 <_vfiprintf_r+0xce>
 80095c2:	2a25      	cmp	r2, #37	; 0x25
 80095c4:	d1f9      	bne.n	80095ba <_vfiprintf_r+0xc2>
 80095c6:	9b02      	ldr	r3, [sp, #8]
 80095c8:	ebb5 0803 	subs.w	r8, r5, r3
 80095cc:	d00d      	beq.n	80095ea <_vfiprintf_r+0xf2>
 80095ce:	e9c6 3800 	strd	r3, r8, [r6]
 80095d2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80095d4:	4443      	add	r3, r8
 80095d6:	9310      	str	r3, [sp, #64]	; 0x40
 80095d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80095da:	3301      	adds	r3, #1
 80095dc:	2b07      	cmp	r3, #7
 80095de:	930f      	str	r3, [sp, #60]	; 0x3c
 80095e0:	dc75      	bgt.n	80096ce <_vfiprintf_r+0x1d6>
 80095e2:	3608      	adds	r6, #8
 80095e4:	9b03      	ldr	r3, [sp, #12]
 80095e6:	4443      	add	r3, r8
 80095e8:	9303      	str	r3, [sp, #12]
 80095ea:	782b      	ldrb	r3, [r5, #0]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	f000 83d5 	beq.w	8009d9c <_vfiprintf_r+0x8a4>
 80095f2:	2300      	movs	r3, #0
 80095f4:	f04f 31ff 	mov.w	r1, #4294967295
 80095f8:	469a      	mov	sl, r3
 80095fa:	1c6a      	adds	r2, r5, #1
 80095fc:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8009600:	9101      	str	r1, [sp, #4]
 8009602:	9304      	str	r3, [sp, #16]
 8009604:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009608:	9202      	str	r2, [sp, #8]
 800960a:	f1a3 0220 	sub.w	r2, r3, #32
 800960e:	2a5a      	cmp	r2, #90	; 0x5a
 8009610:	f200 831d 	bhi.w	8009c4e <_vfiprintf_r+0x756>
 8009614:	e8df f012 	tbh	[pc, r2, lsl #1]
 8009618:	031b009a 	.word	0x031b009a
 800961c:	00a2031b 	.word	0x00a2031b
 8009620:	031b031b 	.word	0x031b031b
 8009624:	0082031b 	.word	0x0082031b
 8009628:	031b031b 	.word	0x031b031b
 800962c:	00af00a5 	.word	0x00af00a5
 8009630:	00ac031b 	.word	0x00ac031b
 8009634:	031b00b1 	.word	0x031b00b1
 8009638:	00cf00cc 	.word	0x00cf00cc
 800963c:	00cf00cf 	.word	0x00cf00cf
 8009640:	00cf00cf 	.word	0x00cf00cf
 8009644:	00cf00cf 	.word	0x00cf00cf
 8009648:	00cf00cf 	.word	0x00cf00cf
 800964c:	031b031b 	.word	0x031b031b
 8009650:	031b031b 	.word	0x031b031b
 8009654:	031b031b 	.word	0x031b031b
 8009658:	031b031b 	.word	0x031b031b
 800965c:	00f9031b 	.word	0x00f9031b
 8009660:	031b0107 	.word	0x031b0107
 8009664:	031b031b 	.word	0x031b031b
 8009668:	031b031b 	.word	0x031b031b
 800966c:	031b031b 	.word	0x031b031b
 8009670:	031b031b 	.word	0x031b031b
 8009674:	0156031b 	.word	0x0156031b
 8009678:	031b031b 	.word	0x031b031b
 800967c:	01a0031b 	.word	0x01a0031b
 8009680:	027d031b 	.word	0x027d031b
 8009684:	031b031b 	.word	0x031b031b
 8009688:	031b029d 	.word	0x031b029d
 800968c:	031b031b 	.word	0x031b031b
 8009690:	031b031b 	.word	0x031b031b
 8009694:	031b031b 	.word	0x031b031b
 8009698:	031b031b 	.word	0x031b031b
 800969c:	00f9031b 	.word	0x00f9031b
 80096a0:	031b0109 	.word	0x031b0109
 80096a4:	031b031b 	.word	0x031b031b
 80096a8:	010900df 	.word	0x010900df
 80096ac:	031b00f3 	.word	0x031b00f3
 80096b0:	031b00ec 	.word	0x031b00ec
 80096b4:	01580134 	.word	0x01580134
 80096b8:	00f3018d 	.word	0x00f3018d
 80096bc:	01a0031b 	.word	0x01a0031b
 80096c0:	027f0098 	.word	0x027f0098
 80096c4:	031b031b 	.word	0x031b031b
 80096c8:	031b0065 	.word	0x031b0065
 80096cc:	0098      	.short	0x0098
 80096ce:	4639      	mov	r1, r7
 80096d0:	4648      	mov	r0, r9
 80096d2:	aa0e      	add	r2, sp, #56	; 0x38
 80096d4:	f7ff fedd 	bl	8009492 <__sprint_r>
 80096d8:	2800      	cmp	r0, #0
 80096da:	f040 833e 	bne.w	8009d5a <_vfiprintf_r+0x862>
 80096de:	ae11      	add	r6, sp, #68	; 0x44
 80096e0:	e780      	b.n	80095e4 <_vfiprintf_r+0xec>
 80096e2:	4a9c      	ldr	r2, [pc, #624]	; (8009954 <_vfiprintf_r+0x45c>)
 80096e4:	9206      	str	r2, [sp, #24]
 80096e6:	f01a 0220 	ands.w	r2, sl, #32
 80096ea:	f000 8234 	beq.w	8009b56 <_vfiprintf_r+0x65e>
 80096ee:	3407      	adds	r4, #7
 80096f0:	f024 0207 	bic.w	r2, r4, #7
 80096f4:	4693      	mov	fp, r2
 80096f6:	6855      	ldr	r5, [r2, #4]
 80096f8:	f85b 4b08 	ldr.w	r4, [fp], #8
 80096fc:	f01a 0f01 	tst.w	sl, #1
 8009700:	d009      	beq.n	8009716 <_vfiprintf_r+0x21e>
 8009702:	ea54 0205 	orrs.w	r2, r4, r5
 8009706:	bf1f      	itttt	ne
 8009708:	2230      	movne	r2, #48	; 0x30
 800970a:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800970e:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 8009712:	f04a 0a02 	orrne.w	sl, sl, #2
 8009716:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800971a:	e118      	b.n	800994e <_vfiprintf_r+0x456>
 800971c:	4648      	mov	r0, r9
 800971e:	f7ff f82d 	bl	800877c <_localeconv_r>
 8009722:	6843      	ldr	r3, [r0, #4]
 8009724:	4618      	mov	r0, r3
 8009726:	9309      	str	r3, [sp, #36]	; 0x24
 8009728:	f7f6 fd12 	bl	8000150 <strlen>
 800972c:	9008      	str	r0, [sp, #32]
 800972e:	4648      	mov	r0, r9
 8009730:	f7ff f824 	bl	800877c <_localeconv_r>
 8009734:	6883      	ldr	r3, [r0, #8]
 8009736:	9307      	str	r3, [sp, #28]
 8009738:	9b08      	ldr	r3, [sp, #32]
 800973a:	b12b      	cbz	r3, 8009748 <_vfiprintf_r+0x250>
 800973c:	9b07      	ldr	r3, [sp, #28]
 800973e:	b11b      	cbz	r3, 8009748 <_vfiprintf_r+0x250>
 8009740:	781b      	ldrb	r3, [r3, #0]
 8009742:	b10b      	cbz	r3, 8009748 <_vfiprintf_r+0x250>
 8009744:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8009748:	9a02      	ldr	r2, [sp, #8]
 800974a:	e75b      	b.n	8009604 <_vfiprintf_r+0x10c>
 800974c:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8009750:	2b00      	cmp	r3, #0
 8009752:	d1f9      	bne.n	8009748 <_vfiprintf_r+0x250>
 8009754:	2320      	movs	r3, #32
 8009756:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800975a:	e7f5      	b.n	8009748 <_vfiprintf_r+0x250>
 800975c:	f04a 0a01 	orr.w	sl, sl, #1
 8009760:	e7f2      	b.n	8009748 <_vfiprintf_r+0x250>
 8009762:	f854 3b04 	ldr.w	r3, [r4], #4
 8009766:	2b00      	cmp	r3, #0
 8009768:	9304      	str	r3, [sp, #16]
 800976a:	daed      	bge.n	8009748 <_vfiprintf_r+0x250>
 800976c:	425b      	negs	r3, r3
 800976e:	9304      	str	r3, [sp, #16]
 8009770:	f04a 0a04 	orr.w	sl, sl, #4
 8009774:	e7e8      	b.n	8009748 <_vfiprintf_r+0x250>
 8009776:	232b      	movs	r3, #43	; 0x2b
 8009778:	e7ed      	b.n	8009756 <_vfiprintf_r+0x25e>
 800977a:	9a02      	ldr	r2, [sp, #8]
 800977c:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009780:	2b2a      	cmp	r3, #42	; 0x2a
 8009782:	d112      	bne.n	80097aa <_vfiprintf_r+0x2b2>
 8009784:	f854 0b04 	ldr.w	r0, [r4], #4
 8009788:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800978c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009790:	e7da      	b.n	8009748 <_vfiprintf_r+0x250>
 8009792:	200a      	movs	r0, #10
 8009794:	9b01      	ldr	r3, [sp, #4]
 8009796:	fb00 1303 	mla	r3, r0, r3, r1
 800979a:	9301      	str	r3, [sp, #4]
 800979c:	f812 3b01 	ldrb.w	r3, [r2], #1
 80097a0:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80097a4:	2909      	cmp	r1, #9
 80097a6:	d9f4      	bls.n	8009792 <_vfiprintf_r+0x29a>
 80097a8:	e72e      	b.n	8009608 <_vfiprintf_r+0x110>
 80097aa:	2100      	movs	r1, #0
 80097ac:	9101      	str	r1, [sp, #4]
 80097ae:	e7f7      	b.n	80097a0 <_vfiprintf_r+0x2a8>
 80097b0:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 80097b4:	e7c8      	b.n	8009748 <_vfiprintf_r+0x250>
 80097b6:	2100      	movs	r1, #0
 80097b8:	9a02      	ldr	r2, [sp, #8]
 80097ba:	9104      	str	r1, [sp, #16]
 80097bc:	200a      	movs	r0, #10
 80097be:	9904      	ldr	r1, [sp, #16]
 80097c0:	3b30      	subs	r3, #48	; 0x30
 80097c2:	fb00 3301 	mla	r3, r0, r1, r3
 80097c6:	9304      	str	r3, [sp, #16]
 80097c8:	f812 3b01 	ldrb.w	r3, [r2], #1
 80097cc:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80097d0:	2909      	cmp	r1, #9
 80097d2:	d9f3      	bls.n	80097bc <_vfiprintf_r+0x2c4>
 80097d4:	e718      	b.n	8009608 <_vfiprintf_r+0x110>
 80097d6:	9b02      	ldr	r3, [sp, #8]
 80097d8:	781b      	ldrb	r3, [r3, #0]
 80097da:	2b68      	cmp	r3, #104	; 0x68
 80097dc:	bf01      	itttt	eq
 80097de:	9b02      	ldreq	r3, [sp, #8]
 80097e0:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 80097e4:	3301      	addeq	r3, #1
 80097e6:	9302      	streq	r3, [sp, #8]
 80097e8:	bf18      	it	ne
 80097ea:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 80097ee:	e7ab      	b.n	8009748 <_vfiprintf_r+0x250>
 80097f0:	9b02      	ldr	r3, [sp, #8]
 80097f2:	781b      	ldrb	r3, [r3, #0]
 80097f4:	2b6c      	cmp	r3, #108	; 0x6c
 80097f6:	d105      	bne.n	8009804 <_vfiprintf_r+0x30c>
 80097f8:	9b02      	ldr	r3, [sp, #8]
 80097fa:	3301      	adds	r3, #1
 80097fc:	9302      	str	r3, [sp, #8]
 80097fe:	f04a 0a20 	orr.w	sl, sl, #32
 8009802:	e7a1      	b.n	8009748 <_vfiprintf_r+0x250>
 8009804:	f04a 0a10 	orr.w	sl, sl, #16
 8009808:	e79e      	b.n	8009748 <_vfiprintf_r+0x250>
 800980a:	46a3      	mov	fp, r4
 800980c:	2100      	movs	r1, #0
 800980e:	f85b 3b04 	ldr.w	r3, [fp], #4
 8009812:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 8009816:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800981a:	2301      	movs	r3, #1
 800981c:	460d      	mov	r5, r1
 800981e:	9301      	str	r3, [sp, #4]
 8009820:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 8009824:	e0ad      	b.n	8009982 <_vfiprintf_r+0x48a>
 8009826:	f04a 0a10 	orr.w	sl, sl, #16
 800982a:	f01a 0f20 	tst.w	sl, #32
 800982e:	d010      	beq.n	8009852 <_vfiprintf_r+0x35a>
 8009830:	3407      	adds	r4, #7
 8009832:	f024 0307 	bic.w	r3, r4, #7
 8009836:	469b      	mov	fp, r3
 8009838:	685d      	ldr	r5, [r3, #4]
 800983a:	f85b 4b08 	ldr.w	r4, [fp], #8
 800983e:	2d00      	cmp	r5, #0
 8009840:	da05      	bge.n	800984e <_vfiprintf_r+0x356>
 8009842:	232d      	movs	r3, #45	; 0x2d
 8009844:	4264      	negs	r4, r4
 8009846:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800984a:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800984e:	2301      	movs	r3, #1
 8009850:	e04a      	b.n	80098e8 <_vfiprintf_r+0x3f0>
 8009852:	46a3      	mov	fp, r4
 8009854:	f01a 0f10 	tst.w	sl, #16
 8009858:	f85b 5b04 	ldr.w	r5, [fp], #4
 800985c:	d002      	beq.n	8009864 <_vfiprintf_r+0x36c>
 800985e:	462c      	mov	r4, r5
 8009860:	17ed      	asrs	r5, r5, #31
 8009862:	e7ec      	b.n	800983e <_vfiprintf_r+0x346>
 8009864:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009868:	d003      	beq.n	8009872 <_vfiprintf_r+0x37a>
 800986a:	b22c      	sxth	r4, r5
 800986c:	f345 35c0 	sbfx	r5, r5, #15, #1
 8009870:	e7e5      	b.n	800983e <_vfiprintf_r+0x346>
 8009872:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009876:	d0f2      	beq.n	800985e <_vfiprintf_r+0x366>
 8009878:	b26c      	sxtb	r4, r5
 800987a:	f345 15c0 	sbfx	r5, r5, #7, #1
 800987e:	e7de      	b.n	800983e <_vfiprintf_r+0x346>
 8009880:	f01a 0f20 	tst.w	sl, #32
 8009884:	f104 0b04 	add.w	fp, r4, #4
 8009888:	d007      	beq.n	800989a <_vfiprintf_r+0x3a2>
 800988a:	9a03      	ldr	r2, [sp, #12]
 800988c:	6823      	ldr	r3, [r4, #0]
 800988e:	9903      	ldr	r1, [sp, #12]
 8009890:	17d2      	asrs	r2, r2, #31
 8009892:	e9c3 1200 	strd	r1, r2, [r3]
 8009896:	465c      	mov	r4, fp
 8009898:	e68e      	b.n	80095b8 <_vfiprintf_r+0xc0>
 800989a:	f01a 0f10 	tst.w	sl, #16
 800989e:	d003      	beq.n	80098a8 <_vfiprintf_r+0x3b0>
 80098a0:	6823      	ldr	r3, [r4, #0]
 80098a2:	9a03      	ldr	r2, [sp, #12]
 80098a4:	601a      	str	r2, [r3, #0]
 80098a6:	e7f6      	b.n	8009896 <_vfiprintf_r+0x39e>
 80098a8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80098ac:	d003      	beq.n	80098b6 <_vfiprintf_r+0x3be>
 80098ae:	6823      	ldr	r3, [r4, #0]
 80098b0:	9a03      	ldr	r2, [sp, #12]
 80098b2:	801a      	strh	r2, [r3, #0]
 80098b4:	e7ef      	b.n	8009896 <_vfiprintf_r+0x39e>
 80098b6:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80098ba:	d0f1      	beq.n	80098a0 <_vfiprintf_r+0x3a8>
 80098bc:	6823      	ldr	r3, [r4, #0]
 80098be:	9a03      	ldr	r2, [sp, #12]
 80098c0:	701a      	strb	r2, [r3, #0]
 80098c2:	e7e8      	b.n	8009896 <_vfiprintf_r+0x39e>
 80098c4:	f04a 0a10 	orr.w	sl, sl, #16
 80098c8:	f01a 0320 	ands.w	r3, sl, #32
 80098cc:	d01f      	beq.n	800990e <_vfiprintf_r+0x416>
 80098ce:	3407      	adds	r4, #7
 80098d0:	f024 0307 	bic.w	r3, r4, #7
 80098d4:	469b      	mov	fp, r3
 80098d6:	685d      	ldr	r5, [r3, #4]
 80098d8:	f85b 4b08 	ldr.w	r4, [fp], #8
 80098dc:	2300      	movs	r3, #0
 80098de:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 80098e2:	2200      	movs	r2, #0
 80098e4:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 80098e8:	9a01      	ldr	r2, [sp, #4]
 80098ea:	3201      	adds	r2, #1
 80098ec:	f000 8263 	beq.w	8009db6 <_vfiprintf_r+0x8be>
 80098f0:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 80098f4:	9205      	str	r2, [sp, #20]
 80098f6:	ea54 0205 	orrs.w	r2, r4, r5
 80098fa:	f040 8262 	bne.w	8009dc2 <_vfiprintf_r+0x8ca>
 80098fe:	9a01      	ldr	r2, [sp, #4]
 8009900:	2a00      	cmp	r2, #0
 8009902:	f000 8199 	beq.w	8009c38 <_vfiprintf_r+0x740>
 8009906:	2b01      	cmp	r3, #1
 8009908:	f040 825e 	bne.w	8009dc8 <_vfiprintf_r+0x8d0>
 800990c:	e13a      	b.n	8009b84 <_vfiprintf_r+0x68c>
 800990e:	46a3      	mov	fp, r4
 8009910:	f01a 0510 	ands.w	r5, sl, #16
 8009914:	f85b 4b04 	ldr.w	r4, [fp], #4
 8009918:	d001      	beq.n	800991e <_vfiprintf_r+0x426>
 800991a:	461d      	mov	r5, r3
 800991c:	e7de      	b.n	80098dc <_vfiprintf_r+0x3e4>
 800991e:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 8009922:	d001      	beq.n	8009928 <_vfiprintf_r+0x430>
 8009924:	b2a4      	uxth	r4, r4
 8009926:	e7d9      	b.n	80098dc <_vfiprintf_r+0x3e4>
 8009928:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800992c:	d0d6      	beq.n	80098dc <_vfiprintf_r+0x3e4>
 800992e:	b2e4      	uxtb	r4, r4
 8009930:	e7f3      	b.n	800991a <_vfiprintf_r+0x422>
 8009932:	2330      	movs	r3, #48	; 0x30
 8009934:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
 8009938:	2378      	movs	r3, #120	; 0x78
 800993a:	46a3      	mov	fp, r4
 800993c:	2500      	movs	r5, #0
 800993e:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
 8009942:	4b04      	ldr	r3, [pc, #16]	; (8009954 <_vfiprintf_r+0x45c>)
 8009944:	f85b 4b04 	ldr.w	r4, [fp], #4
 8009948:	f04a 0a02 	orr.w	sl, sl, #2
 800994c:	9306      	str	r3, [sp, #24]
 800994e:	2302      	movs	r3, #2
 8009950:	e7c7      	b.n	80098e2 <_vfiprintf_r+0x3ea>
 8009952:	bf00      	nop
 8009954:	0800aa50 	.word	0x0800aa50
 8009958:	46a3      	mov	fp, r4
 800995a:	2500      	movs	r5, #0
 800995c:	9b01      	ldr	r3, [sp, #4]
 800995e:	f85b 8b04 	ldr.w	r8, [fp], #4
 8009962:	1c5c      	adds	r4, r3, #1
 8009964:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 8009968:	f000 80ce 	beq.w	8009b08 <_vfiprintf_r+0x610>
 800996c:	461a      	mov	r2, r3
 800996e:	4629      	mov	r1, r5
 8009970:	4640      	mov	r0, r8
 8009972:	f7fe ff77 	bl	8008864 <memchr>
 8009976:	2800      	cmp	r0, #0
 8009978:	f000 8173 	beq.w	8009c62 <_vfiprintf_r+0x76a>
 800997c:	eba0 0308 	sub.w	r3, r0, r8
 8009980:	9301      	str	r3, [sp, #4]
 8009982:	9b01      	ldr	r3, [sp, #4]
 8009984:	42ab      	cmp	r3, r5
 8009986:	bfb8      	it	lt
 8009988:	462b      	movlt	r3, r5
 800998a:	9305      	str	r3, [sp, #20]
 800998c:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8009990:	b113      	cbz	r3, 8009998 <_vfiprintf_r+0x4a0>
 8009992:	9b05      	ldr	r3, [sp, #20]
 8009994:	3301      	adds	r3, #1
 8009996:	9305      	str	r3, [sp, #20]
 8009998:	f01a 0302 	ands.w	r3, sl, #2
 800999c:	930a      	str	r3, [sp, #40]	; 0x28
 800999e:	bf1e      	ittt	ne
 80099a0:	9b05      	ldrne	r3, [sp, #20]
 80099a2:	3302      	addne	r3, #2
 80099a4:	9305      	strne	r3, [sp, #20]
 80099a6:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 80099aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80099ac:	d11f      	bne.n	80099ee <_vfiprintf_r+0x4f6>
 80099ae:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 80099b2:	1a9c      	subs	r4, r3, r2
 80099b4:	2c00      	cmp	r4, #0
 80099b6:	dd1a      	ble.n	80099ee <_vfiprintf_r+0x4f6>
 80099b8:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 80099bc:	48aa      	ldr	r0, [pc, #680]	; (8009c68 <_vfiprintf_r+0x770>)
 80099be:	2c10      	cmp	r4, #16
 80099c0:	f103 0301 	add.w	r3, r3, #1
 80099c4:	f106 0108 	add.w	r1, r6, #8
 80099c8:	6030      	str	r0, [r6, #0]
 80099ca:	f300 8153 	bgt.w	8009c74 <_vfiprintf_r+0x77c>
 80099ce:	6074      	str	r4, [r6, #4]
 80099d0:	2b07      	cmp	r3, #7
 80099d2:	4414      	add	r4, r2
 80099d4:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 80099d8:	f340 815e 	ble.w	8009c98 <_vfiprintf_r+0x7a0>
 80099dc:	4639      	mov	r1, r7
 80099de:	4648      	mov	r0, r9
 80099e0:	aa0e      	add	r2, sp, #56	; 0x38
 80099e2:	f7ff fd56 	bl	8009492 <__sprint_r>
 80099e6:	2800      	cmp	r0, #0
 80099e8:	f040 81b7 	bne.w	8009d5a <_vfiprintf_r+0x862>
 80099ec:	ae11      	add	r6, sp, #68	; 0x44
 80099ee:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80099f2:	b173      	cbz	r3, 8009a12 <_vfiprintf_r+0x51a>
 80099f4:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80099f8:	6032      	str	r2, [r6, #0]
 80099fa:	2201      	movs	r2, #1
 80099fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80099fe:	6072      	str	r2, [r6, #4]
 8009a00:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009a02:	3301      	adds	r3, #1
 8009a04:	3201      	adds	r2, #1
 8009a06:	2b07      	cmp	r3, #7
 8009a08:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 8009a0c:	f300 8146 	bgt.w	8009c9c <_vfiprintf_r+0x7a4>
 8009a10:	3608      	adds	r6, #8
 8009a12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a14:	b16b      	cbz	r3, 8009a32 <_vfiprintf_r+0x53a>
 8009a16:	aa0d      	add	r2, sp, #52	; 0x34
 8009a18:	6032      	str	r2, [r6, #0]
 8009a1a:	2202      	movs	r2, #2
 8009a1c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009a1e:	6072      	str	r2, [r6, #4]
 8009a20:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009a22:	3301      	adds	r3, #1
 8009a24:	3202      	adds	r2, #2
 8009a26:	2b07      	cmp	r3, #7
 8009a28:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 8009a2c:	f300 813f 	bgt.w	8009cae <_vfiprintf_r+0x7b6>
 8009a30:	3608      	adds	r6, #8
 8009a32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a34:	2b80      	cmp	r3, #128	; 0x80
 8009a36:	d11f      	bne.n	8009a78 <_vfiprintf_r+0x580>
 8009a38:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8009a3c:	1a9c      	subs	r4, r3, r2
 8009a3e:	2c00      	cmp	r4, #0
 8009a40:	dd1a      	ble.n	8009a78 <_vfiprintf_r+0x580>
 8009a42:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 8009a46:	4889      	ldr	r0, [pc, #548]	; (8009c6c <_vfiprintf_r+0x774>)
 8009a48:	2c10      	cmp	r4, #16
 8009a4a:	f103 0301 	add.w	r3, r3, #1
 8009a4e:	f106 0108 	add.w	r1, r6, #8
 8009a52:	6030      	str	r0, [r6, #0]
 8009a54:	f300 8134 	bgt.w	8009cc0 <_vfiprintf_r+0x7c8>
 8009a58:	6074      	str	r4, [r6, #4]
 8009a5a:	2b07      	cmp	r3, #7
 8009a5c:	4414      	add	r4, r2
 8009a5e:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 8009a62:	f340 813f 	ble.w	8009ce4 <_vfiprintf_r+0x7ec>
 8009a66:	4639      	mov	r1, r7
 8009a68:	4648      	mov	r0, r9
 8009a6a:	aa0e      	add	r2, sp, #56	; 0x38
 8009a6c:	f7ff fd11 	bl	8009492 <__sprint_r>
 8009a70:	2800      	cmp	r0, #0
 8009a72:	f040 8172 	bne.w	8009d5a <_vfiprintf_r+0x862>
 8009a76:	ae11      	add	r6, sp, #68	; 0x44
 8009a78:	9b01      	ldr	r3, [sp, #4]
 8009a7a:	1aec      	subs	r4, r5, r3
 8009a7c:	2c00      	cmp	r4, #0
 8009a7e:	dd1a      	ble.n	8009ab6 <_vfiprintf_r+0x5be>
 8009a80:	4d7a      	ldr	r5, [pc, #488]	; (8009c6c <_vfiprintf_r+0x774>)
 8009a82:	2c10      	cmp	r4, #16
 8009a84:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 8009a88:	f106 0208 	add.w	r2, r6, #8
 8009a8c:	f103 0301 	add.w	r3, r3, #1
 8009a90:	6035      	str	r5, [r6, #0]
 8009a92:	f300 8129 	bgt.w	8009ce8 <_vfiprintf_r+0x7f0>
 8009a96:	6074      	str	r4, [r6, #4]
 8009a98:	2b07      	cmp	r3, #7
 8009a9a:	440c      	add	r4, r1
 8009a9c:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 8009aa0:	f340 8133 	ble.w	8009d0a <_vfiprintf_r+0x812>
 8009aa4:	4639      	mov	r1, r7
 8009aa6:	4648      	mov	r0, r9
 8009aa8:	aa0e      	add	r2, sp, #56	; 0x38
 8009aaa:	f7ff fcf2 	bl	8009492 <__sprint_r>
 8009aae:	2800      	cmp	r0, #0
 8009ab0:	f040 8153 	bne.w	8009d5a <_vfiprintf_r+0x862>
 8009ab4:	ae11      	add	r6, sp, #68	; 0x44
 8009ab6:	9b01      	ldr	r3, [sp, #4]
 8009ab8:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009aba:	6073      	str	r3, [r6, #4]
 8009abc:	4418      	add	r0, r3
 8009abe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009ac0:	f8c6 8000 	str.w	r8, [r6]
 8009ac4:	3301      	adds	r3, #1
 8009ac6:	2b07      	cmp	r3, #7
 8009ac8:	9010      	str	r0, [sp, #64]	; 0x40
 8009aca:	930f      	str	r3, [sp, #60]	; 0x3c
 8009acc:	f300 811f 	bgt.w	8009d0e <_vfiprintf_r+0x816>
 8009ad0:	f106 0308 	add.w	r3, r6, #8
 8009ad4:	f01a 0f04 	tst.w	sl, #4
 8009ad8:	f040 8121 	bne.w	8009d1e <_vfiprintf_r+0x826>
 8009adc:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8009ae0:	9905      	ldr	r1, [sp, #20]
 8009ae2:	428a      	cmp	r2, r1
 8009ae4:	bfac      	ite	ge
 8009ae6:	189b      	addge	r3, r3, r2
 8009ae8:	185b      	addlt	r3, r3, r1
 8009aea:	9303      	str	r3, [sp, #12]
 8009aec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009aee:	b13b      	cbz	r3, 8009b00 <_vfiprintf_r+0x608>
 8009af0:	4639      	mov	r1, r7
 8009af2:	4648      	mov	r0, r9
 8009af4:	aa0e      	add	r2, sp, #56	; 0x38
 8009af6:	f7ff fccc 	bl	8009492 <__sprint_r>
 8009afa:	2800      	cmp	r0, #0
 8009afc:	f040 812d 	bne.w	8009d5a <_vfiprintf_r+0x862>
 8009b00:	2300      	movs	r3, #0
 8009b02:	ae11      	add	r6, sp, #68	; 0x44
 8009b04:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b06:	e6c6      	b.n	8009896 <_vfiprintf_r+0x39e>
 8009b08:	4640      	mov	r0, r8
 8009b0a:	f7f6 fb21 	bl	8000150 <strlen>
 8009b0e:	9001      	str	r0, [sp, #4]
 8009b10:	e737      	b.n	8009982 <_vfiprintf_r+0x48a>
 8009b12:	f04a 0a10 	orr.w	sl, sl, #16
 8009b16:	f01a 0320 	ands.w	r3, sl, #32
 8009b1a:	d008      	beq.n	8009b2e <_vfiprintf_r+0x636>
 8009b1c:	3407      	adds	r4, #7
 8009b1e:	f024 0307 	bic.w	r3, r4, #7
 8009b22:	469b      	mov	fp, r3
 8009b24:	685d      	ldr	r5, [r3, #4]
 8009b26:	f85b 4b08 	ldr.w	r4, [fp], #8
 8009b2a:	2301      	movs	r3, #1
 8009b2c:	e6d9      	b.n	80098e2 <_vfiprintf_r+0x3ea>
 8009b2e:	46a3      	mov	fp, r4
 8009b30:	f01a 0510 	ands.w	r5, sl, #16
 8009b34:	f85b 4b04 	ldr.w	r4, [fp], #4
 8009b38:	d001      	beq.n	8009b3e <_vfiprintf_r+0x646>
 8009b3a:	461d      	mov	r5, r3
 8009b3c:	e7f5      	b.n	8009b2a <_vfiprintf_r+0x632>
 8009b3e:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 8009b42:	d001      	beq.n	8009b48 <_vfiprintf_r+0x650>
 8009b44:	b2a4      	uxth	r4, r4
 8009b46:	e7f0      	b.n	8009b2a <_vfiprintf_r+0x632>
 8009b48:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 8009b4c:	d0ed      	beq.n	8009b2a <_vfiprintf_r+0x632>
 8009b4e:	b2e4      	uxtb	r4, r4
 8009b50:	e7f3      	b.n	8009b3a <_vfiprintf_r+0x642>
 8009b52:	4a47      	ldr	r2, [pc, #284]	; (8009c70 <_vfiprintf_r+0x778>)
 8009b54:	e5c6      	b.n	80096e4 <_vfiprintf_r+0x1ec>
 8009b56:	46a3      	mov	fp, r4
 8009b58:	f01a 0510 	ands.w	r5, sl, #16
 8009b5c:	f85b 4b04 	ldr.w	r4, [fp], #4
 8009b60:	d001      	beq.n	8009b66 <_vfiprintf_r+0x66e>
 8009b62:	4615      	mov	r5, r2
 8009b64:	e5ca      	b.n	80096fc <_vfiprintf_r+0x204>
 8009b66:	f01a 0240 	ands.w	r2, sl, #64	; 0x40
 8009b6a:	d001      	beq.n	8009b70 <_vfiprintf_r+0x678>
 8009b6c:	b2a4      	uxth	r4, r4
 8009b6e:	e5c5      	b.n	80096fc <_vfiprintf_r+0x204>
 8009b70:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 8009b74:	f43f adc2 	beq.w	80096fc <_vfiprintf_r+0x204>
 8009b78:	b2e4      	uxtb	r4, r4
 8009b7a:	e7f2      	b.n	8009b62 <_vfiprintf_r+0x66a>
 8009b7c:	2c0a      	cmp	r4, #10
 8009b7e:	f175 0300 	sbcs.w	r3, r5, #0
 8009b82:	d205      	bcs.n	8009b90 <_vfiprintf_r+0x698>
 8009b84:	3430      	adds	r4, #48	; 0x30
 8009b86:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 8009b8a:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 8009b8e:	e137      	b.n	8009e00 <_vfiprintf_r+0x908>
 8009b90:	f04f 0a00 	mov.w	sl, #0
 8009b94:	ab3a      	add	r3, sp, #232	; 0xe8
 8009b96:	930a      	str	r3, [sp, #40]	; 0x28
 8009b98:	9b05      	ldr	r3, [sp, #20]
 8009b9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009b9e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009ba0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ba2:	220a      	movs	r2, #10
 8009ba4:	4620      	mov	r0, r4
 8009ba6:	4629      	mov	r1, r5
 8009ba8:	f103 38ff 	add.w	r8, r3, #4294967295
 8009bac:	2300      	movs	r3, #0
 8009bae:	f7f7 f9ef 	bl	8000f90 <__aeabi_uldivmod>
 8009bb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bb4:	3230      	adds	r2, #48	; 0x30
 8009bb6:	f803 2c01 	strb.w	r2, [r3, #-1]
 8009bba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009bbc:	f10a 0a01 	add.w	sl, sl, #1
 8009bc0:	b1d3      	cbz	r3, 8009bf8 <_vfiprintf_r+0x700>
 8009bc2:	9b07      	ldr	r3, [sp, #28]
 8009bc4:	781b      	ldrb	r3, [r3, #0]
 8009bc6:	4553      	cmp	r3, sl
 8009bc8:	d116      	bne.n	8009bf8 <_vfiprintf_r+0x700>
 8009bca:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 8009bce:	d013      	beq.n	8009bf8 <_vfiprintf_r+0x700>
 8009bd0:	2c0a      	cmp	r4, #10
 8009bd2:	f175 0300 	sbcs.w	r3, r5, #0
 8009bd6:	d30f      	bcc.n	8009bf8 <_vfiprintf_r+0x700>
 8009bd8:	9b08      	ldr	r3, [sp, #32]
 8009bda:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009bdc:	eba8 0803 	sub.w	r8, r8, r3
 8009be0:	461a      	mov	r2, r3
 8009be2:	4640      	mov	r0, r8
 8009be4:	f7ff fbc7 	bl	8009376 <strncpy>
 8009be8:	9b07      	ldr	r3, [sp, #28]
 8009bea:	785b      	ldrb	r3, [r3, #1]
 8009bec:	b1a3      	cbz	r3, 8009c18 <_vfiprintf_r+0x720>
 8009bee:	f04f 0a00 	mov.w	sl, #0
 8009bf2:	9b07      	ldr	r3, [sp, #28]
 8009bf4:	3301      	adds	r3, #1
 8009bf6:	9307      	str	r3, [sp, #28]
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	220a      	movs	r2, #10
 8009bfc:	4620      	mov	r0, r4
 8009bfe:	4629      	mov	r1, r5
 8009c00:	f7f7 f9c6 	bl	8000f90 <__aeabi_uldivmod>
 8009c04:	2c0a      	cmp	r4, #10
 8009c06:	f175 0300 	sbcs.w	r3, r5, #0
 8009c0a:	f0c0 80f9 	bcc.w	8009e00 <_vfiprintf_r+0x908>
 8009c0e:	4604      	mov	r4, r0
 8009c10:	460d      	mov	r5, r1
 8009c12:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8009c16:	e7c3      	b.n	8009ba0 <_vfiprintf_r+0x6a8>
 8009c18:	469a      	mov	sl, r3
 8009c1a:	e7ed      	b.n	8009bf8 <_vfiprintf_r+0x700>
 8009c1c:	9a06      	ldr	r2, [sp, #24]
 8009c1e:	f004 030f 	and.w	r3, r4, #15
 8009c22:	5cd3      	ldrb	r3, [r2, r3]
 8009c24:	0924      	lsrs	r4, r4, #4
 8009c26:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 8009c2a:	092d      	lsrs	r5, r5, #4
 8009c2c:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8009c30:	ea54 0305 	orrs.w	r3, r4, r5
 8009c34:	d1f2      	bne.n	8009c1c <_vfiprintf_r+0x724>
 8009c36:	e0e3      	b.n	8009e00 <_vfiprintf_r+0x908>
 8009c38:	b933      	cbnz	r3, 8009c48 <_vfiprintf_r+0x750>
 8009c3a:	f01a 0f01 	tst.w	sl, #1
 8009c3e:	d003      	beq.n	8009c48 <_vfiprintf_r+0x750>
 8009c40:	2330      	movs	r3, #48	; 0x30
 8009c42:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 8009c46:	e7a0      	b.n	8009b8a <_vfiprintf_r+0x692>
 8009c48:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 8009c4c:	e0d8      	b.n	8009e00 <_vfiprintf_r+0x908>
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	f000 80a4 	beq.w	8009d9c <_vfiprintf_r+0x8a4>
 8009c54:	2100      	movs	r1, #0
 8009c56:	46a3      	mov	fp, r4
 8009c58:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 8009c5c:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 8009c60:	e5db      	b.n	800981a <_vfiprintf_r+0x322>
 8009c62:	4605      	mov	r5, r0
 8009c64:	e68d      	b.n	8009982 <_vfiprintf_r+0x48a>
 8009c66:	bf00      	nop
 8009c68:	0800ac8c 	.word	0x0800ac8c
 8009c6c:	0800ac9c 	.word	0x0800ac9c
 8009c70:	0800aa61 	.word	0x0800aa61
 8009c74:	2010      	movs	r0, #16
 8009c76:	2b07      	cmp	r3, #7
 8009c78:	4402      	add	r2, r0
 8009c7a:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 8009c7e:	6070      	str	r0, [r6, #4]
 8009c80:	dd07      	ble.n	8009c92 <_vfiprintf_r+0x79a>
 8009c82:	4639      	mov	r1, r7
 8009c84:	4648      	mov	r0, r9
 8009c86:	aa0e      	add	r2, sp, #56	; 0x38
 8009c88:	f7ff fc03 	bl	8009492 <__sprint_r>
 8009c8c:	2800      	cmp	r0, #0
 8009c8e:	d164      	bne.n	8009d5a <_vfiprintf_r+0x862>
 8009c90:	a911      	add	r1, sp, #68	; 0x44
 8009c92:	460e      	mov	r6, r1
 8009c94:	3c10      	subs	r4, #16
 8009c96:	e68f      	b.n	80099b8 <_vfiprintf_r+0x4c0>
 8009c98:	460e      	mov	r6, r1
 8009c9a:	e6a8      	b.n	80099ee <_vfiprintf_r+0x4f6>
 8009c9c:	4639      	mov	r1, r7
 8009c9e:	4648      	mov	r0, r9
 8009ca0:	aa0e      	add	r2, sp, #56	; 0x38
 8009ca2:	f7ff fbf6 	bl	8009492 <__sprint_r>
 8009ca6:	2800      	cmp	r0, #0
 8009ca8:	d157      	bne.n	8009d5a <_vfiprintf_r+0x862>
 8009caa:	ae11      	add	r6, sp, #68	; 0x44
 8009cac:	e6b1      	b.n	8009a12 <_vfiprintf_r+0x51a>
 8009cae:	4639      	mov	r1, r7
 8009cb0:	4648      	mov	r0, r9
 8009cb2:	aa0e      	add	r2, sp, #56	; 0x38
 8009cb4:	f7ff fbed 	bl	8009492 <__sprint_r>
 8009cb8:	2800      	cmp	r0, #0
 8009cba:	d14e      	bne.n	8009d5a <_vfiprintf_r+0x862>
 8009cbc:	ae11      	add	r6, sp, #68	; 0x44
 8009cbe:	e6b8      	b.n	8009a32 <_vfiprintf_r+0x53a>
 8009cc0:	2010      	movs	r0, #16
 8009cc2:	2b07      	cmp	r3, #7
 8009cc4:	4402      	add	r2, r0
 8009cc6:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 8009cca:	6070      	str	r0, [r6, #4]
 8009ccc:	dd07      	ble.n	8009cde <_vfiprintf_r+0x7e6>
 8009cce:	4639      	mov	r1, r7
 8009cd0:	4648      	mov	r0, r9
 8009cd2:	aa0e      	add	r2, sp, #56	; 0x38
 8009cd4:	f7ff fbdd 	bl	8009492 <__sprint_r>
 8009cd8:	2800      	cmp	r0, #0
 8009cda:	d13e      	bne.n	8009d5a <_vfiprintf_r+0x862>
 8009cdc:	a911      	add	r1, sp, #68	; 0x44
 8009cde:	460e      	mov	r6, r1
 8009ce0:	3c10      	subs	r4, #16
 8009ce2:	e6ae      	b.n	8009a42 <_vfiprintf_r+0x54a>
 8009ce4:	460e      	mov	r6, r1
 8009ce6:	e6c7      	b.n	8009a78 <_vfiprintf_r+0x580>
 8009ce8:	2010      	movs	r0, #16
 8009cea:	2b07      	cmp	r3, #7
 8009cec:	4401      	add	r1, r0
 8009cee:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 8009cf2:	6070      	str	r0, [r6, #4]
 8009cf4:	dd06      	ble.n	8009d04 <_vfiprintf_r+0x80c>
 8009cf6:	4639      	mov	r1, r7
 8009cf8:	4648      	mov	r0, r9
 8009cfa:	aa0e      	add	r2, sp, #56	; 0x38
 8009cfc:	f7ff fbc9 	bl	8009492 <__sprint_r>
 8009d00:	bb58      	cbnz	r0, 8009d5a <_vfiprintf_r+0x862>
 8009d02:	aa11      	add	r2, sp, #68	; 0x44
 8009d04:	4616      	mov	r6, r2
 8009d06:	3c10      	subs	r4, #16
 8009d08:	e6bb      	b.n	8009a82 <_vfiprintf_r+0x58a>
 8009d0a:	4616      	mov	r6, r2
 8009d0c:	e6d3      	b.n	8009ab6 <_vfiprintf_r+0x5be>
 8009d0e:	4639      	mov	r1, r7
 8009d10:	4648      	mov	r0, r9
 8009d12:	aa0e      	add	r2, sp, #56	; 0x38
 8009d14:	f7ff fbbd 	bl	8009492 <__sprint_r>
 8009d18:	b9f8      	cbnz	r0, 8009d5a <_vfiprintf_r+0x862>
 8009d1a:	ab11      	add	r3, sp, #68	; 0x44
 8009d1c:	e6da      	b.n	8009ad4 <_vfiprintf_r+0x5dc>
 8009d1e:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8009d22:	1a54      	subs	r4, r2, r1
 8009d24:	2c00      	cmp	r4, #0
 8009d26:	f77f aed9 	ble.w	8009adc <_vfiprintf_r+0x5e4>
 8009d2a:	2610      	movs	r6, #16
 8009d2c:	4d38      	ldr	r5, [pc, #224]	; (8009e10 <_vfiprintf_r+0x918>)
 8009d2e:	2c10      	cmp	r4, #16
 8009d30:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 8009d34:	601d      	str	r5, [r3, #0]
 8009d36:	f102 0201 	add.w	r2, r2, #1
 8009d3a:	dc1d      	bgt.n	8009d78 <_vfiprintf_r+0x880>
 8009d3c:	605c      	str	r4, [r3, #4]
 8009d3e:	2a07      	cmp	r2, #7
 8009d40:	440c      	add	r4, r1
 8009d42:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 8009d46:	f77f aec9 	ble.w	8009adc <_vfiprintf_r+0x5e4>
 8009d4a:	4639      	mov	r1, r7
 8009d4c:	4648      	mov	r0, r9
 8009d4e:	aa0e      	add	r2, sp, #56	; 0x38
 8009d50:	f7ff fb9f 	bl	8009492 <__sprint_r>
 8009d54:	2800      	cmp	r0, #0
 8009d56:	f43f aec1 	beq.w	8009adc <_vfiprintf_r+0x5e4>
 8009d5a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009d5c:	07d9      	lsls	r1, r3, #31
 8009d5e:	d405      	bmi.n	8009d6c <_vfiprintf_r+0x874>
 8009d60:	89bb      	ldrh	r3, [r7, #12]
 8009d62:	059a      	lsls	r2, r3, #22
 8009d64:	d402      	bmi.n	8009d6c <_vfiprintf_r+0x874>
 8009d66:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009d68:	f7fe fd0f 	bl	800878a <__retarget_lock_release_recursive>
 8009d6c:	89bb      	ldrh	r3, [r7, #12]
 8009d6e:	065b      	lsls	r3, r3, #25
 8009d70:	f57f abf3 	bpl.w	800955a <_vfiprintf_r+0x62>
 8009d74:	f7ff bbee 	b.w	8009554 <_vfiprintf_r+0x5c>
 8009d78:	3110      	adds	r1, #16
 8009d7a:	2a07      	cmp	r2, #7
 8009d7c:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 8009d80:	605e      	str	r6, [r3, #4]
 8009d82:	dc02      	bgt.n	8009d8a <_vfiprintf_r+0x892>
 8009d84:	3308      	adds	r3, #8
 8009d86:	3c10      	subs	r4, #16
 8009d88:	e7d1      	b.n	8009d2e <_vfiprintf_r+0x836>
 8009d8a:	4639      	mov	r1, r7
 8009d8c:	4648      	mov	r0, r9
 8009d8e:	aa0e      	add	r2, sp, #56	; 0x38
 8009d90:	f7ff fb7f 	bl	8009492 <__sprint_r>
 8009d94:	2800      	cmp	r0, #0
 8009d96:	d1e0      	bne.n	8009d5a <_vfiprintf_r+0x862>
 8009d98:	ab11      	add	r3, sp, #68	; 0x44
 8009d9a:	e7f4      	b.n	8009d86 <_vfiprintf_r+0x88e>
 8009d9c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009d9e:	b913      	cbnz	r3, 8009da6 <_vfiprintf_r+0x8ae>
 8009da0:	2300      	movs	r3, #0
 8009da2:	930f      	str	r3, [sp, #60]	; 0x3c
 8009da4:	e7d9      	b.n	8009d5a <_vfiprintf_r+0x862>
 8009da6:	4639      	mov	r1, r7
 8009da8:	4648      	mov	r0, r9
 8009daa:	aa0e      	add	r2, sp, #56	; 0x38
 8009dac:	f7ff fb71 	bl	8009492 <__sprint_r>
 8009db0:	2800      	cmp	r0, #0
 8009db2:	d0f5      	beq.n	8009da0 <_vfiprintf_r+0x8a8>
 8009db4:	e7d1      	b.n	8009d5a <_vfiprintf_r+0x862>
 8009db6:	ea54 0205 	orrs.w	r2, r4, r5
 8009dba:	f8cd a014 	str.w	sl, [sp, #20]
 8009dbe:	f43f ada2 	beq.w	8009906 <_vfiprintf_r+0x40e>
 8009dc2:	2b01      	cmp	r3, #1
 8009dc4:	f43f aeda 	beq.w	8009b7c <_vfiprintf_r+0x684>
 8009dc8:	2b02      	cmp	r3, #2
 8009dca:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 8009dce:	f43f af25 	beq.w	8009c1c <_vfiprintf_r+0x724>
 8009dd2:	f004 0307 	and.w	r3, r4, #7
 8009dd6:	08e4      	lsrs	r4, r4, #3
 8009dd8:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 8009ddc:	08ed      	lsrs	r5, r5, #3
 8009dde:	3330      	adds	r3, #48	; 0x30
 8009de0:	ea54 0105 	orrs.w	r1, r4, r5
 8009de4:	4642      	mov	r2, r8
 8009de6:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8009dea:	d1f2      	bne.n	8009dd2 <_vfiprintf_r+0x8da>
 8009dec:	9905      	ldr	r1, [sp, #20]
 8009dee:	07c8      	lsls	r0, r1, #31
 8009df0:	d506      	bpl.n	8009e00 <_vfiprintf_r+0x908>
 8009df2:	2b30      	cmp	r3, #48	; 0x30
 8009df4:	d004      	beq.n	8009e00 <_vfiprintf_r+0x908>
 8009df6:	2330      	movs	r3, #48	; 0x30
 8009df8:	f808 3c01 	strb.w	r3, [r8, #-1]
 8009dfc:	f1a2 0802 	sub.w	r8, r2, #2
 8009e00:	ab3a      	add	r3, sp, #232	; 0xe8
 8009e02:	eba3 0308 	sub.w	r3, r3, r8
 8009e06:	9d01      	ldr	r5, [sp, #4]
 8009e08:	f8dd a014 	ldr.w	sl, [sp, #20]
 8009e0c:	9301      	str	r3, [sp, #4]
 8009e0e:	e5b8      	b.n	8009982 <_vfiprintf_r+0x48a>
 8009e10:	0800ac8c 	.word	0x0800ac8c

08009e14 <__sbprintf>:
 8009e14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e16:	461f      	mov	r7, r3
 8009e18:	898b      	ldrh	r3, [r1, #12]
 8009e1a:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8009e1e:	f023 0302 	bic.w	r3, r3, #2
 8009e22:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009e26:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8009e28:	4615      	mov	r5, r2
 8009e2a:	9319      	str	r3, [sp, #100]	; 0x64
 8009e2c:	89cb      	ldrh	r3, [r1, #14]
 8009e2e:	4606      	mov	r6, r0
 8009e30:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009e34:	69cb      	ldr	r3, [r1, #28]
 8009e36:	a816      	add	r0, sp, #88	; 0x58
 8009e38:	9307      	str	r3, [sp, #28]
 8009e3a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8009e3c:	460c      	mov	r4, r1
 8009e3e:	9309      	str	r3, [sp, #36]	; 0x24
 8009e40:	ab1a      	add	r3, sp, #104	; 0x68
 8009e42:	9300      	str	r3, [sp, #0]
 8009e44:	9304      	str	r3, [sp, #16]
 8009e46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e4a:	9302      	str	r3, [sp, #8]
 8009e4c:	9305      	str	r3, [sp, #20]
 8009e4e:	2300      	movs	r3, #0
 8009e50:	9306      	str	r3, [sp, #24]
 8009e52:	f7fe fc97 	bl	8008784 <__retarget_lock_init_recursive>
 8009e56:	462a      	mov	r2, r5
 8009e58:	463b      	mov	r3, r7
 8009e5a:	4669      	mov	r1, sp
 8009e5c:	4630      	mov	r0, r6
 8009e5e:	f7ff fb4b 	bl	80094f8 <_vfiprintf_r>
 8009e62:	1e05      	subs	r5, r0, #0
 8009e64:	db07      	blt.n	8009e76 <__sbprintf+0x62>
 8009e66:	4669      	mov	r1, sp
 8009e68:	4630      	mov	r0, r6
 8009e6a:	f7fe f963 	bl	8008134 <_fflush_r>
 8009e6e:	2800      	cmp	r0, #0
 8009e70:	bf18      	it	ne
 8009e72:	f04f 35ff 	movne.w	r5, #4294967295
 8009e76:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8009e7a:	9816      	ldr	r0, [sp, #88]	; 0x58
 8009e7c:	065b      	lsls	r3, r3, #25
 8009e7e:	bf42      	ittt	mi
 8009e80:	89a3      	ldrhmi	r3, [r4, #12]
 8009e82:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8009e86:	81a3      	strhmi	r3, [r4, #12]
 8009e88:	f7fe fc7d 	bl	8008786 <__retarget_lock_close_recursive>
 8009e8c:	4628      	mov	r0, r5
 8009e8e:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8009e92:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009e94 <_write_r>:
 8009e94:	b538      	push	{r3, r4, r5, lr}
 8009e96:	4604      	mov	r4, r0
 8009e98:	4608      	mov	r0, r1
 8009e9a:	4611      	mov	r1, r2
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	4d05      	ldr	r5, [pc, #20]	; (8009eb4 <_write_r+0x20>)
 8009ea0:	602a      	str	r2, [r5, #0]
 8009ea2:	461a      	mov	r2, r3
 8009ea4:	f7f7 fe46 	bl	8001b34 <_write>
 8009ea8:	1c43      	adds	r3, r0, #1
 8009eaa:	d102      	bne.n	8009eb2 <_write_r+0x1e>
 8009eac:	682b      	ldr	r3, [r5, #0]
 8009eae:	b103      	cbz	r3, 8009eb2 <_write_r+0x1e>
 8009eb0:	6023      	str	r3, [r4, #0]
 8009eb2:	bd38      	pop	{r3, r4, r5, pc}
 8009eb4:	20000ce0 	.word	0x20000ce0

08009eb8 <__register_exitproc>:
 8009eb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ebc:	f8df a074 	ldr.w	sl, [pc, #116]	; 8009f34 <__register_exitproc+0x7c>
 8009ec0:	4606      	mov	r6, r0
 8009ec2:	f8da 0000 	ldr.w	r0, [sl]
 8009ec6:	4698      	mov	r8, r3
 8009ec8:	460f      	mov	r7, r1
 8009eca:	4691      	mov	r9, r2
 8009ecc:	f7fe fc5c 	bl	8008788 <__retarget_lock_acquire_recursive>
 8009ed0:	4b19      	ldr	r3, [pc, #100]	; (8009f38 <__register_exitproc+0x80>)
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 8009ed8:	b91c      	cbnz	r4, 8009ee2 <__register_exitproc+0x2a>
 8009eda:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 8009ede:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 8009ee2:	6865      	ldr	r5, [r4, #4]
 8009ee4:	f8da 0000 	ldr.w	r0, [sl]
 8009ee8:	2d1f      	cmp	r5, #31
 8009eea:	dd05      	ble.n	8009ef8 <__register_exitproc+0x40>
 8009eec:	f7fe fc4d 	bl	800878a <__retarget_lock_release_recursive>
 8009ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ef4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ef8:	b19e      	cbz	r6, 8009f22 <__register_exitproc+0x6a>
 8009efa:	2201      	movs	r2, #1
 8009efc:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 8009f00:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 8009f04:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 8009f08:	40aa      	lsls	r2, r5
 8009f0a:	4313      	orrs	r3, r2
 8009f0c:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 8009f10:	2e02      	cmp	r6, #2
 8009f12:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 8009f16:	bf02      	ittt	eq
 8009f18:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 8009f1c:	4313      	orreq	r3, r2
 8009f1e:	f8c4 318c 	streq.w	r3, [r4, #396]	; 0x18c
 8009f22:	1c6b      	adds	r3, r5, #1
 8009f24:	3502      	adds	r5, #2
 8009f26:	6063      	str	r3, [r4, #4]
 8009f28:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 8009f2c:	f7fe fc2d 	bl	800878a <__retarget_lock_release_recursive>
 8009f30:	2000      	movs	r0, #0
 8009f32:	e7df      	b.n	8009ef4 <__register_exitproc+0x3c>
 8009f34:	20000860 	.word	0x20000860
 8009f38:	0800aa3c 	.word	0x0800aa3c

08009f3c <__assert_func>:
 8009f3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009f3e:	4614      	mov	r4, r2
 8009f40:	461a      	mov	r2, r3
 8009f42:	4b09      	ldr	r3, [pc, #36]	; (8009f68 <__assert_func+0x2c>)
 8009f44:	4605      	mov	r5, r0
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	68d8      	ldr	r0, [r3, #12]
 8009f4a:	b14c      	cbz	r4, 8009f60 <__assert_func+0x24>
 8009f4c:	4b07      	ldr	r3, [pc, #28]	; (8009f6c <__assert_func+0x30>)
 8009f4e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009f52:	9100      	str	r1, [sp, #0]
 8009f54:	462b      	mov	r3, r5
 8009f56:	4906      	ldr	r1, [pc, #24]	; (8009f70 <__assert_func+0x34>)
 8009f58:	f000 f8ac 	bl	800a0b4 <fiprintf>
 8009f5c:	f000 f9f1 	bl	800a342 <abort>
 8009f60:	4b04      	ldr	r3, [pc, #16]	; (8009f74 <__assert_func+0x38>)
 8009f62:	461c      	mov	r4, r3
 8009f64:	e7f3      	b.n	8009f4e <__assert_func+0x12>
 8009f66:	bf00      	nop
 8009f68:	20000020 	.word	0x20000020
 8009f6c:	0800acac 	.word	0x0800acac
 8009f70:	0800acb9 	.word	0x0800acb9
 8009f74:	0800ace7 	.word	0x0800ace7

08009f78 <_calloc_r>:
 8009f78:	b538      	push	{r3, r4, r5, lr}
 8009f7a:	fba1 1502 	umull	r1, r5, r1, r2
 8009f7e:	b92d      	cbnz	r5, 8009f8c <_calloc_r+0x14>
 8009f80:	f7fa fa10 	bl	80043a4 <_malloc_r>
 8009f84:	4604      	mov	r4, r0
 8009f86:	b938      	cbnz	r0, 8009f98 <_calloc_r+0x20>
 8009f88:	4620      	mov	r0, r4
 8009f8a:	bd38      	pop	{r3, r4, r5, pc}
 8009f8c:	f7fa f9d8 	bl	8004340 <__errno>
 8009f90:	230c      	movs	r3, #12
 8009f92:	2400      	movs	r4, #0
 8009f94:	6003      	str	r3, [r0, #0]
 8009f96:	e7f7      	b.n	8009f88 <_calloc_r+0x10>
 8009f98:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8009f9c:	f022 0203 	bic.w	r2, r2, #3
 8009fa0:	3a04      	subs	r2, #4
 8009fa2:	2a24      	cmp	r2, #36	; 0x24
 8009fa4:	d819      	bhi.n	8009fda <_calloc_r+0x62>
 8009fa6:	2a13      	cmp	r2, #19
 8009fa8:	d915      	bls.n	8009fd6 <_calloc_r+0x5e>
 8009faa:	2a1b      	cmp	r2, #27
 8009fac:	e9c0 5500 	strd	r5, r5, [r0]
 8009fb0:	d806      	bhi.n	8009fc0 <_calloc_r+0x48>
 8009fb2:	f100 0308 	add.w	r3, r0, #8
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	e9c3 2200 	strd	r2, r2, [r3]
 8009fbc:	609a      	str	r2, [r3, #8]
 8009fbe:	e7e3      	b.n	8009f88 <_calloc_r+0x10>
 8009fc0:	2a24      	cmp	r2, #36	; 0x24
 8009fc2:	e9c0 5502 	strd	r5, r5, [r0, #8]
 8009fc6:	bf11      	iteee	ne
 8009fc8:	f100 0310 	addne.w	r3, r0, #16
 8009fcc:	6105      	streq	r5, [r0, #16]
 8009fce:	f100 0318 	addeq.w	r3, r0, #24
 8009fd2:	6145      	streq	r5, [r0, #20]
 8009fd4:	e7ef      	b.n	8009fb6 <_calloc_r+0x3e>
 8009fd6:	4603      	mov	r3, r0
 8009fd8:	e7ed      	b.n	8009fb6 <_calloc_r+0x3e>
 8009fda:	4629      	mov	r1, r5
 8009fdc:	f7fa fc1e 	bl	800481c <memset>
 8009fe0:	e7d2      	b.n	8009f88 <_calloc_r+0x10>
	...

08009fe4 <_close_r>:
 8009fe4:	b538      	push	{r3, r4, r5, lr}
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	4d05      	ldr	r5, [pc, #20]	; (800a000 <_close_r+0x1c>)
 8009fea:	4604      	mov	r4, r0
 8009fec:	4608      	mov	r0, r1
 8009fee:	602b      	str	r3, [r5, #0]
 8009ff0:	f000 fa6c 	bl	800a4cc <_close>
 8009ff4:	1c43      	adds	r3, r0, #1
 8009ff6:	d102      	bne.n	8009ffe <_close_r+0x1a>
 8009ff8:	682b      	ldr	r3, [r5, #0]
 8009ffa:	b103      	cbz	r3, 8009ffe <_close_r+0x1a>
 8009ffc:	6023      	str	r3, [r4, #0]
 8009ffe:	bd38      	pop	{r3, r4, r5, pc}
 800a000:	20000ce0 	.word	0x20000ce0

0800a004 <_fclose_r>:
 800a004:	b570      	push	{r4, r5, r6, lr}
 800a006:	4606      	mov	r6, r0
 800a008:	460c      	mov	r4, r1
 800a00a:	b911      	cbnz	r1, 800a012 <_fclose_r+0xe>
 800a00c:	2500      	movs	r5, #0
 800a00e:	4628      	mov	r0, r5
 800a010:	bd70      	pop	{r4, r5, r6, pc}
 800a012:	b118      	cbz	r0, 800a01c <_fclose_r+0x18>
 800a014:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a016:	b90b      	cbnz	r3, 800a01c <_fclose_r+0x18>
 800a018:	f7fe f8f8 	bl	800820c <__sinit>
 800a01c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a01e:	07d8      	lsls	r0, r3, #31
 800a020:	d405      	bmi.n	800a02e <_fclose_r+0x2a>
 800a022:	89a3      	ldrh	r3, [r4, #12]
 800a024:	0599      	lsls	r1, r3, #22
 800a026:	d402      	bmi.n	800a02e <_fclose_r+0x2a>
 800a028:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a02a:	f7fe fbad 	bl	8008788 <__retarget_lock_acquire_recursive>
 800a02e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a032:	b93b      	cbnz	r3, 800a044 <_fclose_r+0x40>
 800a034:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800a036:	f015 0501 	ands.w	r5, r5, #1
 800a03a:	d1e7      	bne.n	800a00c <_fclose_r+0x8>
 800a03c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a03e:	f7fe fba4 	bl	800878a <__retarget_lock_release_recursive>
 800a042:	e7e4      	b.n	800a00e <_fclose_r+0xa>
 800a044:	4621      	mov	r1, r4
 800a046:	4630      	mov	r0, r6
 800a048:	f7fd ffea 	bl	8008020 <__sflush_r>
 800a04c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a04e:	4605      	mov	r5, r0
 800a050:	b133      	cbz	r3, 800a060 <_fclose_r+0x5c>
 800a052:	4630      	mov	r0, r6
 800a054:	69e1      	ldr	r1, [r4, #28]
 800a056:	4798      	blx	r3
 800a058:	2800      	cmp	r0, #0
 800a05a:	bfb8      	it	lt
 800a05c:	f04f 35ff 	movlt.w	r5, #4294967295
 800a060:	89a3      	ldrh	r3, [r4, #12]
 800a062:	061a      	lsls	r2, r3, #24
 800a064:	d503      	bpl.n	800a06e <_fclose_r+0x6a>
 800a066:	4630      	mov	r0, r6
 800a068:	6921      	ldr	r1, [r4, #16]
 800a06a:	f7fe f95f 	bl	800832c <_free_r>
 800a06e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800a070:	b141      	cbz	r1, 800a084 <_fclose_r+0x80>
 800a072:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800a076:	4299      	cmp	r1, r3
 800a078:	d002      	beq.n	800a080 <_fclose_r+0x7c>
 800a07a:	4630      	mov	r0, r6
 800a07c:	f7fe f956 	bl	800832c <_free_r>
 800a080:	2300      	movs	r3, #0
 800a082:	6323      	str	r3, [r4, #48]	; 0x30
 800a084:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800a086:	b121      	cbz	r1, 800a092 <_fclose_r+0x8e>
 800a088:	4630      	mov	r0, r6
 800a08a:	f7fe f94f 	bl	800832c <_free_r>
 800a08e:	2300      	movs	r3, #0
 800a090:	6463      	str	r3, [r4, #68]	; 0x44
 800a092:	f7fe f8a3 	bl	80081dc <__sfp_lock_acquire>
 800a096:	2300      	movs	r3, #0
 800a098:	81a3      	strh	r3, [r4, #12]
 800a09a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a09c:	07db      	lsls	r3, r3, #31
 800a09e:	d402      	bmi.n	800a0a6 <_fclose_r+0xa2>
 800a0a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a0a2:	f7fe fb72 	bl	800878a <__retarget_lock_release_recursive>
 800a0a6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a0a8:	f7fe fb6d 	bl	8008786 <__retarget_lock_close_recursive>
 800a0ac:	f7fe f89c 	bl	80081e8 <__sfp_lock_release>
 800a0b0:	e7ad      	b.n	800a00e <_fclose_r+0xa>
	...

0800a0b4 <fiprintf>:
 800a0b4:	b40e      	push	{r1, r2, r3}
 800a0b6:	b503      	push	{r0, r1, lr}
 800a0b8:	4601      	mov	r1, r0
 800a0ba:	ab03      	add	r3, sp, #12
 800a0bc:	4805      	ldr	r0, [pc, #20]	; (800a0d4 <fiprintf+0x20>)
 800a0be:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0c2:	6800      	ldr	r0, [r0, #0]
 800a0c4:	9301      	str	r3, [sp, #4]
 800a0c6:	f7ff fa17 	bl	80094f8 <_vfiprintf_r>
 800a0ca:	b002      	add	sp, #8
 800a0cc:	f85d eb04 	ldr.w	lr, [sp], #4
 800a0d0:	b003      	add	sp, #12
 800a0d2:	4770      	bx	lr
 800a0d4:	20000020 	.word	0x20000020

0800a0d8 <__fputwc>:
 800a0d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a0dc:	4680      	mov	r8, r0
 800a0de:	460e      	mov	r6, r1
 800a0e0:	4615      	mov	r5, r2
 800a0e2:	f000 f885 	bl	800a1f0 <__locale_mb_cur_max>
 800a0e6:	2801      	cmp	r0, #1
 800a0e8:	4604      	mov	r4, r0
 800a0ea:	d11b      	bne.n	800a124 <__fputwc+0x4c>
 800a0ec:	1e73      	subs	r3, r6, #1
 800a0ee:	2bfe      	cmp	r3, #254	; 0xfe
 800a0f0:	d818      	bhi.n	800a124 <__fputwc+0x4c>
 800a0f2:	f88d 6004 	strb.w	r6, [sp, #4]
 800a0f6:	2700      	movs	r7, #0
 800a0f8:	f10d 0904 	add.w	r9, sp, #4
 800a0fc:	42a7      	cmp	r7, r4
 800a0fe:	d020      	beq.n	800a142 <__fputwc+0x6a>
 800a100:	68ab      	ldr	r3, [r5, #8]
 800a102:	f817 1009 	ldrb.w	r1, [r7, r9]
 800a106:	3b01      	subs	r3, #1
 800a108:	2b00      	cmp	r3, #0
 800a10a:	60ab      	str	r3, [r5, #8]
 800a10c:	da04      	bge.n	800a118 <__fputwc+0x40>
 800a10e:	69aa      	ldr	r2, [r5, #24]
 800a110:	4293      	cmp	r3, r2
 800a112:	db1a      	blt.n	800a14a <__fputwc+0x72>
 800a114:	290a      	cmp	r1, #10
 800a116:	d018      	beq.n	800a14a <__fputwc+0x72>
 800a118:	682b      	ldr	r3, [r5, #0]
 800a11a:	1c5a      	adds	r2, r3, #1
 800a11c:	602a      	str	r2, [r5, #0]
 800a11e:	7019      	strb	r1, [r3, #0]
 800a120:	3701      	adds	r7, #1
 800a122:	e7eb      	b.n	800a0fc <__fputwc+0x24>
 800a124:	4632      	mov	r2, r6
 800a126:	4640      	mov	r0, r8
 800a128:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800a12c:	a901      	add	r1, sp, #4
 800a12e:	f000 f8e5 	bl	800a2fc <_wcrtomb_r>
 800a132:	1c42      	adds	r2, r0, #1
 800a134:	4604      	mov	r4, r0
 800a136:	d1de      	bne.n	800a0f6 <__fputwc+0x1e>
 800a138:	4606      	mov	r6, r0
 800a13a:	89ab      	ldrh	r3, [r5, #12]
 800a13c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a140:	81ab      	strh	r3, [r5, #12]
 800a142:	4630      	mov	r0, r6
 800a144:	b003      	add	sp, #12
 800a146:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a14a:	462a      	mov	r2, r5
 800a14c:	4640      	mov	r0, r8
 800a14e:	f000 f88b 	bl	800a268 <__swbuf_r>
 800a152:	1c43      	adds	r3, r0, #1
 800a154:	d1e4      	bne.n	800a120 <__fputwc+0x48>
 800a156:	4606      	mov	r6, r0
 800a158:	e7f3      	b.n	800a142 <__fputwc+0x6a>

0800a15a <_fputwc_r>:
 800a15a:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800a15c:	b570      	push	{r4, r5, r6, lr}
 800a15e:	07db      	lsls	r3, r3, #31
 800a160:	4605      	mov	r5, r0
 800a162:	460e      	mov	r6, r1
 800a164:	4614      	mov	r4, r2
 800a166:	d405      	bmi.n	800a174 <_fputwc_r+0x1a>
 800a168:	8993      	ldrh	r3, [r2, #12]
 800a16a:	0598      	lsls	r0, r3, #22
 800a16c:	d402      	bmi.n	800a174 <_fputwc_r+0x1a>
 800a16e:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800a170:	f7fe fb0a 	bl	8008788 <__retarget_lock_acquire_recursive>
 800a174:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a178:	0499      	lsls	r1, r3, #18
 800a17a:	d406      	bmi.n	800a18a <_fputwc_r+0x30>
 800a17c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a180:	81a3      	strh	r3, [r4, #12]
 800a182:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a184:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a188:	6663      	str	r3, [r4, #100]	; 0x64
 800a18a:	4622      	mov	r2, r4
 800a18c:	4628      	mov	r0, r5
 800a18e:	4631      	mov	r1, r6
 800a190:	f7ff ffa2 	bl	800a0d8 <__fputwc>
 800a194:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a196:	4605      	mov	r5, r0
 800a198:	07da      	lsls	r2, r3, #31
 800a19a:	d405      	bmi.n	800a1a8 <_fputwc_r+0x4e>
 800a19c:	89a3      	ldrh	r3, [r4, #12]
 800a19e:	059b      	lsls	r3, r3, #22
 800a1a0:	d402      	bmi.n	800a1a8 <_fputwc_r+0x4e>
 800a1a2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a1a4:	f7fe faf1 	bl	800878a <__retarget_lock_release_recursive>
 800a1a8:	4628      	mov	r0, r5
 800a1aa:	bd70      	pop	{r4, r5, r6, pc}

0800a1ac <_fstat_r>:
 800a1ac:	b538      	push	{r3, r4, r5, lr}
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	4d06      	ldr	r5, [pc, #24]	; (800a1cc <_fstat_r+0x20>)
 800a1b2:	4604      	mov	r4, r0
 800a1b4:	4608      	mov	r0, r1
 800a1b6:	4611      	mov	r1, r2
 800a1b8:	602b      	str	r3, [r5, #0]
 800a1ba:	f7f7 fbe3 	bl	8001984 <_fstat>
 800a1be:	1c43      	adds	r3, r0, #1
 800a1c0:	d102      	bne.n	800a1c8 <_fstat_r+0x1c>
 800a1c2:	682b      	ldr	r3, [r5, #0]
 800a1c4:	b103      	cbz	r3, 800a1c8 <_fstat_r+0x1c>
 800a1c6:	6023      	str	r3, [r4, #0]
 800a1c8:	bd38      	pop	{r3, r4, r5, pc}
 800a1ca:	bf00      	nop
 800a1cc:	20000ce0 	.word	0x20000ce0

0800a1d0 <_isatty_r>:
 800a1d0:	b538      	push	{r3, r4, r5, lr}
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	4d05      	ldr	r5, [pc, #20]	; (800a1ec <_isatty_r+0x1c>)
 800a1d6:	4604      	mov	r4, r0
 800a1d8:	4608      	mov	r0, r1
 800a1da:	602b      	str	r3, [r5, #0]
 800a1dc:	f000 f99c 	bl	800a518 <_isatty>
 800a1e0:	1c43      	adds	r3, r0, #1
 800a1e2:	d102      	bne.n	800a1ea <_isatty_r+0x1a>
 800a1e4:	682b      	ldr	r3, [r5, #0]
 800a1e6:	b103      	cbz	r3, 800a1ea <_isatty_r+0x1a>
 800a1e8:	6023      	str	r3, [r4, #0]
 800a1ea:	bd38      	pop	{r3, r4, r5, pc}
 800a1ec:	20000ce0 	.word	0x20000ce0

0800a1f0 <__locale_mb_cur_max>:
 800a1f0:	4b01      	ldr	r3, [pc, #4]	; (800a1f8 <__locale_mb_cur_max+0x8>)
 800a1f2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800a1f6:	4770      	bx	lr
 800a1f8:	20000864 	.word	0x20000864

0800a1fc <_lseek_r>:
 800a1fc:	b538      	push	{r3, r4, r5, lr}
 800a1fe:	4604      	mov	r4, r0
 800a200:	4608      	mov	r0, r1
 800a202:	4611      	mov	r1, r2
 800a204:	2200      	movs	r2, #0
 800a206:	4d05      	ldr	r5, [pc, #20]	; (800a21c <_lseek_r+0x20>)
 800a208:	602a      	str	r2, [r5, #0]
 800a20a:	461a      	mov	r2, r3
 800a20c:	f000 f94f 	bl	800a4ae <_lseek>
 800a210:	1c43      	adds	r3, r0, #1
 800a212:	d102      	bne.n	800a21a <_lseek_r+0x1e>
 800a214:	682b      	ldr	r3, [r5, #0]
 800a216:	b103      	cbz	r3, 800a21a <_lseek_r+0x1e>
 800a218:	6023      	str	r3, [r4, #0]
 800a21a:	bd38      	pop	{r3, r4, r5, pc}
 800a21c:	20000ce0 	.word	0x20000ce0

0800a220 <__ascii_mbtowc>:
 800a220:	b082      	sub	sp, #8
 800a222:	b901      	cbnz	r1, 800a226 <__ascii_mbtowc+0x6>
 800a224:	a901      	add	r1, sp, #4
 800a226:	b142      	cbz	r2, 800a23a <__ascii_mbtowc+0x1a>
 800a228:	b14b      	cbz	r3, 800a23e <__ascii_mbtowc+0x1e>
 800a22a:	7813      	ldrb	r3, [r2, #0]
 800a22c:	600b      	str	r3, [r1, #0]
 800a22e:	7812      	ldrb	r2, [r2, #0]
 800a230:	1e10      	subs	r0, r2, #0
 800a232:	bf18      	it	ne
 800a234:	2001      	movne	r0, #1
 800a236:	b002      	add	sp, #8
 800a238:	4770      	bx	lr
 800a23a:	4610      	mov	r0, r2
 800a23c:	e7fb      	b.n	800a236 <__ascii_mbtowc+0x16>
 800a23e:	f06f 0001 	mvn.w	r0, #1
 800a242:	e7f8      	b.n	800a236 <__ascii_mbtowc+0x16>

0800a244 <_read_r>:
 800a244:	b538      	push	{r3, r4, r5, lr}
 800a246:	4604      	mov	r4, r0
 800a248:	4608      	mov	r0, r1
 800a24a:	4611      	mov	r1, r2
 800a24c:	2200      	movs	r2, #0
 800a24e:	4d05      	ldr	r5, [pc, #20]	; (800a264 <_read_r+0x20>)
 800a250:	602a      	str	r2, [r5, #0]
 800a252:	461a      	mov	r2, r3
 800a254:	f7f7 fc30 	bl	8001ab8 <_read>
 800a258:	1c43      	adds	r3, r0, #1
 800a25a:	d102      	bne.n	800a262 <_read_r+0x1e>
 800a25c:	682b      	ldr	r3, [r5, #0]
 800a25e:	b103      	cbz	r3, 800a262 <_read_r+0x1e>
 800a260:	6023      	str	r3, [r4, #0]
 800a262:	bd38      	pop	{r3, r4, r5, pc}
 800a264:	20000ce0 	.word	0x20000ce0

0800a268 <__swbuf_r>:
 800a268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a26a:	460e      	mov	r6, r1
 800a26c:	4614      	mov	r4, r2
 800a26e:	4605      	mov	r5, r0
 800a270:	b118      	cbz	r0, 800a27a <__swbuf_r+0x12>
 800a272:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a274:	b90b      	cbnz	r3, 800a27a <__swbuf_r+0x12>
 800a276:	f7fd ffc9 	bl	800820c <__sinit>
 800a27a:	69a3      	ldr	r3, [r4, #24]
 800a27c:	60a3      	str	r3, [r4, #8]
 800a27e:	89a3      	ldrh	r3, [r4, #12]
 800a280:	0719      	lsls	r1, r3, #28
 800a282:	d529      	bpl.n	800a2d8 <__swbuf_r+0x70>
 800a284:	6923      	ldr	r3, [r4, #16]
 800a286:	b33b      	cbz	r3, 800a2d8 <__swbuf_r+0x70>
 800a288:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a28c:	b2f6      	uxtb	r6, r6
 800a28e:	049a      	lsls	r2, r3, #18
 800a290:	4637      	mov	r7, r6
 800a292:	d52a      	bpl.n	800a2ea <__swbuf_r+0x82>
 800a294:	6823      	ldr	r3, [r4, #0]
 800a296:	6920      	ldr	r0, [r4, #16]
 800a298:	1a18      	subs	r0, r3, r0
 800a29a:	6963      	ldr	r3, [r4, #20]
 800a29c:	4283      	cmp	r3, r0
 800a29e:	dc04      	bgt.n	800a2aa <__swbuf_r+0x42>
 800a2a0:	4621      	mov	r1, r4
 800a2a2:	4628      	mov	r0, r5
 800a2a4:	f7fd ff46 	bl	8008134 <_fflush_r>
 800a2a8:	b9e0      	cbnz	r0, 800a2e4 <__swbuf_r+0x7c>
 800a2aa:	68a3      	ldr	r3, [r4, #8]
 800a2ac:	3b01      	subs	r3, #1
 800a2ae:	60a3      	str	r3, [r4, #8]
 800a2b0:	6823      	ldr	r3, [r4, #0]
 800a2b2:	1c5a      	adds	r2, r3, #1
 800a2b4:	6022      	str	r2, [r4, #0]
 800a2b6:	701e      	strb	r6, [r3, #0]
 800a2b8:	6962      	ldr	r2, [r4, #20]
 800a2ba:	1c43      	adds	r3, r0, #1
 800a2bc:	429a      	cmp	r2, r3
 800a2be:	d004      	beq.n	800a2ca <__swbuf_r+0x62>
 800a2c0:	89a3      	ldrh	r3, [r4, #12]
 800a2c2:	07db      	lsls	r3, r3, #31
 800a2c4:	d506      	bpl.n	800a2d4 <__swbuf_r+0x6c>
 800a2c6:	2e0a      	cmp	r6, #10
 800a2c8:	d104      	bne.n	800a2d4 <__swbuf_r+0x6c>
 800a2ca:	4621      	mov	r1, r4
 800a2cc:	4628      	mov	r0, r5
 800a2ce:	f7fd ff31 	bl	8008134 <_fflush_r>
 800a2d2:	b938      	cbnz	r0, 800a2e4 <__swbuf_r+0x7c>
 800a2d4:	4638      	mov	r0, r7
 800a2d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2d8:	4621      	mov	r1, r4
 800a2da:	4628      	mov	r0, r5
 800a2dc:	f7fc fff6 	bl	80072cc <__swsetup_r>
 800a2e0:	2800      	cmp	r0, #0
 800a2e2:	d0d1      	beq.n	800a288 <__swbuf_r+0x20>
 800a2e4:	f04f 37ff 	mov.w	r7, #4294967295
 800a2e8:	e7f4      	b.n	800a2d4 <__swbuf_r+0x6c>
 800a2ea:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a2ee:	81a3      	strh	r3, [r4, #12]
 800a2f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a2f2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a2f6:	6663      	str	r3, [r4, #100]	; 0x64
 800a2f8:	e7cc      	b.n	800a294 <__swbuf_r+0x2c>
	...

0800a2fc <_wcrtomb_r>:
 800a2fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a2fe:	4c09      	ldr	r4, [pc, #36]	; (800a324 <_wcrtomb_r+0x28>)
 800a300:	4605      	mov	r5, r0
 800a302:	461e      	mov	r6, r3
 800a304:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800a308:	b085      	sub	sp, #20
 800a30a:	b909      	cbnz	r1, 800a310 <_wcrtomb_r+0x14>
 800a30c:	460a      	mov	r2, r1
 800a30e:	a901      	add	r1, sp, #4
 800a310:	47b8      	blx	r7
 800a312:	1c43      	adds	r3, r0, #1
 800a314:	bf01      	itttt	eq
 800a316:	2300      	moveq	r3, #0
 800a318:	6033      	streq	r3, [r6, #0]
 800a31a:	238a      	moveq	r3, #138	; 0x8a
 800a31c:	602b      	streq	r3, [r5, #0]
 800a31e:	b005      	add	sp, #20
 800a320:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a322:	bf00      	nop
 800a324:	20000864 	.word	0x20000864

0800a328 <__ascii_wctomb>:
 800a328:	4603      	mov	r3, r0
 800a32a:	4608      	mov	r0, r1
 800a32c:	b141      	cbz	r1, 800a340 <__ascii_wctomb+0x18>
 800a32e:	2aff      	cmp	r2, #255	; 0xff
 800a330:	d904      	bls.n	800a33c <__ascii_wctomb+0x14>
 800a332:	228a      	movs	r2, #138	; 0x8a
 800a334:	f04f 30ff 	mov.w	r0, #4294967295
 800a338:	601a      	str	r2, [r3, #0]
 800a33a:	4770      	bx	lr
 800a33c:	2001      	movs	r0, #1
 800a33e:	700a      	strb	r2, [r1, #0]
 800a340:	4770      	bx	lr

0800a342 <abort>:
 800a342:	2006      	movs	r0, #6
 800a344:	b508      	push	{r3, lr}
 800a346:	f000 f82d 	bl	800a3a4 <raise>
 800a34a:	2001      	movs	r0, #1
 800a34c:	f7f7 fb0e 	bl	800196c <_exit>

0800a350 <_raise_r>:
 800a350:	291f      	cmp	r1, #31
 800a352:	b538      	push	{r3, r4, r5, lr}
 800a354:	4604      	mov	r4, r0
 800a356:	460d      	mov	r5, r1
 800a358:	d904      	bls.n	800a364 <_raise_r+0x14>
 800a35a:	2316      	movs	r3, #22
 800a35c:	6003      	str	r3, [r0, #0]
 800a35e:	f04f 30ff 	mov.w	r0, #4294967295
 800a362:	bd38      	pop	{r3, r4, r5, pc}
 800a364:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800a368:	b112      	cbz	r2, 800a370 <_raise_r+0x20>
 800a36a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a36e:	b94b      	cbnz	r3, 800a384 <_raise_r+0x34>
 800a370:	4620      	mov	r0, r4
 800a372:	f000 f831 	bl	800a3d8 <_getpid_r>
 800a376:	462a      	mov	r2, r5
 800a378:	4601      	mov	r1, r0
 800a37a:	4620      	mov	r0, r4
 800a37c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a380:	f000 b818 	b.w	800a3b4 <_kill_r>
 800a384:	2b01      	cmp	r3, #1
 800a386:	d00a      	beq.n	800a39e <_raise_r+0x4e>
 800a388:	1c59      	adds	r1, r3, #1
 800a38a:	d103      	bne.n	800a394 <_raise_r+0x44>
 800a38c:	2316      	movs	r3, #22
 800a38e:	6003      	str	r3, [r0, #0]
 800a390:	2001      	movs	r0, #1
 800a392:	e7e6      	b.n	800a362 <_raise_r+0x12>
 800a394:	2400      	movs	r4, #0
 800a396:	4628      	mov	r0, r5
 800a398:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a39c:	4798      	blx	r3
 800a39e:	2000      	movs	r0, #0
 800a3a0:	e7df      	b.n	800a362 <_raise_r+0x12>
	...

0800a3a4 <raise>:
 800a3a4:	4b02      	ldr	r3, [pc, #8]	; (800a3b0 <raise+0xc>)
 800a3a6:	4601      	mov	r1, r0
 800a3a8:	6818      	ldr	r0, [r3, #0]
 800a3aa:	f7ff bfd1 	b.w	800a350 <_raise_r>
 800a3ae:	bf00      	nop
 800a3b0:	20000020 	.word	0x20000020

0800a3b4 <_kill_r>:
 800a3b4:	b538      	push	{r3, r4, r5, lr}
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	4d06      	ldr	r5, [pc, #24]	; (800a3d4 <_kill_r+0x20>)
 800a3ba:	4604      	mov	r4, r0
 800a3bc:	4608      	mov	r0, r1
 800a3be:	4611      	mov	r1, r2
 800a3c0:	602b      	str	r3, [r5, #0]
 800a3c2:	f7f7 faf5 	bl	80019b0 <_kill>
 800a3c6:	1c43      	adds	r3, r0, #1
 800a3c8:	d102      	bne.n	800a3d0 <_kill_r+0x1c>
 800a3ca:	682b      	ldr	r3, [r5, #0]
 800a3cc:	b103      	cbz	r3, 800a3d0 <_kill_r+0x1c>
 800a3ce:	6023      	str	r3, [r4, #0]
 800a3d0:	bd38      	pop	{r3, r4, r5, pc}
 800a3d2:	bf00      	nop
 800a3d4:	20000ce0 	.word	0x20000ce0

0800a3d8 <_getpid_r>:
 800a3d8:	f7f7 bae3 	b.w	80019a2 <_getpid>

0800a3dc <findslot>:
 800a3dc:	4b0a      	ldr	r3, [pc, #40]	; (800a408 <findslot+0x2c>)
 800a3de:	b510      	push	{r4, lr}
 800a3e0:	4604      	mov	r4, r0
 800a3e2:	6818      	ldr	r0, [r3, #0]
 800a3e4:	b118      	cbz	r0, 800a3ee <findslot+0x12>
 800a3e6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a3e8:	b90b      	cbnz	r3, 800a3ee <findslot+0x12>
 800a3ea:	f7fd ff0f 	bl	800820c <__sinit>
 800a3ee:	2c13      	cmp	r4, #19
 800a3f0:	d807      	bhi.n	800a402 <findslot+0x26>
 800a3f2:	4806      	ldr	r0, [pc, #24]	; (800a40c <findslot+0x30>)
 800a3f4:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800a3f8:	3201      	adds	r2, #1
 800a3fa:	d002      	beq.n	800a402 <findslot+0x26>
 800a3fc:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800a400:	bd10      	pop	{r4, pc}
 800a402:	2000      	movs	r0, #0
 800a404:	e7fc      	b.n	800a400 <findslot+0x24>
 800a406:	bf00      	nop
 800a408:	20000020 	.word	0x20000020
 800a40c:	20000ce4 	.word	0x20000ce4

0800a410 <error>:
 800a410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a412:	4604      	mov	r4, r0
 800a414:	f7f9 ff94 	bl	8004340 <__errno>
 800a418:	2613      	movs	r6, #19
 800a41a:	4605      	mov	r5, r0
 800a41c:	2700      	movs	r7, #0
 800a41e:	4630      	mov	r0, r6
 800a420:	4639      	mov	r1, r7
 800a422:	beab      	bkpt	0x00ab
 800a424:	4606      	mov	r6, r0
 800a426:	4620      	mov	r0, r4
 800a428:	602e      	str	r6, [r5, #0]
 800a42a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a42c <checkerror>:
 800a42c:	1c43      	adds	r3, r0, #1
 800a42e:	d101      	bne.n	800a434 <checkerror+0x8>
 800a430:	f7ff bfee 	b.w	800a410 <error>
 800a434:	4770      	bx	lr

0800a436 <_swilseek>:
 800a436:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a438:	460c      	mov	r4, r1
 800a43a:	4616      	mov	r6, r2
 800a43c:	f7ff ffce 	bl	800a3dc <findslot>
 800a440:	4605      	mov	r5, r0
 800a442:	b940      	cbnz	r0, 800a456 <_swilseek+0x20>
 800a444:	f7f9 ff7c 	bl	8004340 <__errno>
 800a448:	2309      	movs	r3, #9
 800a44a:	6003      	str	r3, [r0, #0]
 800a44c:	f04f 34ff 	mov.w	r4, #4294967295
 800a450:	4620      	mov	r0, r4
 800a452:	b003      	add	sp, #12
 800a454:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a456:	2e02      	cmp	r6, #2
 800a458:	d903      	bls.n	800a462 <_swilseek+0x2c>
 800a45a:	f7f9 ff71 	bl	8004340 <__errno>
 800a45e:	2316      	movs	r3, #22
 800a460:	e7f3      	b.n	800a44a <_swilseek+0x14>
 800a462:	2e01      	cmp	r6, #1
 800a464:	d112      	bne.n	800a48c <_swilseek+0x56>
 800a466:	6843      	ldr	r3, [r0, #4]
 800a468:	18e4      	adds	r4, r4, r3
 800a46a:	d4f6      	bmi.n	800a45a <_swilseek+0x24>
 800a46c:	682b      	ldr	r3, [r5, #0]
 800a46e:	260a      	movs	r6, #10
 800a470:	466f      	mov	r7, sp
 800a472:	e9cd 3400 	strd	r3, r4, [sp]
 800a476:	4630      	mov	r0, r6
 800a478:	4639      	mov	r1, r7
 800a47a:	beab      	bkpt	0x00ab
 800a47c:	4606      	mov	r6, r0
 800a47e:	4630      	mov	r0, r6
 800a480:	f7ff ffd4 	bl	800a42c <checkerror>
 800a484:	2800      	cmp	r0, #0
 800a486:	dbe1      	blt.n	800a44c <_swilseek+0x16>
 800a488:	606c      	str	r4, [r5, #4]
 800a48a:	e7e1      	b.n	800a450 <_swilseek+0x1a>
 800a48c:	2e02      	cmp	r6, #2
 800a48e:	d1ed      	bne.n	800a46c <_swilseek+0x36>
 800a490:	6803      	ldr	r3, [r0, #0]
 800a492:	260c      	movs	r6, #12
 800a494:	466f      	mov	r7, sp
 800a496:	9300      	str	r3, [sp, #0]
 800a498:	4630      	mov	r0, r6
 800a49a:	4639      	mov	r1, r7
 800a49c:	beab      	bkpt	0x00ab
 800a49e:	4606      	mov	r6, r0
 800a4a0:	4630      	mov	r0, r6
 800a4a2:	f7ff ffc3 	bl	800a42c <checkerror>
 800a4a6:	1c43      	adds	r3, r0, #1
 800a4a8:	d0d0      	beq.n	800a44c <_swilseek+0x16>
 800a4aa:	4404      	add	r4, r0
 800a4ac:	e7de      	b.n	800a46c <_swilseek+0x36>

0800a4ae <_lseek>:
 800a4ae:	f7ff bfc2 	b.w	800a436 <_swilseek>

0800a4b2 <_swiclose>:
 800a4b2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a4b4:	2402      	movs	r4, #2
 800a4b6:	9001      	str	r0, [sp, #4]
 800a4b8:	ad01      	add	r5, sp, #4
 800a4ba:	4620      	mov	r0, r4
 800a4bc:	4629      	mov	r1, r5
 800a4be:	beab      	bkpt	0x00ab
 800a4c0:	4604      	mov	r4, r0
 800a4c2:	4620      	mov	r0, r4
 800a4c4:	f7ff ffb2 	bl	800a42c <checkerror>
 800a4c8:	b003      	add	sp, #12
 800a4ca:	bd30      	pop	{r4, r5, pc}

0800a4cc <_close>:
 800a4cc:	b538      	push	{r3, r4, r5, lr}
 800a4ce:	4605      	mov	r5, r0
 800a4d0:	f7ff ff84 	bl	800a3dc <findslot>
 800a4d4:	4604      	mov	r4, r0
 800a4d6:	b930      	cbnz	r0, 800a4e6 <_close+0x1a>
 800a4d8:	f7f9 ff32 	bl	8004340 <__errno>
 800a4dc:	2309      	movs	r3, #9
 800a4de:	6003      	str	r3, [r0, #0]
 800a4e0:	f04f 30ff 	mov.w	r0, #4294967295
 800a4e4:	bd38      	pop	{r3, r4, r5, pc}
 800a4e6:	3d01      	subs	r5, #1
 800a4e8:	2d01      	cmp	r5, #1
 800a4ea:	d809      	bhi.n	800a500 <_close+0x34>
 800a4ec:	4b09      	ldr	r3, [pc, #36]	; (800a514 <_close+0x48>)
 800a4ee:	689a      	ldr	r2, [r3, #8]
 800a4f0:	691b      	ldr	r3, [r3, #16]
 800a4f2:	429a      	cmp	r2, r3
 800a4f4:	d104      	bne.n	800a500 <_close+0x34>
 800a4f6:	f04f 33ff 	mov.w	r3, #4294967295
 800a4fa:	6003      	str	r3, [r0, #0]
 800a4fc:	2000      	movs	r0, #0
 800a4fe:	e7f1      	b.n	800a4e4 <_close+0x18>
 800a500:	6820      	ldr	r0, [r4, #0]
 800a502:	f7ff ffd6 	bl	800a4b2 <_swiclose>
 800a506:	2800      	cmp	r0, #0
 800a508:	d1ec      	bne.n	800a4e4 <_close+0x18>
 800a50a:	f04f 33ff 	mov.w	r3, #4294967295
 800a50e:	6023      	str	r3, [r4, #0]
 800a510:	e7e8      	b.n	800a4e4 <_close+0x18>
 800a512:	bf00      	nop
 800a514:	20000ce4 	.word	0x20000ce4

0800a518 <_isatty>:
 800a518:	b570      	push	{r4, r5, r6, lr}
 800a51a:	f7ff ff5f 	bl	800a3dc <findslot>
 800a51e:	2509      	movs	r5, #9
 800a520:	4604      	mov	r4, r0
 800a522:	b920      	cbnz	r0, 800a52e <_isatty+0x16>
 800a524:	f7f9 ff0c 	bl	8004340 <__errno>
 800a528:	6005      	str	r5, [r0, #0]
 800a52a:	4620      	mov	r0, r4
 800a52c:	bd70      	pop	{r4, r5, r6, pc}
 800a52e:	4628      	mov	r0, r5
 800a530:	4621      	mov	r1, r4
 800a532:	beab      	bkpt	0x00ab
 800a534:	4604      	mov	r4, r0
 800a536:	2c01      	cmp	r4, #1
 800a538:	d0f7      	beq.n	800a52a <_isatty+0x12>
 800a53a:	f7f9 ff01 	bl	8004340 <__errno>
 800a53e:	2400      	movs	r4, #0
 800a540:	4605      	mov	r5, r0
 800a542:	2613      	movs	r6, #19
 800a544:	4630      	mov	r0, r6
 800a546:	4621      	mov	r1, r4
 800a548:	beab      	bkpt	0x00ab
 800a54a:	4606      	mov	r6, r0
 800a54c:	602e      	str	r6, [r5, #0]
 800a54e:	e7ec      	b.n	800a52a <_isatty+0x12>

0800a550 <_init>:
 800a550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a552:	bf00      	nop
 800a554:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a556:	bc08      	pop	{r3}
 800a558:	469e      	mov	lr, r3
 800a55a:	4770      	bx	lr

0800a55c <_fini>:
 800a55c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a55e:	bf00      	nop
 800a560:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a562:	bc08      	pop	{r3}
 800a564:	469e      	mov	lr, r3
 800a566:	4770      	bx	lr
