

================================================================
== Vitis HLS Report for 'first_swap_8_s'
================================================================
* Date:           Thu Apr 28 15:57:43 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        prueba_booth
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.551 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       27|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        0|       27|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |icmp_ln870_fu_53_p2  |      icmp|   0|  0|  11|           8|           1|
    |output_r_d0          |    select|   0|  0|   8|           1|           1|
    |output_r_d1          |    select|   0|  0|   8|           1|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  27|          10|          10|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_start           |   in|    1|  ap_ctrl_hs|  first_swap<8>|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  first_swap<8>|  return value|
|ap_return          |  out|    1|  ap_ctrl_hs|  first_swap<8>|  return value|
|p_read             |   in|    8|     ap_none|         p_read|        scalar|
|p_read1            |   in|    8|     ap_none|        p_read1|        scalar|
|output_r_address0  |  out|    1|   ap_memory|       output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|       output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|       output_r|         array|
|output_r_d0        |  out|    8|   ap_memory|       output_r|         array|
|output_r_address1  |  out|    1|   ap_memory|       output_r|         array|
|output_r_ce1       |  out|    1|   ap_memory|       output_r|         array|
|output_r_we1       |  out|    1|   ap_memory|       output_r|         array|
|output_r_d1        |  out|    8|   ap_memory|       output_r|         array|
+-------------------+-----+-----+------------+---------------+--------------+

