;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV 1, <20
	CMP @0, @2
	SLT 20, @12
	SUB -207, <-120
	SUB @0, @2
	ADD 240, 60
	SUB -207, <-120
	SPL 0, <-23
	JMP 1, @20
	SUB @0, @2
	SPL 0, <-23
	DJN <130, 9
	DJN <130, 9
	DJN <130, 9
	ADD 210, 60
	CMP -207, <-120
	ADD 210, 60
	SUB @0, @2
	SUB #0, -2
	SPL 0, <-23
	SUB #0, -2
	SLT 20, @12
	SUB @0, @2
	SUB @-127, 100
	DJN -1, @-20
	SUB @0, @2
	DJN -1, @-20
	SUB -207, <-120
	SUB @0, @2
	SUB @-127, 100
	DJN <130, 9
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	DJN <130, 9
	ADD #270, <1
	CMP -207, <-120
	CMP -207, <-120
	SUB #12, @0
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SUB @0, @2
	CMP -207, <-120
	DJN -1, @-20
	CMP -207, <-120
	MOV -1, <-20
