var class_f_p_g_a =
[
    [ "FPGA", "class_f_p_g_a.html#ac61f0928c4fd0893e8a28fd2d73bc1a6", null ],
    [ "configure", "class_f_p_g_a.html#afc8d26c5164d391fe9916f4f626e4f9c", null ],
    [ "gate_drivers", "class_f_p_g_a.html#af5c2ce42aaa3ea41c748c66504fe576c", null ],
    [ "git_hash", "class_f_p_g_a.html#ad4634d18d494835c0dab25ed991eff18", null ],
    [ "isReady", "class_f_p_g_a.html#a3a19d0de422731d1686bf8b6d3b0a800", null ],
    [ "motors_en", "class_f_p_g_a.html#a50862f5e33b16109cd2f25e9daf96e2e", null ],
    [ "read_duty_cycles", "class_f_p_g_a.html#a6f7976dddd569c0b75a94c004ecfe478", null ],
    [ "read_encs", "class_f_p_g_a.html#a6e2b0841e4e0eca35b463ccc8f70a26e", null ],
    [ "read_halls", "class_f_p_g_a.html#a767569caa2aa4d2e9423b6f3a6d2a7a8", null ],
    [ "send_config", "class_f_p_g_a.html#adb667317d356262d382302aaffac8321", null ],
    [ "set_duty_cycles", "class_f_p_g_a.html#a4daf6e0acbe3eac9db30a5b0aa39cfad", null ],
    [ "set_duty_get_enc", "class_f_p_g_a.html#af0c136e99ee9117b264291ea7390a7ed", null ],
    [ "watchdog_reset", "class_f_p_g_a.html#aaf55a1decbb2783031f56c99a885f54d", null ]
];