{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591848766223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591848766223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 11 12:12:45 2020 " "Processing started: Thu Jun 11 12:12:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591848766223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591848766223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off smart_car -c smart_car " "Command: quartus_map --read_settings_files=on --write_settings_files=off smart_car -c smart_car" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591848766223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1591848766923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smart_car/rtl/sel_mode_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /smart_car/rtl/sel_mode_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sel_mode_0 " "Found entity 1: sel_mode_0" {  } { { "../rtl/sel_mode_0.v" "" { Text "F:/smart_car/rtl/sel_mode_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591848767078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591848767078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smart_car/rtl/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /smart_car/rtl/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "../rtl/key_debounce.v" "" { Text "F:/smart_car/rtl/key_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591848767078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591848767078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smart_car/rtl/top_smart_car.v 1 1 " "Found 1 design units, including 1 entities, in source file /smart_car/rtl/top_smart_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_smart_car " "Found entity 1: top_smart_car" {  } { { "../rtl/top_smart_car.v" "" { Text "F:/smart_car/rtl/top_smart_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591848767088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591848767088 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "key_pwm.v(10) " "Verilog HDL information at key_pwm.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/key_pwm.v" "" { Text "F:/smart_car/rtl/key_pwm.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1591848767088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smart_car/rtl/key_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file /smart_car/rtl/key_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_pwm " "Found entity 1: key_pwm" {  } { { "../rtl/key_pwm.v" "" { Text "F:/smart_car/rtl/key_pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591848767088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591848767088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smart_car/rtl/remote_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /smart_car/rtl/remote_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 remote_ctrl " "Found entity 1: remote_ctrl" {  } { { "../rtl/remote_ctrl.v" "" { Text "F:/smart_car/rtl/remote_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591848767098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591848767098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smart_car/rtl/xunji.v 1 1 " "Found 1 design units, including 1 entities, in source file /smart_car/rtl/xunji.v" { { "Info" "ISGN_ENTITY_NAME" "1 xunji " "Found entity 1: xunji" {  } { { "../rtl/xunji.v" "" { Text "F:/smart_car/rtl/xunji.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591848767098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591848767098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smart_car/rtl/trigsignal.v 1 1 " "Found 1 design units, including 1 entities, in source file /smart_car/rtl/trigsignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 TrigSignal " "Found entity 1: TrigSignal" {  } { { "../rtl/TrigSignal.v" "" { Text "F:/smart_car/rtl/TrigSignal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591848767108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591848767108 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "remote_rcv.v(67) " "Verilog HDL information at remote_rcv.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/remote_rcv.v" "" { Text "F:/smart_car/rtl/remote_rcv.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1591848767108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smart_car/rtl/remote_rcv.v 1 1 " "Found 1 design units, including 1 entities, in source file /smart_car/rtl/remote_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 remote_rcv " "Found entity 1: remote_rcv" {  } { { "../rtl/remote_rcv.v" "" { Text "F:/smart_car/rtl/remote_rcv.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591848767108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591848767108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smart_car/rtl/pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file /smart_car/rtl/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../rtl/pwm.v" "" { Text "F:/smart_car/rtl/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591848767118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591848767118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smart_car/rtl/poscounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /smart_car/rtl/poscounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PosCounter " "Found entity 1: PosCounter" {  } { { "../rtl/PosCounter.v" "" { Text "F:/smart_car/rtl/PosCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591848767118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591848767118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smart_car/rtl/dianji.v 1 1 " "Found 1 design units, including 1 entities, in source file /smart_car/rtl/dianji.v" { { "Info" "ISGN_ENTITY_NAME" "1 dianji " "Found entity 1: dianji" {  } { { "../rtl/dianji.v" "" { Text "F:/smart_car/rtl/dianji.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591848767128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591848767128 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Clk_1M.v(9) " "Verilog HDL information at Clk_1M.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/Clk_1M.v" "" { Text "F:/smart_car/rtl/Clk_1M.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1591848767128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smart_car/rtl/clk_1m.v 1 1 " "Found 1 design units, including 1 entities, in source file /smart_car/rtl/clk_1m.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_1M " "Found entity 1: Clk_1M" {  } { { "../rtl/Clk_1M.v" "" { Text "F:/smart_car/rtl/Clk_1M.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591848767128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591848767128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smart_car/rtl/mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /smart_car/rtl/mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "../rtl/mux4_1.v" "" { Text "F:/smart_car/rtl/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591848767138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591848767138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smart_car/rtl/sel_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file /smart_car/rtl/sel_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sel_mode " "Found entity 1: sel_mode" {  } { { "../rtl/sel_mode.v" "" { Text "F:/smart_car/rtl/sel_mode.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591848767138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591848767138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smart_car/rtl/gensui.v 1 1 " "Found 1 design units, including 1 entities, in source file /smart_car/rtl/gensui.v" { { "Info" "ISGN_ENTITY_NAME" "1 gensui " "Found entity 1: gensui" {  } { { "../rtl/gensui.v" "" { Text "F:/smart_car/rtl/gensui.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591848767148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591848767148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smart_car/rtl/data_separate.v 1 1 " "Found 1 design units, including 1 entities, in source file /smart_car/rtl/data_separate.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_separate " "Found entity 1: data_separate" {  } { { "../rtl/data_separate.v" "" { Text "F:/smart_car/rtl/data_separate.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591848767148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591848767148 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_smart_car " "Elaborating entity \"top_smart_car\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1591848767248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remote_ctrl remote_ctrl:u_remote_ctrl " "Elaborating entity \"remote_ctrl\" for hierarchy \"remote_ctrl:u_remote_ctrl\"" {  } { { "../rtl/top_smart_car.v" "u_remote_ctrl" { Text "F:/smart_car/rtl/top_smart_car.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591848767258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remote_rcv remote_rcv:u_remote_rcv " "Elaborating entity \"remote_rcv\" for hierarchy \"remote_rcv:u_remote_rcv\"" {  } { { "../rtl/top_smart_car.v" "u_remote_rcv" { Text "F:/smart_car/rtl/top_smart_car.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591848767268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_separate data_separate:u_data_separate " "Elaborating entity \"data_separate\" for hierarchy \"data_separate:u_data_separate\"" {  } { { "../rtl/top_smart_car.v" "u_data_separate" { Text "F:/smart_car/rtl/top_smart_car.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591848767268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:u_key_debounce " "Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:u_key_debounce\"" {  } { { "../rtl/top_smart_car.v" "u_key_debounce" { Text "F:/smart_car/rtl/top_smart_car.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591848767278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_pwm key_pwm:u_key_pwm " "Elaborating entity \"key_pwm\" for hierarchy \"key_pwm:u_key_pwm\"" {  } { { "../rtl/top_smart_car.v" "u_key_pwm" { Text "F:/smart_car/rtl/top_smart_car.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591848767288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:u_pwm " "Elaborating entity \"pwm\" for hierarchy \"pwm:u_pwm\"" {  } { { "../rtl/top_smart_car.v" "u_pwm" { Text "F:/smart_car/rtl/top_smart_car.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591848767288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xunji xunji:u_xunji " "Elaborating entity \"xunji\" for hierarchy \"xunji:u_xunji\"" {  } { { "../rtl/top_smart_car.v" "u_xunji" { Text "F:/smart_car/rtl/top_smart_car.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591848767298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_1M Clk_1M:u_0 " "Elaborating entity \"Clk_1M\" for hierarchy \"Clk_1M:u_0\"" {  } { { "../rtl/top_smart_car.v" "u_0" { Text "F:/smart_car/rtl/top_smart_car.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591848767298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TrigSignal TrigSignal:u_1 " "Elaborating entity \"TrigSignal\" for hierarchy \"TrigSignal:u_1\"" {  } { { "../rtl/top_smart_car.v" "u_1" { Text "F:/smart_car/rtl/top_smart_car.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591848767298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PosCounter PosCounter:u_2 " "Elaborating entity \"PosCounter\" for hierarchy \"PosCounter:u_2\"" {  } { { "../rtl/top_smart_car.v" "u_2" { Text "F:/smart_car/rtl/top_smart_car.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591848767298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dianji dianji:u_3 " "Elaborating entity \"dianji\" for hierarchy \"dianji:u_3\"" {  } { { "../rtl/top_smart_car.v" "u_3" { Text "F:/smart_car/rtl/top_smart_car.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591848767308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gensui gensui:u_gensui " "Elaborating entity \"gensui\" for hierarchy \"gensui:u_gensui\"" {  } { { "../rtl/top_smart_car.v" "u_gensui" { Text "F:/smart_car/rtl/top_smart_car.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591848767308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_mode sel_mode:u_sel_mode " "Elaborating entity \"sel_mode\" for hierarchy \"sel_mode:u_sel_mode\"" {  } { { "../rtl/top_smart_car.v" "u_sel_mode" { Text "F:/smart_car/rtl/top_smart_car.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591848767308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_mode_0 sel_mode_0:u_sel_mode_0 " "Elaborating entity \"sel_mode_0\" for hierarchy \"sel_mode_0:u_sel_mode_0\"" {  } { { "../rtl/top_smart_car.v" "u_sel_mode_0" { Text "F:/smart_car/rtl/top_smart_car.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591848767318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 mux4_1:u_mux4_1 " "Elaborating entity \"mux4_1\" for hierarchy \"mux4_1:u_mux4_1\"" {  } { { "../rtl/top_smart_car.v" "u_mux4_1" { Text "F:/smart_car/rtl/top_smart_car.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591848767318 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PosCounter:u_2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PosCounter:u_2\|Div0\"" {  } { { "../rtl/PosCounter.v" "Div0" { Text "F:/smart_car/rtl/PosCounter.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591848768998 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1591848768998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PosCounter:u_2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"PosCounter:u_2\|lpm_divide:Div0\"" {  } { { "../rtl/PosCounter.v" "" { Text "F:/smart_car/rtl/PosCounter.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591848769078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PosCounter:u_2\|lpm_divide:Div0 " "Instantiated megafunction \"PosCounter:u_2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591848769078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591848769078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591848769078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591848769078 ""}  } { { "../rtl/PosCounter.v" "" { Text "F:/smart_car/rtl/PosCounter.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1591848769078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "F:/smart_car/par/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591848769208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591848769208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "F:/smart_car/par/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591848769238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591848769238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "F:/smart_car/par/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591848769308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591848769308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "F:/smart_car/par/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591848769498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591848769498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "F:/smart_car/par/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591848769628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591848769628 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/sel_mode.v" "" { Text "F:/smart_car/rtl/sel_mode.v" 16 -1 0 } } { "../rtl/key_pwm.v" "" { Text "F:/smart_car/rtl/key_pwm.v" 13 -1 0 } } { "../rtl/key_debounce.v" "" { Text "F:/smart_car/rtl/key_debounce.v" 10 -1 0 } } { "../rtl/key_debounce.v" "" { Text "F:/smart_car/rtl/key_debounce.v" 12 -1 0 } } { "../rtl/key_debounce.v" "" { Text "F:/smart_car/rtl/key_debounce.v" 14 -1 0 } } { "../rtl/key_debounce.v" "" { Text "F:/smart_car/rtl/key_debounce.v" 17 -1 0 } } { "../rtl/dianji.v" "" { Text "F:/smart_car/rtl/dianji.v" 22 -1 0 } } { "../rtl/key_debounce.v" "" { Text "F:/smart_car/rtl/key_debounce.v" 37 -1 0 } } { "../rtl/key_debounce.v" "" { Text "F:/smart_car/rtl/key_debounce.v" 72 -1 0 } } { "../rtl/key_debounce.v" "" { Text "F:/smart_car/rtl/key_debounce.v" 107 -1 0 } } { "../rtl/key_debounce.v" "" { Text "F:/smart_car/rtl/key_debounce.v" 142 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1591848770128 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1591848770128 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1591848771118 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1591848772128 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/smart_car/par/output_files/smart_car.map.smsg " "Generated suppressed messages file F:/smart_car/par/output_files/smart_car.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1591848772218 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1591848772468 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591848772468 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "818 " "Implemented 818 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1591848772778 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1591848772778 ""} { "Info" "ICUT_CUT_TM_LCELLS" "797 " "Implemented 797 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1591848772778 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1591848772778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591848772828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 11 12:12:52 2020 " "Processing ended: Thu Jun 11 12:12:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591848772828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591848772828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591848772828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591848772828 ""}
