*****************************************************************

  Device    [PREGMUX_TB]

  Author    [clwang]

  Abstract  []

  Revision History:

********************************************************************************/
grid
device PREGMUX_TB
{

    parameter
    (
        // These are the config parameters that are used to enable formal flow. They
        // should be present in the declaration only if a MACRO is set. In normal
        // implementation flow they should be turned off.
        // FIXME
        config string TEST_MODE         = "DISABLE",               // "DISABLE" "ENABLE"
        config bit    LOCALMODEN_N[9:0] = 10'b00_0000_0000
    );
    port
    (
        config input SC_TESTMODEN_N         = 1'b0               /*pragma PAP_CFG_BIT_NAME = "SC_TESTMODEN_N" */,
        config input SC_LOCALMODEN_N[9:0]   = 10'b00_0000_0000   /*pragma PAP_CFG_BIT_NAME = "SC_LOCALMODEN_N<9>, SC_LOCALMODEN_N<8>,SC_LOCALMODEN_N<7>,SC_LOCALMODEN_N<6>,SC_LOCALMODEN_N<5>,SC_LOCALMODEN_N<4>,SC_LOCALMODEN_N<3>,SC_LOCALMODEN_N<2>,SC_LOCALMODEN_N<1>,SC_LOCALMODEN_N<0>" */,
        config input SC_PRECLK_TB[29:0]     = 30'd0              /*pragma PAP_CFG_BIT_NAME = "SC_PRECLK_TB<29>, SC_PRECLK_TB<28>, SC_PRECLK_TB<27>, SC_PRECLK_TB<26>, SC_PRECLK_TB<25>, SC_PRECLK_TB<24>, SC_PRECLK_TB<23>, SC_PRECLK_TB<22>, SC_PRECLK_TB<21>, SC_PRECLK_TB<20>, SC_PRECLK_TB<19>, SC_PRECLK_TB<18>, SC_PRECLK_TB<17>, SC_PRECLK_TB<16>, SC_PRECLK_TB<15>, SC_PRECLK_TB<14>, SC_PRECLK_TB<13>, SC_PRECLK_TB<12>, SC_PRECLK_TB<11>, SC_PRECLK_TB<10>, SC_PRECLK_TB<9>, SC_PRECLK_TB<8>, SC_PRECLK_TB<7>, SC_PRECLK_TB<6>, SC_PRECLK_TB<5>, SC_PRECLK_TB<4>, SC_PRECLK_TB<3>, SC_PRECLK_TB<2>, SC_PRECLK_TB<1>, SC_PRECLK_TB<0>" */,
        
        // These are the config ports.
        // FIXME
        output CLKIN[9:0],        
        input  SIG_FR_CIM[2:0] = 3'b111,
        input  CLKDIV_TB[3:0]  = 4'b1111,
        input  PCLK_0[1:0]     = 2'b11,
        input  PCLK_1[1:0]     = 2'b11,
        input  PLLOUT0[4:0]    = 5'h1f,
        input  PLLOUT1[4:0]    = 5'h1f,
        input  PLLOUT2[4:0]    = 5'h1f,
        input  PLLOUT3[4:0]    = 5'h1f
    );

}// end of device PREGMUX_TB

/*******************************************************************************

  Device    [PREGMUX_TB]

  Author    []

  Abstract  [The structure netlist of PREGMUX_TB is described in the similar fashion 
             as in HDL. In unit instantiation statement, the formal pin may be 
             connected to net which is declared explicitly. 
             
             In Valence, the connection can also be made from formal pin to other 
             pin or port, in which case Valence compiler shall create the net to 
             fulfil the connection. The built-in naming convention is kicked in 
             to name the automatically created net. However, the objects (net, instance)
             of this netlist are going to mapped from schematic. The compiler-generated
             names cause trouble for the mapping. Therefore, all wires are declared
             explicitly in the following description]

  Revision History:

********************************************************************************/
structure netlist of PREGMUX_TB
{
    // Wires for input ports


   // Wires connecting to output ports
    routing
    {
        /*(
             PLLOUT0[0] ,
             PLLOUT1[0] ,
             PLLOUT1[4] ,
             PLLOUT2[0] ,
             PLLOUT3[4] ,
             PCLK_0[0]  -->  CLKIN[0] ) = 150;

        (
             PLLOUT0[0] ,
             PLLOUT0[1] ,
             PLLOUT1[3] ,
             PLLOUT2[1] ,
             PLLOUT3[3] ,
             PCLK_0[1]  -->  CLKIN[1] ) = 150;

        (
             PLLOUT0[2] ,
             PLLOUT1[2] ,
             PLLOUT2[2] ,
             PLLOUT3[2] ,
             PCLK_1[0]  -->  CLKIN[2] ) = 150;

        (
             PLLOUT0[3] ,
             PLLOUT1[0] ,
             PLLOUT2[3] ,
             PLLOUT3[1] ,
             PCLK_1[1] ,
             CLKDIV_TB[2]  -->  CLKIN[3] ) = 150;

        (
             PLLOUT0[4] ,
             PLLOUT1[0] ,
             PLLOUT2[4] ,
             PLLOUT3[0] ,
             CLKDIV_TB[0] ,
             CLKDIV_TB[1]  -->  CLKIN[4] ) = 150;

        (
             PLLOUT0[4] ,
             PLLOUT1[0] ,
             PLLOUT2[4] ,
             PLLOUT3[0] ,
             CLKDIV_TB[0] ,
             CLKDIV_TB[1]  -->  CLKIN[5] ) = 150;

        (
             PLLOUT0[3] ,
             PLLOUT1[1] ,
             PLLOUT2[3] ,
             PLLOUT3[0] ,
             PCLK_1[1] ,
             CLKDIV_TB[2]  -->  CLKIN[6] ) = 150;

        (
             PLLOUT0[2] ,
             PLLOUT1[2] ,
             PLLOUT2[2] ,
             PLLOUT3[2] ,
             PCLK_1[0] ,
             CLKDIV_TB[3]  -->  CLKIN[7] ) = 150;

        (
             PLLOUT0[1] ,
             PLLOUT1[3] ,
             PLLOUT2[0] ,
             PLLOUT2[1] ,
             PLLOUT3[3] ,
             PCLK_0[1]  -->  CLKIN[8] ) = 150;

        (
             PLLOUT0[0] ,
             PLLOUT1[4] ,
             PLLOUT2[0] ,
             PLLOUT3[0] ,
             PLLOUT3[4] ,
             PCLK_0[0]  -->  CLKIN[9] ) = 150;
             */
        ( PLLOUT0[0] --> CLKIN[0] ) = 123;
        ( PLLOUT1[0] --> CLKIN[0] ) = 144;
        ( PLLOUT1[4] --> CLKIN[0] ) = 144;
        ( PLLOUT2[0] --> CLKIN[0] ) = 150;
        ( PLLOUT3[4] --> CLKIN[0] ) = 150;
        ( PCLK_0[0] --> CLKIN[0] ) = 201;
        ( PLLOUT0[0] --> CLKIN[1] ) = 123;
        ( PLLOUT0[1] --> CLKIN[1] ) = 123;
        ( PLLOUT1[3] --> CLKIN[1] ) = 144;
        ( PLLOUT2[1] --> CLKIN[1] ) = 150;
        ( PLLOUT3[3] --> CLKIN[1] ) = 150;
        ( PCLK_0[1] --> CLKIN[1] ) = 201;
        ( PLLOUT0[2] --> CLKIN[2] ) = 123;
        ( PLLOUT1[2] --> CLKIN[2] ) = 144;
        ( PLLOUT2[2] --> CLKIN[2] ) = 150;
        ( PLLOUT3[2] --> CLKIN[2] ) = 150;
        ( PCLK_1[0] --> CLKIN[2] ) = 201;
        ( PLLOUT0[3] --> CLKIN[3] ) = 123;
        ( PLLOUT1[0] --> CLKIN[3] ) = 144;
        ( PLLOUT2[3] --> CLKIN[3] ) = 150;
        ( PLLOUT3[1] --> CLKIN[3] ) = 150;
        ( PCLK_1[1] --> CLKIN[3] ) = 201;
        ( CLKDIV_TB[2] --> CLKIN[3] ) = 0;
        ( PLLOUT0[4] --> CLKIN[4] ) = 123;
        ( PLLOUT1[0] --> CLKIN[4] ) = 144;
        ( PLLOUT2[4] --> CLKIN[4] ) = 150;
        ( PLLOUT3[0] --> CLKIN[4] ) = 150;
        ( CLKDIV_TB[0] --> CLKIN[4] ) = 0;
        ( CLKDIV_TB[1] --> CLKIN[4] ) = 0;
        ( PLLOUT0[4] --> CLKIN[5] ) = 123;
        ( PLLOUT1[0] --> CLKIN[5] ) = 144;
        ( PLLOUT2[4] --> CLKIN[5] ) = 150;
        ( PLLOUT3[0] --> CLKIN[5] ) = 150;
        ( CLKDIV_TB[0] --> CLKIN[5] ) = 0;
        ( CLKDIV_TB[1] --> CLKIN[5] ) = 0;
        ( PLLOUT0[3] --> CLKIN[6] ) = 123;
        ( PLLOUT1[1] --> CLKIN[6] ) = 144;
        ( PLLOUT2[3] --> CLKIN[6] ) = 150;
        ( PLLOUT3[0] --> CLKIN[6] ) = 150;
        ( PCLK_1[1] --> CLKIN[6] ) = 201;
        ( CLKDIV_TB[2] --> CLKIN[6] ) = 0;
        ( PLLOUT0[2] --> CLKIN[7] ) = 123;
        ( PLLOUT1[2] --> CLKIN[7] ) = 144;
        ( PLLOUT2[2] --> CLKIN[7] ) = 150;
        ( PLLOUT3[2] --> CLKIN[7] ) = 150;
        ( PCLK_1[0] --> CLKIN[7] ) = 201;
        ( CLKDIV_TB[3] --> CLKIN[7] ) = 0;
        ( PLLOUT0[1] --> CLKIN[8] ) = 123;
        ( PLLOUT1[3] --> CLKIN[8] ) = 144;
        ( PLLOUT2[0] --> CLKIN[8] ) = 150;
        ( PLLOUT2[1] --> CLKIN[8] ) = 150;
        ( PLLOUT3[3] --> CLKIN[8] ) = 150;
        ( PCLK_0[1] --> CLKIN[8] ) = 201;
        ( PLLOUT0[0] --> CLKIN[9] ) = 123;
        ( PLLOUT1[4] --> CLKIN[9] ) = 144;
        ( PLLOUT2[0] --> CLKIN[9] ) = 150;
        ( PLLOUT3[0] --> CLKIN[9] ) = 150;
        ( PLLOUT3[4] --> CLKIN[9] ) = 150;
        ( PCLK_0[0] --> CLKIN[9] ) = 201;

   }

   // Internal wires



}; // end of structure netlist of PREGMUX_TB

/*******************************************************************************

  Device    [PREGMUX_TB]

  Author    []

  Abstract  [Configure the configuration bits based on the value of config parameter]

  Revision History:

********************************************************************************/
configuration cfg of PREGMUX_TB
{
    if (TEST_MODE == "DISABLE")
    {
        if ( PLLOUT0[0] --> CLKIN[0] )
        {
            SC_PRECLK_TB[2:0] := 3'b000;
        }
        
        if ( PLLOUT1[0] --> CLKIN[0] )
        {
            SC_PRECLK_TB[2:0] := 3'b001;
        }
        
        if ( PLLOUT1[4] --> CLKIN[0] )
        {
            SC_PRECLK_TB[2:0] := 3'b010;
        }
        
        if ( PLLOUT2[0] --> CLKIN[0] )
        {
            SC_PRECLK_TB[2:0] := 3'b011;
        }
        
        if ( PLLOUT3[4] --> CLKIN[0] )
        {
            SC_PRECLK_TB[2:0] := 3'b100;
        }
        
        if ( PCLK_0[0] --> CLKIN[0] )
        {
            SC_PRECLK_TB[2:0] := 3'b101;
        }
        
        if ( PLLOUT0[0] --> CLKIN[1] )
        {
            SC_PRECLK_TB[5:3] := 3'b000;
        }
        
        if ( PLLOUT0[1] --> CLKIN[1] )
        {
            SC_PRECLK_TB[5:3] := 3'b001;
        }
        
        if ( PLLOUT1[3] --> CLKIN[1] )
        {
            SC_PRECLK_TB[5:3] := 3'b010;
        }
        
        if ( PLLOUT2[1] --> CLKIN[1] )
        {
            SC_PRECLK_TB[5:3] := 3'b011;
        }
        
        if ( PLLOUT3[3] --> CLKIN[1] )
        {
            SC_PRECLK_TB[5:3] := 3'b100;
        }
        
        if ( PCLK_0[1] --> CLKIN[1] )
        {
            SC_PRECLK_TB[5:3] := 3'b101;
        }
        
        if ( PLLOUT0[2] --> CLKIN[2] )
        {
            SC_PRECLK_TB[8:6] := 3'b000;
        }
        
        if ( PLLOUT1[2] --> CLKIN[2] )
        {
            SC_PRECLK_TB[8:6] := 3'b001;
        }
        
        if ( PLLOUT2[2] --> CLKIN[2] )
        {
            SC_PRECLK_TB[8:6] := 3'b010;
        }
        
        if ( PLLOUT3[2] --> CLKIN[2] )
        {
            SC_PRECLK_TB[8:6] := 3'b011;
        }
        
        if ( PCLK_1[0] --> CLKIN[2] )
        {
            SC_PRECLK_TB[8:6] := 3'b100;
        }
        
        if ( PLLOUT0[3] --> CLKIN[3] )
        {
            SC_PRECLK_TB[11:9] := 3'b000;
        }
        
        if ( PLLOUT1[0] --> CLKIN[3] )
        {
            SC_PRECLK_TB[11:9] := 3'b001;
        }
        
        if ( PLLOUT2[3] --> CLKIN[3] )
        {
            SC_PRECLK_TB[11:9] := 3'b010;
        }
        
        if ( PLLOUT3[1] --> CLKIN[3] )
        {
            SC_PRECLK_TB[11:9] := 3'b011;
        }
        
        if ( PCLK_1[1] --> CLKIN[3] )
        {
            SC_PRECLK_TB[11:9] := 3'b100;
        }
        
        if ( CLKDIV_TB[2] --> CLKIN[3] )
        {
            SC_PRECLK_TB[11:9] := 3'b101;
        }
        
        if ( PLLOUT0[4] --> CLKIN[4] )
        {
            SC_PRECLK_TB[14:12] := 3'b000;
        }
        
        if ( PLLOUT1[0] --> CLKIN[4] )
        {
            SC_PRECLK_TB[14:12] := 3'b001;
        }
        
        if ( PLLOUT2[4] --> CLKIN[4] )
        {
            SC_PRECLK_TB[14:12] := 3'b010;
        }
        
        if ( PLLOUT3[0] --> CLKIN[4] )
        {
            SC_PRECLK_TB[14:12] := 3'b011;
        }
        
        if ( CLKDIV_TB[0] --> CLKIN[4] )
        {
            SC_PRECLK_TB[14:12] := 3'b100;
        }
        
        if ( CLKDIV_TB[1] --> CLKIN[4] )
        {
            SC_PRECLK_TB[14:12] := 3'b101;
        }
        
        if ( PLLOUT0[4] --> CLKIN[5] )
        {
            SC_PRECLK_TB[17:15] := 3'b000;
        }
        
        if ( PLLOUT1[0] --> CLKIN[5] )
        {
            SC_PRECLK_TB[17:15] := 3'b001;
        }
        
        if ( PLLOUT2[4] --> CLKIN[5] )
        {
            SC_PRECLK_TB[17:15] := 3'b010;
        }
        
        if ( PLLOUT3[0] --> CLKIN[5] )
        {
            SC_PRECLK_TB[17:15] := 3'b011;
        }
        
        if ( CLKDIV_TB[0] --> CLKIN[5] )
        {
            SC_PRECLK_TB[17:15] := 3'b100;
        }
        
        if ( CLKDIV_TB[1] --> CLKIN[5] )
        {
            SC_PRECLK_TB[17:15] := 3'b101;
        }
        
        if ( PLLOUT0[3] --> CLKIN[6] )
        {
            SC_PRECLK_TB[20:18] := 3'b000;
        }
        
        if ( PLLOUT1[1] --> CLKIN[6] )
        {
            SC_PRECLK_TB[20:18] := 3'b001;
        }
        
        if ( PLLOUT2[3] --> CLKIN[6] )
        {
            SC_PRECLK_TB[20:18] := 3'b010;
        }
        
        if ( PLLOUT3[0] --> CLKIN[6] )
        {
            SC_PRECLK_TB[20:18] := 3'b011;
        }
        
        if ( PCLK_1[1] --> CLKIN[6] )
        {
            SC_PRECLK_TB[20:18] := 3'b100;
        }
        
        if ( CLKDIV_TB[2] --> CLKIN[6] )
        {
            SC_PRECLK_TB[20:18] := 3'b101;
        }
        
        if ( PLLOUT0[2] --> CLKIN[7] )
        {
            SC_PRECLK_TB[23:21] := 3'b000;
        }
        
        if ( PLLOUT1[2] --> CLKIN[7] )
        {
            SC_PRECLK_TB[23:21] := 3'b001;
        }
        
        if ( PLLOUT2[2] --> CLKIN[7] )
        {
            SC_PRECLK_TB[23:21] := 3'b010;
        }
        
        if ( PLLOUT3[2] --> CLKIN[7] )
        {
            SC_PRECLK_TB[23:21] := 3'b011;
        }
        
        if ( PCLK_1[0] --> CLKIN[7] )
        {
            SC_PRECLK_TB[23:21] := 3'b100;
        }
        
        if ( CLKDIV_TB[3] --> CLKIN[7] )
        {
            SC_PRECLK_TB[23:21] := 3'b101;
        }
        
        if ( PLLOUT0[1] --> CLKIN[8] )
        {
            SC_PRECLK_TB[26:24] := 3'b000;
        }
        
        if ( PLLOUT1[3] --> CLKIN[8] )
        {
            SC_PRECLK_TB[26:24] := 3'b001;
        }
        
        if ( PLLOUT2[0] --> CLKIN[8] )
        {
            SC_PRECLK_TB[26:24] := 3'b010;
        }
        
        if ( PLLOUT2[1] --> CLKIN[8] )
        {
            SC_PRECLK_TB[26:24] := 3'b011;
        }
        
        if ( PLLOUT3[3] --> CLKIN[8] )
        {
            SC_PRECLK_TB[26:24] := 3'b100;
        }
        
        if ( PCLK_0[1] --> CLKIN[8] )
        {
            SC_PRECLK_TB[26:24] := 3'b101;
        }
        
        if ( PLLOUT0[0] --> CLKIN[9] )
        {
            SC_PRECLK_TB[29:27] := 3'b000;
        }
        
        if ( PLLOUT1[4] --> CLKIN[9] )
        {
            SC_PRECLK_TB[29:27] := 3'b001;
        }
        
        if ( PLLOUT2[0] --> CLKIN[9] )
        {
            SC_PRECLK_TB[29:27] := 3'b010;
        }
        
        if ( PLLOUT3[0] --> CLKIN[9] )
        {
            SC_PRECLK_TB[29:27] := 3'b011;
        }
        
        if ( PLLOUT3[4] --> CLKIN[9] )
        {
            SC_PRECLK_TB[29:27] := 3'b100;
        }
        
        if ( PCLK_0[0] --> CLKIN[9] )
        {
            SC_PRECLK_TB[29:27] := 3'b101;
        }
        SC_TESTMODEN_N  := 1'b0;
        SC_LOCALMODEN_N := LOCALMODEN_N;
   }
   else // if (TEST_MODE == "ENABLE" )
   {
        SC_TESTMODEN_N  := 1'b1;
        SC_LOCALMODEN_N := LOCALMODEN_N;
   }
    
}; // end of configuration cfg of PREGMUX_TB





