# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do BusController_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/BusController {C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/BusController/BusController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:10 on Nov 26,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/BusController" C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/BusController/BusController.v 
# -- Compiling module BusController
# 
# Top level modules:
# 	BusController
# End time: 00:09:10 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/BusController {C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/BusController/BusController_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:10 on Nov 26,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/BusController" C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/BusController/BusController_TB.v 
# -- Compiling module BusController_TB
# 
# Top level modules:
# 	BusController_TB
# End time: 00:09:10 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  BusController_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=""+acc"" BusController_TB 
# Start time: 00:09:10 on Nov 26,2019
# Loading work.BusController_TB
# Loading work.BusController
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/BusController/BusController_TB.v(25)
#    Time: 1 us  Iteration: 0  Instance: /BusController_TB
# Break in Module BusController_TB at C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/BusController/BusController_TB.v line 25
# End time: 00:09:40 on Nov 26,2019, Elapsed time: 0:00:30
# Errors: 0, Warnings: 0
