Analysis & Synthesis report for DE0_top
Sun Feb 09 14:37:29 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for ram:mem_data_de0|altsyncram:altsyncram_component|altsyncram_45i1:auto_generated
 14. Source assignments for prog:mem_prog_de0|altsyncram:altsyncram_component|altsyncram_7vb1:auto_generated
 15. Parameter Settings for User Entity Instance: Top-level Entity: |DE0_top
 16. Parameter Settings for User Entity Instance: PLL:PLL_instance|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst0
 18. Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst1
 19. Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst2
 20. Parameter Settings for User Entity Instance: core:core_de0
 21. Parameter Settings for User Entity Instance: core:core_de0|controlUnit:controlUnit_inst
 22. Parameter Settings for User Entity Instance: core:core_de0|programCounter:program_counter_inst
 23. Parameter Settings for User Entity Instance: core:core_de0|regFile:reg_file_inst
 24. Parameter Settings for User Entity Instance: core:core_de0|executionUnit:exec_unit_inst
 25. Parameter Settings for User Entity Instance: core:core_de0|executionUnit:exec_unit_inst|alu:ALU
 26. Parameter Settings for User Entity Instance: core:core_de0|executionUnit:exec_unit_inst|lis:LIS
 27. Parameter Settings for User Entity Instance: core:core_de0|executionUnit:exec_unit_inst|br:BR
 28. Parameter Settings for User Entity Instance: core:core_de0|crs_unit:crs_unit_inst
 29. Parameter Settings for User Entity Instance: core:core_de0|crs_unit:crs_unit_inst|timer:timer_inst
 30. Parameter Settings for User Entity Instance: ram:mem_data_de0|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: prog:mem_prog_de0|altsyncram:altsyncram_component
 32. altpll Parameter Settings by Entity Instance
 33. altsyncram Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "core:core_de0|controlUnit:controlUnit_inst"
 35. Port Connectivity Checks: "SEG7_LUT:SEG3"
 36. Port Connectivity Checks: "SEG7_LUT:SEG2"
 37. Port Connectivity Checks: "SEG7_LUT:SEG1"
 38. Port Connectivity Checks: "SEG7_LUT:SEG0"
 39. Port Connectivity Checks: "button_debouncer:button_debouncer_inst2"
 40. Port Connectivity Checks: "button_debouncer:button_debouncer_inst1"
 41. Port Connectivity Checks: "button_debouncer:button_debouncer_inst0"
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Feb 09 14:37:29 2020           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; DE0_top                                         ;
; Top-level Entity Name              ; DE0_top                                         ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; 3,697                                           ;
;     Total combinational functions  ; 2,701                                           ;
;     Dedicated logic registers      ; 1,199                                           ;
; Total registers                    ; 1199                                            ;
; Total pins                         ; 252                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 4,096                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; DE0_top            ; DE0_top            ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-32        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                               ;
+--------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                             ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                     ; Library ;
+--------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; DE0_top.v                                                    ; yes             ; User Verilog HDL File                  ; E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v                             ;         ;
; ram.v                                                        ; yes             ; User Wizard-Generated File             ; E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/ram.v                                 ;         ;
; prog.v                                                       ; yes             ; User Wizard-Generated File             ; E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/prog.v                                ;         ;
; PLL.v                                                        ; yes             ; User Wizard-Generated File             ; E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/PLL.v                                 ;         ;
; ../../src/core/core_control_unit.v                           ; yes             ; Auto-Found Verilog HDL File            ; E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v                           ;         ;
; ../../src/core/core_program_counter.v                        ; yes             ; Auto-Found Verilog HDL File            ; E:/GitRepos/RV32i-Verilog/src/core/core_program_counter.v                        ;         ;
; ../../src/core/core_regfile.v                                ; yes             ; Auto-Found Verilog HDL File            ; E:/GitRepos/RV32i-Verilog/src/core/core_regfile.v                                ;         ;
; ../../src/core/core_execution_unit/core_execution_unit_alu.v ; yes             ; Auto-Found Verilog HDL File            ; E:/GitRepos/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v ;         ;
; ../../src/core/core_execution_unit/core_execution_unit_lis.v ; yes             ; Auto-Found Verilog HDL File            ; E:/GitRepos/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v ;         ;
; ../../src/core/core_execution_unit/core_execution_unit_br.v  ; yes             ; Auto-Found Verilog HDL File            ; E:/GitRepos/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v  ;         ;
; ../../src/core/core_execution_unit/core_execution_unit.v     ; yes             ; Auto-Found Verilog HDL File            ; E:/GitRepos/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v     ;         ;
; ../../src/core/core_csr_unit/core_csr_unit_timer.v           ; yes             ; Auto-Found Verilog HDL File            ; E:/GitRepos/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit_timer.v           ;         ;
; ../../src/core/core_csr_unit/core_csr_unit.v                 ; yes             ; Auto-Found Verilog HDL File            ; E:/GitRepos/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit.v                 ;         ;
; ../../src/core/core.v                                        ; yes             ; Auto-Found Verilog HDL File            ; E:/GitRepos/RV32i-Verilog/src/core/core.v                                        ;         ;
; /gitrepos/rv32i-verilog/src/defines.vh                       ; yes             ; Auto-Found Unspecified File            ; /gitrepos/rv32i-verilog/src/defines.vh                                           ;         ;
; altpll.tdf                                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                     ;         ;
; aglobal130.inc                                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                 ;         ;
; stratix_pll.inc                                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                ;         ;
; stratixii_pll.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc              ;         ;
; cycloneii_pll.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc              ;         ;
; db/pll_altpll.v                                              ; yes             ; Auto-Generated Megafunction            ; E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/db/pll_altpll.v                       ;         ;
; button_debouncer.v                                           ; yes             ; Auto-Found Verilog HDL File            ; E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/button_debouncer.v                    ;         ;
; seg7_lut.v                                                   ; yes             ; Auto-Found Verilog HDL File            ; E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/seg7_lut.v                            ;         ;
; altsyncram.tdf                                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                 ;         ;
; stratix_ram_block.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc          ;         ;
; lpm_mux.inc                                                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                    ;         ;
; lpm_decode.inc                                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                 ;         ;
; a_rdenreg.inc                                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                  ;         ;
; altrom.inc                                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                     ;         ;
; altram.inc                                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                     ;         ;
; altdpram.inc                                                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; db/altsyncram_45i1.tdf                                       ; yes             ; Auto-Generated Megafunction            ; E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/db/altsyncram_45i1.tdf                ;         ;
; db/altsyncram_7vb1.tdf                                       ; yes             ; Auto-Generated Megafunction            ; E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/db/altsyncram_7vb1.tdf                ;         ;
; /gitrepos/rv32i-verilog/riscv-gnu-toolchain/test2.mif        ; yes             ; Auto-Found Memory Initialization File  ; /gitrepos/rv32i-verilog/riscv-gnu-toolchain/test2.mif                            ;         ;
+--------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 3,697         ;
;                                             ;               ;
; Total combinational functions               ; 2701          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 1967          ;
;     -- 3 input functions                    ; 617           ;
;     -- <=2 input functions                  ; 117           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 2463          ;
;     -- arithmetic mode                      ; 238           ;
;                                             ;               ;
; Total registers                             ; 1199          ;
;     -- Dedicated logic registers            ; 1199          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 252           ;
; Total memory bits                           ; 4096          ;
; Embedded Multiplier 9-bit elements          ; 0             ;
; Total PLLs                                  ; 1             ;
;     -- PLLs                                 ; 1             ;
;                                             ;               ;
; Maximum fan-out node                        ; clock_to_core ;
; Maximum fan-out                             ; 1228          ;
; Total fan-out                               ; 15674         ;
; Average fan-out                             ; 3.42          ;
+---------------------------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                 ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                       ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+--------------+
; |DE0_top                                     ; 2701 (3)          ; 1199 (10)    ; 4096        ; 0            ; 0       ; 0         ; 252  ; 0            ; |DE0_top                                                                                  ; work         ;
;    |PLL:PLL_instance|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_top|PLL:PLL_instance                                                                 ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_top|PLL:PLL_instance|altpll:altpll_component                                         ; work         ;
;          |PLL_altpll:auto_generated|         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_top|PLL:PLL_instance|altpll:altpll_component|PLL_altpll:auto_generated               ; work         ;
;    |SEG7_LUT:SEG0|                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_top|SEG7_LUT:SEG0                                                                    ; work         ;
;    |SEG7_LUT:SEG1|                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_top|SEG7_LUT:SEG1                                                                    ; work         ;
;    |SEG7_LUT:SEG2|                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_top|SEG7_LUT:SEG2                                                                    ; work         ;
;    |SEG7_LUT:SEG3|                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_top|SEG7_LUT:SEG3                                                                    ; work         ;
;    |button_debouncer:button_debouncer_inst0| ; 44 (44)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_top|button_debouncer:button_debouncer_inst0                                          ; work         ;
;    |core:core_de0|                           ; 2626 (0)          ; 1163 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_top|core:core_de0                                                                    ; work         ;
;       |controlUnit:controlUnit_inst|         ; 122 (122)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_top|core:core_de0|controlUnit:controlUnit_inst                                       ; work         ;
;       |crs_unit:crs_unit_inst|               ; 120 (56)          ; 107 (43)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_top|core:core_de0|crs_unit:crs_unit_inst                                             ; work         ;
;          |timer:timer_inst|                  ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_top|core:core_de0|crs_unit:crs_unit_inst|timer:timer_inst                            ; work         ;
;       |executionUnit:exec_unit_inst|         ; 1684 (877)        ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_top|core:core_de0|executionUnit:exec_unit_inst                                       ; work         ;
;          |alu:ALU|                           ; 684 (684)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_top|core:core_de0|executionUnit:exec_unit_inst|alu:ALU                               ; work         ;
;          |br:BR|                             ; 83 (83)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_top|core:core_de0|executionUnit:exec_unit_inst|br:BR                                 ; work         ;
;          |lis:LIS|                           ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_top|core:core_de0|executionUnit:exec_unit_inst|lis:LIS                               ; work         ;
;       |programCounter:program_counter_inst|  ; 18 (18)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_top|core:core_de0|programCounter:program_counter_inst                                ; work         ;
;       |regFile:reg_file_inst|                ; 682 (682)         ; 1024 (1024)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_top|core:core_de0|regFile:reg_file_inst                                              ; work         ;
;    |prog:mem_prog_de0|                       ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_top|prog:mem_prog_de0                                                                ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_top|prog:mem_prog_de0|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_7vb1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_top|prog:mem_prog_de0|altsyncram:altsyncram_component|altsyncram_7vb1:auto_generated ; work         ;
;    |ram:mem_data_de0|                        ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_top|ram:mem_data_de0                                                                 ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_top|ram:mem_data_de0|altsyncram:altsyncram_component                                 ; work         ;
;          |altsyncram_45i1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_top|ram:mem_data_de0|altsyncram:altsyncram_component|altsyncram_45i1:auto_generated  ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------------------------------+
; Name                                                                                        ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                 ;
+---------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------------------------------+
; prog:mem_prog_de0|altsyncram:altsyncram_component|altsyncram_7vb1:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 64           ; 32           ; --           ; --           ; 2048 ; ../../riscv-gnu-toolchain/test2.mif ;
; ram:mem_data_de0|altsyncram:altsyncram_component|altsyncram_45i1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 64           ; 32           ; --           ; --           ; 2048 ; None                                ;
+---------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                          ;
+--------+--------------+---------+--------------+--------------+----------------------------+---------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File                                   ;
+--------+--------------+---------+--------------+--------------+----------------------------+---------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |DE0_top|PLL:PLL_instance  ; E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/PLL.v  ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |DE0_top|ram:mem_data_de0  ; E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/ram.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |DE0_top|prog:mem_prog_de0 ; E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/prog.v ;
+--------+--------------+---------+--------------+--------------+----------------------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                               ;
+---------------------------------------------------------------+------------------------------------------------------------------+
; Register name                                                 ; Reason for Removal                                               ;
+---------------------------------------------------------------+------------------------------------------------------------------+
; core:core_de0|crs_unit:crs_unit_inst|timer_val_o[38..63]      ; Merged with core:core_de0|crs_unit:crs_unit_inst|timer_val_o[37] ;
; core:core_de0|crs_unit:crs_unit_inst|timer_val_o[5..9,11..31] ; Merged with core:core_de0|crs_unit:crs_unit_inst|timer_val_o[10] ;
; core:core_de0|crs_unit:crs_unit_inst|timer_val_o[10,37]       ; Stuck at GND due to stuck port data_in                           ;
; Total Number of Removed Registers = 54                        ;                                                                  ;
+---------------------------------------------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1199  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 81    ;
; Number of registers using Asynchronous Clear ; 1141  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1076  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0_top|core:core_de0|programCounter:program_counter_inst|pc[27]    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |DE0_top|core:core_de0|crs_unit:crs_unit_inst|timer_val_o[2]         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |DE0_top|core:core_de0|crs_unit:crs_unit_inst|timer_val_o[32]        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE0_top|core:core_de0|crs_unit:crs_unit_inst|csr_val_o[13]          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_top|core:core_de0|controlUnit:controlUnit_inst|Selector10       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE0_top|core:core_de0|controlUnit:controlUnit_inst|Selector0        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE0_top|core:core_de0|controlUnit:controlUnit_inst|Selector0        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |DE0_top|core:core_de0|controlUnit:controlUnit_inst|csr_data_o[0]    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE0_top|core:core_de0|executionUnit:exec_unit_inst|Mux27            ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_top|core:core_de0|executionUnit:exec_unit_inst|Mux6             ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |DE0_top|core:core_de0|controlUnit:controlUnit_inst|Selector2        ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |DE0_top|core:core_de0|regFile:reg_file_inst|rs2[23]                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |DE0_top|core:core_de0|executionUnit:exec_unit_inst|br:BR|offset[31] ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; No         ; |DE0_top|core:core_de0|executionUnit:exec_unit_inst|Mux23            ;
; 34:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |DE0_top|core:core_de0|executionUnit:exec_unit_inst|s1_ALU[11]       ;
; 19:1               ; 8 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |DE0_top|core:core_de0|executionUnit:exec_unit_inst|alu:ALU|Mux16    ;
; 20:1               ; 7 bits    ; 91 LEs        ; 56 LEs               ; 35 LEs                 ; No         ; |DE0_top|core:core_de0|executionUnit:exec_unit_inst|alu:ALU|Mux11    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |DE0_top|core:core_de0|controlUnit:controlUnit_inst|Selector18       ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |DE0_top|core:core_de0|controlUnit:controlUnit_inst|Selector20       ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; No         ; |DE0_top|core:core_de0|executionUnit:exec_unit_inst|alu:ALU|Mux24    ;
; 21:1               ; 4 bits    ; 56 LEs        ; 36 LEs               ; 20 LEs                 ; No         ; |DE0_top|core:core_de0|executionUnit:exec_unit_inst|alu:ALU|Mux4     ;
; 134:1              ; 2 bits    ; 178 LEs       ; 16 LEs               ; 162 LEs                ; No         ; |DE0_top|core:core_de0|controlUnit:controlUnit_inst|Selector27       ;
; 135:1              ; 2 bits    ; 180 LEs       ; 20 LEs               ; 160 LEs                ; No         ; |DE0_top|core:core_de0|controlUnit:controlUnit_inst|Selector30       ;
; 21:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |DE0_top|core:core_de0|executionUnit:exec_unit_inst|alu:ALU|Mux28    ;
; 22:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |DE0_top|core:core_de0|executionUnit:exec_unit_inst|alu:ALU|Mux2     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for ram:mem_data_de0|altsyncram:altsyncram_component|altsyncram_45i1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for prog:mem_prog_de0|altsyncram:altsyncram_component|altsyncram_7vb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE0_top ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; ADDR_WIDTH     ; 8     ; Signed Integer                                 ;
; DATA_WIDTH     ; 32    ; Signed Integer                                 ;
; TRANSFER_WIDTH ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL_instance|altpll:altpll_component ;
+-------------------------------+-----------------------+-------------------------------+
; Parameter Name                ; Value                 ; Type                          ;
+-------------------------------+-----------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                       ;
; PLL_TYPE                      ; AUTO                  ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                       ;
; LOCK_HIGH                     ; 1                     ; Untyped                       ;
; LOCK_LOW                      ; 1                     ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                       ;
; SKIP_VCO                      ; OFF                   ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                       ;
; BANDWIDTH                     ; 0                     ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                       ;
; DOWN_SPREAD                   ; 0                     ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                       ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                       ;
; CLK0_DIVIDE_BY                ; 50                    ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                       ;
; DPA_DIVIDER                   ; 0                     ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                       ;
; VCO_MIN                       ; 0                     ; Untyped                       ;
; VCO_MAX                       ; 0                     ; Untyped                       ;
; VCO_CENTER                    ; 0                     ; Untyped                       ;
; PFD_MIN                       ; 0                     ; Untyped                       ;
; PFD_MAX                       ; 0                     ; Untyped                       ;
; M_INITIAL                     ; 0                     ; Untyped                       ;
; M                             ; 0                     ; Untyped                       ;
; N                             ; 1                     ; Untyped                       ;
; M2                            ; 1                     ; Untyped                       ;
; N2                            ; 1                     ; Untyped                       ;
; SS                            ; 1                     ; Untyped                       ;
; C0_HIGH                       ; 0                     ; Untyped                       ;
; C1_HIGH                       ; 0                     ; Untyped                       ;
; C2_HIGH                       ; 0                     ; Untyped                       ;
; C3_HIGH                       ; 0                     ; Untyped                       ;
; C4_HIGH                       ; 0                     ; Untyped                       ;
; C5_HIGH                       ; 0                     ; Untyped                       ;
; C6_HIGH                       ; 0                     ; Untyped                       ;
; C7_HIGH                       ; 0                     ; Untyped                       ;
; C8_HIGH                       ; 0                     ; Untyped                       ;
; C9_HIGH                       ; 0                     ; Untyped                       ;
; C0_LOW                        ; 0                     ; Untyped                       ;
; C1_LOW                        ; 0                     ; Untyped                       ;
; C2_LOW                        ; 0                     ; Untyped                       ;
; C3_LOW                        ; 0                     ; Untyped                       ;
; C4_LOW                        ; 0                     ; Untyped                       ;
; C5_LOW                        ; 0                     ; Untyped                       ;
; C6_LOW                        ; 0                     ; Untyped                       ;
; C7_LOW                        ; 0                     ; Untyped                       ;
; C8_LOW                        ; 0                     ; Untyped                       ;
; C9_LOW                        ; 0                     ; Untyped                       ;
; C0_INITIAL                    ; 0                     ; Untyped                       ;
; C1_INITIAL                    ; 0                     ; Untyped                       ;
; C2_INITIAL                    ; 0                     ; Untyped                       ;
; C3_INITIAL                    ; 0                     ; Untyped                       ;
; C4_INITIAL                    ; 0                     ; Untyped                       ;
; C5_INITIAL                    ; 0                     ; Untyped                       ;
; C6_INITIAL                    ; 0                     ; Untyped                       ;
; C7_INITIAL                    ; 0                     ; Untyped                       ;
; C8_INITIAL                    ; 0                     ; Untyped                       ;
; C9_INITIAL                    ; 0                     ; Untyped                       ;
; C0_MODE                       ; BYPASS                ; Untyped                       ;
; C1_MODE                       ; BYPASS                ; Untyped                       ;
; C2_MODE                       ; BYPASS                ; Untyped                       ;
; C3_MODE                       ; BYPASS                ; Untyped                       ;
; C4_MODE                       ; BYPASS                ; Untyped                       ;
; C5_MODE                       ; BYPASS                ; Untyped                       ;
; C6_MODE                       ; BYPASS                ; Untyped                       ;
; C7_MODE                       ; BYPASS                ; Untyped                       ;
; C8_MODE                       ; BYPASS                ; Untyped                       ;
; C9_MODE                       ; BYPASS                ; Untyped                       ;
; C0_PH                         ; 0                     ; Untyped                       ;
; C1_PH                         ; 0                     ; Untyped                       ;
; C2_PH                         ; 0                     ; Untyped                       ;
; C3_PH                         ; 0                     ; Untyped                       ;
; C4_PH                         ; 0                     ; Untyped                       ;
; C5_PH                         ; 0                     ; Untyped                       ;
; C6_PH                         ; 0                     ; Untyped                       ;
; C7_PH                         ; 0                     ; Untyped                       ;
; C8_PH                         ; 0                     ; Untyped                       ;
; C9_PH                         ; 0                     ; Untyped                       ;
; L0_HIGH                       ; 1                     ; Untyped                       ;
; L1_HIGH                       ; 1                     ; Untyped                       ;
; G0_HIGH                       ; 1                     ; Untyped                       ;
; G1_HIGH                       ; 1                     ; Untyped                       ;
; G2_HIGH                       ; 1                     ; Untyped                       ;
; G3_HIGH                       ; 1                     ; Untyped                       ;
; E0_HIGH                       ; 1                     ; Untyped                       ;
; E1_HIGH                       ; 1                     ; Untyped                       ;
; E2_HIGH                       ; 1                     ; Untyped                       ;
; E3_HIGH                       ; 1                     ; Untyped                       ;
; L0_LOW                        ; 1                     ; Untyped                       ;
; L1_LOW                        ; 1                     ; Untyped                       ;
; G0_LOW                        ; 1                     ; Untyped                       ;
; G1_LOW                        ; 1                     ; Untyped                       ;
; G2_LOW                        ; 1                     ; Untyped                       ;
; G3_LOW                        ; 1                     ; Untyped                       ;
; E0_LOW                        ; 1                     ; Untyped                       ;
; E1_LOW                        ; 1                     ; Untyped                       ;
; E2_LOW                        ; 1                     ; Untyped                       ;
; E3_LOW                        ; 1                     ; Untyped                       ;
; L0_INITIAL                    ; 1                     ; Untyped                       ;
; L1_INITIAL                    ; 1                     ; Untyped                       ;
; G0_INITIAL                    ; 1                     ; Untyped                       ;
; G1_INITIAL                    ; 1                     ; Untyped                       ;
; G2_INITIAL                    ; 1                     ; Untyped                       ;
; G3_INITIAL                    ; 1                     ; Untyped                       ;
; E0_INITIAL                    ; 1                     ; Untyped                       ;
; E1_INITIAL                    ; 1                     ; Untyped                       ;
; E2_INITIAL                    ; 1                     ; Untyped                       ;
; E3_INITIAL                    ; 1                     ; Untyped                       ;
; L0_MODE                       ; BYPASS                ; Untyped                       ;
; L1_MODE                       ; BYPASS                ; Untyped                       ;
; G0_MODE                       ; BYPASS                ; Untyped                       ;
; G1_MODE                       ; BYPASS                ; Untyped                       ;
; G2_MODE                       ; BYPASS                ; Untyped                       ;
; G3_MODE                       ; BYPASS                ; Untyped                       ;
; E0_MODE                       ; BYPASS                ; Untyped                       ;
; E1_MODE                       ; BYPASS                ; Untyped                       ;
; E2_MODE                       ; BYPASS                ; Untyped                       ;
; E3_MODE                       ; BYPASS                ; Untyped                       ;
; L0_PH                         ; 0                     ; Untyped                       ;
; L1_PH                         ; 0                     ; Untyped                       ;
; G0_PH                         ; 0                     ; Untyped                       ;
; G1_PH                         ; 0                     ; Untyped                       ;
; G2_PH                         ; 0                     ; Untyped                       ;
; G3_PH                         ; 0                     ; Untyped                       ;
; E0_PH                         ; 0                     ; Untyped                       ;
; E1_PH                         ; 0                     ; Untyped                       ;
; E2_PH                         ; 0                     ; Untyped                       ;
; E3_PH                         ; 0                     ; Untyped                       ;
; M_PH                          ; 0                     ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; CLK0_COUNTER                  ; G0                    ; Untyped                       ;
; CLK1_COUNTER                  ; G0                    ; Untyped                       ;
; CLK2_COUNTER                  ; G0                    ; Untyped                       ;
; CLK3_COUNTER                  ; G0                    ; Untyped                       ;
; CLK4_COUNTER                  ; G0                    ; Untyped                       ;
; CLK5_COUNTER                  ; G0                    ; Untyped                       ;
; CLK6_COUNTER                  ; E0                    ; Untyped                       ;
; CLK7_COUNTER                  ; E1                    ; Untyped                       ;
; CLK8_COUNTER                  ; E2                    ; Untyped                       ;
; CLK9_COUNTER                  ; E3                    ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                       ;
; M_TIME_DELAY                  ; 0                     ; Untyped                       ;
; N_TIME_DELAY                  ; 0                     ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                       ;
; VCO_POST_SCALE                ; 0                     ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III           ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                       ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                       ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone III           ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                ;
+-------------------------------+-----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst0 ;
+----------------+--------+------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                       ;
+----------------+--------+------------------------------------------------------------+
; preset_val     ; 0      ; Signed Integer                                             ;
; counter_max    ; 100000 ; Signed Integer                                             ;
+----------------+--------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst1 ;
+----------------+--------+------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                       ;
+----------------+--------+------------------------------------------------------------+
; preset_val     ; 0      ; Signed Integer                                             ;
; counter_max    ; 100000 ; Signed Integer                                             ;
+----------------+--------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst2 ;
+----------------+--------+------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                       ;
+----------------+--------+------------------------------------------------------------+
; preset_val     ; 0      ; Signed Integer                                             ;
; counter_max    ; 100000 ; Signed Integer                                             ;
+----------------+--------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_de0 ;
+-------------------+-------+--------------------------------+
; Parameter Name    ; Value ; Type                           ;
+-------------------+-------+--------------------------------+
; MEM_ADDR_WIDTH    ; 8     ; Signed Integer                 ;
; DATA_WIDTH        ; 32    ; Signed Integer                 ;
; TRANSFER_WIDTH    ; 4     ; Signed Integer                 ;
; CSR_OP_WIDTH      ; 3     ; Signed Integer                 ;
; CSR_ADDR_WIDTH    ; 12    ; Signed Integer                 ;
; ALU_OP_WIDTH      ; 4     ; Signed Integer                 ;
; LIS_OP_WIDTH      ; 3     ; Signed Integer                 ;
; BR_OP_WIDTH       ; 2     ; Signed Integer                 ;
; DATA_ORIGIN_WIDTH ; 2     ; Signed Integer                 ;
; REG_ADDR_WIDTH    ; 5     ; Signed Integer                 ;
+-------------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_de0|controlUnit:controlUnit_inst ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; MEM_ADDR_WIDTH    ; 8     ; Signed Integer                                              ;
; DATA_WIDTH        ; 32    ; Signed Integer                                              ;
; TRANSFER_WIDTH    ; 4     ; Signed Integer                                              ;
; CSR_OP_WIDTH      ; 3     ; Signed Integer                                              ;
; CSR_ADDR_WIDTH    ; 12    ; Signed Integer                                              ;
; ALU_OP_WIDTH      ; 4     ; Signed Integer                                              ;
; LIS_OP_WIDTH      ; 3     ; Signed Integer                                              ;
; BR_OP_WIDTH       ; 2     ; Signed Integer                                              ;
; DATA_ORIGIN_WIDTH ; 2     ; Signed Integer                                              ;
; REG_ADDR_WIDTH    ; 5     ; Signed Integer                                              ;
; CSRRW             ; 1     ; Signed Integer                                              ;
; CSRRS             ; 2     ; Signed Integer                                              ;
; CSRRC             ; 3     ; Signed Integer                                              ;
; CSRRWI            ; 4     ; Signed Integer                                              ;
; CSRRSI            ; 5     ; Signed Integer                                              ;
; CSRRCI            ; 6     ; Signed Integer                                              ;
; ALU_OP_ADD        ; 0     ; Signed Integer                                              ;
; ALU_OP_SUB        ; 1     ; Signed Integer                                              ;
; ALU_OP_SLL        ; 2     ; Signed Integer                                              ;
; ALU_OP_SLT        ; 3     ; Signed Integer                                              ;
; ALU_OP_SLTU       ; 4     ; Signed Integer                                              ;
; ALU_OP_XOR        ; 5     ; Signed Integer                                              ;
; ALU_OP_SRL        ; 6     ; Signed Integer                                              ;
; ALU_OP_SRA        ; 7     ; Signed Integer                                              ;
; ALU_OP_OR         ; 8     ; Signed Integer                                              ;
; ALU_OP_AND        ; 9     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_de0|programCounter:program_counter_inst ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; REG_DATA_WIDTH ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_de0|regFile:reg_file_inst ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                          ;
; REG_DEPTH      ; 32    ; Signed Integer                                          ;
; REG_ADDR_WIDTH ; 5     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_de0|executionUnit:exec_unit_inst ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; MEM_ADDR_WIDTH    ; 8     ; Signed Integer                                              ;
; DATA_WIDTH        ; 32    ; Signed Integer                                              ;
; ALU_OP_WIDTH      ; 4     ; Signed Integer                                              ;
; LIS_OP_WIDTH      ; 3     ; Signed Integer                                              ;
; BR_OP_WIDTH       ; 2     ; Signed Integer                                              ;
; DATA_ORIGIN_WIDTH ; 2     ; Signed Integer                                              ;
; REGS              ; 0     ; Signed Integer                                              ;
; RS2IMM_RS1        ; 1     ; Signed Integer                                              ;
; RS2IMM_RS1PC      ; 2     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_de0|executionUnit:exec_unit_inst|alu:ALU ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; ALU_OPWIDTH    ; 4     ; Signed Integer                                                         ;
; DATA_WIDTH     ; 32    ; Signed Integer                                                         ;
; ALU_OP_ADD     ; 0     ; Signed Integer                                                         ;
; ALU_OP_SUB     ; 1     ; Signed Integer                                                         ;
; ALU_OP_SLL     ; 2     ; Signed Integer                                                         ;
; ALU_OP_SLT     ; 3     ; Signed Integer                                                         ;
; ALU_OP_SLTU    ; 4     ; Signed Integer                                                         ;
; ALU_OP_XOR     ; 5     ; Signed Integer                                                         ;
; ALU_OP_SRL     ; 6     ; Signed Integer                                                         ;
; ALU_OP_SRA     ; 7     ; Signed Integer                                                         ;
; ALU_OP_OR      ; 8     ; Signed Integer                                                         ;
; ALU_OP_AND     ; 9     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_de0|executionUnit:exec_unit_inst|lis:LIS ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; LIS_OP_WIDTH   ; 3     ; Signed Integer                                                         ;
; DATA_WIDTH     ; 32    ; Signed Integer                                                         ;
; MEM_ADDR_WIDTH ; 8     ; Signed Integer                                                         ;
; LIS_LB         ; 0     ; Signed Integer                                                         ;
; LIS_LH         ; 1     ; Signed Integer                                                         ;
; LIS_LW         ; 2     ; Signed Integer                                                         ;
; LIS_LBU        ; 3     ; Signed Integer                                                         ;
; LIS_LHU        ; 4     ; Signed Integer                                                         ;
; LIS_SB         ; 5     ; Signed Integer                                                         ;
; LIS_SH         ; 6     ; Signed Integer                                                         ;
; LIS_SW         ; 7     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_de0|executionUnit:exec_unit_inst|br:BR ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; BR_OP_WIDTH    ; 2     ; Signed Integer                                                       ;
; DATA_WIDTH     ; 32    ; Signed Integer                                                       ;
; BR_EQ          ; 0     ; Signed Integer                                                       ;
; BR_NE          ; 1     ; Signed Integer                                                       ;
; BR_LT          ; 2     ; Signed Integer                                                       ;
; BR_GE          ; 3     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_de0|crs_unit:crs_unit_inst ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; CSR_XLEN       ; 64    ; Signed Integer                                           ;
; REG_XLEN       ; 32    ; Signed Integer                                           ;
; DATA_WIDTH     ; 32    ; Signed Integer                                           ;
; CSR_OP_WIDTH   ; 3     ; Signed Integer                                           ;
; CSR_ADDR_WIDTH ; 12    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_de0|crs_unit:crs_unit_inst|timer:timer_inst ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; CSR_XLEN       ; 64    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:mem_data_de0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                    ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_45i1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prog:mem_prog_de0|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------+---------------------+
; Parameter Name                     ; Value                               ; Type                ;
+------------------------------------+-------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped             ;
; OPERATION_MODE                     ; ROM                                 ; Untyped             ;
; WIDTH_A                            ; 32                                  ; Signed Integer      ;
; WIDTHAD_A                          ; 6                                   ; Signed Integer      ;
; NUMWORDS_A                         ; 64                                  ; Signed Integer      ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped             ;
; WIDTH_B                            ; 1                                   ; Untyped             ;
; WIDTHAD_B                          ; 1                                   ; Untyped             ;
; NUMWORDS_B                         ; 1                                   ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Signed Integer      ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped             ;
; BYTE_SIZE                          ; 8                                   ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped             ;
; INIT_FILE                          ; ../../riscv-gnu-toolchain/test2.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                              ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                              ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped             ;
; ENABLE_ECC                         ; FALSE                               ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone III                         ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_7vb1                     ; Untyped             ;
+------------------------------------+-------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; PLL:PLL_instance|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 2                                                 ;
; Entity Instance                           ; ram:mem_data_de0|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                       ;
;     -- WIDTH_A                            ; 32                                                ;
;     -- NUMWORDS_A                         ; 64                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; prog:mem_prog_de0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 32                                                ;
;     -- NUMWORDS_A                         ; 64                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core_de0|controlUnit:controlUnit_inst"                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; is_load_store ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:SEG3"            ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; oSEG_DP ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:SEG2"            ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; oSEG_DP ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:SEG1"            ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; oSEG_DP ; Output ; Info     ; Explicitly unconnected ;
; iDIG[3] ; Input  ; Info     ; Stuck at GND           ;
+---------+--------+----------+------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:SEG0"            ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; oSEG_DP ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "button_debouncer:button_debouncer_inst2"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rst_n    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "button_debouncer:button_debouncer_inst1"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rst_n    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "button_debouncer:button_debouncer_inst0" ;
+-------+-------+----------+------------------------------------------+
; Port  ; Type  ; Severity ; Details                                  ;
+-------+-------+----------+------------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                             ;
+-------+-------+----------+------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Feb 09 14:37:19 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_top -c DE0_top
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info (12021): Found 13 design units, including 13 entities, in source file /gitrepos/rv32i-verilog/src/top.v
    Info (12023): Found entity 1: progMem
    Info (12023): Found entity 2: dataMem
    Info (12023): Found entity 3: controlUnit
    Info (12023): Found entity 4: programCounter
    Info (12023): Found entity 5: regFile
    Info (12023): Found entity 6: alu
    Info (12023): Found entity 7: lis
    Info (12023): Found entity 8: br
    Info (12023): Found entity 9: executionUnit
    Info (12023): Found entity 10: timer
    Info (12023): Found entity 11: crs_unit
    Info (12023): Found entity 12: core
    Info (12023): Found entity 13: top
Info (12021): Found 1 design units, including 1 entities, in source file de0_top.v
    Info (12023): Found entity 1: DE0_top
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file data.v
    Info (12023): Found entity 1: data
Info (12021): Found 1 design units, including 1 entities, in source file prog.v
    Info (12023): Found entity 1: prog
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL
Info (12127): Elaborating entity "DE0_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE0_top.v(222): object "out_BUTTON_1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_top.v(228): object "count_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_top.v(229): object "out_10hz" assigned a value but never read
Warning (10034): Output port "DRAM_ADDR" at DE0_top.v(151) has no driver
Warning (10034): Output port "FL_ADDR" at DE0_top.v(165) has no driver
Warning (10034): Output port "VGA_R" at DE0_top.v(193) has no driver
Warning (10034): Output port "VGA_G" at DE0_top.v(194) has no driver
Warning (10034): Output port "VGA_B" at DE0_top.v(195) has no driver
Warning (10034): Output port "GPIO0_CLKOUT" at DE0_top.v(198) has no driver
Warning (10034): Output port "GPIO1_CLKOUT" at DE0_top.v(201) has no driver
Warning (10034): Output port "HEX1_DP" at DE0_top.v(137) has no driver
Warning (10034): Output port "HEX2_DP" at DE0_top.v(139) has no driver
Warning (10034): Output port "HEX3_DP" at DE0_top.v(141) has no driver
Warning (10034): Output port "UART_TXD" at DE0_top.v(145) has no driver
Warning (10034): Output port "UART_CTS" at DE0_top.v(147) has no driver
Warning (10034): Output port "DRAM_LDQM" at DE0_top.v(152) has no driver
Warning (10034): Output port "DRAM_UDQM" at DE0_top.v(153) has no driver
Warning (10034): Output port "DRAM_WE_N" at DE0_top.v(154) has no driver
Warning (10034): Output port "DRAM_CAS_N" at DE0_top.v(155) has no driver
Warning (10034): Output port "DRAM_RAS_N" at DE0_top.v(156) has no driver
Warning (10034): Output port "DRAM_CS_N" at DE0_top.v(157) has no driver
Warning (10034): Output port "DRAM_BA_0" at DE0_top.v(158) has no driver
Warning (10034): Output port "DRAM_BA_1" at DE0_top.v(159) has no driver
Warning (10034): Output port "DRAM_CLK" at DE0_top.v(160) has no driver
Warning (10034): Output port "DRAM_CKE" at DE0_top.v(161) has no driver
Warning (10034): Output port "FL_WE_N" at DE0_top.v(166) has no driver
Warning (10034): Output port "FL_RST_N" at DE0_top.v(167) has no driver
Warning (10034): Output port "FL_OE_N" at DE0_top.v(168) has no driver
Warning (10034): Output port "FL_CE_N" at DE0_top.v(169) has no driver
Warning (10034): Output port "FL_WP_N" at DE0_top.v(170) has no driver
Warning (10034): Output port "FL_BYTE_N" at DE0_top.v(171) has no driver
Warning (10034): Output port "LCD_BLON" at DE0_top.v(175) has no driver
Warning (10034): Output port "LCD_RW" at DE0_top.v(176) has no driver
Warning (10034): Output port "LCD_EN" at DE0_top.v(177) has no driver
Warning (10034): Output port "LCD_RS" at DE0_top.v(178) has no driver
Warning (10034): Output port "SD_CLK" at DE0_top.v(183) has no driver
Warning (10034): Output port "VGA_HS" at DE0_top.v(191) has no driver
Warning (10034): Output port "VGA_VS" at DE0_top.v(192) has no driver
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL_instance"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:PLL_instance|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL:PLL_instance|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL:PLL_instance|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:PLL_instance|altpll:altpll_component|PLL_altpll:auto_generated"
Warning (12125): Using design file button_debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: button_debouncer
Info (12128): Elaborating entity "button_debouncer" for hierarchy "button_debouncer:button_debouncer_inst0"
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(79): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(88): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(90): truncated value with size 32 to match size of target (21)
Warning (12125): Using design file seg7_lut.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SEG7_LUT
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT:SEG0"
Info (12128): Elaborating entity "core" for hierarchy "core:core_de0"
Info (12128): Elaborating entity "controlUnit" for hierarchy "core:core_de0|controlUnit:controlUnit_inst"
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(354): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(360): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(363): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(370): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(382): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(384): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(398): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(407): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(409): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(417): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(422): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(429): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(437): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(445): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(451): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(452): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(454): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(455): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(458): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(459): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(462): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(463): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(466): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(467): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(484): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(486): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(493): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(494): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(495): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(496): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(497): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(501): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(516): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(518): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(528): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(532): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(536): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(547): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(553): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(554): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(555): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(556): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(557): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(558): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(560): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(561): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(564): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(576): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(577): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(578): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(579): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(580): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(581): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(582): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(583): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(586): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(611): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(615): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(619): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(623): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(627): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(631): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(636): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "programCounter" for hierarchy "core:core_de0|programCounter:program_counter_inst"
Info (12128): Elaborating entity "regFile" for hierarchy "core:core_de0|regFile:reg_file_inst"
Info (12128): Elaborating entity "executionUnit" for hierarchy "core:core_de0|executionUnit:exec_unit_inst"
Info (12128): Elaborating entity "alu" for hierarchy "core:core_de0|executionUnit:exec_unit_inst|alu:ALU"
Info (12128): Elaborating entity "lis" for hierarchy "core:core_de0|executionUnit:exec_unit_inst|lis:LIS"
Info (12128): Elaborating entity "br" for hierarchy "core:core_de0|executionUnit:exec_unit_inst|br:BR"
Info (12128): Elaborating entity "crs_unit" for hierarchy "core:core_de0|crs_unit:crs_unit_inst"
Info (12128): Elaborating entity "timer" for hierarchy "core:core_de0|crs_unit:crs_unit_inst|timer:timer_inst"
Info (12128): Elaborating entity "ram" for hierarchy "ram:mem_data_de0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:mem_data_de0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram:mem_data_de0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram:mem_data_de0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_45i1.tdf
    Info (12023): Found entity 1: altsyncram_45i1
Info (12128): Elaborating entity "altsyncram_45i1" for hierarchy "ram:mem_data_de0|altsyncram:altsyncram_component|altsyncram_45i1:auto_generated"
Info (12128): Elaborating entity "prog" for hierarchy "prog:mem_prog_de0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "prog:mem_prog_de0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "prog:mem_prog_de0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "prog:mem_prog_de0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../riscv-gnu-toolchain/test2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7vb1.tdf
    Info (12023): Found entity 1: altsyncram_7vb1
Info (12128): Elaborating entity "altsyncram_7vb1" for hierarchy "prog:mem_prog_de0|altsyncram:altsyncram_component|altsyncram_7vb1:auto_generated"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer clock_to_core
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
    Warning (13040): Bidir "FL_DQ[8]" has no driver
    Warning (13040): Bidir "FL_DQ[9]" has no driver
    Warning (13040): Bidir "FL_DQ[10]" has no driver
    Warning (13040): Bidir "FL_DQ[11]" has no driver
    Warning (13040): Bidir "FL_DQ[12]" has no driver
    Warning (13040): Bidir "FL_DQ[13]" has no driver
    Warning (13040): Bidir "FL_DQ[14]" has no driver
    Warning (13040): Bidir "FL_DQ15_AM1" has no driver
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "SD_DAT0" has no driver
    Warning (13040): Bidir "SD_DAT3" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "PS2_KBDAT" has no driver
    Warning (13040): Bidir "PS2_KBCLK" has no driver
    Warning (13040): Bidir "PS2_MSDAT" has no driver
    Warning (13040): Bidir "PS2_MSCLK" has no driver
    Warning (13040): Bidir "GPIO0_D[0]" has no driver
    Warning (13040): Bidir "GPIO0_D[1]" has no driver
    Warning (13040): Bidir "GPIO0_D[2]" has no driver
    Warning (13040): Bidir "GPIO0_D[3]" has no driver
    Warning (13040): Bidir "GPIO0_D[4]" has no driver
    Warning (13040): Bidir "GPIO0_D[5]" has no driver
    Warning (13040): Bidir "GPIO0_D[6]" has no driver
    Warning (13040): Bidir "GPIO0_D[7]" has no driver
    Warning (13040): Bidir "GPIO0_D[8]" has no driver
    Warning (13040): Bidir "GPIO0_D[9]" has no driver
    Warning (13040): Bidir "GPIO0_D[10]" has no driver
    Warning (13040): Bidir "GPIO0_D[11]" has no driver
    Warning (13040): Bidir "GPIO0_D[12]" has no driver
    Warning (13040): Bidir "GPIO0_D[13]" has no driver
    Warning (13040): Bidir "GPIO0_D[14]" has no driver
    Warning (13040): Bidir "GPIO0_D[15]" has no driver
    Warning (13040): Bidir "GPIO0_D[16]" has no driver
    Warning (13040): Bidir "GPIO0_D[17]" has no driver
    Warning (13040): Bidir "GPIO0_D[18]" has no driver
    Warning (13040): Bidir "GPIO0_D[19]" has no driver
    Warning (13040): Bidir "GPIO0_D[20]" has no driver
    Warning (13040): Bidir "GPIO0_D[21]" has no driver
    Warning (13040): Bidir "GPIO0_D[22]" has no driver
    Warning (13040): Bidir "GPIO0_D[23]" has no driver
    Warning (13040): Bidir "GPIO0_D[24]" has no driver
    Warning (13040): Bidir "GPIO0_D[25]" has no driver
    Warning (13040): Bidir "GPIO0_D[26]" has no driver
    Warning (13040): Bidir "GPIO0_D[27]" has no driver
    Warning (13040): Bidir "GPIO0_D[28]" has no driver
    Warning (13040): Bidir "GPIO0_D[29]" has no driver
    Warning (13040): Bidir "GPIO0_D[30]" has no driver
    Warning (13040): Bidir "GPIO0_D[31]" has no driver
    Warning (13040): Bidir "GPIO1_D[0]" has no driver
    Warning (13040): Bidir "GPIO1_D[1]" has no driver
    Warning (13040): Bidir "GPIO1_D[2]" has no driver
    Warning (13040): Bidir "GPIO1_D[3]" has no driver
    Warning (13040): Bidir "GPIO1_D[4]" has no driver
    Warning (13040): Bidir "GPIO1_D[5]" has no driver
    Warning (13040): Bidir "GPIO1_D[6]" has no driver
    Warning (13040): Bidir "GPIO1_D[7]" has no driver
    Warning (13040): Bidir "GPIO1_D[8]" has no driver
    Warning (13040): Bidir "GPIO1_D[9]" has no driver
    Warning (13040): Bidir "GPIO1_D[10]" has no driver
    Warning (13040): Bidir "GPIO1_D[11]" has no driver
    Warning (13040): Bidir "GPIO1_D[12]" has no driver
    Warning (13040): Bidir "GPIO1_D[13]" has no driver
    Warning (13040): Bidir "GPIO1_D[14]" has no driver
    Warning (13040): Bidir "GPIO1_D[15]" has no driver
    Warning (13040): Bidir "GPIO1_D[16]" has no driver
    Warning (13040): Bidir "GPIO1_D[17]" has no driver
    Warning (13040): Bidir "GPIO1_D[18]" has no driver
    Warning (13040): Bidir "GPIO1_D[19]" has no driver
    Warning (13040): Bidir "GPIO1_D[20]" has no driver
    Warning (13040): Bidir "GPIO1_D[21]" has no driver
    Warning (13040): Bidir "GPIO1_D[22]" has no driver
    Warning (13040): Bidir "GPIO1_D[23]" has no driver
    Warning (13040): Bidir "GPIO1_D[24]" has no driver
    Warning (13040): Bidir "GPIO1_D[25]" has no driver
    Warning (13040): Bidir "GPIO1_D[26]" has no driver
    Warning (13040): Bidir "GPIO1_D[27]" has no driver
    Warning (13040): Bidir "GPIO1_D[28]" has no driver
    Warning (13040): Bidir "GPIO1_D[29]" has no driver
    Warning (13040): Bidir "GPIO1_D[30]" has no driver
    Warning (13040): Bidir "GPIO1_D[31]" has no driver
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX1_DP" is stuck at GND
    Warning (13410): Pin "HEX2_DP" is stuck at GND
    Warning (13410): Pin "HEX3_DP" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_BA_0" is stuck at GND
    Warning (13410): Pin "DRAM_BA_1" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "FL_BYTE_N" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "GPIO0_CLKOUT[0]" is stuck at GND
    Warning (13410): Pin "GPIO0_CLKOUT[1]" is stuck at GND
    Warning (13410): Pin "GPIO1_CLKOUT[0]" is stuck at GND
    Warning (13410): Pin "GPIO1_CLKOUT[1]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50_2"
    Warning (15610): No output dependent on input pin "ORG_BUTTON[1]"
    Warning (15610): No output dependent on input pin "ORG_BUTTON[2]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "GPIO0_CLKIN[0]"
    Warning (15610): No output dependent on input pin "GPIO0_CLKIN[1]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKIN[0]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKIN[1]"
Info (21057): Implemented 4073 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 118 output pins
    Info (21060): Implemented 111 bidirectional pins
    Info (21061): Implemented 3756 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 323 warnings
    Info: Peak virtual memory: 4676 megabytes
    Info: Processing ended: Sun Feb 09 14:37:29 2020
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:10


