Xilinx Platform Studio (XPS)
Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Jul 27 17:17:16 2011
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vlx240tff1156-1 -lang vhdl -lp /home/eugene/homogeneous_port/src/hardware/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.3 - platgen Xilinx EDK 12.3 Build EDK_MS3.70d
 (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -lp
/home/eugene/homogeneous_port/src/hardware/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value
   to virtex6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value
   to DDR3_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_USE_MIG_V6_PHY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS
   value to 37500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX
   value to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value
   to 50625
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD
   value to 13130
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value
   to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value
   to 13130
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD
   value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC
   value to 110000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI
   value to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD
   value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR
   value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A
   value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 533.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B
   value to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH
   value to 4

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x11000000-0x1103ffff) thread_manager	main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff) cond_vars	main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff) scheduler	main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff) sync_manager	main_bus->main_core_bridge->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	main_bus->main_core_bridge->core_bus
  (0x10000000-0x17ffffff) main_core_bridge	main_bus
  (0x50000000-0x50007fff) xps_intc_0	main_bus
  (0x80200000-0x8020ffff) xps_central_dma_0	main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	main_bus
  (0x84400000-0x8440ffff) mdm_0	main_bus
  (0x84800000-0x8480ffff) plb_hthread_reset_core_0	main_bus
  (0x86220000-0x8622ffff) main_core_bridge	main_bus
  (0x86240000-0x8624ffff) main_core_bridge	main_bus
  (0x86240000-0x8624ffff) core_main_bridge	main_bus->main_core_bridge->core_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	main_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	microblaze_0_IXCL
  (0xb0000000-0xb0001fff) extra_bram_cntlr	main_bus
  (0xb0020000-0xb002ffff) xps_timer_0	main_bus
  (0xb0200000-0xb020ffff) main_instr_bridge	main_bus
  (0xd0000000-0xd000ffff) iplb_cntlr_1	main_bus->main_instr_bridge->instr_bus
  (0xd0000000-0xd00fffff) main_instr_bridge	main_bus
Address Map for Processor microblaze_1
  (0000000000-0x00003fff) dlmb_cntlr_1	dlmb_1
  (0000000000-0x00003fff) ilmb_cntlr_1	ilmb_1
  (0x11000000-0x1103ffff)
thread_manager	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff)
cond_vars	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x10000000-0x17ffffff) mb1_main_bridge	mb1_bus
  (0x10000000-0x17ffffff) main_core_bridge	mb1_bus->mb1_main_bridge->main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	mb1_bus->mb1_main_bridge->main_bus
  (0x84400000-0x8440ffff) mdm_0	mb1_bus->mb1_main_bridge->main_bus
  (0x84800000-0x8480ffff)
plb_hthread_reset_core_0	mb1_bus->mb1_main_bridge->main_bus
  (0x84000000-0x84ffffff) mb1_main_bridge	mb1_bus
  (0x86200000-0x8620ffff) mb1_main_bridge	mb1_bus
  (0xa0000000-0xafffffff) mb1_main_bridge	mb1_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	mb1_bus->mb1_main_bridge->main_bus
  (0xb0000000-0xb0001fff) extra_bram_cntlr	mb1_bus->mb1_main_bridge->main_bus
  (0xb0020000-0xb002ffff) xps_timer_0	mb1_bus->mb1_main_bridge->main_bus
  (0xb0000000-0xb00fffff) mb1_main_bridge	mb1_bus
  (0xc0000000-0xc000ffff) dplb_cntlr_1	mb1_bus
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 357 - tool is overriding PARAMETER C_SPLB0_P2P value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 188 - tool is overriding PARAMETER
   C_DPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 192 - tool is overriding PARAMETER
   C_IPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x4000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb1_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb1_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb1_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb1_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:iplb_cntlr_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:ilmb_bram_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x4000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:dlmb_bram_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x4000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   01_a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   01_a/data/xps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   01_a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 356 - tool is overriding PARAMETER C_SPLB0_MID_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:extra_bram_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:extra_bram_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:extra_bram_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:extra_bram_block -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 5
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb1_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb1_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_instr_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_instr_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_instr_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 70 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 72 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 30 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 31 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 40 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:core_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:core_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 30 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 39 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 33 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 34 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 35 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 44 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_thread_man
   ager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_thread_man
   ager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_thread_man
   ager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0
   -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthread_re
   set_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 27 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0
   -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthread_re
   set_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 28 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthreads_t
   imer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthreads_t
   imer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthreads_t
   imer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 30 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_
   a/data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_
   a/data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

Checking platform address map ...

Checking platform configuration ...
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 70 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 77 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:instr_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 109 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb1_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 138 - 2 master(s) : 2 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 146 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 153 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:main_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 353 - 5 master(s) : 10 slave(s)
IPNAME:plb_v46 INSTANCE:core_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 412 - 4 master(s) : 6 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_1_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_1_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_1_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_1_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_1_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_1_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 231 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 230 - floating connection!
WARNING:EDK:2099 - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/syst
   em.mhs line 502 - floating connection!
WARNING:EDK:2099 - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/syst
   em.mhs line 504 - floating connection!
WARNING:EDK:2099 - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/syst
   em.mhs line 520 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 15
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 334 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 288 - tcl is overriding PARAMETER C_MEM_CAS_LATENCY
   value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE
   value to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value
   to IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 756 - tcl is overriding PARAMETER C_NCK_PER_CLK value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 757 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 759 - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 769 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 770 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 771 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 772 - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 774 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX
   value to 17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 775 - tcl is overriding PARAMETER
   C_CTRL_DFI_RAS_N_0_INDEX value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 776 - tcl is overriding PARAMETER
   C_CTRL_DFI_CAS_N_0_INDEX value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 777 - tcl is overriding PARAMETER
   C_CTRL_DFI_WE_N_0_INDEX value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 778 - tcl is overriding PARAMETER
   C_CTRL_DFI_RAS_N_1_INDEX value to 20
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 779 - tcl is overriding PARAMETER
   C_CTRL_DFI_CAS_N_1_INDEX value to 21
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 780 - tcl is overriding PARAMETER
   C_CTRL_DFI_WE_N_1_INDEX value to 22
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 781 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_POP_INDEX value to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 782 - tcl is overriding PARAMETER
   C_CTRL_DFI_WRDATA_EN_INDEX value to 18
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 783 - tcl is overriding PARAMETER
   C_CTRL_DFI_RDDATA_EN_INDEX value to 19
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 784 - tcl is overriding PARAMETER
   C_CTRL_AP_OTF_ADDR12_INDEX value to 23
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 786 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 790 - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 791 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 793 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 794 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 796 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 803 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 807 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 808 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 809 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 810 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 812 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 813 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 814 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 815 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 816 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 817 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 818 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 831 - tcl is overriding PARAMETER C_SKIP_1_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 832 - tcl is overriding PARAMETER C_SKIP_2_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 833 - tcl is overriding PARAMETER C_SKIP_3_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 834 - tcl is overriding PARAMETER C_SKIP_4_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 835 - tcl is overriding PARAMETER C_SKIP_5_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 836 - tcl is overriding PARAMETER C_SKIP_6_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 837 - tcl is overriding PARAMETER C_SKIP_7_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 841 - tcl is overriding PARAMETER C_ZQCS_REPEAT_CNT
   value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0
   value to 0x00f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL1
   value to 0x010
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1
   value to 0x01b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL2
   value to 0x01c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2
   value to 0x02b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL3
   value to 0x02c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3
   value to 0x037
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL4
   value to 0x038
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4
   value to 0x047
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL5
   value to 0x048
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5
   value to 0x053
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL6
   value to 0x054
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6
   value to 0x063
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL7
   value to 0x064
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7
   value to 0x06f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL8
   value to 0x070
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8
   value to 0x081
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL9
   value to 0x082
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9
   value to 0x08e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL10
   value to 0x08f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10
   value to 0x0a4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL11
   value to 0x0a5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11
   value to 0x0b5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 866 - tcl is overriding PARAMETER C_BASEADDR_CTRL12
   value to 0x0b6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 867 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12
   value to 0x0d3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 868 - tcl is overriding PARAMETER C_BASEADDR_CTRL13
   value to 0x0d4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 869 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13
   value to 0x0ec
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 870 - tcl is overriding PARAMETER C_BASEADDR_CTRL14
   value to 0x0ed
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 871 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14
   value to 0x106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 872 - tcl is overriding PARAMETER C_BASEADDR_CTRL15
   value to 0x107
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 873 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15
   value to 0x107
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 874 - tcl is overriding PARAMETER C_BASEADDR_CTRL16
   value to 0x108
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 875 - tcl is overriding PARAMETER C_HIGHADDR_CTRL16
   value to 0x110
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 905 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_22
   value to 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC0070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 906 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_21
   value to 0x0070001C0070001C0070001C0070001C0070001D0070001C0072001C0070000C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 907 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_20
   value to 0x0070001C0070001C0070001C0070001C0070001C0070001C0070001D0070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 908 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1F
   value to 0x0070001C0070001C0070001C0070001C0070001C0070001C0070001C0070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 909 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1E
   value to 0x0070001C0070001C0070001C0070001C0070001C0070001C0070001C0040001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 910 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1D
   value to 0x0070001C0070001C007040080070001C0070001C0070001C0070001C0020401C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 911 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1C
   value to 0x0078001D00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 912 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B
   value to 0x0078001C00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 913 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A
   value to 0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19
   value to 0x0070001E0070001F0070001E0070001E0070001E0070201E0074001E0094201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18
   value to 0x0074011E0094211E0074011E0094211E0074011E0094211E0074011E0094211E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17
   value to 0x0074011E0094211E0074011E0094211E0074011E0094211E0070111E0070011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16
   value to 0x0070801A0070001E0070001C0070001C0070001C0070001C0020401C0078001D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15
   value to 0x00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C0070101C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14
   value to 0x0070001C007080180070001C0070001E0070001E0070001E0070400A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13
   value to 0x0070001F0070001E0070001E0070001E0070201E0074001E0094201E0074011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12
   value to 0x0094211E0074011E0094211E0074011E0094211E0070111E0070011E0070801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11
   value to 0x0070001E0070001C0070001C0070001C0070001C0020401C0078001D00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10
   value to 0x0078001C00D8201C0070101C0070001C007080180070001C0070001E0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F
   value to 0x0070001E0070400A0070001E0070001F0070001E0070001E0070001E0070201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E
   value to 0x0074001E0094201E0074011E0094211E0070111E0070011E0070801A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D
   value to 0x0070001C0070001C0070001C0020401C0070001C0070001D0078001C00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C
   value to 0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B
   value to 0x0070001E0070001F0070001E0070001E0070001E0070201E0074001E0094201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A
   value to 0x0070111E0070011E0070801A0070001E0070001C0070001C0070001C0020401C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 930 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09
   value to 0x0070001C0070001D0070001C0058201C0070101C0070001C007080180070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 931 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08
   value to 0x0070001E0070001E0070001E0070400A0070001E0070001F0070001E0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 932 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07
   value to 0x0070001E0070001E0070201E0014201E0070101E0070011E0070801A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 933 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06
   value to 0x0070001C0070001C0070001C0020401C0070001C0070001D0070001C0058201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 934 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05
   value to 0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04
   value to 0x0070001E0070001F0070001E0070001E0070001E0070001E0070001E0014201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03
   value to 0x0070101E0070011E0070801A0070001E0070001C0070001C0070001C0020401C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02
   value to 0x0070001C0070001D0070001C0058201C0070101C0070001C007080180070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01
   value to 0x0070001E0070001E0070001E0070400A0070001E0070001F0070001E0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 939 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00
   value to 0x0070001E0070001E0070001E0014201E0070101E0070011E0070801A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 945 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 946 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 947 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 948 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 3
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111111

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_1 core has constraints automatically generated by XPS in
implementation/microblaze_1_wrapper/microblaze_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb_1 core has constraints automatically generated by XPS in
implementation/ilmb_1_wrapper/ilmb_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb_1 core has constraints automatically generated by XPS in
implementation/dlmb_1_wrapper/dlmb_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR3_SDRAM core has constraints automatically generated by XPS in
implementation/ddr3_sdram_wrapper/ddr3_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 43 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 70 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 77 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 84 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 93 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 102 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb1_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 138 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 146 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 153 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 160 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 179 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 213 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:extra_bram_cntlr -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 275 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:extra_bram_block -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 285 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 327 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 340 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:main_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 353 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:mb1_main_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 361 - Copying cache implementation netlist
IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 391 - Copying cache implementation netlist
IPNAME:plb_cond_vars INSTANCE:cond_vars -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 401 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:core_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 412 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 420 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 434 - Copying cache implementation netlist
IPNAME:plb_scheduler INSTANCE:scheduler -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 448 - Copying cache implementation netlist
IPNAME:plb_sync_manager INSTANCE:sync_manager -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 474 - Copying cache implementation netlist
IPNAME:plb_thread_manager INSTANCE:thread_manager -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 489 - Copying cache implementation netlist
IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 514 - Copying cache implementation netlist
IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 531 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 539 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 548 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 102 - elaborating IP
IPNAME:bram_block INSTANCE:ilmb_bram_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 198 - elaborating IP
IPNAME:bram_block INSTANCE:dlmb_bram_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 205 - elaborating IP
IPNAME:bram_block INSTANCE:extra_bram_block -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 285 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 291 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:instr_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 109 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 118 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dplb_cntlr_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:iplb_cntlr_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 188 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_bram_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 198 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb_bram_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 205 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ddr3_sdram -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 227 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 291 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:main_instr_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 379 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:cond_vars -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 401 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:scheduler -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 448 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:sync_manager -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 474 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thread_manager -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 489 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plb_hthread_reset_core_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 514 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plb_hthreads_timer_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 531 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:microblaze_1_wrapper INSTANCE:microblaze_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 118 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc microblaze_1_wrapper.ucf -sd ..
microblaze_1_wrapper.ngc ../microblaze_1_wrapper.ngc

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/microblaze_1_wrapper/microblaze_1_wrapper.ngc" ...

Applying constraints in "microblaze_1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  10 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../microblaze_1_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr3_sdram_wrapper INSTANCE:ddr3_sdram -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 227 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc ddr3_sdram_wrapper.ucf -sd ..
ddr3_sdram_wrapper.ngc ../ddr3_sdram_wrapper.ngc

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/ddr3_sdram_wrapper/ddr3_sdram_wrapper.ngc" ...

Applying constraints in "ddr3_sdram_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr3_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../ddr3_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 291 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 489.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
Release 12.3 - ngcbuild M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/data/ngcflow.csf>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/synthe
sis/system.ngc" ...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/instr_bus_wrapper.ngc"...
Loading design module "../implementation/microblaze_1_wrapper.ngc"...
Loading design module "../implementation/mb1_bus_wrapper.ngc"...
Loading design module "../implementation/ilmb_1_wrapper.ngc"...
Loading design module "../implementation/dlmb_1_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_1_wrapper.ngc"...
Loading design module "../implementation/dplb_cntlr_1_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_1_wrapper.ngc"...
Loading design module "../implementation/iplb_cntlr_1_wrapper.ngc"...
Loading design module "../implementation/ddr3_sdram_wrapper.ngc"...
Loading design module "../implementation/extra_bram_cntlr_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/main_bus_wrapper.ngc"...
Loading design module "../implementation/mb1_main_bridge_wrapper.ngc"...
Loading design module "../implementation/main_instr_bridge_wrapper.ngc"...
Loading design module "../implementation/xps_central_dma_0_wrapper.ngc"...
Loading design module "../implementation/cond_vars_wrapper.ngc"...
Loading design module "../implementation/core_bus_wrapper.ngc"...
Loading design module "../implementation/main_core_bridge_wrapper.ngc"...
Loading design module "../implementation/core_main_bridge_wrapper.ngc"...
Loading design module "../implementation/scheduler_wrapper.ngc"...
Loading design module "../implementation/sync_manager_wrapper.ngc"...
Loading design module "../implementation/thread_manager_wrapper.ngc"...
Loading design module
"../implementation/plb_hthread_reset_core_0_wrapper.ngc"...
Loading design module "../implementation/plb_hthreads_timer_0_wrapper.ngc"...
Loading design module "../implementation/xps_timer_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/dlmb_bram_1_wrapper.ngc"...
Loading design module "../implementation/ilmb_bram_1_wrapper.ngc"...
Loading design module "../implementation/extra_bram_block_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  14 sec
Total CPU time to NGCBUILD completion:   14 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc
Release 12.3 - Xflow M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Using Flow File:
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/impleme
ntation/fpga.flw 
Using Option File(s): 
 /home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.3 - ngdbuild M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/impleme
ntation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clk_400_0000MHzMMCM0_nobuf_varphase = PERIOD
   "clk_400_0000MHzMMCM0_nobuf_varphase" TS_sys_clk_pin * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

ERROR:Data2MEM:29 - Inconsistent address space size in ADDRESS_SPACE 'microblaze_0.ilmb_bram_1_combined'.
    ADDRESS_SPACE was defined as 0x00010000 bytes, but the ADDRESS_RANGE total is 0x00004000 bytes.

ERROR:NgdBuild:989 - Failed to process BMM information system.bmm

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'iplb_cntlr_1/iplb_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT
   _CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'extra_bram_cntlr/extra_bram_cntlr/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH
   /I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_M
   ODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_M
   ODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FA
   ST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FA
   ST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERR
   OR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST
   _MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST
   _MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST
   _MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST
   _MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:452 - logical net 'N55' has no driver
WARNING:NgdBuild:452 - logical net 'N56' has no driver
WARNING:NgdBuild:452 - logical net 'N57' has no driver
WARNING:NgdBuild:452 - logical net 'N58' has no driver
WARNING:NgdBuild:452 - logical net 'N59' has no driver
WARNING:NgdBuild:452 - logical net 'N60' has no driver
WARNING:NgdBuild:452 - logical net 'N61' has no driver
WARNING:NgdBuild:452 - logical net 'N62' has no driver
WARNING:NgdBuild:452 - logical net 'N63' has no driver
WARNING:NgdBuild:452 - logical net 'N64' has no driver
WARNING:NgdBuild:452 - logical net 'N65' has no driver
WARNING:NgdBuild:452 - logical net 'N66' has no driver
WARNING:NgdBuild:452 - logical net 'N67' has no driver
WARNING:NgdBuild:452 - logical net 'N68' has no driver
WARNING:NgdBuild:452 - logical net 'N69' has no driver
WARNING:NgdBuild:452 - logical net 'N70' has no driver
WARNING:NgdBuild:452 - logical net 'N71' has no driver
WARNING:NgdBuild:452 - logical net 'N72' has no driver
WARNING:NgdBuild:452 - logical net 'N73' has no driver
WARNING:NgdBuild:452 - logical net 'N74' has no driver
WARNING:NgdBuild:452 - logical net 'N75' has no driver
WARNING:NgdBuild:452 - logical net 'N76' has no driver
WARNING:NgdBuild:452 - logical net 'N77' has no driver
WARNING:NgdBuild:452 - logical net 'N78' has no driver
WARNING:NgdBuild:452 - logical net 'N79' has no driver
WARNING:NgdBuild:452 - logical net 'N80' has no driver
WARNING:NgdBuild:452 - logical net 'N81' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings: 343

Total REAL time to NGDBUILD completion: 1 min  4 sec
Total CPU time to NGDBUILD completion:   44 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Wed Jul 27 17:48:01 2011
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vlx240tff1156-1 -lang vhdl -lp /home/eugene/homogeneous_port/src/hardware/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.3 - platgen Xilinx EDK 12.3 Build EDK_MS3.70d
 (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -lp
/home/eugene/homogeneous_port/src/hardware/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value
   to virtex6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value
   to DDR3_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_USE_MIG_V6_PHY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS
   value to 37500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX
   value to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value
   to 50625
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD
   value to 13130
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value
   to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value
   to 13130
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD
   value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC
   value to 110000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI
   value to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD
   value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR
   value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A
   value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 533.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B
   value to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH
   value to 4

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x11000000-0x1103ffff) thread_manager	main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff) cond_vars	main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff) scheduler	main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff) sync_manager	main_bus->main_core_bridge->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	main_bus->main_core_bridge->core_bus
  (0x10000000-0x17ffffff) main_core_bridge	main_bus
  (0x50000000-0x50007fff) xps_intc_0	main_bus
  (0x80200000-0x8020ffff) xps_central_dma_0	main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	main_bus
  (0x84400000-0x8440ffff) mdm_0	main_bus
  (0x84800000-0x8480ffff) plb_hthread_reset_core_0	main_bus
  (0x86220000-0x8622ffff) main_core_bridge	main_bus
  (0x86240000-0x8624ffff) main_core_bridge	main_bus
  (0x86240000-0x8624ffff) core_main_bridge	main_bus->main_core_bridge->core_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	main_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	microblaze_0_IXCL
  (0xb0000000-0xb0001fff) extra_bram_cntlr	main_bus
  (0xb0020000-0xb002ffff) xps_timer_0	main_bus
  (0xb0200000-0xb020ffff) main_instr_bridge	main_bus
  (0xd0000000-0xd000ffff) iplb_cntlr_1	main_bus->main_instr_bridge->instr_bus
  (0xd0000000-0xd00fffff) main_instr_bridge	main_bus
Address Map for Processor microblaze_1
  (0000000000-0x0000ffff) dlmb_cntlr_1	dlmb_1
  (0000000000-0x0000ffff) ilmb_cntlr_1	ilmb_1
  (0x11000000-0x1103ffff)
thread_manager	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff)
cond_vars	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x10000000-0x17ffffff) mb1_main_bridge	mb1_bus
  (0x10000000-0x17ffffff) main_core_bridge	mb1_bus->mb1_main_bridge->main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	mb1_bus->mb1_main_bridge->main_bus
  (0x84400000-0x8440ffff) mdm_0	mb1_bus->mb1_main_bridge->main_bus
  (0x84800000-0x8480ffff)
plb_hthread_reset_core_0	mb1_bus->mb1_main_bridge->main_bus
  (0x84000000-0x84ffffff) mb1_main_bridge	mb1_bus
  (0x86200000-0x8620ffff) mb1_main_bridge	mb1_bus
  (0xa0000000-0xafffffff) mb1_main_bridge	mb1_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	mb1_bus->mb1_main_bridge->main_bus
  (0xb0000000-0xb0001fff) extra_bram_cntlr	mb1_bus->mb1_main_bridge->main_bus
  (0xb0020000-0xb002ffff) xps_timer_0	mb1_bus->mb1_main_bridge->main_bus
  (0xb0000000-0xb00fffff) mb1_main_bridge	mb1_bus
  (0xc0000000-0xc000ffff) dplb_cntlr_1	mb1_bus
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 357 - tool is overriding PARAMETER C_SPLB0_P2P value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 188 - tool is overriding PARAMETER
   C_DPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 192 - tool is overriding PARAMETER
   C_IPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x4000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb1_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb1_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb1_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb1_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:iplb_cntlr_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:ilmb_bram_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:dlmb_bram_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   01_a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   01_a/data/xps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   01_a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 356 - tool is overriding PARAMETER C_SPLB0_MID_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:extra_bram_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:extra_bram_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:extra_bram_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:extra_bram_block -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 5
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb1_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb1_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_instr_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_instr_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_instr_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 70 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 72 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 30 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 31 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 40 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:core_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:core_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 30 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 39 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 33 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 34 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 35 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 44 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_thread_man
   ager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_thread_man
   ager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_thread_man
   ager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0
   -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthread_re
   set_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 27 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0
   -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthread_re
   set_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 28 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthreads_t
   imer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthreads_t
   imer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthreads_t
   imer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 30 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_
   a/data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_
   a/data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

Checking platform address map ...

Checking platform configuration ...
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 70 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 77 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:instr_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 109 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb1_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 138 - 2 master(s) : 2 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 146 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 153 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:main_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 353 - 5 master(s) : 10 slave(s)
IPNAME:plb_v46 INSTANCE:core_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 412 - 4 master(s) : 6 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_1_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_1_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_1_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_1_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_1_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_1_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 231 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 230 - floating connection!
WARNING:EDK:2099 - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/syst
   em.mhs line 502 - floating connection!
WARNING:EDK:2099 - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/syst
   em.mhs line 504 - floating connection!
WARNING:EDK:2099 - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/syst
   em.mhs line 520 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 15
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 334 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 288 - tcl is overriding PARAMETER C_MEM_CAS_LATENCY
   value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE
   value to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value
   to IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 756 - tcl is overriding PARAMETER C_NCK_PER_CLK value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 757 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 759 - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 769 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 770 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 771 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 772 - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 774 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX
   value to 17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 775 - tcl is overriding PARAMETER
   C_CTRL_DFI_RAS_N_0_INDEX value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 776 - tcl is overriding PARAMETER
   C_CTRL_DFI_CAS_N_0_INDEX value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 777 - tcl is overriding PARAMETER
   C_CTRL_DFI_WE_N_0_INDEX value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 778 - tcl is overriding PARAMETER
   C_CTRL_DFI_RAS_N_1_INDEX value to 20
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 779 - tcl is overriding PARAMETER
   C_CTRL_DFI_CAS_N_1_INDEX value to 21
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 780 - tcl is overriding PARAMETER
   C_CTRL_DFI_WE_N_1_INDEX value to 22
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 781 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_POP_INDEX value to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 782 - tcl is overriding PARAMETER
   C_CTRL_DFI_WRDATA_EN_INDEX value to 18
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 783 - tcl is overriding PARAMETER
   C_CTRL_DFI_RDDATA_EN_INDEX value to 19
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 784 - tcl is overriding PARAMETER
   C_CTRL_AP_OTF_ADDR12_INDEX value to 23
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 786 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 790 - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 791 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 793 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 794 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 796 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 803 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 807 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 808 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 809 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 810 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 812 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 813 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 814 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 815 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 816 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 817 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 818 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 831 - tcl is overriding PARAMETER C_SKIP_1_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 832 - tcl is overriding PARAMETER C_SKIP_2_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 833 - tcl is overriding PARAMETER C_SKIP_3_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 834 - tcl is overriding PARAMETER C_SKIP_4_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 835 - tcl is overriding PARAMETER C_SKIP_5_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 836 - tcl is overriding PARAMETER C_SKIP_6_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 837 - tcl is overriding PARAMETER C_SKIP_7_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 841 - tcl is overriding PARAMETER C_ZQCS_REPEAT_CNT
   value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0
   value to 0x00f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL1
   value to 0x010
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1
   value to 0x01b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL2
   value to 0x01c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2
   value to 0x02b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL3
   value to 0x02c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3
   value to 0x037
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL4
   value to 0x038
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4
   value to 0x047
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL5
   value to 0x048
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5
   value to 0x053
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL6
   value to 0x054
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6
   value to 0x063
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL7
   value to 0x064
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7
   value to 0x06f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL8
   value to 0x070
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8
   value to 0x081
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL9
   value to 0x082
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9
   value to 0x08e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL10
   value to 0x08f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10
   value to 0x0a4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL11
   value to 0x0a5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11
   value to 0x0b5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 866 - tcl is overriding PARAMETER C_BASEADDR_CTRL12
   value to 0x0b6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 867 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12
   value to 0x0d3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 868 - tcl is overriding PARAMETER C_BASEADDR_CTRL13
   value to 0x0d4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 869 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13
   value to 0x0ec
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 870 - tcl is overriding PARAMETER C_BASEADDR_CTRL14
   value to 0x0ed
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 871 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14
   value to 0x106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 872 - tcl is overriding PARAMETER C_BASEADDR_CTRL15
   value to 0x107
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 873 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15
   value to 0x107
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 874 - tcl is overriding PARAMETER C_BASEADDR_CTRL16
   value to 0x108
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 875 - tcl is overriding PARAMETER C_HIGHADDR_CTRL16
   value to 0x110
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 905 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_22
   value to 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC0070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 906 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_21
   value to 0x0070001C0070001C0070001C0070001C0070001D0070001C0072001C0070000C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 907 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_20
   value to 0x0070001C0070001C0070001C0070001C0070001C0070001C0070001D0070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 908 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1F
   value to 0x0070001C0070001C0070001C0070001C0070001C0070001C0070001C0070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 909 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1E
   value to 0x0070001C0070001C0070001C0070001C0070001C0070001C0070001C0040001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 910 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1D
   value to 0x0070001C0070001C007040080070001C0070001C0070001C0070001C0020401C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 911 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1C
   value to 0x0078001D00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 912 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B
   value to 0x0078001C00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 913 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A
   value to 0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19
   value to 0x0070001E0070001F0070001E0070001E0070001E0070201E0074001E0094201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18
   value to 0x0074011E0094211E0074011E0094211E0074011E0094211E0074011E0094211E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17
   value to 0x0074011E0094211E0074011E0094211E0074011E0094211E0070111E0070011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16
   value to 0x0070801A0070001E0070001C0070001C0070001C0070001C0020401C0078001D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15
   value to 0x00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C0070101C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14
   value to 0x0070001C007080180070001C0070001E0070001E0070001E0070400A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13
   value to 0x0070001F0070001E0070001E0070001E0070201E0074001E0094201E0074011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12
   value to 0x0094211E0074011E0094211E0074011E0094211E0070111E0070011E0070801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11
   value to 0x0070001E0070001C0070001C0070001C0070001C0020401C0078001D00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10
   value to 0x0078001C00D8201C0070101C0070001C007080180070001C0070001E0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F
   value to 0x0070001E0070400A0070001E0070001F0070001E0070001E0070001E0070201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E
   value to 0x0074001E0094201E0074011E0094211E0070111E0070011E0070801A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D
   value to 0x0070001C0070001C0070001C0020401C0070001C0070001D0078001C00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C
   value to 0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B
   value to 0x0070001E0070001F0070001E0070001E0070001E0070201E0074001E0094201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A
   value to 0x0070111E0070011E0070801A0070001E0070001C0070001C0070001C0020401C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 930 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09
   value to 0x0070001C0070001D0070001C0058201C0070101C0070001C007080180070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 931 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08
   value to 0x0070001E0070001E0070001E0070400A0070001E0070001F0070001E0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 932 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07
   value to 0x0070001E0070001E0070201E0014201E0070101E0070011E0070801A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 933 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06
   value to 0x0070001C0070001C0070001C0020401C0070001C0070001D0070001C0058201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 934 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05
   value to 0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04
   value to 0x0070001E0070001F0070001E0070001E0070001E0070001E0070001E0014201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03
   value to 0x0070101E0070011E0070801A0070001E0070001C0070001C0070001C0020401C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02
   value to 0x0070001C0070001D0070001C0058201C0070101C0070001C007080180070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01
   value to 0x0070001E0070001E0070001E0070400A0070001E0070001F0070001E0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 939 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00
   value to 0x0070001E0070001E0070001E0014201E0070101E0070011E0070801A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 945 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 946 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 947 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 948 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 3
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111111

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_1 core has constraints automatically generated by XPS in
implementation/microblaze_1_wrapper/microblaze_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb_1 core has constraints automatically generated by XPS in
implementation/ilmb_1_wrapper/ilmb_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb_1 core has constraints automatically generated by XPS in
implementation/dlmb_1_wrapper/dlmb_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR3_SDRAM core has constraints automatically generated by XPS in
implementation/ddr3_sdram_wrapper/ddr3_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 43 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 70 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 77 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 84 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 93 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 102 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:instr_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 109 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 118 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb1_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 138 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 146 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 153 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 169 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:iplb_cntlr_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 188 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 213 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr3_sdram -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 227 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:extra_bram_cntlr -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 275 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:extra_bram_block -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 285 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 327 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 340 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:main_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 353 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:mb1_main_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 361 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:main_instr_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 379 - Copying cache implementation netlist
IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 391 - Copying cache implementation netlist
IPNAME:plb_cond_vars INSTANCE:cond_vars -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 401 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:core_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 412 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 420 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 434 - Copying cache implementation netlist
IPNAME:plb_scheduler INSTANCE:scheduler -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 448 - Copying cache implementation netlist
IPNAME:plb_sync_manager INSTANCE:sync_manager -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 474 - Copying cache implementation netlist
IPNAME:plb_thread_manager INSTANCE:thread_manager -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 489 - Copying cache implementation netlist
IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 514 - Copying cache implementation netlist
IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 531 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 539 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 548 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 102 - elaborating IP
IPNAME:bram_block INSTANCE:ilmb_bram_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 198 - elaborating IP
IPNAME:bram_block INSTANCE:dlmb_bram_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 205 - elaborating IP
IPNAME:bram_block INSTANCE:extra_bram_block -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 285 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 291 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dlmb_cntlr_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 160 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_cntlr_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 179 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_bram_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 198 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb_bram_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 205 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 291 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:cond_vars -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 401 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:scheduler -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 448 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:sync_manager -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 474 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thread_manager -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 489 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plb_hthread_reset_core_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 514 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plb_hthreads_timer_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 531 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 291 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 305.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
Release 12.3 - ngcbuild M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/data/ngcflow.csf>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/synthe
sis/system.ngc" ...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/instr_bus_wrapper.ngc"...
Loading design module "../implementation/microblaze_1_wrapper.ngc"...
Loading design module "../implementation/mb1_bus_wrapper.ngc"...
Loading design module "../implementation/ilmb_1_wrapper.ngc"...
Loading design module "../implementation/dlmb_1_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_1_wrapper.ngc"...
Loading design module "../implementation/dplb_cntlr_1_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_1_wrapper.ngc"...
Loading design module "../implementation/iplb_cntlr_1_wrapper.ngc"...
Loading design module "../implementation/ddr3_sdram_wrapper.ngc"...
Loading design module "../implementation/extra_bram_cntlr_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/main_bus_wrapper.ngc"...
Loading design module "../implementation/mb1_main_bridge_wrapper.ngc"...
Loading design module "../implementation/main_instr_bridge_wrapper.ngc"...
Loading design module "../implementation/xps_central_dma_0_wrapper.ngc"...
Loading design module "../implementation/cond_vars_wrapper.ngc"...
Loading design module "../implementation/core_bus_wrapper.ngc"...
Loading design module "../implementation/main_core_bridge_wrapper.ngc"...
Loading design module "../implementation/core_main_bridge_wrapper.ngc"...
Loading design module "../implementation/scheduler_wrapper.ngc"...
Loading design module "../implementation/sync_manager_wrapper.ngc"...
Loading design module "../implementation/thread_manager_wrapper.ngc"...
Loading design module
"../implementation/plb_hthread_reset_core_0_wrapper.ngc"...
Loading design module "../implementation/plb_hthreads_timer_0_wrapper.ngc"...
Loading design module "../implementation/xps_timer_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/dlmb_bram_1_wrapper.ngc"...
Loading design module "../implementation/ilmb_bram_1_wrapper.ngc"...
Loading design module "../implementation/extra_bram_block_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  19 sec
Total CPU time to NGCBUILD completion:   15 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc
Release 12.3 - Xflow M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Using Flow File:
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/impleme
ntation/fpga.flw 
Using Option File(s): 
 /home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.3 - ngdbuild M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/impleme
ntation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clk_400_0000MHzMMCM0_nobuf_varphase = PERIOD
   "clk_400_0000MHzMMCM0_nobuf_varphase" TS_sys_clk_pin * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'iplb_cntlr_1/iplb_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT
   _CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'extra_bram_cntlr/extra_bram_cntlr/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH
   /I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_M
   ODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_M
   ODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FA
   ST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FA
   ST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERR
   OR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST
   _MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST
   _MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST
   _MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST
   _MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:452 - logical net 'N55' has no driver
WARNING:NgdBuild:452 - logical net 'N56' has no driver
WARNING:NgdBuild:452 - logical net 'N57' has no driver
WARNING:NgdBuild:452 - logical net 'N58' has no driver
WARNING:NgdBuild:452 - logical net 'N59' has no driver
WARNING:NgdBuild:452 - logical net 'N60' has no driver
WARNING:NgdBuild:452 - logical net 'N61' has no driver
WARNING:NgdBuild:452 - logical net 'N62' has no driver
WARNING:NgdBuild:452 - logical net 'N63' has no driver
WARNING:NgdBuild:452 - logical net 'N64' has no driver
WARNING:NgdBuild:452 - logical net 'N65' has no driver
WARNING:NgdBuild:452 - logical net 'N66' has no driver
WARNING:NgdBuild:452 - logical net 'N67' has no driver
WARNING:NgdBuild:452 - logical net 'N68' has no driver
WARNING:NgdBuild:452 - logical net 'N69' has no driver
WARNING:NgdBuild:452 - logical net 'N70' has no driver
WARNING:NgdBuild:452 - logical net 'N71' has no driver
WARNING:NgdBuild:452 - logical net 'N72' has no driver
WARNING:NgdBuild:452 - logical net 'N73' has no driver
WARNING:NgdBuild:452 - logical net 'N74' has no driver
WARNING:NgdBuild:452 - logical net 'N75' has no driver
WARNING:NgdBuild:452 - logical net 'N76' has no driver
WARNING:NgdBuild:452 - logical net 'N77' has no driver
WARNING:NgdBuild:452 - logical net 'N78' has no driver
WARNING:NgdBuild:452 - logical net 'N79' has no driver
WARNING:NgdBuild:452 - logical net 'N80' has no driver
WARNING:NgdBuild:452 - logical net 'N81' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 343

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  6 sec
Total CPU time to NGDBUILD completion:   49 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.3 - Map M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vlx240tff1156-1".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2574 - The F7 multiplexer symbol
   "main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/Mcount
   _GEN_FAST_MODE_BURSTXFER.data_cycle_cnt_vect_xor<4>1_f7" and its I1 input
   driver
   "main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/Mmux_G
   EN_FAST_MODE_BURSTXFER.be_burst_size21" were implemented suboptimally in the
   same slice component. The function generator could not be placed directly
   driving the F7 multiplexer. The design will exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 mins 14 secs 
Total CPU  time at the beginning of Placer: 2 mins 39 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:4c0a018) REAL time: 3 mins 41 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:4c0a018) REAL time: 3 mins 45 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:80a95bbf) REAL time: 3 mins 45 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:80a95bbf) REAL time: 3 mins 45 secs 

Phase 5.2  Initial Placement for Architecture Specific Features

.....


There are 12 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   4 BUFRs available, 1 in use            |   2 BUFRs available, 1 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 1 in use    |   4 center BUFIOs available, 3 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y3>
  key resource utilizations (used/available): edge-bufios - 0/4; center-bufios - 1/4; bufrs - 1/4; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |    8   |    0   |   210 |     8 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X1Y3>
  key resource utilizations (used/available): edge-bufios - 0/0; center-bufios - 3/4; bufrs - 1/2; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 108  |  0  |  0 |   40   |   40   | 24000 |  9760 | 14240 |  64  |   0  |  0  |   1  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |   25   |    0   |   641 |    25 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 12  (6 clock spines in each)
# Number of Regional Clock Networks used in this design: 7 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" driven by "BUFIODQS_X1Y12"
INST
"DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[3].u_bufio_cpt"
LOC = "BUFIODQS_X1Y12" ;
NET "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" RANGE = CLOCKREGION_X0Y3;


# IO-Clock "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" driven by "BUFIODQS_X2Y15"
INST
"DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[2].u_bufio_cpt"
LOC = "BUFIODQS_X2Y15" ;
NET "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" RANGE = CLOCKREGION_X1Y3;


# IO-Clock "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" driven by "BUFIODQS_X2Y12"
INST
"DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_bufio_cpt"
LOC = "BUFIODQS_X2Y12" ;
NET "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" RANGE = CLOCKREGION_X1Y3;


# IO-Clock "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" driven by "BUFIODQS_X2Y14"
INST
"DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[1].u_bufio_cpt"
LOC = "BUFIODQS_X2Y14" ;
NET "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" RANGE = CLOCKREGION_X1Y3;


# Regional-Clock "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" driven by "BUFR_X2Y6"
INST
"DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync"
LOC = "BUFR_X2Y6" ;
NET "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" RANGE =
CLOCKREGION_X1Y3, CLOCKREGION_X1Y4, CLOCKREGION_X1Y2;


# Regional-Clock "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" driven by "BUFR_X1Y6"
INST
"DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_loop_col1.u_bufr_rsync"
LOC = "BUFR_X1Y6" ;
NET "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" RANGE =
CLOCKREGION_X0Y3, CLOCKREGION_X0Y4, CLOCKREGION_X0Y2;


Phase 5.2  Initial Placement for Architecture Specific Features (Checksum:29aec17d) REAL time: 4 mins 44 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:29aec17d) REAL time: 4 mins 44 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:29aec17d) REAL time: 4 mins 44 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:29aec17d) REAL time: 4 mins 45 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:29aec17d) REAL time: 4 mins 46 secs 

Phase 10.8  Global Placement
............................................................................................................................................................................................................
...........................................................................................................................................................................................................
.............................................................
...............................
Phase 10.8  Global Placement (Checksum:4872032e) REAL time: 7 mins 48 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:4872032e) REAL time: 7 mins 51 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:f98d20bf) REAL time: 9 mins 2 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:f98d20bf) REAL time: 9 mins 3 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:951d1947) REAL time: 9 mins 6 secs 

Total REAL time to Placer completion: 9 mins 12 secs 
Total CPU  time to Placer completion: 8 mins 8 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   12
Slice Logic Utilization:
  Number of Slice Registers:                14,077 out of 301,440    4%
    Number used as Flip Flops:              14,071
    Number used as Latches:                      2
    Number used as Latch-thrus:                  4
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                     16,731 out of 150,720   11%
    Number used as logic:                   14,656 out of 150,720    9%
      Number using O6 output only:          10,877
      Number using O5 output only:             479
      Number using O5 and O6:                3,300
      Number used as ROM:                        0
    Number used as Memory:                   1,102 out of  58,400    1%
      Number used as Dual Port RAM:            294
        Number using O6 output only:             6
        Number using O5 output only:             0
        Number using O5 and O6:                288
      Number used as Single Port RAM:            0
      Number used as Shift Register:           808
        Number using O6 output only:           802
        Number using O5 output only:             2
        Number using O5 and O6:                  4
    Number used exclusively as route-thrus:    973
      Number with same-slice register load:    922
      Number with same-slice carry load:        45
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 5,653 out of  37,680   15%
  Number of LUT Flip Flop pairs used:       18,800
    Number with an unused Flip Flop:         6,776 out of  18,800   36%
    Number with an unused LUT:               2,069 out of  18,800   11%
    Number of fully used LUT-FF pairs:       9,955 out of  18,800   52%
    Number of unique control sets:             883
    Number of slice register sites lost
      to control set restrictions:           3,629 out of 301,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     600   12%
    Number of LOCed IOBs:                       74 out of      74  100%
    IOB Flip Flops:                              3
    IOB Master Pads:                             5
    IOB Slave Pads:                              5

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 59 out of     416   14%
    Number using RAMB36E1 only:                 59
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  4 out of     832    1%
    Number using RAMB18E1 only:                  4
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                34 out of     720    4%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                  33
  Number of OLOGICE1/OSERDESE1s:                75 out of     720   10%
    Number used as OLOGICE1s:                    2
    Number used as OSERDESE1s:                  73
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFOs:                               0 out of      36    0%
  Number of BUFIODQSs:                           4 out of      72    5%
  Number of BUFRs:                               2 out of      36    5%
    Number of LOCed BUFRs:                       2 out of       2  100%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                           10 out of     768    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       0 out of      12    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         2 out of      18   11%
  Number of IODELAYE1s:                         46 out of     720    6%
    Number of LOCed IODELAYE1s:                  6 out of      46   13%
  Number of MMCM_ADVs:                           1 out of      12    8%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

Average Fanout of Non-Clock Nets:                3.92

Peak Memory Usage:  1471 MB
Total REAL time to MAP completion:  9 mins 44 secs 
Total CPU time to MAP completion:   8 mins 39 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.3 - par M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/latest/ISE_DS/ISE/data/parBmgr.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/12.3/ISE_DS/ISE/:/opt/Xilinx/latest/ISE_DS/EDK:/opt/Xilinx/latest/ISE_DS/ISE.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.09 2010-09-15".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                14,077 out of 301,440    4%
    Number used as Flip Flops:              14,071
    Number used as Latches:                      2
    Number used as Latch-thrus:                  4
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                     16,731 out of 150,720   11%
    Number used as logic:                   14,656 out of 150,720    9%
      Number using O6 output only:          10,877
      Number using O5 output only:             479
      Number using O5 and O6:                3,300
      Number used as ROM:                        0
    Number used as Memory:                   1,102 out of  58,400    1%
      Number used as Dual Port RAM:            294
        Number using O6 output only:             6
        Number using O5 output only:             0
        Number using O5 and O6:                288
      Number used as Single Port RAM:            0
      Number used as Shift Register:           808
        Number using O6 output only:           802
        Number using O5 output only:             2
        Number using O5 and O6:                  4
    Number used exclusively as route-thrus:    973
      Number with same-slice register load:    922
      Number with same-slice carry load:        45
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 5,653 out of  37,680   15%
  Number of LUT Flip Flop pairs used:       18,800
    Number with an unused Flip Flop:         6,776 out of  18,800   36%
    Number with an unused LUT:               2,069 out of  18,800   11%
    Number of fully used LUT-FF pairs:       9,955 out of  18,800   52%
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     600   12%
    Number of LOCed IOBs:                       74 out of      74  100%
    IOB Flip Flops:                              3
    IOB Master Pads:                             5
    IOB Slave Pads:                              5

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 59 out of     416   14%
    Number using RAMB36E1 only:                 59
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  4 out of     832    1%
    Number using RAMB18E1 only:                  4
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                34 out of     720    4%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                  33
  Number of OLOGICE1/OSERDESE1s:                75 out of     720   10%
    Number used as OLOGICE1s:                    2
    Number used as OSERDESE1s:                  73
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           4 out of      72    5%
  Number of BUFRs:                               2 out of      36    5%
    Number of LOCed BUFRs:                       2 out of       2  100%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                           10 out of     768    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       0 out of      12    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         2 out of      18   11%
  Number of IODELAYE1s:                         46 out of     720    6%
    Number of LOCed IODELAYE1s:                  6 out of      46   13%
  Number of MMCM_ADVs:                           1 out of      12    8%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 1 mins 25 secs 
Finished initial Timing Analysis.  REAL time: 1 mins 26 secs 

WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/u_iobuf_dqs/OB has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[1].u_phy_dqs_iob/u_iobuf_dqs/OB has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_iobuf_dqs/OB has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_iobuf_dqs/OB has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal iplb_port_1_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iplb_port_1_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal extra_bram_cntlr_PORTB_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal extra_bram_cntlr_PORTB_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 117365 unrouted;      REAL time: 1 mins 43 secs 

Phase  2  : 95911 unrouted;      REAL time: 2 mins 5 secs 

Phase  3  : 35944 unrouted;      REAL time: 4 mins 3 secs 

Phase  4  : 35944 unrouted; (Setup:0, Hold:17322, Component Switching Limit:0)     REAL time: 4 mins 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:15714, Component Switching Limit:0)     REAL time: 5 mins 34 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:15714, Component Switching Limit:0)     REAL time: 5 mins 34 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:15714, Component Switching Limit:0)     REAL time: 5 mins 34 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:15714, Component Switching Limit:0)     REAL time: 5 mins 34 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 5 mins 39 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 6 mins 2 secs 
Total REAL time to Router completion: 6 mins 2 secs 
Total CPU time to Router completion: 4 mins 45 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y0| No   | 3740 |  0.366     |  1.946      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |BUFGCTRL_X0Y31| No   |  109 |  0.184     |  1.772      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y1| No   | 1101 |  0.315     |  1.903      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v6 |              |      |      |            |             |
|_ddr3_phy.mpmc_phy_i |              |      |      |            |             |
|    f_0/clk_rsync<0> |  Regional Clk|Yes   |  218 |  0.075     |  0.913      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v6 |              |      |      |            |             |
|_ddr3_phy.mpmc_phy_i |              |      |      |            |             |
|    f_0/clk_rsync<1> |  Regional Clk|Yes   |   80 |  0.113     |  0.968      |
+---------------------+--------------+------+------+------------+-------------+
|clk_400_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y2| No   |  106 |  0.164     |  1.901      |
+---------------------+--------------+------+------+------------+-------------+
|sync_manager/sync_ma |              |      |      |            |             |
|nager/master_logic_i |              |      |      |            |             |
|          /mst_cmplt |         Local|      |    2 |  0.000     |  0.481      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   26 |  3.981     |  5.051      |
+---------------------+--------------+------+------+------------+-------------+
|          sched_intr |         Local|      |    1 |  0.000     |  2.648      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  2.153      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v6 |              |      |      |            |             |
|_ddr3_phy.mpmc_phy_i |              |      |      |            |             |
|      f_0/clk_cpt<3> |         Local|      |   16 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v6 |              |      |      |            |             |
|_ddr3_phy.mpmc_phy_i |              |      |      |            |             |
|      f_0/clk_cpt<2> |         Local|      |   16 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v6 |              |      |      |            |             |
|_ddr3_phy.mpmc_phy_i |              |      |      |            |             |
|      f_0/clk_cpt<0> |         Local|      |   18 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v6 |              |      |      |            |             |
|_ddr3_phy.mpmc_phy_i |              |      |      |            |             |
|      f_0/clk_cpt<1> |         Local|      |   16 |  0.000     |  1.288      |
+---------------------+--------------+------+------+------------+-------------+
|clk_400_0000MHzMMCM0 |              |      |      |            |             |
|     _nobuf_varphase |         Local|      |    6 |  0.153     |  1.414      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|0_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  0.765      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|0_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.358      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_165_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.391     |  0.743      |
+---------------------+--------------+------+------+------------+-------------+
|         access_intr |         Local|      |    1 |  0.000     |  0.802      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.437ns|     9.126ns|       0|           0
  G_MMCM0_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.000ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .5 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.471ns|     4.529ns|       0|           0
  G_MMCM0_CLKOUT1 = PERIOD TIMEGRP          | HOLD        |     0.000ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT1" TS_sys_clk_pin         HIG |             |            |            |        |            
  H 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_rsync = PERIOD TIMEGRP "TNM_clk_rs | SETUP       |     0.947ns|     4.053ns|       0|           0
  ync" 5 ns HIGH 50% | HOLD        |     0.078ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     1.071ns|     1.429ns|       0|           0
  G_MMCM0_CLKOUT2 = PERIOD TIMEGRP          |             |            |            |        |            
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT2" TS_sys_clk_pin         * 2 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_rsync_rise_to_fall = MAXDELAY FROM | SETUP       |     2.666ns|     2.334ns|       0|           0
   TIMEGRP "TG_clk_rsync_rise" TO         T | HOLD        |     0.246ns|            |       0|           0
  IMEGRP "TG_clk_rsync_fall" 5 ns           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_SEL = MAXDELAY FROM TIMEGR | SETUP       |     5.100ns|     4.900ns|       0|           0
  P "TNM_PHY_INIT_SEL" TO TIMEGRP "FFS"     | HOLD        |     0.136ns|            |       0|           0
       10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzMMCM0_nobuf_varphase =  | N/A         |         N/A|         N/A|     N/A|         N/A
  PERIOD TIMEGRP         "clk_400_0000MHzMM |             |            |            |        |            
  CM0_nobuf_varphase" TS_sys_clk_pin * 2 HI |             |            |            |        |            
  GH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      4.563ns|            0|            0|            0|       920189|
| TS_clk_400_0000MHzMMCM0_nobuf_|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| varphase                      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.529ns|          N/A|            0|            0|        30513|            0|
| erator_0_SIG_MMCM0_CLKOUT1    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.126ns|          N/A|            0|            0|       889676|            0|
| erator_0_SIG_MMCM0_CLKOUT0    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_MMCM0_CLKOUT2    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 8 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 6 mins 26 secs 
Total CPU time to PAR completion: 5 mins 3 secs 

Peak Memory Usage:  1266 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 10
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.3 - Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/12.3/ISE_DS/ISE/:/opt/Xilinx/latest/ISE_DS/EDK:/opt/Xilinx/latest/IS
E_DS/ISE.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 12.3 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vlx240t,-1 (PRODUCTION 1.09 2010-09-15, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 925194 paths, 0 nets, and 90969 connections

Design statistics:
   Minimum period:   9.126ns (Maximum frequency: 109.577MHz)
   Maximum path delay from/to any node:   4.900ns


Analysis completed Wed Jul 27 18:16:06 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 1 mins 28 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/latest/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.3 - Bitgen M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/12.3/ISE_DS/ISE/:/opt/Xilinx/latest/ISE_DS/EDK:/opt/Xilinx/latest/IS
E_DS/ISE.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
Opened constraints file system.pcf.

Wed Jul 27 18:16:31 2011


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_0' at 'RAMB36_X2Y30' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_1' at 'RAMB36_X3Y31' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_2' at 'RAMB36_X2Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_3' at 'RAMB36_X1Y30' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'extra_bram_block/extra_bram_block/ramb36e1_0' at 'RAMB36_X2Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'extra_bram_block/extra_bram_block/ramb36e1_1' at 'RAMB36_X2Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_0' at 'RAMB36_X1Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_1' at 'RAMB36_X0Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_2' at 'RAMB36_X0Y23' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_3' at 'RAMB36_X0Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_4' at 'RAMB36_X1Y21' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_5' at 'RAMB36_X0Y21' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_6' at 'RAMB36_X1Y22' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_7' at 'RAMB36_X0Y22' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_8' at 'RAMB36_X0Y18' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_9' at 'RAMB36_X1Y18' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_10' at 'RAMB36_X1Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_11' at 'RAMB36_X3Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_12' at 'RAMB36_X1Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_13' at 'RAMB36_X2Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_14' at 'RAMB36_X0Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_15' at 'RAMB36_X2Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_0' at 'RAMB36_X1Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_1' at 'RAMB36_X0Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_2' at 'RAMB36_X0Y23' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_3' at 'RAMB36_X0Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_4' at 'RAMB36_X1Y21' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_5' at 'RAMB36_X0Y21' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_6' at 'RAMB36_X1Y22' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_7' at 'RAMB36_X0Y22' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_8' at 'RAMB36_X0Y18' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_9' at 'RAMB36_X1Y18' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_10' at 'RAMB36_X1Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_11' at 'RAMB36_X3Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_12' at 'RAMB36_X1Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_13' at 'RAMB36_X2Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_14' at 'RAMB36_X0Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_15' at 'RAMB36_X2Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_0' at 'RAMB36_X0Y10' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_1' at 'RAMB36_X0Y9' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_2' at 'RAMB36_X1Y10' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_3' at 'RAMB36_X0Y12' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_4' at 'RAMB36_X0Y11' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_5' at 'RAMB36_X1Y13' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_6' at 'RAMB36_X0Y13' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_7' at 'RAMB36_X0Y14' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_8' at 'RAMB36_X1Y12' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_9' at 'RAMB36_X1Y11' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_10' at 'RAMB36_X0Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_11' at 'RAMB36_X0Y15' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_12' at 'RAMB36_X1Y14' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_13' at 'RAMB36_X1Y15' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_14' at 'RAMB36_X1Y16' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_15' at 'RAMB36_X0Y16' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'extra_bram_block/extra_bram_block/ramb36e1_0' at 'RAMB36_X2Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'extra_bram_block/extra_bram_block/ramb36e1_1' at 'RAMB36_X2Y26' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net sched_intr is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net access_intr is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_i
   o/gen_dqs[0].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_i
   o/gen_dqs[1].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_i
   o/gen_dqs[2].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_i
   o/gen_dqs[3].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iplb_port_1_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iplb_port_1_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <extra_bram_cntlr_PORTB_BRAM_Addr<30>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <extra_bram_cntlr_PORTB_BRAM_Addr<31>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2045 - The MMCM_ADV block
   <clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst> has CLKOUT
   pins that do not drive the same kind of BUFFER load. Routing from the
   different buffer types will not be phase aligned. 
DRC detected 0 errors and 11 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc6vlx240tff1156-1 -lp /home/eugene/homogeneous_port/src/hardware/  -msg __xps/ise/xmsgprops.lst   system.mss
libgen
Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc6vlx240tff1156-1 -lp
/home/eugene/homogeneous_port/src/hardware/ -msg __xps/ise/xmsgprops.lst
system.mss 

Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>
Release 12.3 - psf2Edward EDK_MS3.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/acecf/data/acecf.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/acecf/data/acecf.acd>
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/hvm_core_v1_00
   _a/data/hvm_core_v2_1_0.mpd line 7  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "ARCH_SUPPORT" in
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/util_intr_spli
   t_v1_00_a/data/util_intr_split_v2_1_0.mpd line 26  is deprecated. Please use
   Option ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/util_intr_spli
   t_v1_00_a/data/util_intr_split_v2_1_0.mpd line 28  is deprecated. Please use
   Option ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/eugene/homogeneous_port/src/hardware/XilinxProcessorIP/pcores/opb_ac97_
   v1_00_a/data/opb_ac97_v2_1_0.mpd line 18  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/eugene/homogeneous_port/src/hardware/XilinxProcessorIP/pcores/opb_ac97_
   v2_00_a/data/opb_ac97_v2_1_0.mpd line 18  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 

Checking platform configuration ...
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 70 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 77 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:instr_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 109 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb1_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 138 - 2 master(s) : 2 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 146 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 153 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:main_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 353 - 5 master(s) : 10 slave(s)
IPNAME:plb_v46 INSTANCE:core_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 412 - 4 master(s) : 6 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_1_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_1_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_1_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_1_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_1_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_1_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data/m
   dm_v2_1_0.mpd line 231 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data/m
   dm_v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data/m
   dm_v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data/m
   dm_v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data/m
   dm_v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data/m
   dm_v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data/m
   dm_v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data/m
   dm_v2_1_0.mpd line 230 - floating connection!
WARNING:EDK:2099 - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/syst
   em.mhs line 502 - floating connection!
WARNING:EDK:2099 - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/syst
   em.mhs line 504 - floating connection!
WARNING:EDK:2099 - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/syst
   em.mhs line 520 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mhard-float -mno-xl-soft-div
-mcpu=v8.00.a  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mhard-float -mno-xl-soft-div
-mcpu=v8.00.a  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling standalone
Compiling mpmc
Compiling uartlite
Compiling dmacentral
Compiling intc
Compiling tmrctr
Compiling cpu
Running execs_generate.

-- Generating libraries for processor: microblaze_1 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mhard-float -mno-xl-soft-div
-mcpu=v8.00.a  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mhard-float -mno-xl-soft-div
-mcpu=v8.00.a  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling standalone
Compiling mpmc
Compiling uartlite
Compiling tmrctr
Compiling cpu
Running execs_generate.
mb-gcc -O2 CoreTest.c  -o CoreTest/executable.elf \
	    -mno-xl-soft-mul -mhard-float -mxl-barrel-shift -mno-xl-soft-div -mcpu=v8.00.a   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size CoreTest/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5078	    356	   1064	   6498	   1962	CoreTest/executable.elf

mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT1/executable.elf \
	    -mno-xl-soft-mul -mhard-float -mxl-barrel-shift -mno-xl-soft-div -mcpu=v8.00.a   -g    -I./microblaze_1/include/  -Imy_sw/  -L./microblaze_1/lib/  \
	  
my_sw/hw_thread.c: In function ‘main’:
my_sw/hw_thread.c:28: warning: ‘microblaze_init_icache_range’ is deprecated (declared at ./microblaze_1/include/mb_interface.h:58)
mb-size MB_HWT1/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2126	    296	   1064	   3486	    d9e	MB_HWT1/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6vlx240tff1156-1 system.mhs -lp /home/eugene/homogeneous_port/src/hardware/  -pe microblaze_0 CoreTest/executable.elf  -pe microblaze_1 MB_HWT1/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value
   to virtex6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value
   to DDR3_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_USE_MIG_V6_PHY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS
   value to 37500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX
   value to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value
   to 50625
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD
   value to 13130
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value
   to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value
   to 13130
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD
   value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC
   value to 110000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI
   value to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD
   value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR
   value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A
   value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 533.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B
   value to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH
   value to 4

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x11000000-0x1103ffff) thread_manager	main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff) cond_vars	main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff) scheduler	main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff) sync_manager	main_bus->main_core_bridge->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	main_bus->main_core_bridge->core_bus
  (0x10000000-0x17ffffff) main_core_bridge	main_bus
  (0x50000000-0x50007fff) xps_intc_0	main_bus
  (0x80200000-0x8020ffff) xps_central_dma_0	main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	main_bus
  (0x84400000-0x8440ffff) mdm_0	main_bus
  (0x84800000-0x8480ffff) plb_hthread_reset_core_0	main_bus
  (0x86220000-0x8622ffff) main_core_bridge	main_bus
  (0x86240000-0x8624ffff) main_core_bridge	main_bus
  (0x86240000-0x8624ffff) core_main_bridge	main_bus->main_core_bridge->core_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	main_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	microblaze_0_IXCL
  (0xb0000000-0xb0001fff) extra_bram_cntlr	main_bus
  (0xb0020000-0xb002ffff) xps_timer_0	main_bus
  (0xb0200000-0xb020ffff) main_instr_bridge	main_bus
  (0xd0000000-0xd000ffff) iplb_cntlr_1	main_bus->main_instr_bridge->instr_bus
  (0xd0000000-0xd00fffff) main_instr_bridge	main_bus
Address Map for Processor microblaze_1
  (0000000000-0x0000ffff) dlmb_cntlr_1	dlmb_1
  (0000000000-0x0000ffff) ilmb_cntlr_1	ilmb_1
  (0x11000000-0x1103ffff)
thread_manager	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff)
cond_vars	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x10000000-0x17ffffff) mb1_main_bridge	mb1_bus
  (0x10000000-0x17ffffff) main_core_bridge	mb1_bus->mb1_main_bridge->main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	mb1_bus->mb1_main_bridge->main_bus
  (0x84400000-0x8440ffff) mdm_0	mb1_bus->mb1_main_bridge->main_bus
  (0x84800000-0x8480ffff)
plb_hthread_reset_core_0	mb1_bus->mb1_main_bridge->main_bus
  (0x84000000-0x84ffffff) mb1_main_bridge	mb1_bus
  (0x86200000-0x8620ffff) mb1_main_bridge	mb1_bus
  (0xa0000000-0xafffffff) mb1_main_bridge	mb1_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	mb1_bus->mb1_main_bridge->main_bus
  (0xb0000000-0xb0001fff) extra_bram_cntlr	mb1_bus->mb1_main_bridge->main_bus
  (0xb0020000-0xb002ffff) xps_timer_0	mb1_bus->mb1_main_bridge->main_bus
  (0xb0000000-0xb00fffff) mb1_main_bridge	mb1_bus
  (0xc0000000-0xc000ffff) dplb_cntlr_1	mb1_bus
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 357 - tool is overriding PARAMETER C_SPLB0_P2P value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 188 - tool is overriding PARAMETER
   C_DPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 192 - tool is overriding PARAMETER
   C_IPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x4000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb1_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb1_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb1_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb1_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:iplb_cntlr_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:ilmb_bram_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:dlmb_bram_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   01_a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   01_a/data/xps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   01_a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 356 - tool is overriding PARAMETER C_SPLB0_MID_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:extra_bram_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:extra_bram_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:extra_bram_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:extra_bram_block -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 5
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb1_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb1_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_instr_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_instr_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_instr_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 70 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 72 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 30 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 31 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 40 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:core_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:core_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 30 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 39 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 33 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 34 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 35 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 44 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_thread_man
   ager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_thread_man
   ager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_thread_man
   ager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0
   -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthread_re
   set_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 27 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0
   -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthread_re
   set_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 28 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthreads_t
   imer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthreads_t
   imer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthreads_t
   imer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 30 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_
   a/data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_
   a/data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -p xc6vlx240tff1156-1 -bt
implementation/system.bit  -bd CoreTest/executable.elf tag microblaze_0  -bd
MB_HWT1/executable.elf tag microblaze_1  -o b implementation/download.bit 
Memory Initialization completed successfully.

Done!
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Wed Jul 27 18:25:08 2011
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vlx240tff1156-1 -lang vhdl -lp /home/eugene/homogeneous_port/src/hardware/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.3 - platgen Xilinx EDK 12.3 Build EDK_MS3.70d
 (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -lp
/home/eugene/homogeneous_port/src/hardware/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value
   to virtex6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value
   to DDR3_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_USE_MIG_V6_PHY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS
   value to 37500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX
   value to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value
   to 50625
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD
   value to 13130
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value
   to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value
   to 13130
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD
   value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC
   value to 110000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI
   value to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD
   value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR
   value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A
   value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 533.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B
   value to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH
   value to 4

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x11000000-0x1103ffff) thread_manager	main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff) cond_vars	main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff) scheduler	main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff) sync_manager	main_bus->main_core_bridge->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	main_bus->main_core_bridge->core_bus
  (0x10000000-0x17ffffff) main_core_bridge	main_bus
  (0x50000000-0x50007fff) xps_intc_0	main_bus
  (0x80200000-0x8020ffff) xps_central_dma_0	main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	main_bus
  (0x84400000-0x8440ffff) mdm_0	main_bus
  (0x84800000-0x8480ffff) plb_hthread_reset_core_0	main_bus
  (0x86220000-0x8622ffff) main_core_bridge	main_bus
  (0x86240000-0x8624ffff) main_core_bridge	main_bus
  (0x86240000-0x8624ffff) core_main_bridge	main_bus->main_core_bridge->core_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	main_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	microblaze_0_IXCL
  (0xb0000000-0xb0001fff) extra_bram_cntlr	main_bus
  (0xb0020000-0xb002ffff) xps_timer_0	main_bus
  (0xb0200000-0xb020ffff) main_instr_bridge	main_bus
  (0xb0210000-0xb021ffff) main_mb1_bridge	main_bus
  (0xc0000000-0xc000ffff) dplb_cntlr_1	main_bus->main_mb1_bridge->mb1_bus
  (0xc0000000-0xc00fffff) main_mb1_bridge	main_bus
  (0xd0000000-0xd000ffff) iplb_cntlr_1	main_bus->main_instr_bridge->instr_bus
  (0xd0000000-0xd00fffff) main_instr_bridge	main_bus
Address Map for Processor microblaze_1
  (0000000000-0x0000ffff) dlmb_cntlr_1	dlmb_1
  (0000000000-0x0000ffff) ilmb_cntlr_1	ilmb_1
  (0x11000000-0x1103ffff)
thread_manager	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff)
cond_vars	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x10000000-0x17ffffff) mb1_main_bridge	mb1_bus
  (0x10000000-0x17ffffff) main_core_bridge	mb1_bus->mb1_main_bridge->main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	mb1_bus->mb1_main_bridge->main_bus
  (0x84400000-0x8440ffff) mdm_0	mb1_bus->mb1_main_bridge->main_bus
  (0x84800000-0x8480ffff)
plb_hthread_reset_core_0	mb1_bus->mb1_main_bridge->main_bus
  (0x84000000-0x84ffffff) mb1_main_bridge	mb1_bus
  (0x86200000-0x8620ffff) mb1_main_bridge	mb1_bus
  (0xa0000000-0xafffffff) mb1_main_bridge	mb1_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	mb1_bus->mb1_main_bridge->main_bus
  (0xb0000000-0xb0001fff) extra_bram_cntlr	mb1_bus->mb1_main_bridge->main_bus
  (0xb0020000-0xb002ffff) xps_timer_0	mb1_bus->mb1_main_bridge->main_bus
  (0xb0000000-0xb00fffff) mb1_main_bridge	mb1_bus
  (0xc0000000-0xc000ffff) dplb_cntlr_1	mb1_bus
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 357 - tool is overriding PARAMETER C_SPLB0_P2P value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 188 - tool is overriding PARAMETER
   C_DPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 192 - tool is overriding PARAMETER
   C_IPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x4000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb1_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb1_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb1_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:iplb_cntlr_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:ilmb_bram_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:dlmb_bram_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   01_a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   01_a/data/xps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   01_a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 356 - tool is overriding PARAMETER C_SPLB0_MID_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:extra_bram_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:extra_bram_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:extra_bram_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:extra_bram_block -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 5
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb1_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb1_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb1_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_instr_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_instr_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_instr_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb1_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb1_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb1_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 70 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 72 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 30 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 31 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 40 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:core_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:core_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 30 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 39 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 33 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 34 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 35 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 44 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_thread_man
   ager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_thread_man
   ager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_thread_man
   ager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0
   -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthread_re
   set_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 27 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0
   -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthread_re
   set_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 28 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthreads_t
   imer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthreads_t
   imer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthreads_t
   imer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 30 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_
   a/data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_
   a/data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

Checking platform address map ...

Checking platform configuration ...
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 70 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 77 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:instr_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 109 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb1_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 138 - 3 master(s) : 2 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 146 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 153 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:main_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 353 - 5 master(s) : 11 slave(s)
IPNAME:plb_v46 INSTANCE:core_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 424 - 4 master(s) : 6 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_1_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_1_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_1_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_1_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_1_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_1_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 231 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 230 - floating connection!
WARNING:EDK:2099 - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/syst
   em.mhs line 514 - floating connection!
WARNING:EDK:2099 - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/syst
   em.mhs line 516 - floating connection!
WARNING:EDK:2099 - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/syst
   em.mhs line 532 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 15
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 334 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 288 - tcl is overriding PARAMETER C_MEM_CAS_LATENCY
   value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE
   value to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value
   to IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 756 - tcl is overriding PARAMETER C_NCK_PER_CLK value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 757 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 759 - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 769 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 770 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 771 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 772 - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 774 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX
   value to 17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 775 - tcl is overriding PARAMETER
   C_CTRL_DFI_RAS_N_0_INDEX value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 776 - tcl is overriding PARAMETER
   C_CTRL_DFI_CAS_N_0_INDEX value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 777 - tcl is overriding PARAMETER
   C_CTRL_DFI_WE_N_0_INDEX value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 778 - tcl is overriding PARAMETER
   C_CTRL_DFI_RAS_N_1_INDEX value to 20
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 779 - tcl is overriding PARAMETER
   C_CTRL_DFI_CAS_N_1_INDEX value to 21
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 780 - tcl is overriding PARAMETER
   C_CTRL_DFI_WE_N_1_INDEX value to 22
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 781 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_POP_INDEX value to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 782 - tcl is overriding PARAMETER
   C_CTRL_DFI_WRDATA_EN_INDEX value to 18
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 783 - tcl is overriding PARAMETER
   C_CTRL_DFI_RDDATA_EN_INDEX value to 19
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 784 - tcl is overriding PARAMETER
   C_CTRL_AP_OTF_ADDR12_INDEX value to 23
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 786 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 790 - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 791 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 793 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 794 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 796 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 803 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 807 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 808 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 809 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 810 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 812 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 813 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 814 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 815 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 816 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 817 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 818 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 831 - tcl is overriding PARAMETER C_SKIP_1_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 832 - tcl is overriding PARAMETER C_SKIP_2_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 833 - tcl is overriding PARAMETER C_SKIP_3_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 834 - tcl is overriding PARAMETER C_SKIP_4_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 835 - tcl is overriding PARAMETER C_SKIP_5_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 836 - tcl is overriding PARAMETER C_SKIP_6_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 837 - tcl is overriding PARAMETER C_SKIP_7_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 841 - tcl is overriding PARAMETER C_ZQCS_REPEAT_CNT
   value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0
   value to 0x00f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL1
   value to 0x010
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1
   value to 0x01b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL2
   value to 0x01c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2
   value to 0x02b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL3
   value to 0x02c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3
   value to 0x037
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL4
   value to 0x038
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4
   value to 0x047
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL5
   value to 0x048
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5
   value to 0x053
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL6
   value to 0x054
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6
   value to 0x063
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL7
   value to 0x064
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7
   value to 0x06f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL8
   value to 0x070
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8
   value to 0x081
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL9
   value to 0x082
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9
   value to 0x08e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL10
   value to 0x08f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10
   value to 0x0a4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL11
   value to 0x0a5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11
   value to 0x0b5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 866 - tcl is overriding PARAMETER C_BASEADDR_CTRL12
   value to 0x0b6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 867 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12
   value to 0x0d3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 868 - tcl is overriding PARAMETER C_BASEADDR_CTRL13
   value to 0x0d4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 869 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13
   value to 0x0ec
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 870 - tcl is overriding PARAMETER C_BASEADDR_CTRL14
   value to 0x0ed
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 871 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14
   value to 0x106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 872 - tcl is overriding PARAMETER C_BASEADDR_CTRL15
   value to 0x107
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 873 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15
   value to 0x107
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 874 - tcl is overriding PARAMETER C_BASEADDR_CTRL16
   value to 0x108
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 875 - tcl is overriding PARAMETER C_HIGHADDR_CTRL16
   value to 0x110
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 905 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_22
   value to 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC0070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 906 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_21
   value to 0x0070001C0070001C0070001C0070001C0070001D0070001C0072001C0070000C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 907 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_20
   value to 0x0070001C0070001C0070001C0070001C0070001C0070001C0070001D0070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 908 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1F
   value to 0x0070001C0070001C0070001C0070001C0070001C0070001C0070001C0070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 909 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1E
   value to 0x0070001C0070001C0070001C0070001C0070001C0070001C0070001C0040001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 910 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1D
   value to 0x0070001C0070001C007040080070001C0070001C0070001C0070001C0020401C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 911 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1C
   value to 0x0078001D00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 912 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B
   value to 0x0078001C00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 913 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A
   value to 0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19
   value to 0x0070001E0070001F0070001E0070001E0070001E0070201E0074001E0094201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18
   value to 0x0074011E0094211E0074011E0094211E0074011E0094211E0074011E0094211E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17
   value to 0x0074011E0094211E0074011E0094211E0074011E0094211E0070111E0070011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16
   value to 0x0070801A0070001E0070001C0070001C0070001C0070001C0020401C0078001D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15
   value to 0x00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C0070101C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14
   value to 0x0070001C007080180070001C0070001E0070001E0070001E0070400A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13
   value to 0x0070001F0070001E0070001E0070001E0070201E0074001E0094201E0074011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12
   value to 0x0094211E0074011E0094211E0074011E0094211E0070111E0070011E0070801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11
   value to 0x0070001E0070001C0070001C0070001C0070001C0020401C0078001D00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10
   value to 0x0078001C00D8201C0070101C0070001C007080180070001C0070001E0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F
   value to 0x0070001E0070400A0070001E0070001F0070001E0070001E0070001E0070201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E
   value to 0x0074001E0094201E0074011E0094211E0070111E0070011E0070801A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D
   value to 0x0070001C0070001C0070001C0020401C0070001C0070001D0078001C00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C
   value to 0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B
   value to 0x0070001E0070001F0070001E0070001E0070001E0070201E0074001E0094201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A
   value to 0x0070111E0070011E0070801A0070001E0070001C0070001C0070001C0020401C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 930 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09
   value to 0x0070001C0070001D0070001C0058201C0070101C0070001C007080180070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 931 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08
   value to 0x0070001E0070001E0070001E0070400A0070001E0070001F0070001E0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 932 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07
   value to 0x0070001E0070001E0070201E0014201E0070101E0070011E0070801A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 933 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06
   value to 0x0070001C0070001C0070001C0020401C0070001C0070001D0070001C0058201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 934 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05
   value to 0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04
   value to 0x0070001E0070001F0070001E0070001E0070001E0070001E0070001E0014201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03
   value to 0x0070101E0070011E0070801A0070001E0070001C0070001C0070001C0020401C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02
   value to 0x0070001C0070001D0070001C0058201C0070101C0070001C007080180070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01
   value to 0x0070001E0070001E0070001E0070400A0070001E0070001F0070001E0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 939 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00
   value to 0x0070001E0070001E0070001E0014201E0070101E0070011E0070801A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 945 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 946 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 947 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 948 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 3
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111111

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_1 core has constraints automatically generated by XPS in
implementation/microblaze_1_wrapper/microblaze_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb_1 core has constraints automatically generated by XPS in
implementation/ilmb_1_wrapper/ilmb_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb_1 core has constraints automatically generated by XPS in
implementation/dlmb_1_wrapper/dlmb_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR3_SDRAM core has constraints automatically generated by XPS in
implementation/ddr3_sdram_wrapper/ddr3_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 43 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 70 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 77 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 84 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 93 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 102 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:instr_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 109 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 146 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 153 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 160 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 179 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:iplb_cntlr_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 188 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:ilmb_bram_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 198 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:dlmb_bram_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 205 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 213 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr3_sdram -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 227 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:extra_bram_cntlr -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 275 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:extra_bram_block -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 285 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 327 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 340 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:main_instr_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 379 - Copying cache implementation netlist
IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 403 - Copying cache implementation netlist
IPNAME:plb_cond_vars INSTANCE:cond_vars -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 413 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:core_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 424 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 432 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 446 - Copying cache implementation netlist
IPNAME:plb_scheduler INSTANCE:scheduler -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 460 - Copying cache implementation netlist
IPNAME:plb_sync_manager INSTANCE:sync_manager -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 486 - Copying cache implementation netlist
IPNAME:plb_thread_manager INSTANCE:thread_manager -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 501 - Copying cache implementation netlist
IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 526 - Copying cache implementation netlist
IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 543 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 551 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 560 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 102 - elaborating IP
IPNAME:bram_block INSTANCE:ilmb_bram_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 198 - elaborating IP
IPNAME:bram_block INSTANCE:dlmb_bram_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 205 - elaborating IP
IPNAME:bram_block INSTANCE:extra_bram_block -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 285 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 291 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 2.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 118 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb1_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 138 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dplb_cntlr_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 291 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:main_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 353 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb1_main_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 361 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:main_mb1_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 391 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:cond_vars -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 413 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:scheduler -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 460 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:sync_manager -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 486 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thread_manager -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 501 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plb_hthread_reset_core_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 526 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plb_hthreads_timer_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 543 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:microblaze_1_wrapper INSTANCE:microblaze_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 118 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc microblaze_1_wrapper.ucf -sd ..
microblaze_1_wrapper.ngc ../microblaze_1_wrapper.ngc

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/microblaze_1_wrapper/microblaze_1_wrapper.ngc" ...

Applying constraints in "microblaze_1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../microblaze_1_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 291 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 495.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
Release 12.3 - ngcbuild M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/data/ngcflow.csf>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/synthe
sis/system.ngc" ...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/instr_bus_wrapper.ngc"...
Loading design module "../implementation/microblaze_1_wrapper.ngc"...
Loading design module "../implementation/mb1_bus_wrapper.ngc"...
Loading design module "../implementation/ilmb_1_wrapper.ngc"...
Loading design module "../implementation/dlmb_1_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_1_wrapper.ngc"...
Loading design module "../implementation/dplb_cntlr_1_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_1_wrapper.ngc"...
Loading design module "../implementation/iplb_cntlr_1_wrapper.ngc"...
Loading design module "../implementation/ddr3_sdram_wrapper.ngc"...
Loading design module "../implementation/extra_bram_cntlr_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/main_bus_wrapper.ngc"...
Loading design module "../implementation/mb1_main_bridge_wrapper.ngc"...
Loading design module "../implementation/main_instr_bridge_wrapper.ngc"...
Loading design module "../implementation/main_mb1_bridge_wrapper.ngc"...
Loading design module "../implementation/xps_central_dma_0_wrapper.ngc"...
Loading design module "../implementation/cond_vars_wrapper.ngc"...
Loading design module "../implementation/core_bus_wrapper.ngc"...
Loading design module "../implementation/main_core_bridge_wrapper.ngc"...
Loading design module "../implementation/core_main_bridge_wrapper.ngc"...
Loading design module "../implementation/scheduler_wrapper.ngc"...
Loading design module "../implementation/sync_manager_wrapper.ngc"...
Loading design module "../implementation/thread_manager_wrapper.ngc"...
Loading design module
"../implementation/plb_hthread_reset_core_0_wrapper.ngc"...
Loading design module "../implementation/plb_hthreads_timer_0_wrapper.ngc"...
Loading design module "../implementation/xps_timer_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/dlmb_bram_1_wrapper.ngc"...
Loading design module "../implementation/ilmb_bram_1_wrapper.ngc"...
Loading design module "../implementation/extra_bram_block_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  19 sec
Total CPU time to NGCBUILD completion:   15 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc
Release 12.3 - Xflow M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Using Flow File:
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/impleme
ntation/fpga.flw 
Using Option File(s): 
 /home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.3 - ngdbuild M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/impleme
ntation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clk_400_0000MHzMMCM0_nobuf_varphase = PERIOD
   "clk_400_0000MHzMMCM0_nobuf_varphase" TS_sys_clk_pin * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'dplb_cntlr_1/dplb_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT
   _CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'iplb_cntlr_1/iplb_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT
   _CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'extra_bram_cntlr/extra_bram_cntlr/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH
   /I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[4].GEN_USER_CE.GEN_ALL_CEs[19].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_M
   ODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_M
   ODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb1_main_bridge/mb1_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FA
   ST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FA
   ST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_instr_bridge/main_instr_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERR
   OR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODER/
   GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_M
   ODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_M
   ODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_mb1_bridge/main_mb1_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST
   _MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST
   _MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST
   _MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST
   _MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:452 - logical net 'N55' has no driver
WARNING:NgdBuild:452 - logical net 'N56' has no driver
WARNING:NgdBuild:452 - logical net 'N57' has no driver
WARNING:NgdBuild:452 - logical net 'N58' has no driver
WARNING:NgdBuild:452 - logical net 'N59' has no driver
WARNING:NgdBuild:452 - logical net 'N60' has no driver
WARNING:NgdBuild:452 - logical net 'N61' has no driver
WARNING:NgdBuild:452 - logical net 'N62' has no driver
WARNING:NgdBuild:452 - logical net 'N63' has no driver
WARNING:NgdBuild:452 - logical net 'N64' has no driver
WARNING:NgdBuild:452 - logical net 'N65' has no driver
WARNING:NgdBuild:452 - logical net 'N66' has no driver
WARNING:NgdBuild:452 - logical net 'N67' has no driver
WARNING:NgdBuild:452 - logical net 'N68' has no driver
WARNING:NgdBuild:452 - logical net 'N69' has no driver
WARNING:NgdBuild:452 - logical net 'N70' has no driver
WARNING:NgdBuild:452 - logical net 'N71' has no driver
WARNING:NgdBuild:452 - logical net 'N72' has no driver
WARNING:NgdBuild:452 - logical net 'N73' has no driver
WARNING:NgdBuild:452 - logical net 'N74' has no driver
WARNING:NgdBuild:452 - logical net 'N75' has no driver
WARNING:NgdBuild:452 - logical net 'N76' has no driver
WARNING:NgdBuild:452 - logical net 'N77' has no driver
WARNING:NgdBuild:452 - logical net 'N78' has no driver
WARNING:NgdBuild:452 - logical net 'N79' has no driver
WARNING:NgdBuild:452 - logical net 'N80' has no driver
WARNING:NgdBuild:452 - logical net 'N81' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 402

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  12 sec
Total CPU time to NGDBUILD completion:   52 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.3 - Map M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vlx240tff1156-1".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2574 - The F7 multiplexer symbol
   "main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/Mcount_GEN
   _FAST_MODE_BURSTXFER.data_cycle_cnt_vect_xor<4>1_f7" and its I1 input driver
   "main_mb1_bridge/main_mb1_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/Mmux_GEN_F
   AST_MODE_BURSTXFER.be_burst_size21" were implemented suboptimally in the same
   slice component. The function generator could not be placed directly driving
   the F7 multiplexer. The design will exhibit suboptimal timing.
WARNING:Pack:2574 - The F7 multiplexer symbol
   "main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/Mcount
   _GEN_FAST_MODE_BURSTXFER.data_cycle_cnt_vect_xor<4>1_f7" and its I1 input
   driver
   "main_instr_bridge/main_instr_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/Mmux_G
   EN_FAST_MODE_BURSTXFER.be_burst_size21" were implemented suboptimally in the
   same slice component. The function generator could not be placed directly
   driving the F7 multiplexer. The design will exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 mins 37 secs 
Total CPU  time at the beginning of Placer: 2 mins 49 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:dbc29f95) REAL time: 4 mins 19 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:dbc29f95) REAL time: 4 mins 24 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9fc103d3) REAL time: 4 mins 24 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:9fc103d3) REAL time: 4 mins 24 secs 

Phase 5.2  Initial Placement for Architecture Specific Features

.....


There are 12 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   4 BUFRs available, 1 in use            |   2 BUFRs available, 1 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 1 in use    |   4 center BUFIOs available, 3 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y3>
  key resource utilizations (used/available): edge-bufios - 0/4; center-bufios - 1/4; bufrs - 1/4; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |    8   |    0   |   210 |     8 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X1Y3>
  key resource utilizations (used/available): edge-bufios - 0/0; center-bufios - 3/4; bufrs - 1/2; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 108  |  0  |  0 |   40   |   40   | 24000 |  9760 | 14240 |  64  |   0  |  0  |   1  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |   25   |    0   |   641 |    25 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 12  (6 clock spines in each)
# Number of Regional Clock Networks used in this design: 7 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" driven by "BUFIODQS_X1Y12"
INST
"DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[3].u_bufio_cpt"
LOC = "BUFIODQS_X1Y12" ;
NET "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" RANGE = CLOCKREGION_X0Y3;


# IO-Clock "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" driven by "BUFIODQS_X2Y15"
INST
"DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[2].u_bufio_cpt"
LOC = "BUFIODQS_X2Y15" ;
NET "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" RANGE = CLOCKREGION_X1Y3;


# IO-Clock "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" driven by "BUFIODQS_X2Y12"
INST
"DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_bufio_cpt"
LOC = "BUFIODQS_X2Y12" ;
NET "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" RANGE = CLOCKREGION_X1Y3;


# IO-Clock "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" driven by "BUFIODQS_X2Y14"
INST
"DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[1].u_bufio_cpt"
LOC = "BUFIODQS_X2Y14" ;
NET "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" RANGE = CLOCKREGION_X1Y3;


# Regional-Clock "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" driven by "BUFR_X2Y6"
INST
"DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync"
LOC = "BUFR_X2Y6" ;
NET "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" RANGE =
CLOCKREGION_X1Y3, CLOCKREGION_X1Y4, CLOCKREGION_X1Y2;


# Regional-Clock "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" driven by "BUFR_X1Y6"
INST
"DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_loop_col1.u_bufr_rsync"
LOC = "BUFR_X1Y6" ;
NET "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" RANGE =
CLOCKREGION_X0Y3, CLOCKREGION_X0Y4, CLOCKREGION_X0Y2;


Phase 5.2  Initial Placement for Architecture Specific Features (Checksum:baa4a20a) REAL time: 5 mins 40 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:baa4a20a) REAL time: 5 mins 40 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:baa4a20a) REAL time: 5 mins 40 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:baa4a20a) REAL time: 5 mins 42 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:baa4a20a) REAL time: 5 mins 43 secs 

Phase 10.8  Global Placement
.......................................................................................................................................................................................................................
...................................................................................................................................................................................................................
......................................
Phase 10.8  Global Placement (Checksum:b6c9a4e6) REAL time: 9 mins 14 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:b6c9a4e6) REAL time: 9 mins 18 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:7c2bd5e0) REAL time: 9 mins 56 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:7c2bd5e0) REAL time: 9 mins 57 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:a2e37292) REAL time: 9 mins 59 secs 

Total REAL time to Placer completion: 10 mins 5 secs 
Total CPU  time to Placer completion: 7 mins 47 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   15
Slice Logic Utilization:
  Number of Slice Registers:                14,767 out of 301,440    4%
    Number used as Flip Flops:              14,761
    Number used as Latches:                      2
    Number used as Latch-thrus:                  4
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                     17,508 out of 150,720   11%
    Number used as logic:                   15,325 out of 150,720   10%
      Number using O6 output only:          11,356
      Number using O5 output only:             485
      Number using O5 and O6:                3,484
      Number used as ROM:                        0
    Number used as Memory:                   1,170 out of  58,400    2%
      Number used as Dual Port RAM:            294
        Number using O6 output only:             6
        Number using O5 output only:             0
        Number using O5 and O6:                288
      Number used as Single Port RAM:            0
      Number used as Shift Register:           876
        Number using O6 output only:           870
        Number using O5 output only:             2
        Number using O5 and O6:                  4
    Number used exclusively as route-thrus:  1,013
      Number with same-slice register load:    957
      Number with same-slice carry load:        49
      Number with other load:                    7

Slice Logic Distribution:
  Number of occupied Slices:                 5,755 out of  37,680   15%
  Number of LUT Flip Flop pairs used:       19,495
    Number with an unused Flip Flop:         6,854 out of  19,495   35%
    Number with an unused LUT:               1,987 out of  19,495   10%
    Number of fully used LUT-FF pairs:      10,654 out of  19,495   54%
    Number of unique control sets:             942
    Number of slice register sites lost
      to control set restrictions:           3,903 out of 301,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     600   12%
    Number of LOCed IOBs:                       74 out of      74  100%
    IOB Flip Flops:                              3
    IOB Master Pads:                             5
    IOB Slave Pads:                              5

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 59 out of     416   14%
    Number using RAMB36E1 only:                 59
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  4 out of     832    1%
    Number using RAMB18E1 only:                  4
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                34 out of     720    4%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                  33
  Number of OLOGICE1/OSERDESE1s:                75 out of     720   10%
    Number used as OLOGICE1s:                    2
    Number used as OSERDESE1s:                  73
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFOs:                               0 out of      36    0%
  Number of BUFIODQSs:                           4 out of      72    5%
  Number of BUFRs:                               2 out of      36    5%
    Number of LOCed BUFRs:                       2 out of       2  100%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                           10 out of     768    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       0 out of      12    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         2 out of      18   11%
  Number of IODELAYE1s:                         46 out of     720    6%
    Number of LOCed IODELAYE1s:                  6 out of      46   13%
  Number of MMCM_ADVs:                           1 out of      12    8%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

Average Fanout of Non-Clock Nets:                3.94

Peak Memory Usage:  1495 MB
Total REAL time to MAP completion:  10 mins 47 secs 
Total CPU time to MAP completion:   8 mins 22 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.3 - par M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/latest/ISE_DS/ISE/data/parBmgr.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/12.3/ISE_DS/ISE/:/opt/Xilinx/latest/ISE_DS/EDK:/opt/Xilinx/latest/ISE_DS/ISE.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.09 2010-09-15".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                14,767 out of 301,440    4%
    Number used as Flip Flops:              14,761
    Number used as Latches:                      2
    Number used as Latch-thrus:                  4
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                     17,508 out of 150,720   11%
    Number used as logic:                   15,325 out of 150,720   10%
      Number using O6 output only:          11,356
      Number using O5 output only:             485
      Number using O5 and O6:                3,484
      Number used as ROM:                        0
    Number used as Memory:                   1,170 out of  58,400    2%
      Number used as Dual Port RAM:            294
        Number using O6 output only:             6
        Number using O5 output only:             0
        Number using O5 and O6:                288
      Number used as Single Port RAM:            0
      Number used as Shift Register:           876
        Number using O6 output only:           870
        Number using O5 output only:             2
        Number using O5 and O6:                  4
    Number used exclusively as route-thrus:  1,013
      Number with same-slice register load:    957
      Number with same-slice carry load:        49
      Number with other load:                    7

Slice Logic Distribution:
  Number of occupied Slices:                 5,755 out of  37,680   15%
  Number of LUT Flip Flop pairs used:       19,495
    Number with an unused Flip Flop:         6,854 out of  19,495   35%
    Number with an unused LUT:               1,987 out of  19,495   10%
    Number of fully used LUT-FF pairs:      10,654 out of  19,495   54%
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     600   12%
    Number of LOCed IOBs:                       74 out of      74  100%
    IOB Flip Flops:                              3
    IOB Master Pads:                             5
    IOB Slave Pads:                              5

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 59 out of     416   14%
    Number using RAMB36E1 only:                 59
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  4 out of     832    1%
    Number using RAMB18E1 only:                  4
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                34 out of     720    4%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                  33
  Number of OLOGICE1/OSERDESE1s:                75 out of     720   10%
    Number used as OLOGICE1s:                    2
    Number used as OSERDESE1s:                  73
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           4 out of      72    5%
  Number of BUFRs:                               2 out of      36    5%
    Number of LOCed BUFRs:                       2 out of       2  100%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                           10 out of     768    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       0 out of      12    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         2 out of      18   11%
  Number of IODELAYE1s:                         46 out of     720    6%
    Number of LOCed IODELAYE1s:                  6 out of      46   13%
  Number of MMCM_ADVs:                           1 out of      12    8%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 1 mins 15 secs 
Finished initial Timing Analysis.  REAL time: 1 mins 16 secs 

WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/u_iobuf_dqs/OB has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[1].u_phy_dqs_iob/u_iobuf_dqs/OB has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_iobuf_dqs/OB has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_iobuf_dqs/OB has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dplb_port_1_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dplb_port_1_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iplb_port_1_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iplb_port_1_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal extra_bram_cntlr_PORTB_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal extra_bram_cntlr_PORTB_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 122398 unrouted;      REAL time: 1 mins 29 secs 

Phase  2  : 100268 unrouted;      REAL time: 1 mins 53 secs 

Phase  3  : 38533 unrouted;      REAL time: 3 mins 56 secs 

Phase  4  : 38533 unrouted; (Setup:0, Hold:17275, Component Switching Limit:0)     REAL time: 4 mins 17 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:15692, Component Switching Limit:0)     REAL time: 5 mins 29 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:15692, Component Switching Limit:0)     REAL time: 5 mins 29 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:15692, Component Switching Limit:0)     REAL time: 5 mins 29 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:15692, Component Switching Limit:0)     REAL time: 5 mins 29 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 5 mins 33 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 5 mins 53 secs 
Total REAL time to Router completion: 5 mins 53 secs 
Total CPU time to Router completion: 4 mins 50 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y0| No   | 3963 |  0.313     |  1.893      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v6 |              |      |      |            |             |
|_ddr3_phy.mpmc_phy_i |              |      |      |            |             |
|    f_0/clk_rsync<0> |  Regional Clk|Yes   |  221 |  0.075     |  0.913      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y1| No   | 1095 |  0.363     |  1.951      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v6 |              |      |      |            |             |
|_ddr3_phy.mpmc_phy_i |              |      |      |            |             |
|    f_0/clk_rsync<1> |  Regional Clk|Yes   |   82 |  0.135     |  0.990      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |BUFGCTRL_X0Y31| No   |  111 |  0.172     |  1.766      |
+---------------------+--------------+------+------+------------+-------------+
|clk_400_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y2| No   |  106 |  0.164     |  1.901      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   25 |  3.068     |  3.938      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.532      |
+---------------------+--------------+------+------+------------+-------------+
|          sched_intr |         Local|      |    1 |  0.000     |  1.998      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v6 |              |      |      |            |             |
|_ddr3_phy.mpmc_phy_i |              |      |      |            |             |
|      f_0/clk_cpt<3> |         Local|      |   16 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v6 |              |      |      |            |             |
|_ddr3_phy.mpmc_phy_i |              |      |      |            |             |
|      f_0/clk_cpt<2> |         Local|      |   16 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v6 |              |      |      |            |             |
|_ddr3_phy.mpmc_phy_i |              |      |      |            |             |
|      f_0/clk_cpt<0> |         Local|      |   18 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v6 |              |      |      |            |             |
|_ddr3_phy.mpmc_phy_i |              |      |      |            |             |
|      f_0/clk_cpt<1> |         Local|      |   16 |  0.000     |  1.288      |
+---------------------+--------------+------+------+------------+-------------+
|clk_400_0000MHzMMCM0 |              |      |      |            |             |
|     _nobuf_varphase |         Local|      |    6 |  0.153     |  1.414      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|0_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  0.747      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|0_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.480      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_165_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.131     |  0.495      |
+---------------------+--------------+------+------+------------+-------------+
|         access_intr |         Local|      |    1 |  0.000     |  0.686      |
+---------------------+--------------+------+------+------------+-------------+
|sync_manager/sync_ma |              |      |      |            |             |
|nager/master_logic_i |              |      |      |            |             |
|          /mst_cmplt |         Local|      |    2 |  0.000     |  0.470      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.137ns|     4.863ns|       0|           0
  G_MMCM0_CLKOUT1 = PERIOD TIMEGRP          | HOLD        |     0.000ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT1" TS_sys_clk_pin         HIG |             |            |            |        |            
  H 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_rsync = PERIOD TIMEGRP "TNM_clk_rs | SETUP       |     0.502ns|     4.209ns|       0|           0
  ync" 5 ns HIGH 50% | HOLD        |     0.067ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.690ns|     8.833ns|       0|           0
  G_MMCM0_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.008ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .5 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     1.071ns|     1.429ns|       0|           0
  G_MMCM0_CLKOUT2 = PERIOD TIMEGRP          |             |            |            |        |            
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT2" TS_sys_clk_pin         * 2 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_rsync_rise_to_fall = MAXDELAY FROM | SETUP       |     2.299ns|     2.701ns|       0|           0
   TIMEGRP "TG_clk_rsync_rise" TO         T | HOLD        |     0.246ns|            |       0|           0
  IMEGRP "TG_clk_rsync_fall" 5 ns           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_SEL = MAXDELAY FROM TIMEGR | SETUP       |     5.443ns|     4.557ns|       0|           0
  P "TNM_PHY_INIT_SEL" TO TIMEGRP "FFS"     | HOLD        |     0.169ns|            |       0|           0
       10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzMMCM0_nobuf_varphase =  | N/A         |         N/A|         N/A|     N/A|         N/A
  PERIOD TIMEGRP         "clk_400_0000MHzMM |             |            |            |        |            
  CM0_nobuf_varphase" TS_sys_clk_pin * 2 HI |             |            |            |        |            
  GH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      4.863ns|            0|            0|            0|       988045|
| TS_clk_400_0000MHzMMCM0_nobuf_|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| varphase                      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.863ns|          N/A|            0|            0|        30513|            0|
| erator_0_SIG_MMCM0_CLKOUT1    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      8.833ns|          N/A|            0|            0|       957532|            0|
| erator_0_SIG_MMCM0_CLKOUT0    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_MMCM0_CLKOUT2    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 10 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 6 mins 14 secs 
Total CPU time to PAR completion: 5 mins 8 secs 

Peak Memory Usage:  1281 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 12
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.3 - Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/12.3/ISE_DS/ISE/:/opt/Xilinx/latest/ISE_DS/EDK:/opt/Xilinx/latest/IS
E_DS/ISE.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 12.3 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vlx240t,-1 (PRODUCTION 1.09 2010-09-15, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 993050 paths, 0 nets, and 95571 connections

Design statistics:
   Minimum period:   8.833ns (Maximum frequency: 113.212MHz)
   Maximum path delay from/to any node:   4.557ns


Analysis completed Wed Jul 27 18:57:22 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 1 mins 26 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/latest/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.3 - Bitgen M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/12.3/ISE_DS/ISE/:/opt/Xilinx/latest/ISE_DS/EDK:/opt/Xilinx/latest/IS
E_DS/ISE.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
Opened constraints file system.pcf.

Wed Jul 27 18:57:47 2011


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_0' at 'RAMB36_X3Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_1' at 'RAMB36_X3Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_2' at 'RAMB36_X3Y28' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36e1_3' at 'RAMB36_X3Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'extra_bram_block/extra_bram_block/ramb36e1_0' at 'RAMB36_X1Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'extra_bram_block/extra_bram_block/ramb36e1_1' at 'RAMB36_X1Y28' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_0' at 'RAMB36_X0Y12' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_1' at 'RAMB36_X0Y11' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_2' at 'RAMB36_X0Y13' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_3' at 'RAMB36_X1Y13' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_4' at 'RAMB36_X1Y14' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_5' at 'RAMB36_X0Y15' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_6' at 'RAMB36_X1Y15' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_7' at 'RAMB36_X0Y14' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_8' at 'RAMB36_X0Y16' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_9' at 'RAMB36_X0Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_10' at 'RAMB36_X0Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_11' at 'RAMB36_X1Y18' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_12' at 'RAMB36_X0Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_13' at 'RAMB36_X1Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_14' at 'RAMB36_X1Y16' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_15' at 'RAMB36_X0Y18' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_0' at 'RAMB36_X1Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_1' at 'RAMB36_X1Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_2' at 'RAMB36_X1Y23' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_3' at 'RAMB36_X1Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_4' at 'RAMB36_X0Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_5' at 'RAMB36_X0Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_6' at 'RAMB36_X0Y23' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_7' at 'RAMB36_X0Y22' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_8' at 'RAMB36_X1Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_9' at 'RAMB36_X1Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_10' at 'RAMB36_X0Y21' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_11' at 'RAMB36_X0Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_12' at 'RAMB36_X2Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_13' at 'RAMB36_X1Y21' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_14' at 'RAMB36_X1Y22' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_15' at 'RAMB36_X2Y21' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_0' at 'RAMB36_X1Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_1' at 'RAMB36_X1Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_2' at 'RAMB36_X1Y23' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_3' at 'RAMB36_X1Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_4' at 'RAMB36_X0Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_5' at 'RAMB36_X0Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_6' at 'RAMB36_X0Y23' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_7' at 'RAMB36_X0Y22' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_8' at 'RAMB36_X1Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_9' at 'RAMB36_X1Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_10' at 'RAMB36_X0Y21' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_11' at 'RAMB36_X0Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_12' at 'RAMB36_X2Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_13' at 'RAMB36_X1Y21' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_14' at 'RAMB36_X1Y22' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'ilmb_bram_1/ilmb_bram_1/ramb36e1_15' at 'RAMB36_X2Y21' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_0' at 'RAMB36_X0Y12' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_1' at 'RAMB36_X0Y11' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_2' at 'RAMB36_X0Y13' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_3' at 'RAMB36_X1Y13' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_4' at 'RAMB36_X1Y14' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_5' at 'RAMB36_X0Y15' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_6' at 'RAMB36_X1Y15' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_7' at 'RAMB36_X0Y14' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_8' at 'RAMB36_X0Y16' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_9' at 'RAMB36_X0Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_10' at 'RAMB36_X0Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_11' at 'RAMB36_X1Y18' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_12' at 'RAMB36_X0Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_13' at 'RAMB36_X1Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_14' at 'RAMB36_X1Y16' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'dlmb_bram_1/dlmb_bram_1/ramb36e1_15' at 'RAMB36_X0Y18' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'extra_bram_block/extra_bram_block/ramb36e1_0' at 'RAMB36_X1Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'extra_bram_block/extra_bram_block/ramb36e1_1' at 'RAMB36_X1Y28' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net sched_intr is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net access_intr is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_i
   o/gen_dqs[0].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_i
   o/gen_dqs[1].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_i
   o/gen_dqs[2].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_i
   o/gen_dqs[3].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dplb_port_1_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dplb_port_1_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iplb_port_1_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iplb_port_1_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <extra_bram_cntlr_PORTB_BRAM_Addr<30>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <extra_bram_cntlr_PORTB_BRAM_Addr<31>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2045 - The MMCM_ADV block
   <clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst> has CLKOUT
   pins that do not drive the same kind of BUFFER load. Routing from the
   different buffer types will not be phase aligned. 
DRC detected 0 errors and 13 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc6vlx240tff1156-1 -lp /home/eugene/homogeneous_port/src/hardware/  -msg __xps/ise/xmsgprops.lst   system.mss
libgen
Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc6vlx240tff1156-1 -lp
/home/eugene/homogeneous_port/src/hardware/ -msg __xps/ise/xmsgprops.lst
system.mss 

Release 12.3 - psf2Edward EDK_MS3.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/acecf/data/acecf.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/acecf/data/acecf.acd>
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/hvm_core_v1_00
   _a/data/hvm_core_v2_1_0.mpd line 7  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "ARCH_SUPPORT" in
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/util_intr_spli
   t_v1_00_a/data/util_intr_split_v2_1_0.mpd line 26  is deprecated. Please use
   Option ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/util_intr_spli
   t_v1_00_a/data/util_intr_split_v2_1_0.mpd line 28  is deprecated. Please use
   Option ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/eugene/homogeneous_port/src/hardware/XilinxProcessorIP/pcores/opb_ac97_
   v1_00_a/data/opb_ac97_v2_1_0.mpd line 18  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/eugene/homogeneous_port/src/hardware/XilinxProcessorIP/pcores/opb_ac97_
   v2_00_a/data/opb_ac97_v2_1_0.mpd line 18  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 

Checking platform configuration ...
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 70 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 77 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:instr_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 109 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb1_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 138 - 3 master(s) : 2 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 146 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 153 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:main_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 353 - 5 master(s) : 11 slave(s)
IPNAME:plb_v46 INSTANCE:core_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 424 - 4 master(s) : 6 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_1_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_1_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_1_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_1_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_1_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_1_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data/m
   dm_v2_1_0.mpd line 231 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data/m
   dm_v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data/m
   dm_v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data/m
   dm_v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data/m
   dm_v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data/m
   dm_v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data/m
   dm_v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data/m
   dm_v2_1_0.mpd line 230 - floating connection!
WARNING:EDK:2099 - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/syst
   em.mhs line 514 - floating connection!
WARNING:EDK:2099 - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/syst
   em.mhs line 516 - floating connection!
WARNING:EDK:2099 - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/syst
   em.mhs line 532 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mhard-float -mno-xl-soft-div
-mcpu=v8.00.a  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mhard-float -mno-xl-soft-div
-mcpu=v8.00.a  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling standalone
Compiling mpmc
Compiling uartlite
Compiling dmacentral
Compiling intc
Compiling tmrctr
Compiling cpu
Running execs_generate.

-- Generating libraries for processor: microblaze_1 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mhard-float -mno-xl-soft-div
-mcpu=v8.00.a  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mhard-float -mno-xl-soft-div
-mcpu=v8.00.a  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling standalone
Compiling mpmc
Compiling uartlite
Compiling tmrctr
Compiling cpu
Running execs_generate.
mb-gcc -O2 CoreTest.c  -o CoreTest/executable.elf \
	    -mno-xl-soft-mul -mhard-float -mxl-barrel-shift -mno-xl-soft-div -mcpu=v8.00.a   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size CoreTest/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5078	    356	   1064	   6498	   1962	CoreTest/executable.elf

mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT1/executable.elf \
	    -mno-xl-soft-mul -mhard-float -mxl-barrel-shift -mno-xl-soft-div -mcpu=v8.00.a   -g    -I./microblaze_1/include/  -Imy_sw/  -L./microblaze_1/lib/  \
	  
my_sw/hw_thread.c: In function ‘main’:
my_sw/hw_thread.c:28: warning: ‘microblaze_init_icache_range’ is deprecated (declared at ./microblaze_1/include/mb_interface.h:58)
mb-size MB_HWT1/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2126	    296	   1064	   3486	    d9e	MB_HWT1/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6vlx240tff1156-1 system.mhs -lp /home/eugene/homogeneous_port/src/hardware/  -pe microblaze_0 CoreTest/executable.elf  -pe microblaze_1 MB_HWT1/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value
   to virtex6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value
   to DDR3_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_USE_MIG_V6_PHY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS
   value to 37500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX
   value to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value
   to 50625
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD
   value to 13130
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value
   to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value
   to 13130
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD
   value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC
   value to 110000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI
   value to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD
   value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR
   value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A
   value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 533.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B
   value to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH
   value to 4

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x11000000-0x1103ffff) thread_manager	main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff) cond_vars	main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff) scheduler	main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff) sync_manager	main_bus->main_core_bridge->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	main_bus->main_core_bridge->core_bus
  (0x10000000-0x17ffffff) main_core_bridge	main_bus
  (0x50000000-0x50007fff) xps_intc_0	main_bus
  (0x80200000-0x8020ffff) xps_central_dma_0	main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	main_bus
  (0x84400000-0x8440ffff) mdm_0	main_bus
  (0x84800000-0x8480ffff) plb_hthread_reset_core_0	main_bus
  (0x86220000-0x8622ffff) main_core_bridge	main_bus
  (0x86240000-0x8624ffff) main_core_bridge	main_bus
  (0x86240000-0x8624ffff) core_main_bridge	main_bus->main_core_bridge->core_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	main_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	microblaze_0_IXCL
  (0xb0000000-0xb0001fff) extra_bram_cntlr	main_bus
  (0xb0020000-0xb002ffff) xps_timer_0	main_bus
  (0xb0200000-0xb020ffff) main_instr_bridge	main_bus
  (0xb0210000-0xb021ffff) main_mb1_bridge	main_bus
  (0xc0000000-0xc000ffff) dplb_cntlr_1	main_bus->main_mb1_bridge->mb1_bus
  (0xc0000000-0xc00fffff) main_mb1_bridge	main_bus
  (0xd0000000-0xd000ffff) iplb_cntlr_1	main_bus->main_instr_bridge->instr_bus
  (0xd0000000-0xd00fffff) main_instr_bridge	main_bus
Address Map for Processor microblaze_1
  (0000000000-0x0000ffff) dlmb_cntlr_1	dlmb_1
  (0000000000-0x0000ffff) ilmb_cntlr_1	ilmb_1
  (0x11000000-0x1103ffff)
thread_manager	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff)
cond_vars	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x10000000-0x17ffffff) mb1_main_bridge	mb1_bus
  (0x10000000-0x17ffffff) main_core_bridge	mb1_bus->mb1_main_bridge->main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	mb1_bus->mb1_main_bridge->main_bus
  (0x84400000-0x8440ffff) mdm_0	mb1_bus->mb1_main_bridge->main_bus
  (0x84800000-0x8480ffff)
plb_hthread_reset_core_0	mb1_bus->mb1_main_bridge->main_bus
  (0x84000000-0x84ffffff) mb1_main_bridge	mb1_bus
  (0x86200000-0x8620ffff) mb1_main_bridge	mb1_bus
  (0xa0000000-0xafffffff) mb1_main_bridge	mb1_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	mb1_bus->mb1_main_bridge->main_bus
  (0xb0000000-0xb0001fff) extra_bram_cntlr	mb1_bus->mb1_main_bridge->main_bus
  (0xb0020000-0xb002ffff) xps_timer_0	mb1_bus->mb1_main_bridge->main_bus
  (0xb0000000-0xb00fffff) mb1_main_bridge	mb1_bus
  (0xc0000000-0xc000ffff) dplb_cntlr_1	mb1_bus
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 357 - tool is overriding PARAMETER C_SPLB0_P2P value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 188 - tool is overriding PARAMETER
   C_DPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 192 - tool is overriding PARAMETER
   C_IPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x4000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb1_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb1_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb1_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:iplb_cntlr_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:ilmb_bram_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:dlmb_bram_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   01_a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   01_a/data/xps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   01_a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 356 - tool is overriding PARAMETER C_SPLB0_MID_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:extra_bram_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:extra_bram_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:extra_bram_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:extra_bram_block -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 5
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb1_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb1_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb1_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_instr_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_instr_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_instr_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb1_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb1_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb1_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 70 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 72 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 30 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 31 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 40 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:core_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:core_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 30 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 39 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 33 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 34 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 35 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 44 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_thread_man
   ager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_thread_man
   ager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_thread_man
   ager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0
   -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthread_re
   set_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 27 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0
   -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthread_re
   set_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 28 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthreads_t
   imer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthreads_t
   imer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthreads_t
   imer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 30 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_
   a/data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_
   a/data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 5
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -p xc6vlx240tff1156-1 -bt
implementation/system.bit  -bd CoreTest/executable.elf tag microblaze_0  -bd
MB_HWT1/executable.elf tag microblaze_1  -o b implementation/download.bit 
Memory Initialization completed successfully.

Done!
The project's MHS file has changed on disk.
Instance microblaze_2 bus interface DEBUG connection microblaze_2_mdm_bus only referenced once - select another bus connection or "No Connection"
Instance microblaze_3 bus interface DEBUG connection microblaze_3_mdm_bus only referenced once - select another bus connection or "No Connection"
The project's MHS file has changed on disk.
Instance microblaze_2 bus interface DEBUG connection microblaze_2_mdm_bus only referenced once - select another bus connection or "No Connection"
Instance microblaze_3 bus interface DEBUG connection microblaze_3_mdm_bus only referenced once - select another bus connection or "No Connection"
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Wed Jul 27 19:16:08 2011
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vlx240tff1156-1 -lang vhdl -lp /home/eugene/homogeneous_port/src/hardware/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.3 - platgen Xilinx EDK 12.3 Build EDK_MS3.70d
 (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -lp
/home/eugene/homogeneous_port/src/hardware/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value
   to virtex6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value
   to DDR3_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_USE_MIG_V6_PHY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS
   value to 37500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX
   value to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value
   to 50625
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD
   value to 13130
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value
   to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value
   to 13130
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD
   value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC
   value to 110000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI
   value to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD
   value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR
   value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A
   value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 533.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B
   value to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH
   value to 4

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x11000000-0x1103ffff) thread_manager	main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff) cond_vars	main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff) scheduler	main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff) sync_manager	main_bus->main_core_bridge->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	main_bus->main_core_bridge->core_bus
  (0x10000000-0x17ffffff) main_core_bridge	main_bus
  (0x50000000-0x50007fff) xps_intc_0	main_bus
  (0x80200000-0x8020ffff) xps_central_dma_0	main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	main_bus
  (0x84400000-0x8440ffff) mdm_0	main_bus
  (0x84800000-0x8480ffff) plb_hthread_reset_core_0	main_bus
  (0x86220000-0x8622ffff) main_core_bridge	main_bus
  (0x86240000-0x8624ffff) main_core_bridge	main_bus
  (0x86240000-0x8624ffff) core_main_bridge	main_bus->main_core_bridge->core_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	main_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	microblaze_0_IXCL
  (0xb0000000-0xb0001fff) extra_bram_cntlr	main_bus
  (0xb0020000-0xb002ffff) xps_timer_0	main_bus
  (0xb0200000-0xb020ffff) main_instr_bridge	main_bus
  (0xb0210000-0xb021ffff) main_mb1_bridge	main_bus
  (0xb0220000-0xb022ffff) main_mb2_bridge	main_bus
  (0xb0230000-0xb023ffff) main_mb3_bridge	main_bus
  (0xb0240000-0xb024ffff) main_mb4_bridge	main_bus
  (0xb0250000-0xb025ffff) main_mb5_bridge	main_bus
  (0xb0260000-0xb026ffff) main_mb6_bridge	main_bus
  (0xc0000000-0xc000ffff) main_mb1_bridge	main_bus
  (0xc0000000-0xc000ffff) dplb_cntlr_1	main_bus->main_mb1_bridge->mb1_bus
  (0xc0010000-0xc001ffff) main_mb2_bridge	main_bus
  (0xc0010000-0xc001ffff) dplb_cntlr_2	main_bus->main_mb2_bridge->mb2_bus
  (0xc0020000-0xc002ffff) main_mb3_bridge	main_bus
  (0xc0020000-0xc002ffff) dplb_cntlr_3	main_bus->main_mb3_bridge->mb3_bus
  (0xc0030000-0xc003ffff) main_mb4_bridge	main_bus
  (0xc0030000-0xc003ffff) dplb_cntlr_4	main_bus->main_mb4_bridge->mb4_bus
  (0xc0040000-0xc004ffff) main_mb5_bridge	main_bus
  (0xc0040000-0xc004ffff) dplb_cntlr_5	main_bus->main_mb5_bridge->mb5_bus
  (0xc0050000-0xc005ffff) main_mb6_bridge	main_bus
  (0xc0050000-0xc005ffff) dplb_cntlr_6	main_bus->main_mb6_bridge->mb6_bus
  (0xd0000000-0xd000ffff) iplb_cntlr_1	main_bus->main_instr_bridge->instr_bus
  (0xd0010000-0xd001ffff) iplb_cntlr_2	main_bus->main_instr_bridge->instr_bus
  (0xd0020000-0xd002ffff) iplb_cntlr_3	main_bus->main_instr_bridge->instr_bus
  (0xd0030000-0xd003ffff) iplb_cntlr_4	main_bus->main_instr_bridge->instr_bus
  (0xd0040000-0xd004ffff) iplb_cntlr_5	main_bus->main_instr_bridge->instr_bus
  (0xd0050000-0xd005ffff) iplb_cntlr_6	main_bus->main_instr_bridge->instr_bus
  (0xd0000000-0xd00fffff) main_instr_bridge	main_bus
Address Map for Processor microblaze_1
  (0000000000-0x0000ffff) dlmb_cntlr_1	dlmb_1
  (0000000000-0x0000ffff) ilmb_cntlr_1	ilmb_1
  (0x11000000-0x1103ffff)
thread_manager	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff)
cond_vars	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x10000000-0x17ffffff) mb1_main_bridge	mb1_bus
  (0x10000000-0x17ffffff) main_core_bridge	mb1_bus->mb1_main_bridge->main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	mb1_bus->mb1_main_bridge->main_bus
  (0x84400000-0x8440ffff) mdm_0	mb1_bus->mb1_main_bridge->main_bus
  (0x84800000-0x8480ffff)
plb_hthread_reset_core_0	mb1_bus->mb1_main_bridge->main_bus
  (0x84000000-0x84ffffff) mb1_main_bridge	mb1_bus
  (0x86200000-0x8620ffff) mb1_main_bridge	mb1_bus
  (0xa0000000-0xafffffff) mb1_main_bridge	mb1_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	mb1_bus->mb1_main_bridge->main_bus
  (0xb0000000-0xb0001fff) extra_bram_cntlr	mb1_bus->mb1_main_bridge->main_bus
  (0xb0020000-0xb002ffff) xps_timer_0	mb1_bus->mb1_main_bridge->main_bus
  (0xb0000000-0xb00fffff) mb1_main_bridge	mb1_bus
  (0xc0000000-0xc000ffff) dplb_cntlr_1	mb1_bus
Address Map for Processor microblaze_2
  (0000000000-0x0000ffff) dlmb_cntlr_2	dlmb_2
  (0000000000-0x0000ffff) ilmb_cntlr_2	ilmb_2
  (0x11000000-0x1103ffff)
thread_manager	mb2_bus->mb2_main_bridge->main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff)
cond_vars	mb2_bus->mb2_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	mb2_bus->mb2_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	mb2_bus->mb2_main_bridge->main_bus->main_core_bridge->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	mb2_bus->mb2_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x10000000-0x17ffffff) mb2_main_bridge	mb2_bus
  (0x10000000-0x17ffffff) main_core_bridge	mb2_bus->mb2_main_bridge->main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	mb2_bus->mb2_main_bridge->main_bus
  (0x84400000-0x8440ffff) mdm_0	mb2_bus->mb2_main_bridge->main_bus
  (0x84800000-0x8480ffff)
plb_hthread_reset_core_0	mb2_bus->mb2_main_bridge->main_bus
  (0x84000000-0x84ffffff) mb2_main_bridge	mb2_bus
  (0x86200000-0x8620ffff) mb2_main_bridge	mb2_bus
  (0xa0000000-0xafffffff) mb2_main_bridge	mb2_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	mb2_bus->mb2_main_bridge->main_bus
  (0xb0000000-0xb0001fff) extra_bram_cntlr	mb2_bus->mb2_main_bridge->main_bus
  (0xb0020000-0xb002ffff) xps_timer_0	mb2_bus->mb2_main_bridge->main_bus
  (0xb0000000-0xb00fffff) mb2_main_bridge	mb2_bus
  (0xc0010000-0xc001ffff) dplb_cntlr_2	mb2_bus
Address Map for Processor microblaze_3
  (0000000000-0x0000ffff) dlmb_cntlr_3	dlmb_3
  (0000000000-0x0000ffff) ilmb_cntlr_3	ilmb_3
  (0x11000000-0x1103ffff)
thread_manager	mb3_bus->mb3_main_bridge->main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff)
cond_vars	mb3_bus->mb3_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	mb3_bus->mb3_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	mb3_bus->mb3_main_bridge->main_bus->main_core_bridge->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	mb3_bus->mb3_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x10000000-0x17ffffff) mb3_main_bridge	mb3_bus
  (0x10000000-0x17ffffff) main_core_bridge	mb3_bus->mb3_main_bridge->main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	mb3_bus->mb3_main_bridge->main_bus
  (0x84400000-0x8440ffff) mdm_0	mb3_bus->mb3_main_bridge->main_bus
  (0x84800000-0x8480ffff)
plb_hthread_reset_core_0	mb3_bus->mb3_main_bridge->main_bus
  (0x84000000-0x84ffffff) mb3_main_bridge	mb3_bus
  (0x86200000-0x8620ffff) mb3_main_bridge	mb3_bus
  (0xa0000000-0xafffffff) mb3_main_bridge	mb3_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	mb3_bus->mb3_main_bridge->main_bus
  (0xb0000000-0xb0001fff) extra_bram_cntlr	mb3_bus->mb3_main_bridge->main_bus
  (0xb0020000-0xb002ffff) xps_timer_0	mb3_bus->mb3_main_bridge->main_bus
  (0xb0000000-0xb00fffff) mb3_main_bridge	mb3_bus
  (0xc0020000-0xc002ffff) dplb_cntlr_3	mb3_bus
Address Map for Processor microblaze_4
  (0000000000-0x0000ffff) dlmb_cntlr_4	dlmb_4
  (0000000000-0x0000ffff) ilmb_cntlr_4	ilmb_4
  (0x11000000-0x1103ffff)
thread_manager	mb4_bus->mb4_main_bridge->main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff)
cond_vars	mb4_bus->mb4_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	mb4_bus->mb4_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	mb4_bus->mb4_main_bridge->main_bus->main_core_bridge->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	mb4_bus->mb4_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x10000000-0x17ffffff) mb4_main_bridge	mb4_bus
  (0x10000000-0x17ffffff) main_core_bridge	mb4_bus->mb4_main_bridge->main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	mb4_bus->mb4_main_bridge->main_bus
  (0x84400000-0x8440ffff) mdm_0	mb4_bus->mb4_main_bridge->main_bus
  (0x84800000-0x8480ffff)
plb_hthread_reset_core_0	mb4_bus->mb4_main_bridge->main_bus
  (0x84000000-0x84ffffff) mb4_main_bridge	mb4_bus
  (0x86200000-0x8620ffff) mb4_main_bridge	mb4_bus
  (0xa0000000-0xafffffff) mb4_main_bridge	mb4_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	mb4_bus->mb4_main_bridge->main_bus
  (0xb0000000-0xb0001fff) extra_bram_cntlr	mb4_bus->mb4_main_bridge->main_bus
  (0xb0020000-0xb002ffff) xps_timer_0	mb4_bus->mb4_main_bridge->main_bus
  (0xb0000000-0xb00fffff) mb4_main_bridge	mb4_bus
  (0xc0030000-0xc003ffff) dplb_cntlr_4	mb4_bus
Address Map for Processor microblaze_5
  (0000000000-0x0000ffff) dlmb_cntlr_5	dlmb_5
  (0000000000-0x0000ffff) ilmb_cntlr_5	ilmb_5
  (0x11000000-0x1103ffff)
thread_manager	mb5_bus->mb5_main_bridge->main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff)
cond_vars	mb5_bus->mb5_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	mb5_bus->mb5_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	mb5_bus->mb5_main_bridge->main_bus->main_core_bridge->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	mb5_bus->mb5_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x10000000-0x17ffffff) mb5_main_bridge	mb5_bus
  (0x10000000-0x17ffffff) main_core_bridge	mb5_bus->mb5_main_bridge->main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	mb5_bus->mb5_main_bridge->main_bus
  (0x84400000-0x8440ffff) mdm_0	mb5_bus->mb5_main_bridge->main_bus
  (0x84800000-0x8480ffff)
plb_hthread_reset_core_0	mb5_bus->mb5_main_bridge->main_bus
  (0x84000000-0x84ffffff) mb5_main_bridge	mb5_bus
  (0x86200000-0x8620ffff) mb5_main_bridge	mb5_bus
  (0xa0000000-0xafffffff) mb5_main_bridge	mb5_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	mb5_bus->mb5_main_bridge->main_bus
  (0xb0000000-0xb0001fff) extra_bram_cntlr	mb5_bus->mb5_main_bridge->main_bus
  (0xb0020000-0xb002ffff) xps_timer_0	mb5_bus->mb5_main_bridge->main_bus
  (0xb0000000-0xb00fffff) mb5_main_bridge	mb5_bus
  (0xc0040000-0xc004ffff) dplb_cntlr_5	mb5_bus
Address Map for Processor microblaze_6
  (0000000000-0x0000ffff) dlmb_cntlr_6	dlmb_6
  (0000000000-0x0000ffff) ilmb_cntlr_6	ilmb_6
  (0x11000000-0x1103ffff)
thread_manager	mb6_bus->mb6_main_bridge->main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff)
cond_vars	mb6_bus->mb6_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	mb6_bus->mb6_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	mb6_bus->mb6_main_bridge->main_bus->main_core_bridge->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	mb6_bus->mb6_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x10000000-0x17ffffff) mb6_main_bridge	mb6_bus
  (0x10000000-0x17ffffff) main_core_bridge	mb6_bus->mb6_main_bridge->main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	mb6_bus->mb6_main_bridge->main_bus
  (0x84400000-0x8440ffff) mdm_0	mb6_bus->mb6_main_bridge->main_bus
  (0x84800000-0x8480ffff)
plb_hthread_reset_core_0	mb6_bus->mb6_main_bridge->main_bus
  (0x84000000-0x84ffffff) mb6_main_bridge	mb6_bus
  (0x86200000-0x8620ffff) mb6_main_bridge	mb6_bus
  (0xa0000000-0xafffffff) mb6_main_bridge	mb6_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	mb6_bus->mb6_main_bridge->main_bus
  (0xb0000000-0xb0001fff) extra_bram_cntlr	mb6_bus->mb6_main_bridge->main_bus
  (0xb0020000-0xb002ffff) xps_timer_0	mb6_bus->mb6_main_bridge->main_bus
  (0xb0000000-0xb00fffff) mb6_main_bridge	mb6_bus
  (0xc0050000-0xc005ffff) dplb_cntlr_6	mb6_bus
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 357 - tool is overriding PARAMETER C_SPLB0_P2P value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 188 - tool is overriding PARAMETER
   C_DPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 192 - tool is overriding PARAMETER
   C_IPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x4000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb1_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb1_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb1_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:iplb_cntlr_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:ilmb_bram_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:dlmb_bram_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb2_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb2_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb2_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:iplb_cntlr_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:ilmb_bram_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:dlmb_bram_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb3_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb3_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb3_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:iplb_cntlr_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:ilmb_bram_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:dlmb_bram_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb4_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb4_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb4_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:iplb_cntlr_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:ilmb_bram_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:dlmb_bram_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb5_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb5_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb5_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:iplb_cntlr_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:ilmb_bram_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:dlmb_bram_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb6_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb6_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb6_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:iplb_cntlr_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:ilmb_bram_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:dlmb_bram_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   01_a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   01_a/data/xps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   01_a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 356 - tool is overriding PARAMETER C_SPLB0_MID_WIDTH
   value to 4
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:extra_bram_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:extra_bram_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:extra_bram_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:extra_bram_block -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 4
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 10
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb1_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb1_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb1_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb2_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb2_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb2_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb3_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb3_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb3_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb4_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb4_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb4_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb5_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb5_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb5_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb6_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb6_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb6_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_instr_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_instr_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_instr_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb1_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb1_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb1_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb2_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb2_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb2_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb3_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb3_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb3_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb4_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb4_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb4_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb5_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb5_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb5_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb6_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb6_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb6_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 70 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 72 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 30 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 31 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 40 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:core_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:core_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 30 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 39 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 33 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 34 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 35 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 44 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_thread_man
   ager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_thread_man
   ager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_thread_man
   ager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0
   -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthread_re
   set_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 27 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0
   -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthread_re
   set_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 28 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0
   -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthread_re
   set_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 29 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthreads_t
   imer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthreads_t
   imer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthreads_t
   imer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 30 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_
   a/data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_
   a/data/xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_
   a/data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 4

Checking platform address map ...

Checking platform configuration ...
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 70 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 77 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:instr_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 109 - 1 master(s) : 6 slave(s)
IPNAME:plb_v46 INSTANCE:mb1_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 138 - 3 master(s) : 2 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 146 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 153 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb2_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 233 - 3 master(s) : 2 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 241 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 248 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb3_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 328 - 3 master(s) : 2 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 336 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 343 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb4_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 423 - 3 master(s) : 2 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 431 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 438 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb5_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 518 - 3 master(s) : 2 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 526 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 533 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb6_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 613 - 3 master(s) : 2 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 621 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 628 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:main_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 830 - 10 master(s) : 16 slave(s)
IPNAME:plb_v46 INSTANCE:core_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1051 - 4 master(s) : 6 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_1_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_1_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_1_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_1_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_1_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_1_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_2_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_2_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_2_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_2_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_2_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_2_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_3_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_3_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_3_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_3_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_3_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_3_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_4_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_4_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_4_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_4_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_4_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_4_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_5_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_5_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_5_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_5_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_5_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_5_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_6_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_6_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_6_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_6_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_6_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_6_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 231 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 230 - floating connection!
WARNING:EDK:2099 - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/syst
   em.mhs line 1141 - floating connection!
WARNING:EDK:2099 - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/syst
   em.mhs line 1143 - floating connection!
WARNING:EDK:2099 - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/syst
   em.mhs line 1159 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 15
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 334 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 288 - tcl is overriding PARAMETER C_MEM_CAS_LATENCY
   value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE
   value to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value
   to IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 756 - tcl is overriding PARAMETER C_NCK_PER_CLK value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 757 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 759 - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 769 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 770 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 771 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 772 - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 774 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX
   value to 17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 775 - tcl is overriding PARAMETER
   C_CTRL_DFI_RAS_N_0_INDEX value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 776 - tcl is overriding PARAMETER
   C_CTRL_DFI_CAS_N_0_INDEX value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 777 - tcl is overriding PARAMETER
   C_CTRL_DFI_WE_N_0_INDEX value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 778 - tcl is overriding PARAMETER
   C_CTRL_DFI_RAS_N_1_INDEX value to 20
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 779 - tcl is overriding PARAMETER
   C_CTRL_DFI_CAS_N_1_INDEX value to 21
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 780 - tcl is overriding PARAMETER
   C_CTRL_DFI_WE_N_1_INDEX value to 22
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 781 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_POP_INDEX value to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 782 - tcl is overriding PARAMETER
   C_CTRL_DFI_WRDATA_EN_INDEX value to 18
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 783 - tcl is overriding PARAMETER
   C_CTRL_DFI_RDDATA_EN_INDEX value to 19
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 784 - tcl is overriding PARAMETER
   C_CTRL_AP_OTF_ADDR12_INDEX value to 23
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 786 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 790 - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 791 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 793 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 794 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 796 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 803 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 807 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 808 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 809 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 810 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 812 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 813 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 814 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 815 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 816 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 817 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 818 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 831 - tcl is overriding PARAMETER C_SKIP_1_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 832 - tcl is overriding PARAMETER C_SKIP_2_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 833 - tcl is overriding PARAMETER C_SKIP_3_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 834 - tcl is overriding PARAMETER C_SKIP_4_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 835 - tcl is overriding PARAMETER C_SKIP_5_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 836 - tcl is overriding PARAMETER C_SKIP_6_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 837 - tcl is overriding PARAMETER C_SKIP_7_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 841 - tcl is overriding PARAMETER C_ZQCS_REPEAT_CNT
   value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0
   value to 0x00f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL1
   value to 0x010
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1
   value to 0x01b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL2
   value to 0x01c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2
   value to 0x02b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL3
   value to 0x02c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3
   value to 0x037
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL4
   value to 0x038
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4
   value to 0x047
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL5
   value to 0x048
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5
   value to 0x053
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL6
   value to 0x054
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6
   value to 0x063
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL7
   value to 0x064
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7
   value to 0x06f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL8
   value to 0x070
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8
   value to 0x081
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL9
   value to 0x082
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9
   value to 0x08e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL10
   value to 0x08f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10
   value to 0x0a4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL11
   value to 0x0a5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11
   value to 0x0b5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 866 - tcl is overriding PARAMETER C_BASEADDR_CTRL12
   value to 0x0b6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 867 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12
   value to 0x0d3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 868 - tcl is overriding PARAMETER C_BASEADDR_CTRL13
   value to 0x0d4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 869 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13
   value to 0x0ec
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 870 - tcl is overriding PARAMETER C_BASEADDR_CTRL14
   value to 0x0ed
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 871 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14
   value to 0x106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 872 - tcl is overriding PARAMETER C_BASEADDR_CTRL15
   value to 0x107
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 873 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15
   value to 0x107
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 874 - tcl is overriding PARAMETER C_BASEADDR_CTRL16
   value to 0x108
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 875 - tcl is overriding PARAMETER C_HIGHADDR_CTRL16
   value to 0x110
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 905 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_22
   value to 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC0070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 906 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_21
   value to 0x0070001C0070001C0070001C0070001C0070001D0070001C0072001C0070000C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 907 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_20
   value to 0x0070001C0070001C0070001C0070001C0070001C0070001C0070001D0070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 908 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1F
   value to 0x0070001C0070001C0070001C0070001C0070001C0070001C0070001C0070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 909 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1E
   value to 0x0070001C0070001C0070001C0070001C0070001C0070001C0070001C0040001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 910 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1D
   value to 0x0070001C0070001C007040080070001C0070001C0070001C0070001C0020401C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 911 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1C
   value to 0x0078001D00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 912 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B
   value to 0x0078001C00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 913 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A
   value to 0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19
   value to 0x0070001E0070001F0070001E0070001E0070001E0070201E0074001E0094201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18
   value to 0x0074011E0094211E0074011E0094211E0074011E0094211E0074011E0094211E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17
   value to 0x0074011E0094211E0074011E0094211E0074011E0094211E0070111E0070011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16
   value to 0x0070801A0070001E0070001C0070001C0070001C0070001C0020401C0078001D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15
   value to 0x00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C0070101C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14
   value to 0x0070001C007080180070001C0070001E0070001E0070001E0070400A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13
   value to 0x0070001F0070001E0070001E0070001E0070201E0074001E0094201E0074011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12
   value to 0x0094211E0074011E0094211E0074011E0094211E0070111E0070011E0070801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11
   value to 0x0070001E0070001C0070001C0070001C0070001C0020401C0078001D00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10
   value to 0x0078001C00D8201C0070101C0070001C007080180070001C0070001E0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F
   value to 0x0070001E0070400A0070001E0070001F0070001E0070001E0070001E0070201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E
   value to 0x0074001E0094201E0074011E0094211E0070111E0070011E0070801A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D
   value to 0x0070001C0070001C0070001C0020401C0070001C0070001D0078001C00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C
   value to 0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B
   value to 0x0070001E0070001F0070001E0070001E0070001E0070201E0074001E0094201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A
   value to 0x0070111E0070011E0070801A0070001E0070001C0070001C0070001C0020401C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 930 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09
   value to 0x0070001C0070001D0070001C0058201C0070101C0070001C007080180070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 931 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08
   value to 0x0070001E0070001E0070001E0070400A0070001E0070001F0070001E0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 932 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07
   value to 0x0070001E0070001E0070201E0014201E0070101E0070011E0070801A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 933 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06
   value to 0x0070001C0070001C0070001C0020401C0070001C0070001D0070001C0058201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 934 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05
   value to 0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04
   value to 0x0070001E0070001F0070001E0070001E0070001E0070001E0070001E0014201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03
   value to 0x0070101E0070011E0070801A0070001E0070001C0070001C0070001C0020401C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02
   value to 0x0070001C0070001D0070001C0058201C0070101C0070001C007080180070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01
   value to 0x0070001E0070001E0070001E0070400A0070001E0070001F0070001E0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 939 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00
   value to 0x0070001E0070001E0070001E0014201E0070101E0070011E0070801A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 945 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 946 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 947 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 948 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 3
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111111

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_1 core has constraints automatically generated by XPS in
implementation/microblaze_1_wrapper/microblaze_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb_1 core has constraints automatically generated by XPS in
implementation/ilmb_1_wrapper/ilmb_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb_1 core has constraints automatically generated by XPS in
implementation/dlmb_1_wrapper/dlmb_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_2 core has constraints automatically generated by XPS in
implementation/microblaze_2_wrapper/microblaze_2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb_2 core has constraints automatically generated by XPS in
implementation/ilmb_2_wrapper/ilmb_2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb_2 core has constraints automatically generated by XPS in
implementation/dlmb_2_wrapper/dlmb_2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_3 core has constraints automatically generated by XPS in
implementation/microblaze_3_wrapper/microblaze_3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb_3 core has constraints automatically generated by XPS in
implementation/ilmb_3_wrapper/ilmb_3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb_3 core has constraints automatically generated by XPS in
implementation/dlmb_3_wrapper/dlmb_3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_4 core has constraints automatically generated by XPS in
implementation/microblaze_4_wrapper/microblaze_4_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb_4 core has constraints automatically generated by XPS in
implementation/ilmb_4_wrapper/ilmb_4_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb_4 core has constraints automatically generated by XPS in
implementation/dlmb_4_wrapper/dlmb_4_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_5 core has constraints automatically generated by XPS in
implementation/microblaze_5_wrapper/microblaze_5_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb_5 core has constraints automatically generated by XPS in
implementation/ilmb_5_wrapper/ilmb_5_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb_5 core has constraints automatically generated by XPS in
implementation/dlmb_5_wrapper/dlmb_5_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_6 core has constraints automatically generated by XPS in
implementation/microblaze_6_wrapper/microblaze_6_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb_6 core has constraints automatically generated by XPS in
implementation/ilmb_6_wrapper/ilmb_6_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb_6 core has constraints automatically generated by XPS in
implementation/dlmb_6_wrapper/dlmb_6_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR3_SDRAM core has constraints automatically generated by XPS in
implementation/ddr3_sdram_wrapper/ddr3_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 43 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 70 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 77 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 84 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 93 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 102 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 118 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb1_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 138 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 146 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 153 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 160 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 169 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 179 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:iplb_cntlr_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 188 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:ilmb_bram_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 198 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:dlmb_bram_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 205 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:extra_bram_block -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 760 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 817 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:mb1_main_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 838 - Copying cache implementation netlist
IPNAME:plb_cond_vars INSTANCE:cond_vars -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1040 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:core_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1051 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1073 - Copying cache implementation netlist
IPNAME:plb_scheduler INSTANCE:scheduler -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1087 - Copying cache implementation netlist
IPNAME:plb_sync_manager INSTANCE:sync_manager -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1113 - Copying cache implementation netlist
IPNAME:plb_thread_manager INSTANCE:thread_manager -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1128 - Copying cache implementation netlist
IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1170 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 102 - elaborating IP
IPNAME:bram_block INSTANCE:ilmb_bram_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 198 - elaborating IP
IPNAME:bram_block INSTANCE:dlmb_bram_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 205 - elaborating IP
IPNAME:bram_block INSTANCE:ilmb_bram_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 293 - elaborating IP
IPNAME:bram_block INSTANCE:dlmb_bram_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 300 - elaborating IP
IPNAME:bram_block INSTANCE:ilmb_bram_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 388 - elaborating IP
IPNAME:bram_block INSTANCE:dlmb_bram_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 395 - elaborating IP
IPNAME:bram_block INSTANCE:ilmb_bram_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 483 - elaborating IP
IPNAME:bram_block INSTANCE:dlmb_bram_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 490 - elaborating IP
IPNAME:bram_block INSTANCE:ilmb_bram_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 578 - elaborating IP
IPNAME:bram_block INSTANCE:dlmb_bram_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 585 - elaborating IP
IPNAME:bram_block INSTANCE:ilmb_bram_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 673 - elaborating IP
IPNAME:bram_block INSTANCE:dlmb_bram_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 680 - elaborating IP
IPNAME:bram_block INSTANCE:extra_bram_block -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 760 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 766 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 5.00 seconds

Constructing platform-level connectivity ...
Completion time: 2.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:instr_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 109 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 213 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb2_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 233 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 241 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 248 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb_cntlr_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 255 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dplb_cntlr_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 264 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_cntlr_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 274 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:iplb_cntlr_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 283 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_bram_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 293 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb_bram_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 300 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 308 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb3_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 328 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 336 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 343 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb_cntlr_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 350 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dplb_cntlr_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 359 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_cntlr_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 369 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:iplb_cntlr_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 378 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_bram_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 388 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb_bram_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 395 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 403 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb4_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 423 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 431 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 438 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb_cntlr_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 445 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dplb_cntlr_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 454 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_cntlr_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 464 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:iplb_cntlr_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 473 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_bram_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 483 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb_bram_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 490 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 498 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb5_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 518 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 526 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 533 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb_cntlr_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 540 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dplb_cntlr_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 549 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_cntlr_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 559 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:iplb_cntlr_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 568 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_bram_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 578 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb_bram_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 585 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 593 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb6_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 613 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 621 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 628 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb_cntlr_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 635 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dplb_cntlr_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 644 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_cntlr_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 654 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:iplb_cntlr_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 663 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_bram_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 673 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb_bram_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 680 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:rs232_uart_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 688 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ddr3_sdram -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 702 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:extra_bram_cntlr -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 750 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 766 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mdm_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 802 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:main_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 830 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb2_main_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 856 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb3_main_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 874 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb4_main_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 892 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb5_main_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 910 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb6_main_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 928 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:main_instr_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 946 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:main_mb1_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 958 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:main_mb2_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 970 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:main_mb3_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 982 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:main_mb4_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 994 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:main_mb5_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1006 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:main_mb6_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1018 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_central_dma_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1030 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:cond_vars -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1040 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:main_core_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1059 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:scheduler -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1087 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:sync_manager -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thread_manager -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1128 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plb_hthread_reset_core_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plb_hthreads_timer_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1170 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_timer_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1178 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_intc_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
ERROR:HDLCompiler:410 - "/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/synthesis/../hdl/xps_intc_0_wrapper.vhd" Line 96: Expression has 4 elements ; expected 1
ERROR:HDLCompiler:410 - "/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/synthesis/../hdl/xps_intc_0_wrapper.vhd" Line 127: Expression has 10 elements ; expected 1
ERROR:HDLCompiler:410 - "/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/synthesis/../hdl/xps_intc_0_wrapper.vhd" Line 128: Expression has 10 elements ; expected 1
ERROR:HDLCompiler:410 - "/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/synthesis/../hdl/xps_intc_0_wrapper.vhd" Line 129: Expression has 10 elements ; expected 1
ERROR:HDLCompiler:410 - "/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/synthesis/../hdl/xps_intc_0_wrapper.vhd" Line 133: Expression has 10 elements ; expected 1
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/synt
   hesis/xps_intc_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:microblaze_2_wrapper INSTANCE:microblaze_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 213 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc microblaze_2_wrapper.ucf -sd ..
microblaze_2_wrapper.ngc ../microblaze_2_wrapper.ngc

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/microblaze_2_wrapper/microblaze_2_wrapper.ngc" ...

Applying constraints in "microblaze_2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../microblaze_2_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_2_wrapper INSTANCE:ilmb_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 241 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc ilmb_2_wrapper.ucf -sd ..
ilmb_2_wrapper.ngc ../ilmb_2_wrapper.ngc

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/ilmb_2_wrapper/ilmb_2_wrapper.ngc" ...

Applying constraints in "ilmb_2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ilmb_2_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_2_wrapper INSTANCE:dlmb_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 248 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc dlmb_2_wrapper.ucf -sd ..
dlmb_2_wrapper.ngc ../dlmb_2_wrapper.ngc

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/dlmb_2_wrapper/dlmb_2_wrapper.ngc" ...

Applying constraints in "dlmb_2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../dlmb_2_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_3_wrapper INSTANCE:microblaze_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 308 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc microblaze_3_wrapper.ucf -sd ..
microblaze_3_wrapper.ngc ../microblaze_3_wrapper.ngc

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/microblaze_3_wrapper/microblaze_3_wrapper.ngc" ...

Applying constraints in "microblaze_3_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../microblaze_3_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_3_wrapper INSTANCE:ilmb_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 336 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc ilmb_3_wrapper.ucf -sd ..
ilmb_3_wrapper.ngc ../ilmb_3_wrapper.ngc

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/ilmb_3_wrapper/ilmb_3_wrapper.ngc" ...

Applying constraints in "ilmb_3_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ilmb_3_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_3_wrapper INSTANCE:dlmb_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 343 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc dlmb_3_wrapper.ucf -sd ..
dlmb_3_wrapper.ngc ../dlmb_3_wrapper.ngc

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/dlmb_3_wrapper/dlmb_3_wrapper.ngc" ...

Applying constraints in "dlmb_3_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../dlmb_3_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_4_wrapper INSTANCE:microblaze_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 403 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc microblaze_4_wrapper.ucf -sd ..
microblaze_4_wrapper.ngc ../microblaze_4_wrapper.ngc

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/microblaze_4_wrapper/microblaze_4_wrapper.ngc" ...

Applying constraints in "microblaze_4_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_4_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../microblaze_4_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_4_wrapper INSTANCE:ilmb_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 431 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc ilmb_4_wrapper.ucf -sd ..
ilmb_4_wrapper.ngc ../ilmb_4_wrapper.ngc

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/ilmb_4_wrapper/ilmb_4_wrapper.ngc" ...

Applying constraints in "ilmb_4_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_4_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ilmb_4_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_4_wrapper INSTANCE:dlmb_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 438 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc dlmb_4_wrapper.ucf -sd ..
dlmb_4_wrapper.ngc ../dlmb_4_wrapper.ngc

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/dlmb_4_wrapper/dlmb_4_wrapper.ngc" ...

Applying constraints in "dlmb_4_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_4_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../dlmb_4_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_5_wrapper INSTANCE:microblaze_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 498 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc microblaze_5_wrapper.ucf -sd ..
microblaze_5_wrapper.ngc ../microblaze_5_wrapper.ngc

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/microblaze_5_wrapper/microblaze_5_wrapper.ngc" ...

Applying constraints in "microblaze_5_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_5_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../microblaze_5_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_5_wrapper INSTANCE:ilmb_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 526 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc ilmb_5_wrapper.ucf -sd ..
ilmb_5_wrapper.ngc ../ilmb_5_wrapper.ngc

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/ilmb_5_wrapper/ilmb_5_wrapper.ngc" ...

Applying constraints in "ilmb_5_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_5_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ilmb_5_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_5_wrapper INSTANCE:dlmb_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 533 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc dlmb_5_wrapper.ucf -sd ..
dlmb_5_wrapper.ngc ../dlmb_5_wrapper.ngc

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/dlmb_5_wrapper/dlmb_5_wrapper.ngc" ...

Applying constraints in "dlmb_5_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_5_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../dlmb_5_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_6_wrapper INSTANCE:microblaze_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 593 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc microblaze_6_wrapper.ucf -sd ..
microblaze_6_wrapper.ngc ../microblaze_6_wrapper.ngc

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/microblaze_6_wrapper/microblaze_6_wrapper.ngc" ...

Applying constraints in "microblaze_6_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_6_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../microblaze_6_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_6_wrapper INSTANCE:ilmb_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 621 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc ilmb_6_wrapper.ucf -sd ..
ilmb_6_wrapper.ngc ../ilmb_6_wrapper.ngc

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/ilmb_6_wrapper/ilmb_6_wrapper.ngc" ...

Applying constraints in "ilmb_6_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_6_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ilmb_6_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_6_wrapper INSTANCE:dlmb_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 628 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc dlmb_6_wrapper.ucf -sd ..
dlmb_6_wrapper.ngc ../dlmb_6_wrapper.ngc

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/dlmb_6_wrapper/dlmb_6_wrapper.ngc" ...

Applying constraints in "dlmb_6_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_6_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../dlmb_6_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 688 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. rs232_uart_1_wrapper.ngc
../rs232_uart_1_wrapper.ngc

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/rs232_uart_1_wrapper/rs232_uart_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr3_sdram_wrapper INSTANCE:ddr3_sdram -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 702 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc ddr3_sdram_wrapper.ucf -sd ..
ddr3_sdram_wrapper.ngc ../ddr3_sdram_wrapper.ngc

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/ddr3_sdram_wrapper/ddr3_sdram_wrapper.ngc" ...

Applying constraints in "ddr3_sdram_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr3_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../ddr3_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 766 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/__xps/system.filters
Done writing Tab View settings to:
	/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/__xps/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Jul 28 12:09:00 2011
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vlx240tff1156-1 -lang vhdl -lp /home/eugene/homogeneous_port/src/hardware/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.3 - platgen Xilinx EDK 12.3 Build EDK_MS3.70d
 (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -lp
/home/eugene/homogeneous_port/src/hardware/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value
   to virtex6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value
   to DDR3_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_USE_MIG_V6_PHY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS
   value to 37500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX
   value to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value
   to 50625
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD
   value to 13130
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value
   to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value
   to 13130
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD
   value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC
   value to 110000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI
   value to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD
   value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR
   value to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A
   value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 533.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B
   value to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH
   value to 4

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x11000000-0x1103ffff) thread_manager	main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff) cond_vars	main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff) scheduler	main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff) sync_manager	main_bus->main_core_bridge->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	main_bus->main_core_bridge->core_bus
  (0x10000000-0x17ffffff) main_core_bridge	main_bus
  (0x50000000-0x50007fff) xps_intc_0	main_bus
  (0x80200000-0x8020ffff) xps_central_dma_0	main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	main_bus
  (0x84400000-0x8440ffff) mdm_0	main_bus
  (0x84800000-0x8480ffff) plb_hthread_reset_core_0	main_bus
  (0x86220000-0x8622ffff) main_core_bridge	main_bus
  (0x86240000-0x8624ffff) main_core_bridge	main_bus
  (0x86240000-0x8624ffff) core_main_bridge	main_bus->main_core_bridge->core_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	main_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	microblaze_0_IXCL
  (0xb0000000-0xb0001fff) extra_bram_cntlr	main_bus
  (0xb0020000-0xb002ffff) xps_timer_0	main_bus
  (0xb0200000-0xb020ffff) main_instr_bridge	main_bus
  (0xb0210000-0xb021ffff) main_mb1_bridge	main_bus
  (0xb0220000-0xb022ffff) main_mb2_bridge	main_bus
  (0xb0230000-0xb023ffff) main_mb3_bridge	main_bus
  (0xb0240000-0xb024ffff) main_mb4_bridge	main_bus
  (0xb0250000-0xb025ffff) main_mb5_bridge	main_bus
  (0xb0260000-0xb026ffff) main_mb6_bridge	main_bus
  (0xc0000000-0xc000ffff) main_mb1_bridge	main_bus
  (0xc0000000-0xc000ffff) dplb_cntlr_1	main_bus->main_mb1_bridge->mb1_bus
  (0xc0010000-0xc001ffff) main_mb2_bridge	main_bus
  (0xc0010000-0xc001ffff) dplb_cntlr_2	main_bus->main_mb2_bridge->mb2_bus
  (0xc0020000-0xc002ffff) main_mb3_bridge	main_bus
  (0xc0020000-0xc002ffff) dplb_cntlr_3	main_bus->main_mb3_bridge->mb3_bus
  (0xc0030000-0xc003ffff) main_mb4_bridge	main_bus
  (0xc0030000-0xc003ffff) dplb_cntlr_4	main_bus->main_mb4_bridge->mb4_bus
  (0xc0040000-0xc004ffff) main_mb5_bridge	main_bus
  (0xc0040000-0xc004ffff) dplb_cntlr_5	main_bus->main_mb5_bridge->mb5_bus
  (0xc0050000-0xc005ffff) main_mb6_bridge	main_bus
  (0xc0050000-0xc005ffff) dplb_cntlr_6	main_bus->main_mb6_bridge->mb6_bus
  (0xd0000000-0xd000ffff) iplb_cntlr_1	main_bus->main_instr_bridge->instr_bus
  (0xd0010000-0xd001ffff) iplb_cntlr_2	main_bus->main_instr_bridge->instr_bus
  (0xd0020000-0xd002ffff) iplb_cntlr_3	main_bus->main_instr_bridge->instr_bus
  (0xd0030000-0xd003ffff) iplb_cntlr_4	main_bus->main_instr_bridge->instr_bus
  (0xd0040000-0xd004ffff) iplb_cntlr_5	main_bus->main_instr_bridge->instr_bus
  (0xd0050000-0xd005ffff) iplb_cntlr_6	main_bus->main_instr_bridge->instr_bus
  (0xd0000000-0xd00fffff) main_instr_bridge	main_bus
Address Map for Processor microblaze_1
  (0000000000-0x0000ffff) dlmb_cntlr_1	dlmb_1
  (0000000000-0x0000ffff) ilmb_cntlr_1	ilmb_1
  (0x11000000-0x1103ffff)
thread_manager	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff)
cond_vars	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	mb1_bus->mb1_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x10000000-0x17ffffff) mb1_main_bridge	mb1_bus
  (0x10000000-0x17ffffff) main_core_bridge	mb1_bus->mb1_main_bridge->main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	mb1_bus->mb1_main_bridge->main_bus
  (0x84400000-0x8440ffff) mdm_0	mb1_bus->mb1_main_bridge->main_bus
  (0x84800000-0x8480ffff)
plb_hthread_reset_core_0	mb1_bus->mb1_main_bridge->main_bus
  (0x84000000-0x84ffffff) mb1_main_bridge	mb1_bus
  (0x86200000-0x8620ffff) mb1_main_bridge	mb1_bus
  (0xa0000000-0xafffffff) mb1_main_bridge	mb1_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	mb1_bus->mb1_main_bridge->main_bus
  (0xb0000000-0xb0001fff) extra_bram_cntlr	mb1_bus->mb1_main_bridge->main_bus
  (0xb0020000-0xb002ffff) xps_timer_0	mb1_bus->mb1_main_bridge->main_bus
  (0xb0000000-0xb00fffff) mb1_main_bridge	mb1_bus
  (0xc0000000-0xc000ffff) dplb_cntlr_1	mb1_bus
Address Map for Processor microblaze_2
  (0000000000-0x0000ffff) dlmb_cntlr_2	dlmb_2
  (0000000000-0x0000ffff) ilmb_cntlr_2	ilmb_2
  (0x11000000-0x1103ffff)
thread_manager	mb2_bus->mb2_main_bridge->main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff)
cond_vars	mb2_bus->mb2_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	mb2_bus->mb2_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	mb2_bus->mb2_main_bridge->main_bus->main_core_bridge->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	mb2_bus->mb2_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x10000000-0x17ffffff) mb2_main_bridge	mb2_bus
  (0x10000000-0x17ffffff) main_core_bridge	mb2_bus->mb2_main_bridge->main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	mb2_bus->mb2_main_bridge->main_bus
  (0x84400000-0x8440ffff) mdm_0	mb2_bus->mb2_main_bridge->main_bus
  (0x84800000-0x8480ffff)
plb_hthread_reset_core_0	mb2_bus->mb2_main_bridge->main_bus
  (0x84000000-0x84ffffff) mb2_main_bridge	mb2_bus
  (0x86200000-0x8620ffff) mb2_main_bridge	mb2_bus
  (0xa0000000-0xafffffff) mb2_main_bridge	mb2_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	mb2_bus->mb2_main_bridge->main_bus
  (0xb0000000-0xb0001fff) extra_bram_cntlr	mb2_bus->mb2_main_bridge->main_bus
  (0xb0020000-0xb002ffff) xps_timer_0	mb2_bus->mb2_main_bridge->main_bus
  (0xb0000000-0xb00fffff) mb2_main_bridge	mb2_bus
  (0xc0010000-0xc001ffff) dplb_cntlr_2	mb2_bus
Address Map for Processor microblaze_3
  (0000000000-0x0000ffff) dlmb_cntlr_3	dlmb_3
  (0000000000-0x0000ffff) ilmb_cntlr_3	ilmb_3
  (0x11000000-0x1103ffff)
thread_manager	mb3_bus->mb3_main_bridge->main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff)
cond_vars	mb3_bus->mb3_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	mb3_bus->mb3_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	mb3_bus->mb3_main_bridge->main_bus->main_core_bridge->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	mb3_bus->mb3_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x10000000-0x17ffffff) mb3_main_bridge	mb3_bus
  (0x10000000-0x17ffffff) main_core_bridge	mb3_bus->mb3_main_bridge->main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	mb3_bus->mb3_main_bridge->main_bus
  (0x84400000-0x8440ffff) mdm_0	mb3_bus->mb3_main_bridge->main_bus
  (0x84800000-0x8480ffff)
plb_hthread_reset_core_0	mb3_bus->mb3_main_bridge->main_bus
  (0x84000000-0x84ffffff) mb3_main_bridge	mb3_bus
  (0x86200000-0x8620ffff) mb3_main_bridge	mb3_bus
  (0xa0000000-0xafffffff) mb3_main_bridge	mb3_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	mb3_bus->mb3_main_bridge->main_bus
  (0xb0000000-0xb0001fff) extra_bram_cntlr	mb3_bus->mb3_main_bridge->main_bus
  (0xb0020000-0xb002ffff) xps_timer_0	mb3_bus->mb3_main_bridge->main_bus
  (0xb0000000-0xb00fffff) mb3_main_bridge	mb3_bus
  (0xc0020000-0xc002ffff) dplb_cntlr_3	mb3_bus
Address Map for Processor microblaze_4
  (0000000000-0x0000ffff) dlmb_cntlr_4	dlmb_4
  (0000000000-0x0000ffff) ilmb_cntlr_4	ilmb_4
  (0x11000000-0x1103ffff)
thread_manager	mb4_bus->mb4_main_bridge->main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff)
cond_vars	mb4_bus->mb4_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	mb4_bus->mb4_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	mb4_bus->mb4_main_bridge->main_bus->main_core_bridge->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	mb4_bus->mb4_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x10000000-0x17ffffff) mb4_main_bridge	mb4_bus
  (0x10000000-0x17ffffff) main_core_bridge	mb4_bus->mb4_main_bridge->main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	mb4_bus->mb4_main_bridge->main_bus
  (0x84400000-0x8440ffff) mdm_0	mb4_bus->mb4_main_bridge->main_bus
  (0x84800000-0x8480ffff)
plb_hthread_reset_core_0	mb4_bus->mb4_main_bridge->main_bus
  (0x84000000-0x84ffffff) mb4_main_bridge	mb4_bus
  (0x86200000-0x8620ffff) mb4_main_bridge	mb4_bus
  (0xa0000000-0xafffffff) mb4_main_bridge	mb4_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	mb4_bus->mb4_main_bridge->main_bus
  (0xb0000000-0xb0001fff) extra_bram_cntlr	mb4_bus->mb4_main_bridge->main_bus
  (0xb0020000-0xb002ffff) xps_timer_0	mb4_bus->mb4_main_bridge->main_bus
  (0xb0000000-0xb00fffff) mb4_main_bridge	mb4_bus
  (0xc0030000-0xc003ffff) dplb_cntlr_4	mb4_bus
Address Map for Processor microblaze_5
  (0000000000-0x0000ffff) dlmb_cntlr_5	dlmb_5
  (0000000000-0x0000ffff) ilmb_cntlr_5	ilmb_5
  (0x11000000-0x1103ffff)
thread_manager	mb5_bus->mb5_main_bridge->main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff)
cond_vars	mb5_bus->mb5_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	mb5_bus->mb5_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	mb5_bus->mb5_main_bridge->main_bus->main_core_bridge->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	mb5_bus->mb5_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x10000000-0x17ffffff) mb5_main_bridge	mb5_bus
  (0x10000000-0x17ffffff) main_core_bridge	mb5_bus->mb5_main_bridge->main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	mb5_bus->mb5_main_bridge->main_bus
  (0x84400000-0x8440ffff) mdm_0	mb5_bus->mb5_main_bridge->main_bus
  (0x84800000-0x8480ffff)
plb_hthread_reset_core_0	mb5_bus->mb5_main_bridge->main_bus
  (0x84000000-0x84ffffff) mb5_main_bridge	mb5_bus
  (0x86200000-0x8620ffff) mb5_main_bridge	mb5_bus
  (0xa0000000-0xafffffff) mb5_main_bridge	mb5_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	mb5_bus->mb5_main_bridge->main_bus
  (0xb0000000-0xb0001fff) extra_bram_cntlr	mb5_bus->mb5_main_bridge->main_bus
  (0xb0020000-0xb002ffff) xps_timer_0	mb5_bus->mb5_main_bridge->main_bus
  (0xb0000000-0xb00fffff) mb5_main_bridge	mb5_bus
  (0xc0040000-0xc004ffff) dplb_cntlr_5	mb5_bus
Address Map for Processor microblaze_6
  (0000000000-0x0000ffff) dlmb_cntlr_6	dlmb_6
  (0000000000-0x0000ffff) ilmb_cntlr_6	ilmb_6
  (0x11000000-0x1103ffff)
thread_manager	mb6_bus->mb6_main_bridge->main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff)
cond_vars	mb6_bus->mb6_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	mb6_bus->mb6_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	mb6_bus->mb6_main_bridge->main_bus->main_core_bridge->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	mb6_bus->mb6_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x10000000-0x17ffffff) mb6_main_bridge	mb6_bus
  (0x10000000-0x17ffffff) main_core_bridge	mb6_bus->mb6_main_bridge->main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	mb6_bus->mb6_main_bridge->main_bus
  (0x84400000-0x8440ffff) mdm_0	mb6_bus->mb6_main_bridge->main_bus
  (0x84800000-0x8480ffff)
plb_hthread_reset_core_0	mb6_bus->mb6_main_bridge->main_bus
  (0x84000000-0x84ffffff) mb6_main_bridge	mb6_bus
  (0x86200000-0x8620ffff) mb6_main_bridge	mb6_bus
  (0xa0000000-0xafffffff) mb6_main_bridge	mb6_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	mb6_bus->mb6_main_bridge->main_bus
  (0xb0000000-0xb0001fff) extra_bram_cntlr	mb6_bus->mb6_main_bridge->main_bus
  (0xb0020000-0xb002ffff) xps_timer_0	mb6_bus->mb6_main_bridge->main_bus
  (0xb0000000-0xb00fffff) mb6_main_bridge	mb6_bus
  (0xc0050000-0xc005ffff) dplb_cntlr_6	mb6_bus
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 357 - tool is overriding PARAMETER C_SPLB0_P2P value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 188 - tool is overriding PARAMETER
   C_DPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 192 - tool is overriding PARAMETER
   C_IPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x4000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:instr_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb1_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb1_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb1_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:iplb_cntlr_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:ilmb_bram_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:dlmb_bram_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb2_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb2_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb2_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:iplb_cntlr_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:ilmb_bram_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:dlmb_bram_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb3_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb3_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb3_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:iplb_cntlr_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:ilmb_bram_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:dlmb_bram_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb4_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb4_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb4_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:iplb_cntlr_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:ilmb_bram_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:dlmb_bram_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb5_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb5_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb5_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:iplb_cntlr_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:ilmb_bram_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:dlmb_bram_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb6_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb6_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb6_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:iplb_cntlr_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:ilmb_bram_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:dlmb_bram_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   01_a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   01_a/data/xps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   01_a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 356 - tool is overriding PARAMETER C_SPLB0_MID_WIDTH
   value to 4
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:extra_bram_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:extra_bram_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:extra_bram_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntl
   r_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:extra_bram_block -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 4
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 10
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb1_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb1_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb1_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb2_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb2_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb2_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb3_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb3_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb3_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb4_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb4_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb4_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb5_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb5_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb5_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb6_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb6_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:mb6_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_instr_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_instr_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_instr_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb1_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb1_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb1_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb2_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb2_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb2_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb3_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb3_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb3_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb4_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb4_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb4_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb5_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb5_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb5_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb6_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb6_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb6_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 70 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 72 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_
   v2_03_a/data/xps_central_dma_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 30 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 31 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_cond_vars_
   v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 40 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:core_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:core_bus -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/
   data/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_br
   idge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 30 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_scheduler_
   v1_00_a/data/plb_scheduler_v2_1_0.mpd line 39 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 33 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 34 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 35 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_sync_manag
   er_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 44 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_thread_man
   ager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_thread_man
   ager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_thread_man
   ager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0
   -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthread_re
   set_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 27 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0
   -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthread_re
   set_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 28 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0
   -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthread_re
   set_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 29 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthreads_t
   imer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthreads_t
   imer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
   /home/eugene/homogeneous_port/src/hardware/MyRepository/pcores/plb_hthreads_t
   imer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 30 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_
   a/data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_
   a/data/xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 4
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_
   a/data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 10
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 4

Checking platform address map ...

Checking platform configuration ...
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 70 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 77 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:instr_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 109 - 1 master(s) : 6 slave(s)
IPNAME:plb_v46 INSTANCE:mb1_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 138 - 3 master(s) : 2 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 146 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 153 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb2_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 233 - 3 master(s) : 2 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 241 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 248 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb3_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 328 - 3 master(s) : 2 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 336 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 343 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb4_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 423 - 3 master(s) : 2 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 431 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 438 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb5_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 518 - 3 master(s) : 2 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 526 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 533 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:mb6_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 613 - 3 master(s) : 2 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 621 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 628 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:main_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 830 - 10 master(s) : 16 slave(s)
IPNAME:plb_v46 INSTANCE:core_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1051 - 4 master(s) : 6 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_1_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_1_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_1_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_1_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_1_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_1_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_2_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_2_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_2_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_2_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_2_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_2_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_3_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_3_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_3_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_3_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_3_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_3_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_4_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_4_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_4_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_4_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_4_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_4_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_5_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_5_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_5_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_5_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_5_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_5_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_6_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_6_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_6_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_6_LMB_Wait -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_6_LMB_CE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_6_LMB_UE -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 231 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data
   /mdm_v2_1_0.mpd line 230 - floating connection!
WARNING:EDK:2099 - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/syst
   em.mhs line 1141 - floating connection!
WARNING:EDK:2099 - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/syst
   em.mhs line 1143 - floating connection!
WARNING:EDK:2099 - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/syst
   em.mhs line 1159 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 15
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 334 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_1 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_2 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_3 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_4 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_5 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00
   _a/data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_6 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 288 - tcl is overriding PARAMETER C_MEM_CAS_LATENCY
   value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE
   value to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value
   to IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 756 - tcl is overriding PARAMETER C_NCK_PER_CLK value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 757 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 759 - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 769 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 770 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 771 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 772 - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 774 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX
   value to 17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 775 - tcl is overriding PARAMETER
   C_CTRL_DFI_RAS_N_0_INDEX value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 776 - tcl is overriding PARAMETER
   C_CTRL_DFI_CAS_N_0_INDEX value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 777 - tcl is overriding PARAMETER
   C_CTRL_DFI_WE_N_0_INDEX value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 778 - tcl is overriding PARAMETER
   C_CTRL_DFI_RAS_N_1_INDEX value to 20
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 779 - tcl is overriding PARAMETER
   C_CTRL_DFI_CAS_N_1_INDEX value to 21
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 780 - tcl is overriding PARAMETER
   C_CTRL_DFI_WE_N_1_INDEX value to 22
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 781 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_POP_INDEX value to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 782 - tcl is overriding PARAMETER
   C_CTRL_DFI_WRDATA_EN_INDEX value to 18
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 783 - tcl is overriding PARAMETER
   C_CTRL_DFI_RDDATA_EN_INDEX value to 19
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 784 - tcl is overriding PARAMETER
   C_CTRL_AP_OTF_ADDR12_INDEX value to 23
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 786 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 790 - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 791 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 793 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 794 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 796 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 803 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 807 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 808 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 809 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 810 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 812 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 813 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 814 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 815 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 816 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 817 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 818 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 831 - tcl is overriding PARAMETER C_SKIP_1_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 832 - tcl is overriding PARAMETER C_SKIP_2_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 833 - tcl is overriding PARAMETER C_SKIP_3_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 834 - tcl is overriding PARAMETER C_SKIP_4_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 835 - tcl is overriding PARAMETER C_SKIP_5_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 836 - tcl is overriding PARAMETER C_SKIP_6_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 837 - tcl is overriding PARAMETER C_SKIP_7_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 841 - tcl is overriding PARAMETER C_ZQCS_REPEAT_CNT
   value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0
   value to 0x00f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL1
   value to 0x010
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1
   value to 0x01b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL2
   value to 0x01c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2
   value to 0x02b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL3
   value to 0x02c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3
   value to 0x037
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL4
   value to 0x038
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4
   value to 0x047
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL5
   value to 0x048
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5
   value to 0x053
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL6
   value to 0x054
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6
   value to 0x063
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL7
   value to 0x064
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7
   value to 0x06f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL8
   value to 0x070
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8
   value to 0x081
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL9
   value to 0x082
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9
   value to 0x08e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL10
   value to 0x08f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10
   value to 0x0a4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL11
   value to 0x0a5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11
   value to 0x0b5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 866 - tcl is overriding PARAMETER C_BASEADDR_CTRL12
   value to 0x0b6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 867 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12
   value to 0x0d3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 868 - tcl is overriding PARAMETER C_BASEADDR_CTRL13
   value to 0x0d4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 869 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13
   value to 0x0ec
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 870 - tcl is overriding PARAMETER C_BASEADDR_CTRL14
   value to 0x0ed
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 871 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14
   value to 0x106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 872 - tcl is overriding PARAMETER C_BASEADDR_CTRL15
   value to 0x107
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 873 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15
   value to 0x107
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 874 - tcl is overriding PARAMETER C_BASEADDR_CTRL16
   value to 0x108
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 875 - tcl is overriding PARAMETER C_HIGHADDR_CTRL16
   value to 0x110
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 905 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_22
   value to 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC0070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 906 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_21
   value to 0x0070001C0070001C0070001C0070001C0070001D0070001C0072001C0070000C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 907 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_20
   value to 0x0070001C0070001C0070001C0070001C0070001C0070001C0070001D0070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 908 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1F
   value to 0x0070001C0070001C0070001C0070001C0070001C0070001C0070001C0070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 909 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1E
   value to 0x0070001C0070001C0070001C0070001C0070001C0070001C0070001C0040001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 910 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1D
   value to 0x0070001C0070001C007040080070001C0070001C0070001C0070001C0020401C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 911 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1C
   value to 0x0078001D00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 912 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B
   value to 0x0078001C00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 913 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A
   value to 0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19
   value to 0x0070001E0070001F0070001E0070001E0070001E0070201E0074001E0094201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18
   value to 0x0074011E0094211E0074011E0094211E0074011E0094211E0074011E0094211E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17
   value to 0x0074011E0094211E0074011E0094211E0074011E0094211E0070111E0070011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16
   value to 0x0070801A0070001E0070001C0070001C0070001C0070001C0020401C0078001D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15
   value to 0x00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C0070101C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14
   value to 0x0070001C007080180070001C0070001E0070001E0070001E0070400A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13
   value to 0x0070001F0070001E0070001E0070001E0070201E0074001E0094201E0074011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12
   value to 0x0094211E0074011E0094211E0074011E0094211E0070111E0070011E0070801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11
   value to 0x0070001E0070001C0070001C0070001C0070001C0020401C0078001D00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10
   value to 0x0078001C00D8201C0070101C0070001C007080180070001C0070001E0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F
   value to 0x0070001E0070400A0070001E0070001F0070001E0070001E0070001E0070201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E
   value to 0x0074001E0094201E0074011E0094211E0070111E0070011E0070801A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D
   value to 0x0070001C0070001C0070001C0020401C0070001C0070001D0078001C00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C
   value to 0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B
   value to 0x0070001E0070001F0070001E0070001E0070001E0070201E0074001E0094201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A
   value to 0x0070111E0070011E0070801A0070001E0070001C0070001C0070001C0020401C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 930 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09
   value to 0x0070001C0070001D0070001C0058201C0070101C0070001C007080180070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 931 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08
   value to 0x0070001E0070001E0070001E0070400A0070001E0070001F0070001E0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 932 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07
   value to 0x0070001E0070001E0070201E0014201E0070101E0070011E0070801A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 933 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06
   value to 0x0070001C0070001C0070001C0020401C0070001C0070001D0070001C0058201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 934 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05
   value to 0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04
   value to 0x0070001E0070001F0070001E0070001E0070001E0070001E0070001E0014201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03
   value to 0x0070101E0070011E0070801A0070001E0070001C0070001C0070001C0020401C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02
   value to 0x0070001C0070001D0070001C0058201C0070101C0070001C007080180070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01
   value to 0x0070001E0070001E0070001E0070400A0070001E0070001F0070001E0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 939 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00
   value to 0x0070001E0070001E0070001E0014201E0070101E0070011E0070801A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 945 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 946 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 947 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR3_SDRAM -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/dat
   a/mpmc_v2_1_0.mpd line 948 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 3
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/latest/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111111

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_1 core has constraints automatically generated by XPS in
implementation/microblaze_1_wrapper/microblaze_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb_1 core has constraints automatically generated by XPS in
implementation/ilmb_1_wrapper/ilmb_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb_1 core has constraints automatically generated by XPS in
implementation/dlmb_1_wrapper/dlmb_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_2 core has constraints automatically generated by XPS in
implementation/microblaze_2_wrapper/microblaze_2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb_2 core has constraints automatically generated by XPS in
implementation/ilmb_2_wrapper/ilmb_2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb_2 core has constraints automatically generated by XPS in
implementation/dlmb_2_wrapper/dlmb_2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_3 core has constraints automatically generated by XPS in
implementation/microblaze_3_wrapper/microblaze_3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb_3 core has constraints automatically generated by XPS in
implementation/ilmb_3_wrapper/ilmb_3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb_3 core has constraints automatically generated by XPS in
implementation/dlmb_3_wrapper/dlmb_3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_4 core has constraints automatically generated by XPS in
implementation/microblaze_4_wrapper/microblaze_4_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb_4 core has constraints automatically generated by XPS in
implementation/ilmb_4_wrapper/ilmb_4_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb_4 core has constraints automatically generated by XPS in
implementation/dlmb_4_wrapper/dlmb_4_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_5 core has constraints automatically generated by XPS in
implementation/microblaze_5_wrapper/microblaze_5_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb_5 core has constraints automatically generated by XPS in
implementation/ilmb_5_wrapper/ilmb_5_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb_5 core has constraints automatically generated by XPS in
implementation/dlmb_5_wrapper/dlmb_5_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_6 core has constraints automatically generated by XPS in
implementation/microblaze_6_wrapper/microblaze_6_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb_6 core has constraints automatically generated by XPS in
implementation/ilmb_6_wrapper/ilmb_6_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb_6 core has constraints automatically generated by XPS in
implementation/dlmb_6_wrapper/dlmb_6_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR3_SDRAM core has constraints automatically generated by XPS in
implementation/ddr3_sdram_wrapper/ddr3_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 43 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 70 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 77 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 84 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 93 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 102 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:instr_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 109 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 118 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb1_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 138 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 146 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 153 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 160 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 169 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 179 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:iplb_cntlr_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 188 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:ilmb_bram_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 198 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:dlmb_bram_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 205 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 213 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb2_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 233 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 241 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 248 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 255 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 264 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 274 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:iplb_cntlr_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 283 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:ilmb_bram_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 293 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:dlmb_bram_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 300 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 308 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb3_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 328 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 336 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 343 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 350 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 359 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 369 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:iplb_cntlr_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 378 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:ilmb_bram_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 388 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:dlmb_bram_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 395 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 403 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb4_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 423 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 431 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 438 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 445 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 454 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 464 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:iplb_cntlr_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 473 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:ilmb_bram_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 483 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:dlmb_bram_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 490 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 498 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb5_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 518 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 526 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 533 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 540 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 549 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 559 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:iplb_cntlr_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 568 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:ilmb_bram_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 578 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:dlmb_bram_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 585 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 593 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb6_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 613 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 621 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 628 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 635 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:dplb_cntlr_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 644 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 654 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:iplb_cntlr_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 663 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:ilmb_bram_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 673 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:dlmb_bram_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 680 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 688 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr3_sdram -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 702 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:extra_bram_cntlr -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 750 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:extra_bram_block -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 760 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 802 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 817 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:main_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 830 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:mb1_main_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 838 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:mb2_main_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 856 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:mb3_main_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 874 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:mb4_main_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 892 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:mb5_main_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 910 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:mb6_main_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 928 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:main_instr_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 946 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb1_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 958 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb2_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 970 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb3_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 982 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb4_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 994 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb5_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1006 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:main_mb6_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1018 - Copying cache implementation netlist
IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1030 - Copying cache implementation netlist
IPNAME:plb_cond_vars INSTANCE:cond_vars -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1040 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:core_bus -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1051 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1059 - Copying cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1073 - Copying cache implementation netlist
IPNAME:plb_scheduler INSTANCE:scheduler -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1087 - Copying cache implementation netlist
IPNAME:plb_sync_manager INSTANCE:sync_manager -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1113 - Copying cache implementation netlist
IPNAME:plb_thread_manager INSTANCE:thread_manager -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1128 - Copying cache implementation netlist
IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1153 - Copying cache implementation netlist
IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1170 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1178 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 102 - elaborating IP
IPNAME:bram_block INSTANCE:ilmb_bram_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 198 - elaborating IP
IPNAME:bram_block INSTANCE:dlmb_bram_1 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 205 - elaborating IP
IPNAME:bram_block INSTANCE:ilmb_bram_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 293 - elaborating IP
IPNAME:bram_block INSTANCE:dlmb_bram_2 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 300 - elaborating IP
IPNAME:bram_block INSTANCE:ilmb_bram_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 388 - elaborating IP
IPNAME:bram_block INSTANCE:dlmb_bram_3 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 395 - elaborating IP
IPNAME:bram_block INSTANCE:ilmb_bram_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 483 - elaborating IP
IPNAME:bram_block INSTANCE:dlmb_bram_4 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 490 - elaborating IP
IPNAME:bram_block INSTANCE:ilmb_bram_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 578 - elaborating IP
IPNAME:bram_block INSTANCE:dlmb_bram_5 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 585 - elaborating IP
IPNAME:bram_block INSTANCE:ilmb_bram_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 673 - elaborating IP
IPNAME:bram_block INSTANCE:dlmb_bram_6 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 680 - elaborating IP
IPNAME:bram_block INSTANCE:extra_bram_block -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 760 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 766 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 8.00 seconds

Constructing platform-level connectivity ...
Completion time: 3.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 766 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:cond_vars -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1040 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:scheduler -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1087 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:sync_manager -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thread_manager -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1128 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plb_hthread_reset_core_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plb_hthreads_timer_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1170 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_intc_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 1187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
ERROR:HDLCompiler:410 - "/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/synthesis/../hdl/xps_intc_0_wrapper.vhd" Line 96: Expression has 4 elements ; expected 1
ERROR:HDLCompiler:410 - "/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/synthesis/../hdl/xps_intc_0_wrapper.vhd" Line 127: Expression has 10 elements ; expected 1
ERROR:HDLCompiler:410 - "/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/synthesis/../hdl/xps_intc_0_wrapper.vhd" Line 128: Expression has 10 elements ; expected 1
ERROR:HDLCompiler:410 - "/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/synthesis/../hdl/xps_intc_0_wrapper.vhd" Line 129: Expression has 10 elements ; expected 1
ERROR:HDLCompiler:410 - "/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/synthesis/../hdl/xps_intc_0_wrapper.vhd" Line 133: Expression has 10 elements ; expected 1
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/synt
   hesis/xps_intc_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/system.
mhs line 766 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/latest/ISE_DS/ISE/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/implem
entation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/xps_intc_0_wrapper.ngc] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/__xps/system.filters
Done writing Tab View settings to:
	/home/eugene/homogeneous_port/src/platforms/xilinx/ml605_fast_lmb/design/__xps/system.gui
