#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Nov 16 13:09:51 2022
# Process ID: 4560
# Current directory: C:/Users/andyc/Documents/ECE-351-Project/Signal Generator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15208 C:\Users\andyc\Documents\ECE-351-Project\Signal Generator\Signal Generator.xpr
# Log file: C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/vivado.log
# Journal file: C:/Users/andyc/Documents/ECE-351-Project/Signal Generator\vivado.jou
# Running On: AndysLaptop, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 16967 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.xpr}
update_compile_order -fileset sources_1
generate_target Simulation [get_files {C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/ip/c_accum_1/c_accum_1.xci}]
export_ip_user_files -of_objects [get_files {C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/ip/c_accum_1/c_accum_1.xci}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/ip/c_accum_1/c_accum_1.xci}}] -directory {C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.ip_user_files} -ipstatic_source_dir {C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.cache/compile_simlib/modelsim} {questa=C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.cache/compile_simlib/questa} {riviera=C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.cache/compile_simlib/riviera} {activehdl=C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config {C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/phase_test_behav-10-25-2022.wcfg}
source phase_test.tcl
close_sim
close [ open {C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/new/main.vhd} w ]
add_files {{C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/new/main.vhd}}
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Write_Depth_A {1563} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/waveforms.coe}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files {{c:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{c:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
launch_runs blk_mem_gen_0_synth_1 -jobs 6
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files {{c:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -directory {C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.ip_user_files} -ipstatic_source_dir {C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.cache/compile_simlib/modelsim} {questa=C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.cache/compile_simlib/questa} {riviera=C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.cache/compile_simlib/riviera} {activehdl=C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_project {C:/Users/andyc/Documents/ECE-351-Project/ECE 351 Lab 3/ECE 351 Lab 3.xpr}
update_compile_order -fileset sources_1
close_project
create_project {ece351 hw3} {C:/Users/andyc/Documents/ECE-351-Project/ece351 hw3} -part xc7a35tcpg236-1
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse {C:/Users/andyc/Downloads/FAtime1.vhd C:/Users/andyc/Downloads/FAtime2.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000}
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
file mkdir {C:/Users/andyc/Documents/ECE-351-Project/ece351 hw3/ece351 hw3.srcs/constrs_1/new}
close [ open {C:/Users/andyc/Documents/ECE-351-Project/ece351 hw3/ece351 hw3.srcs/constrs_1/new/a.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/andyc/Documents/ECE-351-Project/ece351 hw3/ece351 hw3.srcs/constrs_1/new/a.xdc}}
set_property target_constrs_file {C:/Users/andyc/Documents/ECE-351-Project/ece351 hw3/ece351 hw3.srcs/constrs_1/new/a.xdc} [current_fileset -constrset]
save_constraints -force
close_design
