
-- Parsing `timer.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend.
Parsing Verilog input from `timer.v' to AST representation.
Generating RTLIL representation for module `\counter'.
Successfully finished Verilog frontend.

-- Executing script file `scripts/synthesize.ys' --

2. Executing HIERARCHY pass (managing design hierarchy).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\counter.$proc$timer.v:22$24'.
  Set init value: \v_count = 10'0000000000
Found init rule in `\counter.$proc$timer.v:21$23'.
  Set init value: \h_count = 9'000000000
Found init rule in `\counter.$proc$timer.v:19$22'.
  Set init value: \v_sync = 1'1
Found init rule in `\counter.$proc$timer.v:18$21'.
  Set init value: \v_porch = 1'0
Found init rule in `\counter.$proc$timer.v:16$20'.
  Set init value: \h_sync = 1'1
Found init rule in `\counter.$proc$timer.v:15$19'.
  Set init value: \h_porch = 1'0

3.4. Executing PROC_ARST pass (detect async resets in processes).

3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\counter.$proc$timer.v:22$24'.
     1/1: $1\v_count[9:0]
Creating decoders for process `\counter.$proc$timer.v:21$23'.
     1/1: $1\h_count[8:0]
Creating decoders for process `\counter.$proc$timer.v:19$22'.
     1/1: $1\v_sync[0:0]
Creating decoders for process `\counter.$proc$timer.v:18$21'.
     1/1: $1\v_porch[0:0]
Creating decoders for process `\counter.$proc$timer.v:16$20'.
     1/1: $1\h_sync[0:0]
Creating decoders for process `\counter.$proc$timer.v:15$19'.
     1/1: $1\h_porch[0:0]
Creating decoders for process `\counter.$proc$timer.v:55$11'.
     1/3: $0\v_count[9:0]
     2/3: $0\v_sync[0:0]
     3/3: $0\v_porch[0:0]
Creating decoders for process `\counter.$proc$timer.v:31$3'.
     1/3: $0\h_count[8:0]
     2/3: $0\h_sync[0:0]
     3/3: $0\h_porch[0:0]

3.6. Executing PROC_DLATCH pass (convert process syncs to latches).

3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\counter.\v_porch' using process `\counter.$proc$timer.v:55$11'.
  created $dff cell `$procdff$73' with negative edge clock.
Creating register for signal `\counter.\v_sync' using process `\counter.$proc$timer.v:55$11'.
  created $dff cell `$procdff$74' with negative edge clock.
Creating register for signal `\counter.\v_count' using process `\counter.$proc$timer.v:55$11'.
  created $dff cell `$procdff$75' with negative edge clock.
Creating register for signal `\counter.\h_porch' using process `\counter.$proc$timer.v:31$3'.
  created $dff cell `$procdff$76' with positive edge clock.
Creating register for signal `\counter.\h_sync' using process `\counter.$proc$timer.v:31$3'.
  created $dff cell `$procdff$77' with positive edge clock.
Creating register for signal `\counter.\h_count' using process `\counter.$proc$timer.v:31$3'.
  created $dff cell `$procdff$78' with positive edge clock.

3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `counter.$proc$timer.v:22$24'.
Removing empty process `counter.$proc$timer.v:21$23'.
Removing empty process `counter.$proc$timer.v:19$22'.
Removing empty process `counter.$proc$timer.v:18$21'.
Removing empty process `counter.$proc$timer.v:16$20'.
Removing empty process `counter.$proc$timer.v:15$19'.
Found and cleaned up 4 empty switches in `\counter.$proc$timer.v:55$11'.
Removing empty process `counter.$proc$timer.v:55$11'.
Found and cleaned up 4 empty switches in `\counter.$proc$timer.v:31$3'.
Removing empty process `counter.$proc$timer.v:31$3'.
Cleaned up 8 empty switches.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$71 (pure)
    Root of a mux tree: $procmux$65 (pure)
    Root of a mux tree: $procmux$53 (pure)
    Root of a mux tree: $procmux$47 (pure)
    Root of a mux tree: $procmux$41 (pure)
    Root of a mux tree: $procmux$29 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

4.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
  removing unused `$mux' cell `$procmux$45'.
  removing unused `$mux' cell `$procmux$47'.
  removing unused `$dff' cell `$procdff$73'.
  removing unused non-port wire \v_porch.
  removed 1 unused temporary wires.

4.8. Executing OPT_EXPR pass (perform const folding).

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$29 (pure)
    Root of a mux tree: $procmux$41 (pure)
    Root of a mux tree: $procmux$53 (pure)
    Root of a mux tree: $procmux$65 (pure)
    Root of a mux tree: $procmux$71 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

4.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

4.15. Executing OPT_EXPR pass (perform const folding).

4.16. Finished OPT passes. (There is nothing left to do.)

5. Executing FSM pass (extract and optimize FSM).

5.1. Executing FSM_DETECT pass (finding FSMs in design).

5.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

5.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$29 (pure)
    Root of a mux tree: $procmux$41 (pure)
    Root of a mux tree: $procmux$53 (pure)
    Root of a mux tree: $procmux$65 (pure)
    Root of a mux tree: $procmux$71 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.

6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

6.6. Executing OPT_RMDFF pass (remove dff with constant values).

6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

6.8. Executing OPT_EXPR pass (perform const folding).

6.9. Finished OPT passes. (There is nothing left to do.)

7. Executing MEMORY pass.

7.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

7.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

7.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

7.5. Executing MEMORY_COLLECT pass (generating $mem cells).

7.6. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$29 (pure)
    Root of a mux tree: $procmux$41 (pure)
    Root of a mux tree: $procmux$53 (pure)
    Root of a mux tree: $procmux$65 (pure)
    Root of a mux tree: $procmux$71 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

8.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

8.8. Executing OPT_EXPR pass (perform const folding).

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing TECHMAP pass (map to technology primitives).

9.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.
Mapping counter.$not$timer.v:17$1 ($not) with simplemap.
Mapping counter.$not$timer.v:20$2 ($not) with simplemap.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=9:394426c56d1a028ba8fdd5469b163e04011def47.

9.2. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$add:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=9:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $add ($add).
  creating $alu model for $macc $add.
  creating $alu cell for $add: $auto$alumacc.cc:470:replace_alu$125
  created 1 $alu and 0 $macc cells.

9.3. Continuing TECHMAP pass.
Mapping counter.$add$timer.v:35$4 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=9:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.

9.4. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $alu model for $ge ($ge): new $alu
  creating $alu cell for $ge: $auto$alumacc.cc:470:replace_alu$129
  created 1 $alu and 0 $macc cells.

9.5. Continuing TECHMAP pass.
Mapping counter.$ge$timer.v:36$5 using $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping counter.$ge$timer.v:38$6 using $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.

9.6. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $alu model for $lt ($lt): new $alu
  creating $alu cell for $lt: $auto$alumacc.cc:470:replace_alu$143
  created 1 $alu and 0 $macc cells.

9.7. Continuing TECHMAP pass.
Mapping counter.$lt$timer.v:38$7 using $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping counter.$logic_and$timer.v:38$8 ($logic_and) with simplemap.
Mapping counter.$ge$timer.v:41$9 using $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping counter.$eq$timer.v:44$10 ($eq) with simplemap.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=10:394426c56d1a028ba8fdd5469b163e04011def47.

9.8. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$add:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=10:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $add ($add).
  creating $alu model for $macc $add.
  creating $alu cell for $add: $auto$alumacc.cc:470:replace_alu$176
  created 1 $alu and 0 $macc cells.

9.9. Continuing TECHMAP pass.
Mapping counter.$add$timer.v:56$12 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=10:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.

9.10. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $alu model for $ge ($ge): new $alu
  creating $alu cell for $ge: $auto$alumacc.cc:470:replace_alu$180
  created 1 $alu and 0 $macc cells.

9.11. Continuing TECHMAP pass.
Mapping counter.$ge$timer.v:57$13 using $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping counter.$ge$timer.v:59$14 using $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.

9.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $alu model for $lt ($lt): new $alu
  creating $alu cell for $lt: $auto$alumacc.cc:470:replace_alu$194
  created 1 $alu and 0 $macc cells.

9.13. Continuing TECHMAP pass.
Mapping counter.$lt$timer.v:59$15 using $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping counter.$logic_and$timer.v:59$16 ($logic_and) with simplemap.
Mapping counter.$ge$timer.v:62$17 using $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping counter.$eq$timer.v:65$18 ($eq) with simplemap.
Mapping counter.$procmux$27 ($mux) with simplemap.
Mapping counter.$procmux$29 ($mux) with simplemap.
Mapping counter.$procmux$33 ($mux) with simplemap.
Mapping counter.$procmux$36 ($mux) with simplemap.
Mapping counter.$procmux$39 ($mux) with simplemap.
Mapping counter.$procmux$41 ($mux) with simplemap.
Mapping counter.$procmux$51 ($mux) with simplemap.
Mapping counter.$procmux$53 ($mux) with simplemap.
Mapping counter.$procmux$57 ($mux) with simplemap.
Mapping counter.$procmux$60 ($mux) with simplemap.
Mapping counter.$procmux$63 ($mux) with simplemap.
Mapping counter.$procmux$65 ($mux) with simplemap.
Mapping counter.$procmux$69 ($mux) with simplemap.
Mapping counter.$procmux$71 ($mux) with simplemap.
Mapping counter.$procdff$74 ($dff) with simplemap.
Mapping counter.$procdff$75 ($dff) with simplemap.
Mapping counter.$procdff$76 ($dff) with simplemap.
Mapping counter.$procdff$77 ($dff) with simplemap.
Mapping counter.$procdff$78 ($dff) with simplemap.

9.14. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 9
Parameter \Y_WIDTH = 9
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=9\Y_WIDTH=9'.

9.15. Continuing TECHMAP pass.
Mapping counter.$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=9\Y_WIDTH=9.
Mapping counter.$techmap$ge$timer.v:36$5.$auto$alumacc.cc:58:get_gt$136 ($or) with simplemap.
Mapping counter.$techmap$ge$timer.v:36$5.$auto$alumacc.cc:58:get_gt$138 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:36$5.$auto$alumacc.cc:78:get_cf$134 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:36$5.$auto$alumacc.cc:64:get_eq$132 ($reduce_and) with simplemap.

9.16. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 9
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=32\Y_WIDTH=32'.

9.17. Continuing TECHMAP pass.
Mapping counter.$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=32\Y_WIDTH=32.
Mapping counter.$techmap$ge$timer.v:36$5.$auto$alumacc.cc:502:replace_alu$140 ($reduce_or) with simplemap.
Mapping counter.$techmap$ge$timer.v:38$6.$auto$alumacc.cc:58:get_gt$136 ($or) with simplemap.
Mapping counter.$techmap$ge$timer.v:38$6.$auto$alumacc.cc:58:get_gt$138 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:38$6.$auto$alumacc.cc:78:get_cf$134 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:38$6.$auto$alumacc.cc:64:get_eq$132 ($reduce_and) with simplemap.
Mapping counter.$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=32\Y_WIDTH=32.
Mapping counter.$techmap$ge$timer.v:38$6.$auto$alumacc.cc:502:replace_alu$140 ($reduce_or) with simplemap.
Mapping counter.$techmap$lt$timer.v:38$7.$auto$alumacc.cc:78:get_cf$146 ($not) with simplemap.
Mapping counter.$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=32\Y_WIDTH=32.
Mapping counter.$techmap$ge$timer.v:41$9.$auto$alumacc.cc:58:get_gt$136 ($or) with simplemap.
Mapping counter.$techmap$ge$timer.v:41$9.$auto$alumacc.cc:58:get_gt$138 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:41$9.$auto$alumacc.cc:78:get_cf$134 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:41$9.$auto$alumacc.cc:64:get_eq$132 ($reduce_and) with simplemap.
Mapping counter.$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=32\Y_WIDTH=32.
Mapping counter.$techmap$ge$timer.v:41$9.$auto$alumacc.cc:502:replace_alu$140 ($reduce_or) with simplemap.

9.18. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 10
Parameter \Y_WIDTH = 10
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=10\Y_WIDTH=10'.

9.19. Continuing TECHMAP pass.
Mapping counter.$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=10\Y_WIDTH=10.
Mapping counter.$techmap$ge$timer.v:57$13.$auto$alumacc.cc:58:get_gt$187 ($or) with simplemap.
Mapping counter.$techmap$ge$timer.v:57$13.$auto$alumacc.cc:58:get_gt$189 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:57$13.$auto$alumacc.cc:78:get_cf$185 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:57$13.$auto$alumacc.cc:64:get_eq$183 ($reduce_and) with simplemap.

9.20. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 10
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=10\B_WIDTH=32\Y_WIDTH=32'.

9.21. Continuing TECHMAP pass.
Mapping counter.$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=10\B_WIDTH=32\Y_WIDTH=32.
Mapping counter.$techmap$ge$timer.v:57$13.$auto$alumacc.cc:502:replace_alu$191 ($reduce_or) with simplemap.
Mapping counter.$techmap$ge$timer.v:59$14.$auto$alumacc.cc:58:get_gt$187 ($or) with simplemap.
Mapping counter.$techmap$ge$timer.v:59$14.$auto$alumacc.cc:58:get_gt$189 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:59$14.$auto$alumacc.cc:78:get_cf$185 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:59$14.$auto$alumacc.cc:64:get_eq$183 ($reduce_and) with simplemap.
Mapping counter.$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=10\B_WIDTH=32\Y_WIDTH=32.
Mapping counter.$techmap$ge$timer.v:59$14.$auto$alumacc.cc:502:replace_alu$191 ($reduce_or) with simplemap.
Mapping counter.$techmap$lt$timer.v:59$15.$auto$alumacc.cc:78:get_cf$197 ($not) with simplemap.
Mapping counter.$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=10\B_WIDTH=32\Y_WIDTH=32.
Mapping counter.$techmap$ge$timer.v:62$17.$auto$alumacc.cc:58:get_gt$187 ($or) with simplemap.
Mapping counter.$techmap$ge$timer.v:62$17.$auto$alumacc.cc:58:get_gt$189 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:62$17.$auto$alumacc.cc:78:get_cf$185 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:62$17.$auto$alumacc.cc:64:get_eq$183 ($reduce_and) with simplemap.
Mapping counter.$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=10\B_WIDTH=32\Y_WIDTH=32.
Mapping counter.$techmap$ge$timer.v:62$17.$auto$alumacc.cc:502:replace_alu$191 ($reduce_or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$xor$<techmap.v>:262$302 ($xor) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$xor$<techmap.v>:263$303 ($xor) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$and$<techmap.v>:260$301 ($and) with simplemap.

9.22. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 9
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=9'.

9.23. Executing PROC pass (convert processes to netlists).

9.23.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.23.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

9.23.3. Executing PROC_INIT pass (extract init attributes).

9.23.4. Executing PROC_ARST pass (detect async resets in processes).

9.23.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=9.$proc$<techmap.v>:207$615'.
     1/18: $0\p[8:0] [8]
     2/18: $0\g[8:0] [8]
     3/18: $0\p[8:0] [6]
     4/18: $0\g[8:0] [6]
     5/18: $0\p[8:0] [4]
     6/18: $0\g[8:0] [4]
     7/18: $0\p[8:0] [2]
     8/18: $0\g[8:0] [2]
     9/18: $0\p[8:0] [5]
    10/18: $0\g[8:0] [5]
    11/18: $0\p[8:0] [7]
    12/18: $0\g[8:0] [7]
    13/18: $0\p[8:0] [3]
    14/18: $0\g[8:0] [3]
    15/18: $0\p[8:0] [1]
    16/18: $0\g[8:0] [1]
    17/18: $0\g[8:0] [0]
    18/18: $0\p[8:0] [0]

9.23.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=9.\p' from process `$paramod\_90_lcu\WIDTH=9.$proc$<techmap.v>:207$615'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=9.\g' from process `$paramod\_90_lcu\WIDTH=9.$proc$<techmap.v>:207$615'.

9.23.7. Executing PROC_DFF pass (convert process syncs to FFs).

9.23.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=9.$proc$<techmap.v>:207$615'.
Cleaned up 0 empty switches.

9.24. Executing OPT pass (performing simple optimizations).

9.24.1. Executing OPT_EXPR pass (perform const folding).

9.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=9'.
Removed a total of 0 cells.

9.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

9.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=9..
  removing unused `$and' cell `$and$<techmap.v>:222$620'.
  removing unused `$and' cell `$and$<techmap.v>:222$632'.
  removing unused `$and' cell `$and$<techmap.v>:222$638'.
  removing unused `$and' cell `$and$<techmap.v>:230$641'.
  removing unused `$and' cell `$and$<techmap.v>:230$644'.
  removing unused `$and' cell `$and$<techmap.v>:230$647'.
  removing unused `$and' cell `$and$<techmap.v>:230$650'.
  removing unused `$and' cell `$and$<techmap.v>:230$653'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

9.24.5. Finished fast OPT passes.

9.25. Continuing TECHMAP pass.
Mapping counter.$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu using $paramod\_90_lcu\WIDTH=9.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$ternary$<techmap.v>:258$300 ($mux) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$not$<techmap.v>:258$299 ($not) with simplemap.
Mapping counter.$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.B_conv ($pos) with simplemap.
Mapping counter.$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.A_conv ($pos) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346 ($xor) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347 ($xor) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345 ($and) with simplemap.

9.26. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=32'.

9.27. Executing PROC pass (convert processes to netlists).

9.27.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.27.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

9.27.3. Executing PROC_INIT pass (extract init attributes).

9.27.4. Executing PROC_ARST pass (detect async resets in processes).

9.27.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$836'.
     1/64: $0\p[31:0] [30]
     2/64: $0\g[31:0] [30]
     3/64: $0\p[31:0] [28]
     4/64: $0\g[31:0] [28]
     5/64: $0\p[31:0] [26]
     6/64: $0\g[31:0] [26]
     7/64: $0\p[31:0] [24]
     8/64: $0\g[31:0] [24]
     9/64: $0\p[31:0] [22]
    10/64: $0\g[31:0] [22]
    11/64: $0\p[31:0] [20]
    12/64: $0\g[31:0] [20]
    13/64: $0\p[31:0] [18]
    14/64: $0\g[31:0] [18]
    15/64: $0\p[31:0] [16]
    16/64: $0\g[31:0] [16]
    17/64: $0\p[31:0] [14]
    18/64: $0\g[31:0] [14]
    19/64: $0\p[31:0] [12]
    20/64: $0\g[31:0] [12]
    21/64: $0\p[31:0] [10]
    22/64: $0\g[31:0] [10]
    23/64: $0\p[31:0] [8]
    24/64: $0\g[31:0] [8]
    25/64: $0\p[31:0] [6]
    26/64: $0\g[31:0] [6]
    27/64: $0\p[31:0] [4]
    28/64: $0\g[31:0] [4]
    29/64: $0\p[31:0] [2]
    30/64: $0\g[31:0] [2]
    31/64: $0\p[31:0] [29]
    32/64: $0\g[31:0] [29]
    33/64: $0\p[31:0] [25]
    34/64: $0\g[31:0] [25]
    35/64: $0\p[31:0] [21]
    36/64: $0\g[31:0] [21]
    37/64: $0\p[31:0] [17]
    38/64: $0\g[31:0] [17]
    39/64: $0\p[31:0] [13]
    40/64: $0\g[31:0] [13]
    41/64: $0\p[31:0] [9]
    42/64: $0\g[31:0] [9]
    43/64: $0\p[31:0] [5]
    44/64: $0\g[31:0] [5]
    45/64: $0\p[31:0] [27]
    46/64: $0\g[31:0] [27]
    47/64: $0\p[31:0] [19]
    48/64: $0\g[31:0] [19]
    49/64: $0\p[31:0] [11]
    50/64: $0\g[31:0] [11]
    51/64: $0\p[31:0] [23]
    52/64: $0\g[31:0] [23]
    53/64: $0\p[31:0] [31]
    54/64: $0\g[31:0] [31]
    55/64: $0\p[31:0] [15]
    56/64: $0\g[31:0] [15]
    57/64: $0\p[31:0] [7]
    58/64: $0\g[31:0] [7]
    59/64: $0\p[31:0] [3]
    60/64: $0\g[31:0] [3]
    61/64: $0\p[31:0] [1]
    62/64: $0\g[31:0] [1]
    63/64: $0\g[31:0] [0]
    64/64: $0\p[31:0] [0]

9.27.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=32.\p' from process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$836'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=32.\g' from process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$836'.

9.27.7. Executing PROC_DFF pass (convert process syncs to FFs).

9.27.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$836'.
Cleaned up 0 empty switches.

9.28. Executing OPT pass (performing simple optimizations).

9.28.1. Executing OPT_EXPR pass (perform const folding).

9.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=32'.
Removed a total of 0 cells.

9.28.3. Executing OPT_RMDFF pass (remove dff with constant values).

9.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=32..
  removing unused `$and' cell `$and$<techmap.v>:222$841'.
  removing unused `$and' cell `$and$<techmap.v>:222$889'.
  removing unused `$and' cell `$and$<techmap.v>:222$913'.
  removing unused `$and' cell `$and$<techmap.v>:222$925'.
  removing unused `$and' cell `$and$<techmap.v>:222$931'.
  removing unused `$and' cell `$and$<techmap.v>:230$934'.
  removing unused `$and' cell `$and$<techmap.v>:230$937'.
  removing unused `$and' cell `$and$<techmap.v>:230$940'.
  removing unused `$and' cell `$and$<techmap.v>:230$943'.
  removing unused `$and' cell `$and$<techmap.v>:230$946'.
  removing unused `$and' cell `$and$<techmap.v>:230$949'.
  removing unused `$and' cell `$and$<techmap.v>:230$952'.
  removing unused `$and' cell `$and$<techmap.v>:230$955'.
  removing unused `$and' cell `$and$<techmap.v>:230$958'.
  removing unused `$and' cell `$and$<techmap.v>:230$961'.
  removing unused `$and' cell `$and$<techmap.v>:230$964'.
  removing unused `$and' cell `$and$<techmap.v>:230$967'.
  removing unused `$and' cell `$and$<techmap.v>:230$970'.
  removing unused `$and' cell `$and$<techmap.v>:230$973'.
  removing unused `$and' cell `$and$<techmap.v>:230$976'.
  removing unused `$and' cell `$and$<techmap.v>:230$979'.
  removing unused `$and' cell `$and$<techmap.v>:230$982'.
  removing unused `$and' cell `$and$<techmap.v>:230$985'.
  removing unused `$and' cell `$and$<techmap.v>:230$988'.
  removing unused `$and' cell `$and$<techmap.v>:230$991'.
  removing unused `$and' cell `$and$<techmap.v>:230$994'.
  removing unused `$and' cell `$and$<techmap.v>:230$997'.
  removing unused `$and' cell `$and$<techmap.v>:230$1000'.
  removing unused `$and' cell `$and$<techmap.v>:230$1003'.
  removing unused `$and' cell `$and$<techmap.v>:230$1006'.
  removing unused `$and' cell `$and$<techmap.v>:230$1009'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

9.28.5. Finished fast OPT passes.

9.29. Continuing TECHMAP pass.
Mapping counter.$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344 ($mux) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.B_conv ($pos) with simplemap.
Mapping counter.$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.A_conv ($pos) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346 ($xor) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347 ($xor) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345 ($and) with simplemap.
Mapping counter.$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344 ($mux) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.B_conv ($pos) with simplemap.
Mapping counter.$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.A_conv ($pos) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346 ($xor) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347 ($xor) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345 ($and) with simplemap.
Mapping counter.$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344 ($mux) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343 ($not) with simplemap.
Mapping counter.$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.B_conv ($pos) with simplemap.
Mapping counter.$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.A_conv ($pos) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346 ($xor) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347 ($xor) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345 ($and) with simplemap.
Mapping counter.$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344 ($mux) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.B_conv ($pos) with simplemap.
Mapping counter.$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.A_conv ($pos) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$xor$<techmap.v>:262$436 ($xor) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$xor$<techmap.v>:263$437 ($xor) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$and$<techmap.v>:260$435 ($and) with simplemap.

9.30. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 10
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=10'.

9.31. Executing PROC pass (convert processes to netlists).

9.31.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.31.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

9.31.3. Executing PROC_INIT pass (extract init attributes).

9.31.4. Executing PROC_ARST pass (detect async resets in processes).

9.31.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=10.$proc$<techmap.v>:207$1610'.
     1/20: $0\p[9:0] [8]
     2/20: $0\g[9:0] [8]
     3/20: $0\p[9:0] [6]
     4/20: $0\g[9:0] [6]
     5/20: $0\p[9:0] [4]
     6/20: $0\g[9:0] [4]
     7/20: $0\p[9:0] [2]
     8/20: $0\g[9:0] [2]
     9/20: $0\p[9:0] [9]
    10/20: $0\g[9:0] [9]
    11/20: $0\p[9:0] [5]
    12/20: $0\g[9:0] [5]
    13/20: $0\p[9:0] [7]
    14/20: $0\g[9:0] [7]
    15/20: $0\p[9:0] [3]
    16/20: $0\g[9:0] [3]
    17/20: $0\p[9:0] [1]
    18/20: $0\g[9:0] [1]
    19/20: $0\g[9:0] [0]
    20/20: $0\p[9:0] [0]

9.31.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=10.\p' from process `$paramod\_90_lcu\WIDTH=10.$proc$<techmap.v>:207$1610'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=10.\g' from process `$paramod\_90_lcu\WIDTH=10.$proc$<techmap.v>:207$1610'.

9.31.7. Executing PROC_DFF pass (convert process syncs to FFs).

9.31.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=10.$proc$<techmap.v>:207$1610'.
Cleaned up 0 empty switches.

9.32. Executing OPT pass (performing simple optimizations).

9.32.1. Executing OPT_EXPR pass (perform const folding).

9.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=10'.
Removed a total of 0 cells.

9.32.3. Executing OPT_RMDFF pass (remove dff with constant values).

9.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=10..
  removing unused `$and' cell `$and$<techmap.v>:222$1615'.
  removing unused `$and' cell `$and$<techmap.v>:222$1630'.
  removing unused `$and' cell `$and$<techmap.v>:222$1636'.
  removing unused `$and' cell `$and$<techmap.v>:230$1639'.
  removing unused `$and' cell `$and$<techmap.v>:230$1642'.
  removing unused `$and' cell `$and$<techmap.v>:230$1645'.
  removing unused `$and' cell `$and$<techmap.v>:230$1648'.
  removing unused `$and' cell `$and$<techmap.v>:230$1651'.
  removing unused `$and' cell `$and$<techmap.v>:230$1654'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

9.32.5. Finished fast OPT passes.

9.33. Continuing TECHMAP pass.
Mapping counter.$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu using $paramod\_90_lcu\WIDTH=10.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$ternary$<techmap.v>:258$434 ($mux) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$not$<techmap.v>:258$433 ($not) with simplemap.
Mapping counter.$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.B_conv ($pos) with simplemap.
Mapping counter.$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.A_conv ($pos) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480 ($xor) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481 ($xor) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479 ($and) with simplemap.
Mapping counter.$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478 ($mux) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.B_conv ($pos) with simplemap.
Mapping counter.$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.A_conv ($pos) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480 ($xor) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481 ($xor) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479 ($and) with simplemap.
Mapping counter.$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478 ($mux) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.B_conv ($pos) with simplemap.
Mapping counter.$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.A_conv ($pos) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480 ($xor) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481 ($xor) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479 ($and) with simplemap.
Mapping counter.$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478 ($mux) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477 ($not) with simplemap.
Mapping counter.$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.B_conv ($pos) with simplemap.
Mapping counter.$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.A_conv ($pos) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480 ($xor) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481 ($xor) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479 ($and) with simplemap.
Mapping counter.$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478 ($mux) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.B_conv ($pos) with simplemap.
Mapping counter.$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.A_conv ($pos) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$or$<techmap.v>:229$652 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$or$<techmap.v>:229$649 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$or$<techmap.v>:229$646 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$or$<techmap.v>:229$643 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$or$<techmap.v>:229$640 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$or$<techmap.v>:221$637 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$or$<techmap.v>:221$634 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$or$<techmap.v>:221$631 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$or$<techmap.v>:221$628 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$or$<techmap.v>:221$625 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$or$<techmap.v>:221$622 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$or$<techmap.v>:221$619 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$or$<techmap.v>:212$617 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:229$651 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:229$648 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:229$645 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:229$642 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:229$639 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:222$635 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:222$629 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:222$626 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:222$623 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:221$636 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:221$633 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:221$630 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:221$627 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:221$624 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:221$621 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:221$618 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:212$616 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$or$<techmap.v>:221$1629 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$or$<techmap.v>:221$1626 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$or$<techmap.v>:221$1623 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$or$<techmap.v>:221$1620 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$or$<techmap.v>:221$1617 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$or$<techmap.v>:221$1614 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$or$<techmap.v>:212$1612 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:229$1652 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:229$1649 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:229$1646 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:229$1643 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:229$1640 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:229$1637 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:222$1633 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:222$1627 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:222$1624 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:222$1621 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:222$1618 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:221$1634 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:221$1631 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:221$1628 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:221$1625 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:221$1622 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:221$1619 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:221$1616 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:221$1613 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:212$1611 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:212$837 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$839 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$842 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$845 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$848 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$851 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$854 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$857 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$860 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$863 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$866 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$869 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$872 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$875 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$878 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$881 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$884 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$887 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$890 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$893 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$896 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$899 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$902 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$905 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$908 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$911 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$914 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$917 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$920 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$923 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$926 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$929 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$844 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$847 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$850 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$853 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$856 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$859 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$862 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$865 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$868 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$871 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$874 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$877 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$880 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$883 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$886 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$892 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$895 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$898 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$901 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$904 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$907 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$910 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$916 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$919 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$922 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$928 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1001 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1004 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1007 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$932 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$935 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$938 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$941 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$944 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$947 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$950 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$953 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$956 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$959 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$962 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$965 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$968 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$971 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$974 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$977 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$980 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$983 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$986 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$989 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$992 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$995 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$998 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:212$838 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$840 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$843 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$846 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$849 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$852 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$855 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$858 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$861 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$864 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$867 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$870 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$873 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$876 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$879 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$882 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$885 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$888 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$891 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$894 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$897 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$900 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$903 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$906 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$909 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$912 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$915 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$918 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$921 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$924 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$927 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$930 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1002 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1005 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1008 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$933 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$936 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$939 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$942 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$945 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$948 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$951 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$954 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$957 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$960 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$963 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$966 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$969 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$972 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$975 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$978 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$981 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$984 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$987 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$990 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$993 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$996 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$999 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:212$837 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$839 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$842 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$845 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$848 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$851 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$854 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$857 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$860 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$863 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$866 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$869 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$872 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$875 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$878 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$881 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$884 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$887 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$890 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$893 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$896 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$899 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$902 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$905 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$908 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$911 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$914 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$917 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$920 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$923 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$926 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$929 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$844 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$847 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$850 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$853 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$856 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$859 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$862 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$865 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$868 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$871 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$874 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$877 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$880 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$883 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$886 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$892 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$895 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$898 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$901 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$904 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$907 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$910 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$916 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$919 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$922 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$928 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1001 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1004 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1007 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$932 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$935 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$938 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$941 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$944 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$947 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$950 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$953 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$956 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$959 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$962 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$965 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$968 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$971 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$974 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$977 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$980 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$983 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$986 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$989 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$992 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$995 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$998 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:212$838 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$840 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$843 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$846 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$849 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$852 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$855 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$858 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$861 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$864 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$867 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$870 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$873 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$876 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$879 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$882 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$885 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$888 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$891 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$894 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$897 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$900 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$903 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$906 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$909 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$912 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$915 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$918 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$921 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$924 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$927 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$930 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1002 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1005 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1008 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$933 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$936 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$939 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$942 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$945 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$948 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$951 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$954 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$957 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$960 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$963 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$966 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$969 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$972 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$975 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$978 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$981 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$984 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$987 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$990 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$993 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$996 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$999 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:212$837 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$839 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$842 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$845 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$848 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$851 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$854 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$857 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$860 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$863 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$866 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$869 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$872 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$875 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$878 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$881 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$884 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$887 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$890 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$893 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$896 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$899 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$902 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$905 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$908 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$911 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$914 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$917 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$920 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$923 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$926 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$929 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$844 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$847 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$850 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$853 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$856 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$859 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$862 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$865 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$868 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$871 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$874 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$877 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$880 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$883 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$886 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$892 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$895 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$898 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$901 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$904 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$907 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$910 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$916 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$919 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$922 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$928 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$1001 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$1004 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$1007 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$932 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$935 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$938 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$941 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$944 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$947 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$950 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$953 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$956 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$959 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$962 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$965 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$968 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$971 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$974 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$977 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$980 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$983 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$986 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$989 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$992 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$995 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$998 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:212$838 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$840 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$843 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$846 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$849 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$852 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$855 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$858 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$861 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$864 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$867 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$870 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$873 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$876 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$879 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$882 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$885 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$888 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$891 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$894 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$897 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$900 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$903 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$906 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$909 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$912 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$915 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$918 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$921 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$924 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$927 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$930 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:229$1002 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:229$1005 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:229$1008 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:229$933 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:229$936 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:229$939 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:229$942 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:229$945 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:229$948 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:229$951 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:229$954 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:229$957 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:229$960 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:229$963 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:229$966 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:229$969 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:229$972 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:229$975 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:229$978 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:229$981 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:229$984 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:229$987 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:229$990 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:229$993 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:229$996 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:229$999 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:212$837 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$839 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$842 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$845 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$848 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$851 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$854 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$857 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$860 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$863 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$866 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$869 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$872 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$875 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$878 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$881 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$884 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$887 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$890 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$893 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$896 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$899 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$902 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$905 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$908 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$911 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$914 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$917 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$920 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$923 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$926 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$929 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$844 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$847 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$850 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$853 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$856 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$859 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$862 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$865 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$868 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$871 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$874 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$877 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$880 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$883 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$886 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$892 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$895 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$898 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$901 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$904 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$907 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$910 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$916 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$919 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$922 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$928 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1001 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1004 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1007 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$932 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$935 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$938 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$941 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$944 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$947 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$950 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$953 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$956 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$959 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$962 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$965 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$968 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$971 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$974 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$977 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$980 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$983 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$986 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$989 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$992 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$995 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$998 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:212$838 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$840 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$843 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$846 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$849 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$852 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$855 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$858 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$861 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$864 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$867 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$870 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$873 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$876 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$879 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$882 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$885 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$888 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$891 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$894 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$897 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$900 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$903 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$906 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$909 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$912 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$915 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$918 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$921 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$924 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$927 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$930 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1002 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1005 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1008 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$933 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$936 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$939 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$942 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$945 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$948 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$951 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$954 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$957 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$960 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$963 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$966 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$969 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$972 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$975 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$978 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$981 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$984 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$987 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$990 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$993 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$996 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$999 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$or$<techmap.v>:221$1632 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$or$<techmap.v>:221$1635 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$or$<techmap.v>:229$1638 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$or$<techmap.v>:229$1641 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$or$<techmap.v>:229$1644 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$or$<techmap.v>:229$1647 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$or$<techmap.v>:229$1650 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$or$<techmap.v>:229$1653 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:212$837 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$839 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$842 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$845 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$848 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$851 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$854 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$857 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$860 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$863 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$866 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$869 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$872 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$875 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$878 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$881 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$884 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$887 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$890 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$893 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$896 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$899 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$902 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$905 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$908 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$911 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$914 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$917 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$920 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$923 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$926 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$929 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$844 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$847 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$850 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$853 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$856 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$859 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$862 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$865 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$868 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$871 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$874 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$877 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$880 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$883 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$886 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$892 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$895 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$898 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$901 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$904 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$907 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$910 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$916 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$919 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$922 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$928 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$1001 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$1004 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$1007 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$932 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$935 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$938 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$941 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$944 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$947 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$950 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$953 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$956 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$959 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$962 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$965 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$968 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$971 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$974 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$977 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$980 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$983 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$986 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$989 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$992 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$995 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$998 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:212$838 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$840 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$843 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$846 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$849 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$852 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$855 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$858 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$861 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$864 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$867 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$870 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$873 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$876 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$879 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$882 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$885 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$888 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$891 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$894 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$897 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$900 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$903 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$906 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$909 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$912 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$915 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$918 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$921 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$924 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$927 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$930 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$1002 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$1005 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$1008 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$933 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$936 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$939 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$942 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$945 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$948 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$951 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$954 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$957 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$960 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$963 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$966 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$969 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$972 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$975 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$978 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$981 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$984 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$987 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$990 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$993 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$996 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$999 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:212$837 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$839 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$842 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$845 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$848 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$851 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$854 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$857 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$860 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$863 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$866 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$869 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$872 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$875 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$878 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$881 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$884 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$887 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$890 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$893 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$896 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$899 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$902 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$905 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$908 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$911 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$914 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$917 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$920 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$923 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$926 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$929 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$844 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$847 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$850 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$853 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$856 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$859 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$862 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$865 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$868 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$871 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$874 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$877 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$880 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$883 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$886 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$892 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$895 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$898 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$901 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$904 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$907 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$910 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$916 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$919 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$922 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$928 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$1001 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$1004 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$1007 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$932 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$935 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$938 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$941 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$944 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$947 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$950 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$953 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$956 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$959 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$962 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$965 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$968 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$971 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$974 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$977 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$980 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$983 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$986 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$989 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$992 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$995 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$998 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:212$838 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$840 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$843 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$846 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$849 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$852 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$855 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$858 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$861 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$864 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$867 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$870 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$873 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$876 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$879 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$882 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$885 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$888 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$891 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$894 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$897 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$900 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$903 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$906 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$909 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$912 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$915 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$918 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$921 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$924 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$927 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$930 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$1002 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$1005 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$1008 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$933 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$936 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$939 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$942 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$945 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$948 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$951 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$954 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$957 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$960 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$963 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$966 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$969 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$972 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$975 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$978 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$981 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$984 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$987 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$990 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$993 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$996 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$999 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:212$837 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$839 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$842 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$845 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$848 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$851 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$854 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$857 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$860 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$863 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$866 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$869 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$872 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$875 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$878 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$881 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$884 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$887 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$890 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$893 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$896 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$899 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$902 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$905 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$908 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$911 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$914 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$917 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$920 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$923 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$926 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$929 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$844 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$847 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$850 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$853 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$856 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$859 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$862 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$865 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$868 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$871 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$874 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$877 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$880 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$883 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$886 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$892 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$895 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$898 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$901 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$904 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$907 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$910 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$916 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$919 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$922 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$928 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$1001 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$1004 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$1007 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$932 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$935 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$938 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$941 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$944 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$947 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$950 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$953 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$956 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$959 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$962 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$965 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$968 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$971 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$974 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$977 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$980 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$983 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$986 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$989 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$992 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$995 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$998 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:212$838 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$840 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$843 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$846 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$849 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$852 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$855 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$858 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$861 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$864 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$867 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$870 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$873 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$876 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$879 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$882 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$885 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$888 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$891 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$894 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$897 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$900 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$903 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$906 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$909 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$912 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$915 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$918 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$921 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$924 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$927 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$930 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:229$1002 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:229$1005 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:229$1008 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:229$933 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:229$936 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:229$939 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:229$942 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:229$945 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:229$948 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:229$951 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:229$954 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:229$957 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:229$960 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:229$963 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:229$966 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:229$969 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:229$972 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:229$975 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:229$978 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:229$981 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:229$984 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:229$987 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:229$990 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:229$993 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:229$996 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:229$999 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:212$837 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$839 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$842 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$845 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$848 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$851 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$854 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$857 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$860 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$863 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$866 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$869 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$872 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$875 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$878 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$881 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$884 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$887 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$890 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$893 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$896 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$899 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$902 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$905 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$908 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$911 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$914 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$917 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$920 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$923 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$926 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$929 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$844 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$847 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$850 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$853 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$856 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$859 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$862 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$865 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$868 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$871 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$874 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$877 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$880 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$883 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$886 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$892 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$895 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$898 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$901 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$904 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$907 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$910 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$916 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$919 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$922 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$928 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$1001 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$1004 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$1007 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$932 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$935 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$938 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$941 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$944 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$947 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$950 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$953 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$956 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$959 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$962 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$965 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$968 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$971 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$974 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$977 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$980 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$983 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$986 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$989 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$992 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$995 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$998 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:212$838 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$840 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$843 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$846 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$849 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$852 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$855 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$858 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$861 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$864 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$867 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$870 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$873 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$876 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$879 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$882 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$885 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$888 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$891 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$894 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$897 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$900 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$903 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$906 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$909 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$912 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$915 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$918 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$921 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$924 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$927 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$930 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$1002 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$1005 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$1008 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$933 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$936 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$939 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$942 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$945 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$948 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$951 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$954 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$957 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$960 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$963 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$966 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$969 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$972 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$975 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$978 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$981 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$984 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$987 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$990 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$993 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$996 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:229$999 ($or) with simplemap.
No more expansions possible.

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1072' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1040' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$702' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1071' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1039' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$701' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [29] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1070' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1038' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$700' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1069' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1037' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$699' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [27] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1068' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1036' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$698' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1067' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1035' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$697' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [25] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1066' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1034' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$696' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1065' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1033' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$695' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [23] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1064' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1032' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$694' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1063' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1031' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$693' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [21] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1062' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1030' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$692' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1061' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1029' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$691' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [19] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1060' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1028' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$690' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1059' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1027' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$689' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [17] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1058' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1026' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$688' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1057' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1025' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$687' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [15] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1056' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1024' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$686' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1055' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1023' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$685' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [13] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1054' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1022' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$684' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1053' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1021' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$683' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [11] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1052' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1020' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$682' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1051' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1019' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$681' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [9] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1050' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1018' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1049' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1017' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$679' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [7] = \h_count [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1048' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1016' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$678' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [6] = \h_count [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1047' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1015' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1046' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1014' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [4] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1045' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1013' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1044' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1012' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$674' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [2] = \h_count [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1042' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1010' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$672' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [0] = \h_count [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1043' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1011' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$673' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [1] = \h_count [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$662' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$ternary$<techmap.v>:258$300_Y [8] = \h_count [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$661' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$ternary$<techmap.v>:258$300_Y [7] = \h_count [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$660' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$ternary$<techmap.v>:258$300_Y [6] = \h_count [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$659' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$ternary$<techmap.v>:258$300_Y [5] = \h_count [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$658' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$ternary$<techmap.v>:258$300_Y [4] = \h_count [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1219' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1187' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1090' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1220' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1188' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1091' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [17] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2557' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$865_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1221' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1189' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1092' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1222' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1190' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1093' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [19] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2558' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$868_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2568' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$901_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1223' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1191' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1094' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1224' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1192' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1095' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [21] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2559' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$871_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1225' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1193' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1096' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1226' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1194' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1097' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [23] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2560' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$874_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2569' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$904_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2573' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$919_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1227' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1195' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1098' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1228' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1196' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1099' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [25] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2561' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$877_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1229' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1197' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1100' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1230' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1198' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1101' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2562' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$880_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2570' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$907_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1231' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1199' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1102' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1232' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1200' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1103' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [29] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2563' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$883_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1233' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1201' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1104' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1234' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1202' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1105' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2564' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$886_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2571' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$910_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2574' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$922_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2575' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$928_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1211' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1179' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1212' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1180' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1083' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2553' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$853_Y = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1213' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1181' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1084' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1214' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1182' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1085' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2554' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$856_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2566' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$895_Y = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1215' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1183' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1086' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1216' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1184' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1087' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2555' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$859_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1217' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1185' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1088' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1218' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1186' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1089' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2556' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$862_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2567' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$898_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2572' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$916_Y = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1207' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1175' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1078' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [4] = \h_count [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1208' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1176' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1209' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1177' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1080' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [6] = \h_count [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1210' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1178' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1081' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [7] = \h_count [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1205' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1173' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1206' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1174' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1204' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1172' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1140' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [1] = \h_count [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1203' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1171' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1139' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1074' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [0] = \h_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2518' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:212$837_Y = \h_count [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2602' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [0] = \h_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1142' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [3] = \h_count [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1141' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [2] = \h_count [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1144' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [5] = \h_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1143' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2521' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$845_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2605' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$846_Y = \h_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1146' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1145' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2522' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$848_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2606' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$849_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2620' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$891_Y = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$890_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1148' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1147' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [8] = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2523' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$851_Y = \h_count [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2607' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$852_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2537' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$893_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1150' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1149' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2524' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$854_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2608' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$855_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2621' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$894_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2544' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$914_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1152' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1151' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2525' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$857_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2609' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$858_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2538' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$896_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1154' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1153' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2526' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$860_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2610' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$861_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2622' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$897_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2628' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$915_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2549' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$929_Y = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1156' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1155' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2527' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$863_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2611' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$864_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2539' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$899_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1158' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1157' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2528' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$866_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2612' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$867_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2623' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$900_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2545' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$917_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1160' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1159' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2529' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$869_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2613' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$870_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2540' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$902_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1162' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1161' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2530' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$872_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2614' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$873_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2624' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$903_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2629' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$918_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2548' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$926_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1164' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1163' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2531' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$875_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2615' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$876_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2541' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$905_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1166' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1165' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2532' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$878_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2616' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$879_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2625' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$906_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2546' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$920_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1168' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1167' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2533' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$881_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2617' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$882_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2542' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$908_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1170' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1169' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2534' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$884_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2618' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$885_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2626' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$909_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2630' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$921_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2632' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$927_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2633' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [31] = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$358' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$353 [4] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$359' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$353 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$373' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$370 [2] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$360' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$353 [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$361' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$353 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$374' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$370 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$381' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$379 [1] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$362' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$353 [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$363' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$353 [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$375' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$370 [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$364' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$353 [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$365' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$353 [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$376' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$370 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$382' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$379 [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$366' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$353 [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$367' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$353 [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$377' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$370 [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$368' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$353 [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$369' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$353 [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$378' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$370 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$383' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$379 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$386' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$384 [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$388' (?1) in module `\counter' with constant driver `$techmap$ge$timer.v:38$6.$auto$rtlil.cc:1603:ReduceAnd$133 = $auto$simplemap.cc:127:simplemap_reduce$384 [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1380' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1348' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1251' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1381' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1349' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1252' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [17] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2699' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$865_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1382' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1350' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1253' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1383' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1351' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1254' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [19] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2700' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$868_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2710' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$901_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1384' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1352' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1255' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1385' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1353' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1256' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [21] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2701' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$871_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1386' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1354' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1257' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1387' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1355' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1258' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [23] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2702' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$874_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2711' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$904_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2715' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$919_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1388' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1356' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1259' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1389' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1357' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1260' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [25] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2703' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$877_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1390' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1358' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1261' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1391' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1359' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1262' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2704' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$880_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2712' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$907_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1392' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1360' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1263' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1393' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1361' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1264' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [29] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2705' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$883_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1394' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1362' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1265' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1395' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1363' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1266' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2706' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$886_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2713' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$910_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2716' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$922_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2717' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$928_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1372' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1340' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1373' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1341' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1244' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2695' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$853_Y = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1374' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1342' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1245' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1375' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1343' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1246' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2696' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$856_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2708' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$895_Y = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1376' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1344' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1247' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1377' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1345' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1248' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2697' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$859_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1378' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1346' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1249' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1379' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1347' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1250' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2698' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$862_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2709' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$898_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2714' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$916_Y = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1368' (1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1336' (101) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1239' (?0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [4] = \h_count [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1369' (1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1337' (101) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1240' (?0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [5] = \h_count [5]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1370' (1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1338' (101) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1241' (?0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [6] = \h_count [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1371' (1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1339' (101) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1242' (?0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [7] = \h_count [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1366' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1334' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1367' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1335' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1365' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1333' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1301' (?1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [1] = \h_count [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1364' (1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$not$<techmap.v>:258$343_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1332' (101) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$ternary$<techmap.v>:258$344_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1300' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1235' (?0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [0] = \h_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2660' (?1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:212$837_Y = \h_count [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2744' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [0] = \h_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1303' (?1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [3] = \h_count [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1302' (?1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [2] = \h_count [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1305' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1304' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2663' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$845_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2747' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$846_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2678' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$890_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1307' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1306' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2664' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$848_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2748' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$849_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2762' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$891_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2769' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [7] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$911_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1309' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1308' (?1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [8] = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2665' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$851_Y = \h_count [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2749' (0?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$852_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2679' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$893_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1311' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1310' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2666' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$854_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2750' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$855_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2763' (0?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$894_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2686' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$914_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1313' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1312' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2667' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$857_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2751' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$858_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2680' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$896_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1315' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1314' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2668' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$860_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2752' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$861_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2764' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$897_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2770' (0?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$915_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2691' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$929_Y = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1317' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1316' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2669' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$863_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2753' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$864_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2681' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$899_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1319' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1318' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2670' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$866_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2754' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$867_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2765' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$900_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2687' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$917_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1321' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1320' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2671' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$869_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2755' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$870_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2682' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$902_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1323' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1322' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2672' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$872_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2756' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$873_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2766' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$903_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2771' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$918_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2690' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$926_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1325' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1324' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2673' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$875_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2757' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$876_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2683' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$905_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1327' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1326' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2674' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$878_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2758' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$879_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2767' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$906_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2688' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$920_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1329' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1328' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2675' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$881_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2759' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$882_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2684' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$908_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1331' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1330' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$and$<techmap.v>:260$345_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2676' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$884_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2760' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$885_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2768' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$909_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2772' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$921_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2774' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$927_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2775' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [31] = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$154' (?0) in module `\counter' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$149 [3] = \h_count [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$155' (?0) in module `\counter' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$149 [4] = \h_count [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$156' (?0) in module `\counter' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$149 [5] = \h_count [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$157' (?0) in module `\counter' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$149 [6] = \h_count [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$158' (?0) in module `\counter' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$149 [7] = \h_count [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1981' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1949' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1852' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1982' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1950' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1853' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [17] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3133' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$865_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1983' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1951' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1854' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1984' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1952' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1855' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [19] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3134' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$868_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3144' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$901_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1985' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1953' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1856' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1986' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1954' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1857' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [21] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3135' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$871_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1987' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1955' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1858' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1988' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1956' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1859' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [23] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3136' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$874_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3145' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$904_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3149' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$919_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1989' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1957' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1860' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1990' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1958' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1861' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [25] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3137' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$877_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1991' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1959' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1862' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1992' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1960' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1863' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3138' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$880_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3146' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$907_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1993' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1961' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1864' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1994' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1962' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1865' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [29] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3139' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$883_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1995' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1963' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1866' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1996' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1964' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1867' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3140' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$886_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3147' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$910_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3150' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$922_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3151' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$928_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1973' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1941' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1974' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1942' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1845' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [9] = \v_count [9]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1975' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1943' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1846' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1976' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1944' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1847' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3130' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$856_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3142' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$895_Y = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$853_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1977' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1945' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1848' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1978' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1946' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1849' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3131' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$859_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1979' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1947' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1850' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1980' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1948' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1851' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3132' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$862_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3143' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$898_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3148' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$916_Y = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$853_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1969' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1937' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1840' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [4] = \v_count [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1970' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1938' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1971' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1939' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1842' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [6] = \v_count [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1972' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1940' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [7] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1967' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1935' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1968' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1936' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1839' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [3] = \v_count [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1966' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1934' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1902' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [1] = \v_count [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1965' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1933' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1901' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [0] = \v_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3094' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:212$837_Y = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1904' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1903' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [2] = \v_count [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3180' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$843_Y = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$842_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1906' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [5] = \v_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1905' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3097' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$845_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3181' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$846_Y = \v_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1908' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [7] = \v_count [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1907' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3098' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$848_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3182' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$849_Y = \v_count [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1910' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1909' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [8] = \v_count [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3183' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$852_Y = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$851_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3113' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$893_Y = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$851_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1912' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1911' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3100' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$854_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3184' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$855_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3197' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$894_Y = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$851_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3120' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$914_Y = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$851_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1914' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1913' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3101' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$857_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3185' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$858_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3114' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$896_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1916' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1915' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3102' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$860_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3186' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$861_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3198' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$897_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3204' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$915_Y = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$851_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3125' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$929_Y = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1918' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1917' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3103' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$863_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3187' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$864_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3115' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$899_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1920' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1919' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3104' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$866_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3188' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$867_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3199' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$900_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3121' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$917_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1922' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1921' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3105' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$869_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3189' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$870_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3116' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$902_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1924' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1923' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3106' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$872_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3190' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$873_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3200' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$903_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3205' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$918_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3124' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$926_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1926' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1925' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3107' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$875_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3191' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$876_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3117' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$905_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1928' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1927' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3108' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$878_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3192' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$879_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3201' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$906_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3122' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$920_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1930' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1929' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3109' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$881_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3193' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$882_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3118' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$908_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1932' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1931' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3110' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$884_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3194' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$885_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3202' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$909_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3206' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$921_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3208' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$927_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3209' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [31] = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$493' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$487 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$507' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$504 [2] = $auto$simplemap.cc:127:simplemap_reduce$487 [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$494' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$487 [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$495' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$487 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$508' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$504 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$515' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$513 [1] = $auto$simplemap.cc:127:simplemap_reduce$487 [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$496' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$487 [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$497' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$487 [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$509' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$504 [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$498' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$487 [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$499' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$487 [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$510' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$504 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$516' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$513 [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$500' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$487 [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$501' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$487 [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$511' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$504 [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$502' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$487 [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$503' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$487 [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$512' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$504 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$517' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$513 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$520' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$518 [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$522' (?1) in module `\counter' with constant driver `$techmap$ge$timer.v:59$14.$auto$rtlil.cc:1603:ReduceAnd$184 = $auto$simplemap.cc:127:simplemap_reduce$518 [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2142' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2110' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2013' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2143' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2111' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2014' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [17] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3275' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$865_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2144' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2112' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2015' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2145' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2113' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2016' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [19] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3276' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$868_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3286' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$901_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2146' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2114' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2017' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2147' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2115' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2018' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [21] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3277' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$871_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2148' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2116' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2019' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2149' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2117' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2020' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [23] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3278' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$874_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3287' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$904_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3291' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$919_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2150' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2118' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2021' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2151' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2119' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2022' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [25] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3279' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$877_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2152' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2120' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2023' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2153' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2121' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2024' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3280' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$880_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3288' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$907_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2154' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2122' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2025' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2155' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2123' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2026' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [29] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3281' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$883_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2156' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2124' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2027' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2157' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2125' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2028' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3282' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$886_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3289' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$910_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3292' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$922_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3293' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$928_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2134' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2102' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2135' (1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2103' (101) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2006' (?0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [9] = \v_count [9]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2136' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2104' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2007' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2137' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2105' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2008' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3272' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$856_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3284' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$895_Y = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$853_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2138' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2106' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2009' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2139' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2107' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2010' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3273' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$859_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2140' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2108' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2011' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2141' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2109' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2012' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3274' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$862_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3285' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$898_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3290' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$916_Y = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$853_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2130' (1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2098' (101) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2001' (?0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [4] = \v_count [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2131' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2099' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2132' (1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2100' (101) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2003' (?0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [6] = \v_count [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2133' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2101' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [7] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2128' (1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2096' (101) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1999' (?0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [2] = \v_count [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2129' (1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2097' (101) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2000' (?0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [3] = \v_count [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2127' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2095' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2063' (?1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [1] = \v_count [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2126' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$not$<techmap.v>:258$477_Y [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2094' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$ternary$<techmap.v>:258$478_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2062' (?1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [0] = \v_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3236' (?1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:212$837_Y = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2065' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2064' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3238' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$842_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3322' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$843_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3337' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [3] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$887_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2067' (?1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [5] = \v_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2066' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3239' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$845_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3323' (?0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$846_Y = \v_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2069' (?1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [7] = \v_count [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2068' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3240' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$848_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3324' (?0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$849_Y = \v_count [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2071' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2070' (?1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [8] = \v_count [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3325' (0?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$852_Y = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$851_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3255' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$893_Y = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$851_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2073' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2072' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3242' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$854_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3326' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$855_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3339' (0?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$894_Y = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$851_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3262' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$914_Y = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$851_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2075' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2074' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3243' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$857_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3327' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$858_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3256' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$896_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2077' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2076' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3244' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$860_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3328' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$861_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3340' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$897_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3346' (0?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$915_Y = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$851_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3267' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$929_Y = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2079' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2078' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3245' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$863_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3329' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$864_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3257' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$899_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2081' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2080' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3246' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$866_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3330' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$867_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3341' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$900_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3263' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$917_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2083' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2082' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3247' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$869_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3331' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$870_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3258' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$902_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2085' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2084' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3248' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$872_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3332' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$873_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3342' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$903_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3347' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$918_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3266' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$926_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2087' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2086' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3249' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$875_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3333' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$876_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3259' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$905_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2089' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2088' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3250' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$878_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3334' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$879_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3343' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$906_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3264' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$920_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2091' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2090' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3251' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$881_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3335' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$882_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3260' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$908_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2093' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2092' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$and$<techmap.v>:260$479_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3252' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$884_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3336' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$885_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3344' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$909_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3348' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$921_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3350' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$927_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3351' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [31] = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$204' (?0) in module `\counter' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$200 [2] = \v_count [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$205' (?0) in module `\counter' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$200 [3] = \v_count [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$209' (?0) in module `\counter' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$200 [7] = \v_count [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$210' (?0) in module `\counter' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$200 [8] = \v_count [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1656' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$ternary$<techmap.v>:258$434_Y [1] = \v_count [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1558' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$xor$<techmap.v>:262$436_Y [1] = \v_count [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1655' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$ternary$<techmap.v>:258$434_Y [0] = \v_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1578' (1?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$and$<techmap.v>:260$435_Y [0] = \v_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2375' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:212$1611_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2355' (?0) in module `\counter' with constant driver `$techmap$add$timer.v:56$12.$auto$alumacc.cc:484:replace_alu$178 [0] = \v_count [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$230' in module `counter'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1567' (?0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$xor$<techmap.v>:263$437_Y [0] = $techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$xor$<techmap.v>:262$436_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$229' in module `counter'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1657' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$ternary$<techmap.v>:258$434_Y [2] = \v_count [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1559' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$xor$<techmap.v>:262$436_Y [2] = \v_count [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1579' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$and$<techmap.v>:260$435_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2354' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:56$12.$auto$alumacc.cc:484:replace_alu$178 [1] = $techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:221$1613_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$231' in module `counter'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1658' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$ternary$<techmap.v>:258$434_Y [3] = \v_count [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1560' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$xor$<techmap.v>:262$436_Y [3] = \v_count [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1580' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$and$<techmap.v>:260$435_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2948' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:56$12.$auto$alumacc.cc:484:replace_alu$178 [2] = $techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:229$1643_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$232' in module `counter'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1659' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$ternary$<techmap.v>:258$434_Y [4] = \v_count [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1561' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$xor$<techmap.v>:262$436_Y [4] = \v_count [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1581' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$and$<techmap.v>:260$435_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2373' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:221$1616_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2353' (00) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$or$<techmap.v>:221$1617_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2349' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:56$12.$auto$alumacc.cc:484:replace_alu$178 [3] = $techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:221$1628_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$233' in module `counter'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1660' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$ternary$<techmap.v>:258$434_Y [5] = \v_count [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1562' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$xor$<techmap.v>:262$436_Y [5] = \v_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1582' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$and$<techmap.v>:260$435_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2949' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:56$12.$auto$alumacc.cc:484:replace_alu$178 [4] = $techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:229$1646_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$234' in module `counter'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1661' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$ternary$<techmap.v>:258$434_Y [6] = \v_count [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1563' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$xor$<techmap.v>:262$436_Y [6] = \v_count [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1583' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$and$<techmap.v>:260$435_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2372' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:221$1619_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2352' (00) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$or$<techmap.v>:221$1620_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2946' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:56$12.$auto$alumacc.cc:484:replace_alu$178 [5] = $techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:229$1637_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$235' in module `counter'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1662' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$ternary$<techmap.v>:258$434_Y [7] = \v_count [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1564' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$xor$<techmap.v>:262$436_Y [7] = \v_count [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1584' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$and$<techmap.v>:260$435_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2950' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:56$12.$auto$alumacc.cc:484:replace_alu$178 [6] = $techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:229$1649_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$236' in module `counter'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1663' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$ternary$<techmap.v>:258$434_Y [8] = \v_count [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1565' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$xor$<techmap.v>:262$436_Y [8] = \v_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1585' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$and$<techmap.v>:260$435_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2371' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:221$1622_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2351' (00) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$or$<techmap.v>:221$1623_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2368' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:221$1631_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2944' (00) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$or$<techmap.v>:221$1632_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2945' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:56$12.$auto$alumacc.cc:484:replace_alu$178 [7] = $techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:221$1634_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$237' in module `counter'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1664' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$ternary$<techmap.v>:258$434_Y [9] = \v_count [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1566' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$xor$<techmap.v>:262$436_Y [9] = \v_count [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1586' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$and$<techmap.v>:260$435_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2951' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:56$12.$auto$alumacc.cc:484:replace_alu$178 [8] = $techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:229$1652_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$238' in module `counter'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1820' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1788' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1691' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1821' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1789' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1692' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [17] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2991' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$865_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1822' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1790' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1693' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1823' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1791' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1694' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [19] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2992' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$868_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3002' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$901_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1824' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1792' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1695' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1825' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1793' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1696' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [21] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2993' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$871_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1826' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1794' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1697' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1827' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1795' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1698' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [23] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2994' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$874_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3003' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$904_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3007' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$919_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1828' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1796' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1699' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1829' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1797' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1700' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [25] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2995' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$877_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1830' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1798' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1701' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1831' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1799' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1702' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2996' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$880_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3004' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$907_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1832' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1800' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1703' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1833' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1801' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1704' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [29] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2997' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$883_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1834' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1802' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1705' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1835' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1803' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1706' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2998' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$886_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3005' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$910_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3008' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$922_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3009' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$928_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1812' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1780' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1813' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1781' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1684' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [9] = \v_count [9]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1814' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1782' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1685' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1815' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1783' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1686' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2988' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$856_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3000' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$895_Y = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$853_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1816' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1784' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1687' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1817' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1785' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1688' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2989' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$859_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1818' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1786' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1689' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1819' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1787' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1690' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2990' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$862_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3001' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$898_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3006' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$916_Y = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$853_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1808' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1776' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1679' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [4] = \v_count [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1809' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1777' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1810' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1778' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1681' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [6] = \v_count [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1811' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1779' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [7] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1806' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1774' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1677' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [2] = \v_count [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1807' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1775' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1805' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1773' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1741' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1676' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [1] = \v_count [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1804' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1772' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1740' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1675' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [0] = \v_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2952' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:212$837_Y = \v_count [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3036' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [0] = \v_count [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3037' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [1] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$839_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1743' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [3] = \v_count [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1742' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2954' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$842_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3038' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$843_Y = \v_count [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1745' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [5] = \v_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1744' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2955' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$845_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3039' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$846_Y = \v_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1747' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [7] = \v_count [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1746' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2956' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$848_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3040' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$849_Y = \v_count [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1749' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1748' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [8] = \v_count [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3041' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$852_Y = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$851_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2971' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$893_Y = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$851_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1751' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1750' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2958' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$854_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3042' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$855_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3055' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$894_Y = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$851_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2978' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$914_Y = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$851_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1753' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1752' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2959' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$857_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3043' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$858_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2972' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$896_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1755' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1754' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2960' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$860_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3044' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$861_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3056' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$897_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3062' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$915_Y = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$851_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2983' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$929_Y = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1757' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1756' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2961' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$863_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3045' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$864_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2973' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$899_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1759' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1758' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2962' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$866_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3046' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$867_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3057' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$900_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2979' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$917_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1761' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1760' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2963' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$869_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3047' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$870_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2974' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$902_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1763' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1762' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2964' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$872_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3048' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$873_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3058' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$903_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3063' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$918_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2982' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$926_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1765' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1764' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2965' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$875_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3049' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$876_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2975' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$905_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1767' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1766' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2966' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$878_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3050' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$879_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3059' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$906_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2980' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$920_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1769' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1768' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2967' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$881_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3051' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$882_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2976' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$908_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1771' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1770' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2968' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$884_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3052' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$885_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3060' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$909_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3064' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$921_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3066' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$927_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3067' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [31] = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$447' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$441 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$461' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$458 [2] = $auto$simplemap.cc:127:simplemap_reduce$441 [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$448' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$441 [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$449' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$441 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$462' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$458 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$469' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$467 [1] = $auto$simplemap.cc:127:simplemap_reduce$441 [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$450' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$441 [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$451' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$441 [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$463' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$458 [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$452' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$441 [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$453' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$441 [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$464' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$458 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$470' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$467 [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$454' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$441 [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$455' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$441 [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$465' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$458 [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$456' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$441 [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$457' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$441 [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$466' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$458 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$471' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$467 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$474' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$472 [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$476' (?1) in module `\counter' with constant driver `$techmap$ge$timer.v:57$13.$auto$rtlil.cc:1603:ReduceAnd$184 = $auto$simplemap.cc:127:simplemap_reduce$472 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$655' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$ternary$<techmap.v>:258$300_Y [1] = \h_count [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$568' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$xor$<techmap.v>:262$302_Y [1] = \h_count [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$654' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$ternary$<techmap.v>:258$300_Y [0] = \h_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$586' (1?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$and$<techmap.v>:260$301_Y [0] = \h_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2348' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:212$616_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2331' (?0) in module `\counter' with constant driver `$techmap$add$timer.v:35$4.$auto$alumacc.cc:484:replace_alu$127 [0] = \h_count [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$254' in module `counter'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2303' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2271' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2174' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2304' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2272' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2175' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [17] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3417' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$865_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2305' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2273' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2176' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2306' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2274' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2177' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [19] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3418' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$868_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3428' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$901_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2307' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2275' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2178' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2308' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2276' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2179' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [21] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3419' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$871_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2309' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2277' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2180' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2310' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2278' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2181' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [23] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3420' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$874_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3429' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$904_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3433' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$919_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2311' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2279' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2182' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2312' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2280' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2183' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [25] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3421' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$877_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2313' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2281' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2184' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2314' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2282' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2185' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3422' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$880_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3430' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$907_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2315' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2283' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2186' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2316' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2284' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2187' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [29] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3423' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$883_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2317' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2285' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2188' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2318' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2286' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2189' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3424' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$886_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3431' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$910_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3434' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$922_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3435' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$928_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2295' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2263' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2296' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2264' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2167' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [9] = \v_count [9]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2297' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2265' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2168' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2298' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2266' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2169' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3414' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$856_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3426' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$895_Y = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$853_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2299' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2267' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2170' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2300' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2268' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2171' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3415' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$859_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2301' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2269' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2172' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2302' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2270' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2173' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3416' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$862_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3427' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$898_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3432' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$916_Y = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$853_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2291' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2259' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2162' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [4] = \v_count [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2292' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2260' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2293' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2261' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2164' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [6] = \v_count [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2294' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2262' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [7] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2289' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2257' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2160' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [2] = \v_count [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2290' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2258' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2161' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [3] = \v_count [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2288' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2256' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2224' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [1] = \v_count [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2287' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$not$<techmap.v>:258$477_Y [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2255' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$ternary$<techmap.v>:258$478_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2223' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [0] = \v_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3378' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:212$837_Y = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2226' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2225' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3380' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$842_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3464' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$843_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3479' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [3] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$887_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2228' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [5] = \v_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2227' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3381' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$845_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3465' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$846_Y = \v_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2230' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [7] = \v_count [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2229' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3382' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$848_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3466' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$849_Y = \v_count [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2232' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2231' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [8] = \v_count [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3467' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$852_Y = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$851_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3397' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$893_Y = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$851_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2234' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2233' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3384' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$854_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3468' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$855_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3481' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$894_Y = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$851_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3404' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$914_Y = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$851_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2236' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2235' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3385' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$857_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3469' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$858_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3398' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$896_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2238' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2237' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3386' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$860_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3470' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$861_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3482' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$897_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3488' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$915_Y = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$851_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3409' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$929_Y = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2240' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2239' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3387' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$863_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3471' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$864_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3399' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$899_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2242' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2241' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3388' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$866_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3472' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$867_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3483' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$900_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3405' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$917_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2244' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2243' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3389' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$869_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3473' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$870_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3400' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$902_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2246' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2245' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3390' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$872_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3474' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$873_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3484' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$903_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3489' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$918_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3408' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$926_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2248' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2247' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3391' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$875_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3475' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$876_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3401' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$905_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2250' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2249' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3392' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$878_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3476' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$879_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3485' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$906_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3406' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$920_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2252' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2251' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3393' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$881_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3477' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$882_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3402' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$908_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2254' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2253' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$and$<techmap.v>:260$479_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3394' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$884_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3478' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$885_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3486' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$909_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3490' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$921_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3492' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$927_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3493' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [31] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$535' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$529 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$549' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$546 [2] = $auto$simplemap.cc:127:simplemap_reduce$529 [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$536' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$529 [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$537' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$529 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$550' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$546 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$557' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$555 [1] = $auto$simplemap.cc:127:simplemap_reduce$529 [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$538' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$529 [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$539' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$529 [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$551' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$546 [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$540' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$529 [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$541' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$529 [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$552' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$546 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$558' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$555 [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$542' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$529 [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$543' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$529 [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$553' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$546 [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$544' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$529 [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$545' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$529 [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$554' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$546 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$559' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$555 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$562' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$560 [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$564' (?1) in module `\counter' with constant driver `$techmap$ge$timer.v:62$17.$auto$rtlil.cc:1603:ReduceAnd$184 = $auto$simplemap.cc:127:simplemap_reduce$560 [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$251' in module `counter'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$576' (?0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$xor$<techmap.v>:263$303_Y [0] = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$xor$<techmap.v>:262$302_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$253' in module `counter'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$656' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$ternary$<techmap.v>:258$300_Y [2] = \h_count [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$569' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$xor$<techmap.v>:262$302_Y [2] = \h_count [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$587' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$and$<techmap.v>:260$301_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2330' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:35$4.$auto$alumacc.cc:484:replace_alu$127 [1] = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:221$618_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$255' in module `counter'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$657' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$ternary$<techmap.v>:258$300_Y [3] = \h_count [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$570' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$xor$<techmap.v>:262$302_Y [3] = \h_count [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$588' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$and$<techmap.v>:260$301_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2322' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:35$4.$auto$alumacc.cc:484:replace_alu$127 [2] = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:229$642_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$256' in module `counter'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$571' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$xor$<techmap.v>:262$302_Y [4] = \h_count [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$589' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$and$<techmap.v>:260$301_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2346' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:221$621_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2329' (00) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$or$<techmap.v>:221$622_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2326' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:35$4.$auto$alumacc.cc:484:replace_alu$127 [3] = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:221$630_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$257' in module `counter'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$572' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$xor$<techmap.v>:262$302_Y [5] = \h_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$590' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$and$<techmap.v>:260$301_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2321' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:35$4.$auto$alumacc.cc:484:replace_alu$127 [4] = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:229$645_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$258' in module `counter'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$573' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$xor$<techmap.v>:262$302_Y [6] = \h_count [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$591' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$and$<techmap.v>:260$301_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2345' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:221$624_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2328' (00) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$or$<techmap.v>:221$625_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2323' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:35$4.$auto$alumacc.cc:484:replace_alu$127 [5] = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:229$639_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$259' in module `counter'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$574' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$xor$<techmap.v>:262$302_Y [7] = \h_count [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$592' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$and$<techmap.v>:260$301_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2320' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:35$4.$auto$alumacc.cc:484:replace_alu$127 [6] = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:229$648_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$260' in module `counter'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$575' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$xor$<techmap.v>:262$302_Y [8] = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$593' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$and$<techmap.v>:260$301_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2344' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:221$627_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2327' (00) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$or$<techmap.v>:221$628_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2342' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:221$633_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2325' (00) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$or$<techmap.v>:221$634_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2324' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:35$4.$auto$alumacc.cc:484:replace_alu$127 [7] = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:221$636_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$261' in module `counter'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2415' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$865_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2416' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$868_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2426' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$901_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2417' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$871_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2418' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$874_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2427' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$904_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2431' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$919_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2419' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$877_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2420' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$880_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2428' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$907_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2421' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$883_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1073' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1041' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$703' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2422' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$886_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2429' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$910_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2432' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$922_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2433' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$928_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2411' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$853_Y = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2412' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$856_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2424' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$895_Y = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2413' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$859_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2414' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$862_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2425' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$898_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2430' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$916_Y = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$738' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$737' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2376' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:212$837_Y = \h_count [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2460' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [0] = \h_count [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2461' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [1] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$839_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$740' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [3] = \h_count [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$739' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2378' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$842_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2462' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$843_Y = \h_count [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$742' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [5] = \h_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$741' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [4] = \h_count [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$744' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$743' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2380' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$848_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2464' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$849_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2478' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$891_Y = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$890_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$746' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$745' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [8] = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2381' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$851_Y = \h_count [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2465' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$852_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2395' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$893_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$748' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$747' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2382' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$854_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2466' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$855_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2479' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$894_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2402' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$914_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$750' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$749' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2383' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$857_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2467' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$858_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2396' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$896_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$752' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$751' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2384' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$860_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2468' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$861_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2480' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$897_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2486' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$915_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2407' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$929_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$754' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$753' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2385' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$863_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2469' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$864_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2397' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$899_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$756' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$755' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2386' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$866_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2470' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$867_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2481' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$900_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2403' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$917_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$758' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$757' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2387' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$869_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2471' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$870_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2398' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$902_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$760' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$759' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2388' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$872_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2472' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$873_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2482' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$903_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2487' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$918_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2406' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$926_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$762' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$761' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2389' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$875_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2473' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$876_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2399' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$905_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$764' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$763' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2390' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$878_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2474' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$879_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2483' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$906_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2404' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$920_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$766' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$765' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2391' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$881_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2475' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$882_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2400' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$908_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$768' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$767' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2392' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$884_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2476' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$885_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2484' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$909_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2488' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$921_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2490' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$927_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2491' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [31] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$312' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$307 [4] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$313' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$307 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$327' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$324 [2] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$314' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$307 [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$315' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$307 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$328' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$324 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$335' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$333 [1] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$316' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$307 [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$317' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$307 [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$329' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$324 [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$318' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$307 [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$319' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$307 [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$330' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$324 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$336' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$333 [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$320' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$307 [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$321' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$307 [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$331' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$324 [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$322' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$307 [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$323' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$307 [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$332' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$324 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$337' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$333 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$340' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$338 [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$342' (?1) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$rtlil.cc:1603:ReduceAnd$133 = $auto$simplemap.cc:127:simplemap_reduce$338 [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1541' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1509' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1412' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1542' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1510' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1413' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [17] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2841' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$865_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1543' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1511' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1414' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1544' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1512' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1415' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [19] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2842' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$868_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2852' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$901_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1545' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1513' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1416' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1546' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1514' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1417' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [21] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2843' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$871_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1547' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1515' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1418' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1548' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1516' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1419' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [23] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2844' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$874_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2853' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$904_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2857' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$919_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1549' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1517' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1420' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1550' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1518' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1421' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [25] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2845' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$877_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1551' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1519' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1422' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1552' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1520' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1423' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2846' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$880_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2854' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$907_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1553' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1521' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1424' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1554' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1522' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1425' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [29] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2847' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$883_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1555' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1523' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1426' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1556' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1524' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1427' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2848' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$886_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2855' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$910_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2858' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$922_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2859' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$928_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1533' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1501' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1534' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1502' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1405' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2837' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$853_Y = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1535' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1503' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1406' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1536' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1504' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1407' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2838' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$856_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2850' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$895_Y = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1537' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1505' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1408' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1538' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1506' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1409' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2839' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$859_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1539' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1507' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1410' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1540' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1508' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1411' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2840' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$862_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2851' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$898_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2856' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$916_Y = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1529' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1497' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1400' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [4] = \h_count [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1530' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1498' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1401' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [5] = \h_count [5]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1531' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1499' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1402' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [6] = \h_count [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1532' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1500' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1403' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [7] = \h_count [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1527' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1495' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1528' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1496' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1526' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1494' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1462' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [1] = \h_count [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1525' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$343_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1493' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$344_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1461' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1396' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [0] = \h_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2802' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:212$837_Y = \h_count [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2886' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [0] = \h_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1464' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [3] = \h_count [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1463' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [2] = \h_count [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1466' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1465' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2805' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$845_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2889' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$846_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2820' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$890_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1468' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1467' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2806' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$848_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2890' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$849_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2904' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$891_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2911' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [7] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$911_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1470' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1469' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [8] = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2807' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$851_Y = \h_count [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2891' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$852_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2821' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$893_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1472' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1471' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2808' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$854_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2892' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$855_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2905' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$894_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2828' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$914_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1474' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1473' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2809' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$857_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2893' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$858_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2822' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$896_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1476' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1475' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2810' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$860_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2894' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$861_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2906' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$897_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2912' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$915_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2833' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$929_Y = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1478' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1477' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2811' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$863_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2895' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$864_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2823' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$899_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1480' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1479' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2812' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$866_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2896' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$867_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2907' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$900_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2829' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$917_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1482' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1481' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2813' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$869_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2897' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$870_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2824' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$902_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1484' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1483' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2814' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$872_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2898' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$873_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2908' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$903_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2913' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$918_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2832' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$926_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1486' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1485' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2815' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$875_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2899' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$876_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2825' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$905_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1488' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1487' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2816' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$878_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2900' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$879_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2909' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$906_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2830' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$920_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1490' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1489' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2817' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$881_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2901' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$882_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2826' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$908_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1492' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1491' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$345_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2818' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$884_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2902' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$885_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2910' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$909_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2914' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$921_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2916' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$927_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2917' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [31] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$400' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$395 [4] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$401' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$395 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$415' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$412 [2] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$402' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$395 [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$403' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$395 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$416' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$412 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$423' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$421 [1] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$404' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$395 [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$405' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$395 [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$417' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$412 [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$406' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$395 [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$407' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$395 [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$418' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$412 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$424' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$421 [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$408' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$395 [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$409' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$395 [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$419' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$412 [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$410' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$395 [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$411' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$395 [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$420' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$412 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$425' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$421 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$428' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$426 [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$430' (?1) in module `\counter' with constant driver `$techmap$ge$timer.v:41$9.$auto$rtlil.cc:1603:ReduceAnd$133 = $auto$simplemap.cc:127:simplemap_reduce$426 [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$273' in module `counter'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$275' in module `counter'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$594' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$and$<techmap.v>:260$301_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2319' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:35$4.$auto$alumacc.cc:484:replace_alu$127 [8] = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:229$651_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$585' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$xor$<techmap.v>:263$303_Y [9] = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:229$651_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2506' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [2] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$965_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2508' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [6] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$971_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2452' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$977_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2510' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [10] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2453' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$980_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2511' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [12] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2443' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$950_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2501' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [13] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2454' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$983_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2512' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [14] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2455' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$986_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2513' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [16] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2444' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$953_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2502' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [17] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2456' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$989_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2514' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [18] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2439' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$938_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2497' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [19] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2457' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$992_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2515' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [20] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2445' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$956_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2503' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [21] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2458' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$995_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2516' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [22] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2437' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$932_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2495' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [23] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2459' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$998_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2517' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [24] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2446' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$959_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2504' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [25] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2434' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1001_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2492' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [26] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2440' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$941_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2498' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [27] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2435' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1004_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2493' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [28] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2447' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$962_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2505' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [29] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2436' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1007_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2494' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [30] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$736' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [32] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2649' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [4] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$968_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2650' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [6] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$971_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2594' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$977_Y = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2652' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [10] = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2595' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$980_Y = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2653' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [12] = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2585' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$950_Y = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2643' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [13] = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2596' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$983_Y = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2654' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [14] = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2597' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$986_Y = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2655' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [16] = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2586' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$953_Y = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2644' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [17] = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2598' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$989_Y = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2656' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [18] = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2581' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$938_Y = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2639' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [19] = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2599' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$992_Y = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2657' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [20] = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2587' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$956_Y = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2645' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [21] = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2600' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$995_Y = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2658' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [22] = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2579' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$932_Y = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2637' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [23] = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2601' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$998_Y = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2659' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [24] = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2588' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$959_Y = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2646' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [25] = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2576' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1001_Y = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2634' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [26] = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2582' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$941_Y = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2640' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [27] = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2577' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1004_Y = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2635' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [28] = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2589' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$962_Y = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2647' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [29] = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2578' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1007_Y = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2636' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [30] = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1138' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [32] = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2791' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [4] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$968_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2783' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [5] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$944_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2792' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [6] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$971_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2736' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$977_Y = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2794' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [10] = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2737' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$980_Y = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2795' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [12] = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2727' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$950_Y = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2785' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [13] = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2738' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$983_Y = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2796' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [14] = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2739' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$986_Y = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2797' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [16] = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2728' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$953_Y = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2786' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [17] = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2740' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$989_Y = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2798' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [18] = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2723' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$938_Y = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2781' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [19] = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2741' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$992_Y = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2799' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [20] = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2729' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$956_Y = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2787' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [21] = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2742' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$995_Y = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2800' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [22] = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2721' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$932_Y = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2779' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [23] = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2743' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$998_Y = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2801' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [24] = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2730' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$959_Y = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2788' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [25] = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2718' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$1001_Y = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2776' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [26] = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2724' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$941_Y = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2782' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [27] = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2719' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$1004_Y = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2777' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [28] = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2731' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$962_Y = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2789' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [29] = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2720' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$1007_Y = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2778' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [30] = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1299' (0?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [32] = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2933' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [4] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$968_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2925' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [5] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$944_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2934' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [6] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$971_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2878' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$977_Y = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2936' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [10] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2879' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$980_Y = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2937' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [12] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2869' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$950_Y = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2927' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [13] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2880' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$983_Y = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2938' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [14] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2881' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$986_Y = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2939' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [16] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2870' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$953_Y = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2928' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [17] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2882' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$989_Y = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2940' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [18] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2865' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$938_Y = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2923' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [19] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2883' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$992_Y = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2941' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [20] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2871' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$956_Y = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2929' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [21] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2884' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$995_Y = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2942' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [22] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2863' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$932_Y = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2921' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [23] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2885' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$998_Y = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2943' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [24] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2872' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$959_Y = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2930' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [25] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2860' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1001_Y = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2918' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [26] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2866' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$941_Y = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2924' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [27] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2861' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1004_Y = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2919' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [28] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2873' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$962_Y = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2931' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [29] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2862' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1007_Y = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2920' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [30] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1460' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [32] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1587' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$and$<techmap.v>:260$435_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2370' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:221$1625_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2350' (00) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$or$<techmap.v>:221$1626_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2947' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:56$12.$auto$alumacc.cc:484:replace_alu$178 [9] = $techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:229$1640_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1577' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$xor$<techmap.v>:263$437_Y [10] = $techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:229$1640_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3082' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [2] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$965_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3083' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [4] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$968_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3084' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [6] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$971_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3028' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$977_Y = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3086' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [10] = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3029' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$980_Y = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3087' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [12] = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3019' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$950_Y = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3077' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [13] = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3030' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$983_Y = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3088' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [14] = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3031' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$986_Y = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3089' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [16] = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3020' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$953_Y = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3078' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [17] = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3032' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$989_Y = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3090' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [18] = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3015' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$938_Y = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3073' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [19] = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3033' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$992_Y = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3091' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [20] = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3021' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$956_Y = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3079' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [21] = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3034' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$995_Y = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3092' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [22] = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3013' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$932_Y = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3071' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [23] = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3035' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$998_Y = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3093' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [24] = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3022' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$959_Y = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3080' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [25] = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3010' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$1001_Y = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3068' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [26] = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3016' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$941_Y = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3074' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [27] = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3011' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$1004_Y = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3069' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [28] = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3023' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$962_Y = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3081' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [29] = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3012' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$1007_Y = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3070' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [30] = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1739' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [32] = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3225' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [4] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$968_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3226' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [6] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$971_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3170' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$977_Y = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3228' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [10] = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3171' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$980_Y = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3229' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [12] = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3161' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$950_Y = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3219' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [13] = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3172' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$983_Y = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3230' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [14] = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3173' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$986_Y = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3231' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [16] = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3162' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$953_Y = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3220' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [17] = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3174' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$989_Y = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3232' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [18] = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3157' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$938_Y = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3215' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [19] = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3175' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$992_Y = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3233' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [20] = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3163' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$956_Y = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3221' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [21] = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3176' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$995_Y = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3234' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [22] = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3155' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$932_Y = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3213' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [23] = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3177' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$998_Y = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3235' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [24] = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3164' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$959_Y = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3222' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [25] = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3152' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$1001_Y = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3210' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [26] = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3158' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$941_Y = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3216' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [27] = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3153' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$1004_Y = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3211' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [28] = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3165' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$962_Y = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3223' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [29] = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3154' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$1007_Y = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3212' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [30] = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1900' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [32] = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3366' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [2] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$965_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3367' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [4] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$968_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3368' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [6] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$971_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3312' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$977_Y = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3370' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [10] = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3313' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$980_Y = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3371' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [12] = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3303' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$950_Y = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3361' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [13] = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3314' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$983_Y = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3372' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [14] = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3315' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$986_Y = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3373' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [16] = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3304' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$953_Y = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3362' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [17] = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3316' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$989_Y = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3374' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [18] = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3299' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$938_Y = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3357' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [19] = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3317' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$992_Y = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3375' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [20] = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3305' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$956_Y = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3363' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [21] = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3318' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$995_Y = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3376' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [22] = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3297' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$932_Y = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3355' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [23] = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3319' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$998_Y = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3377' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [24] = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3306' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$959_Y = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3364' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [25] = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3294' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$1001_Y = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3352' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [26] = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3300' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$941_Y = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3358' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [27] = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3295' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$1004_Y = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3353' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [28] = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3307' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$962_Y = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3365' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [29] = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3296' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$1007_Y = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3354' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [30] = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2061' (0?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [32] = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3508' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [2] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$965_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3509' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [4] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$968_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3510' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [6] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$971_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3454' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$977_Y = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3512' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [10] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3455' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$980_Y = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3513' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [12] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3445' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$950_Y = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3503' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [13] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3456' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$983_Y = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3514' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [14] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3457' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$986_Y = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3515' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [16] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3446' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$953_Y = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3504' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [17] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3458' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$989_Y = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3516' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [18] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3441' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$938_Y = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3499' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [19] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3459' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$992_Y = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3517' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [20] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3447' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$956_Y = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3505' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [21] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3460' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$995_Y = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3518' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [22] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3439' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$932_Y = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3497' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [23] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3461' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$998_Y = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3519' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [24] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3448' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$959_Y = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3506' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [25] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3436' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$1001_Y = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3494' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [26] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3442' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$941_Y = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3500' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [27] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3437' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$1004_Y = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3495' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [28] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3449' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$962_Y = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3507' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [29] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3438' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$1007_Y = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3496' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [30] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2222' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [32] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$275' (01?) in module `\counter' with constant driver `$procmux$69_Y = $auto$simplemap.cc:256:simplemap_eqne$160'.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1734' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1723'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [27] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1734' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1243' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1082'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [8] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1243' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2041' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2044'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [12] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2041' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1897' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1895'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [29] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1897' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1286' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1287'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [19] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [20]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1286' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1237' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1076'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [2] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1237' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1887' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1895'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [19] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1887' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1707' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1557'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [0] = $techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$xor$<techmap.v>:262$436_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1707' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1725' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1723'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [18] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1725' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2043' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2044'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [14] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2043' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1889' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1895'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [21] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1889' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3099' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2957'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$851_Y = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$851_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3099' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1135' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1128'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [29] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1135' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3383' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2957'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$851_Y = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$851_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3383' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1447' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1446'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [19] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1447' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1453' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1446'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [25] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1453' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1457' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1446'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [29] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1457' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1458' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1446'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [30] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1458' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1238' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1077'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [3] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1238' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2216' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2212'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [26] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2216' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2442' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2451'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$947_Y = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$974_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2442' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1136' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1128'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [30] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1136' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2438' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2451'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$935_Y = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$974_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2438' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2662' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2520'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$842_Y = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$842_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2662' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1894' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1895'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [26] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1894' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2056' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2059'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [27] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [30]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2056' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2046' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2059'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [17] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [30]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2046' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2206' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2212'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [16] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2206' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1726' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1723'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [19] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1726' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1708' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1568'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [1] = $techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$xor$<techmap.v>:263$437_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1708' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2410' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2552'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$850_Y = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$850_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2410' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2210' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2212'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [20] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2210' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1399' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1077'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [3] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1399' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2405' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2451'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$923_Y = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$974_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2405' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1441' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1442'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [13] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [14]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1441' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1133' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1128'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [27] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1133' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1124' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1128'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [18] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1124' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2211' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2212'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [21] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2211' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1443' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1442'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [15] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [14]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1443' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1448' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1446'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [20] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1448' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1454' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1446'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [26] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1454' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1459' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1446'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [31] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1459' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1717' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1718'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [10] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1717' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1882' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1881'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [14] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [13]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1882' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1880' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1881'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [12] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [13]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1880' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1888' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1895'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [20] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1888' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1398' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1076'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [2] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1398' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1397' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1236'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [1] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1397' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1404' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1082'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [8] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1404' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1440' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1442'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [12] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [14]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1440' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1439' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1438'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [11] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1439' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1445' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1446'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [17] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1445' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1444' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1446'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [16] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1444' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1450' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1446'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [22] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1450' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1449' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1446'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [21] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1449' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1452' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1446'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [24] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1452' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1451' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1446'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [23] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1451' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1456' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1446'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [28] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1456' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1455' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1446'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [27] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1455' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$734' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$735'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [30] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$734' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$733' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$735'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [29] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$733' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$732' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$735'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [28] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$732' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$731' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$735'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [27] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$731' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$730' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$735'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [26] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$730' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$729' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$735'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [25] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$729' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$728' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$735'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [24] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$728' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$727' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$735'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [23] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$727' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$726' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$735'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [22] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$726' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$725' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$735'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [21] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$725' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$724' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$735'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [20] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$724' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$723' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$735'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [19] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$723' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$722' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$735'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [18] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$722' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$721' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$735'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [17] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$721' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$720' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$735'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [16] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$720' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$718' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$719'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [14] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$718' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$717' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$719'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [13] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$717' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$716' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$719'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [12] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$716' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$714' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$715'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [10] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$714' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$704' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1428'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [0] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$704' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1122' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1128'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [16] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1122' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1836' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1557'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [0] = $techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$xor$<techmap.v>:262$436_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1836' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1132' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1128'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [26] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1132' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1134' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1128'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [28] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1134' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2060' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2059'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [31] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [30]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2060' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1288' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1287'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [21] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [20]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1288' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1295' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1287'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [28] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [20]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1295' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$680' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1082'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [8] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$680' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$675' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1077'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [3] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$675' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3241' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2957'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$851_Y = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$851_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3241' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2694' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2552'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$850_Y = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$850_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2694' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1297' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1287'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [30] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [20]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1297' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1292' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1287'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [25] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [20]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1292' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1296' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1287'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [29] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [20]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1296' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1893' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1895'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [25] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1893' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2338' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2552'.
    Redirecting output \Y: $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:222$629_Y = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$850_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2338' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1298' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1287'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [31] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [20]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1298' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1291' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1287'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [24] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [20]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1291' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2347' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2377'.
    Redirecting output \Y: $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:221$618_Y = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$839_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2347' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2803' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2661'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$839_Y = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$839_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2803' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2689' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2735'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$923_Y = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$974_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2689' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1106' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1428'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [0] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1106' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1294' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1287'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [27] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [20]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1294' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1730' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1723'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [23] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1730' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$578' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$706'.
    Redirecting output \Y: $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$xor$<techmap.v>:263$303_Y [2] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$578' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$577' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$705'.
    Redirecting output \Y: $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$xor$<techmap.v>:263$303_Y [1] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$577' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1733' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1723'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [26] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1733' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2692' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2550'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$844_Y = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$844_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2692' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$567' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1428'.
    Redirecting output \Y: $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.$xor$<techmap.v>:262$302_Y [0] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$567' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2363' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2957'.
    Redirecting output \Y: $techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:222$1627_Y = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$851_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2363' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2221' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2212'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [31] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2221' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2831' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2864'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$923_Y = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$935_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2831' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1998' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1837'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [1] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1998' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2836' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2552'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$850_Y = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$850_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2836' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2726' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2735'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$947_Y = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$974_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2726' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2580' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2593'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$935_Y = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$974_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2580' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3265' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3298'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$923_Y = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$935_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3265' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2834' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2550'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$844_Y = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$844_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2834' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2835' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2339'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$847_Y = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:222$626_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2835' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2163' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1841'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [5] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2163' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3411' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3127'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$847_Y = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$847_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3411' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$532' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3127'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$529 [2] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$847_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$532' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$531' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2366'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$529 [1] = $techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:222$1618_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$531' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1997' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1557'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [0] = $techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$xor$<techmap.v>:262$436_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1997' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1890' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1895'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [22] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1890' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2218' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2212'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [28] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2218' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1722' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1720'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [15] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [13]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1722' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2208' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2212'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [18] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2208' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3410' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2366'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$844_Y = $techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:222$1618_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3410' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1896' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1895'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [28] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1896' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1899' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1895'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [31] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1899' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2203' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2205'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [13] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2203' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2215' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2212'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [25] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2215' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2207' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2212'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [17] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2207' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2220' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2212'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [30] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2220' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1727' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1723'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [20] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1727' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2004' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1843'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [7] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [7]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2004' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1682' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1843'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [7] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [7]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1682' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2214' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2212'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [24] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2214' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1885' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1895'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [17] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1885' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3268' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2366'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$844_Y = $techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:222$1618_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3268' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2165' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1843'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [7] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [7]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2165' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2584' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2593'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$947_Y = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$974_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2584' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1289' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1287'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [22] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [20]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1289' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2219' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2212'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [29] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2219' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1129' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1128'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [23] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1129' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2202' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2205'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [12] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2202' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3160' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3156'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$947_Y = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$935_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3160' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2049' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2059'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [20] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [30]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2049' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$491' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3128'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$487 [3] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$850_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$491' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$490' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3127'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$487 [2] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$847_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$490' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$489' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3126'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$487 [1] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$844_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$489' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1729' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1723'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [22] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1729' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2209' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2212'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [19] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2209' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2604' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2746'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$843_Y = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$843_Y
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2604' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1290' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1287'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [23] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [20]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1290' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1683' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1844'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [8] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1683' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1728' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1723'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [21] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1728' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1075' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1236'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [1] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1075' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2204' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2205'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [14] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2204' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1736' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1723'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [29] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1736' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2547' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2593'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$923_Y = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$974_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2547' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$446' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$492'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$441 [4] = $auto$simplemap.cc:127:simplemap_reduce$487 [4]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$446' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$445' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3128'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$441 [3] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$850_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$445' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$444' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2985'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$441 [2] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$847_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$444' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$443' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2984'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$441 [1] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$844_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$443' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$442' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2374'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$441 [0] = $techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:221$1613_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$442' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1721' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1720'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [14] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [13]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1721' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2693' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2339'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$847_Y = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:222$626_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2693' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1732' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1723'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [25] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1732' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2868' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2864'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$947_Y = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$935_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2868' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2053' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2059'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [24] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [30]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2053' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1293' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1287'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [26] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [20]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1293' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1137' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1128'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [31] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1137' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1131' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1128'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [25] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1131' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1280' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1279'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [13] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [12]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1280' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1283' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1287'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [16] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [20]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1283' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1267' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1428'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [0] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1267' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1268' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1429'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [1] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1268' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1278' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1277'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [11] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1278' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1281' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1279'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [14] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [12]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1281' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1282' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1279'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [15] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [12]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1282' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1284' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1287'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [17] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [20]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1284' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1285' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1287'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [18] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [20]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1285' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$399' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2552'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$395 [3] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$850_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$399' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$398' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2339'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$395 [2] = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:222$626_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$398' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$397' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2550'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$395 [1] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$844_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$397' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$396' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2661'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$395 [0] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$839_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$396' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1117' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1116'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [11] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1117' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1724' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1723'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [17] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1724' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2213' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2212'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [23] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2213' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2217' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2212'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [27] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2217' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1898' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1895'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [30] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1898' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2051' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2059'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [22] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [30]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2051' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2158' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1557'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [0] = $techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$xor$<techmap.v>:262$436_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2158' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2055' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2059'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [26] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [30]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2055' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2005' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1844'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [8] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2005' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2052' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2059'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [23] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [30]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2052' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2002' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1841'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:262$480_Y [5] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2002' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3129' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$492'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$853_Y = $auto$simplemap.cc:127:simplemap_reduce$487 [4]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3129' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2050' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2059'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [21] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [30]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2050' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1868' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2029'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [0] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1868' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1118' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1119'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [12] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [13]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1118' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2201' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2200'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [11] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2201' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2159' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1837'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [1] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2159' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1121' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1119'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [15] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [13]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1121' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$357' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2552'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$353 [3] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$850_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$357' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$356' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2551'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$353 [2] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$847_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$356' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$355' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2550'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$353 [1] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$844_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$355' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$354' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2661'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$353 [0] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$839_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$354' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3014' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2981'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$935_Y = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$923_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3014' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1738' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1723'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [31] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1738' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1735' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1723'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [28] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1735' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3407' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3444'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$923_Y = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$947_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3407' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1892' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1895'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [24] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1892' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1891' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1895'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [23] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1891' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1079' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$677'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [5] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1079' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3018' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2981'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$947_Y = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$923_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3018' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3320' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3178'.
    Redirecting output \Y: $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [0] = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3320' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3440' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3444'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$935_Y = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$947_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3440' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3096' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2366'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$842_Y = $techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:222$1618_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3096' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1883' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1881'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [15] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [13]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1883' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1123' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1128'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [17] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1123' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1125' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1128'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [19] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1125' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1126' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1128'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [20] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1126' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1120' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1119'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [14] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [13]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1120' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1130' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1128'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [24] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1130' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$311' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2552'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$307 [3] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$850_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$311' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$310' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2409'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$307 [2] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$847_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$310' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$309' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2520'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$307 [1] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$842_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$309' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$308' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2377'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$307 [0] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$839_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$308' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2877' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2864'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$974_Y = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$935_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2877' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1878' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1879'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [10] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1878' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2804' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2520'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$842_Y = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$842_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2804' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1886' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1895'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [18] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1886' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2953' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2374'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$839_Y = $techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:221$1613_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2953' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1731' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1723'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [24] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1731' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$207' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1841'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$200 [5] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$207' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2986' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3128'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$850_Y = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$850_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2986' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1719' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1720'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [12] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [13]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1719' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$203' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1837'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$200 [1] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$203' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$202' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1557'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$200 [0] = $techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$xor$<techmap.v>:262$436_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$202' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3302' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3298'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$947_Y = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$935_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3302' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2047' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2059'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [18] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [30]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2047' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2045' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2059'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [16] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [30]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2045' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2058' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2059'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [29] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [30]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2058' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2166' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1844'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [8] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2166' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2042' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2044'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [13] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2042' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2039' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2040'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [10] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2039' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2057' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2059'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [28] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [30]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2057' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2054' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2059'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [25] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [30]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2054' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2048' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2059'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [19] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [30]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2048' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$153' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1076'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$149 [2] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$153' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$152' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1236'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$149 [1] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:262$346_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$152' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$151' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1428'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$149 [0] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$151' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$159' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1082'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$149 [8] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$346_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$159' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1737' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1723'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [30] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1737' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1127' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1128'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [21] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [22]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1127' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3412' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3128'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$850_Y = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$850_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3412' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1680' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1841'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [5] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:262$480_Y [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1680' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1884' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1895'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [16] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1884' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3413' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$492'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$853_Y = $auto$simplemap.cc:127:simplemap_reduce$487 [4]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3413' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3076' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3072'.
    Redirecting output \Y: $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [9] = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3076' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3349' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3356'.
    Redirecting output \Y: $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [15] = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3349' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2448' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2335'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$965_Y = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:229$642_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2448' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2059' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2044'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [30] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2059' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2849' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2337'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$892_Y = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:222$635_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2849' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$534' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3271'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$529 [4] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$853_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$534' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3270' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$533'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$850_Y = $auto$simplemap.cc:127:simplemap_reduce$529 [3]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3270' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2935' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2926'.
    Redirecting output \Y: $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [8] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2935' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2722' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2735'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$935_Y = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$974_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2722' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3237' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3095'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$839_Y = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$839_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3237' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2987' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3271'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$853_Y = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$853_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2987' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2651' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2642'.
    Redirecting output \Y: $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [8] = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2651' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$506' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3425'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$504 [1] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$892_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$506' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$492' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3271'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$487 [4] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$853_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$492' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$488' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$530'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$487 [0] = $auto$simplemap.cc:127:simplemap_reduce$529 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$488' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2519' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2661'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$839_Y = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$839_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2519' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3024' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2359'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$965_Y = $techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.lcu.$and$<techmap.v>:229$1643_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3024' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3128' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$533'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$850_Y = $auto$simplemap.cc:127:simplemap_reduce$529 [3]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3128' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3065' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3072'.
    Redirecting output \Y: $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [15] = $techmap$ge$timer.v:57$13.$auto$alumacc.cc:484:replace_alu$182 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3065' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2745' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2887'.
    Redirecting output \Y: $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [1] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2745' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2707' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2337'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:222$892_Y = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:222$635_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2707' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3218' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3214'.
    Redirecting output \Y: $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [9] = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3218' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2969' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$459'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$887_Y = $auto$simplemap.cc:127:simplemap_reduce$458 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2969' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1269' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1430'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [2] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1269' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$414' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2337'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$412 [1] = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$125.lcu.$and$<techmap.v>:222$635_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$414' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2379' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2551'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$845_Y = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$847_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2379' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3360' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3356'.
    Redirecting output \Y: $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [9] = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3360' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3179' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3321'.
    Redirecting output \Y: $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [1] = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3179' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2030' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1869'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [1] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2030' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3396' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2970'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$890_Y = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$890_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3396' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3178' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3462'.
    Redirecting output \Y: $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [0] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3178' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2631' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2642'.
    Redirecting output \Y: $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [15] = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2631' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2029' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2190'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [0] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2029' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$371' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$413'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$370 [0] = $auto$simplemap.cc:127:simplemap_reduce$412 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$371' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1429' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1107'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [1] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1429' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2520' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2408'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$842_Y = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$844_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2520' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3502' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3491'.
    Redirecting output \Y: $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [9] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3502' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3498' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3491'.
    Redirecting output \Y: $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [11] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3498' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2500' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2509'.
    Redirecting output \Y: $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [9] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [8]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2500' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1128' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1116'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [22] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1128' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2496' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2509'.
    Redirecting output \Y: $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [11] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [8]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2496' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3141' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$548'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$892_Y = $auto$simplemap.cc:127:simplemap_reduce$546 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3141' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$326' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2423'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$324 [1] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$892_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$326' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$325' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2393'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$324 [0] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$887_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$325' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2985' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3269'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$847_Y = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$847_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2985' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2489' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2509'.
    Redirecting output \Y: $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [15] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$131 [8]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2489' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2922' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2926'.
    Redirecting output \Y: $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [11] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2922' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2773' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2780'.
    Redirecting output \Y: $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [15] = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2773' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2638' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2642'.
    Redirecting output \Y: $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [11] = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2638' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3127' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3269'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$847_Y = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$847_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3127' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2915' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2926'.
    Redirecting output \Y: $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [15] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2915' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1115' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1116'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [9] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1115' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$715' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$719'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [11] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$715' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$713' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$719'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [9] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$713' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1446' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1438'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [18] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1446' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2784' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2780'.
    Redirecting output \Y: $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [9] = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2784' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2793' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2780'.
    Redirecting output \Y: $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [8] = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2793' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2565' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$372'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$892_Y = $auto$simplemap.cc:127:simplemap_reduce$370 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2565' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1720' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1718'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [13] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1720' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2874' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2732'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$965_Y = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$965_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2874' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1569' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1709'.
    Redirecting output \Y: $techmap$techmap$add$timer.v:56$12.$auto$alumacc.cc:470:replace_alu$176.$xor$<techmap.v>:263$437_Y [2] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1569' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2212' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2200'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [22] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2212' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2677' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2819'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$887_Y = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$887_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2677' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3425' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$548'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$892_Y = $auto$simplemap.cc:127:simplemap_reduce$546 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3425' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2044' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2040'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [15] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2044' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3112' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3254'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$890_Y = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$890_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3112' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2191' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1869'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [1] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2191' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2999' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$548'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:222$892_Y = $auto$simplemap.cc:127:simplemap_reduce$546 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2999' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2887' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2603'.
    Redirecting output \Y: $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [1] = $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2887' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$460' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$548'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$458 [1] = $auto$simplemap.cc:127:simplemap_reduce$546 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$460' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1430' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1108'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [2] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1430' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3283' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$548'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:222$892_Y = $auto$simplemap.cc:127:simplemap_reduce$546 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3283' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2205' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2200'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [15] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2205' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1279' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1287'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [12] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [20]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1279' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1276' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1287'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [9] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [20]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1276' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1277' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1287'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [10] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [20]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1277' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2970' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3254'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$890_Y = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$890_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2970' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2732' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2590'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$965_Y = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$965_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2732' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3379' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3095'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$839_Y = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$839_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3379' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3196' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$891_Y = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$891_Y
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3196' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1437' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1438'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [9] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1437' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1442' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1438'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [14] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1442' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3123' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3156'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$923_Y = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$935_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3123' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$719' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$735'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [15] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$719' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1723' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1718'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [16] = $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1723' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2648' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2932'.
    Redirecting output \Y: $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [2] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2648' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1881' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1879'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [13] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1881' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2746' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2888'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$or$<techmap.v>:221$843_Y = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$843_Y
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2746' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1116' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1119'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [10] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [13]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1116' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3054' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:57$13.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$891_Y = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$891_Y
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3054' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2535' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2819'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$887_Y = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$887_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2535' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2761' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2903'.
    Redirecting output \Y: $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [3] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2761' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1271' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1432'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [4] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1271' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3207' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3214'.
    Redirecting output \Y: $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [15] = $techmap$ge$timer.v:59$14.$auto$alumacc.cc:484:replace_alu$182 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3207' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3463' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3321'.
    Redirecting output \Y: $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [1] = $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3463' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2619' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2903'.
    Redirecting output \Y: $techmap$ge$timer.v:38$6.$auto$alumacc.cc:484:replace_alu$131 [3] = $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2619' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3395' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3253'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$887_Y = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$887_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3395' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1109' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1431'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [3] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1109' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3450' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3308'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$965_Y = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$965_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3450' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3443' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3301'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$944_Y = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$944_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3443' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2932' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2790'.
    Redirecting output \Y: $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [2] = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2932' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3403' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3261'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:221$911_Y = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:221$911_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3403' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2033' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2194'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [4] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2033' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3338' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3480'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$or$<techmap.v>:221$891_Y = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$or$<techmap.v>:221$891_Y
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3338' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2192' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2031'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [2] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2192' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3451' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3309'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$968_Y = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$968_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3451' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1432' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1110'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [4] = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1432' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2733' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2591'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$968_Y = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$968_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2733' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3359' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3501'.
    Redirecting output \Y: $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [5] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3359' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1431' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1270'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [3] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1431' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2827' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2685'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$911_Y = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:221$911_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2827' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2867' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2725'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$944_Y = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$944_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2867' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2032' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2193'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [3] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2032' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2875' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2591'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$968_Y = $techmap$techmap$ge$timer.v:38$6.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$968_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2875' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1434' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1273'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [6] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1434' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3345' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3487'.
    Redirecting output \Y: $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [7] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3345' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1879' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1895'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [11] = $techmap$techmap$ge$timer.v:59$14.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1879' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2195' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2034'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [5] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2195' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1436' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1275'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [8] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1436' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2864' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2735'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$935_Y = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$974_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2864' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2035' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2196'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [6] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2035' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3453' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3311'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$974_Y = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$974_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3453' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2198' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2037'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [8] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2198' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2734' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2876'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.lcu.$and$<techmap.v>:229$971_Y = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$971_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2734' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3298' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3444'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$935_Y = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$947_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3298' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1433' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1272'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [5] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1433' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3452' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3310'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.lcu.$and$<techmap.v>:229$971_Y = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.lcu.$and$<techmap.v>:229$971_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3452' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2926' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2780'.
    Redirecting output \Y: $techmap$ge$timer.v:41$9.$auto$alumacc.cc:484:replace_alu$131 [9] = $techmap$lt$timer.v:38$7.$auto$alumacc.cc:484:replace_alu$145 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2926' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3369' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3511'.
    Redirecting output \Y: $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [8] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [8]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3369' from module `\counter'.
  Cell `$auto$simplemap.cc:37:simplemap_not$391' is identical to cell `$auto$simplemap.cc:37:simplemap_not$394'.
    Redirecting output \Y: $techmap$lt$timer.v:38$7.$auto$rtlil.cc:1600:Not$147 = $techmap$ge$timer.v:41$9.$auto$rtlil.cc:1600:Not$135
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$391' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2197' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2036'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [7] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [7]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2197' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1438' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1287'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [10] = $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [20]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1438' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1274' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1435'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:38$7.$auto$alumacc.cc:470:replace_alu$143.$xor$<techmap.v>:263$347_Y [7] = $techmap$techmap$ge$timer.v:41$9.$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$347_Y [7]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1274' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2199' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2038'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [9] = $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [9]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2199' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3356' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3491'.
    Redirecting output \Y: $techmap$lt$timer.v:59$15.$auto$alumacc.cc:484:replace_alu$196 [11] = $techmap$ge$timer.v:62$17.$auto$alumacc.cc:484:replace_alu$182 [15]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3356' from module `\counter'.
  Cell `$auto$simplemap.cc:37:simplemap_not$525' is identical to cell `$auto$simplemap.cc:37:simplemap_not$528'.
    Redirecting output \Y: $techmap$lt$timer.v:59$15.$auto$rtlil.cc:1600:Not$198 = $techmap$ge$timer.v:62$17.$auto$rtlil.cc:1600:Not$186
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$525' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2040' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2200'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:59$15.$auto$alumacc.cc:470:replace_alu$194.$xor$<techmap.v>:263$481_Y [11] = $techmap$techmap$ge$timer.v:62$17.$auto$alumacc.cc:470:replace_alu$180.$xor$<techmap.v>:263$481_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2040' from module `\counter'.
Removed a total of 398 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

10.6. Executing OPT_RMDFF pass (remove dff with constant values).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$671'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$670'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$669'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$668'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$667'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$666'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$665'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$663'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$664'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$175'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$228'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$707'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$708'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$709'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$710'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$711'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$712'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$735'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1107'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1108'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1110'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1111'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1112'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1113'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1114'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1119'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1270'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1272'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1273'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1275'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1287'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1435'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1666'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1665'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1667'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1668'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1669'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1670'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1671'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1672'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1673'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1674'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1710'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1711'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1712'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1713'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1714'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1715'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1716'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1718'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1869'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1870'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1871'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1872'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1873'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1874'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1875'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1876'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1877'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1895'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2031'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2034'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2036'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2037'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2038'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2190'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2193'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2194'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2196'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2200'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2332'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2360'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2441'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2449'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2450'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2499'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2507'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2583'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2590'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2591'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2592'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2641'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2725'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2790'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2876'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3017'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3025'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3026'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3027'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3075'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3085'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3159'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3166'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3167'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3168'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3169'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3217'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3224'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3227'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3301'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3308'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3309'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3310'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3311'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3501'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3511'.

10.8. Executing OPT_EXPR pass (perform const folding).

10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.

10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

10.13. Executing OPT_RMDFF pass (remove dff with constant values).

10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

10.15. Executing OPT_EXPR pass (perform const folding).

10.16. Finished OPT passes. (There is nothing left to do.)

-- Writing to `data/synthesize.il' using backend `ilang' --

11. Executing ILANG backend.
Output filename: data/synthesize.il

End of script. Logfile hash: a266b1e471
CPU: user 0.38s system 0.02s, MEM: 32.95 MB total, 14.98 MB resident
Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-OIL3SR/yosys-0.7=. -fstack-protector-strong -fPIC -Os)
Time spent: 23% 13x opt_merge (0 sec), 23% 13x opt_expr (0 sec), ...
