/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Jul 17 17:12:47 2008
 *                 MD5 Checksum         9220767de76c9afe7a462b5b55e5d2ff
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3548/rdb/b0/bchp_irq1.h $
 * 
 * Hydra_Software_Devel/1   7/17/08 7:57p maivu
 * PR 44921: Initial B0 files
 *
 ***************************************************************************/

#ifndef BCHP_IRQ1_H__
#define BCHP_IRQ1_H__

/***************************************************************************
 *IRQ1 - Level 2 PCI Interrupt Enable/Status
 ***************************************************************************/
#define BCHP_IRQ1_IRQEN                          0x004007c0 /* UPG Shared Interrupt Enable */
#define BCHP_IRQ1_IRQSTAT                        0x004007c4 /* UPG Shared Interrupt Status */
#define BCHP_IRQ1_SPI_IRQEN                      0x004007c8 /* SPI Master Interrupt Enable */
#define BCHP_IRQ1_SPI_IRQSTAT                    0x004007cc /* SPI Master Interrupt Status */
#define BCHP_IRQ1_BSC_IRQEN                      0x004007d0 /* BSC Master Interrupt Enable */
#define BCHP_IRQ1_BSC_IRQSTAT                    0x004007d4 /* BSC Master Interrupt Status */
#define BCHP_IRQ1_UART_IRQEN                     0x004007d8 /* UART Channel 0 Interrupt Enable */
#define BCHP_IRQ1_UART_IRQSTAT                   0x004007dc /* UART Channel 0 Interrupt Status */
#define BCHP_IRQ1_GPIO_IRQEN                     0x004007e0 /* GPIO Interrupt Enable */
#define BCHP_IRQ1_GPIO_IRQSTAT                   0x004007e4 /* GPIO Interrupt Status */
#define BCHP_IRQ1_ANT_IRQEN                      0x004007e8 /* Antenna Interface Interrupt Enable */
#define BCHP_IRQ1_ANT_IRQSTAT                    0x004007ec /* Antenna Interface Interrupt Status */

#endif /* #ifndef BCHP_IRQ1_H__ */

/* End of File */
