{
    "CMSSW_7_4_CLANG_X_2015-01-17-0200": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-01-14-1700": "slc6_amd64_gcc472", 
    "CMSSW_7_4_X_2015-01-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-01-14-0200": "slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2015-01-18-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2015-01-17-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-01-17-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-01-20-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-01-21-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ROOT6_X_2015-01-16-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-01-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-01-16-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-01-17-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-01-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-01-15-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-01-15-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_GEANT10_X_2015-01-18-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-01-14-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-01-20-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-01-17-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-01-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-16-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-01-19-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-01-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2015-01-14-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2015-01-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-01-16-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-01-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-01-16-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-01-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-15-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-01-16-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_GEANT10_X_2015-01-15-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-01-20-0200_INCOMPLETE": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_GEANT10_X_2015-01-16-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-01-15-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-01-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-17-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-01-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2015-01-16-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-01-17-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-01-16-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-01-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-01-15-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-01-14-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-01-13-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-01-19-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_GEANT10_X_2015-01-14-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-01-16-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-01-15-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-01-18-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-01-15-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-01-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-14-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-01-18-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-01-14-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-01-17-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-01-18-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-01-20-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-01-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-14-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-01-18-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-01-14-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-01-16-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-01-18-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-01-16-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2015-01-15-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2015-01-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-19-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-01-16-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-01-14-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-01-17-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-01-15-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-01-20-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-01-18-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-01-15-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_2015-01-18-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_DEVEL_X_2015-01-17-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-01-17-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-01-18-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-01-19-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-01-16-0200": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-01-18-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2015-01-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-01-20-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-01-19-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-01-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-01-15-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-01-14-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_GEANT10_X_2015-01-15-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_GEANT10_X_2015-01-17-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-01-13-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-01-20-0200": "slc6_amd64_gcc491"
}