

================================================================
== Vivado HLS Report for 'Array2Mat'
================================================================
* Date:           Sat Jun 20 16:50:21 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Vivado_Sobel_v3
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.489 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|      131| 10.000 ns | 1.310 us |    1|  131|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop_pixel     |        0|      130|  3 ~ 13  |          -|          -| 0 ~ 10 |    no    |
        | + loop_pixel.1  |        0|       10|         2|          1|          1| 0 ~ 10 |    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    138|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     69|    -|
|Register         |        -|      -|     179|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     179|    207|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln178_1_fu_189_p2             |     +    |      0|  0|   8|           8|           8|
    |add_ln178_fu_194_p2               |     +    |      0|  0|   8|           8|           8|
    |col_V_fu_179_p2                   |     +    |      0|  0|  39|          32|           1|
    |row_V_fu_144_p2                   |     +    |      0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln174_fu_139_p2              |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln175_fu_174_p2              |   icmp   |      0|  0|  18|          32|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 138|         149|          87|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |img_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_3_reg_120            |   9|          2|   32|         64|
    |t_V_reg_109              |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  69|         14|   67|        138|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |icmp_ln175_reg_233            |   1|   0|    1|          0|
    |img_cols_V_read_cast_reg_204  |  32|   0|   32|          0|
    |img_rows_V_read_cast_reg_209  |  32|   0|   32|          0|
    |row_V_reg_218                 |  32|   0|   32|          0|
    |shl_ln1352_2_reg_228          |   7|   0|    8|          1|
    |shl_ln_reg_223                |   5|   0|    8|          3|
    |t_V_3_reg_120                 |  32|   0|   32|          0|
    |t_V_reg_109                   |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 179|   0|  183|          4|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |     Array2Mat     | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |     Array2Mat     | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |     Array2Mat     | return value |
|ap_done                   | out |    1| ap_ctrl_hs |     Array2Mat     | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |     Array2Mat     | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |     Array2Mat     | return value |
|fb_address0               | out |    7|  ap_memory |         fb        |     array    |
|fb_ce0                    | out |    1|  ap_memory |         fb        |     array    |
|fb_q0                     |  in |    8|  ap_memory |         fb        |     array    |
|img_rows_V_read           |  in |    5|   ap_none  |  img_rows_V_read  |    scalar    |
|img_cols_V_read           |  in |    5|   ap_none  |  img_cols_V_read  |    scalar    |
|img_data_stream_V_din     | out |    8|   ap_fifo  | img_data_stream_V |    pointer   |
|img_data_stream_V_full_n  |  in |    1|   ap_fifo  | img_data_stream_V |    pointer   |
|img_data_stream_V_write   | out |    1|   ap_fifo  | img_data_stream_V |    pointer   |
+--------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str80, i32 0, i32 0, [1 x i8]* @p_str81, [1 x i8]* @p_str82, [1 x i8]* @p_str83, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str84, [1 x i8]* @p_str85)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%img_cols_V_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %img_cols_V_read)"   --->   Operation 7 'read' 'img_cols_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%img_rows_V_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %img_rows_V_read)"   --->   Operation 8 'read' 'img_rows_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%img_cols_V_read_cast = sext i5 %img_cols_V_read_1 to i32"   --->   Operation 9 'sext' 'img_cols_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%img_rows_V_read_cast = sext i5 %img_rows_V_read_1 to i32"   --->   Operation 10 'sext' 'img_rows_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([100 x i8]* %fb, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 11 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([100 x i8]* %fb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.24ns)   --->   "br label %0" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.24>

State 2 <SV = 1> <Delay = 2.57>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %._crit_edge ], [ %row_V, %loop_pixel_end ]"   --->   Operation 14 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.86ns)   --->   "%icmp_ln174 = icmp eq i32 %t_V, %img_rows_V_read_cast" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 15 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 10, i64 0)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.00ns)   --->   "%row_V = add i32 %t_V, 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 17 'add' 'row_V' <Predicate = true> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln174, label %2, label %loop_pixel_begin" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 19 'specloopname' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 20 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln1352 = trunc i32 %t_V to i5" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 21 'trunc' 'trunc_ln1352' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %trunc_ln1352, i3 0)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 22 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln1352_1 = trunc i32 %t_V to i7" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 23 'trunc' 'trunc_ln1352_1' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln1352_2 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %trunc_ln1352_1, i1 false)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 24 'bitconcatenate' 'shl_ln1352_2' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.24ns)   --->   "br label %1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:175]   --->   Operation 25 'br' <Predicate = (!icmp_ln174)> <Delay = 1.24>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 26 'ret' <Predicate = (icmp_ln174)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.12>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%t_V_3 = phi i32 [ 0, %loop_pixel_begin ], [ %col_V, %hls_label_0_begin ]"   --->   Operation 27 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.86ns)   --->   "%icmp_ln175 = icmp eq i32 %t_V_3, %img_cols_V_read_cast" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:175]   --->   Operation 28 'icmp' 'icmp_ln175' <Predicate = true> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 10, i64 0)"   --->   Operation 29 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.00ns)   --->   "%col_V = add i32 %t_V_3, 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:175]   --->   Operation 30 'add' 'col_V' <Predicate = true> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln175, label %loop_pixel_end, label %hls_label_0_begin" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:175]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln178 = trunc i32 %t_V_3 to i8" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 32 'trunc' 'trunc_ln178' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln178_1 = add i8 %shl_ln1352_2, %trunc_ln178" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 33 'add' 'add_ln178_1' <Predicate = (!icmp_ln175)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [1/1] (2.70ns) (root node of TernaryAdder)   --->   "%add_ln178 = add i8 %add_ln178_1, %shl_ln" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 34 'add' 'add_ln178' <Predicate = (!icmp_ln175)> <Delay = 2.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i8 %add_ln178 to i64" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 35 'zext' 'zext_ln178' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%fb_addr = getelementptr [100 x i8]* %fb, i64 0, i64 %zext_ln178" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 36 'getelementptr' 'fb_addr' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (2.41ns)   --->   "%fb_pix = load i8* %fb_addr, align 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 37 'load' 'fb_pix' <Predicate = (!icmp_ln175)> <Delay = 2.41> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 5.48>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str43)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:175]   --->   Operation 38 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:177]   --->   Operation 39 'specpipeline' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 40 [1/2] (2.41ns)   --->   "%fb_pix = load i8* %fb_addr, align 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 40 'load' 'fb_pix' <Predicate = (!icmp_ln175)> <Delay = 2.41> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 100> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str44)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:696->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:186]   --->   Operation 41 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:700->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:186]   --->   Operation 42 'specprotocol' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (3.07ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_V, i8 %fb_pix)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:703->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:186]   --->   Operation 43 'write' <Predicate = (!icmp_ln175)> <Delay = 3.07> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str44, i32 %tmp_2)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:705->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:186]   --->   Operation 44 'specregionend' 'empty_50' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str43, i32 %tmp_1)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:187]   --->   Operation 45 'specregionend' 'empty_51' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br label %1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:175]   --->   Operation 46 'br' <Predicate = (!icmp_ln175)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_s)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:188]   --->   Operation 47 'specregionend' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br label %0" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ img_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface    ) [ 000000]
img_cols_V_read_1    (read             ) [ 000000]
img_rows_V_read_1    (read             ) [ 000000]
img_cols_V_read_cast (sext             ) [ 001111]
img_rows_V_read_cast (sext             ) [ 001111]
specmemcore_ln0      (specmemcore      ) [ 000000]
specinterface_ln0    (specinterface    ) [ 000000]
br_ln174             (br               ) [ 011111]
t_V                  (phi              ) [ 001000]
icmp_ln174           (icmp             ) [ 001111]
empty                (speclooptripcount) [ 000000]
row_V                (add              ) [ 011111]
br_ln174             (br               ) [ 000000]
specloopname_ln174   (specloopname     ) [ 000000]
tmp_s                (specregionbegin  ) [ 000111]
trunc_ln1352         (trunc            ) [ 000000]
shl_ln               (bitconcatenate   ) [ 000110]
trunc_ln1352_1       (trunc            ) [ 000000]
shl_ln1352_2         (bitconcatenate   ) [ 000110]
br_ln175             (br               ) [ 001111]
ret_ln0              (ret              ) [ 000000]
t_V_3                (phi              ) [ 000100]
icmp_ln175           (icmp             ) [ 001111]
empty_49             (speclooptripcount) [ 000000]
col_V                (add              ) [ 001111]
br_ln175             (br               ) [ 000000]
trunc_ln178          (trunc            ) [ 000000]
add_ln178_1          (add              ) [ 000000]
add_ln178            (add              ) [ 000000]
zext_ln178           (zext             ) [ 000000]
fb_addr              (getelementptr    ) [ 000110]
tmp_1                (specregionbegin  ) [ 000000]
specpipeline_ln177   (specpipeline     ) [ 000000]
fb_pix               (load             ) [ 000000]
tmp_2                (specregionbegin  ) [ 000000]
specprotocol_ln700   (specprotocol     ) [ 000000]
write_ln703          (write            ) [ 000000]
empty_50             (specregionend    ) [ 000000]
empty_51             (specregionend    ) [ 000000]
br_ln175             (br               ) [ 001111]
empty_52             (specregionend    ) [ 000000]
br_ln174             (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fb">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fb"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_rows_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_cols_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str82"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str83"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str85"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="img_cols_V_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="5" slack="0"/>
<pin id="78" dir="0" index="1" bw="5" slack="0"/>
<pin id="79" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_cols_V_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="img_rows_V_read_1_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="0" index="1" bw="5" slack="0"/>
<pin id="85" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_rows_V_read_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln703_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln703/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="fb_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="8" slack="0"/>
<pin id="99" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fb_addr/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fb_pix/3 "/>
</bind>
</comp>

<comp id="109" class="1005" name="t_V_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="t_V_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="t_V_3_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_3 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="t_V_3_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="32" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_3/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="img_cols_V_read_cast_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="0"/>
<pin id="133" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="img_cols_V_read_cast/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="img_rows_V_read_cast_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="0"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="img_rows_V_read_cast/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln174_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="1"/>
<pin id="142" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln174/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="row_V_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_V/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln1352_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1352/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="shl_ln_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="5" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="trunc_ln1352_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1352_1/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="shl_ln1352_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="7" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1352_2/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln175_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="2"/>
<pin id="177" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln175/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="col_V_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_V/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="trunc_ln178_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln178/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln178_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="1"/>
<pin id="191" dir="0" index="1" bw="8" slack="0"/>
<pin id="192" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178_1/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln178_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="1"/>
<pin id="197" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln178_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178/3 "/>
</bind>
</comp>

<comp id="204" class="1005" name="img_cols_V_read_cast_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="2"/>
<pin id="206" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="img_cols_V_read_cast "/>
</bind>
</comp>

<comp id="209" class="1005" name="img_rows_V_read_cast_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="img_rows_V_read_cast "/>
</bind>
</comp>

<comp id="214" class="1005" name="icmp_ln174_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln174 "/>
</bind>
</comp>

<comp id="218" class="1005" name="row_V_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="row_V "/>
</bind>
</comp>

<comp id="223" class="1005" name="shl_ln_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="1"/>
<pin id="225" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="228" class="1005" name="shl_ln1352_2_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="1"/>
<pin id="230" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1352_2 "/>
</bind>
</comp>

<comp id="233" class="1005" name="icmp_ln175_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln175 "/>
</bind>
</comp>

<comp id="237" class="1005" name="col_V_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="col_V "/>
</bind>
</comp>

<comp id="242" class="1005" name="fb_addr_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="1"/>
<pin id="244" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="fb_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="30" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="72" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="44" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="102" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="108"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="76" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="82" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="113" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="113" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="48" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="113" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="56" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="58" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="165"><net_src comp="113" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="60" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="62" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="178"><net_src comp="124" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="124" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="124" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="189" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="207"><net_src comp="131" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="212"><net_src comp="135" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="217"><net_src comp="139" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="144" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="226"><net_src comp="154" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="231"><net_src comp="166" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="236"><net_src comp="174" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="179" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="245"><net_src comp="95" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="102" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fb | {}
	Port: img_data_stream_V | {4 }
 - Input state : 
	Port: Array2Mat : fb | {3 4 }
	Port: Array2Mat : img_rows_V_read | {1 }
	Port: Array2Mat : img_cols_V_read | {1 }
	Port: Array2Mat : img_data_stream_V | {}
  - Chain level:
	State 1
	State 2
		icmp_ln174 : 1
		row_V : 1
		br_ln174 : 2
		trunc_ln1352 : 1
		shl_ln : 2
		trunc_ln1352_1 : 1
		shl_ln1352_2 : 2
	State 3
		icmp_ln175 : 1
		col_V : 1
		br_ln175 : 2
		trunc_ln178 : 1
		add_ln178_1 : 2
		add_ln178 : 3
		zext_ln178 : 4
		fb_addr : 5
		fb_pix : 6
	State 4
		write_ln703 : 1
		empty_50 : 1
		empty_51 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |         row_V_fu_144         |    0    |    39   |
|    add   |         col_V_fu_179         |    0    |    39   |
|          |      add_ln178_1_fu_189      |    0    |    8    |
|          |       add_ln178_fu_194       |    0    |    8    |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln174_fu_139      |    0    |    18   |
|          |       icmp_ln175_fu_174      |    0    |    18   |
|----------|------------------------------|---------|---------|
|   read   | img_cols_V_read_1_read_fu_76 |    0    |    0    |
|          | img_rows_V_read_1_read_fu_82 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln703_write_fu_88   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |  img_cols_V_read_cast_fu_131 |    0    |    0    |
|          |  img_rows_V_read_cast_fu_135 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      trunc_ln1352_fu_150     |    0    |    0    |
|   trunc  |     trunc_ln1352_1_fu_162    |    0    |    0    |
|          |      trunc_ln178_fu_185      |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         shl_ln_fu_154        |    0    |    0    |
|          |      shl_ln1352_2_fu_166     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln178_fu_199      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   130   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        col_V_reg_237       |   32   |
|       fb_addr_reg_242      |    7   |
|     icmp_ln174_reg_214     |    1   |
|     icmp_ln175_reg_233     |    1   |
|img_cols_V_read_cast_reg_204|   32   |
|img_rows_V_read_cast_reg_209|   32   |
|        row_V_reg_218       |   32   |
|    shl_ln1352_2_reg_228    |    8   |
|       shl_ln_reg_223       |    8   |
|        t_V_3_reg_120       |   32   |
|         t_V_reg_109        |   32   |
+----------------------------+--------+
|            Total           |   217  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_102 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   14   ||  1.248  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   130  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   217  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   217  |   139  |
+-----------+--------+--------+--------+
