
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/FPGA/Xilinx/Projects/hdmi/hdmi.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/FPGA/Xilinx/Projects/hdmi/hdmi.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7s25csga225-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2021.1) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11108
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1294.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/top.vhd:28]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.runs/synth_1/.Xil/Vivado-10024-DESKTOP-QT3SDF3/realtime/clk_wiz_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'clk_div' [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/clk_div.vhd:11]
	Parameter freq_in bound to: 12000000 - type: integer 
	Parameter freq_out bound to: 115200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div' (0#1) [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/clk_div.vhd:11]
INFO: [Synth 8-638] synthesizing module 'uart' [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/uart.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'uart' (0#1) [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/uart.vhd:19]
INFO: [Synth 8-638] synthesizing module 'hdmi2' [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/hdmi2.vhd:23]
INFO: [Synth 8-638] synthesizing module 'clk_div__parameterized0' [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/clk_div.vhd:11]
	Parameter freq_in bound to: 252000000 - type: integer 
	Parameter freq_out bound to: 90 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div__parameterized0' (0#1) [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/clk_div.vhd:11]
INFO: [Synth 8-638] synthesizing module 'timing' [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/timing.vhd:30]
INFO: [Synth 8-638] synthesizing module 'clk_div__parameterized1' [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/clk_div.vhd:11]
	Parameter freq_in bound to: 252000000 - type: integer 
	Parameter freq_out bound to: 44100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div__parameterized1' (0#1) [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/clk_div.vhd:11]
INFO: [Synth 8-638] synthesizing module 'clk_div__parameterized2' [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/clk_div.vhd:11]
	Parameter freq_in bound to: 252000000 - type: integer 
	Parameter freq_out bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div__parameterized2' (0#1) [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/clk_div.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'timing' (0#1) [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/timing.vhd:30]
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/tmds_encoder.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (0#1) [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/tmds_encoder.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'hdmi2' (0#1) [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/hdmi2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/top.vhd:28]
WARNING: [Synth 8-5858] RAM harmonies_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  harmonies_reg 
WARNING: [Synth 8-6014] Unused sequential element note_reg was removed.  [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/timing.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element audio_sampleR_reg was removed.  [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/timing.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element audio_bufferR_reg[0] was removed.  [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/timing.vhd:290]
WARNING: [Synth 8-6014] Unused sequential element audio_bufferR_reg[1] was removed.  [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/timing.vhd:290]
WARNING: [Synth 8-6014] Unused sequential element audio_bufferR_reg[2] was removed.  [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/timing.vhd:290]
WARNING: [Synth 8-6014] Unused sequential element audio_bufferR_reg[3] was removed.  [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/timing.vhd:290]
WARNING: [Synth 8-6014] Unused sequential element hcount_reg was removed.  [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/timing.vhd:213]
WARNING: [Synth 8-6014] Unused sequential element vcount_reg was removed.  [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/timing.vhd:214]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.723 ; gain = 36.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.723 ; gain = 36.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.723 ; gain = 36.141
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1330.723 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'MMCM'
Finished Parsing XDC File [d:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'MMCM'
Parsing XDC File [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/constrs_1/new/Cmod-S7-25-Master.xdc]
Finished Parsing XDC File [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/constrs_1/new/Cmod-S7-25-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/constrs_1/new/Cmod-S7-25-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1416.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1416.832 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1416.832 ; gain = 122.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1416.832 ; gain = 122.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_12Mhz. (constraint file  d:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_12Mhz. (constraint file  d:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for MMCM. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1416.832 ; gain = 122.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1416.832 ; gain = 122.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 19    
	   3 Input   32 Bit       Adders := 6     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   8 Input    4 Bit       Adders := 6     
	   9 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 171   
	   2 Input      1 Bit         XORs := 126   
+---XORs : 
	               27 Bit    Wide XORs := 8     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 84    
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 16    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 28    
	   2 Input   32 Bit        Muxes := 27    
	   4 Input   32 Bit        Muxes := 1     
	  64 Input   31 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 14    
	   5 Input   10 Bit        Muxes := 3     
	  16 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 183   
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 18    
	   5 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 164   
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'audio_bufferL_reg[0]' and it is trimmed from '32' to '8' bits. [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/timing.vhd:289]
WARNING: [Synth 8-3936] Found unconnected internal register 'audio_bufferL_reg[1]' and it is trimmed from '32' to '8' bits. [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/timing.vhd:289]
WARNING: [Synth 8-3936] Found unconnected internal register 'audio_bufferL_reg[2]' and it is trimmed from '32' to '8' bits. [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/timing.vhd:289]
WARNING: [Synth 8-3936] Found unconnected internal register 'audio_bufferL_reg[3]' and it is trimmed from '32' to '8' bits. [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/timing.vhd:289]
WARNING: [Synth 8-3936] Found unconnected internal register 'audio_sampleL_reg' and it is trimmed from '32' to '8' bits. [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/timing.vhd:84]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1683.672 ; gain = 389.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1683.672 ; gain = 389.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1683.672 ; gain = 389.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5971] Combinational loop found in the design within module (top) during invertor optimization at instance (i_3165) [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/global_params.vhd:114]
Found timing loop:
     0: i_1386/O (LUT1)
      [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/global_params.vhd:114]
     1: i_1386/I0 (LUT1)
     2: i_1386/O (LUT1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/top.vhd:8]
Inferred a: "set_disable_timing -from I0 -to O i_1386"
Found timing loop:
     0: i_1715/O (LUT2)
      [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/top.vhd:8]
     1: i_1715/I0 (LUT2)
     2: i_1715/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/top.vhd:8]
Inferred a: "set_disable_timing -from I0 -to O i_1715"
Found timing loop:
     0: i_1385/O (LUT3)
      [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/global_params.vhd:114]
     1: i_1385/I0 (LUT3)
     2: i_1385/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/top.vhd:8]
Inferred a: "set_disable_timing -from I0 -to O i_1385"
Found timing loop:
     0: i_1384/O (LUT4)
      [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/global_params.vhd:114]
     1: i_1384/I0 (LUT4)
     2: i_1384/O (LUT4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/top.vhd:8]
Inferred a: "set_disable_timing -from I0 -to O i_1384"
Found timing loop:
     0: i_1383/O (LUT5)
      [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/global_params.vhd:114]
     1: i_1383/I0 (LUT5)
     2: i_1383/O (LUT5)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/top.vhd:8]
Inferred a: "set_disable_timing -from I0 -to O i_1383"
Found timing loop:
     0: i_1382/O (LUT6)
      [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/global_params.vhd:114]
     1: i_1382/I0 (LUT6)
     2: i_1382/O (LUT6)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/top.vhd:8]
Inferred a: "set_disable_timing -from I0 -to O i_1382"
Found timing loop:
     0: i_1380/O (LUT2)
      [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/global_params.vhd:114]
     1: i_1380/I0 (LUT2)
     2: i_1380/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/top.vhd:8]
Inferred a: "set_disable_timing -from I0 -to O i_1380"
Found timing loop:
     0: i_1379/O (LUT3)
      [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/global_params.vhd:114]
     1: i_1379/I0 (LUT3)
     2: i_1379/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/top.vhd:8]
Inferred a: "set_disable_timing -from I0 -to O i_1379"
Found timing loop:
     0: i_1568/O (LUT2)
      [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/global_params.vhd:114]
     1: i_1568/I0 (LUT2)
     2: i_1568/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/top.vhd:8]
Inferred a: "set_disable_timing -from I0 -to O i_1568"
Found timing loop:
     0: i_1403/O (LUT3)
      [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/global_params.vhd:114]
     1: i_1403/I0 (LUT3)
     2: i_1403/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/top.vhd:8]
Inferred a: "set_disable_timing -from I0 -to O i_1403"
Found timing loop:
     0: i_1402/O (LUT4)
      [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/global_params.vhd:114]
     1: i_1402/I0 (LUT4)
     2: i_1402/O (LUT4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/top.vhd:8]
Inferred a: "set_disable_timing -from I0 -to O i_1402"
Found timing loop:
     0: i_1400/O (LUT5)
      [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/global_params.vhd:114]
     1: i_1400/I0 (LUT5)
     2: i_1400/O (LUT5)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/top.vhd:8]
Inferred a: "set_disable_timing -from I0 -to O i_1400"
Found timing loop:
     0: i_1397/O (LUT6)
      [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/global_params.vhd:114]
     1: i_1397/I0 (LUT6)
     2: i_1397/O (LUT6)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/top.vhd:8]
Inferred a: "set_disable_timing -from I0 -to O i_1397"
Found timing loop:
     0: i_1395/O (LUT2)
      [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/global_params.vhd:114]
     1: i_1395/I0 (LUT2)
     2: i_1395/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/top.vhd:8]
Inferred a: "set_disable_timing -from I0 -to O i_1395"
Found timing loop:
     0: i_1569/O (LUT2)
      [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/global_params.vhd:114]
     1: i_1569/I0 (LUT2)
     2: i_1569/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/top.vhd:8]
Inferred a: "set_disable_timing -from I0 -to O i_1569"
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1683.672 ; gain = 389.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1683.672 ; gain = 389.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1683.672 ; gain = 389.090
---------------------------------------------------------------------------------
Found timing loop:
     0: red_val4_carry__0_i_5/O (LUT4)
      [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/global_params.vhd:114]
     1: red_val4_carry__0_i_5/I3 (LUT4)
     2: red_val4_carry__0_i_5/O (LUT4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/top.vhd:8]
Inferred a: "set_disable_timing -from I3 -to O red_val4_carry__0_i_5"
Found timing loop:
     0: i__carry__0_i_4__2/O (LUT3)
      [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/global_params.vhd:114]
     1: i__carry__0_i_4__2/I2 (LUT3)
     2: i__carry__0_i_4__2/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.srcs/sources_1/new/top.vhd:8]
Inferred a: "set_disable_timing -from I2 -to O i__carry__0_i_4__2"
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1683.672 ; gain = 389.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1683.672 ; gain = 389.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1683.672 ; gain = 389.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1683.672 ; gain = 389.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |BUFG    |     3|
|3     |CARRY4  |   129|
|4     |LUT1    |    53|
|5     |LUT2    |   188|
|6     |LUT3    |    86|
|7     |LUT4    |   177|
|8     |LUT5    |   310|
|9     |LUT6    |   765|
|10    |MUXF7   |   172|
|11    |MUXF8   |    72|
|12    |FDRE    |  1921|
|13    |FDSE    |    42|
|14    |OBUF    |    13|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1683.672 ; gain = 389.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 18 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 1683.672 ; gain = 302.980
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1683.672 ; gain = 389.090
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1683.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 373 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1683.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5c596b98
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 16 Warnings, 18 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1683.672 ; gain = 389.090
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/Vivado/2022.1/projects/hdmi/hdmi.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 27 20:59:59 2022...
