Analysis & Elaboration report for processor_ram
Sun Jun 06 16:14:04 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for processor:processor_one|ram_infer:ram|rom_16:Rom|altsyncram:altsyncram_component|altsyncram_usg1:auto_generated
  6. Source assignments for processor:processor_one|ram_infer:ram|rom_16:Rom_1|altsyncram:altsyncram_component|altsyncram_usg1:auto_generated
  7. Parameter Settings for User Entity Instance: processor:processor_one|ram_infer:ram|rom_16:Rom|altsyncram:altsyncram_component
  8. Parameter Settings for User Entity Instance: processor:processor_one|ram_infer:ram|rom_16:Rom_1|altsyncram:altsyncram_component
  9. altsyncram Parameter Settings by Entity Instance
 10. Analysis & Elaboration Settings
 11. Port Connectivity Checks: "processor:processor_one|datapath:DataPath"
 12. Port Connectivity Checks: "processor:processor_one|ram_infer:ram"
 13. Port Connectivity Checks: "processor:processor_one"
 14. Analysis & Elaboration Messages
 15. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sun Jun 06 16:14:04 2021       ;
; Quartus Prime Version         ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                 ; processor_ram                               ;
; Top-level Entity Name         ; processor_TB                                ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                            ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |processor_TB|processor:processor_one|ram_infer:ram|rom_16:Rom   ; rom_16.v        ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |processor_TB|processor:processor_one|ram_infer:ram|rom_16:Rom_1 ; rom_16.v        ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:processor_one|ram_infer:ram|rom_16:Rom|altsyncram:altsyncram_component|altsyncram_usg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:processor_one|ram_infer:ram|rom_16:Rom_1|altsyncram:altsyncram_component|altsyncram_usg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor_one|ram_infer:ram|rom_16:Rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                           ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; processor_ram.mif    ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_usg1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor_one|ram_infer:ram|rom_16:Rom_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; processor_ram.mif    ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_usg1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                  ;
; Entity Instance                           ; processor:processor_one|ram_infer:ram|rom_16:Rom|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; processor:processor_one|ram_infer:ram|rom_16:Rom_1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA6F31C6       ;                    ;
; Top-level entity name                                                           ; processor_TB       ; processor_ram      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:processor_one|datapath:DataPath"                      ;
+------+---------+------------------+--------------------------------------------------------+
; Port ; Type    ; Severity         ; Details                                                ;
+------+---------+------------------+--------------------------------------------------------+
; done ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+------+---------+------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:processor_one|ram_infer:ram"                                                          ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; readdata[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:processor_one"                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; w     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Reg_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Reg_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Reg_2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Reg_3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Reg_4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Reg_5 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Reg_6 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Reg_7 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Jun 06 16:13:57 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor_ram -c processor_ram --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file program_counter_tb.v
    Info (12023): Found entity 1: program_counter_TB File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/program_counter_TB.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file program_counter.v
    Info (12023): Found entity 1: program_counter File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/program_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sample_ram_tb.v
    Info (12023): Found entity 1: sample_ram_TB File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/sample_ram_TB.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ram_infer.v
    Info (12023): Found entity 1: ram_infer File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/ram_infer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor_tb.v
    Info (12023): Found entity 1: processor_TB File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor_TB.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm_state_register.v
    Info (12023): Found entity 1: FSM_state_register File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_state_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm_next_state.v
    Info (12023): Found entity 1: FSM_next_state File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_next_state.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm_given_state.v
    Info (12023): Found entity 1: FSM_given_state File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_given_state.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm_combin.v
    Info (12023): Found entity 1: FSM_combin File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_combin.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_sign.v
    Info (12023): Found entity 1: Control_Sign File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/Control_Sign.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_16.v
    Info (12023): Found entity 1: rom_16 File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/rom_16.v Line: 40
Info (12127): Elaborating entity "processor_TB" for the top level hierarchy
Info (12128): Elaborating entity "processor" for hierarchy "processor:processor_one" File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor_TB.v Line: 18
Info (12128): Elaborating entity "FSM_state_register" for hierarchy "processor:processor_one|FSM_state_register:s_r" File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor.v Line: 22
Info (12128): Elaborating entity "program_counter" for hierarchy "processor:processor_one|program_counter:counter" File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor.v Line: 26
Warning (10230): Verilog HDL assignment warning at program_counter.v(8): truncated value with size 32 to match size of target (6) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/program_counter.v Line: 8
Info (12128): Elaborating entity "ram_infer" for hierarchy "processor:processor_one|ram_infer:ram" File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor.v Line: 28
Warning (10230): Verilog HDL assignment warning at ram_infer.v(10): truncated value with size 32 to match size of target (6) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/ram_infer.v Line: 10
Info (12128): Elaborating entity "rom_16" for hierarchy "processor:processor_one|ram_infer:ram|rom_16:Rom" File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/ram_infer.v Line: 12
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:processor_one|ram_infer:ram|rom_16:Rom|altsyncram:altsyncram_component" File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/rom_16.v Line: 82
Info (12130): Elaborated megafunction instantiation "processor:processor_one|ram_infer:ram|rom_16:Rom|altsyncram:altsyncram_component" File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/rom_16.v Line: 82
Info (12133): Instantiated megafunction "processor:processor_one|ram_infer:ram|rom_16:Rom|altsyncram:altsyncram_component" with the following parameter: File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/rom_16.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "processor_ram.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_usg1.tdf
    Info (12023): Found entity 1: altsyncram_usg1 File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/db/altsyncram_usg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_usg1" for hierarchy "processor:processor_one|ram_infer:ram|rom_16:Rom|altsyncram:altsyncram_component|altsyncram_usg1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113028): 59 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor_ram.mif Line: 1
    Warning (113027): Addresses ranging from 5 to 63 are not initialized File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor_ram.mif Line: 1
Info (12128): Elaborating entity "FSM_combin" for hierarchy "processor:processor_one|FSM_combin:a" File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor.v Line: 43
Info (12128): Elaborating entity "FSM_next_state" for hierarchy "processor:processor_one|FSM_next_state:n_s" File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor.v Line: 48
Info (12128): Elaborating entity "FSM_given_state" for hierarchy "processor:processor_one|FSM_given_state:g_s" File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor.v Line: 52
Warning (10235): Verilog HDL Always Construct warning at FSM_given_state.v(14): variable "instruction_F" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_given_state.v Line: 14
Warning (10235): Verilog HDL Always Construct warning at FSM_given_state.v(15): variable "instruction_F" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_given_state.v Line: 15
Warning (10235): Verilog HDL Always Construct warning at FSM_given_state.v(16): variable "instruction_F" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_given_state.v Line: 16
Warning (10235): Verilog HDL Always Construct warning at FSM_given_state.v(17): variable "instruction_F" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_given_state.v Line: 17
Warning (10235): Verilog HDL Always Construct warning at FSM_given_state.v(18): variable "instruction_F" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_given_state.v Line: 18
Warning (10235): Verilog HDL Always Construct warning at FSM_given_state.v(19): variable "instruction_F" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/FSM_given_state.v Line: 19
Info (12128): Elaborating entity "datapath" for hierarchy "processor:processor_one|datapath:DataPath" File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/processor.v Line: 54
Warning (10240): Verilog HDL Always Construct warning at datapath.v(21): inferring latch(es) for variable "R_y_pos", which holds its previous value in one or more paths through the always construct File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at datapath.v(21): inferring latch(es) for variable "R_x_pos", which holds its previous value in one or more paths through the always construct File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at datapath.v(84): inferring latch(es) for variable "temp_G", which holds its previous value in one or more paths through the always construct File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 84
Info (10041): Inferred latch for "temp_G[0]" at datapath.v(84) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 84
Info (10041): Inferred latch for "temp_G[1]" at datapath.v(84) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 84
Info (10041): Inferred latch for "temp_G[2]" at datapath.v(84) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 84
Info (10041): Inferred latch for "temp_G[3]" at datapath.v(84) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 84
Info (10041): Inferred latch for "temp_G[4]" at datapath.v(84) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 84
Info (10041): Inferred latch for "temp_G[5]" at datapath.v(84) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 84
Info (10041): Inferred latch for "temp_G[6]" at datapath.v(84) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 84
Info (10041): Inferred latch for "temp_G[7]" at datapath.v(84) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 84
Info (10041): Inferred latch for "temp_G[8]" at datapath.v(84) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 84
Info (10041): Inferred latch for "temp_G[9]" at datapath.v(84) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 84
Info (10041): Inferred latch for "temp_G[10]" at datapath.v(84) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 84
Info (10041): Inferred latch for "temp_G[11]" at datapath.v(84) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 84
Info (10041): Inferred latch for "temp_G[12]" at datapath.v(84) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 84
Info (10041): Inferred latch for "temp_G[13]" at datapath.v(84) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 84
Info (10041): Inferred latch for "temp_G[14]" at datapath.v(84) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 84
Info (10041): Inferred latch for "temp_G[15]" at datapath.v(84) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 84
Info (10041): Inferred latch for "R_x_pos[0]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_x_pos[1]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_x_pos[2]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_x_pos[3]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_x_pos[4]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_x_pos[5]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_x_pos[6]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_x_pos[7]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_x_pos[8]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_x_pos[9]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_x_pos[10]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_x_pos[11]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_x_pos[12]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_x_pos[13]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_x_pos[14]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_x_pos[15]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_y_pos[0]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_y_pos[1]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_y_pos[2]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_y_pos[3]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_y_pos[4]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_y_pos[5]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_y_pos[6]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_y_pos[7]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_y_pos[8]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_y_pos[9]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_y_pos[10]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_y_pos[11]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_y_pos[12]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_y_pos[13]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_y_pos[14]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (10041): Inferred latch for "R_y_pos[15]" at datapath.v(21) File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 21
Info (12128): Elaborating entity "Control_Sign" for hierarchy "processor:processor_one|datapath:DataPath|Control_Sign:tri_buf" File: E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/datapath.v Line: 16
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/output_files/processor_ram.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4783 megabytes
    Info: Processing ended: Sun Jun 06 16:14:04 2021
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:16


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in E:/USYD/2021 SEMESTER 1/ELEC2602/Project/procressor_ram/output_files/processor_ram.map.smsg.


