{'bitIn': {'DefVars': ['bitOut', 'bitOut'],
           'Lines': ['227:D', '223:D'],
           'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f54e09f0950>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f54e0a4d090>]},
 'bitN': {'DefVars': [None, None],
          'Lines': ['221:C', '221:C'],
          'Sensitivities': [['bitN'], ['bitN']]}}
