/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [21:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  reg [2:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [8:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  reg [15:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_18z ? celloutsig_1_8z : celloutsig_1_13z[1];
  assign celloutsig_1_6z = celloutsig_1_3z[5] ^ celloutsig_1_4z[10];
  assign celloutsig_1_18z = celloutsig_1_6z ^ celloutsig_1_13z[0];
  assign celloutsig_0_1z = { celloutsig_0_0z[2:0], celloutsig_0_0z } & { in_data[66:64], celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_3z[7:2], celloutsig_1_0z } & celloutsig_1_1z[6:0];
  assign celloutsig_0_4z = celloutsig_0_2z[2] & ~(celloutsig_0_1z[5]);
  assign celloutsig_0_5z = in_data[79] & ~(celloutsig_0_2z[1]);
  assign celloutsig_1_0z = in_data[166] & ~(in_data[176]);
  assign celloutsig_1_5z = celloutsig_1_3z[1] & ~(celloutsig_1_3z[5]);
  assign celloutsig_1_3z = { celloutsig_1_1z[7:5], celloutsig_1_2z } % { 1'h1, in_data[176:170] };
  assign celloutsig_0_2z = in_data[70:68] % { 1'h1, celloutsig_0_1z[3:2] };
  assign celloutsig_1_13z = { celloutsig_1_4z[13:11], celloutsig_1_8z } % { 1'h1, celloutsig_1_11z[5:3] };
  assign celloutsig_1_2z = in_data[110:106] * { celloutsig_1_1z[4:1], celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_3z[5], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_6z } * { in_data[126:122], celloutsig_1_2z };
  assign celloutsig_1_8z = celloutsig_1_7z[5:0] != { celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[18:13] >>> in_data[33:28];
  assign celloutsig_0_6z = in_data[67:46] >>> { in_data[64:59], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_7z = { in_data[56:48], celloutsig_0_4z } >>> celloutsig_0_6z[21:12];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_8z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_8z = in_data[33:31];
  always_latch
    if (clkin_data[64]) celloutsig_1_1z = 9'h000;
    else if (!clkin_data[32]) celloutsig_1_1z = { in_data[107:100], celloutsig_1_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_4z = 16'h0000;
    else if (clkin_data[32]) celloutsig_1_4z = in_data[191:176];
  assign { out_data[128], out_data[96], out_data[41:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
