/* (c) 2000-2008 HighTec EDV-Systeme GmbH */
#ifndef _HAVE_TRICORE_P0_MASKS_H_
#define _HAVE_TRICORE_P0_MASKS_H_


/****************** Masks for P0_IN_t **********************/
/*
   P0_IN                 "Port 0 Input Register"
*/
/**********************************************************/

#define P0_IN_MASK                      0x0000ffff
#define P0_IN_P0_MASK                   0x00000001
#define P0_IN_P0_SHIFT                  0
#define P0_IN_P1_MASK                   0x00000002
#define P0_IN_P1_SHIFT                  1
#define P0_IN_P2_MASK                   0x00000004
#define P0_IN_P2_SHIFT                  2
#define P0_IN_P3_MASK                   0x00000008
#define P0_IN_P3_SHIFT                  3
#define P0_IN_P4_MASK                   0x00000010
#define P0_IN_P4_SHIFT                  4
#define P0_IN_P5_MASK                   0x00000020
#define P0_IN_P5_SHIFT                  5
#define P0_IN_P6_MASK                   0x00000040
#define P0_IN_P6_SHIFT                  6
#define P0_IN_P7_MASK                   0x00000080
#define P0_IN_P7_SHIFT                  7
#define P0_IN_P8_MASK                   0x00000100
#define P0_IN_P8_SHIFT                  8
#define P0_IN_P9_MASK                   0x00000200
#define P0_IN_P9_SHIFT                  9
#define P0_IN_P10_MASK                  0x00000400
#define P0_IN_P10_SHIFT                 10
#define P0_IN_P11_MASK                  0x00000800
#define P0_IN_P11_SHIFT                 11
#define P0_IN_P12_MASK                  0x00001000
#define P0_IN_P12_SHIFT                 12
#define P0_IN_P13_MASK                  0x00002000
#define P0_IN_P13_SHIFT                 13
#define P0_IN_P14_MASK                  0x00004000
#define P0_IN_P14_SHIFT                 14
#define P0_IN_P15_MASK                  0x00008000
#define P0_IN_P15_SHIFT                 15



/****************** Masks for P0_OUT_t **********************/
/*
   P0_OUT                "Port 0 Output Register"
*/
/**********************************************************/

#define P0_OUT_MASK                     0x0000ffff
#define P0_OUT_P0_MASK                  0x00000001
#define P0_OUT_P0_SHIFT                 0
#define P0_OUT_P1_MASK                  0x00000002
#define P0_OUT_P1_SHIFT                 1
#define P0_OUT_P2_MASK                  0x00000004
#define P0_OUT_P2_SHIFT                 2
#define P0_OUT_P3_MASK                  0x00000008
#define P0_OUT_P3_SHIFT                 3
#define P0_OUT_P4_MASK                  0x00000010
#define P0_OUT_P4_SHIFT                 4
#define P0_OUT_P5_MASK                  0x00000020
#define P0_OUT_P5_SHIFT                 5
#define P0_OUT_P6_MASK                  0x00000040
#define P0_OUT_P6_SHIFT                 6
#define P0_OUT_P7_MASK                  0x00000080
#define P0_OUT_P7_SHIFT                 7
#define P0_OUT_P8_MASK                  0x00000100
#define P0_OUT_P8_SHIFT                 8
#define P0_OUT_P9_MASK                  0x00000200
#define P0_OUT_P9_SHIFT                 9
#define P0_OUT_P10_MASK                 0x00000400
#define P0_OUT_P10_SHIFT                10
#define P0_OUT_P11_MASK                 0x00000800
#define P0_OUT_P11_SHIFT                11
#define P0_OUT_P12_MASK                 0x00001000
#define P0_OUT_P12_SHIFT                12
#define P0_OUT_P13_MASK                 0x00002000
#define P0_OUT_P13_SHIFT                13
#define P0_OUT_P14_MASK                 0x00004000
#define P0_OUT_P14_SHIFT                14
#define P0_OUT_P15_MASK                 0x00008000
#define P0_OUT_P15_SHIFT                15




#endif /* _HAVE_TRICORE_P0_MASKS_H_ */

