#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Feb  1 11:29:51 2024
# Process ID: 24784
# Current directory: /home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.runs/synth_1
# Command line: vivado -log asmcvd_xp.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source asmcvd_xp.tcl
# Log file: /home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.runs/synth_1/asmcvd_xp.vds
# Journal file: /home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source asmcvd_xp.tcl -notrace
Command: synth_design -top asmcvd_xp -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24804 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1471.305 ; gain = 43.777 ; free physical = 1210 ; free virtual = 8784
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'asmcvd_xp' [/home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.srcs/sources_1/new/asmcvd_xp.sv:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.srcs/sources_1/new/adder.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (1#1) [/home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.srcs/sources_1/new/adder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pipeline_reg' [/home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.srcs/sources_1/new/pipeline_reg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_reg' (2#1) [/home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.srcs/sources_1/new/pipeline_reg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [/home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.srcs/sources_1/new/multiplier.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (3#1) [/home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.srcs/sources_1/new/multiplier.sv:3]
WARNING: [Synth 8-87] always_comb on 's1oop11_reg' did not result in combinational logic [/home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.srcs/sources_1/new/asmcvd_xp.sv:40]
WARNING: [Synth 8-87] always_comb on 's1oop12_reg' did not result in combinational logic [/home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.srcs/sources_1/new/asmcvd_xp.sv:41]
WARNING: [Synth 8-87] always_comb on 's1oop21_reg' did not result in combinational logic [/home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.srcs/sources_1/new/asmcvd_xp.sv:49]
WARNING: [Synth 8-87] always_comb on 's1oop22_reg' did not result in combinational logic [/home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.srcs/sources_1/new/asmcvd_xp.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'asmcvd_xp' (4#1) [/home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.srcs/sources_1/new/asmcvd_xp.sv:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1526.055 ; gain = 98.527 ; free physical = 1238 ; free virtual = 8809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1530.023 ; gain = 102.496 ; free physical = 1236 ; free virtual = 8803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1538.027 ; gain = 110.500 ; free physical = 1235 ; free virtual = 8802
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 's1oop21_reg' [/home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.srcs/sources_1/new/asmcvd_xp.sv:49]
WARNING: [Synth 8-327] inferring latch for variable 's1oop22_reg' [/home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.srcs/sources_1/new/asmcvd_xp.sv:50]
WARNING: [Synth 8-327] inferring latch for variable 's1oop11_reg' [/home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.srcs/sources_1/new/asmcvd_xp.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 's1oop12_reg' [/home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.srcs/sources_1/new/asmcvd_xp.sv:41]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1548.934 ; gain = 121.406 ; free physical = 1227 ; free virtual = 8794
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
+---Registers : 
	                8 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module asmcvd_xp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
Module pipeline_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1705.879 ; gain = 278.352 ; free physical = 1022 ; free virtual = 8593
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1705.879 ; gain = 278.352 ; free physical = 1023 ; free virtual = 8594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1705.879 ; gain = 278.352 ; free physical = 1025 ; free virtual = 8596
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1705.879 ; gain = 278.352 ; free physical = 1017 ; free virtual = 8587
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1705.879 ; gain = 278.352 ; free physical = 1017 ; free virtual = 8587
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1705.879 ; gain = 278.352 ; free physical = 1017 ; free virtual = 8587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1705.879 ; gain = 278.352 ; free physical = 1017 ; free virtual = 8587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1705.879 ; gain = 278.352 ; free physical = 1017 ; free virtual = 8587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1705.879 ; gain = 278.352 ; free physical = 1017 ; free virtual = 8587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    16|
|3     |LUT1   |     4|
|4     |LUT2   |    46|
|5     |LUT3   |    16|
|6     |LUT4   |    18|
|7     |LUT5   |    10|
|8     |LUT6   |    47|
|9     |MUXF7  |     3|
|10    |FDCE   |    32|
|11    |LD     |    32|
|12    |IBUF   |    19|
|13    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   261|
|2     |  MUL1   |multiplier     |    53|
|3     |  MUL2   |multiplier_1   |    45|
|4     |  AD1    |adder          |     2|
|5     |  AD2    |adder_0        |     2|
|6     |  PS1    |pipeline_reg   |    33|
|7     |  PS2    |pipeline_reg_2 |    56|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1705.879 ; gain = 278.352 ; free physical = 1017 ; free virtual = 8587
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1705.879 ; gain = 278.352 ; free physical = 1021 ; free virtual = 8591
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1705.887 ; gain = 278.352 ; free physical = 1021 ; free virtual = 8591
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 16 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1852.406 ; gain = 0.000 ; free physical = 943 ; free virtual = 8509
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 16 instances
  LD => LDCE (inverted pins: G): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1852.406 ; gain = 424.879 ; free physical = 1040 ; free virtual = 8606
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1852.406 ; gain = 0.000 ; free physical = 1040 ; free virtual = 8606
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.runs/synth_1/asmcvd_xp.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file asmcvd_xp_utilization_synth.rpt -pb asmcvd_xp_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  1 11:30:10 2024...
