INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
