/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 15:33:17 2014
 *                 Full Compile MD5 Checksum  56e4d67431c9c20b478163a0398e46d2
 *                     (minus title and desc)
 *                 MD5 Checksum               4f20593ca4d982166bb9cd16fec140cc
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_SDS_DSEC_2_H__
#define BCHP_SDS_DSEC_2_H__

/***************************************************************************
 *SDS_DSEC_2 - SDS DSEC Register Set
 ***************************************************************************/
#define BCHP_SDS_DSEC_2_DSRST                    0x00255000 /* [RW] DiSEqC Reset Control */
#define BCHP_SDS_DSEC_2_DSCGDIV                  0x00255004 /* [RW] DiSEqC Clock Divider Control */
#define BCHP_SDS_DSEC_2_DSCTL00                  0x00255010 /* [RW] DiSEqC Control 00 (Formerly, DSCTL4,DSCTL3,DSCTL2,DSCTL1) */
#define BCHP_SDS_DSEC_2_DSCTL01                  0x00255014 /* [RW] DiSEqC Control 01 (Formerly, DSCTL8,DSCTL7,DSCTL6,DSCTL5) */
#define BCHP_SDS_DSEC_2_DSCTL02                  0x00255018 /* [RW] DiSEqC Control 02 (Formerly, DSCTL11,DSCTL10,7'b0,DSCTL9[8:0]) */
#define BCHP_SDS_DSEC_2_DSCTL03                  0x0025501c /* [RW] DiSEqC Control 03 (Formerly, DSCTL14,DSCTL13,DSCTL12) */
#define BCHP_SDS_DSEC_2_DSCMD                    0x00255020 /* [RW] DiSEqC Command Data */
#define BCHP_SDS_DSEC_2_DSRPLY                   0x00255024 /* [RW] DiSEqC Receive Data */
#define BCHP_SDS_DSEC_2_DSCMEMADR                0x00255028 /* [RW] DiSEqC FIR Filter Coefficient Memory Start Address */
#define BCHP_SDS_DSEC_2_DSCMEMDAT                0x0025502c /* [RW] DiSEqC FIR Filter Coefficient Register */
#define BCHP_SDS_DSEC_2_DSFIRCTL                 0x00255030 /* [RW] DiSEqC FIR Filter Control Register */
#define BCHP_SDS_DSEC_2_DS_MISC_CONTROL          0x00255034 /* [RW] DiSEqC Misc. Control */
#define BCHP_SDS_DSEC_2_DS_PARITY                0x00255038 /* [RO] DiSEqC Misc. Control */
#define BCHP_SDS_DSEC_2_ADCTL                    0x00255040 /* [RW] RX A/D Control. */
#define BCHP_SDS_DSEC_2_Q15T                     0x00255044 /* [RW] Quiet 15ms and auto control word timing */
#define BCHP_SDS_DSEC_2_Q15T_TB                  0x00255048 /* [RW] Quiet 15ms for ToneBurst */
#define BCHP_SDS_DSEC_2_TB_LENGTH                0x0025504c /* [RW] ToneBurst Length */
#define BCHP_SDS_DSEC_2_TPWC                     0x00255050 /* [RW] Tone absent timing, TX PWK period and one/zero on counts */
#define BCHP_SDS_DSEC_2_RXBT                     0x00255054 /* [RW] RX bit max/min timing */
#define BCHP_SDS_DSEC_2_RXRT                     0x00255058 /* [RW] RX max cycle and reply timing */
#define BCHP_SDS_DSEC_2_RBDT                     0x0025505c /* [RW] RX low duty min and bit timing */
#define BCHP_SDS_DSEC_2_SLEW                     0x00255060 /* [RW] Slew rate control and TOA to TOD timing */
#define BCHP_SDS_DSEC_2_RERT                     0x00255064 /* [RW] RX end reply timing and voltage top/bottom levels */
#define BCHP_SDS_DSEC_2_DSCT                     0x00255068 /* [RW] misc diseqc controls */
#define BCHP_SDS_DSEC_2_DTCT                     0x0025506c /* [RW] voltage count and the TX frequency control word */
#define BCHP_SDS_DSEC_2_DDIO                     0x00255070 /* [RW] diseqc general purpose I/O control */
#define BCHP_SDS_DSEC_2_RTDC1                    0x00255074 /* [RW] RX clip thresholds and testport control */
#define BCHP_SDS_DSEC_2_RTDC2                    0x00255078 /* [RW] RX noise integration control */
#define BCHP_SDS_DSEC_2_TCTL                     0x0025507c /* [RW] TOA/TOD control */
#define BCHP_SDS_DSEC_2_CICC                     0x00255080 /* [RW] CIC length */
#define BCHP_SDS_DSEC_2_FCIC                     0x00255084 /* [RW] CIC1 threshold and majority vote control */
#define BCHP_SDS_DSEC_2_SCIC                     0x00255088 /* [RW] CIC2 threshold and majority vote control */
#define BCHP_SDS_DSEC_2_TSTM                     0x0025508c /* [RW] TOA/TOD or testport status */
#define BCHP_SDS_DSEC_2_DST1                     0x00255090 /* [RO] diseqc status 1 */
#define BCHP_SDS_DSEC_2_DST2                     0x00255094 /* [RO] diseqc status 2 */
#define BCHP_SDS_DSEC_2_DS_SAR_THRSH             0x002550a0 /* [RW] DiSEqC SAR Status Thresh Control */
#define BCHP_SDS_DSEC_2_DS_SAR_DATA_OUT          0x002550a4 /* [RO] DiSEqC SAR Data Output */
#define BCHP_SDS_DSEC_2_DS_SAR_DC_OFFSET         0x002550a8 /* [RW] DiSEqC SAR DC Offset Calibration */
#define BCHP_SDS_DSEC_2_DS_SAR_LPF_INT           0x002550ac /* [RW] DiSEqC SAR Low-pass Filter Integrator */
#define BCHP_SDS_DSEC_2_DS_SAR_CONTROL           0x002550b0 /* [RW] DiSEqC SAR Control */
#define BCHP_SDS_DSEC_2_DS_COMMON_CONTROL        0x002550b4 /* [RW] DiSEqC Common Control */
#define BCHP_SDS_DSEC_2_DSTMRCTL                 0x002550c0 /* [RW] DiSEqC Timer Control */
#define BCHP_SDS_DSEC_2_DSGENTMR1                0x002550c4 /* [RW] DiSEqC General Timer 1 */
#define BCHP_SDS_DSEC_2_DSGENTMR2                0x002550c8 /* [RW] DiSEqC General Timer 2 */
#define BCHP_SDS_DSEC_2_DS_IDLE_TIMEOUT_CTL      0x002550cc /* [RW] DiSEqC Idle Timeout Control */
#define BCHP_SDS_DSEC_2_DS_IDLE_TIMEOUT_STS      0x002550d0 /* [RO] DiSEqC Idle Timeout Status */
#define BCHP_SDS_DSEC_2_DS_LOCK                  0x002550d4 /* [RW] DiSEqC Register Lock */

#endif /* #ifndef BCHP_SDS_DSEC_2_H__ */

/* End of File */
