// Seed: 3668892032
module module_0 (
    input id_0,
    input logic id_1,
    output logic id_2,
    output logic id_3,
    input logic id_4,
    input id_5,
    output id_6,
    output id_7,
    output id_8,
    output id_9,
    input logic id_10,
    input id_11,
    output logic id_12,
    input id_13
);
  always @(id_13 or posedge 1 or posedge 1'h0 or posedge id_10);
  assign id_7[1] = 1;
  logic id_14, id_15;
  logic id_16 = (1);
  assign id_16.id_5 = 1'b0;
  logic id_17, id_18;
endmodule
`default_nettype wire
