Assembler report for pipe_RISC16bit
Mon Jul 20 20:19:26 2020
Quartus Prime Version 20.2.0 Build 50 06/11/2020 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Parallel Compilation
  5. Assembler Messages
  6. Assembler Generated Files
  7. Assembler Device Options: pipe_RISC16bit.sof



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Mon Jul 20 20:19:26 2020 ;
; Revision Name         ; pipe_RISC16bit                        ;
; Top-level Entity Name ; pipe_RISC16bit                        ;
; Family                ; Cyclone 10 GX                         ;
; Device                ; 10CX220YF780I5G                       ;
; Timing Models         ; Final                                 ;
; Power Models          ; Final                                 ;
; Device Status         ; Final                                 ;
+-----------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                            ;
+-----------------------------------------------------------------------------+----------------+----------------+
; Option                                                                      ; Setting        ; Default Value  ;
+-----------------------------------------------------------------------------+----------------+----------------+
; Enable parallel Assembler and Timing Analyzer during compilation            ; On             ; On             ;
; Enable compact report table                                                 ; Off            ; Off            ;
; Design Assistant include IP blocks                                          ; Off            ; Off            ;
; High fanout net threshold for RAM inference                                 ; 15             ; 15             ;
; Design Assistant limit on reported violations per rule                      ; 500            ; 500            ;
; Allow RAM Retiming                                                          ; Off            ; Off            ;
; Allow DSP Retiming                                                          ; Off            ; Off            ;
; Use Checkered Pattern as Uninitialized RAM Content                          ; Off            ; Off            ;
; Generate compressed bitstreams                                              ; On             ; On             ;
; Compression mode                                                            ; Off            ; Off            ;
; Clock source for configuration device                                       ; Internal       ; Internal       ;
; Clock frequency of the configuration device                                 ; 10 MHz         ; 10 MHz         ;
; Divide clock frequency by                                                   ; 1              ; 1              ;
; Auto user code                                                              ; On             ; On             ;
; Configuration device                                                        ; Auto           ; Auto           ;
; Voltage output format                                                       ; Auto discovery ; Auto discovery ;
; Translated voltage value unit                                               ; Volts          ; Volts          ;
; Configuration device auto user code                                         ; Off            ; Off            ;
; Generate Tabular Text File (.ttf) For Target Device                         ; Off            ; Off            ;
; Generate Raw Binary File (.rbf) For Target Device                           ; Off            ; Off            ;
; Generate Partial Reconfiguration Raw Binary File (.rbf)                     ; Off            ; Off            ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off            ; Off            ;
; Hexadecimal Output File start address                                       ; 0              ; 0              ;
; Hexadecimal Output File count direction                                     ; Up             ; Up             ;
; Release clears before tri-states                                            ; Off            ; Off            ;
; Auto-restart configuration after error                                      ; On             ; On             ;
; Enable OCT_DONE                                                             ; Off            ; Off            ;
; Enable autonomous PCIe HIP mode                                             ; Off            ; Off            ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; Off            ; Off            ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off            ; Off            ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off            ; Off            ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On             ; On             ;
; Enables the HPS early release of HPS IO                                     ; Off            ; Off            ;
+-----------------------------------------------------------------------------+----------------+----------------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 2      ;
+----------------------------+--------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 20.2.0 Build 50 06/11/2020 SC Pro Edition
    Info: Processing started: Mon Jul 20 20:19:14 2020
    Info: System process ID: 7304
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off pipe_RISC16bit -c pipe_RISC16bit
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16678): Successfully loaded final database: elapsed time is 00:00:03.
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1804 megabytes
    Info: Processing ended: Mon Jul 20 20:19:26 2020
    Info: Elapsed time: 00:00:12
    Info: System process ID: 7304


+-------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                             ;
+-------------------------------------------------------------------------------------------------------+
; File Name                                                                                             ;
+-------------------------------------------------------------------------------------------------------+
; /home/himangshu/VLSI/Verilog/VerilogProjects/SingleCycleCPU/SYNTHESIS/output_files/pipe_RISC16bit.sof ;
+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Assembler Device Options: pipe_RISC16bit.sof       ;
+----------------+-----------------------------------+
; Option         ; Setting                           ;
+----------------+-----------------------------------+
; JTAG usercode  ; 0xFFFFFFFF                        ;
; Checksum       ; 0x09589358                        ;
; Design hash    ; 83258447168AE46BA9BBC95AE7C5E9CA  ;
+----------------+-----------------------------------+


