
Uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f28  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000048c  08005128  08005128  00015128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080055b4  080055b4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080055b4  080055b4  000155b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080055bc  080055bc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080055bc  080055bc  000155bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080055c0  080055c0  000155c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080055c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  20000070  08005634  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000130  08005634  00020130  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b1f3  00000000  00000000  0002009e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018f9  00000000  00000000  0002b291  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000798  00000000  00000000  0002cb90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006f0  00000000  00000000  0002d328  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000264f6  00000000  00000000  0002da18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a8f6  00000000  00000000  00053f0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f2daa  00000000  00000000  0005e804  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001515ae  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029fc  00000000  00000000  00151600  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000070 	.word	0x20000070
 800021c:	00000000 	.word	0x00000000
 8000220:	08005110 	.word	0x08005110

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000074 	.word	0x20000074
 800023c:	08005110 	.word	0x08005110

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b974 	b.w	80005e0 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468e      	mov	lr, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14d      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031e:	428a      	cmp	r2, r1
 8000320:	4694      	mov	ip, r2
 8000322:	d969      	bls.n	80003f8 <__udivmoddi4+0xe8>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b152      	cbz	r2, 8000340 <__udivmoddi4+0x30>
 800032a:	fa01 f302 	lsl.w	r3, r1, r2
 800032e:	f1c2 0120 	rsb	r1, r2, #32
 8000332:	fa20 f101 	lsr.w	r1, r0, r1
 8000336:	fa0c fc02 	lsl.w	ip, ip, r2
 800033a:	ea41 0e03 	orr.w	lr, r1, r3
 800033e:	4094      	lsls	r4, r2
 8000340:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000344:	0c21      	lsrs	r1, r4, #16
 8000346:	fbbe f6f8 	udiv	r6, lr, r8
 800034a:	fa1f f78c 	uxth.w	r7, ip
 800034e:	fb08 e316 	mls	r3, r8, r6, lr
 8000352:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000356:	fb06 f107 	mul.w	r1, r6, r7
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f106 30ff 	add.w	r0, r6, #4294967295
 8000366:	f080 811f 	bcs.w	80005a8 <__udivmoddi4+0x298>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 811c 	bls.w	80005a8 <__udivmoddi4+0x298>
 8000370:	3e02      	subs	r6, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a5b      	subs	r3, r3, r1
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb3 f0f8 	udiv	r0, r3, r8
 800037c:	fb08 3310 	mls	r3, r8, r0, r3
 8000380:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000384:	fb00 f707 	mul.w	r7, r0, r7
 8000388:	42a7      	cmp	r7, r4
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x92>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 33ff 	add.w	r3, r0, #4294967295
 8000394:	f080 810a 	bcs.w	80005ac <__udivmoddi4+0x29c>
 8000398:	42a7      	cmp	r7, r4
 800039a:	f240 8107 	bls.w	80005ac <__udivmoddi4+0x29c>
 800039e:	4464      	add	r4, ip
 80003a0:	3802      	subs	r0, #2
 80003a2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a6:	1be4      	subs	r4, r4, r7
 80003a8:	2600      	movs	r6, #0
 80003aa:	b11d      	cbz	r5, 80003b4 <__udivmoddi4+0xa4>
 80003ac:	40d4      	lsrs	r4, r2
 80003ae:	2300      	movs	r3, #0
 80003b0:	e9c5 4300 	strd	r4, r3, [r5]
 80003b4:	4631      	mov	r1, r6
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d909      	bls.n	80003d2 <__udivmoddi4+0xc2>
 80003be:	2d00      	cmp	r5, #0
 80003c0:	f000 80ef 	beq.w	80005a2 <__udivmoddi4+0x292>
 80003c4:	2600      	movs	r6, #0
 80003c6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ca:	4630      	mov	r0, r6
 80003cc:	4631      	mov	r1, r6
 80003ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d2:	fab3 f683 	clz	r6, r3
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d14a      	bne.n	8000470 <__udivmoddi4+0x160>
 80003da:	428b      	cmp	r3, r1
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0xd4>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 80f9 	bhi.w	80005d6 <__udivmoddi4+0x2c6>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	469e      	mov	lr, r3
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	d0e0      	beq.n	80003b4 <__udivmoddi4+0xa4>
 80003f2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003f6:	e7dd      	b.n	80003b4 <__udivmoddi4+0xa4>
 80003f8:	b902      	cbnz	r2, 80003fc <__udivmoddi4+0xec>
 80003fa:	deff      	udf	#255	; 0xff
 80003fc:	fab2 f282 	clz	r2, r2
 8000400:	2a00      	cmp	r2, #0
 8000402:	f040 8092 	bne.w	800052a <__udivmoddi4+0x21a>
 8000406:	eba1 010c 	sub.w	r1, r1, ip
 800040a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800040e:	fa1f fe8c 	uxth.w	lr, ip
 8000412:	2601      	movs	r6, #1
 8000414:	0c20      	lsrs	r0, r4, #16
 8000416:	fbb1 f3f7 	udiv	r3, r1, r7
 800041a:	fb07 1113 	mls	r1, r7, r3, r1
 800041e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000422:	fb0e f003 	mul.w	r0, lr, r3
 8000426:	4288      	cmp	r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x12c>
 800042a:	eb1c 0101 	adds.w	r1, ip, r1
 800042e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x12a>
 8000434:	4288      	cmp	r0, r1
 8000436:	f200 80cb 	bhi.w	80005d0 <__udivmoddi4+0x2c0>
 800043a:	4643      	mov	r3, r8
 800043c:	1a09      	subs	r1, r1, r0
 800043e:	b2a4      	uxth	r4, r4
 8000440:	fbb1 f0f7 	udiv	r0, r1, r7
 8000444:	fb07 1110 	mls	r1, r7, r0, r1
 8000448:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800044c:	fb0e fe00 	mul.w	lr, lr, r0
 8000450:	45a6      	cmp	lr, r4
 8000452:	d908      	bls.n	8000466 <__udivmoddi4+0x156>
 8000454:	eb1c 0404 	adds.w	r4, ip, r4
 8000458:	f100 31ff 	add.w	r1, r0, #4294967295
 800045c:	d202      	bcs.n	8000464 <__udivmoddi4+0x154>
 800045e:	45a6      	cmp	lr, r4
 8000460:	f200 80bb 	bhi.w	80005da <__udivmoddi4+0x2ca>
 8000464:	4608      	mov	r0, r1
 8000466:	eba4 040e 	sub.w	r4, r4, lr
 800046a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800046e:	e79c      	b.n	80003aa <__udivmoddi4+0x9a>
 8000470:	f1c6 0720 	rsb	r7, r6, #32
 8000474:	40b3      	lsls	r3, r6
 8000476:	fa22 fc07 	lsr.w	ip, r2, r7
 800047a:	ea4c 0c03 	orr.w	ip, ip, r3
 800047e:	fa20 f407 	lsr.w	r4, r0, r7
 8000482:	fa01 f306 	lsl.w	r3, r1, r6
 8000486:	431c      	orrs	r4, r3
 8000488:	40f9      	lsrs	r1, r7
 800048a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800048e:	fa00 f306 	lsl.w	r3, r0, r6
 8000492:	fbb1 f8f9 	udiv	r8, r1, r9
 8000496:	0c20      	lsrs	r0, r4, #16
 8000498:	fa1f fe8c 	uxth.w	lr, ip
 800049c:	fb09 1118 	mls	r1, r9, r8, r1
 80004a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004a4:	fb08 f00e 	mul.w	r0, r8, lr
 80004a8:	4288      	cmp	r0, r1
 80004aa:	fa02 f206 	lsl.w	r2, r2, r6
 80004ae:	d90b      	bls.n	80004c8 <__udivmoddi4+0x1b8>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004b8:	f080 8088 	bcs.w	80005cc <__udivmoddi4+0x2bc>
 80004bc:	4288      	cmp	r0, r1
 80004be:	f240 8085 	bls.w	80005cc <__udivmoddi4+0x2bc>
 80004c2:	f1a8 0802 	sub.w	r8, r8, #2
 80004c6:	4461      	add	r1, ip
 80004c8:	1a09      	subs	r1, r1, r0
 80004ca:	b2a4      	uxth	r4, r4
 80004cc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004d0:	fb09 1110 	mls	r1, r9, r0, r1
 80004d4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004dc:	458e      	cmp	lr, r1
 80004de:	d908      	bls.n	80004f2 <__udivmoddi4+0x1e2>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004e8:	d26c      	bcs.n	80005c4 <__udivmoddi4+0x2b4>
 80004ea:	458e      	cmp	lr, r1
 80004ec:	d96a      	bls.n	80005c4 <__udivmoddi4+0x2b4>
 80004ee:	3802      	subs	r0, #2
 80004f0:	4461      	add	r1, ip
 80004f2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004f6:	fba0 9402 	umull	r9, r4, r0, r2
 80004fa:	eba1 010e 	sub.w	r1, r1, lr
 80004fe:	42a1      	cmp	r1, r4
 8000500:	46c8      	mov	r8, r9
 8000502:	46a6      	mov	lr, r4
 8000504:	d356      	bcc.n	80005b4 <__udivmoddi4+0x2a4>
 8000506:	d053      	beq.n	80005b0 <__udivmoddi4+0x2a0>
 8000508:	b15d      	cbz	r5, 8000522 <__udivmoddi4+0x212>
 800050a:	ebb3 0208 	subs.w	r2, r3, r8
 800050e:	eb61 010e 	sbc.w	r1, r1, lr
 8000512:	fa01 f707 	lsl.w	r7, r1, r7
 8000516:	fa22 f306 	lsr.w	r3, r2, r6
 800051a:	40f1      	lsrs	r1, r6
 800051c:	431f      	orrs	r7, r3
 800051e:	e9c5 7100 	strd	r7, r1, [r5]
 8000522:	2600      	movs	r6, #0
 8000524:	4631      	mov	r1, r6
 8000526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	40d8      	lsrs	r0, r3
 8000530:	fa0c fc02 	lsl.w	ip, ip, r2
 8000534:	fa21 f303 	lsr.w	r3, r1, r3
 8000538:	4091      	lsls	r1, r2
 800053a:	4301      	orrs	r1, r0
 800053c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000540:	fa1f fe8c 	uxth.w	lr, ip
 8000544:	fbb3 f0f7 	udiv	r0, r3, r7
 8000548:	fb07 3610 	mls	r6, r7, r0, r3
 800054c:	0c0b      	lsrs	r3, r1, #16
 800054e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000552:	fb00 f60e 	mul.w	r6, r0, lr
 8000556:	429e      	cmp	r6, r3
 8000558:	fa04 f402 	lsl.w	r4, r4, r2
 800055c:	d908      	bls.n	8000570 <__udivmoddi4+0x260>
 800055e:	eb1c 0303 	adds.w	r3, ip, r3
 8000562:	f100 38ff 	add.w	r8, r0, #4294967295
 8000566:	d22f      	bcs.n	80005c8 <__udivmoddi4+0x2b8>
 8000568:	429e      	cmp	r6, r3
 800056a:	d92d      	bls.n	80005c8 <__udivmoddi4+0x2b8>
 800056c:	3802      	subs	r0, #2
 800056e:	4463      	add	r3, ip
 8000570:	1b9b      	subs	r3, r3, r6
 8000572:	b289      	uxth	r1, r1
 8000574:	fbb3 f6f7 	udiv	r6, r3, r7
 8000578:	fb07 3316 	mls	r3, r7, r6, r3
 800057c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000580:	fb06 f30e 	mul.w	r3, r6, lr
 8000584:	428b      	cmp	r3, r1
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x28a>
 8000588:	eb1c 0101 	adds.w	r1, ip, r1
 800058c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000590:	d216      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000592:	428b      	cmp	r3, r1
 8000594:	d914      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000596:	3e02      	subs	r6, #2
 8000598:	4461      	add	r1, ip
 800059a:	1ac9      	subs	r1, r1, r3
 800059c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005a0:	e738      	b.n	8000414 <__udivmoddi4+0x104>
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e705      	b.n	80003b4 <__udivmoddi4+0xa4>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e3      	b.n	8000374 <__udivmoddi4+0x64>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6f8      	b.n	80003a2 <__udivmoddi4+0x92>
 80005b0:	454b      	cmp	r3, r9
 80005b2:	d2a9      	bcs.n	8000508 <__udivmoddi4+0x1f8>
 80005b4:	ebb9 0802 	subs.w	r8, r9, r2
 80005b8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005bc:	3801      	subs	r0, #1
 80005be:	e7a3      	b.n	8000508 <__udivmoddi4+0x1f8>
 80005c0:	4646      	mov	r6, r8
 80005c2:	e7ea      	b.n	800059a <__udivmoddi4+0x28a>
 80005c4:	4620      	mov	r0, r4
 80005c6:	e794      	b.n	80004f2 <__udivmoddi4+0x1e2>
 80005c8:	4640      	mov	r0, r8
 80005ca:	e7d1      	b.n	8000570 <__udivmoddi4+0x260>
 80005cc:	46d0      	mov	r8, sl
 80005ce:	e77b      	b.n	80004c8 <__udivmoddi4+0x1b8>
 80005d0:	3b02      	subs	r3, #2
 80005d2:	4461      	add	r1, ip
 80005d4:	e732      	b.n	800043c <__udivmoddi4+0x12c>
 80005d6:	4630      	mov	r0, r6
 80005d8:	e709      	b.n	80003ee <__udivmoddi4+0xde>
 80005da:	4464      	add	r4, ip
 80005dc:	3802      	subs	r0, #2
 80005de:	e742      	b.n	8000466 <__udivmoddi4+0x156>

080005e0 <__aeabi_idiv0>:
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop

080005e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b09e      	sub	sp, #120	; 0x78
 80005e8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ea:	f000 fbd2 	bl	8000d92 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ee:	f000 f921 	bl	8000834 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005f2:	f000 f9bf 	bl	8000974 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80005f6:	f000 f98d 	bl	8000914 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  RetargetInit(&huart3);
 80005fa:	487e      	ldr	r0, [pc, #504]	; (80007f4 <main+0x210>)
 80005fc:	f000 f9e4 	bl	80009c8 <RetargetInit>

  uint8_t receive[16] = {0};
 8000600:	2300      	movs	r3, #0
 8000602:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000604:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000608:	2200      	movs	r2, #0
 800060a:	601a      	str	r2, [r3, #0]
 800060c:	605a      	str	r2, [r3, #4]
 800060e:	609a      	str	r2, [r3, #8]
  uint8_t seed[16] = {0};
 8000610:	2300      	movs	r3, #0
 8000612:	61fb      	str	r3, [r7, #28]
 8000614:	f107 0320 	add.w	r3, r7, #32
 8000618:	2200      	movs	r2, #0
 800061a:	601a      	str	r2, [r3, #0]
 800061c:	605a      	str	r2, [r3, #4]
 800061e:	609a      	str	r2, [r3, #8]
  uint8_t pol[] = {1,0,0,1};
 8000620:	4b75      	ldr	r3, [pc, #468]	; (80007f8 <main+0x214>)
 8000622:	61bb      	str	r3, [r7, #24]
  uint8_t xor[16] = {0};
 8000624:	2300      	movs	r3, #0
 8000626:	60bb      	str	r3, [r7, #8]
 8000628:	f107 030c 	add.w	r3, r7, #12
 800062c:	2200      	movs	r2, #0
 800062e:	601a      	str	r2, [r3, #0]
 8000630:	605a      	str	r2, [r3, #4]
 8000632:	609a      	str	r2, [r3, #8]
  uint8_t buff[4];
  uint8_t sp[]="\n\r";
 8000634:	4a71      	ldr	r2, [pc, #452]	; (80007fc <main+0x218>)
 8000636:	463b      	mov	r3, r7
 8000638:	6812      	ldr	r2, [r2, #0]
 800063a:	4611      	mov	r1, r2
 800063c:	8019      	strh	r1, [r3, #0]
 800063e:	3302      	adds	r3, #2
 8000640:	0c12      	lsrs	r2, r2, #16
 8000642:	701a      	strb	r2, [r3, #0]

  printf("\x1b[2J"); //Clear the screen
 8000644:	486e      	ldr	r0, [pc, #440]	; (8000800 <main+0x21c>)
 8000646:	f002 fe03 	bl	8003250 <iprintf>
  printf("\n\r***************************************************************");
 800064a:	486e      	ldr	r0, [pc, #440]	; (8000804 <main+0x220>)
 800064c:	f002 fe00 	bl	8003250 <iprintf>
  printf("\n\r* Universidad Escuela Colombiana de Ingenieria Julio Garavito *");
 8000650:	486d      	ldr	r0, [pc, #436]	; (8000808 <main+0x224>)
 8000652:	f002 fdfd 	bl	8003250 <iprintf>
  printf("\n\r*                    DMIC - B - 2022                          *");
 8000656:	486d      	ldr	r0, [pc, #436]	; (800080c <main+0x228>)
 8000658:	f002 fdfa 	bl	8003250 <iprintf>
  printf("\n\r*\t Jose De La Hoz                                      *");
 800065c:	486c      	ldr	r0, [pc, #432]	; (8000810 <main+0x22c>)
 800065e:	f002 fdf7 	bl	8003250 <iprintf>
  printf("\n\r*\t Jhan Carlos Reyes                                   *");
 8000662:	486c      	ldr	r0, [pc, #432]	; (8000814 <main+0x230>)
 8000664:	f002 fdf4 	bl	8003250 <iprintf>
  printf("\n\r*\t Esneider Silva                                      *");
 8000668:	486b      	ldr	r0, [pc, #428]	; (8000818 <main+0x234>)
 800066a:	f002 fdf1 	bl	8003250 <iprintf>
  printf("\n\r*\t\t'GENERADOR SEUDO SBPA'                          *");
 800066e:	486b      	ldr	r0, [pc, #428]	; (800081c <main+0x238>)
 8000670:	f002 fdee 	bl	8003250 <iprintf>
  printf("\n\r* Desarrollado para una tarjeta NUCLE0-F767ZI                 *");
 8000674:	486a      	ldr	r0, [pc, #424]	; (8000820 <main+0x23c>)
 8000676:	f002 fdeb 	bl	8003250 <iprintf>
  printf("\n\r***************************************************************");
 800067a:	4862      	ldr	r0, [pc, #392]	; (8000804 <main+0x220>)
 800067c:	f002 fde8 	bl	8003250 <iprintf>
  printf("\r\n");
 8000680:	4868      	ldr	r0, [pc, #416]	; (8000824 <main+0x240>)
 8000682:	f002 fe6b 	bl	800335c <puts>
  printf("\n\rPara una mejor experiencia, habilite la opcion de eco local en su terminal");
 8000686:	4868      	ldr	r0, [pc, #416]	; (8000828 <main+0x244>)
 8000688:	f002 fde2 	bl	8003250 <iprintf>
  printf("\r\n");
 800068c:	4865      	ldr	r0, [pc, #404]	; (8000824 <main+0x240>)
 800068e:	f002 fe65 	bl	800335c <puts>
  //printf("\r\nIngrese su nombre: ");
  printf("\n\rNumero de bits termino de realimentacion");
 8000692:	4866      	ldr	r0, [pc, #408]	; (800082c <main+0x248>)
 8000694:	f002 fddc 	bl	8003250 <iprintf>
  scanf("%s", buf);
 8000698:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800069c:	4619      	mov	r1, r3
 800069e:	4864      	ldr	r0, [pc, #400]	; (8000830 <main+0x24c>)
 80006a0:	f002 fe64 	bl	800336c <iscanf>
  int numUsuario = atoi(buf);
 80006a4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80006a8:	4618      	mov	r0, r3
 80006aa:	f002 fd80 	bl	80031ae <atoi>
 80006ae:	6638      	str	r0, [r7, #96]	; 0x60
  /* USER CODE BEGIN WHILE */

  while (1)
  {

	  if(!HAL_UART_Receive(&huart3, (uint8_t*)receive,4, HAL_MAX_DELAY)){
 80006b0:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80006b4:	f04f 33ff 	mov.w	r3, #4294967295
 80006b8:	2204      	movs	r2, #4
 80006ba:	484e      	ldr	r0, [pc, #312]	; (80007f4 <main+0x210>)
 80006bc:	f002 f899 	bl	80027f2 <HAL_UART_Receive>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d115      	bne.n	80006f2 <main+0x10e>

		  for(int i=0;(i<=15);i++){
 80006c6:	2300      	movs	r3, #0
 80006c8:	677b      	str	r3, [r7, #116]	; 0x74
 80006ca:	e00f      	b.n	80006ec <main+0x108>
			  seed[i]=(receive[i]-48);
 80006cc:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80006d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80006d2:	4413      	add	r3, r2
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	3b30      	subs	r3, #48	; 0x30
 80006d8:	b2d9      	uxtb	r1, r3
 80006da:	f107 021c 	add.w	r2, r7, #28
 80006de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80006e0:	4413      	add	r3, r2
 80006e2:	460a      	mov	r2, r1
 80006e4:	701a      	strb	r2, [r3, #0]
		  for(int i=0;(i<=15);i++){
 80006e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80006e8:	3301      	adds	r3, #1
 80006ea:	677b      	str	r3, [r7, #116]	; 0x74
 80006ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80006ee:	2b0f      	cmp	r3, #15
 80006f0:	ddec      	ble.n	80006cc <main+0xe8>
		  //HAL_UART_Transmit(&huart3, seed, sizeof(seed), HAL_MAX_DELAY);
		  //HAL_UART_Transmit(&huart3, seed, 4, HAL_MAX_DELAY);

	  }
  //////////////////////////////////////////////////////
int k=0;
 80006f2:	2300      	movs	r3, #0
 80006f4:	673b      	str	r3, [r7, #112]	; 0x70
while(k<16){
 80006f6:	e078      	b.n	80007ea <main+0x206>
	  for(int i=0;(i<4);i++){
 80006f8:	2300      	movs	r3, #0
 80006fa:	66fb      	str	r3, [r7, #108]	; 0x6c
 80006fc:	e01b      	b.n	8000736 <main+0x152>
		  if(pol[i]==1){xor[i]=seed[i];}
 80006fe:	f107 0218 	add.w	r2, r7, #24
 8000702:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000704:	4413      	add	r3, r2
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	2b01      	cmp	r3, #1
 800070a:	d10b      	bne.n	8000724 <main+0x140>
 800070c:	f107 021c 	add.w	r2, r7, #28
 8000710:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000712:	4413      	add	r3, r2
 8000714:	7819      	ldrb	r1, [r3, #0]
 8000716:	f107 0208 	add.w	r2, r7, #8
 800071a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800071c:	4413      	add	r3, r2
 800071e:	460a      	mov	r2, r1
 8000720:	701a      	strb	r2, [r3, #0]
 8000722:	e005      	b.n	8000730 <main+0x14c>
		  else{xor[i]=0;}
 8000724:	f107 0208 	add.w	r2, r7, #8
 8000728:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800072a:	4413      	add	r3, r2
 800072c:	2200      	movs	r2, #0
 800072e:	701a      	strb	r2, [r3, #0]
	  for(int i=0;(i<4);i++){
 8000730:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000732:	3301      	adds	r3, #1
 8000734:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000736:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000738:	2b03      	cmp	r3, #3
 800073a:	dde0      	ble.n	80006fe <main+0x11a>
	  }
	  ////////////////////////////////////////////////////////

/////////////////////////////////////////////////////////////////////////////////
	  uint8_t res=0;
 800073c:	2300      	movs	r3, #0
 800073e:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
	  for(int i = 0;(i<4);i++){
 8000742:	2300      	movs	r3, #0
 8000744:	667b      	str	r3, [r7, #100]	; 0x64
 8000746:	e00c      	b.n	8000762 <main+0x17e>
		  res=res+xor[i];
 8000748:	f107 0208 	add.w	r2, r7, #8
 800074c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800074e:	4413      	add	r3, r2
 8000750:	781a      	ldrb	r2, [r3, #0]
 8000752:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8000756:	4413      	add	r3, r2
 8000758:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
	  for(int i = 0;(i<4);i++){
 800075c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800075e:	3301      	adds	r3, #1
 8000760:	667b      	str	r3, [r7, #100]	; 0x64
 8000762:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000764:	2b03      	cmp	r3, #3
 8000766:	ddef      	ble.n	8000748 <main+0x164>

	 // HAL_UART_Transmit(&huart3, &res, sizeof(res), HAL_MAX_DELAY);//envia el valor de la suma para determinar valor XOR

	////////DETERMINAMOS SI ES PAR O IMPAR////////////////////////////////

	  if(res % 2 == 0){res = 0;}
 8000768:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800076c:	f003 0301 	and.w	r3, r3, #1
 8000770:	b2db      	uxtb	r3, r3
 8000772:	2b00      	cmp	r3, #0
 8000774:	d103      	bne.n	800077e <main+0x19a>
 8000776:	2300      	movs	r3, #0
 8000778:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
 800077c:	e002      	b.n	8000784 <main+0x1a0>
	  else{res = 1;}
 800077e:	2301      	movs	r3, #1
 8000780:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

	  ///////////////////////////////////////////////
	 // HAL_UART_Transmit(&huart3, &res, sizeof(res), HAL_MAX_DELAY);
	  ///mover y poner el valor xor en la cabeza

	  seed[3]=seed[2];
 8000784:	7fbb      	ldrb	r3, [r7, #30]
 8000786:	77fb      	strb	r3, [r7, #31]
	  seed[2]=seed[1];
 8000788:	7f7b      	ldrb	r3, [r7, #29]
 800078a:	77bb      	strb	r3, [r7, #30]
	  seed[1]=seed[0];
 800078c:	7f3b      	ldrb	r3, [r7, #28]
 800078e:	777b      	strb	r3, [r7, #29]
	  seed[0]=res;
 8000790:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8000794:	773b      	strb	r3, [r7, #28]


	  uint8_t usr =8*seed[0]+4*seed[1]+2*seed[2]+seed[3];
 8000796:	7f3b      	ldrb	r3, [r7, #28]
 8000798:	005b      	lsls	r3, r3, #1
 800079a:	7f7a      	ldrb	r2, [r7, #29]
 800079c:	4413      	add	r3, r2
 800079e:	005b      	lsls	r3, r3, #1
 80007a0:	7fba      	ldrb	r2, [r7, #30]
 80007a2:	4413      	add	r3, r2
 80007a4:	b2db      	uxtb	r3, r3
 80007a6:	005b      	lsls	r3, r3, #1
 80007a8:	b2da      	uxtb	r2, r3
 80007aa:	7ffb      	ldrb	r3, [r7, #31]
 80007ac:	4413      	add	r3, r2
 80007ae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

	  itoa(usr,(char*)buff,16);
 80007b2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80007b6:	1d39      	adds	r1, r7, #4
 80007b8:	2210      	movs	r2, #16
 80007ba:	4618      	mov	r0, r3
 80007bc:	f002 fd3e 	bl	800323c <itoa>


	  HAL_UART_Transmit(&huart3, buff, sizeof(buff), HAL_MAX_DELAY);
 80007c0:	1d39      	adds	r1, r7, #4
 80007c2:	f04f 33ff 	mov.w	r3, #4294967295
 80007c6:	2204      	movs	r2, #4
 80007c8:	480a      	ldr	r0, [pc, #40]	; (80007f4 <main+0x210>)
 80007ca:	f001 ff8f 	bl	80026ec <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart3, sp, sizeof(sp), HAL_MAX_DELAY);
 80007ce:	4639      	mov	r1, r7
 80007d0:	f04f 33ff 	mov.w	r3, #4294967295
 80007d4:	2203      	movs	r2, #3
 80007d6:	4807      	ldr	r0, [pc, #28]	; (80007f4 <main+0x210>)
 80007d8:	f001 ff88 	bl	80026ec <HAL_UART_Transmit>
	  HAL_Delay(1000);
 80007dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007e0:	f000 fb34 	bl	8000e4c <HAL_Delay>


k++;
 80007e4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80007e6:	3301      	adds	r3, #1
 80007e8:	673b      	str	r3, [r7, #112]	; 0x70
while(k<16){
 80007ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80007ec:	2b0f      	cmp	r3, #15
 80007ee:	dd83      	ble.n	80006f8 <main+0x114>
  {
 80007f0:	e75e      	b.n	80006b0 <main+0xcc>
 80007f2:	bf00      	nop
 80007f4:	2000008c 	.word	0x2000008c
 80007f8:	01000001 	.word	0x01000001
 80007fc:	080053b0 	.word	0x080053b0
 8000800:	08005128 	.word	0x08005128
 8000804:	08005130 	.word	0x08005130
 8000808:	08005174 	.word	0x08005174
 800080c:	080051b8 	.word	0x080051b8
 8000810:	080051fc 	.word	0x080051fc
 8000814:	08005238 	.word	0x08005238
 8000818:	08005274 	.word	0x08005274
 800081c:	080052b0 	.word	0x080052b0
 8000820:	080052e8 	.word	0x080052e8
 8000824:	0800532c 	.word	0x0800532c
 8000828:	08005330 	.word	0x08005330
 800082c:	08005380 	.word	0x08005380
 8000830:	080053ac 	.word	0x080053ac

08000834 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b094      	sub	sp, #80	; 0x50
 8000838:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800083a:	f107 031c 	add.w	r3, r7, #28
 800083e:	2234      	movs	r2, #52	; 0x34
 8000840:	2100      	movs	r1, #0
 8000842:	4618      	mov	r0, r3
 8000844:	f002 fcfc 	bl	8003240 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000848:	f107 0308 	add.w	r3, r7, #8
 800084c:	2200      	movs	r2, #0
 800084e:	601a      	str	r2, [r3, #0]
 8000850:	605a      	str	r2, [r3, #4]
 8000852:	609a      	str	r2, [r3, #8]
 8000854:	60da      	str	r2, [r3, #12]
 8000856:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000858:	4b2c      	ldr	r3, [pc, #176]	; (800090c <SystemClock_Config+0xd8>)
 800085a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800085c:	4a2b      	ldr	r2, [pc, #172]	; (800090c <SystemClock_Config+0xd8>)
 800085e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000862:	6413      	str	r3, [r2, #64]	; 0x40
 8000864:	4b29      	ldr	r3, [pc, #164]	; (800090c <SystemClock_Config+0xd8>)
 8000866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000868:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800086c:	607b      	str	r3, [r7, #4]
 800086e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000870:	4b27      	ldr	r3, [pc, #156]	; (8000910 <SystemClock_Config+0xdc>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000878:	4a25      	ldr	r2, [pc, #148]	; (8000910 <SystemClock_Config+0xdc>)
 800087a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800087e:	6013      	str	r3, [r2, #0]
 8000880:	4b23      	ldr	r3, [pc, #140]	; (8000910 <SystemClock_Config+0xdc>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000888:	603b      	str	r3, [r7, #0]
 800088a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800088c:	2301      	movs	r3, #1
 800088e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000890:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000894:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000896:	2302      	movs	r3, #2
 8000898:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800089a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800089e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80008a0:	2304      	movs	r3, #4
 80008a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 80008a4:	2360      	movs	r3, #96	; 0x60
 80008a6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008a8:	2302      	movs	r3, #2
 80008aa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80008ac:	2304      	movs	r3, #4
 80008ae:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80008b0:	2302      	movs	r3, #2
 80008b2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008b4:	f107 031c 	add.w	r3, r7, #28
 80008b8:	4618      	mov	r0, r3
 80008ba:	f000 fdcd 	bl	8001458 <HAL_RCC_OscConfig>
 80008be:	4603      	mov	r3, r0
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d001      	beq.n	80008c8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80008c4:	f000 f87a 	bl	80009bc <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80008c8:	f000 fd76 	bl	80013b8 <HAL_PWREx_EnableOverDrive>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80008d2:	f000 f873 	bl	80009bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008d6:	230f      	movs	r3, #15
 80008d8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008da:	2302      	movs	r3, #2
 80008dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008de:	2300      	movs	r3, #0
 80008e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008e8:	2300      	movs	r3, #0
 80008ea:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80008ec:	f107 0308 	add.w	r3, r7, #8
 80008f0:	2103      	movs	r1, #3
 80008f2:	4618      	mov	r0, r3
 80008f4:	f001 f85e 	bl	80019b4 <HAL_RCC_ClockConfig>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <SystemClock_Config+0xce>
  {
    Error_Handler();
 80008fe:	f000 f85d 	bl	80009bc <Error_Handler>
  }
}
 8000902:	bf00      	nop
 8000904:	3750      	adds	r7, #80	; 0x50
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	40023800 	.word	0x40023800
 8000910:	40007000 	.word	0x40007000

08000914 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000918:	4b14      	ldr	r3, [pc, #80]	; (800096c <MX_USART3_UART_Init+0x58>)
 800091a:	4a15      	ldr	r2, [pc, #84]	; (8000970 <MX_USART3_UART_Init+0x5c>)
 800091c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800091e:	4b13      	ldr	r3, [pc, #76]	; (800096c <MX_USART3_UART_Init+0x58>)
 8000920:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000924:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000926:	4b11      	ldr	r3, [pc, #68]	; (800096c <MX_USART3_UART_Init+0x58>)
 8000928:	2200      	movs	r2, #0
 800092a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800092c:	4b0f      	ldr	r3, [pc, #60]	; (800096c <MX_USART3_UART_Init+0x58>)
 800092e:	2200      	movs	r2, #0
 8000930:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000932:	4b0e      	ldr	r3, [pc, #56]	; (800096c <MX_USART3_UART_Init+0x58>)
 8000934:	2200      	movs	r2, #0
 8000936:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000938:	4b0c      	ldr	r3, [pc, #48]	; (800096c <MX_USART3_UART_Init+0x58>)
 800093a:	220c      	movs	r2, #12
 800093c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800093e:	4b0b      	ldr	r3, [pc, #44]	; (800096c <MX_USART3_UART_Init+0x58>)
 8000940:	2200      	movs	r2, #0
 8000942:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000944:	4b09      	ldr	r3, [pc, #36]	; (800096c <MX_USART3_UART_Init+0x58>)
 8000946:	2200      	movs	r2, #0
 8000948:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800094a:	4b08      	ldr	r3, [pc, #32]	; (800096c <MX_USART3_UART_Init+0x58>)
 800094c:	2200      	movs	r2, #0
 800094e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000950:	4b06      	ldr	r3, [pc, #24]	; (800096c <MX_USART3_UART_Init+0x58>)
 8000952:	2200      	movs	r2, #0
 8000954:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000956:	4805      	ldr	r0, [pc, #20]	; (800096c <MX_USART3_UART_Init+0x58>)
 8000958:	f001 fe7a 	bl	8002650 <HAL_UART_Init>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d001      	beq.n	8000966 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000962:	f000 f82b 	bl	80009bc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000966:	bf00      	nop
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	2000008c 	.word	0x2000008c
 8000970:	40004800 	.word	0x40004800

08000974 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000974:	b480      	push	{r7}
 8000976:	b083      	sub	sp, #12
 8000978:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800097a:	4b0f      	ldr	r3, [pc, #60]	; (80009b8 <MX_GPIO_Init+0x44>)
 800097c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800097e:	4a0e      	ldr	r2, [pc, #56]	; (80009b8 <MX_GPIO_Init+0x44>)
 8000980:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000984:	6313      	str	r3, [r2, #48]	; 0x30
 8000986:	4b0c      	ldr	r3, [pc, #48]	; (80009b8 <MX_GPIO_Init+0x44>)
 8000988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800098a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800098e:	607b      	str	r3, [r7, #4]
 8000990:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000992:	4b09      	ldr	r3, [pc, #36]	; (80009b8 <MX_GPIO_Init+0x44>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000996:	4a08      	ldr	r2, [pc, #32]	; (80009b8 <MX_GPIO_Init+0x44>)
 8000998:	f043 0308 	orr.w	r3, r3, #8
 800099c:	6313      	str	r3, [r2, #48]	; 0x30
 800099e:	4b06      	ldr	r3, [pc, #24]	; (80009b8 <MX_GPIO_Init+0x44>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a2:	f003 0308 	and.w	r3, r3, #8
 80009a6:	603b      	str	r3, [r7, #0]
 80009a8:	683b      	ldr	r3, [r7, #0]

}
 80009aa:	bf00      	nop
 80009ac:	370c      	adds	r7, #12
 80009ae:	46bd      	mov	sp, r7
 80009b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop
 80009b8:	40023800 	.word	0x40023800

080009bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009c0:	b672      	cpsid	i
}
 80009c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009c4:	e7fe      	b.n	80009c4 <Error_Handler+0x8>
	...

080009c8 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 80009d0:	4a07      	ldr	r2, [pc, #28]	; (80009f0 <RetargetInit+0x28>)
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 80009d6:	4b07      	ldr	r3, [pc, #28]	; (80009f4 <RetargetInit+0x2c>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	6898      	ldr	r0, [r3, #8]
 80009dc:	2300      	movs	r3, #0
 80009de:	2202      	movs	r2, #2
 80009e0:	2100      	movs	r1, #0
 80009e2:	f002 fcdb 	bl	800339c <setvbuf>
}
 80009e6:	bf00      	nop
 80009e8:	3708      	adds	r7, #8
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	20000114 	.word	0x20000114
 80009f4:	2000000c 	.word	0x2000000c

080009f8 <_isatty>:

int _isatty(int fd) {
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	db04      	blt.n	8000a10 <_isatty+0x18>
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	2b02      	cmp	r3, #2
 8000a0a:	dc01      	bgt.n	8000a10 <_isatty+0x18>
    return 1;
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	e005      	b.n	8000a1c <_isatty+0x24>

  errno = EBADF;
 8000a10:	f002 fbd2 	bl	80031b8 <__errno>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2209      	movs	r2, #9
 8000a18:	601a      	str	r2, [r3, #0]
  return 0;
 8000a1a:	2300      	movs	r3, #0
}
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	3708      	adds	r7, #8
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}

08000a24 <_write>:

int _write(int fd, char* ptr, int len) {
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b086      	sub	sp, #24
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	60f8      	str	r0, [r7, #12]
 8000a2c:	60b9      	str	r1, [r7, #8]
 8000a2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	2b01      	cmp	r3, #1
 8000a34:	d002      	beq.n	8000a3c <_write+0x18>
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	2b02      	cmp	r3, #2
 8000a3a:	d111      	bne.n	8000a60 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000a3c:	4b0e      	ldr	r3, [pc, #56]	; (8000a78 <_write+0x54>)
 8000a3e:	6818      	ldr	r0, [r3, #0]
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	b29a      	uxth	r2, r3
 8000a44:	f04f 33ff 	mov.w	r3, #4294967295
 8000a48:	68b9      	ldr	r1, [r7, #8]
 8000a4a:	f001 fe4f 	bl	80026ec <HAL_UART_Transmit>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000a52:	7dfb      	ldrb	r3, [r7, #23]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d101      	bne.n	8000a5c <_write+0x38>
      return len;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	e008      	b.n	8000a6e <_write+0x4a>
    else
      return EIO;
 8000a5c:	2305      	movs	r3, #5
 8000a5e:	e006      	b.n	8000a6e <_write+0x4a>
  }
  errno = EBADF;
 8000a60:	f002 fbaa 	bl	80031b8 <__errno>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2209      	movs	r2, #9
 8000a68:	601a      	str	r2, [r3, #0]
  return -1;
 8000a6a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	3718      	adds	r7, #24
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	20000114 	.word	0x20000114

08000a7c <_close>:

int _close(int fd) {
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	db04      	blt.n	8000a94 <_close+0x18>
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	2b02      	cmp	r3, #2
 8000a8e:	dc01      	bgt.n	8000a94 <_close+0x18>
    return 0;
 8000a90:	2300      	movs	r3, #0
 8000a92:	e006      	b.n	8000aa2 <_close+0x26>

  errno = EBADF;
 8000a94:	f002 fb90 	bl	80031b8 <__errno>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2209      	movs	r2, #9
 8000a9c:	601a      	str	r2, [r3, #0]
  return -1;
 8000a9e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	3708      	adds	r7, #8
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}

08000aaa <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8000aaa:	b580      	push	{r7, lr}
 8000aac:	b084      	sub	sp, #16
 8000aae:	af00      	add	r7, sp, #0
 8000ab0:	60f8      	str	r0, [r7, #12]
 8000ab2:	60b9      	str	r1, [r7, #8]
 8000ab4:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8000ab6:	f002 fb7f 	bl	80031b8 <__errno>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2209      	movs	r2, #9
 8000abe:	601a      	str	r2, [r3, #0]
  return -1;
 8000ac0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	3710      	adds	r7, #16
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}

08000acc <_read>:

int _read(int fd, char* ptr, int len) {
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b086      	sub	sp, #24
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	60f8      	str	r0, [r7, #12]
 8000ad4:	60b9      	str	r1, [r7, #8]
 8000ad6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d110      	bne.n	8000b00 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8000ade:	4b0e      	ldr	r3, [pc, #56]	; (8000b18 <_read+0x4c>)
 8000ae0:	6818      	ldr	r0, [r3, #0]
 8000ae2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	68b9      	ldr	r1, [r7, #8]
 8000aea:	f001 fe82 	bl	80027f2 <HAL_UART_Receive>
 8000aee:	4603      	mov	r3, r0
 8000af0:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000af2:	7dfb      	ldrb	r3, [r7, #23]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d101      	bne.n	8000afc <_read+0x30>
      return 1;
 8000af8:	2301      	movs	r3, #1
 8000afa:	e008      	b.n	8000b0e <_read+0x42>
    else
      return EIO;
 8000afc:	2305      	movs	r3, #5
 8000afe:	e006      	b.n	8000b0e <_read+0x42>
  }
  errno = EBADF;
 8000b00:	f002 fb5a 	bl	80031b8 <__errno>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2209      	movs	r2, #9
 8000b08:	601a      	str	r2, [r3, #0]
  return -1;
 8000b0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	3718      	adds	r7, #24
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	20000114 	.word	0x20000114

08000b1c <_fstat>:

int _fstat(int fd, struct stat* st) {
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
 8000b24:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	db08      	blt.n	8000b3e <_fstat+0x22>
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	2b02      	cmp	r3, #2
 8000b30:	dc05      	bgt.n	8000b3e <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b38:	605a      	str	r2, [r3, #4]
    return 0;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	e005      	b.n	8000b4a <_fstat+0x2e>
  }

  errno = EBADF;
 8000b3e:	f002 fb3b 	bl	80031b8 <__errno>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2209      	movs	r2, #9
 8000b46:	601a      	str	r2, [r3, #0]
  return 0;
 8000b48:	2300      	movs	r3, #0
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
	...

08000b54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000b5a:	4b0f      	ldr	r3, [pc, #60]	; (8000b98 <HAL_MspInit+0x44>)
 8000b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b5e:	4a0e      	ldr	r2, [pc, #56]	; (8000b98 <HAL_MspInit+0x44>)
 8000b60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b64:	6413      	str	r3, [r2, #64]	; 0x40
 8000b66:	4b0c      	ldr	r3, [pc, #48]	; (8000b98 <HAL_MspInit+0x44>)
 8000b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b6e:	607b      	str	r3, [r7, #4]
 8000b70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b72:	4b09      	ldr	r3, [pc, #36]	; (8000b98 <HAL_MspInit+0x44>)
 8000b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b76:	4a08      	ldr	r2, [pc, #32]	; (8000b98 <HAL_MspInit+0x44>)
 8000b78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b7c:	6453      	str	r3, [r2, #68]	; 0x44
 8000b7e:	4b06      	ldr	r3, [pc, #24]	; (8000b98 <HAL_MspInit+0x44>)
 8000b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b86:	603b      	str	r3, [r7, #0]
 8000b88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b8a:	bf00      	nop
 8000b8c:	370c      	adds	r7, #12
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop
 8000b98:	40023800 	.word	0x40023800

08000b9c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b0ae      	sub	sp, #184	; 0xb8
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000ba8:	2200      	movs	r2, #0
 8000baa:	601a      	str	r2, [r3, #0]
 8000bac:	605a      	str	r2, [r3, #4]
 8000bae:	609a      	str	r2, [r3, #8]
 8000bb0:	60da      	str	r2, [r3, #12]
 8000bb2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bb4:	f107 0314 	add.w	r3, r7, #20
 8000bb8:	2290      	movs	r2, #144	; 0x90
 8000bba:	2100      	movs	r1, #0
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f002 fb3f 	bl	8003240 <memset>
  if(huart->Instance==USART3)
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	4a22      	ldr	r2, [pc, #136]	; (8000c50 <HAL_UART_MspInit+0xb4>)
 8000bc8:	4293      	cmp	r3, r2
 8000bca:	d13c      	bne.n	8000c46 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000bcc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000bd0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bd6:	f107 0314 	add.w	r3, r7, #20
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f001 f910 	bl	8001e00 <HAL_RCCEx_PeriphCLKConfig>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d001      	beq.n	8000bea <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000be6:	f7ff fee9 	bl	80009bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000bea:	4b1a      	ldr	r3, [pc, #104]	; (8000c54 <HAL_UART_MspInit+0xb8>)
 8000bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bee:	4a19      	ldr	r2, [pc, #100]	; (8000c54 <HAL_UART_MspInit+0xb8>)
 8000bf0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bf4:	6413      	str	r3, [r2, #64]	; 0x40
 8000bf6:	4b17      	ldr	r3, [pc, #92]	; (8000c54 <HAL_UART_MspInit+0xb8>)
 8000bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bfa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000bfe:	613b      	str	r3, [r7, #16]
 8000c00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c02:	4b14      	ldr	r3, [pc, #80]	; (8000c54 <HAL_UART_MspInit+0xb8>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c06:	4a13      	ldr	r2, [pc, #76]	; (8000c54 <HAL_UART_MspInit+0xb8>)
 8000c08:	f043 0308 	orr.w	r3, r3, #8
 8000c0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c0e:	4b11      	ldr	r3, [pc, #68]	; (8000c54 <HAL_UART_MspInit+0xb8>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c12:	f003 0308 	and.w	r3, r3, #8
 8000c16:	60fb      	str	r3, [r7, #12]
 8000c18:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c1a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000c1e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c22:	2302      	movs	r3, #2
 8000c24:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c2e:	2303      	movs	r3, #3
 8000c30:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000c34:	2307      	movs	r3, #7
 8000c36:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c3a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000c3e:	4619      	mov	r1, r3
 8000c40:	4805      	ldr	r0, [pc, #20]	; (8000c58 <HAL_UART_MspInit+0xbc>)
 8000c42:	f000 fa0d 	bl	8001060 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000c46:	bf00      	nop
 8000c48:	37b8      	adds	r7, #184	; 0xb8
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	40004800 	.word	0x40004800
 8000c54:	40023800 	.word	0x40023800
 8000c58:	40020c00 	.word	0x40020c00

08000c5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c60:	e7fe      	b.n	8000c60 <NMI_Handler+0x4>

08000c62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c62:	b480      	push	{r7}
 8000c64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c66:	e7fe      	b.n	8000c66 <HardFault_Handler+0x4>

08000c68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c6c:	e7fe      	b.n	8000c6c <MemManage_Handler+0x4>

08000c6e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c6e:	b480      	push	{r7}
 8000c70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c72:	e7fe      	b.n	8000c72 <BusFault_Handler+0x4>

08000c74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c78:	e7fe      	b.n	8000c78 <UsageFault_Handler+0x4>

08000c7a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c7a:	b480      	push	{r7}
 8000c7c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c7e:	bf00      	nop
 8000c80:	46bd      	mov	sp, r7
 8000c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c86:	4770      	bx	lr

08000c88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c8c:	bf00      	nop
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr

08000c96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c96:	b480      	push	{r7}
 8000c98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c9a:	bf00      	nop
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr

08000ca4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ca8:	f000 f8b0 	bl	8000e0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cac:	bf00      	nop
 8000cae:	bd80      	pop	{r7, pc}

08000cb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b086      	sub	sp, #24
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cb8:	4a14      	ldr	r2, [pc, #80]	; (8000d0c <_sbrk+0x5c>)
 8000cba:	4b15      	ldr	r3, [pc, #84]	; (8000d10 <_sbrk+0x60>)
 8000cbc:	1ad3      	subs	r3, r2, r3
 8000cbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cc4:	4b13      	ldr	r3, [pc, #76]	; (8000d14 <_sbrk+0x64>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d102      	bne.n	8000cd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ccc:	4b11      	ldr	r3, [pc, #68]	; (8000d14 <_sbrk+0x64>)
 8000cce:	4a12      	ldr	r2, [pc, #72]	; (8000d18 <_sbrk+0x68>)
 8000cd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cd2:	4b10      	ldr	r3, [pc, #64]	; (8000d14 <_sbrk+0x64>)
 8000cd4:	681a      	ldr	r2, [r3, #0]
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	4413      	add	r3, r2
 8000cda:	693a      	ldr	r2, [r7, #16]
 8000cdc:	429a      	cmp	r2, r3
 8000cde:	d207      	bcs.n	8000cf0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ce0:	f002 fa6a 	bl	80031b8 <__errno>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	220c      	movs	r2, #12
 8000ce8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cea:	f04f 33ff 	mov.w	r3, #4294967295
 8000cee:	e009      	b.n	8000d04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cf0:	4b08      	ldr	r3, [pc, #32]	; (8000d14 <_sbrk+0x64>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cf6:	4b07      	ldr	r3, [pc, #28]	; (8000d14 <_sbrk+0x64>)
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	4413      	add	r3, r2
 8000cfe:	4a05      	ldr	r2, [pc, #20]	; (8000d14 <_sbrk+0x64>)
 8000d00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d02:	68fb      	ldr	r3, [r7, #12]
}
 8000d04:	4618      	mov	r0, r3
 8000d06:	3718      	adds	r7, #24
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	20080000 	.word	0x20080000
 8000d10:	00000400 	.word	0x00000400
 8000d14:	20000118 	.word	0x20000118
 8000d18:	20000130 	.word	0x20000130

08000d1c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d20:	4b06      	ldr	r3, [pc, #24]	; (8000d3c <SystemInit+0x20>)
 8000d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d26:	4a05      	ldr	r2, [pc, #20]	; (8000d3c <SystemInit+0x20>)
 8000d28:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d2c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d30:	bf00      	nop
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	e000ed00 	.word	0xe000ed00

08000d40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000d40:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d78 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d44:	480d      	ldr	r0, [pc, #52]	; (8000d7c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000d46:	490e      	ldr	r1, [pc, #56]	; (8000d80 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000d48:	4a0e      	ldr	r2, [pc, #56]	; (8000d84 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d4c:	e002      	b.n	8000d54 <LoopCopyDataInit>

08000d4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d52:	3304      	adds	r3, #4

08000d54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d58:	d3f9      	bcc.n	8000d4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d5a:	4a0b      	ldr	r2, [pc, #44]	; (8000d88 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000d5c:	4c0b      	ldr	r4, [pc, #44]	; (8000d8c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000d5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d60:	e001      	b.n	8000d66 <LoopFillZerobss>

08000d62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d64:	3204      	adds	r2, #4

08000d66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d68:	d3fb      	bcc.n	8000d62 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d6a:	f7ff ffd7 	bl	8000d1c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d6e:	f002 fa29 	bl	80031c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d72:	f7ff fc37 	bl	80005e4 <main>
  bx  lr    
 8000d76:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000d78:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000d7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d80:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000d84:	080055c4 	.word	0x080055c4
  ldr r2, =_sbss
 8000d88:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000d8c:	20000130 	.word	0x20000130

08000d90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d90:	e7fe      	b.n	8000d90 <ADC_IRQHandler>

08000d92 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d92:	b580      	push	{r7, lr}
 8000d94:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d96:	2003      	movs	r0, #3
 8000d98:	f000 f92e 	bl	8000ff8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d9c:	2000      	movs	r0, #0
 8000d9e:	f000 f805 	bl	8000dac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000da2:	f7ff fed7 	bl	8000b54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000da6:	2300      	movs	r3, #0
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	bd80      	pop	{r7, pc}

08000dac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000db4:	4b12      	ldr	r3, [pc, #72]	; (8000e00 <HAL_InitTick+0x54>)
 8000db6:	681a      	ldr	r2, [r3, #0]
 8000db8:	4b12      	ldr	r3, [pc, #72]	; (8000e04 <HAL_InitTick+0x58>)
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f000 f93b 	bl	8001046 <HAL_SYSTICK_Config>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d001      	beq.n	8000dda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	e00e      	b.n	8000df8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	2b0f      	cmp	r3, #15
 8000dde:	d80a      	bhi.n	8000df6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000de0:	2200      	movs	r2, #0
 8000de2:	6879      	ldr	r1, [r7, #4]
 8000de4:	f04f 30ff 	mov.w	r0, #4294967295
 8000de8:	f000 f911 	bl	800100e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dec:	4a06      	ldr	r2, [pc, #24]	; (8000e08 <HAL_InitTick+0x5c>)
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000df2:	2300      	movs	r3, #0
 8000df4:	e000      	b.n	8000df8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000df6:	2301      	movs	r3, #1
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	3708      	adds	r7, #8
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	20000000 	.word	0x20000000
 8000e04:	20000008 	.word	0x20000008
 8000e08:	20000004 	.word	0x20000004

08000e0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e10:	4b06      	ldr	r3, [pc, #24]	; (8000e2c <HAL_IncTick+0x20>)
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	461a      	mov	r2, r3
 8000e16:	4b06      	ldr	r3, [pc, #24]	; (8000e30 <HAL_IncTick+0x24>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	4413      	add	r3, r2
 8000e1c:	4a04      	ldr	r2, [pc, #16]	; (8000e30 <HAL_IncTick+0x24>)
 8000e1e:	6013      	str	r3, [r2, #0]
}
 8000e20:	bf00      	nop
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	20000008 	.word	0x20000008
 8000e30:	2000011c 	.word	0x2000011c

08000e34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  return uwTick;
 8000e38:	4b03      	ldr	r3, [pc, #12]	; (8000e48 <HAL_GetTick+0x14>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
}
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop
 8000e48:	2000011c 	.word	0x2000011c

08000e4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b084      	sub	sp, #16
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e54:	f7ff ffee 	bl	8000e34 <HAL_GetTick>
 8000e58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e64:	d005      	beq.n	8000e72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e66:	4b0a      	ldr	r3, [pc, #40]	; (8000e90 <HAL_Delay+0x44>)
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	461a      	mov	r2, r3
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	4413      	add	r3, r2
 8000e70:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e72:	bf00      	nop
 8000e74:	f7ff ffde 	bl	8000e34 <HAL_GetTick>
 8000e78:	4602      	mov	r2, r0
 8000e7a:	68bb      	ldr	r3, [r7, #8]
 8000e7c:	1ad3      	subs	r3, r2, r3
 8000e7e:	68fa      	ldr	r2, [r7, #12]
 8000e80:	429a      	cmp	r2, r3
 8000e82:	d8f7      	bhi.n	8000e74 <HAL_Delay+0x28>
  {
  }
}
 8000e84:	bf00      	nop
 8000e86:	bf00      	nop
 8000e88:	3710      	adds	r7, #16
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	20000008 	.word	0x20000008

08000e94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b085      	sub	sp, #20
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	f003 0307 	and.w	r3, r3, #7
 8000ea2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ea4:	4b0b      	ldr	r3, [pc, #44]	; (8000ed4 <__NVIC_SetPriorityGrouping+0x40>)
 8000ea6:	68db      	ldr	r3, [r3, #12]
 8000ea8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eaa:	68ba      	ldr	r2, [r7, #8]
 8000eac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000ebc:	4b06      	ldr	r3, [pc, #24]	; (8000ed8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ebe:	4313      	orrs	r3, r2
 8000ec0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ec2:	4a04      	ldr	r2, [pc, #16]	; (8000ed4 <__NVIC_SetPriorityGrouping+0x40>)
 8000ec4:	68bb      	ldr	r3, [r7, #8]
 8000ec6:	60d3      	str	r3, [r2, #12]
}
 8000ec8:	bf00      	nop
 8000eca:	3714      	adds	r7, #20
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed2:	4770      	bx	lr
 8000ed4:	e000ed00 	.word	0xe000ed00
 8000ed8:	05fa0000 	.word	0x05fa0000

08000edc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ee0:	4b04      	ldr	r3, [pc, #16]	; (8000ef4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ee2:	68db      	ldr	r3, [r3, #12]
 8000ee4:	0a1b      	lsrs	r3, r3, #8
 8000ee6:	f003 0307 	and.w	r3, r3, #7
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr
 8000ef4:	e000ed00 	.word	0xe000ed00

08000ef8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	6039      	str	r1, [r7, #0]
 8000f02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	db0a      	blt.n	8000f22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	b2da      	uxtb	r2, r3
 8000f10:	490c      	ldr	r1, [pc, #48]	; (8000f44 <__NVIC_SetPriority+0x4c>)
 8000f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f16:	0112      	lsls	r2, r2, #4
 8000f18:	b2d2      	uxtb	r2, r2
 8000f1a:	440b      	add	r3, r1
 8000f1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f20:	e00a      	b.n	8000f38 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	b2da      	uxtb	r2, r3
 8000f26:	4908      	ldr	r1, [pc, #32]	; (8000f48 <__NVIC_SetPriority+0x50>)
 8000f28:	79fb      	ldrb	r3, [r7, #7]
 8000f2a:	f003 030f 	and.w	r3, r3, #15
 8000f2e:	3b04      	subs	r3, #4
 8000f30:	0112      	lsls	r2, r2, #4
 8000f32:	b2d2      	uxtb	r2, r2
 8000f34:	440b      	add	r3, r1
 8000f36:	761a      	strb	r2, [r3, #24]
}
 8000f38:	bf00      	nop
 8000f3a:	370c      	adds	r7, #12
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr
 8000f44:	e000e100 	.word	0xe000e100
 8000f48:	e000ed00 	.word	0xe000ed00

08000f4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b089      	sub	sp, #36	; 0x24
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	60f8      	str	r0, [r7, #12]
 8000f54:	60b9      	str	r1, [r7, #8]
 8000f56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	f003 0307 	and.w	r3, r3, #7
 8000f5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f60:	69fb      	ldr	r3, [r7, #28]
 8000f62:	f1c3 0307 	rsb	r3, r3, #7
 8000f66:	2b04      	cmp	r3, #4
 8000f68:	bf28      	it	cs
 8000f6a:	2304      	movcs	r3, #4
 8000f6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f6e:	69fb      	ldr	r3, [r7, #28]
 8000f70:	3304      	adds	r3, #4
 8000f72:	2b06      	cmp	r3, #6
 8000f74:	d902      	bls.n	8000f7c <NVIC_EncodePriority+0x30>
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	3b03      	subs	r3, #3
 8000f7a:	e000      	b.n	8000f7e <NVIC_EncodePriority+0x32>
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f80:	f04f 32ff 	mov.w	r2, #4294967295
 8000f84:	69bb      	ldr	r3, [r7, #24]
 8000f86:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8a:	43da      	mvns	r2, r3
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	401a      	ands	r2, r3
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f94:	f04f 31ff 	mov.w	r1, #4294967295
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f9e:	43d9      	mvns	r1, r3
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fa4:	4313      	orrs	r3, r2
         );
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3724      	adds	r7, #36	; 0x24
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
	...

08000fb4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	3b01      	subs	r3, #1
 8000fc0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fc4:	d301      	bcc.n	8000fca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e00f      	b.n	8000fea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fca:	4a0a      	ldr	r2, [pc, #40]	; (8000ff4 <SysTick_Config+0x40>)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	3b01      	subs	r3, #1
 8000fd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fd2:	210f      	movs	r1, #15
 8000fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fd8:	f7ff ff8e 	bl	8000ef8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fdc:	4b05      	ldr	r3, [pc, #20]	; (8000ff4 <SysTick_Config+0x40>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fe2:	4b04      	ldr	r3, [pc, #16]	; (8000ff4 <SysTick_Config+0x40>)
 8000fe4:	2207      	movs	r2, #7
 8000fe6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fe8:	2300      	movs	r3, #0
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	e000e010 	.word	0xe000e010

08000ff8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001000:	6878      	ldr	r0, [r7, #4]
 8001002:	f7ff ff47 	bl	8000e94 <__NVIC_SetPriorityGrouping>
}
 8001006:	bf00      	nop
 8001008:	3708      	adds	r7, #8
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}

0800100e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800100e:	b580      	push	{r7, lr}
 8001010:	b086      	sub	sp, #24
 8001012:	af00      	add	r7, sp, #0
 8001014:	4603      	mov	r3, r0
 8001016:	60b9      	str	r1, [r7, #8]
 8001018:	607a      	str	r2, [r7, #4]
 800101a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800101c:	2300      	movs	r3, #0
 800101e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001020:	f7ff ff5c 	bl	8000edc <__NVIC_GetPriorityGrouping>
 8001024:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001026:	687a      	ldr	r2, [r7, #4]
 8001028:	68b9      	ldr	r1, [r7, #8]
 800102a:	6978      	ldr	r0, [r7, #20]
 800102c:	f7ff ff8e 	bl	8000f4c <NVIC_EncodePriority>
 8001030:	4602      	mov	r2, r0
 8001032:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001036:	4611      	mov	r1, r2
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff ff5d 	bl	8000ef8 <__NVIC_SetPriority>
}
 800103e:	bf00      	nop
 8001040:	3718      	adds	r7, #24
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001046:	b580      	push	{r7, lr}
 8001048:	b082      	sub	sp, #8
 800104a:	af00      	add	r7, sp, #0
 800104c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f7ff ffb0 	bl	8000fb4 <SysTick_Config>
 8001054:	4603      	mov	r3, r0
}
 8001056:	4618      	mov	r0, r3
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
	...

08001060 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001060:	b480      	push	{r7}
 8001062:	b089      	sub	sp, #36	; 0x24
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
 8001068:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800106a:	2300      	movs	r3, #0
 800106c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800106e:	2300      	movs	r3, #0
 8001070:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001072:	2300      	movs	r3, #0
 8001074:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001076:	2300      	movs	r3, #0
 8001078:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800107a:	2300      	movs	r3, #0
 800107c:	61fb      	str	r3, [r7, #28]
 800107e:	e175      	b.n	800136c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001080:	2201      	movs	r2, #1
 8001082:	69fb      	ldr	r3, [r7, #28]
 8001084:	fa02 f303 	lsl.w	r3, r2, r3
 8001088:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	697a      	ldr	r2, [r7, #20]
 8001090:	4013      	ands	r3, r2
 8001092:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001094:	693a      	ldr	r2, [r7, #16]
 8001096:	697b      	ldr	r3, [r7, #20]
 8001098:	429a      	cmp	r2, r3
 800109a:	f040 8164 	bne.w	8001366 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	f003 0303 	and.w	r3, r3, #3
 80010a6:	2b01      	cmp	r3, #1
 80010a8:	d005      	beq.n	80010b6 <HAL_GPIO_Init+0x56>
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	f003 0303 	and.w	r3, r3, #3
 80010b2:	2b02      	cmp	r3, #2
 80010b4:	d130      	bne.n	8001118 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	689b      	ldr	r3, [r3, #8]
 80010ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80010bc:	69fb      	ldr	r3, [r7, #28]
 80010be:	005b      	lsls	r3, r3, #1
 80010c0:	2203      	movs	r2, #3
 80010c2:	fa02 f303 	lsl.w	r3, r2, r3
 80010c6:	43db      	mvns	r3, r3
 80010c8:	69ba      	ldr	r2, [r7, #24]
 80010ca:	4013      	ands	r3, r2
 80010cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	68da      	ldr	r2, [r3, #12]
 80010d2:	69fb      	ldr	r3, [r7, #28]
 80010d4:	005b      	lsls	r3, r3, #1
 80010d6:	fa02 f303 	lsl.w	r3, r2, r3
 80010da:	69ba      	ldr	r2, [r7, #24]
 80010dc:	4313      	orrs	r3, r2
 80010de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	69ba      	ldr	r2, [r7, #24]
 80010e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010ec:	2201      	movs	r2, #1
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	fa02 f303 	lsl.w	r3, r2, r3
 80010f4:	43db      	mvns	r3, r3
 80010f6:	69ba      	ldr	r2, [r7, #24]
 80010f8:	4013      	ands	r3, r2
 80010fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	091b      	lsrs	r3, r3, #4
 8001102:	f003 0201 	and.w	r2, r3, #1
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	fa02 f303 	lsl.w	r3, r2, r3
 800110c:	69ba      	ldr	r2, [r7, #24]
 800110e:	4313      	orrs	r3, r2
 8001110:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	69ba      	ldr	r2, [r7, #24]
 8001116:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	f003 0303 	and.w	r3, r3, #3
 8001120:	2b03      	cmp	r3, #3
 8001122:	d017      	beq.n	8001154 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	68db      	ldr	r3, [r3, #12]
 8001128:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800112a:	69fb      	ldr	r3, [r7, #28]
 800112c:	005b      	lsls	r3, r3, #1
 800112e:	2203      	movs	r2, #3
 8001130:	fa02 f303 	lsl.w	r3, r2, r3
 8001134:	43db      	mvns	r3, r3
 8001136:	69ba      	ldr	r2, [r7, #24]
 8001138:	4013      	ands	r3, r2
 800113a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	689a      	ldr	r2, [r3, #8]
 8001140:	69fb      	ldr	r3, [r7, #28]
 8001142:	005b      	lsls	r3, r3, #1
 8001144:	fa02 f303 	lsl.w	r3, r2, r3
 8001148:	69ba      	ldr	r2, [r7, #24]
 800114a:	4313      	orrs	r3, r2
 800114c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	69ba      	ldr	r2, [r7, #24]
 8001152:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f003 0303 	and.w	r3, r3, #3
 800115c:	2b02      	cmp	r3, #2
 800115e:	d123      	bne.n	80011a8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001160:	69fb      	ldr	r3, [r7, #28]
 8001162:	08da      	lsrs	r2, r3, #3
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	3208      	adds	r2, #8
 8001168:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800116c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800116e:	69fb      	ldr	r3, [r7, #28]
 8001170:	f003 0307 	and.w	r3, r3, #7
 8001174:	009b      	lsls	r3, r3, #2
 8001176:	220f      	movs	r2, #15
 8001178:	fa02 f303 	lsl.w	r3, r2, r3
 800117c:	43db      	mvns	r3, r3
 800117e:	69ba      	ldr	r2, [r7, #24]
 8001180:	4013      	ands	r3, r2
 8001182:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	691a      	ldr	r2, [r3, #16]
 8001188:	69fb      	ldr	r3, [r7, #28]
 800118a:	f003 0307 	and.w	r3, r3, #7
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	fa02 f303 	lsl.w	r3, r2, r3
 8001194:	69ba      	ldr	r2, [r7, #24]
 8001196:	4313      	orrs	r3, r2
 8001198:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	08da      	lsrs	r2, r3, #3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	3208      	adds	r2, #8
 80011a2:	69b9      	ldr	r1, [r7, #24]
 80011a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80011ae:	69fb      	ldr	r3, [r7, #28]
 80011b0:	005b      	lsls	r3, r3, #1
 80011b2:	2203      	movs	r2, #3
 80011b4:	fa02 f303 	lsl.w	r3, r2, r3
 80011b8:	43db      	mvns	r3, r3
 80011ba:	69ba      	ldr	r2, [r7, #24]
 80011bc:	4013      	ands	r3, r2
 80011be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f003 0203 	and.w	r2, r3, #3
 80011c8:	69fb      	ldr	r3, [r7, #28]
 80011ca:	005b      	lsls	r3, r3, #1
 80011cc:	fa02 f303 	lsl.w	r3, r2, r3
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	4313      	orrs	r3, r2
 80011d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	69ba      	ldr	r2, [r7, #24]
 80011da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	f000 80be 	beq.w	8001366 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ea:	4b66      	ldr	r3, [pc, #408]	; (8001384 <HAL_GPIO_Init+0x324>)
 80011ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011ee:	4a65      	ldr	r2, [pc, #404]	; (8001384 <HAL_GPIO_Init+0x324>)
 80011f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011f4:	6453      	str	r3, [r2, #68]	; 0x44
 80011f6:	4b63      	ldr	r3, [pc, #396]	; (8001384 <HAL_GPIO_Init+0x324>)
 80011f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001202:	4a61      	ldr	r2, [pc, #388]	; (8001388 <HAL_GPIO_Init+0x328>)
 8001204:	69fb      	ldr	r3, [r7, #28]
 8001206:	089b      	lsrs	r3, r3, #2
 8001208:	3302      	adds	r3, #2
 800120a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800120e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001210:	69fb      	ldr	r3, [r7, #28]
 8001212:	f003 0303 	and.w	r3, r3, #3
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	220f      	movs	r2, #15
 800121a:	fa02 f303 	lsl.w	r3, r2, r3
 800121e:	43db      	mvns	r3, r3
 8001220:	69ba      	ldr	r2, [r7, #24]
 8001222:	4013      	ands	r3, r2
 8001224:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	4a58      	ldr	r2, [pc, #352]	; (800138c <HAL_GPIO_Init+0x32c>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d037      	beq.n	800129e <HAL_GPIO_Init+0x23e>
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4a57      	ldr	r2, [pc, #348]	; (8001390 <HAL_GPIO_Init+0x330>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d031      	beq.n	800129a <HAL_GPIO_Init+0x23a>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	4a56      	ldr	r2, [pc, #344]	; (8001394 <HAL_GPIO_Init+0x334>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d02b      	beq.n	8001296 <HAL_GPIO_Init+0x236>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4a55      	ldr	r2, [pc, #340]	; (8001398 <HAL_GPIO_Init+0x338>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d025      	beq.n	8001292 <HAL_GPIO_Init+0x232>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4a54      	ldr	r2, [pc, #336]	; (800139c <HAL_GPIO_Init+0x33c>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d01f      	beq.n	800128e <HAL_GPIO_Init+0x22e>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a53      	ldr	r2, [pc, #332]	; (80013a0 <HAL_GPIO_Init+0x340>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d019      	beq.n	800128a <HAL_GPIO_Init+0x22a>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	4a52      	ldr	r2, [pc, #328]	; (80013a4 <HAL_GPIO_Init+0x344>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d013      	beq.n	8001286 <HAL_GPIO_Init+0x226>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4a51      	ldr	r2, [pc, #324]	; (80013a8 <HAL_GPIO_Init+0x348>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d00d      	beq.n	8001282 <HAL_GPIO_Init+0x222>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4a50      	ldr	r2, [pc, #320]	; (80013ac <HAL_GPIO_Init+0x34c>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d007      	beq.n	800127e <HAL_GPIO_Init+0x21e>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4a4f      	ldr	r2, [pc, #316]	; (80013b0 <HAL_GPIO_Init+0x350>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d101      	bne.n	800127a <HAL_GPIO_Init+0x21a>
 8001276:	2309      	movs	r3, #9
 8001278:	e012      	b.n	80012a0 <HAL_GPIO_Init+0x240>
 800127a:	230a      	movs	r3, #10
 800127c:	e010      	b.n	80012a0 <HAL_GPIO_Init+0x240>
 800127e:	2308      	movs	r3, #8
 8001280:	e00e      	b.n	80012a0 <HAL_GPIO_Init+0x240>
 8001282:	2307      	movs	r3, #7
 8001284:	e00c      	b.n	80012a0 <HAL_GPIO_Init+0x240>
 8001286:	2306      	movs	r3, #6
 8001288:	e00a      	b.n	80012a0 <HAL_GPIO_Init+0x240>
 800128a:	2305      	movs	r3, #5
 800128c:	e008      	b.n	80012a0 <HAL_GPIO_Init+0x240>
 800128e:	2304      	movs	r3, #4
 8001290:	e006      	b.n	80012a0 <HAL_GPIO_Init+0x240>
 8001292:	2303      	movs	r3, #3
 8001294:	e004      	b.n	80012a0 <HAL_GPIO_Init+0x240>
 8001296:	2302      	movs	r3, #2
 8001298:	e002      	b.n	80012a0 <HAL_GPIO_Init+0x240>
 800129a:	2301      	movs	r3, #1
 800129c:	e000      	b.n	80012a0 <HAL_GPIO_Init+0x240>
 800129e:	2300      	movs	r3, #0
 80012a0:	69fa      	ldr	r2, [r7, #28]
 80012a2:	f002 0203 	and.w	r2, r2, #3
 80012a6:	0092      	lsls	r2, r2, #2
 80012a8:	4093      	lsls	r3, r2
 80012aa:	69ba      	ldr	r2, [r7, #24]
 80012ac:	4313      	orrs	r3, r2
 80012ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80012b0:	4935      	ldr	r1, [pc, #212]	; (8001388 <HAL_GPIO_Init+0x328>)
 80012b2:	69fb      	ldr	r3, [r7, #28]
 80012b4:	089b      	lsrs	r3, r3, #2
 80012b6:	3302      	adds	r3, #2
 80012b8:	69ba      	ldr	r2, [r7, #24]
 80012ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012be:	4b3d      	ldr	r3, [pc, #244]	; (80013b4 <HAL_GPIO_Init+0x354>)
 80012c0:	689b      	ldr	r3, [r3, #8]
 80012c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012c4:	693b      	ldr	r3, [r7, #16]
 80012c6:	43db      	mvns	r3, r3
 80012c8:	69ba      	ldr	r2, [r7, #24]
 80012ca:	4013      	ands	r3, r2
 80012cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d003      	beq.n	80012e2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80012da:	69ba      	ldr	r2, [r7, #24]
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	4313      	orrs	r3, r2
 80012e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012e2:	4a34      	ldr	r2, [pc, #208]	; (80013b4 <HAL_GPIO_Init+0x354>)
 80012e4:	69bb      	ldr	r3, [r7, #24]
 80012e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012e8:	4b32      	ldr	r3, [pc, #200]	; (80013b4 <HAL_GPIO_Init+0x354>)
 80012ea:	68db      	ldr	r3, [r3, #12]
 80012ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012ee:	693b      	ldr	r3, [r7, #16]
 80012f0:	43db      	mvns	r3, r3
 80012f2:	69ba      	ldr	r2, [r7, #24]
 80012f4:	4013      	ands	r3, r2
 80012f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001300:	2b00      	cmp	r3, #0
 8001302:	d003      	beq.n	800130c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001304:	69ba      	ldr	r2, [r7, #24]
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	4313      	orrs	r3, r2
 800130a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800130c:	4a29      	ldr	r2, [pc, #164]	; (80013b4 <HAL_GPIO_Init+0x354>)
 800130e:	69bb      	ldr	r3, [r7, #24]
 8001310:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001312:	4b28      	ldr	r3, [pc, #160]	; (80013b4 <HAL_GPIO_Init+0x354>)
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	43db      	mvns	r3, r3
 800131c:	69ba      	ldr	r2, [r7, #24]
 800131e:	4013      	ands	r3, r2
 8001320:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800132a:	2b00      	cmp	r3, #0
 800132c:	d003      	beq.n	8001336 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800132e:	69ba      	ldr	r2, [r7, #24]
 8001330:	693b      	ldr	r3, [r7, #16]
 8001332:	4313      	orrs	r3, r2
 8001334:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001336:	4a1f      	ldr	r2, [pc, #124]	; (80013b4 <HAL_GPIO_Init+0x354>)
 8001338:	69bb      	ldr	r3, [r7, #24]
 800133a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800133c:	4b1d      	ldr	r3, [pc, #116]	; (80013b4 <HAL_GPIO_Init+0x354>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	43db      	mvns	r3, r3
 8001346:	69ba      	ldr	r2, [r7, #24]
 8001348:	4013      	ands	r3, r2
 800134a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001354:	2b00      	cmp	r3, #0
 8001356:	d003      	beq.n	8001360 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001358:	69ba      	ldr	r2, [r7, #24]
 800135a:	693b      	ldr	r3, [r7, #16]
 800135c:	4313      	orrs	r3, r2
 800135e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001360:	4a14      	ldr	r2, [pc, #80]	; (80013b4 <HAL_GPIO_Init+0x354>)
 8001362:	69bb      	ldr	r3, [r7, #24]
 8001364:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001366:	69fb      	ldr	r3, [r7, #28]
 8001368:	3301      	adds	r3, #1
 800136a:	61fb      	str	r3, [r7, #28]
 800136c:	69fb      	ldr	r3, [r7, #28]
 800136e:	2b0f      	cmp	r3, #15
 8001370:	f67f ae86 	bls.w	8001080 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001374:	bf00      	nop
 8001376:	bf00      	nop
 8001378:	3724      	adds	r7, #36	; 0x24
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	40023800 	.word	0x40023800
 8001388:	40013800 	.word	0x40013800
 800138c:	40020000 	.word	0x40020000
 8001390:	40020400 	.word	0x40020400
 8001394:	40020800 	.word	0x40020800
 8001398:	40020c00 	.word	0x40020c00
 800139c:	40021000 	.word	0x40021000
 80013a0:	40021400 	.word	0x40021400
 80013a4:	40021800 	.word	0x40021800
 80013a8:	40021c00 	.word	0x40021c00
 80013ac:	40022000 	.word	0x40022000
 80013b0:	40022400 	.word	0x40022400
 80013b4:	40013c00 	.word	0x40013c00

080013b8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80013be:	2300      	movs	r3, #0
 80013c0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80013c2:	4b23      	ldr	r3, [pc, #140]	; (8001450 <HAL_PWREx_EnableOverDrive+0x98>)
 80013c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c6:	4a22      	ldr	r2, [pc, #136]	; (8001450 <HAL_PWREx_EnableOverDrive+0x98>)
 80013c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013cc:	6413      	str	r3, [r2, #64]	; 0x40
 80013ce:	4b20      	ldr	r3, [pc, #128]	; (8001450 <HAL_PWREx_EnableOverDrive+0x98>)
 80013d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013d6:	603b      	str	r3, [r7, #0]
 80013d8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80013da:	4b1e      	ldr	r3, [pc, #120]	; (8001454 <HAL_PWREx_EnableOverDrive+0x9c>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4a1d      	ldr	r2, [pc, #116]	; (8001454 <HAL_PWREx_EnableOverDrive+0x9c>)
 80013e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013e4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80013e6:	f7ff fd25 	bl	8000e34 <HAL_GetTick>
 80013ea:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80013ec:	e009      	b.n	8001402 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80013ee:	f7ff fd21 	bl	8000e34 <HAL_GetTick>
 80013f2:	4602      	mov	r2, r0
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	1ad3      	subs	r3, r2, r3
 80013f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80013fc:	d901      	bls.n	8001402 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80013fe:	2303      	movs	r3, #3
 8001400:	e022      	b.n	8001448 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001402:	4b14      	ldr	r3, [pc, #80]	; (8001454 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800140a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800140e:	d1ee      	bne.n	80013ee <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001410:	4b10      	ldr	r3, [pc, #64]	; (8001454 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a0f      	ldr	r2, [pc, #60]	; (8001454 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001416:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800141a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800141c:	f7ff fd0a 	bl	8000e34 <HAL_GetTick>
 8001420:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001422:	e009      	b.n	8001438 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001424:	f7ff fd06 	bl	8000e34 <HAL_GetTick>
 8001428:	4602      	mov	r2, r0
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001432:	d901      	bls.n	8001438 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001434:	2303      	movs	r3, #3
 8001436:	e007      	b.n	8001448 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001438:	4b06      	ldr	r3, [pc, #24]	; (8001454 <HAL_PWREx_EnableOverDrive+0x9c>)
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001440:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001444:	d1ee      	bne.n	8001424 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001446:	2300      	movs	r3, #0
}
 8001448:	4618      	mov	r0, r3
 800144a:	3708      	adds	r7, #8
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	40023800 	.word	0x40023800
 8001454:	40007000 	.word	0x40007000

08001458 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b086      	sub	sp, #24
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001460:	2300      	movs	r3, #0
 8001462:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d101      	bne.n	800146e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800146a:	2301      	movs	r3, #1
 800146c:	e29b      	b.n	80019a6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 0301 	and.w	r3, r3, #1
 8001476:	2b00      	cmp	r3, #0
 8001478:	f000 8087 	beq.w	800158a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800147c:	4b96      	ldr	r3, [pc, #600]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	f003 030c 	and.w	r3, r3, #12
 8001484:	2b04      	cmp	r3, #4
 8001486:	d00c      	beq.n	80014a2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001488:	4b93      	ldr	r3, [pc, #588]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	f003 030c 	and.w	r3, r3, #12
 8001490:	2b08      	cmp	r3, #8
 8001492:	d112      	bne.n	80014ba <HAL_RCC_OscConfig+0x62>
 8001494:	4b90      	ldr	r3, [pc, #576]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800149c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80014a0:	d10b      	bne.n	80014ba <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014a2:	4b8d      	ldr	r3, [pc, #564]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d06c      	beq.n	8001588 <HAL_RCC_OscConfig+0x130>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d168      	bne.n	8001588 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
 80014b8:	e275      	b.n	80019a6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014c2:	d106      	bne.n	80014d2 <HAL_RCC_OscConfig+0x7a>
 80014c4:	4b84      	ldr	r3, [pc, #528]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a83      	ldr	r2, [pc, #524]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80014ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014ce:	6013      	str	r3, [r2, #0]
 80014d0:	e02e      	b.n	8001530 <HAL_RCC_OscConfig+0xd8>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d10c      	bne.n	80014f4 <HAL_RCC_OscConfig+0x9c>
 80014da:	4b7f      	ldr	r3, [pc, #508]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a7e      	ldr	r2, [pc, #504]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80014e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014e4:	6013      	str	r3, [r2, #0]
 80014e6:	4b7c      	ldr	r3, [pc, #496]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4a7b      	ldr	r2, [pc, #492]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80014ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014f0:	6013      	str	r3, [r2, #0]
 80014f2:	e01d      	b.n	8001530 <HAL_RCC_OscConfig+0xd8>
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80014fc:	d10c      	bne.n	8001518 <HAL_RCC_OscConfig+0xc0>
 80014fe:	4b76      	ldr	r3, [pc, #472]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a75      	ldr	r2, [pc, #468]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 8001504:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001508:	6013      	str	r3, [r2, #0]
 800150a:	4b73      	ldr	r3, [pc, #460]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4a72      	ldr	r2, [pc, #456]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 8001510:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001514:	6013      	str	r3, [r2, #0]
 8001516:	e00b      	b.n	8001530 <HAL_RCC_OscConfig+0xd8>
 8001518:	4b6f      	ldr	r3, [pc, #444]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a6e      	ldr	r2, [pc, #440]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 800151e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001522:	6013      	str	r3, [r2, #0]
 8001524:	4b6c      	ldr	r3, [pc, #432]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a6b      	ldr	r2, [pc, #428]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 800152a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800152e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d013      	beq.n	8001560 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001538:	f7ff fc7c 	bl	8000e34 <HAL_GetTick>
 800153c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800153e:	e008      	b.n	8001552 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001540:	f7ff fc78 	bl	8000e34 <HAL_GetTick>
 8001544:	4602      	mov	r2, r0
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	2b64      	cmp	r3, #100	; 0x64
 800154c:	d901      	bls.n	8001552 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800154e:	2303      	movs	r3, #3
 8001550:	e229      	b.n	80019a6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001552:	4b61      	ldr	r3, [pc, #388]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800155a:	2b00      	cmp	r3, #0
 800155c:	d0f0      	beq.n	8001540 <HAL_RCC_OscConfig+0xe8>
 800155e:	e014      	b.n	800158a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001560:	f7ff fc68 	bl	8000e34 <HAL_GetTick>
 8001564:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001566:	e008      	b.n	800157a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001568:	f7ff fc64 	bl	8000e34 <HAL_GetTick>
 800156c:	4602      	mov	r2, r0
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	2b64      	cmp	r3, #100	; 0x64
 8001574:	d901      	bls.n	800157a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001576:	2303      	movs	r3, #3
 8001578:	e215      	b.n	80019a6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800157a:	4b57      	ldr	r3, [pc, #348]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001582:	2b00      	cmp	r3, #0
 8001584:	d1f0      	bne.n	8001568 <HAL_RCC_OscConfig+0x110>
 8001586:	e000      	b.n	800158a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001588:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f003 0302 	and.w	r3, r3, #2
 8001592:	2b00      	cmp	r3, #0
 8001594:	d069      	beq.n	800166a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001596:	4b50      	ldr	r3, [pc, #320]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	f003 030c 	and.w	r3, r3, #12
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d00b      	beq.n	80015ba <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015a2:	4b4d      	ldr	r3, [pc, #308]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	f003 030c 	and.w	r3, r3, #12
 80015aa:	2b08      	cmp	r3, #8
 80015ac:	d11c      	bne.n	80015e8 <HAL_RCC_OscConfig+0x190>
 80015ae:	4b4a      	ldr	r3, [pc, #296]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d116      	bne.n	80015e8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015ba:	4b47      	ldr	r3, [pc, #284]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f003 0302 	and.w	r3, r3, #2
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d005      	beq.n	80015d2 <HAL_RCC_OscConfig+0x17a>
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	68db      	ldr	r3, [r3, #12]
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d001      	beq.n	80015d2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80015ce:	2301      	movs	r3, #1
 80015d0:	e1e9      	b.n	80019a6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015d2:	4b41      	ldr	r3, [pc, #260]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	691b      	ldr	r3, [r3, #16]
 80015de:	00db      	lsls	r3, r3, #3
 80015e0:	493d      	ldr	r1, [pc, #244]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80015e2:	4313      	orrs	r3, r2
 80015e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015e6:	e040      	b.n	800166a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	68db      	ldr	r3, [r3, #12]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d023      	beq.n	8001638 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015f0:	4b39      	ldr	r3, [pc, #228]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a38      	ldr	r2, [pc, #224]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80015f6:	f043 0301 	orr.w	r3, r3, #1
 80015fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015fc:	f7ff fc1a 	bl	8000e34 <HAL_GetTick>
 8001600:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001602:	e008      	b.n	8001616 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001604:	f7ff fc16 	bl	8000e34 <HAL_GetTick>
 8001608:	4602      	mov	r2, r0
 800160a:	693b      	ldr	r3, [r7, #16]
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	2b02      	cmp	r3, #2
 8001610:	d901      	bls.n	8001616 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001612:	2303      	movs	r3, #3
 8001614:	e1c7      	b.n	80019a6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001616:	4b30      	ldr	r3, [pc, #192]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f003 0302 	and.w	r3, r3, #2
 800161e:	2b00      	cmp	r3, #0
 8001620:	d0f0      	beq.n	8001604 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001622:	4b2d      	ldr	r3, [pc, #180]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	691b      	ldr	r3, [r3, #16]
 800162e:	00db      	lsls	r3, r3, #3
 8001630:	4929      	ldr	r1, [pc, #164]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 8001632:	4313      	orrs	r3, r2
 8001634:	600b      	str	r3, [r1, #0]
 8001636:	e018      	b.n	800166a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001638:	4b27      	ldr	r3, [pc, #156]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a26      	ldr	r2, [pc, #152]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 800163e:	f023 0301 	bic.w	r3, r3, #1
 8001642:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001644:	f7ff fbf6 	bl	8000e34 <HAL_GetTick>
 8001648:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800164a:	e008      	b.n	800165e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800164c:	f7ff fbf2 	bl	8000e34 <HAL_GetTick>
 8001650:	4602      	mov	r2, r0
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	2b02      	cmp	r3, #2
 8001658:	d901      	bls.n	800165e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800165a:	2303      	movs	r3, #3
 800165c:	e1a3      	b.n	80019a6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800165e:	4b1e      	ldr	r3, [pc, #120]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f003 0302 	and.w	r3, r3, #2
 8001666:	2b00      	cmp	r3, #0
 8001668:	d1f0      	bne.n	800164c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f003 0308 	and.w	r3, r3, #8
 8001672:	2b00      	cmp	r3, #0
 8001674:	d038      	beq.n	80016e8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	695b      	ldr	r3, [r3, #20]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d019      	beq.n	80016b2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800167e:	4b16      	ldr	r3, [pc, #88]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 8001680:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001682:	4a15      	ldr	r2, [pc, #84]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 8001684:	f043 0301 	orr.w	r3, r3, #1
 8001688:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800168a:	f7ff fbd3 	bl	8000e34 <HAL_GetTick>
 800168e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001690:	e008      	b.n	80016a4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001692:	f7ff fbcf 	bl	8000e34 <HAL_GetTick>
 8001696:	4602      	mov	r2, r0
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	2b02      	cmp	r3, #2
 800169e:	d901      	bls.n	80016a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80016a0:	2303      	movs	r3, #3
 80016a2:	e180      	b.n	80019a6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016a4:	4b0c      	ldr	r3, [pc, #48]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80016a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016a8:	f003 0302 	and.w	r3, r3, #2
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d0f0      	beq.n	8001692 <HAL_RCC_OscConfig+0x23a>
 80016b0:	e01a      	b.n	80016e8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016b2:	4b09      	ldr	r3, [pc, #36]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80016b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016b6:	4a08      	ldr	r2, [pc, #32]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80016b8:	f023 0301 	bic.w	r3, r3, #1
 80016bc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016be:	f7ff fbb9 	bl	8000e34 <HAL_GetTick>
 80016c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016c4:	e00a      	b.n	80016dc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016c6:	f7ff fbb5 	bl	8000e34 <HAL_GetTick>
 80016ca:	4602      	mov	r2, r0
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	2b02      	cmp	r3, #2
 80016d2:	d903      	bls.n	80016dc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80016d4:	2303      	movs	r3, #3
 80016d6:	e166      	b.n	80019a6 <HAL_RCC_OscConfig+0x54e>
 80016d8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016dc:	4b92      	ldr	r3, [pc, #584]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 80016de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016e0:	f003 0302 	and.w	r3, r3, #2
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d1ee      	bne.n	80016c6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f003 0304 	and.w	r3, r3, #4
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	f000 80a4 	beq.w	800183e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016f6:	4b8c      	ldr	r3, [pc, #560]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 80016f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d10d      	bne.n	800171e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001702:	4b89      	ldr	r3, [pc, #548]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 8001704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001706:	4a88      	ldr	r2, [pc, #544]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 8001708:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800170c:	6413      	str	r3, [r2, #64]	; 0x40
 800170e:	4b86      	ldr	r3, [pc, #536]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 8001710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001712:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001716:	60bb      	str	r3, [r7, #8]
 8001718:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800171a:	2301      	movs	r3, #1
 800171c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800171e:	4b83      	ldr	r3, [pc, #524]	; (800192c <HAL_RCC_OscConfig+0x4d4>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001726:	2b00      	cmp	r3, #0
 8001728:	d118      	bne.n	800175c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800172a:	4b80      	ldr	r3, [pc, #512]	; (800192c <HAL_RCC_OscConfig+0x4d4>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4a7f      	ldr	r2, [pc, #508]	; (800192c <HAL_RCC_OscConfig+0x4d4>)
 8001730:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001734:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001736:	f7ff fb7d 	bl	8000e34 <HAL_GetTick>
 800173a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800173c:	e008      	b.n	8001750 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800173e:	f7ff fb79 	bl	8000e34 <HAL_GetTick>
 8001742:	4602      	mov	r2, r0
 8001744:	693b      	ldr	r3, [r7, #16]
 8001746:	1ad3      	subs	r3, r2, r3
 8001748:	2b64      	cmp	r3, #100	; 0x64
 800174a:	d901      	bls.n	8001750 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800174c:	2303      	movs	r3, #3
 800174e:	e12a      	b.n	80019a6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001750:	4b76      	ldr	r3, [pc, #472]	; (800192c <HAL_RCC_OscConfig+0x4d4>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001758:	2b00      	cmp	r3, #0
 800175a:	d0f0      	beq.n	800173e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	2b01      	cmp	r3, #1
 8001762:	d106      	bne.n	8001772 <HAL_RCC_OscConfig+0x31a>
 8001764:	4b70      	ldr	r3, [pc, #448]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 8001766:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001768:	4a6f      	ldr	r2, [pc, #444]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 800176a:	f043 0301 	orr.w	r3, r3, #1
 800176e:	6713      	str	r3, [r2, #112]	; 0x70
 8001770:	e02d      	b.n	80017ce <HAL_RCC_OscConfig+0x376>
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	689b      	ldr	r3, [r3, #8]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d10c      	bne.n	8001794 <HAL_RCC_OscConfig+0x33c>
 800177a:	4b6b      	ldr	r3, [pc, #428]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 800177c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800177e:	4a6a      	ldr	r2, [pc, #424]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 8001780:	f023 0301 	bic.w	r3, r3, #1
 8001784:	6713      	str	r3, [r2, #112]	; 0x70
 8001786:	4b68      	ldr	r3, [pc, #416]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 8001788:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800178a:	4a67      	ldr	r2, [pc, #412]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 800178c:	f023 0304 	bic.w	r3, r3, #4
 8001790:	6713      	str	r3, [r2, #112]	; 0x70
 8001792:	e01c      	b.n	80017ce <HAL_RCC_OscConfig+0x376>
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	2b05      	cmp	r3, #5
 800179a:	d10c      	bne.n	80017b6 <HAL_RCC_OscConfig+0x35e>
 800179c:	4b62      	ldr	r3, [pc, #392]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 800179e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017a0:	4a61      	ldr	r2, [pc, #388]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 80017a2:	f043 0304 	orr.w	r3, r3, #4
 80017a6:	6713      	str	r3, [r2, #112]	; 0x70
 80017a8:	4b5f      	ldr	r3, [pc, #380]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 80017aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017ac:	4a5e      	ldr	r2, [pc, #376]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 80017ae:	f043 0301 	orr.w	r3, r3, #1
 80017b2:	6713      	str	r3, [r2, #112]	; 0x70
 80017b4:	e00b      	b.n	80017ce <HAL_RCC_OscConfig+0x376>
 80017b6:	4b5c      	ldr	r3, [pc, #368]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 80017b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017ba:	4a5b      	ldr	r2, [pc, #364]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 80017bc:	f023 0301 	bic.w	r3, r3, #1
 80017c0:	6713      	str	r3, [r2, #112]	; 0x70
 80017c2:	4b59      	ldr	r3, [pc, #356]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 80017c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017c6:	4a58      	ldr	r2, [pc, #352]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 80017c8:	f023 0304 	bic.w	r3, r3, #4
 80017cc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	689b      	ldr	r3, [r3, #8]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d015      	beq.n	8001802 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017d6:	f7ff fb2d 	bl	8000e34 <HAL_GetTick>
 80017da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017dc:	e00a      	b.n	80017f4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017de:	f7ff fb29 	bl	8000e34 <HAL_GetTick>
 80017e2:	4602      	mov	r2, r0
 80017e4:	693b      	ldr	r3, [r7, #16]
 80017e6:	1ad3      	subs	r3, r2, r3
 80017e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d901      	bls.n	80017f4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80017f0:	2303      	movs	r3, #3
 80017f2:	e0d8      	b.n	80019a6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017f4:	4b4c      	ldr	r3, [pc, #304]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 80017f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017f8:	f003 0302 	and.w	r3, r3, #2
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d0ee      	beq.n	80017de <HAL_RCC_OscConfig+0x386>
 8001800:	e014      	b.n	800182c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001802:	f7ff fb17 	bl	8000e34 <HAL_GetTick>
 8001806:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001808:	e00a      	b.n	8001820 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800180a:	f7ff fb13 	bl	8000e34 <HAL_GetTick>
 800180e:	4602      	mov	r2, r0
 8001810:	693b      	ldr	r3, [r7, #16]
 8001812:	1ad3      	subs	r3, r2, r3
 8001814:	f241 3288 	movw	r2, #5000	; 0x1388
 8001818:	4293      	cmp	r3, r2
 800181a:	d901      	bls.n	8001820 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800181c:	2303      	movs	r3, #3
 800181e:	e0c2      	b.n	80019a6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001820:	4b41      	ldr	r3, [pc, #260]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 8001822:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001824:	f003 0302 	and.w	r3, r3, #2
 8001828:	2b00      	cmp	r3, #0
 800182a:	d1ee      	bne.n	800180a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800182c:	7dfb      	ldrb	r3, [r7, #23]
 800182e:	2b01      	cmp	r3, #1
 8001830:	d105      	bne.n	800183e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001832:	4b3d      	ldr	r3, [pc, #244]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 8001834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001836:	4a3c      	ldr	r2, [pc, #240]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 8001838:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800183c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	699b      	ldr	r3, [r3, #24]
 8001842:	2b00      	cmp	r3, #0
 8001844:	f000 80ae 	beq.w	80019a4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001848:	4b37      	ldr	r3, [pc, #220]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	f003 030c 	and.w	r3, r3, #12
 8001850:	2b08      	cmp	r3, #8
 8001852:	d06d      	beq.n	8001930 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	699b      	ldr	r3, [r3, #24]
 8001858:	2b02      	cmp	r3, #2
 800185a:	d14b      	bne.n	80018f4 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800185c:	4b32      	ldr	r3, [pc, #200]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a31      	ldr	r2, [pc, #196]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 8001862:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001866:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001868:	f7ff fae4 	bl	8000e34 <HAL_GetTick>
 800186c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800186e:	e008      	b.n	8001882 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001870:	f7ff fae0 	bl	8000e34 <HAL_GetTick>
 8001874:	4602      	mov	r2, r0
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	2b02      	cmp	r3, #2
 800187c:	d901      	bls.n	8001882 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800187e:	2303      	movs	r3, #3
 8001880:	e091      	b.n	80019a6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001882:	4b29      	ldr	r3, [pc, #164]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800188a:	2b00      	cmp	r3, #0
 800188c:	d1f0      	bne.n	8001870 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	69da      	ldr	r2, [r3, #28]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6a1b      	ldr	r3, [r3, #32]
 8001896:	431a      	orrs	r2, r3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800189c:	019b      	lsls	r3, r3, #6
 800189e:	431a      	orrs	r2, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018a4:	085b      	lsrs	r3, r3, #1
 80018a6:	3b01      	subs	r3, #1
 80018a8:	041b      	lsls	r3, r3, #16
 80018aa:	431a      	orrs	r2, r3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018b0:	061b      	lsls	r3, r3, #24
 80018b2:	431a      	orrs	r2, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b8:	071b      	lsls	r3, r3, #28
 80018ba:	491b      	ldr	r1, [pc, #108]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 80018bc:	4313      	orrs	r3, r2
 80018be:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018c0:	4b19      	ldr	r3, [pc, #100]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a18      	ldr	r2, [pc, #96]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 80018c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018cc:	f7ff fab2 	bl	8000e34 <HAL_GetTick>
 80018d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018d2:	e008      	b.n	80018e6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018d4:	f7ff faae 	bl	8000e34 <HAL_GetTick>
 80018d8:	4602      	mov	r2, r0
 80018da:	693b      	ldr	r3, [r7, #16]
 80018dc:	1ad3      	subs	r3, r2, r3
 80018de:	2b02      	cmp	r3, #2
 80018e0:	d901      	bls.n	80018e6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80018e2:	2303      	movs	r3, #3
 80018e4:	e05f      	b.n	80019a6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018e6:	4b10      	ldr	r3, [pc, #64]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d0f0      	beq.n	80018d4 <HAL_RCC_OscConfig+0x47c>
 80018f2:	e057      	b.n	80019a4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018f4:	4b0c      	ldr	r3, [pc, #48]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a0b      	ldr	r2, [pc, #44]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 80018fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80018fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001900:	f7ff fa98 	bl	8000e34 <HAL_GetTick>
 8001904:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001906:	e008      	b.n	800191a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001908:	f7ff fa94 	bl	8000e34 <HAL_GetTick>
 800190c:	4602      	mov	r2, r0
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	2b02      	cmp	r3, #2
 8001914:	d901      	bls.n	800191a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8001916:	2303      	movs	r3, #3
 8001918:	e045      	b.n	80019a6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800191a:	4b03      	ldr	r3, [pc, #12]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d1f0      	bne.n	8001908 <HAL_RCC_OscConfig+0x4b0>
 8001926:	e03d      	b.n	80019a4 <HAL_RCC_OscConfig+0x54c>
 8001928:	40023800 	.word	0x40023800
 800192c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001930:	4b1f      	ldr	r3, [pc, #124]	; (80019b0 <HAL_RCC_OscConfig+0x558>)
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	699b      	ldr	r3, [r3, #24]
 800193a:	2b01      	cmp	r3, #1
 800193c:	d030      	beq.n	80019a0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001948:	429a      	cmp	r2, r3
 800194a:	d129      	bne.n	80019a0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001956:	429a      	cmp	r2, r3
 8001958:	d122      	bne.n	80019a0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800195a:	68fa      	ldr	r2, [r7, #12]
 800195c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001960:	4013      	ands	r3, r2
 8001962:	687a      	ldr	r2, [r7, #4]
 8001964:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001966:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001968:	4293      	cmp	r3, r2
 800196a:	d119      	bne.n	80019a0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001976:	085b      	lsrs	r3, r3, #1
 8001978:	3b01      	subs	r3, #1
 800197a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800197c:	429a      	cmp	r2, r3
 800197e:	d10f      	bne.n	80019a0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800198a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800198c:	429a      	cmp	r2, r3
 800198e:	d107      	bne.n	80019a0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800199c:	429a      	cmp	r2, r3
 800199e:	d001      	beq.n	80019a4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80019a0:	2301      	movs	r3, #1
 80019a2:	e000      	b.n	80019a6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80019a4:	2300      	movs	r3, #0
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3718      	adds	r7, #24
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	40023800 	.word	0x40023800

080019b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b084      	sub	sp, #16
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80019be:	2300      	movs	r3, #0
 80019c0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d101      	bne.n	80019cc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80019c8:	2301      	movs	r3, #1
 80019ca:	e0d0      	b.n	8001b6e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80019cc:	4b6a      	ldr	r3, [pc, #424]	; (8001b78 <HAL_RCC_ClockConfig+0x1c4>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f003 030f 	and.w	r3, r3, #15
 80019d4:	683a      	ldr	r2, [r7, #0]
 80019d6:	429a      	cmp	r2, r3
 80019d8:	d910      	bls.n	80019fc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019da:	4b67      	ldr	r3, [pc, #412]	; (8001b78 <HAL_RCC_ClockConfig+0x1c4>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f023 020f 	bic.w	r2, r3, #15
 80019e2:	4965      	ldr	r1, [pc, #404]	; (8001b78 <HAL_RCC_ClockConfig+0x1c4>)
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	4313      	orrs	r3, r2
 80019e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019ea:	4b63      	ldr	r3, [pc, #396]	; (8001b78 <HAL_RCC_ClockConfig+0x1c4>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f003 030f 	and.w	r3, r3, #15
 80019f2:	683a      	ldr	r2, [r7, #0]
 80019f4:	429a      	cmp	r2, r3
 80019f6:	d001      	beq.n	80019fc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	e0b8      	b.n	8001b6e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f003 0302 	and.w	r3, r3, #2
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d020      	beq.n	8001a4a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f003 0304 	and.w	r3, r3, #4
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d005      	beq.n	8001a20 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a14:	4b59      	ldr	r3, [pc, #356]	; (8001b7c <HAL_RCC_ClockConfig+0x1c8>)
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	4a58      	ldr	r2, [pc, #352]	; (8001b7c <HAL_RCC_ClockConfig+0x1c8>)
 8001a1a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001a1e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f003 0308 	and.w	r3, r3, #8
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d005      	beq.n	8001a38 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a2c:	4b53      	ldr	r3, [pc, #332]	; (8001b7c <HAL_RCC_ClockConfig+0x1c8>)
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	4a52      	ldr	r2, [pc, #328]	; (8001b7c <HAL_RCC_ClockConfig+0x1c8>)
 8001a32:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001a36:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a38:	4b50      	ldr	r3, [pc, #320]	; (8001b7c <HAL_RCC_ClockConfig+0x1c8>)
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	689b      	ldr	r3, [r3, #8]
 8001a44:	494d      	ldr	r1, [pc, #308]	; (8001b7c <HAL_RCC_ClockConfig+0x1c8>)
 8001a46:	4313      	orrs	r3, r2
 8001a48:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 0301 	and.w	r3, r3, #1
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d040      	beq.n	8001ad8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	2b01      	cmp	r3, #1
 8001a5c:	d107      	bne.n	8001a6e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a5e:	4b47      	ldr	r3, [pc, #284]	; (8001b7c <HAL_RCC_ClockConfig+0x1c8>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d115      	bne.n	8001a96 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e07f      	b.n	8001b6e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	2b02      	cmp	r3, #2
 8001a74:	d107      	bne.n	8001a86 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a76:	4b41      	ldr	r3, [pc, #260]	; (8001b7c <HAL_RCC_ClockConfig+0x1c8>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d109      	bne.n	8001a96 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001a82:	2301      	movs	r3, #1
 8001a84:	e073      	b.n	8001b6e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a86:	4b3d      	ldr	r3, [pc, #244]	; (8001b7c <HAL_RCC_ClockConfig+0x1c8>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f003 0302 	and.w	r3, r3, #2
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d101      	bne.n	8001a96 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e06b      	b.n	8001b6e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a96:	4b39      	ldr	r3, [pc, #228]	; (8001b7c <HAL_RCC_ClockConfig+0x1c8>)
 8001a98:	689b      	ldr	r3, [r3, #8]
 8001a9a:	f023 0203 	bic.w	r2, r3, #3
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	4936      	ldr	r1, [pc, #216]	; (8001b7c <HAL_RCC_ClockConfig+0x1c8>)
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001aa8:	f7ff f9c4 	bl	8000e34 <HAL_GetTick>
 8001aac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001aae:	e00a      	b.n	8001ac6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ab0:	f7ff f9c0 	bl	8000e34 <HAL_GetTick>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	f241 3288 	movw	r2, #5000	; 0x1388
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d901      	bls.n	8001ac6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	e053      	b.n	8001b6e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ac6:	4b2d      	ldr	r3, [pc, #180]	; (8001b7c <HAL_RCC_ClockConfig+0x1c8>)
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	f003 020c 	and.w	r2, r3, #12
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d1eb      	bne.n	8001ab0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ad8:	4b27      	ldr	r3, [pc, #156]	; (8001b78 <HAL_RCC_ClockConfig+0x1c4>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 030f 	and.w	r3, r3, #15
 8001ae0:	683a      	ldr	r2, [r7, #0]
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d210      	bcs.n	8001b08 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ae6:	4b24      	ldr	r3, [pc, #144]	; (8001b78 <HAL_RCC_ClockConfig+0x1c4>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f023 020f 	bic.w	r2, r3, #15
 8001aee:	4922      	ldr	r1, [pc, #136]	; (8001b78 <HAL_RCC_ClockConfig+0x1c4>)
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	4313      	orrs	r3, r2
 8001af4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001af6:	4b20      	ldr	r3, [pc, #128]	; (8001b78 <HAL_RCC_ClockConfig+0x1c4>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 030f 	and.w	r3, r3, #15
 8001afe:	683a      	ldr	r2, [r7, #0]
 8001b00:	429a      	cmp	r2, r3
 8001b02:	d001      	beq.n	8001b08 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001b04:	2301      	movs	r3, #1
 8001b06:	e032      	b.n	8001b6e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 0304 	and.w	r3, r3, #4
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d008      	beq.n	8001b26 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b14:	4b19      	ldr	r3, [pc, #100]	; (8001b7c <HAL_RCC_ClockConfig+0x1c8>)
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	68db      	ldr	r3, [r3, #12]
 8001b20:	4916      	ldr	r1, [pc, #88]	; (8001b7c <HAL_RCC_ClockConfig+0x1c8>)
 8001b22:	4313      	orrs	r3, r2
 8001b24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 0308 	and.w	r3, r3, #8
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d009      	beq.n	8001b46 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001b32:	4b12      	ldr	r3, [pc, #72]	; (8001b7c <HAL_RCC_ClockConfig+0x1c8>)
 8001b34:	689b      	ldr	r3, [r3, #8]
 8001b36:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	691b      	ldr	r3, [r3, #16]
 8001b3e:	00db      	lsls	r3, r3, #3
 8001b40:	490e      	ldr	r1, [pc, #56]	; (8001b7c <HAL_RCC_ClockConfig+0x1c8>)
 8001b42:	4313      	orrs	r3, r2
 8001b44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b46:	f000 f821 	bl	8001b8c <HAL_RCC_GetSysClockFreq>
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	4b0b      	ldr	r3, [pc, #44]	; (8001b7c <HAL_RCC_ClockConfig+0x1c8>)
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	091b      	lsrs	r3, r3, #4
 8001b52:	f003 030f 	and.w	r3, r3, #15
 8001b56:	490a      	ldr	r1, [pc, #40]	; (8001b80 <HAL_RCC_ClockConfig+0x1cc>)
 8001b58:	5ccb      	ldrb	r3, [r1, r3]
 8001b5a:	fa22 f303 	lsr.w	r3, r2, r3
 8001b5e:	4a09      	ldr	r2, [pc, #36]	; (8001b84 <HAL_RCC_ClockConfig+0x1d0>)
 8001b60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001b62:	4b09      	ldr	r3, [pc, #36]	; (8001b88 <HAL_RCC_ClockConfig+0x1d4>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7ff f920 	bl	8000dac <HAL_InitTick>

  return HAL_OK;
 8001b6c:	2300      	movs	r3, #0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3710      	adds	r7, #16
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	40023c00 	.word	0x40023c00
 8001b7c:	40023800 	.word	0x40023800
 8001b80:	080053c0 	.word	0x080053c0
 8001b84:	20000000 	.word	0x20000000
 8001b88:	20000004 	.word	0x20000004

08001b8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b90:	b094      	sub	sp, #80	; 0x50
 8001b92:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001b94:	2300      	movs	r3, #0
 8001b96:	647b      	str	r3, [r7, #68]	; 0x44
 8001b98:	2300      	movs	r3, #0
 8001b9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ba4:	4b79      	ldr	r3, [pc, #484]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x200>)
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	f003 030c 	and.w	r3, r3, #12
 8001bac:	2b08      	cmp	r3, #8
 8001bae:	d00d      	beq.n	8001bcc <HAL_RCC_GetSysClockFreq+0x40>
 8001bb0:	2b08      	cmp	r3, #8
 8001bb2:	f200 80e1 	bhi.w	8001d78 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d002      	beq.n	8001bc0 <HAL_RCC_GetSysClockFreq+0x34>
 8001bba:	2b04      	cmp	r3, #4
 8001bbc:	d003      	beq.n	8001bc6 <HAL_RCC_GetSysClockFreq+0x3a>
 8001bbe:	e0db      	b.n	8001d78 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001bc0:	4b73      	ldr	r3, [pc, #460]	; (8001d90 <HAL_RCC_GetSysClockFreq+0x204>)
 8001bc2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001bc4:	e0db      	b.n	8001d7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001bc6:	4b73      	ldr	r3, [pc, #460]	; (8001d94 <HAL_RCC_GetSysClockFreq+0x208>)
 8001bc8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001bca:	e0d8      	b.n	8001d7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bcc:	4b6f      	ldr	r3, [pc, #444]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x200>)
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001bd4:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001bd6:	4b6d      	ldr	r3, [pc, #436]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x200>)
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d063      	beq.n	8001caa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001be2:	4b6a      	ldr	r3, [pc, #424]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x200>)
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	099b      	lsrs	r3, r3, #6
 8001be8:	2200      	movs	r2, #0
 8001bea:	63bb      	str	r3, [r7, #56]	; 0x38
 8001bec:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001bee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001bf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001bf4:	633b      	str	r3, [r7, #48]	; 0x30
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	637b      	str	r3, [r7, #52]	; 0x34
 8001bfa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001bfe:	4622      	mov	r2, r4
 8001c00:	462b      	mov	r3, r5
 8001c02:	f04f 0000 	mov.w	r0, #0
 8001c06:	f04f 0100 	mov.w	r1, #0
 8001c0a:	0159      	lsls	r1, r3, #5
 8001c0c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c10:	0150      	lsls	r0, r2, #5
 8001c12:	4602      	mov	r2, r0
 8001c14:	460b      	mov	r3, r1
 8001c16:	4621      	mov	r1, r4
 8001c18:	1a51      	subs	r1, r2, r1
 8001c1a:	6139      	str	r1, [r7, #16]
 8001c1c:	4629      	mov	r1, r5
 8001c1e:	eb63 0301 	sbc.w	r3, r3, r1
 8001c22:	617b      	str	r3, [r7, #20]
 8001c24:	f04f 0200 	mov.w	r2, #0
 8001c28:	f04f 0300 	mov.w	r3, #0
 8001c2c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001c30:	4659      	mov	r1, fp
 8001c32:	018b      	lsls	r3, r1, #6
 8001c34:	4651      	mov	r1, sl
 8001c36:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c3a:	4651      	mov	r1, sl
 8001c3c:	018a      	lsls	r2, r1, #6
 8001c3e:	4651      	mov	r1, sl
 8001c40:	ebb2 0801 	subs.w	r8, r2, r1
 8001c44:	4659      	mov	r1, fp
 8001c46:	eb63 0901 	sbc.w	r9, r3, r1
 8001c4a:	f04f 0200 	mov.w	r2, #0
 8001c4e:	f04f 0300 	mov.w	r3, #0
 8001c52:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c56:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c5a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c5e:	4690      	mov	r8, r2
 8001c60:	4699      	mov	r9, r3
 8001c62:	4623      	mov	r3, r4
 8001c64:	eb18 0303 	adds.w	r3, r8, r3
 8001c68:	60bb      	str	r3, [r7, #8]
 8001c6a:	462b      	mov	r3, r5
 8001c6c:	eb49 0303 	adc.w	r3, r9, r3
 8001c70:	60fb      	str	r3, [r7, #12]
 8001c72:	f04f 0200 	mov.w	r2, #0
 8001c76:	f04f 0300 	mov.w	r3, #0
 8001c7a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001c7e:	4629      	mov	r1, r5
 8001c80:	024b      	lsls	r3, r1, #9
 8001c82:	4621      	mov	r1, r4
 8001c84:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001c88:	4621      	mov	r1, r4
 8001c8a:	024a      	lsls	r2, r1, #9
 8001c8c:	4610      	mov	r0, r2
 8001c8e:	4619      	mov	r1, r3
 8001c90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c92:	2200      	movs	r2, #0
 8001c94:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c96:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001c98:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001c9c:	f7fe fb20 	bl	80002e0 <__aeabi_uldivmod>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	460b      	mov	r3, r1
 8001ca4:	4613      	mov	r3, r2
 8001ca6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ca8:	e058      	b.n	8001d5c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001caa:	4b38      	ldr	r3, [pc, #224]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x200>)
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	099b      	lsrs	r3, r3, #6
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	4611      	mov	r1, r2
 8001cb6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001cba:	623b      	str	r3, [r7, #32]
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	627b      	str	r3, [r7, #36]	; 0x24
 8001cc0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001cc4:	4642      	mov	r2, r8
 8001cc6:	464b      	mov	r3, r9
 8001cc8:	f04f 0000 	mov.w	r0, #0
 8001ccc:	f04f 0100 	mov.w	r1, #0
 8001cd0:	0159      	lsls	r1, r3, #5
 8001cd2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001cd6:	0150      	lsls	r0, r2, #5
 8001cd8:	4602      	mov	r2, r0
 8001cda:	460b      	mov	r3, r1
 8001cdc:	4641      	mov	r1, r8
 8001cde:	ebb2 0a01 	subs.w	sl, r2, r1
 8001ce2:	4649      	mov	r1, r9
 8001ce4:	eb63 0b01 	sbc.w	fp, r3, r1
 8001ce8:	f04f 0200 	mov.w	r2, #0
 8001cec:	f04f 0300 	mov.w	r3, #0
 8001cf0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001cf4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001cf8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001cfc:	ebb2 040a 	subs.w	r4, r2, sl
 8001d00:	eb63 050b 	sbc.w	r5, r3, fp
 8001d04:	f04f 0200 	mov.w	r2, #0
 8001d08:	f04f 0300 	mov.w	r3, #0
 8001d0c:	00eb      	lsls	r3, r5, #3
 8001d0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d12:	00e2      	lsls	r2, r4, #3
 8001d14:	4614      	mov	r4, r2
 8001d16:	461d      	mov	r5, r3
 8001d18:	4643      	mov	r3, r8
 8001d1a:	18e3      	adds	r3, r4, r3
 8001d1c:	603b      	str	r3, [r7, #0]
 8001d1e:	464b      	mov	r3, r9
 8001d20:	eb45 0303 	adc.w	r3, r5, r3
 8001d24:	607b      	str	r3, [r7, #4]
 8001d26:	f04f 0200 	mov.w	r2, #0
 8001d2a:	f04f 0300 	mov.w	r3, #0
 8001d2e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001d32:	4629      	mov	r1, r5
 8001d34:	028b      	lsls	r3, r1, #10
 8001d36:	4621      	mov	r1, r4
 8001d38:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d3c:	4621      	mov	r1, r4
 8001d3e:	028a      	lsls	r2, r1, #10
 8001d40:	4610      	mov	r0, r2
 8001d42:	4619      	mov	r1, r3
 8001d44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d46:	2200      	movs	r2, #0
 8001d48:	61bb      	str	r3, [r7, #24]
 8001d4a:	61fa      	str	r2, [r7, #28]
 8001d4c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d50:	f7fe fac6 	bl	80002e0 <__aeabi_uldivmod>
 8001d54:	4602      	mov	r2, r0
 8001d56:	460b      	mov	r3, r1
 8001d58:	4613      	mov	r3, r2
 8001d5a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001d5c:	4b0b      	ldr	r3, [pc, #44]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x200>)
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	0c1b      	lsrs	r3, r3, #16
 8001d62:	f003 0303 	and.w	r3, r3, #3
 8001d66:	3301      	adds	r3, #1
 8001d68:	005b      	lsls	r3, r3, #1
 8001d6a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8001d6c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001d6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d74:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001d76:	e002      	b.n	8001d7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d78:	4b05      	ldr	r3, [pc, #20]	; (8001d90 <HAL_RCC_GetSysClockFreq+0x204>)
 8001d7a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001d7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3750      	adds	r7, #80	; 0x50
 8001d84:	46bd      	mov	sp, r7
 8001d86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d8a:	bf00      	nop
 8001d8c:	40023800 	.word	0x40023800
 8001d90:	00f42400 	.word	0x00f42400
 8001d94:	007a1200 	.word	0x007a1200

08001d98 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d9c:	4b03      	ldr	r3, [pc, #12]	; (8001dac <HAL_RCC_GetHCLKFreq+0x14>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	20000000 	.word	0x20000000

08001db0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001db4:	f7ff fff0 	bl	8001d98 <HAL_RCC_GetHCLKFreq>
 8001db8:	4602      	mov	r2, r0
 8001dba:	4b05      	ldr	r3, [pc, #20]	; (8001dd0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	0a9b      	lsrs	r3, r3, #10
 8001dc0:	f003 0307 	and.w	r3, r3, #7
 8001dc4:	4903      	ldr	r1, [pc, #12]	; (8001dd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001dc6:	5ccb      	ldrb	r3, [r1, r3]
 8001dc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	40023800 	.word	0x40023800
 8001dd4:	080053d0 	.word	0x080053d0

08001dd8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001ddc:	f7ff ffdc 	bl	8001d98 <HAL_RCC_GetHCLKFreq>
 8001de0:	4602      	mov	r2, r0
 8001de2:	4b05      	ldr	r3, [pc, #20]	; (8001df8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	0b5b      	lsrs	r3, r3, #13
 8001de8:	f003 0307 	and.w	r3, r3, #7
 8001dec:	4903      	ldr	r1, [pc, #12]	; (8001dfc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001dee:	5ccb      	ldrb	r3, [r1, r3]
 8001df0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	40023800 	.word	0x40023800
 8001dfc:	080053d0 	.word	0x080053d0

08001e00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b088      	sub	sp, #32
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8001e10:	2300      	movs	r3, #0
 8001e12:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8001e14:	2300      	movs	r3, #0
 8001e16:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f003 0301 	and.w	r3, r3, #1
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d012      	beq.n	8001e4e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001e28:	4b69      	ldr	r3, [pc, #420]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	4a68      	ldr	r2, [pc, #416]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e2e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001e32:	6093      	str	r3, [r2, #8]
 8001e34:	4b66      	ldr	r3, [pc, #408]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e36:	689a      	ldr	r2, [r3, #8]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e3c:	4964      	ldr	r1, [pc, #400]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d101      	bne.n	8001e4e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d017      	beq.n	8001e8a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001e5a:	4b5d      	ldr	r3, [pc, #372]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001e60:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e68:	4959      	ldr	r1, [pc, #356]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e74:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001e78:	d101      	bne.n	8001e7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d101      	bne.n	8001e8a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8001e86:	2301      	movs	r3, #1
 8001e88:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d017      	beq.n	8001ec6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001e96:	4b4e      	ldr	r3, [pc, #312]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e98:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001e9c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea4:	494a      	ldr	r1, [pc, #296]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001eb4:	d101      	bne.n	8001eba <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d101      	bne.n	8001ec6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d001      	beq.n	8001ed6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 0320 	and.w	r3, r3, #32
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	f000 808b 	beq.w	8001ffa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001ee4:	4b3a      	ldr	r3, [pc, #232]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee8:	4a39      	ldr	r2, [pc, #228]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001eea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001eee:	6413      	str	r3, [r2, #64]	; 0x40
 8001ef0:	4b37      	ldr	r3, [pc, #220]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ef8:	60bb      	str	r3, [r7, #8]
 8001efa:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001efc:	4b35      	ldr	r3, [pc, #212]	; (8001fd4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a34      	ldr	r2, [pc, #208]	; (8001fd4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001f02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f06:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f08:	f7fe ff94 	bl	8000e34 <HAL_GetTick>
 8001f0c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001f0e:	e008      	b.n	8001f22 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f10:	f7fe ff90 	bl	8000e34 <HAL_GetTick>
 8001f14:	4602      	mov	r2, r0
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	2b64      	cmp	r3, #100	; 0x64
 8001f1c:	d901      	bls.n	8001f22 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e38f      	b.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001f22:	4b2c      	ldr	r3, [pc, #176]	; (8001fd4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d0f0      	beq.n	8001f10 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001f2e:	4b28      	ldr	r3, [pc, #160]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f36:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d035      	beq.n	8001faa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f46:	693a      	ldr	r2, [r7, #16]
 8001f48:	429a      	cmp	r2, r3
 8001f4a:	d02e      	beq.n	8001faa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f4c:	4b20      	ldr	r3, [pc, #128]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f54:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001f56:	4b1e      	ldr	r3, [pc, #120]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f5a:	4a1d      	ldr	r2, [pc, #116]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f60:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f62:	4b1b      	ldr	r3, [pc, #108]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f66:	4a1a      	ldr	r2, [pc, #104]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f6c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8001f6e:	4a18      	ldr	r2, [pc, #96]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001f74:	4b16      	ldr	r3, [pc, #88]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f78:	f003 0301 	and.w	r3, r3, #1
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d114      	bne.n	8001faa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f80:	f7fe ff58 	bl	8000e34 <HAL_GetTick>
 8001f84:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f86:	e00a      	b.n	8001f9e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f88:	f7fe ff54 	bl	8000e34 <HAL_GetTick>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	1ad3      	subs	r3, r2, r3
 8001f92:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d901      	bls.n	8001f9e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001f9a:	2303      	movs	r3, #3
 8001f9c:	e351      	b.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f9e:	4b0c      	ldr	r3, [pc, #48]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fa2:	f003 0302 	and.w	r3, r3, #2
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d0ee      	beq.n	8001f88 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fb2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001fb6:	d111      	bne.n	8001fdc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8001fb8:	4b05      	ldr	r3, [pc, #20]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001fc4:	4b04      	ldr	r3, [pc, #16]	; (8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001fc6:	400b      	ands	r3, r1
 8001fc8:	4901      	ldr	r1, [pc, #4]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	608b      	str	r3, [r1, #8]
 8001fce:	e00b      	b.n	8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8001fd0:	40023800 	.word	0x40023800
 8001fd4:	40007000 	.word	0x40007000
 8001fd8:	0ffffcff 	.word	0x0ffffcff
 8001fdc:	4bac      	ldr	r3, [pc, #688]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001fde:	689b      	ldr	r3, [r3, #8]
 8001fe0:	4aab      	ldr	r2, [pc, #684]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001fe2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001fe6:	6093      	str	r3, [r2, #8]
 8001fe8:	4ba9      	ldr	r3, [pc, #676]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001fea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ff4:	49a6      	ldr	r1, [pc, #664]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f003 0310 	and.w	r3, r3, #16
 8002002:	2b00      	cmp	r3, #0
 8002004:	d010      	beq.n	8002028 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002006:	4ba2      	ldr	r3, [pc, #648]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002008:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800200c:	4aa0      	ldr	r2, [pc, #640]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800200e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002012:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002016:	4b9e      	ldr	r3, [pc, #632]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002018:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002020:	499b      	ldr	r1, [pc, #620]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002022:	4313      	orrs	r3, r2
 8002024:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002030:	2b00      	cmp	r3, #0
 8002032:	d00a      	beq.n	800204a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002034:	4b96      	ldr	r3, [pc, #600]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002036:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800203a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002042:	4993      	ldr	r1, [pc, #588]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002044:	4313      	orrs	r3, r2
 8002046:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002052:	2b00      	cmp	r3, #0
 8002054:	d00a      	beq.n	800206c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002056:	4b8e      	ldr	r3, [pc, #568]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002058:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800205c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002064:	498a      	ldr	r1, [pc, #552]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002066:	4313      	orrs	r3, r2
 8002068:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002074:	2b00      	cmp	r3, #0
 8002076:	d00a      	beq.n	800208e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002078:	4b85      	ldr	r3, [pc, #532]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800207a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800207e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002086:	4982      	ldr	r1, [pc, #520]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002088:	4313      	orrs	r3, r2
 800208a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002096:	2b00      	cmp	r3, #0
 8002098:	d00a      	beq.n	80020b0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800209a:	4b7d      	ldr	r3, [pc, #500]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800209c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020a0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020a8:	4979      	ldr	r1, [pc, #484]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80020aa:	4313      	orrs	r3, r2
 80020ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d00a      	beq.n	80020d2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80020bc:	4b74      	ldr	r3, [pc, #464]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80020be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020c2:	f023 0203 	bic.w	r2, r3, #3
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ca:	4971      	ldr	r1, [pc, #452]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80020cc:	4313      	orrs	r3, r2
 80020ce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d00a      	beq.n	80020f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80020de:	4b6c      	ldr	r3, [pc, #432]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80020e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020e4:	f023 020c 	bic.w	r2, r3, #12
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020ec:	4968      	ldr	r1, [pc, #416]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80020ee:	4313      	orrs	r3, r2
 80020f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d00a      	beq.n	8002116 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002100:	4b63      	ldr	r3, [pc, #396]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002102:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002106:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800210e:	4960      	ldr	r1, [pc, #384]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002110:	4313      	orrs	r3, r2
 8002112:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800211e:	2b00      	cmp	r3, #0
 8002120:	d00a      	beq.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002122:	4b5b      	ldr	r3, [pc, #364]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002124:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002128:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002130:	4957      	ldr	r1, [pc, #348]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002132:	4313      	orrs	r3, r2
 8002134:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002140:	2b00      	cmp	r3, #0
 8002142:	d00a      	beq.n	800215a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002144:	4b52      	ldr	r3, [pc, #328]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002146:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800214a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002152:	494f      	ldr	r1, [pc, #316]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002154:	4313      	orrs	r3, r2
 8002156:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002162:	2b00      	cmp	r3, #0
 8002164:	d00a      	beq.n	800217c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002166:	4b4a      	ldr	r3, [pc, #296]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002168:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800216c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002174:	4946      	ldr	r1, [pc, #280]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002176:	4313      	orrs	r3, r2
 8002178:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002184:	2b00      	cmp	r3, #0
 8002186:	d00a      	beq.n	800219e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002188:	4b41      	ldr	r3, [pc, #260]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800218a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800218e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002196:	493e      	ldr	r1, [pc, #248]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002198:	4313      	orrs	r3, r2
 800219a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d00a      	beq.n	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80021aa:	4b39      	ldr	r3, [pc, #228]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80021ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021b0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021b8:	4935      	ldr	r1, [pc, #212]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80021ba:	4313      	orrs	r3, r2
 80021bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d00a      	beq.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80021cc:	4b30      	ldr	r3, [pc, #192]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80021ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021d2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80021da:	492d      	ldr	r1, [pc, #180]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80021dc:	4313      	orrs	r3, r2
 80021de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d011      	beq.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80021ee:	4b28      	ldr	r3, [pc, #160]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80021f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021f4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80021fc:	4924      	ldr	r1, [pc, #144]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80021fe:	4313      	orrs	r3, r2
 8002200:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002208:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800220c:	d101      	bne.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800220e:	2301      	movs	r3, #1
 8002210:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 0308 	and.w	r3, r3, #8
 800221a:	2b00      	cmp	r3, #0
 800221c:	d001      	beq.n	8002222 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800221e:	2301      	movs	r3, #1
 8002220:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d00a      	beq.n	8002244 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800222e:	4b18      	ldr	r3, [pc, #96]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002230:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002234:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800223c:	4914      	ldr	r1, [pc, #80]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800223e:	4313      	orrs	r3, r2
 8002240:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800224c:	2b00      	cmp	r3, #0
 800224e:	d00b      	beq.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002250:	4b0f      	ldr	r3, [pc, #60]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002252:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002256:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002260:	490b      	ldr	r1, [pc, #44]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002262:	4313      	orrs	r3, r2
 8002264:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002270:	2b00      	cmp	r3, #0
 8002272:	d00f      	beq.n	8002294 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002274:	4b06      	ldr	r3, [pc, #24]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002276:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800227a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002284:	4902      	ldr	r1, [pc, #8]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002286:	4313      	orrs	r3, r2
 8002288:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800228c:	e002      	b.n	8002294 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800228e:	bf00      	nop
 8002290:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800229c:	2b00      	cmp	r3, #0
 800229e:	d00b      	beq.n	80022b8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80022a0:	4b8a      	ldr	r3, [pc, #552]	; (80024cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80022a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80022a6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022b0:	4986      	ldr	r1, [pc, #536]	; (80024cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80022b2:	4313      	orrs	r3, r2
 80022b4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d00b      	beq.n	80022dc <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80022c4:	4b81      	ldr	r3, [pc, #516]	; (80024cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80022c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80022ca:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80022d4:	497d      	ldr	r1, [pc, #500]	; (80024cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80022d6:	4313      	orrs	r3, r2
 80022d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80022dc:	69fb      	ldr	r3, [r7, #28]
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d006      	beq.n	80022f0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	f000 80d6 	beq.w	800249c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80022f0:	4b76      	ldr	r3, [pc, #472]	; (80024cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a75      	ldr	r2, [pc, #468]	; (80024cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80022f6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80022fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80022fc:	f7fe fd9a 	bl	8000e34 <HAL_GetTick>
 8002300:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002302:	e008      	b.n	8002316 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002304:	f7fe fd96 	bl	8000e34 <HAL_GetTick>
 8002308:	4602      	mov	r2, r0
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	2b64      	cmp	r3, #100	; 0x64
 8002310:	d901      	bls.n	8002316 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002312:	2303      	movs	r3, #3
 8002314:	e195      	b.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002316:	4b6d      	ldr	r3, [pc, #436]	; (80024cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800231e:	2b00      	cmp	r3, #0
 8002320:	d1f0      	bne.n	8002304 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f003 0301 	and.w	r3, r3, #1
 800232a:	2b00      	cmp	r3, #0
 800232c:	d021      	beq.n	8002372 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002332:	2b00      	cmp	r3, #0
 8002334:	d11d      	bne.n	8002372 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002336:	4b65      	ldr	r3, [pc, #404]	; (80024cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002338:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800233c:	0c1b      	lsrs	r3, r3, #16
 800233e:	f003 0303 	and.w	r3, r3, #3
 8002342:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002344:	4b61      	ldr	r3, [pc, #388]	; (80024cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002346:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800234a:	0e1b      	lsrs	r3, r3, #24
 800234c:	f003 030f 	and.w	r3, r3, #15
 8002350:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	019a      	lsls	r2, r3, #6
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	041b      	lsls	r3, r3, #16
 800235c:	431a      	orrs	r2, r3
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	061b      	lsls	r3, r3, #24
 8002362:	431a      	orrs	r2, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	071b      	lsls	r3, r3, #28
 800236a:	4958      	ldr	r1, [pc, #352]	; (80024cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800236c:	4313      	orrs	r3, r2
 800236e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d004      	beq.n	8002388 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002382:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002386:	d00a      	beq.n	800239e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002390:	2b00      	cmp	r3, #0
 8002392:	d02e      	beq.n	80023f2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002398:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800239c:	d129      	bne.n	80023f2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800239e:	4b4b      	ldr	r3, [pc, #300]	; (80024cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80023a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80023a4:	0c1b      	lsrs	r3, r3, #16
 80023a6:	f003 0303 	and.w	r3, r3, #3
 80023aa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80023ac:	4b47      	ldr	r3, [pc, #284]	; (80024cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80023ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80023b2:	0f1b      	lsrs	r3, r3, #28
 80023b4:	f003 0307 	and.w	r3, r3, #7
 80023b8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	019a      	lsls	r2, r3, #6
 80023c0:	693b      	ldr	r3, [r7, #16]
 80023c2:	041b      	lsls	r3, r3, #16
 80023c4:	431a      	orrs	r2, r3
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	68db      	ldr	r3, [r3, #12]
 80023ca:	061b      	lsls	r3, r3, #24
 80023cc:	431a      	orrs	r2, r3
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	071b      	lsls	r3, r3, #28
 80023d2:	493e      	ldr	r1, [pc, #248]	; (80024cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80023d4:	4313      	orrs	r3, r2
 80023d6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80023da:	4b3c      	ldr	r3, [pc, #240]	; (80024cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80023dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80023e0:	f023 021f 	bic.w	r2, r3, #31
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e8:	3b01      	subs	r3, #1
 80023ea:	4938      	ldr	r1, [pc, #224]	; (80024cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80023ec:	4313      	orrs	r3, r2
 80023ee:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d01d      	beq.n	800243a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80023fe:	4b33      	ldr	r3, [pc, #204]	; (80024cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002400:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002404:	0e1b      	lsrs	r3, r3, #24
 8002406:	f003 030f 	and.w	r3, r3, #15
 800240a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800240c:	4b2f      	ldr	r3, [pc, #188]	; (80024cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800240e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002412:	0f1b      	lsrs	r3, r3, #28
 8002414:	f003 0307 	and.w	r3, r3, #7
 8002418:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	019a      	lsls	r2, r3, #6
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	691b      	ldr	r3, [r3, #16]
 8002424:	041b      	lsls	r3, r3, #16
 8002426:	431a      	orrs	r2, r3
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	061b      	lsls	r3, r3, #24
 800242c:	431a      	orrs	r2, r3
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	071b      	lsls	r3, r3, #28
 8002432:	4926      	ldr	r1, [pc, #152]	; (80024cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002434:	4313      	orrs	r3, r2
 8002436:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002442:	2b00      	cmp	r3, #0
 8002444:	d011      	beq.n	800246a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	019a      	lsls	r2, r3, #6
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	691b      	ldr	r3, [r3, #16]
 8002450:	041b      	lsls	r3, r3, #16
 8002452:	431a      	orrs	r2, r3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	061b      	lsls	r3, r3, #24
 800245a:	431a      	orrs	r2, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	689b      	ldr	r3, [r3, #8]
 8002460:	071b      	lsls	r3, r3, #28
 8002462:	491a      	ldr	r1, [pc, #104]	; (80024cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002464:	4313      	orrs	r3, r2
 8002466:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800246a:	4b18      	ldr	r3, [pc, #96]	; (80024cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a17      	ldr	r2, [pc, #92]	; (80024cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002470:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002474:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002476:	f7fe fcdd 	bl	8000e34 <HAL_GetTick>
 800247a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800247c:	e008      	b.n	8002490 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800247e:	f7fe fcd9 	bl	8000e34 <HAL_GetTick>
 8002482:	4602      	mov	r2, r0
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	1ad3      	subs	r3, r2, r3
 8002488:	2b64      	cmp	r3, #100	; 0x64
 800248a:	d901      	bls.n	8002490 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800248c:	2303      	movs	r3, #3
 800248e:	e0d8      	b.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002490:	4b0e      	ldr	r3, [pc, #56]	; (80024cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002498:	2b00      	cmp	r3, #0
 800249a:	d0f0      	beq.n	800247e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800249c:	69bb      	ldr	r3, [r7, #24]
 800249e:	2b01      	cmp	r3, #1
 80024a0:	f040 80ce 	bne.w	8002640 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80024a4:	4b09      	ldr	r3, [pc, #36]	; (80024cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a08      	ldr	r2, [pc, #32]	; (80024cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80024aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024b0:	f7fe fcc0 	bl	8000e34 <HAL_GetTick>
 80024b4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80024b6:	e00b      	b.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80024b8:	f7fe fcbc 	bl	8000e34 <HAL_GetTick>
 80024bc:	4602      	mov	r2, r0
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	2b64      	cmp	r3, #100	; 0x64
 80024c4:	d904      	bls.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80024c6:	2303      	movs	r3, #3
 80024c8:	e0bb      	b.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80024ca:	bf00      	nop
 80024cc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80024d0:	4b5e      	ldr	r3, [pc, #376]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80024d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80024dc:	d0ec      	beq.n	80024b8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d003      	beq.n	80024f2 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d009      	beq.n	8002506 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d02e      	beq.n	800255c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002502:	2b00      	cmp	r3, #0
 8002504:	d12a      	bne.n	800255c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002506:	4b51      	ldr	r3, [pc, #324]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002508:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800250c:	0c1b      	lsrs	r3, r3, #16
 800250e:	f003 0303 	and.w	r3, r3, #3
 8002512:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002514:	4b4d      	ldr	r3, [pc, #308]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002516:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800251a:	0f1b      	lsrs	r3, r3, #28
 800251c:	f003 0307 	and.w	r3, r3, #7
 8002520:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	695b      	ldr	r3, [r3, #20]
 8002526:	019a      	lsls	r2, r3, #6
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	041b      	lsls	r3, r3, #16
 800252c:	431a      	orrs	r2, r3
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	699b      	ldr	r3, [r3, #24]
 8002532:	061b      	lsls	r3, r3, #24
 8002534:	431a      	orrs	r2, r3
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	071b      	lsls	r3, r3, #28
 800253a:	4944      	ldr	r1, [pc, #272]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800253c:	4313      	orrs	r3, r2
 800253e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002542:	4b42      	ldr	r3, [pc, #264]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002544:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002548:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002550:	3b01      	subs	r3, #1
 8002552:	021b      	lsls	r3, r3, #8
 8002554:	493d      	ldr	r1, [pc, #244]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002556:	4313      	orrs	r3, r2
 8002558:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002564:	2b00      	cmp	r3, #0
 8002566:	d022      	beq.n	80025ae <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800256c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002570:	d11d      	bne.n	80025ae <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002572:	4b36      	ldr	r3, [pc, #216]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002574:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002578:	0e1b      	lsrs	r3, r3, #24
 800257a:	f003 030f 	and.w	r3, r3, #15
 800257e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002580:	4b32      	ldr	r3, [pc, #200]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002582:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002586:	0f1b      	lsrs	r3, r3, #28
 8002588:	f003 0307 	and.w	r3, r3, #7
 800258c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	695b      	ldr	r3, [r3, #20]
 8002592:	019a      	lsls	r2, r3, #6
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6a1b      	ldr	r3, [r3, #32]
 8002598:	041b      	lsls	r3, r3, #16
 800259a:	431a      	orrs	r2, r3
 800259c:	693b      	ldr	r3, [r7, #16]
 800259e:	061b      	lsls	r3, r3, #24
 80025a0:	431a      	orrs	r2, r3
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	071b      	lsls	r3, r3, #28
 80025a6:	4929      	ldr	r1, [pc, #164]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80025a8:	4313      	orrs	r3, r2
 80025aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 0308 	and.w	r3, r3, #8
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d028      	beq.n	800260c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80025ba:	4b24      	ldr	r3, [pc, #144]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80025bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025c0:	0e1b      	lsrs	r3, r3, #24
 80025c2:	f003 030f 	and.w	r3, r3, #15
 80025c6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80025c8:	4b20      	ldr	r3, [pc, #128]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80025ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025ce:	0c1b      	lsrs	r3, r3, #16
 80025d0:	f003 0303 	and.w	r3, r3, #3
 80025d4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	695b      	ldr	r3, [r3, #20]
 80025da:	019a      	lsls	r2, r3, #6
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	041b      	lsls	r3, r3, #16
 80025e0:	431a      	orrs	r2, r3
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	061b      	lsls	r3, r3, #24
 80025e6:	431a      	orrs	r2, r3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	69db      	ldr	r3, [r3, #28]
 80025ec:	071b      	lsls	r3, r3, #28
 80025ee:	4917      	ldr	r1, [pc, #92]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80025f0:	4313      	orrs	r3, r2
 80025f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80025f6:	4b15      	ldr	r3, [pc, #84]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80025f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80025fc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002604:	4911      	ldr	r1, [pc, #68]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002606:	4313      	orrs	r3, r2
 8002608:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800260c:	4b0f      	ldr	r3, [pc, #60]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a0e      	ldr	r2, [pc, #56]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002612:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002616:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002618:	f7fe fc0c 	bl	8000e34 <HAL_GetTick>
 800261c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800261e:	e008      	b.n	8002632 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002620:	f7fe fc08 	bl	8000e34 <HAL_GetTick>
 8002624:	4602      	mov	r2, r0
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	2b64      	cmp	r3, #100	; 0x64
 800262c:	d901      	bls.n	8002632 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800262e:	2303      	movs	r3, #3
 8002630:	e007      	b.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002632:	4b06      	ldr	r3, [pc, #24]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800263a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800263e:	d1ef      	bne.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8002640:	2300      	movs	r3, #0
}
 8002642:	4618      	mov	r0, r3
 8002644:	3720      	adds	r7, #32
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	40023800 	.word	0x40023800

08002650 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d101      	bne.n	8002662 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e040      	b.n	80026e4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002666:	2b00      	cmp	r3, #0
 8002668:	d106      	bne.n	8002678 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2200      	movs	r2, #0
 800266e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f7fe fa92 	bl	8000b9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2224      	movs	r2, #36	; 0x24
 800267c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f022 0201 	bic.w	r2, r2, #1
 800268c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f000 f974 	bl	800297c <UART_SetConfig>
 8002694:	4603      	mov	r3, r0
 8002696:	2b01      	cmp	r3, #1
 8002698:	d101      	bne.n	800269e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e022      	b.n	80026e4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d002      	beq.n	80026ac <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f000 fbcc 	bl	8002e44 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	685a      	ldr	r2, [r3, #4]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80026ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	689a      	ldr	r2, [r3, #8]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80026ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f042 0201 	orr.w	r2, r2, #1
 80026da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80026dc:	6878      	ldr	r0, [r7, #4]
 80026de:	f000 fc53 	bl	8002f88 <UART_CheckIdleState>
 80026e2:	4603      	mov	r3, r0
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	3708      	adds	r7, #8
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}

080026ec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b08a      	sub	sp, #40	; 0x28
 80026f0:	af02      	add	r7, sp, #8
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	60b9      	str	r1, [r7, #8]
 80026f6:	603b      	str	r3, [r7, #0]
 80026f8:	4613      	mov	r3, r2
 80026fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002700:	2b20      	cmp	r3, #32
 8002702:	d171      	bne.n	80027e8 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d002      	beq.n	8002710 <HAL_UART_Transmit+0x24>
 800270a:	88fb      	ldrh	r3, [r7, #6]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d101      	bne.n	8002714 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	e06a      	b.n	80027ea <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2200      	movs	r2, #0
 8002718:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2221      	movs	r2, #33	; 0x21
 8002720:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002722:	f7fe fb87 	bl	8000e34 <HAL_GetTick>
 8002726:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	88fa      	ldrh	r2, [r7, #6]
 800272c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	88fa      	ldrh	r2, [r7, #6]
 8002734:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002740:	d108      	bne.n	8002754 <HAL_UART_Transmit+0x68>
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	691b      	ldr	r3, [r3, #16]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d104      	bne.n	8002754 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800274a:	2300      	movs	r3, #0
 800274c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	61bb      	str	r3, [r7, #24]
 8002752:	e003      	b.n	800275c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002758:	2300      	movs	r3, #0
 800275a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800275c:	e02c      	b.n	80027b8 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	9300      	str	r3, [sp, #0]
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	2200      	movs	r2, #0
 8002766:	2180      	movs	r1, #128	; 0x80
 8002768:	68f8      	ldr	r0, [r7, #12]
 800276a:	f000 fc5a 	bl	8003022 <UART_WaitOnFlagUntilTimeout>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d001      	beq.n	8002778 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8002774:	2303      	movs	r3, #3
 8002776:	e038      	b.n	80027ea <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002778:	69fb      	ldr	r3, [r7, #28]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d10b      	bne.n	8002796 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800277e:	69bb      	ldr	r3, [r7, #24]
 8002780:	881b      	ldrh	r3, [r3, #0]
 8002782:	461a      	mov	r2, r3
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800278c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800278e:	69bb      	ldr	r3, [r7, #24]
 8002790:	3302      	adds	r3, #2
 8002792:	61bb      	str	r3, [r7, #24]
 8002794:	e007      	b.n	80027a6 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	781a      	ldrb	r2, [r3, #0]
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80027a0:	69fb      	ldr	r3, [r7, #28]
 80027a2:	3301      	adds	r3, #1
 80027a4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80027ac:	b29b      	uxth	r3, r3
 80027ae:	3b01      	subs	r3, #1
 80027b0:	b29a      	uxth	r2, r3
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80027be:	b29b      	uxth	r3, r3
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d1cc      	bne.n	800275e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	9300      	str	r3, [sp, #0]
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	2200      	movs	r2, #0
 80027cc:	2140      	movs	r1, #64	; 0x40
 80027ce:	68f8      	ldr	r0, [r7, #12]
 80027d0:	f000 fc27 	bl	8003022 <UART_WaitOnFlagUntilTimeout>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	e005      	b.n	80027ea <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	2220      	movs	r2, #32
 80027e2:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80027e4:	2300      	movs	r3, #0
 80027e6:	e000      	b.n	80027ea <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80027e8:	2302      	movs	r3, #2
  }
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3720      	adds	r7, #32
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}

080027f2 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027f2:	b580      	push	{r7, lr}
 80027f4:	b08a      	sub	sp, #40	; 0x28
 80027f6:	af02      	add	r7, sp, #8
 80027f8:	60f8      	str	r0, [r7, #12]
 80027fa:	60b9      	str	r1, [r7, #8]
 80027fc:	603b      	str	r3, [r7, #0]
 80027fe:	4613      	mov	r3, r2
 8002800:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002808:	2b20      	cmp	r3, #32
 800280a:	f040 80b1 	bne.w	8002970 <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d002      	beq.n	800281a <HAL_UART_Receive+0x28>
 8002814:	88fb      	ldrh	r3, [r7, #6]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d101      	bne.n	800281e <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e0a9      	b.n	8002972 <HAL_UART_Receive+0x180>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	2200      	movs	r2, #0
 8002822:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	2222      	movs	r2, #34	; 0x22
 800282a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	2200      	movs	r2, #0
 8002832:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002834:	f7fe fafe 	bl	8000e34 <HAL_GetTick>
 8002838:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	88fa      	ldrh	r2, [r7, #6]
 800283e:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	88fa      	ldrh	r2, [r7, #6]
 8002846:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002852:	d10e      	bne.n	8002872 <HAL_UART_Receive+0x80>
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	691b      	ldr	r3, [r3, #16]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d105      	bne.n	8002868 <HAL_UART_Receive+0x76>
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002862:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002866:	e02d      	b.n	80028c4 <HAL_UART_Receive+0xd2>
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	22ff      	movs	r2, #255	; 0xff
 800286c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002870:	e028      	b.n	80028c4 <HAL_UART_Receive+0xd2>
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d10d      	bne.n	8002896 <HAL_UART_Receive+0xa4>
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	691b      	ldr	r3, [r3, #16]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d104      	bne.n	800288c <HAL_UART_Receive+0x9a>
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	22ff      	movs	r2, #255	; 0xff
 8002886:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800288a:	e01b      	b.n	80028c4 <HAL_UART_Receive+0xd2>
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	227f      	movs	r2, #127	; 0x7f
 8002890:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002894:	e016      	b.n	80028c4 <HAL_UART_Receive+0xd2>
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800289e:	d10d      	bne.n	80028bc <HAL_UART_Receive+0xca>
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	691b      	ldr	r3, [r3, #16]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d104      	bne.n	80028b2 <HAL_UART_Receive+0xc0>
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	227f      	movs	r2, #127	; 0x7f
 80028ac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80028b0:	e008      	b.n	80028c4 <HAL_UART_Receive+0xd2>
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	223f      	movs	r2, #63	; 0x3f
 80028b6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80028ba:	e003      	b.n	80028c4 <HAL_UART_Receive+0xd2>
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	2200      	movs	r2, #0
 80028c0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80028ca:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028d4:	d108      	bne.n	80028e8 <HAL_UART_Receive+0xf6>
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	691b      	ldr	r3, [r3, #16]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d104      	bne.n	80028e8 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80028de:	2300      	movs	r3, #0
 80028e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	61bb      	str	r3, [r7, #24]
 80028e6:	e003      	b.n	80028f0 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80028ec:	2300      	movs	r3, #0
 80028ee:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80028f0:	e032      	b.n	8002958 <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	9300      	str	r3, [sp, #0]
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	2200      	movs	r2, #0
 80028fa:	2120      	movs	r1, #32
 80028fc:	68f8      	ldr	r0, [r7, #12]
 80028fe:	f000 fb90 	bl	8003022 <UART_WaitOnFlagUntilTimeout>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d001      	beq.n	800290c <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 8002908:	2303      	movs	r3, #3
 800290a:	e032      	b.n	8002972 <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 800290c:	69fb      	ldr	r3, [r7, #28]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d10c      	bne.n	800292c <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002918:	b29a      	uxth	r2, r3
 800291a:	8a7b      	ldrh	r3, [r7, #18]
 800291c:	4013      	ands	r3, r2
 800291e:	b29a      	uxth	r2, r3
 8002920:	69bb      	ldr	r3, [r7, #24]
 8002922:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	3302      	adds	r3, #2
 8002928:	61bb      	str	r3, [r7, #24]
 800292a:	e00c      	b.n	8002946 <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002932:	b2da      	uxtb	r2, r3
 8002934:	8a7b      	ldrh	r3, [r7, #18]
 8002936:	b2db      	uxtb	r3, r3
 8002938:	4013      	ands	r3, r2
 800293a:	b2da      	uxtb	r2, r3
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002940:	69fb      	ldr	r3, [r7, #28]
 8002942:	3301      	adds	r3, #1
 8002944:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800294c:	b29b      	uxth	r3, r3
 800294e:	3b01      	subs	r3, #1
 8002950:	b29a      	uxth	r2, r3
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800295e:	b29b      	uxth	r3, r3
 8002960:	2b00      	cmp	r3, #0
 8002962:	d1c6      	bne.n	80028f2 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	2220      	movs	r2, #32
 8002968:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 800296c:	2300      	movs	r3, #0
 800296e:	e000      	b.n	8002972 <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 8002970:	2302      	movs	r3, #2
  }
}
 8002972:	4618      	mov	r0, r3
 8002974:	3720      	adds	r7, #32
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
	...

0800297c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b088      	sub	sp, #32
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002984:	2300      	movs	r3, #0
 8002986:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	689a      	ldr	r2, [r3, #8]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	691b      	ldr	r3, [r3, #16]
 8002990:	431a      	orrs	r2, r3
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	695b      	ldr	r3, [r3, #20]
 8002996:	431a      	orrs	r2, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	69db      	ldr	r3, [r3, #28]
 800299c:	4313      	orrs	r3, r2
 800299e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	4ba6      	ldr	r3, [pc, #664]	; (8002c40 <UART_SetConfig+0x2c4>)
 80029a8:	4013      	ands	r3, r2
 80029aa:	687a      	ldr	r2, [r7, #4]
 80029ac:	6812      	ldr	r2, [r2, #0]
 80029ae:	6979      	ldr	r1, [r7, #20]
 80029b0:	430b      	orrs	r3, r1
 80029b2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	68da      	ldr	r2, [r3, #12]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	430a      	orrs	r2, r1
 80029c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	699b      	ldr	r3, [r3, #24]
 80029ce:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6a1b      	ldr	r3, [r3, #32]
 80029d4:	697a      	ldr	r2, [r7, #20]
 80029d6:	4313      	orrs	r3, r2
 80029d8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	697a      	ldr	r2, [r7, #20]
 80029ea:	430a      	orrs	r2, r1
 80029ec:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a94      	ldr	r2, [pc, #592]	; (8002c44 <UART_SetConfig+0x2c8>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d120      	bne.n	8002a3a <UART_SetConfig+0xbe>
 80029f8:	4b93      	ldr	r3, [pc, #588]	; (8002c48 <UART_SetConfig+0x2cc>)
 80029fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029fe:	f003 0303 	and.w	r3, r3, #3
 8002a02:	2b03      	cmp	r3, #3
 8002a04:	d816      	bhi.n	8002a34 <UART_SetConfig+0xb8>
 8002a06:	a201      	add	r2, pc, #4	; (adr r2, 8002a0c <UART_SetConfig+0x90>)
 8002a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a0c:	08002a1d 	.word	0x08002a1d
 8002a10:	08002a29 	.word	0x08002a29
 8002a14:	08002a23 	.word	0x08002a23
 8002a18:	08002a2f 	.word	0x08002a2f
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	77fb      	strb	r3, [r7, #31]
 8002a20:	e150      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002a22:	2302      	movs	r3, #2
 8002a24:	77fb      	strb	r3, [r7, #31]
 8002a26:	e14d      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002a28:	2304      	movs	r3, #4
 8002a2a:	77fb      	strb	r3, [r7, #31]
 8002a2c:	e14a      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002a2e:	2308      	movs	r3, #8
 8002a30:	77fb      	strb	r3, [r7, #31]
 8002a32:	e147      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002a34:	2310      	movs	r3, #16
 8002a36:	77fb      	strb	r3, [r7, #31]
 8002a38:	e144      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a83      	ldr	r2, [pc, #524]	; (8002c4c <UART_SetConfig+0x2d0>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d132      	bne.n	8002aaa <UART_SetConfig+0x12e>
 8002a44:	4b80      	ldr	r3, [pc, #512]	; (8002c48 <UART_SetConfig+0x2cc>)
 8002a46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a4a:	f003 030c 	and.w	r3, r3, #12
 8002a4e:	2b0c      	cmp	r3, #12
 8002a50:	d828      	bhi.n	8002aa4 <UART_SetConfig+0x128>
 8002a52:	a201      	add	r2, pc, #4	; (adr r2, 8002a58 <UART_SetConfig+0xdc>)
 8002a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a58:	08002a8d 	.word	0x08002a8d
 8002a5c:	08002aa5 	.word	0x08002aa5
 8002a60:	08002aa5 	.word	0x08002aa5
 8002a64:	08002aa5 	.word	0x08002aa5
 8002a68:	08002a99 	.word	0x08002a99
 8002a6c:	08002aa5 	.word	0x08002aa5
 8002a70:	08002aa5 	.word	0x08002aa5
 8002a74:	08002aa5 	.word	0x08002aa5
 8002a78:	08002a93 	.word	0x08002a93
 8002a7c:	08002aa5 	.word	0x08002aa5
 8002a80:	08002aa5 	.word	0x08002aa5
 8002a84:	08002aa5 	.word	0x08002aa5
 8002a88:	08002a9f 	.word	0x08002a9f
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	77fb      	strb	r3, [r7, #31]
 8002a90:	e118      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002a92:	2302      	movs	r3, #2
 8002a94:	77fb      	strb	r3, [r7, #31]
 8002a96:	e115      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002a98:	2304      	movs	r3, #4
 8002a9a:	77fb      	strb	r3, [r7, #31]
 8002a9c:	e112      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002a9e:	2308      	movs	r3, #8
 8002aa0:	77fb      	strb	r3, [r7, #31]
 8002aa2:	e10f      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002aa4:	2310      	movs	r3, #16
 8002aa6:	77fb      	strb	r3, [r7, #31]
 8002aa8:	e10c      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a68      	ldr	r2, [pc, #416]	; (8002c50 <UART_SetConfig+0x2d4>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d120      	bne.n	8002af6 <UART_SetConfig+0x17a>
 8002ab4:	4b64      	ldr	r3, [pc, #400]	; (8002c48 <UART_SetConfig+0x2cc>)
 8002ab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002aba:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002abe:	2b30      	cmp	r3, #48	; 0x30
 8002ac0:	d013      	beq.n	8002aea <UART_SetConfig+0x16e>
 8002ac2:	2b30      	cmp	r3, #48	; 0x30
 8002ac4:	d814      	bhi.n	8002af0 <UART_SetConfig+0x174>
 8002ac6:	2b20      	cmp	r3, #32
 8002ac8:	d009      	beq.n	8002ade <UART_SetConfig+0x162>
 8002aca:	2b20      	cmp	r3, #32
 8002acc:	d810      	bhi.n	8002af0 <UART_SetConfig+0x174>
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d002      	beq.n	8002ad8 <UART_SetConfig+0x15c>
 8002ad2:	2b10      	cmp	r3, #16
 8002ad4:	d006      	beq.n	8002ae4 <UART_SetConfig+0x168>
 8002ad6:	e00b      	b.n	8002af0 <UART_SetConfig+0x174>
 8002ad8:	2300      	movs	r3, #0
 8002ada:	77fb      	strb	r3, [r7, #31]
 8002adc:	e0f2      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002ade:	2302      	movs	r3, #2
 8002ae0:	77fb      	strb	r3, [r7, #31]
 8002ae2:	e0ef      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002ae4:	2304      	movs	r3, #4
 8002ae6:	77fb      	strb	r3, [r7, #31]
 8002ae8:	e0ec      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002aea:	2308      	movs	r3, #8
 8002aec:	77fb      	strb	r3, [r7, #31]
 8002aee:	e0e9      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002af0:	2310      	movs	r3, #16
 8002af2:	77fb      	strb	r3, [r7, #31]
 8002af4:	e0e6      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a56      	ldr	r2, [pc, #344]	; (8002c54 <UART_SetConfig+0x2d8>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d120      	bne.n	8002b42 <UART_SetConfig+0x1c6>
 8002b00:	4b51      	ldr	r3, [pc, #324]	; (8002c48 <UART_SetConfig+0x2cc>)
 8002b02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b06:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002b0a:	2bc0      	cmp	r3, #192	; 0xc0
 8002b0c:	d013      	beq.n	8002b36 <UART_SetConfig+0x1ba>
 8002b0e:	2bc0      	cmp	r3, #192	; 0xc0
 8002b10:	d814      	bhi.n	8002b3c <UART_SetConfig+0x1c0>
 8002b12:	2b80      	cmp	r3, #128	; 0x80
 8002b14:	d009      	beq.n	8002b2a <UART_SetConfig+0x1ae>
 8002b16:	2b80      	cmp	r3, #128	; 0x80
 8002b18:	d810      	bhi.n	8002b3c <UART_SetConfig+0x1c0>
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d002      	beq.n	8002b24 <UART_SetConfig+0x1a8>
 8002b1e:	2b40      	cmp	r3, #64	; 0x40
 8002b20:	d006      	beq.n	8002b30 <UART_SetConfig+0x1b4>
 8002b22:	e00b      	b.n	8002b3c <UART_SetConfig+0x1c0>
 8002b24:	2300      	movs	r3, #0
 8002b26:	77fb      	strb	r3, [r7, #31]
 8002b28:	e0cc      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002b2a:	2302      	movs	r3, #2
 8002b2c:	77fb      	strb	r3, [r7, #31]
 8002b2e:	e0c9      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002b30:	2304      	movs	r3, #4
 8002b32:	77fb      	strb	r3, [r7, #31]
 8002b34:	e0c6      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002b36:	2308      	movs	r3, #8
 8002b38:	77fb      	strb	r3, [r7, #31]
 8002b3a:	e0c3      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002b3c:	2310      	movs	r3, #16
 8002b3e:	77fb      	strb	r3, [r7, #31]
 8002b40:	e0c0      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a44      	ldr	r2, [pc, #272]	; (8002c58 <UART_SetConfig+0x2dc>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d125      	bne.n	8002b98 <UART_SetConfig+0x21c>
 8002b4c:	4b3e      	ldr	r3, [pc, #248]	; (8002c48 <UART_SetConfig+0x2cc>)
 8002b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b56:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002b5a:	d017      	beq.n	8002b8c <UART_SetConfig+0x210>
 8002b5c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002b60:	d817      	bhi.n	8002b92 <UART_SetConfig+0x216>
 8002b62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b66:	d00b      	beq.n	8002b80 <UART_SetConfig+0x204>
 8002b68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b6c:	d811      	bhi.n	8002b92 <UART_SetConfig+0x216>
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d003      	beq.n	8002b7a <UART_SetConfig+0x1fe>
 8002b72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b76:	d006      	beq.n	8002b86 <UART_SetConfig+0x20a>
 8002b78:	e00b      	b.n	8002b92 <UART_SetConfig+0x216>
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	77fb      	strb	r3, [r7, #31]
 8002b7e:	e0a1      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002b80:	2302      	movs	r3, #2
 8002b82:	77fb      	strb	r3, [r7, #31]
 8002b84:	e09e      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002b86:	2304      	movs	r3, #4
 8002b88:	77fb      	strb	r3, [r7, #31]
 8002b8a:	e09b      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002b8c:	2308      	movs	r3, #8
 8002b8e:	77fb      	strb	r3, [r7, #31]
 8002b90:	e098      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002b92:	2310      	movs	r3, #16
 8002b94:	77fb      	strb	r3, [r7, #31]
 8002b96:	e095      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a2f      	ldr	r2, [pc, #188]	; (8002c5c <UART_SetConfig+0x2e0>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d125      	bne.n	8002bee <UART_SetConfig+0x272>
 8002ba2:	4b29      	ldr	r3, [pc, #164]	; (8002c48 <UART_SetConfig+0x2cc>)
 8002ba4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ba8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002bac:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002bb0:	d017      	beq.n	8002be2 <UART_SetConfig+0x266>
 8002bb2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002bb6:	d817      	bhi.n	8002be8 <UART_SetConfig+0x26c>
 8002bb8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002bbc:	d00b      	beq.n	8002bd6 <UART_SetConfig+0x25a>
 8002bbe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002bc2:	d811      	bhi.n	8002be8 <UART_SetConfig+0x26c>
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d003      	beq.n	8002bd0 <UART_SetConfig+0x254>
 8002bc8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bcc:	d006      	beq.n	8002bdc <UART_SetConfig+0x260>
 8002bce:	e00b      	b.n	8002be8 <UART_SetConfig+0x26c>
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	77fb      	strb	r3, [r7, #31]
 8002bd4:	e076      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002bd6:	2302      	movs	r3, #2
 8002bd8:	77fb      	strb	r3, [r7, #31]
 8002bda:	e073      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002bdc:	2304      	movs	r3, #4
 8002bde:	77fb      	strb	r3, [r7, #31]
 8002be0:	e070      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002be2:	2308      	movs	r3, #8
 8002be4:	77fb      	strb	r3, [r7, #31]
 8002be6:	e06d      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002be8:	2310      	movs	r3, #16
 8002bea:	77fb      	strb	r3, [r7, #31]
 8002bec:	e06a      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a1b      	ldr	r2, [pc, #108]	; (8002c60 <UART_SetConfig+0x2e4>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d138      	bne.n	8002c6a <UART_SetConfig+0x2ee>
 8002bf8:	4b13      	ldr	r3, [pc, #76]	; (8002c48 <UART_SetConfig+0x2cc>)
 8002bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bfe:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8002c02:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002c06:	d017      	beq.n	8002c38 <UART_SetConfig+0x2bc>
 8002c08:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002c0c:	d82a      	bhi.n	8002c64 <UART_SetConfig+0x2e8>
 8002c0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c12:	d00b      	beq.n	8002c2c <UART_SetConfig+0x2b0>
 8002c14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c18:	d824      	bhi.n	8002c64 <UART_SetConfig+0x2e8>
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d003      	beq.n	8002c26 <UART_SetConfig+0x2aa>
 8002c1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c22:	d006      	beq.n	8002c32 <UART_SetConfig+0x2b6>
 8002c24:	e01e      	b.n	8002c64 <UART_SetConfig+0x2e8>
 8002c26:	2300      	movs	r3, #0
 8002c28:	77fb      	strb	r3, [r7, #31]
 8002c2a:	e04b      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002c2c:	2302      	movs	r3, #2
 8002c2e:	77fb      	strb	r3, [r7, #31]
 8002c30:	e048      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002c32:	2304      	movs	r3, #4
 8002c34:	77fb      	strb	r3, [r7, #31]
 8002c36:	e045      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002c38:	2308      	movs	r3, #8
 8002c3a:	77fb      	strb	r3, [r7, #31]
 8002c3c:	e042      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002c3e:	bf00      	nop
 8002c40:	efff69f3 	.word	0xefff69f3
 8002c44:	40011000 	.word	0x40011000
 8002c48:	40023800 	.word	0x40023800
 8002c4c:	40004400 	.word	0x40004400
 8002c50:	40004800 	.word	0x40004800
 8002c54:	40004c00 	.word	0x40004c00
 8002c58:	40005000 	.word	0x40005000
 8002c5c:	40011400 	.word	0x40011400
 8002c60:	40007800 	.word	0x40007800
 8002c64:	2310      	movs	r3, #16
 8002c66:	77fb      	strb	r3, [r7, #31]
 8002c68:	e02c      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a72      	ldr	r2, [pc, #456]	; (8002e38 <UART_SetConfig+0x4bc>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d125      	bne.n	8002cc0 <UART_SetConfig+0x344>
 8002c74:	4b71      	ldr	r3, [pc, #452]	; (8002e3c <UART_SetConfig+0x4c0>)
 8002c76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c7a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002c7e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002c82:	d017      	beq.n	8002cb4 <UART_SetConfig+0x338>
 8002c84:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002c88:	d817      	bhi.n	8002cba <UART_SetConfig+0x33e>
 8002c8a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c8e:	d00b      	beq.n	8002ca8 <UART_SetConfig+0x32c>
 8002c90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c94:	d811      	bhi.n	8002cba <UART_SetConfig+0x33e>
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d003      	beq.n	8002ca2 <UART_SetConfig+0x326>
 8002c9a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002c9e:	d006      	beq.n	8002cae <UART_SetConfig+0x332>
 8002ca0:	e00b      	b.n	8002cba <UART_SetConfig+0x33e>
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	77fb      	strb	r3, [r7, #31]
 8002ca6:	e00d      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002ca8:	2302      	movs	r3, #2
 8002caa:	77fb      	strb	r3, [r7, #31]
 8002cac:	e00a      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002cae:	2304      	movs	r3, #4
 8002cb0:	77fb      	strb	r3, [r7, #31]
 8002cb2:	e007      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002cb4:	2308      	movs	r3, #8
 8002cb6:	77fb      	strb	r3, [r7, #31]
 8002cb8:	e004      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002cba:	2310      	movs	r3, #16
 8002cbc:	77fb      	strb	r3, [r7, #31]
 8002cbe:	e001      	b.n	8002cc4 <UART_SetConfig+0x348>
 8002cc0:	2310      	movs	r3, #16
 8002cc2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	69db      	ldr	r3, [r3, #28]
 8002cc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ccc:	d15b      	bne.n	8002d86 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8002cce:	7ffb      	ldrb	r3, [r7, #31]
 8002cd0:	2b08      	cmp	r3, #8
 8002cd2:	d828      	bhi.n	8002d26 <UART_SetConfig+0x3aa>
 8002cd4:	a201      	add	r2, pc, #4	; (adr r2, 8002cdc <UART_SetConfig+0x360>)
 8002cd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cda:	bf00      	nop
 8002cdc:	08002d01 	.word	0x08002d01
 8002ce0:	08002d09 	.word	0x08002d09
 8002ce4:	08002d11 	.word	0x08002d11
 8002ce8:	08002d27 	.word	0x08002d27
 8002cec:	08002d17 	.word	0x08002d17
 8002cf0:	08002d27 	.word	0x08002d27
 8002cf4:	08002d27 	.word	0x08002d27
 8002cf8:	08002d27 	.word	0x08002d27
 8002cfc:	08002d1f 	.word	0x08002d1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d00:	f7ff f856 	bl	8001db0 <HAL_RCC_GetPCLK1Freq>
 8002d04:	61b8      	str	r0, [r7, #24]
        break;
 8002d06:	e013      	b.n	8002d30 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002d08:	f7ff f866 	bl	8001dd8 <HAL_RCC_GetPCLK2Freq>
 8002d0c:	61b8      	str	r0, [r7, #24]
        break;
 8002d0e:	e00f      	b.n	8002d30 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d10:	4b4b      	ldr	r3, [pc, #300]	; (8002e40 <UART_SetConfig+0x4c4>)
 8002d12:	61bb      	str	r3, [r7, #24]
        break;
 8002d14:	e00c      	b.n	8002d30 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d16:	f7fe ff39 	bl	8001b8c <HAL_RCC_GetSysClockFreq>
 8002d1a:	61b8      	str	r0, [r7, #24]
        break;
 8002d1c:	e008      	b.n	8002d30 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d22:	61bb      	str	r3, [r7, #24]
        break;
 8002d24:	e004      	b.n	8002d30 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8002d26:	2300      	movs	r3, #0
 8002d28:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	77bb      	strb	r3, [r7, #30]
        break;
 8002d2e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002d30:	69bb      	ldr	r3, [r7, #24]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d074      	beq.n	8002e20 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002d36:	69bb      	ldr	r3, [r7, #24]
 8002d38:	005a      	lsls	r2, r3, #1
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	085b      	lsrs	r3, r3, #1
 8002d40:	441a      	add	r2, r3
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d4a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	2b0f      	cmp	r3, #15
 8002d50:	d916      	bls.n	8002d80 <UART_SetConfig+0x404>
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d58:	d212      	bcs.n	8002d80 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	b29b      	uxth	r3, r3
 8002d5e:	f023 030f 	bic.w	r3, r3, #15
 8002d62:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	085b      	lsrs	r3, r3, #1
 8002d68:	b29b      	uxth	r3, r3
 8002d6a:	f003 0307 	and.w	r3, r3, #7
 8002d6e:	b29a      	uxth	r2, r3
 8002d70:	89fb      	ldrh	r3, [r7, #14]
 8002d72:	4313      	orrs	r3, r2
 8002d74:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	89fa      	ldrh	r2, [r7, #14]
 8002d7c:	60da      	str	r2, [r3, #12]
 8002d7e:	e04f      	b.n	8002e20 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	77bb      	strb	r3, [r7, #30]
 8002d84:	e04c      	b.n	8002e20 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002d86:	7ffb      	ldrb	r3, [r7, #31]
 8002d88:	2b08      	cmp	r3, #8
 8002d8a:	d828      	bhi.n	8002dde <UART_SetConfig+0x462>
 8002d8c:	a201      	add	r2, pc, #4	; (adr r2, 8002d94 <UART_SetConfig+0x418>)
 8002d8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d92:	bf00      	nop
 8002d94:	08002db9 	.word	0x08002db9
 8002d98:	08002dc1 	.word	0x08002dc1
 8002d9c:	08002dc9 	.word	0x08002dc9
 8002da0:	08002ddf 	.word	0x08002ddf
 8002da4:	08002dcf 	.word	0x08002dcf
 8002da8:	08002ddf 	.word	0x08002ddf
 8002dac:	08002ddf 	.word	0x08002ddf
 8002db0:	08002ddf 	.word	0x08002ddf
 8002db4:	08002dd7 	.word	0x08002dd7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002db8:	f7fe fffa 	bl	8001db0 <HAL_RCC_GetPCLK1Freq>
 8002dbc:	61b8      	str	r0, [r7, #24]
        break;
 8002dbe:	e013      	b.n	8002de8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002dc0:	f7ff f80a 	bl	8001dd8 <HAL_RCC_GetPCLK2Freq>
 8002dc4:	61b8      	str	r0, [r7, #24]
        break;
 8002dc6:	e00f      	b.n	8002de8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002dc8:	4b1d      	ldr	r3, [pc, #116]	; (8002e40 <UART_SetConfig+0x4c4>)
 8002dca:	61bb      	str	r3, [r7, #24]
        break;
 8002dcc:	e00c      	b.n	8002de8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002dce:	f7fe fedd 	bl	8001b8c <HAL_RCC_GetSysClockFreq>
 8002dd2:	61b8      	str	r0, [r7, #24]
        break;
 8002dd4:	e008      	b.n	8002de8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002dd6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002dda:	61bb      	str	r3, [r7, #24]
        break;
 8002ddc:	e004      	b.n	8002de8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8002dde:	2300      	movs	r3, #0
 8002de0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	77bb      	strb	r3, [r7, #30]
        break;
 8002de6:	bf00      	nop
    }

    if (pclk != 0U)
 8002de8:	69bb      	ldr	r3, [r7, #24]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d018      	beq.n	8002e20 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	085a      	lsrs	r2, r3, #1
 8002df4:	69bb      	ldr	r3, [r7, #24]
 8002df6:	441a      	add	r2, r3
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e00:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	2b0f      	cmp	r3, #15
 8002e06:	d909      	bls.n	8002e1c <UART_SetConfig+0x4a0>
 8002e08:	693b      	ldr	r3, [r7, #16]
 8002e0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e0e:	d205      	bcs.n	8002e1c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	b29a      	uxth	r2, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	60da      	str	r2, [r3, #12]
 8002e1a:	e001      	b.n	8002e20 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2200      	movs	r2, #0
 8002e24:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8002e2c:	7fbb      	ldrb	r3, [r7, #30]
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	3720      	adds	r7, #32
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	40007c00 	.word	0x40007c00
 8002e3c:	40023800 	.word	0x40023800
 8002e40:	00f42400 	.word	0x00f42400

08002e44 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b083      	sub	sp, #12
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e50:	f003 0301 	and.w	r3, r3, #1
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d00a      	beq.n	8002e6e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	430a      	orrs	r2, r1
 8002e6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e72:	f003 0302 	and.w	r3, r3, #2
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d00a      	beq.n	8002e90 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	430a      	orrs	r2, r1
 8002e8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e94:	f003 0304 	and.w	r3, r3, #4
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d00a      	beq.n	8002eb2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	430a      	orrs	r2, r1
 8002eb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb6:	f003 0308 	and.w	r3, r3, #8
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d00a      	beq.n	8002ed4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	430a      	orrs	r2, r1
 8002ed2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed8:	f003 0310 	and.w	r3, r3, #16
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d00a      	beq.n	8002ef6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002efa:	f003 0320 	and.w	r3, r3, #32
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d00a      	beq.n	8002f18 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	430a      	orrs	r2, r1
 8002f16:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d01a      	beq.n	8002f5a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	430a      	orrs	r2, r1
 8002f38:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002f42:	d10a      	bne.n	8002f5a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	430a      	orrs	r2, r1
 8002f58:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d00a      	beq.n	8002f7c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	430a      	orrs	r2, r1
 8002f7a:	605a      	str	r2, [r3, #4]
  }
}
 8002f7c:	bf00      	nop
 8002f7e:	370c      	adds	r7, #12
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr

08002f88 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b086      	sub	sp, #24
 8002f8c:	af02      	add	r7, sp, #8
 8002f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2200      	movs	r2, #0
 8002f94:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002f98:	f7fd ff4c 	bl	8000e34 <HAL_GetTick>
 8002f9c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 0308 	and.w	r3, r3, #8
 8002fa8:	2b08      	cmp	r3, #8
 8002faa:	d10e      	bne.n	8002fca <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002fac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002fb0:	9300      	str	r3, [sp, #0]
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f000 f831 	bl	8003022 <UART_WaitOnFlagUntilTimeout>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d001      	beq.n	8002fca <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	e027      	b.n	800301a <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 0304 	and.w	r3, r3, #4
 8002fd4:	2b04      	cmp	r3, #4
 8002fd6:	d10e      	bne.n	8002ff6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002fd8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002fdc:	9300      	str	r3, [sp, #0]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f000 f81b 	bl	8003022 <UART_WaitOnFlagUntilTimeout>
 8002fec:	4603      	mov	r3, r0
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d001      	beq.n	8002ff6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	e011      	b.n	800301a <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2220      	movs	r2, #32
 8002ffa:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2220      	movs	r2, #32
 8003000:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2200      	movs	r2, #0
 8003008:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2200      	movs	r2, #0
 800300e:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	3710      	adds	r7, #16
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}

08003022 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003022:	b580      	push	{r7, lr}
 8003024:	b09c      	sub	sp, #112	; 0x70
 8003026:	af00      	add	r7, sp, #0
 8003028:	60f8      	str	r0, [r7, #12]
 800302a:	60b9      	str	r1, [r7, #8]
 800302c:	603b      	str	r3, [r7, #0]
 800302e:	4613      	mov	r3, r2
 8003030:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003032:	e0a7      	b.n	8003184 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003034:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003036:	f1b3 3fff 	cmp.w	r3, #4294967295
 800303a:	f000 80a3 	beq.w	8003184 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800303e:	f7fd fef9 	bl	8000e34 <HAL_GetTick>
 8003042:	4602      	mov	r2, r0
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	1ad3      	subs	r3, r2, r3
 8003048:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800304a:	429a      	cmp	r2, r3
 800304c:	d302      	bcc.n	8003054 <UART_WaitOnFlagUntilTimeout+0x32>
 800304e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003050:	2b00      	cmp	r3, #0
 8003052:	d13f      	bne.n	80030d4 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800305a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800305c:	e853 3f00 	ldrex	r3, [r3]
 8003060:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003062:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003064:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003068:	667b      	str	r3, [r7, #100]	; 0x64
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	461a      	mov	r2, r3
 8003070:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003072:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003074:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003076:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003078:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800307a:	e841 2300 	strex	r3, r2, [r1]
 800307e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003080:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003082:	2b00      	cmp	r3, #0
 8003084:	d1e6      	bne.n	8003054 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	3308      	adds	r3, #8
 800308c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800308e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003090:	e853 3f00 	ldrex	r3, [r3]
 8003094:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003096:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003098:	f023 0301 	bic.w	r3, r3, #1
 800309c:	663b      	str	r3, [r7, #96]	; 0x60
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	3308      	adds	r3, #8
 80030a4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80030a6:	64ba      	str	r2, [r7, #72]	; 0x48
 80030a8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030aa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80030ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80030ae:	e841 2300 	strex	r3, r2, [r1]
 80030b2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80030b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d1e5      	bne.n	8003086 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2220      	movs	r2, #32
 80030be:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2220      	movs	r2, #32
 80030c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2200      	movs	r2, #0
 80030cc:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 80030d0:	2303      	movs	r3, #3
 80030d2:	e068      	b.n	80031a6 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0304 	and.w	r3, r3, #4
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d050      	beq.n	8003184 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	69db      	ldr	r3, [r3, #28]
 80030e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80030f0:	d148      	bne.n	8003184 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80030fa:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003104:	e853 3f00 	ldrex	r3, [r3]
 8003108:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800310a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800310c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003110:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	461a      	mov	r2, r3
 8003118:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800311a:	637b      	str	r3, [r7, #52]	; 0x34
 800311c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800311e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003120:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003122:	e841 2300 	strex	r3, r2, [r1]
 8003126:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800312a:	2b00      	cmp	r3, #0
 800312c:	d1e6      	bne.n	80030fc <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	3308      	adds	r3, #8
 8003134:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	e853 3f00 	ldrex	r3, [r3]
 800313c:	613b      	str	r3, [r7, #16]
   return(result);
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	f023 0301 	bic.w	r3, r3, #1
 8003144:	66bb      	str	r3, [r7, #104]	; 0x68
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	3308      	adds	r3, #8
 800314c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800314e:	623a      	str	r2, [r7, #32]
 8003150:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003152:	69f9      	ldr	r1, [r7, #28]
 8003154:	6a3a      	ldr	r2, [r7, #32]
 8003156:	e841 2300 	strex	r3, r2, [r1]
 800315a:	61bb      	str	r3, [r7, #24]
   return(result);
 800315c:	69bb      	ldr	r3, [r7, #24]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d1e5      	bne.n	800312e <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2220      	movs	r2, #32
 8003166:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2220      	movs	r2, #32
 800316c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2220      	movs	r2, #32
 8003174:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2200      	movs	r2, #0
 800317c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8003180:	2303      	movs	r3, #3
 8003182:	e010      	b.n	80031a6 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	69da      	ldr	r2, [r3, #28]
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	4013      	ands	r3, r2
 800318e:	68ba      	ldr	r2, [r7, #8]
 8003190:	429a      	cmp	r2, r3
 8003192:	bf0c      	ite	eq
 8003194:	2301      	moveq	r3, #1
 8003196:	2300      	movne	r3, #0
 8003198:	b2db      	uxtb	r3, r3
 800319a:	461a      	mov	r2, r3
 800319c:	79fb      	ldrb	r3, [r7, #7]
 800319e:	429a      	cmp	r2, r3
 80031a0:	f43f af48 	beq.w	8003034 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031a4:	2300      	movs	r3, #0
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	3770      	adds	r7, #112	; 0x70
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}

080031ae <atoi>:
 80031ae:	220a      	movs	r2, #10
 80031b0:	2100      	movs	r1, #0
 80031b2:	f000 ba3d 	b.w	8003630 <strtol>
	...

080031b8 <__errno>:
 80031b8:	4b01      	ldr	r3, [pc, #4]	; (80031c0 <__errno+0x8>)
 80031ba:	6818      	ldr	r0, [r3, #0]
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop
 80031c0:	2000000c 	.word	0x2000000c

080031c4 <__libc_init_array>:
 80031c4:	b570      	push	{r4, r5, r6, lr}
 80031c6:	4d0d      	ldr	r5, [pc, #52]	; (80031fc <__libc_init_array+0x38>)
 80031c8:	4c0d      	ldr	r4, [pc, #52]	; (8003200 <__libc_init_array+0x3c>)
 80031ca:	1b64      	subs	r4, r4, r5
 80031cc:	10a4      	asrs	r4, r4, #2
 80031ce:	2600      	movs	r6, #0
 80031d0:	42a6      	cmp	r6, r4
 80031d2:	d109      	bne.n	80031e8 <__libc_init_array+0x24>
 80031d4:	4d0b      	ldr	r5, [pc, #44]	; (8003204 <__libc_init_array+0x40>)
 80031d6:	4c0c      	ldr	r4, [pc, #48]	; (8003208 <__libc_init_array+0x44>)
 80031d8:	f001 ff9a 	bl	8005110 <_init>
 80031dc:	1b64      	subs	r4, r4, r5
 80031de:	10a4      	asrs	r4, r4, #2
 80031e0:	2600      	movs	r6, #0
 80031e2:	42a6      	cmp	r6, r4
 80031e4:	d105      	bne.n	80031f2 <__libc_init_array+0x2e>
 80031e6:	bd70      	pop	{r4, r5, r6, pc}
 80031e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80031ec:	4798      	blx	r3
 80031ee:	3601      	adds	r6, #1
 80031f0:	e7ee      	b.n	80031d0 <__libc_init_array+0xc>
 80031f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80031f6:	4798      	blx	r3
 80031f8:	3601      	adds	r6, #1
 80031fa:	e7f2      	b.n	80031e2 <__libc_init_array+0x1e>
 80031fc:	080055bc 	.word	0x080055bc
 8003200:	080055bc 	.word	0x080055bc
 8003204:	080055bc 	.word	0x080055bc
 8003208:	080055c0 	.word	0x080055c0

0800320c <__itoa>:
 800320c:	1e93      	subs	r3, r2, #2
 800320e:	2b22      	cmp	r3, #34	; 0x22
 8003210:	b510      	push	{r4, lr}
 8003212:	460c      	mov	r4, r1
 8003214:	d904      	bls.n	8003220 <__itoa+0x14>
 8003216:	2300      	movs	r3, #0
 8003218:	700b      	strb	r3, [r1, #0]
 800321a:	461c      	mov	r4, r3
 800321c:	4620      	mov	r0, r4
 800321e:	bd10      	pop	{r4, pc}
 8003220:	2a0a      	cmp	r2, #10
 8003222:	d109      	bne.n	8003238 <__itoa+0x2c>
 8003224:	2800      	cmp	r0, #0
 8003226:	da07      	bge.n	8003238 <__itoa+0x2c>
 8003228:	232d      	movs	r3, #45	; 0x2d
 800322a:	700b      	strb	r3, [r1, #0]
 800322c:	4240      	negs	r0, r0
 800322e:	2101      	movs	r1, #1
 8003230:	4421      	add	r1, r4
 8003232:	f000 fa07 	bl	8003644 <__utoa>
 8003236:	e7f1      	b.n	800321c <__itoa+0x10>
 8003238:	2100      	movs	r1, #0
 800323a:	e7f9      	b.n	8003230 <__itoa+0x24>

0800323c <itoa>:
 800323c:	f7ff bfe6 	b.w	800320c <__itoa>

08003240 <memset>:
 8003240:	4402      	add	r2, r0
 8003242:	4603      	mov	r3, r0
 8003244:	4293      	cmp	r3, r2
 8003246:	d100      	bne.n	800324a <memset+0xa>
 8003248:	4770      	bx	lr
 800324a:	f803 1b01 	strb.w	r1, [r3], #1
 800324e:	e7f9      	b.n	8003244 <memset+0x4>

08003250 <iprintf>:
 8003250:	b40f      	push	{r0, r1, r2, r3}
 8003252:	4b0a      	ldr	r3, [pc, #40]	; (800327c <iprintf+0x2c>)
 8003254:	b513      	push	{r0, r1, r4, lr}
 8003256:	681c      	ldr	r4, [r3, #0]
 8003258:	b124      	cbz	r4, 8003264 <iprintf+0x14>
 800325a:	69a3      	ldr	r3, [r4, #24]
 800325c:	b913      	cbnz	r3, 8003264 <iprintf+0x14>
 800325e:	4620      	mov	r0, r4
 8003260:	f000 fc1e 	bl	8003aa0 <__sinit>
 8003264:	ab05      	add	r3, sp, #20
 8003266:	9a04      	ldr	r2, [sp, #16]
 8003268:	68a1      	ldr	r1, [r4, #8]
 800326a:	9301      	str	r3, [sp, #4]
 800326c:	4620      	mov	r0, r4
 800326e:	f000 fe4b 	bl	8003f08 <_vfiprintf_r>
 8003272:	b002      	add	sp, #8
 8003274:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003278:	b004      	add	sp, #16
 800327a:	4770      	bx	lr
 800327c:	2000000c 	.word	0x2000000c

08003280 <_puts_r>:
 8003280:	b570      	push	{r4, r5, r6, lr}
 8003282:	460e      	mov	r6, r1
 8003284:	4605      	mov	r5, r0
 8003286:	b118      	cbz	r0, 8003290 <_puts_r+0x10>
 8003288:	6983      	ldr	r3, [r0, #24]
 800328a:	b90b      	cbnz	r3, 8003290 <_puts_r+0x10>
 800328c:	f000 fc08 	bl	8003aa0 <__sinit>
 8003290:	69ab      	ldr	r3, [r5, #24]
 8003292:	68ac      	ldr	r4, [r5, #8]
 8003294:	b913      	cbnz	r3, 800329c <_puts_r+0x1c>
 8003296:	4628      	mov	r0, r5
 8003298:	f000 fc02 	bl	8003aa0 <__sinit>
 800329c:	4b2c      	ldr	r3, [pc, #176]	; (8003350 <_puts_r+0xd0>)
 800329e:	429c      	cmp	r4, r3
 80032a0:	d120      	bne.n	80032e4 <_puts_r+0x64>
 80032a2:	686c      	ldr	r4, [r5, #4]
 80032a4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80032a6:	07db      	lsls	r3, r3, #31
 80032a8:	d405      	bmi.n	80032b6 <_puts_r+0x36>
 80032aa:	89a3      	ldrh	r3, [r4, #12]
 80032ac:	0598      	lsls	r0, r3, #22
 80032ae:	d402      	bmi.n	80032b6 <_puts_r+0x36>
 80032b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80032b2:	f000 fcb0 	bl	8003c16 <__retarget_lock_acquire_recursive>
 80032b6:	89a3      	ldrh	r3, [r4, #12]
 80032b8:	0719      	lsls	r1, r3, #28
 80032ba:	d51d      	bpl.n	80032f8 <_puts_r+0x78>
 80032bc:	6923      	ldr	r3, [r4, #16]
 80032be:	b1db      	cbz	r3, 80032f8 <_puts_r+0x78>
 80032c0:	3e01      	subs	r6, #1
 80032c2:	68a3      	ldr	r3, [r4, #8]
 80032c4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80032c8:	3b01      	subs	r3, #1
 80032ca:	60a3      	str	r3, [r4, #8]
 80032cc:	bb39      	cbnz	r1, 800331e <_puts_r+0x9e>
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	da38      	bge.n	8003344 <_puts_r+0xc4>
 80032d2:	4622      	mov	r2, r4
 80032d4:	210a      	movs	r1, #10
 80032d6:	4628      	mov	r0, r5
 80032d8:	f000 f9f6 	bl	80036c8 <__swbuf_r>
 80032dc:	3001      	adds	r0, #1
 80032de:	d011      	beq.n	8003304 <_puts_r+0x84>
 80032e0:	250a      	movs	r5, #10
 80032e2:	e011      	b.n	8003308 <_puts_r+0x88>
 80032e4:	4b1b      	ldr	r3, [pc, #108]	; (8003354 <_puts_r+0xd4>)
 80032e6:	429c      	cmp	r4, r3
 80032e8:	d101      	bne.n	80032ee <_puts_r+0x6e>
 80032ea:	68ac      	ldr	r4, [r5, #8]
 80032ec:	e7da      	b.n	80032a4 <_puts_r+0x24>
 80032ee:	4b1a      	ldr	r3, [pc, #104]	; (8003358 <_puts_r+0xd8>)
 80032f0:	429c      	cmp	r4, r3
 80032f2:	bf08      	it	eq
 80032f4:	68ec      	ldreq	r4, [r5, #12]
 80032f6:	e7d5      	b.n	80032a4 <_puts_r+0x24>
 80032f8:	4621      	mov	r1, r4
 80032fa:	4628      	mov	r0, r5
 80032fc:	f000 fa36 	bl	800376c <__swsetup_r>
 8003300:	2800      	cmp	r0, #0
 8003302:	d0dd      	beq.n	80032c0 <_puts_r+0x40>
 8003304:	f04f 35ff 	mov.w	r5, #4294967295
 8003308:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800330a:	07da      	lsls	r2, r3, #31
 800330c:	d405      	bmi.n	800331a <_puts_r+0x9a>
 800330e:	89a3      	ldrh	r3, [r4, #12]
 8003310:	059b      	lsls	r3, r3, #22
 8003312:	d402      	bmi.n	800331a <_puts_r+0x9a>
 8003314:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003316:	f000 fc7f 	bl	8003c18 <__retarget_lock_release_recursive>
 800331a:	4628      	mov	r0, r5
 800331c:	bd70      	pop	{r4, r5, r6, pc}
 800331e:	2b00      	cmp	r3, #0
 8003320:	da04      	bge.n	800332c <_puts_r+0xac>
 8003322:	69a2      	ldr	r2, [r4, #24]
 8003324:	429a      	cmp	r2, r3
 8003326:	dc06      	bgt.n	8003336 <_puts_r+0xb6>
 8003328:	290a      	cmp	r1, #10
 800332a:	d004      	beq.n	8003336 <_puts_r+0xb6>
 800332c:	6823      	ldr	r3, [r4, #0]
 800332e:	1c5a      	adds	r2, r3, #1
 8003330:	6022      	str	r2, [r4, #0]
 8003332:	7019      	strb	r1, [r3, #0]
 8003334:	e7c5      	b.n	80032c2 <_puts_r+0x42>
 8003336:	4622      	mov	r2, r4
 8003338:	4628      	mov	r0, r5
 800333a:	f000 f9c5 	bl	80036c8 <__swbuf_r>
 800333e:	3001      	adds	r0, #1
 8003340:	d1bf      	bne.n	80032c2 <_puts_r+0x42>
 8003342:	e7df      	b.n	8003304 <_puts_r+0x84>
 8003344:	6823      	ldr	r3, [r4, #0]
 8003346:	250a      	movs	r5, #10
 8003348:	1c5a      	adds	r2, r3, #1
 800334a:	6022      	str	r2, [r4, #0]
 800334c:	701d      	strb	r5, [r3, #0]
 800334e:	e7db      	b.n	8003308 <_puts_r+0x88>
 8003350:	08005524 	.word	0x08005524
 8003354:	08005544 	.word	0x08005544
 8003358:	08005504 	.word	0x08005504

0800335c <puts>:
 800335c:	4b02      	ldr	r3, [pc, #8]	; (8003368 <puts+0xc>)
 800335e:	4601      	mov	r1, r0
 8003360:	6818      	ldr	r0, [r3, #0]
 8003362:	f7ff bf8d 	b.w	8003280 <_puts_r>
 8003366:	bf00      	nop
 8003368:	2000000c 	.word	0x2000000c

0800336c <iscanf>:
 800336c:	b40f      	push	{r0, r1, r2, r3}
 800336e:	4b0a      	ldr	r3, [pc, #40]	; (8003398 <iscanf+0x2c>)
 8003370:	b513      	push	{r0, r1, r4, lr}
 8003372:	681c      	ldr	r4, [r3, #0]
 8003374:	b124      	cbz	r4, 8003380 <iscanf+0x14>
 8003376:	69a3      	ldr	r3, [r4, #24]
 8003378:	b913      	cbnz	r3, 8003380 <iscanf+0x14>
 800337a:	4620      	mov	r0, r4
 800337c:	f000 fb90 	bl	8003aa0 <__sinit>
 8003380:	ab05      	add	r3, sp, #20
 8003382:	9a04      	ldr	r2, [sp, #16]
 8003384:	6861      	ldr	r1, [r4, #4]
 8003386:	9301      	str	r3, [sp, #4]
 8003388:	4620      	mov	r0, r4
 800338a:	f001 fa27 	bl	80047dc <_vfiscanf_r>
 800338e:	b002      	add	sp, #8
 8003390:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003394:	b004      	add	sp, #16
 8003396:	4770      	bx	lr
 8003398:	2000000c 	.word	0x2000000c

0800339c <setvbuf>:
 800339c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80033a0:	461d      	mov	r5, r3
 80033a2:	4b5d      	ldr	r3, [pc, #372]	; (8003518 <setvbuf+0x17c>)
 80033a4:	681f      	ldr	r7, [r3, #0]
 80033a6:	4604      	mov	r4, r0
 80033a8:	460e      	mov	r6, r1
 80033aa:	4690      	mov	r8, r2
 80033ac:	b127      	cbz	r7, 80033b8 <setvbuf+0x1c>
 80033ae:	69bb      	ldr	r3, [r7, #24]
 80033b0:	b913      	cbnz	r3, 80033b8 <setvbuf+0x1c>
 80033b2:	4638      	mov	r0, r7
 80033b4:	f000 fb74 	bl	8003aa0 <__sinit>
 80033b8:	4b58      	ldr	r3, [pc, #352]	; (800351c <setvbuf+0x180>)
 80033ba:	429c      	cmp	r4, r3
 80033bc:	d167      	bne.n	800348e <setvbuf+0xf2>
 80033be:	687c      	ldr	r4, [r7, #4]
 80033c0:	f1b8 0f02 	cmp.w	r8, #2
 80033c4:	d006      	beq.n	80033d4 <setvbuf+0x38>
 80033c6:	f1b8 0f01 	cmp.w	r8, #1
 80033ca:	f200 809f 	bhi.w	800350c <setvbuf+0x170>
 80033ce:	2d00      	cmp	r5, #0
 80033d0:	f2c0 809c 	blt.w	800350c <setvbuf+0x170>
 80033d4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80033d6:	07db      	lsls	r3, r3, #31
 80033d8:	d405      	bmi.n	80033e6 <setvbuf+0x4a>
 80033da:	89a3      	ldrh	r3, [r4, #12]
 80033dc:	0598      	lsls	r0, r3, #22
 80033de:	d402      	bmi.n	80033e6 <setvbuf+0x4a>
 80033e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80033e2:	f000 fc18 	bl	8003c16 <__retarget_lock_acquire_recursive>
 80033e6:	4621      	mov	r1, r4
 80033e8:	4638      	mov	r0, r7
 80033ea:	f000 fab3 	bl	8003954 <_fflush_r>
 80033ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80033f0:	b141      	cbz	r1, 8003404 <setvbuf+0x68>
 80033f2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80033f6:	4299      	cmp	r1, r3
 80033f8:	d002      	beq.n	8003400 <setvbuf+0x64>
 80033fa:	4638      	mov	r0, r7
 80033fc:	f000 fc7a 	bl	8003cf4 <_free_r>
 8003400:	2300      	movs	r3, #0
 8003402:	6363      	str	r3, [r4, #52]	; 0x34
 8003404:	2300      	movs	r3, #0
 8003406:	61a3      	str	r3, [r4, #24]
 8003408:	6063      	str	r3, [r4, #4]
 800340a:	89a3      	ldrh	r3, [r4, #12]
 800340c:	0619      	lsls	r1, r3, #24
 800340e:	d503      	bpl.n	8003418 <setvbuf+0x7c>
 8003410:	6921      	ldr	r1, [r4, #16]
 8003412:	4638      	mov	r0, r7
 8003414:	f000 fc6e 	bl	8003cf4 <_free_r>
 8003418:	89a3      	ldrh	r3, [r4, #12]
 800341a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800341e:	f023 0303 	bic.w	r3, r3, #3
 8003422:	f1b8 0f02 	cmp.w	r8, #2
 8003426:	81a3      	strh	r3, [r4, #12]
 8003428:	d06c      	beq.n	8003504 <setvbuf+0x168>
 800342a:	ab01      	add	r3, sp, #4
 800342c:	466a      	mov	r2, sp
 800342e:	4621      	mov	r1, r4
 8003430:	4638      	mov	r0, r7
 8003432:	f000 fbf2 	bl	8003c1a <__swhatbuf_r>
 8003436:	89a3      	ldrh	r3, [r4, #12]
 8003438:	4318      	orrs	r0, r3
 800343a:	81a0      	strh	r0, [r4, #12]
 800343c:	2d00      	cmp	r5, #0
 800343e:	d130      	bne.n	80034a2 <setvbuf+0x106>
 8003440:	9d00      	ldr	r5, [sp, #0]
 8003442:	4628      	mov	r0, r5
 8003444:	f000 fc4e 	bl	8003ce4 <malloc>
 8003448:	4606      	mov	r6, r0
 800344a:	2800      	cmp	r0, #0
 800344c:	d155      	bne.n	80034fa <setvbuf+0x15e>
 800344e:	f8dd 9000 	ldr.w	r9, [sp]
 8003452:	45a9      	cmp	r9, r5
 8003454:	d14a      	bne.n	80034ec <setvbuf+0x150>
 8003456:	f04f 35ff 	mov.w	r5, #4294967295
 800345a:	2200      	movs	r2, #0
 800345c:	60a2      	str	r2, [r4, #8]
 800345e:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8003462:	6022      	str	r2, [r4, #0]
 8003464:	6122      	str	r2, [r4, #16]
 8003466:	2201      	movs	r2, #1
 8003468:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800346c:	6162      	str	r2, [r4, #20]
 800346e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003470:	f043 0302 	orr.w	r3, r3, #2
 8003474:	07d2      	lsls	r2, r2, #31
 8003476:	81a3      	strh	r3, [r4, #12]
 8003478:	d405      	bmi.n	8003486 <setvbuf+0xea>
 800347a:	f413 7f00 	tst.w	r3, #512	; 0x200
 800347e:	d102      	bne.n	8003486 <setvbuf+0xea>
 8003480:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003482:	f000 fbc9 	bl	8003c18 <__retarget_lock_release_recursive>
 8003486:	4628      	mov	r0, r5
 8003488:	b003      	add	sp, #12
 800348a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800348e:	4b24      	ldr	r3, [pc, #144]	; (8003520 <setvbuf+0x184>)
 8003490:	429c      	cmp	r4, r3
 8003492:	d101      	bne.n	8003498 <setvbuf+0xfc>
 8003494:	68bc      	ldr	r4, [r7, #8]
 8003496:	e793      	b.n	80033c0 <setvbuf+0x24>
 8003498:	4b22      	ldr	r3, [pc, #136]	; (8003524 <setvbuf+0x188>)
 800349a:	429c      	cmp	r4, r3
 800349c:	bf08      	it	eq
 800349e:	68fc      	ldreq	r4, [r7, #12]
 80034a0:	e78e      	b.n	80033c0 <setvbuf+0x24>
 80034a2:	2e00      	cmp	r6, #0
 80034a4:	d0cd      	beq.n	8003442 <setvbuf+0xa6>
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	b913      	cbnz	r3, 80034b0 <setvbuf+0x114>
 80034aa:	4638      	mov	r0, r7
 80034ac:	f000 faf8 	bl	8003aa0 <__sinit>
 80034b0:	f1b8 0f01 	cmp.w	r8, #1
 80034b4:	bf08      	it	eq
 80034b6:	89a3      	ldrheq	r3, [r4, #12]
 80034b8:	6026      	str	r6, [r4, #0]
 80034ba:	bf04      	itt	eq
 80034bc:	f043 0301 	orreq.w	r3, r3, #1
 80034c0:	81a3      	strheq	r3, [r4, #12]
 80034c2:	89a2      	ldrh	r2, [r4, #12]
 80034c4:	f012 0308 	ands.w	r3, r2, #8
 80034c8:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80034cc:	d01c      	beq.n	8003508 <setvbuf+0x16c>
 80034ce:	07d3      	lsls	r3, r2, #31
 80034d0:	bf41      	itttt	mi
 80034d2:	2300      	movmi	r3, #0
 80034d4:	426d      	negmi	r5, r5
 80034d6:	60a3      	strmi	r3, [r4, #8]
 80034d8:	61a5      	strmi	r5, [r4, #24]
 80034da:	bf58      	it	pl
 80034dc:	60a5      	strpl	r5, [r4, #8]
 80034de:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80034e0:	f015 0501 	ands.w	r5, r5, #1
 80034e4:	d115      	bne.n	8003512 <setvbuf+0x176>
 80034e6:	f412 7f00 	tst.w	r2, #512	; 0x200
 80034ea:	e7c8      	b.n	800347e <setvbuf+0xe2>
 80034ec:	4648      	mov	r0, r9
 80034ee:	f000 fbf9 	bl	8003ce4 <malloc>
 80034f2:	4606      	mov	r6, r0
 80034f4:	2800      	cmp	r0, #0
 80034f6:	d0ae      	beq.n	8003456 <setvbuf+0xba>
 80034f8:	464d      	mov	r5, r9
 80034fa:	89a3      	ldrh	r3, [r4, #12]
 80034fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003500:	81a3      	strh	r3, [r4, #12]
 8003502:	e7d0      	b.n	80034a6 <setvbuf+0x10a>
 8003504:	2500      	movs	r5, #0
 8003506:	e7a8      	b.n	800345a <setvbuf+0xbe>
 8003508:	60a3      	str	r3, [r4, #8]
 800350a:	e7e8      	b.n	80034de <setvbuf+0x142>
 800350c:	f04f 35ff 	mov.w	r5, #4294967295
 8003510:	e7b9      	b.n	8003486 <setvbuf+0xea>
 8003512:	2500      	movs	r5, #0
 8003514:	e7b7      	b.n	8003486 <setvbuf+0xea>
 8003516:	bf00      	nop
 8003518:	2000000c 	.word	0x2000000c
 800351c:	08005524 	.word	0x08005524
 8003520:	08005544 	.word	0x08005544
 8003524:	08005504 	.word	0x08005504

08003528 <_strtol_l.constprop.0>:
 8003528:	2b01      	cmp	r3, #1
 800352a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800352e:	d001      	beq.n	8003534 <_strtol_l.constprop.0+0xc>
 8003530:	2b24      	cmp	r3, #36	; 0x24
 8003532:	d906      	bls.n	8003542 <_strtol_l.constprop.0+0x1a>
 8003534:	f7ff fe40 	bl	80031b8 <__errno>
 8003538:	2316      	movs	r3, #22
 800353a:	6003      	str	r3, [r0, #0]
 800353c:	2000      	movs	r0, #0
 800353e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003542:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8003628 <_strtol_l.constprop.0+0x100>
 8003546:	460d      	mov	r5, r1
 8003548:	462e      	mov	r6, r5
 800354a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800354e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8003552:	f017 0708 	ands.w	r7, r7, #8
 8003556:	d1f7      	bne.n	8003548 <_strtol_l.constprop.0+0x20>
 8003558:	2c2d      	cmp	r4, #45	; 0x2d
 800355a:	d132      	bne.n	80035c2 <_strtol_l.constprop.0+0x9a>
 800355c:	782c      	ldrb	r4, [r5, #0]
 800355e:	2701      	movs	r7, #1
 8003560:	1cb5      	adds	r5, r6, #2
 8003562:	2b00      	cmp	r3, #0
 8003564:	d05b      	beq.n	800361e <_strtol_l.constprop.0+0xf6>
 8003566:	2b10      	cmp	r3, #16
 8003568:	d109      	bne.n	800357e <_strtol_l.constprop.0+0x56>
 800356a:	2c30      	cmp	r4, #48	; 0x30
 800356c:	d107      	bne.n	800357e <_strtol_l.constprop.0+0x56>
 800356e:	782c      	ldrb	r4, [r5, #0]
 8003570:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8003574:	2c58      	cmp	r4, #88	; 0x58
 8003576:	d14d      	bne.n	8003614 <_strtol_l.constprop.0+0xec>
 8003578:	786c      	ldrb	r4, [r5, #1]
 800357a:	2310      	movs	r3, #16
 800357c:	3502      	adds	r5, #2
 800357e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8003582:	f108 38ff 	add.w	r8, r8, #4294967295
 8003586:	f04f 0c00 	mov.w	ip, #0
 800358a:	fbb8 f9f3 	udiv	r9, r8, r3
 800358e:	4666      	mov	r6, ip
 8003590:	fb03 8a19 	mls	sl, r3, r9, r8
 8003594:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8003598:	f1be 0f09 	cmp.w	lr, #9
 800359c:	d816      	bhi.n	80035cc <_strtol_l.constprop.0+0xa4>
 800359e:	4674      	mov	r4, lr
 80035a0:	42a3      	cmp	r3, r4
 80035a2:	dd24      	ble.n	80035ee <_strtol_l.constprop.0+0xc6>
 80035a4:	f1bc 0f00 	cmp.w	ip, #0
 80035a8:	db1e      	blt.n	80035e8 <_strtol_l.constprop.0+0xc0>
 80035aa:	45b1      	cmp	r9, r6
 80035ac:	d31c      	bcc.n	80035e8 <_strtol_l.constprop.0+0xc0>
 80035ae:	d101      	bne.n	80035b4 <_strtol_l.constprop.0+0x8c>
 80035b0:	45a2      	cmp	sl, r4
 80035b2:	db19      	blt.n	80035e8 <_strtol_l.constprop.0+0xc0>
 80035b4:	fb06 4603 	mla	r6, r6, r3, r4
 80035b8:	f04f 0c01 	mov.w	ip, #1
 80035bc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80035c0:	e7e8      	b.n	8003594 <_strtol_l.constprop.0+0x6c>
 80035c2:	2c2b      	cmp	r4, #43	; 0x2b
 80035c4:	bf04      	itt	eq
 80035c6:	782c      	ldrbeq	r4, [r5, #0]
 80035c8:	1cb5      	addeq	r5, r6, #2
 80035ca:	e7ca      	b.n	8003562 <_strtol_l.constprop.0+0x3a>
 80035cc:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80035d0:	f1be 0f19 	cmp.w	lr, #25
 80035d4:	d801      	bhi.n	80035da <_strtol_l.constprop.0+0xb2>
 80035d6:	3c37      	subs	r4, #55	; 0x37
 80035d8:	e7e2      	b.n	80035a0 <_strtol_l.constprop.0+0x78>
 80035da:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80035de:	f1be 0f19 	cmp.w	lr, #25
 80035e2:	d804      	bhi.n	80035ee <_strtol_l.constprop.0+0xc6>
 80035e4:	3c57      	subs	r4, #87	; 0x57
 80035e6:	e7db      	b.n	80035a0 <_strtol_l.constprop.0+0x78>
 80035e8:	f04f 3cff 	mov.w	ip, #4294967295
 80035ec:	e7e6      	b.n	80035bc <_strtol_l.constprop.0+0x94>
 80035ee:	f1bc 0f00 	cmp.w	ip, #0
 80035f2:	da05      	bge.n	8003600 <_strtol_l.constprop.0+0xd8>
 80035f4:	2322      	movs	r3, #34	; 0x22
 80035f6:	6003      	str	r3, [r0, #0]
 80035f8:	4646      	mov	r6, r8
 80035fa:	b942      	cbnz	r2, 800360e <_strtol_l.constprop.0+0xe6>
 80035fc:	4630      	mov	r0, r6
 80035fe:	e79e      	b.n	800353e <_strtol_l.constprop.0+0x16>
 8003600:	b107      	cbz	r7, 8003604 <_strtol_l.constprop.0+0xdc>
 8003602:	4276      	negs	r6, r6
 8003604:	2a00      	cmp	r2, #0
 8003606:	d0f9      	beq.n	80035fc <_strtol_l.constprop.0+0xd4>
 8003608:	f1bc 0f00 	cmp.w	ip, #0
 800360c:	d000      	beq.n	8003610 <_strtol_l.constprop.0+0xe8>
 800360e:	1e69      	subs	r1, r5, #1
 8003610:	6011      	str	r1, [r2, #0]
 8003612:	e7f3      	b.n	80035fc <_strtol_l.constprop.0+0xd4>
 8003614:	2430      	movs	r4, #48	; 0x30
 8003616:	2b00      	cmp	r3, #0
 8003618:	d1b1      	bne.n	800357e <_strtol_l.constprop.0+0x56>
 800361a:	2308      	movs	r3, #8
 800361c:	e7af      	b.n	800357e <_strtol_l.constprop.0+0x56>
 800361e:	2c30      	cmp	r4, #48	; 0x30
 8003620:	d0a5      	beq.n	800356e <_strtol_l.constprop.0+0x46>
 8003622:	230a      	movs	r3, #10
 8003624:	e7ab      	b.n	800357e <_strtol_l.constprop.0+0x56>
 8003626:	bf00      	nop
 8003628:	08005402 	.word	0x08005402

0800362c <_strtol_r>:
 800362c:	f7ff bf7c 	b.w	8003528 <_strtol_l.constprop.0>

08003630 <strtol>:
 8003630:	4613      	mov	r3, r2
 8003632:	460a      	mov	r2, r1
 8003634:	4601      	mov	r1, r0
 8003636:	4802      	ldr	r0, [pc, #8]	; (8003640 <strtol+0x10>)
 8003638:	6800      	ldr	r0, [r0, #0]
 800363a:	f7ff bf75 	b.w	8003528 <_strtol_l.constprop.0>
 800363e:	bf00      	nop
 8003640:	2000000c 	.word	0x2000000c

08003644 <__utoa>:
 8003644:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003646:	4c1f      	ldr	r4, [pc, #124]	; (80036c4 <__utoa+0x80>)
 8003648:	b08b      	sub	sp, #44	; 0x2c
 800364a:	4605      	mov	r5, r0
 800364c:	460b      	mov	r3, r1
 800364e:	466e      	mov	r6, sp
 8003650:	f104 0c20 	add.w	ip, r4, #32
 8003654:	6820      	ldr	r0, [r4, #0]
 8003656:	6861      	ldr	r1, [r4, #4]
 8003658:	4637      	mov	r7, r6
 800365a:	c703      	stmia	r7!, {r0, r1}
 800365c:	3408      	adds	r4, #8
 800365e:	4564      	cmp	r4, ip
 8003660:	463e      	mov	r6, r7
 8003662:	d1f7      	bne.n	8003654 <__utoa+0x10>
 8003664:	7921      	ldrb	r1, [r4, #4]
 8003666:	7139      	strb	r1, [r7, #4]
 8003668:	1e91      	subs	r1, r2, #2
 800366a:	6820      	ldr	r0, [r4, #0]
 800366c:	6038      	str	r0, [r7, #0]
 800366e:	2922      	cmp	r1, #34	; 0x22
 8003670:	f04f 0100 	mov.w	r1, #0
 8003674:	d904      	bls.n	8003680 <__utoa+0x3c>
 8003676:	7019      	strb	r1, [r3, #0]
 8003678:	460b      	mov	r3, r1
 800367a:	4618      	mov	r0, r3
 800367c:	b00b      	add	sp, #44	; 0x2c
 800367e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003680:	1e58      	subs	r0, r3, #1
 8003682:	4684      	mov	ip, r0
 8003684:	fbb5 f7f2 	udiv	r7, r5, r2
 8003688:	fb02 5617 	mls	r6, r2, r7, r5
 800368c:	3628      	adds	r6, #40	; 0x28
 800368e:	446e      	add	r6, sp
 8003690:	460c      	mov	r4, r1
 8003692:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8003696:	f80c 6f01 	strb.w	r6, [ip, #1]!
 800369a:	462e      	mov	r6, r5
 800369c:	42b2      	cmp	r2, r6
 800369e:	f101 0101 	add.w	r1, r1, #1
 80036a2:	463d      	mov	r5, r7
 80036a4:	d9ee      	bls.n	8003684 <__utoa+0x40>
 80036a6:	2200      	movs	r2, #0
 80036a8:	545a      	strb	r2, [r3, r1]
 80036aa:	1919      	adds	r1, r3, r4
 80036ac:	1aa5      	subs	r5, r4, r2
 80036ae:	42aa      	cmp	r2, r5
 80036b0:	dae3      	bge.n	800367a <__utoa+0x36>
 80036b2:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 80036b6:	780e      	ldrb	r6, [r1, #0]
 80036b8:	7006      	strb	r6, [r0, #0]
 80036ba:	3201      	adds	r2, #1
 80036bc:	f801 5901 	strb.w	r5, [r1], #-1
 80036c0:	e7f4      	b.n	80036ac <__utoa+0x68>
 80036c2:	bf00      	nop
 80036c4:	080053dc 	.word	0x080053dc

080036c8 <__swbuf_r>:
 80036c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036ca:	460e      	mov	r6, r1
 80036cc:	4614      	mov	r4, r2
 80036ce:	4605      	mov	r5, r0
 80036d0:	b118      	cbz	r0, 80036da <__swbuf_r+0x12>
 80036d2:	6983      	ldr	r3, [r0, #24]
 80036d4:	b90b      	cbnz	r3, 80036da <__swbuf_r+0x12>
 80036d6:	f000 f9e3 	bl	8003aa0 <__sinit>
 80036da:	4b21      	ldr	r3, [pc, #132]	; (8003760 <__swbuf_r+0x98>)
 80036dc:	429c      	cmp	r4, r3
 80036de:	d12b      	bne.n	8003738 <__swbuf_r+0x70>
 80036e0:	686c      	ldr	r4, [r5, #4]
 80036e2:	69a3      	ldr	r3, [r4, #24]
 80036e4:	60a3      	str	r3, [r4, #8]
 80036e6:	89a3      	ldrh	r3, [r4, #12]
 80036e8:	071a      	lsls	r2, r3, #28
 80036ea:	d52f      	bpl.n	800374c <__swbuf_r+0x84>
 80036ec:	6923      	ldr	r3, [r4, #16]
 80036ee:	b36b      	cbz	r3, 800374c <__swbuf_r+0x84>
 80036f0:	6923      	ldr	r3, [r4, #16]
 80036f2:	6820      	ldr	r0, [r4, #0]
 80036f4:	1ac0      	subs	r0, r0, r3
 80036f6:	6963      	ldr	r3, [r4, #20]
 80036f8:	b2f6      	uxtb	r6, r6
 80036fa:	4283      	cmp	r3, r0
 80036fc:	4637      	mov	r7, r6
 80036fe:	dc04      	bgt.n	800370a <__swbuf_r+0x42>
 8003700:	4621      	mov	r1, r4
 8003702:	4628      	mov	r0, r5
 8003704:	f000 f926 	bl	8003954 <_fflush_r>
 8003708:	bb30      	cbnz	r0, 8003758 <__swbuf_r+0x90>
 800370a:	68a3      	ldr	r3, [r4, #8]
 800370c:	3b01      	subs	r3, #1
 800370e:	60a3      	str	r3, [r4, #8]
 8003710:	6823      	ldr	r3, [r4, #0]
 8003712:	1c5a      	adds	r2, r3, #1
 8003714:	6022      	str	r2, [r4, #0]
 8003716:	701e      	strb	r6, [r3, #0]
 8003718:	6963      	ldr	r3, [r4, #20]
 800371a:	3001      	adds	r0, #1
 800371c:	4283      	cmp	r3, r0
 800371e:	d004      	beq.n	800372a <__swbuf_r+0x62>
 8003720:	89a3      	ldrh	r3, [r4, #12]
 8003722:	07db      	lsls	r3, r3, #31
 8003724:	d506      	bpl.n	8003734 <__swbuf_r+0x6c>
 8003726:	2e0a      	cmp	r6, #10
 8003728:	d104      	bne.n	8003734 <__swbuf_r+0x6c>
 800372a:	4621      	mov	r1, r4
 800372c:	4628      	mov	r0, r5
 800372e:	f000 f911 	bl	8003954 <_fflush_r>
 8003732:	b988      	cbnz	r0, 8003758 <__swbuf_r+0x90>
 8003734:	4638      	mov	r0, r7
 8003736:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003738:	4b0a      	ldr	r3, [pc, #40]	; (8003764 <__swbuf_r+0x9c>)
 800373a:	429c      	cmp	r4, r3
 800373c:	d101      	bne.n	8003742 <__swbuf_r+0x7a>
 800373e:	68ac      	ldr	r4, [r5, #8]
 8003740:	e7cf      	b.n	80036e2 <__swbuf_r+0x1a>
 8003742:	4b09      	ldr	r3, [pc, #36]	; (8003768 <__swbuf_r+0xa0>)
 8003744:	429c      	cmp	r4, r3
 8003746:	bf08      	it	eq
 8003748:	68ec      	ldreq	r4, [r5, #12]
 800374a:	e7ca      	b.n	80036e2 <__swbuf_r+0x1a>
 800374c:	4621      	mov	r1, r4
 800374e:	4628      	mov	r0, r5
 8003750:	f000 f80c 	bl	800376c <__swsetup_r>
 8003754:	2800      	cmp	r0, #0
 8003756:	d0cb      	beq.n	80036f0 <__swbuf_r+0x28>
 8003758:	f04f 37ff 	mov.w	r7, #4294967295
 800375c:	e7ea      	b.n	8003734 <__swbuf_r+0x6c>
 800375e:	bf00      	nop
 8003760:	08005524 	.word	0x08005524
 8003764:	08005544 	.word	0x08005544
 8003768:	08005504 	.word	0x08005504

0800376c <__swsetup_r>:
 800376c:	4b32      	ldr	r3, [pc, #200]	; (8003838 <__swsetup_r+0xcc>)
 800376e:	b570      	push	{r4, r5, r6, lr}
 8003770:	681d      	ldr	r5, [r3, #0]
 8003772:	4606      	mov	r6, r0
 8003774:	460c      	mov	r4, r1
 8003776:	b125      	cbz	r5, 8003782 <__swsetup_r+0x16>
 8003778:	69ab      	ldr	r3, [r5, #24]
 800377a:	b913      	cbnz	r3, 8003782 <__swsetup_r+0x16>
 800377c:	4628      	mov	r0, r5
 800377e:	f000 f98f 	bl	8003aa0 <__sinit>
 8003782:	4b2e      	ldr	r3, [pc, #184]	; (800383c <__swsetup_r+0xd0>)
 8003784:	429c      	cmp	r4, r3
 8003786:	d10f      	bne.n	80037a8 <__swsetup_r+0x3c>
 8003788:	686c      	ldr	r4, [r5, #4]
 800378a:	89a3      	ldrh	r3, [r4, #12]
 800378c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003790:	0719      	lsls	r1, r3, #28
 8003792:	d42c      	bmi.n	80037ee <__swsetup_r+0x82>
 8003794:	06dd      	lsls	r5, r3, #27
 8003796:	d411      	bmi.n	80037bc <__swsetup_r+0x50>
 8003798:	2309      	movs	r3, #9
 800379a:	6033      	str	r3, [r6, #0]
 800379c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80037a0:	81a3      	strh	r3, [r4, #12]
 80037a2:	f04f 30ff 	mov.w	r0, #4294967295
 80037a6:	e03e      	b.n	8003826 <__swsetup_r+0xba>
 80037a8:	4b25      	ldr	r3, [pc, #148]	; (8003840 <__swsetup_r+0xd4>)
 80037aa:	429c      	cmp	r4, r3
 80037ac:	d101      	bne.n	80037b2 <__swsetup_r+0x46>
 80037ae:	68ac      	ldr	r4, [r5, #8]
 80037b0:	e7eb      	b.n	800378a <__swsetup_r+0x1e>
 80037b2:	4b24      	ldr	r3, [pc, #144]	; (8003844 <__swsetup_r+0xd8>)
 80037b4:	429c      	cmp	r4, r3
 80037b6:	bf08      	it	eq
 80037b8:	68ec      	ldreq	r4, [r5, #12]
 80037ba:	e7e6      	b.n	800378a <__swsetup_r+0x1e>
 80037bc:	0758      	lsls	r0, r3, #29
 80037be:	d512      	bpl.n	80037e6 <__swsetup_r+0x7a>
 80037c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80037c2:	b141      	cbz	r1, 80037d6 <__swsetup_r+0x6a>
 80037c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80037c8:	4299      	cmp	r1, r3
 80037ca:	d002      	beq.n	80037d2 <__swsetup_r+0x66>
 80037cc:	4630      	mov	r0, r6
 80037ce:	f000 fa91 	bl	8003cf4 <_free_r>
 80037d2:	2300      	movs	r3, #0
 80037d4:	6363      	str	r3, [r4, #52]	; 0x34
 80037d6:	89a3      	ldrh	r3, [r4, #12]
 80037d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80037dc:	81a3      	strh	r3, [r4, #12]
 80037de:	2300      	movs	r3, #0
 80037e0:	6063      	str	r3, [r4, #4]
 80037e2:	6923      	ldr	r3, [r4, #16]
 80037e4:	6023      	str	r3, [r4, #0]
 80037e6:	89a3      	ldrh	r3, [r4, #12]
 80037e8:	f043 0308 	orr.w	r3, r3, #8
 80037ec:	81a3      	strh	r3, [r4, #12]
 80037ee:	6923      	ldr	r3, [r4, #16]
 80037f0:	b94b      	cbnz	r3, 8003806 <__swsetup_r+0x9a>
 80037f2:	89a3      	ldrh	r3, [r4, #12]
 80037f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80037f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037fc:	d003      	beq.n	8003806 <__swsetup_r+0x9a>
 80037fe:	4621      	mov	r1, r4
 8003800:	4630      	mov	r0, r6
 8003802:	f000 fa2f 	bl	8003c64 <__smakebuf_r>
 8003806:	89a0      	ldrh	r0, [r4, #12]
 8003808:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800380c:	f010 0301 	ands.w	r3, r0, #1
 8003810:	d00a      	beq.n	8003828 <__swsetup_r+0xbc>
 8003812:	2300      	movs	r3, #0
 8003814:	60a3      	str	r3, [r4, #8]
 8003816:	6963      	ldr	r3, [r4, #20]
 8003818:	425b      	negs	r3, r3
 800381a:	61a3      	str	r3, [r4, #24]
 800381c:	6923      	ldr	r3, [r4, #16]
 800381e:	b943      	cbnz	r3, 8003832 <__swsetup_r+0xc6>
 8003820:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003824:	d1ba      	bne.n	800379c <__swsetup_r+0x30>
 8003826:	bd70      	pop	{r4, r5, r6, pc}
 8003828:	0781      	lsls	r1, r0, #30
 800382a:	bf58      	it	pl
 800382c:	6963      	ldrpl	r3, [r4, #20]
 800382e:	60a3      	str	r3, [r4, #8]
 8003830:	e7f4      	b.n	800381c <__swsetup_r+0xb0>
 8003832:	2000      	movs	r0, #0
 8003834:	e7f7      	b.n	8003826 <__swsetup_r+0xba>
 8003836:	bf00      	nop
 8003838:	2000000c 	.word	0x2000000c
 800383c:	08005524 	.word	0x08005524
 8003840:	08005544 	.word	0x08005544
 8003844:	08005504 	.word	0x08005504

08003848 <__sflush_r>:
 8003848:	898a      	ldrh	r2, [r1, #12]
 800384a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800384e:	4605      	mov	r5, r0
 8003850:	0710      	lsls	r0, r2, #28
 8003852:	460c      	mov	r4, r1
 8003854:	d458      	bmi.n	8003908 <__sflush_r+0xc0>
 8003856:	684b      	ldr	r3, [r1, #4]
 8003858:	2b00      	cmp	r3, #0
 800385a:	dc05      	bgt.n	8003868 <__sflush_r+0x20>
 800385c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800385e:	2b00      	cmp	r3, #0
 8003860:	dc02      	bgt.n	8003868 <__sflush_r+0x20>
 8003862:	2000      	movs	r0, #0
 8003864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003868:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800386a:	2e00      	cmp	r6, #0
 800386c:	d0f9      	beq.n	8003862 <__sflush_r+0x1a>
 800386e:	2300      	movs	r3, #0
 8003870:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003874:	682f      	ldr	r7, [r5, #0]
 8003876:	602b      	str	r3, [r5, #0]
 8003878:	d032      	beq.n	80038e0 <__sflush_r+0x98>
 800387a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800387c:	89a3      	ldrh	r3, [r4, #12]
 800387e:	075a      	lsls	r2, r3, #29
 8003880:	d505      	bpl.n	800388e <__sflush_r+0x46>
 8003882:	6863      	ldr	r3, [r4, #4]
 8003884:	1ac0      	subs	r0, r0, r3
 8003886:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003888:	b10b      	cbz	r3, 800388e <__sflush_r+0x46>
 800388a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800388c:	1ac0      	subs	r0, r0, r3
 800388e:	2300      	movs	r3, #0
 8003890:	4602      	mov	r2, r0
 8003892:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003894:	6a21      	ldr	r1, [r4, #32]
 8003896:	4628      	mov	r0, r5
 8003898:	47b0      	blx	r6
 800389a:	1c43      	adds	r3, r0, #1
 800389c:	89a3      	ldrh	r3, [r4, #12]
 800389e:	d106      	bne.n	80038ae <__sflush_r+0x66>
 80038a0:	6829      	ldr	r1, [r5, #0]
 80038a2:	291d      	cmp	r1, #29
 80038a4:	d82c      	bhi.n	8003900 <__sflush_r+0xb8>
 80038a6:	4a2a      	ldr	r2, [pc, #168]	; (8003950 <__sflush_r+0x108>)
 80038a8:	40ca      	lsrs	r2, r1
 80038aa:	07d6      	lsls	r6, r2, #31
 80038ac:	d528      	bpl.n	8003900 <__sflush_r+0xb8>
 80038ae:	2200      	movs	r2, #0
 80038b0:	6062      	str	r2, [r4, #4]
 80038b2:	04d9      	lsls	r1, r3, #19
 80038b4:	6922      	ldr	r2, [r4, #16]
 80038b6:	6022      	str	r2, [r4, #0]
 80038b8:	d504      	bpl.n	80038c4 <__sflush_r+0x7c>
 80038ba:	1c42      	adds	r2, r0, #1
 80038bc:	d101      	bne.n	80038c2 <__sflush_r+0x7a>
 80038be:	682b      	ldr	r3, [r5, #0]
 80038c0:	b903      	cbnz	r3, 80038c4 <__sflush_r+0x7c>
 80038c2:	6560      	str	r0, [r4, #84]	; 0x54
 80038c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80038c6:	602f      	str	r7, [r5, #0]
 80038c8:	2900      	cmp	r1, #0
 80038ca:	d0ca      	beq.n	8003862 <__sflush_r+0x1a>
 80038cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80038d0:	4299      	cmp	r1, r3
 80038d2:	d002      	beq.n	80038da <__sflush_r+0x92>
 80038d4:	4628      	mov	r0, r5
 80038d6:	f000 fa0d 	bl	8003cf4 <_free_r>
 80038da:	2000      	movs	r0, #0
 80038dc:	6360      	str	r0, [r4, #52]	; 0x34
 80038de:	e7c1      	b.n	8003864 <__sflush_r+0x1c>
 80038e0:	6a21      	ldr	r1, [r4, #32]
 80038e2:	2301      	movs	r3, #1
 80038e4:	4628      	mov	r0, r5
 80038e6:	47b0      	blx	r6
 80038e8:	1c41      	adds	r1, r0, #1
 80038ea:	d1c7      	bne.n	800387c <__sflush_r+0x34>
 80038ec:	682b      	ldr	r3, [r5, #0]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d0c4      	beq.n	800387c <__sflush_r+0x34>
 80038f2:	2b1d      	cmp	r3, #29
 80038f4:	d001      	beq.n	80038fa <__sflush_r+0xb2>
 80038f6:	2b16      	cmp	r3, #22
 80038f8:	d101      	bne.n	80038fe <__sflush_r+0xb6>
 80038fa:	602f      	str	r7, [r5, #0]
 80038fc:	e7b1      	b.n	8003862 <__sflush_r+0x1a>
 80038fe:	89a3      	ldrh	r3, [r4, #12]
 8003900:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003904:	81a3      	strh	r3, [r4, #12]
 8003906:	e7ad      	b.n	8003864 <__sflush_r+0x1c>
 8003908:	690f      	ldr	r7, [r1, #16]
 800390a:	2f00      	cmp	r7, #0
 800390c:	d0a9      	beq.n	8003862 <__sflush_r+0x1a>
 800390e:	0793      	lsls	r3, r2, #30
 8003910:	680e      	ldr	r6, [r1, #0]
 8003912:	bf08      	it	eq
 8003914:	694b      	ldreq	r3, [r1, #20]
 8003916:	600f      	str	r7, [r1, #0]
 8003918:	bf18      	it	ne
 800391a:	2300      	movne	r3, #0
 800391c:	eba6 0807 	sub.w	r8, r6, r7
 8003920:	608b      	str	r3, [r1, #8]
 8003922:	f1b8 0f00 	cmp.w	r8, #0
 8003926:	dd9c      	ble.n	8003862 <__sflush_r+0x1a>
 8003928:	6a21      	ldr	r1, [r4, #32]
 800392a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800392c:	4643      	mov	r3, r8
 800392e:	463a      	mov	r2, r7
 8003930:	4628      	mov	r0, r5
 8003932:	47b0      	blx	r6
 8003934:	2800      	cmp	r0, #0
 8003936:	dc06      	bgt.n	8003946 <__sflush_r+0xfe>
 8003938:	89a3      	ldrh	r3, [r4, #12]
 800393a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800393e:	81a3      	strh	r3, [r4, #12]
 8003940:	f04f 30ff 	mov.w	r0, #4294967295
 8003944:	e78e      	b.n	8003864 <__sflush_r+0x1c>
 8003946:	4407      	add	r7, r0
 8003948:	eba8 0800 	sub.w	r8, r8, r0
 800394c:	e7e9      	b.n	8003922 <__sflush_r+0xda>
 800394e:	bf00      	nop
 8003950:	20400001 	.word	0x20400001

08003954 <_fflush_r>:
 8003954:	b538      	push	{r3, r4, r5, lr}
 8003956:	690b      	ldr	r3, [r1, #16]
 8003958:	4605      	mov	r5, r0
 800395a:	460c      	mov	r4, r1
 800395c:	b913      	cbnz	r3, 8003964 <_fflush_r+0x10>
 800395e:	2500      	movs	r5, #0
 8003960:	4628      	mov	r0, r5
 8003962:	bd38      	pop	{r3, r4, r5, pc}
 8003964:	b118      	cbz	r0, 800396e <_fflush_r+0x1a>
 8003966:	6983      	ldr	r3, [r0, #24]
 8003968:	b90b      	cbnz	r3, 800396e <_fflush_r+0x1a>
 800396a:	f000 f899 	bl	8003aa0 <__sinit>
 800396e:	4b14      	ldr	r3, [pc, #80]	; (80039c0 <_fflush_r+0x6c>)
 8003970:	429c      	cmp	r4, r3
 8003972:	d11b      	bne.n	80039ac <_fflush_r+0x58>
 8003974:	686c      	ldr	r4, [r5, #4]
 8003976:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d0ef      	beq.n	800395e <_fflush_r+0xa>
 800397e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003980:	07d0      	lsls	r0, r2, #31
 8003982:	d404      	bmi.n	800398e <_fflush_r+0x3a>
 8003984:	0599      	lsls	r1, r3, #22
 8003986:	d402      	bmi.n	800398e <_fflush_r+0x3a>
 8003988:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800398a:	f000 f944 	bl	8003c16 <__retarget_lock_acquire_recursive>
 800398e:	4628      	mov	r0, r5
 8003990:	4621      	mov	r1, r4
 8003992:	f7ff ff59 	bl	8003848 <__sflush_r>
 8003996:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003998:	07da      	lsls	r2, r3, #31
 800399a:	4605      	mov	r5, r0
 800399c:	d4e0      	bmi.n	8003960 <_fflush_r+0xc>
 800399e:	89a3      	ldrh	r3, [r4, #12]
 80039a0:	059b      	lsls	r3, r3, #22
 80039a2:	d4dd      	bmi.n	8003960 <_fflush_r+0xc>
 80039a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80039a6:	f000 f937 	bl	8003c18 <__retarget_lock_release_recursive>
 80039aa:	e7d9      	b.n	8003960 <_fflush_r+0xc>
 80039ac:	4b05      	ldr	r3, [pc, #20]	; (80039c4 <_fflush_r+0x70>)
 80039ae:	429c      	cmp	r4, r3
 80039b0:	d101      	bne.n	80039b6 <_fflush_r+0x62>
 80039b2:	68ac      	ldr	r4, [r5, #8]
 80039b4:	e7df      	b.n	8003976 <_fflush_r+0x22>
 80039b6:	4b04      	ldr	r3, [pc, #16]	; (80039c8 <_fflush_r+0x74>)
 80039b8:	429c      	cmp	r4, r3
 80039ba:	bf08      	it	eq
 80039bc:	68ec      	ldreq	r4, [r5, #12]
 80039be:	e7da      	b.n	8003976 <_fflush_r+0x22>
 80039c0:	08005524 	.word	0x08005524
 80039c4:	08005544 	.word	0x08005544
 80039c8:	08005504 	.word	0x08005504

080039cc <fflush>:
 80039cc:	4601      	mov	r1, r0
 80039ce:	b920      	cbnz	r0, 80039da <fflush+0xe>
 80039d0:	4b04      	ldr	r3, [pc, #16]	; (80039e4 <fflush+0x18>)
 80039d2:	4905      	ldr	r1, [pc, #20]	; (80039e8 <fflush+0x1c>)
 80039d4:	6818      	ldr	r0, [r3, #0]
 80039d6:	f000 b8fe 	b.w	8003bd6 <_fwalk_reent>
 80039da:	4b04      	ldr	r3, [pc, #16]	; (80039ec <fflush+0x20>)
 80039dc:	6818      	ldr	r0, [r3, #0]
 80039de:	f7ff bfb9 	b.w	8003954 <_fflush_r>
 80039e2:	bf00      	nop
 80039e4:	080053d8 	.word	0x080053d8
 80039e8:	08003955 	.word	0x08003955
 80039ec:	2000000c 	.word	0x2000000c

080039f0 <std>:
 80039f0:	2300      	movs	r3, #0
 80039f2:	b510      	push	{r4, lr}
 80039f4:	4604      	mov	r4, r0
 80039f6:	e9c0 3300 	strd	r3, r3, [r0]
 80039fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80039fe:	6083      	str	r3, [r0, #8]
 8003a00:	8181      	strh	r1, [r0, #12]
 8003a02:	6643      	str	r3, [r0, #100]	; 0x64
 8003a04:	81c2      	strh	r2, [r0, #14]
 8003a06:	6183      	str	r3, [r0, #24]
 8003a08:	4619      	mov	r1, r3
 8003a0a:	2208      	movs	r2, #8
 8003a0c:	305c      	adds	r0, #92	; 0x5c
 8003a0e:	f7ff fc17 	bl	8003240 <memset>
 8003a12:	4b05      	ldr	r3, [pc, #20]	; (8003a28 <std+0x38>)
 8003a14:	6263      	str	r3, [r4, #36]	; 0x24
 8003a16:	4b05      	ldr	r3, [pc, #20]	; (8003a2c <std+0x3c>)
 8003a18:	62a3      	str	r3, [r4, #40]	; 0x28
 8003a1a:	4b05      	ldr	r3, [pc, #20]	; (8003a30 <std+0x40>)
 8003a1c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003a1e:	4b05      	ldr	r3, [pc, #20]	; (8003a34 <std+0x44>)
 8003a20:	6224      	str	r4, [r4, #32]
 8003a22:	6323      	str	r3, [r4, #48]	; 0x30
 8003a24:	bd10      	pop	{r4, pc}
 8003a26:	bf00      	nop
 8003a28:	08004c89 	.word	0x08004c89
 8003a2c:	08004cab 	.word	0x08004cab
 8003a30:	08004ce3 	.word	0x08004ce3
 8003a34:	08004d07 	.word	0x08004d07

08003a38 <_cleanup_r>:
 8003a38:	4901      	ldr	r1, [pc, #4]	; (8003a40 <_cleanup_r+0x8>)
 8003a3a:	f000 b8cc 	b.w	8003bd6 <_fwalk_reent>
 8003a3e:	bf00      	nop
 8003a40:	08003955 	.word	0x08003955

08003a44 <__sfmoreglue>:
 8003a44:	b570      	push	{r4, r5, r6, lr}
 8003a46:	2268      	movs	r2, #104	; 0x68
 8003a48:	1e4d      	subs	r5, r1, #1
 8003a4a:	4355      	muls	r5, r2
 8003a4c:	460e      	mov	r6, r1
 8003a4e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003a52:	f000 f9bb 	bl	8003dcc <_malloc_r>
 8003a56:	4604      	mov	r4, r0
 8003a58:	b140      	cbz	r0, 8003a6c <__sfmoreglue+0x28>
 8003a5a:	2100      	movs	r1, #0
 8003a5c:	e9c0 1600 	strd	r1, r6, [r0]
 8003a60:	300c      	adds	r0, #12
 8003a62:	60a0      	str	r0, [r4, #8]
 8003a64:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003a68:	f7ff fbea 	bl	8003240 <memset>
 8003a6c:	4620      	mov	r0, r4
 8003a6e:	bd70      	pop	{r4, r5, r6, pc}

08003a70 <__sfp_lock_acquire>:
 8003a70:	4801      	ldr	r0, [pc, #4]	; (8003a78 <__sfp_lock_acquire+0x8>)
 8003a72:	f000 b8d0 	b.w	8003c16 <__retarget_lock_acquire_recursive>
 8003a76:	bf00      	nop
 8003a78:	20000121 	.word	0x20000121

08003a7c <__sfp_lock_release>:
 8003a7c:	4801      	ldr	r0, [pc, #4]	; (8003a84 <__sfp_lock_release+0x8>)
 8003a7e:	f000 b8cb 	b.w	8003c18 <__retarget_lock_release_recursive>
 8003a82:	bf00      	nop
 8003a84:	20000121 	.word	0x20000121

08003a88 <__sinit_lock_acquire>:
 8003a88:	4801      	ldr	r0, [pc, #4]	; (8003a90 <__sinit_lock_acquire+0x8>)
 8003a8a:	f000 b8c4 	b.w	8003c16 <__retarget_lock_acquire_recursive>
 8003a8e:	bf00      	nop
 8003a90:	20000122 	.word	0x20000122

08003a94 <__sinit_lock_release>:
 8003a94:	4801      	ldr	r0, [pc, #4]	; (8003a9c <__sinit_lock_release+0x8>)
 8003a96:	f000 b8bf 	b.w	8003c18 <__retarget_lock_release_recursive>
 8003a9a:	bf00      	nop
 8003a9c:	20000122 	.word	0x20000122

08003aa0 <__sinit>:
 8003aa0:	b510      	push	{r4, lr}
 8003aa2:	4604      	mov	r4, r0
 8003aa4:	f7ff fff0 	bl	8003a88 <__sinit_lock_acquire>
 8003aa8:	69a3      	ldr	r3, [r4, #24]
 8003aaa:	b11b      	cbz	r3, 8003ab4 <__sinit+0x14>
 8003aac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ab0:	f7ff bff0 	b.w	8003a94 <__sinit_lock_release>
 8003ab4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003ab8:	6523      	str	r3, [r4, #80]	; 0x50
 8003aba:	4b13      	ldr	r3, [pc, #76]	; (8003b08 <__sinit+0x68>)
 8003abc:	4a13      	ldr	r2, [pc, #76]	; (8003b0c <__sinit+0x6c>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	62a2      	str	r2, [r4, #40]	; 0x28
 8003ac2:	42a3      	cmp	r3, r4
 8003ac4:	bf04      	itt	eq
 8003ac6:	2301      	moveq	r3, #1
 8003ac8:	61a3      	streq	r3, [r4, #24]
 8003aca:	4620      	mov	r0, r4
 8003acc:	f000 f820 	bl	8003b10 <__sfp>
 8003ad0:	6060      	str	r0, [r4, #4]
 8003ad2:	4620      	mov	r0, r4
 8003ad4:	f000 f81c 	bl	8003b10 <__sfp>
 8003ad8:	60a0      	str	r0, [r4, #8]
 8003ada:	4620      	mov	r0, r4
 8003adc:	f000 f818 	bl	8003b10 <__sfp>
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	60e0      	str	r0, [r4, #12]
 8003ae4:	2104      	movs	r1, #4
 8003ae6:	6860      	ldr	r0, [r4, #4]
 8003ae8:	f7ff ff82 	bl	80039f0 <std>
 8003aec:	68a0      	ldr	r0, [r4, #8]
 8003aee:	2201      	movs	r2, #1
 8003af0:	2109      	movs	r1, #9
 8003af2:	f7ff ff7d 	bl	80039f0 <std>
 8003af6:	68e0      	ldr	r0, [r4, #12]
 8003af8:	2202      	movs	r2, #2
 8003afa:	2112      	movs	r1, #18
 8003afc:	f7ff ff78 	bl	80039f0 <std>
 8003b00:	2301      	movs	r3, #1
 8003b02:	61a3      	str	r3, [r4, #24]
 8003b04:	e7d2      	b.n	8003aac <__sinit+0xc>
 8003b06:	bf00      	nop
 8003b08:	080053d8 	.word	0x080053d8
 8003b0c:	08003a39 	.word	0x08003a39

08003b10 <__sfp>:
 8003b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b12:	4607      	mov	r7, r0
 8003b14:	f7ff ffac 	bl	8003a70 <__sfp_lock_acquire>
 8003b18:	4b1e      	ldr	r3, [pc, #120]	; (8003b94 <__sfp+0x84>)
 8003b1a:	681e      	ldr	r6, [r3, #0]
 8003b1c:	69b3      	ldr	r3, [r6, #24]
 8003b1e:	b913      	cbnz	r3, 8003b26 <__sfp+0x16>
 8003b20:	4630      	mov	r0, r6
 8003b22:	f7ff ffbd 	bl	8003aa0 <__sinit>
 8003b26:	3648      	adds	r6, #72	; 0x48
 8003b28:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003b2c:	3b01      	subs	r3, #1
 8003b2e:	d503      	bpl.n	8003b38 <__sfp+0x28>
 8003b30:	6833      	ldr	r3, [r6, #0]
 8003b32:	b30b      	cbz	r3, 8003b78 <__sfp+0x68>
 8003b34:	6836      	ldr	r6, [r6, #0]
 8003b36:	e7f7      	b.n	8003b28 <__sfp+0x18>
 8003b38:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003b3c:	b9d5      	cbnz	r5, 8003b74 <__sfp+0x64>
 8003b3e:	4b16      	ldr	r3, [pc, #88]	; (8003b98 <__sfp+0x88>)
 8003b40:	60e3      	str	r3, [r4, #12]
 8003b42:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003b46:	6665      	str	r5, [r4, #100]	; 0x64
 8003b48:	f000 f864 	bl	8003c14 <__retarget_lock_init_recursive>
 8003b4c:	f7ff ff96 	bl	8003a7c <__sfp_lock_release>
 8003b50:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003b54:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003b58:	6025      	str	r5, [r4, #0]
 8003b5a:	61a5      	str	r5, [r4, #24]
 8003b5c:	2208      	movs	r2, #8
 8003b5e:	4629      	mov	r1, r5
 8003b60:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003b64:	f7ff fb6c 	bl	8003240 <memset>
 8003b68:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003b6c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003b70:	4620      	mov	r0, r4
 8003b72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b74:	3468      	adds	r4, #104	; 0x68
 8003b76:	e7d9      	b.n	8003b2c <__sfp+0x1c>
 8003b78:	2104      	movs	r1, #4
 8003b7a:	4638      	mov	r0, r7
 8003b7c:	f7ff ff62 	bl	8003a44 <__sfmoreglue>
 8003b80:	4604      	mov	r4, r0
 8003b82:	6030      	str	r0, [r6, #0]
 8003b84:	2800      	cmp	r0, #0
 8003b86:	d1d5      	bne.n	8003b34 <__sfp+0x24>
 8003b88:	f7ff ff78 	bl	8003a7c <__sfp_lock_release>
 8003b8c:	230c      	movs	r3, #12
 8003b8e:	603b      	str	r3, [r7, #0]
 8003b90:	e7ee      	b.n	8003b70 <__sfp+0x60>
 8003b92:	bf00      	nop
 8003b94:	080053d8 	.word	0x080053d8
 8003b98:	ffff0001 	.word	0xffff0001

08003b9c <_fwalk>:
 8003b9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ba0:	460f      	mov	r7, r1
 8003ba2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003ba6:	2600      	movs	r6, #0
 8003ba8:	e9d4 8501 	ldrd	r8, r5, [r4, #4]
 8003bac:	f1b8 0801 	subs.w	r8, r8, #1
 8003bb0:	d505      	bpl.n	8003bbe <_fwalk+0x22>
 8003bb2:	6824      	ldr	r4, [r4, #0]
 8003bb4:	2c00      	cmp	r4, #0
 8003bb6:	d1f7      	bne.n	8003ba8 <_fwalk+0xc>
 8003bb8:	4630      	mov	r0, r6
 8003bba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003bbe:	89ab      	ldrh	r3, [r5, #12]
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d906      	bls.n	8003bd2 <_fwalk+0x36>
 8003bc4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003bc8:	3301      	adds	r3, #1
 8003bca:	d002      	beq.n	8003bd2 <_fwalk+0x36>
 8003bcc:	4628      	mov	r0, r5
 8003bce:	47b8      	blx	r7
 8003bd0:	4306      	orrs	r6, r0
 8003bd2:	3568      	adds	r5, #104	; 0x68
 8003bd4:	e7ea      	b.n	8003bac <_fwalk+0x10>

08003bd6 <_fwalk_reent>:
 8003bd6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003bda:	4606      	mov	r6, r0
 8003bdc:	4688      	mov	r8, r1
 8003bde:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003be2:	2700      	movs	r7, #0
 8003be4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003be8:	f1b9 0901 	subs.w	r9, r9, #1
 8003bec:	d505      	bpl.n	8003bfa <_fwalk_reent+0x24>
 8003bee:	6824      	ldr	r4, [r4, #0]
 8003bf0:	2c00      	cmp	r4, #0
 8003bf2:	d1f7      	bne.n	8003be4 <_fwalk_reent+0xe>
 8003bf4:	4638      	mov	r0, r7
 8003bf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003bfa:	89ab      	ldrh	r3, [r5, #12]
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d907      	bls.n	8003c10 <_fwalk_reent+0x3a>
 8003c00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003c04:	3301      	adds	r3, #1
 8003c06:	d003      	beq.n	8003c10 <_fwalk_reent+0x3a>
 8003c08:	4629      	mov	r1, r5
 8003c0a:	4630      	mov	r0, r6
 8003c0c:	47c0      	blx	r8
 8003c0e:	4307      	orrs	r7, r0
 8003c10:	3568      	adds	r5, #104	; 0x68
 8003c12:	e7e9      	b.n	8003be8 <_fwalk_reent+0x12>

08003c14 <__retarget_lock_init_recursive>:
 8003c14:	4770      	bx	lr

08003c16 <__retarget_lock_acquire_recursive>:
 8003c16:	4770      	bx	lr

08003c18 <__retarget_lock_release_recursive>:
 8003c18:	4770      	bx	lr

08003c1a <__swhatbuf_r>:
 8003c1a:	b570      	push	{r4, r5, r6, lr}
 8003c1c:	460e      	mov	r6, r1
 8003c1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c22:	2900      	cmp	r1, #0
 8003c24:	b096      	sub	sp, #88	; 0x58
 8003c26:	4614      	mov	r4, r2
 8003c28:	461d      	mov	r5, r3
 8003c2a:	da08      	bge.n	8003c3e <__swhatbuf_r+0x24>
 8003c2c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8003c30:	2200      	movs	r2, #0
 8003c32:	602a      	str	r2, [r5, #0]
 8003c34:	061a      	lsls	r2, r3, #24
 8003c36:	d410      	bmi.n	8003c5a <__swhatbuf_r+0x40>
 8003c38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c3c:	e00e      	b.n	8003c5c <__swhatbuf_r+0x42>
 8003c3e:	466a      	mov	r2, sp
 8003c40:	f001 f9ce 	bl	8004fe0 <_fstat_r>
 8003c44:	2800      	cmp	r0, #0
 8003c46:	dbf1      	blt.n	8003c2c <__swhatbuf_r+0x12>
 8003c48:	9a01      	ldr	r2, [sp, #4]
 8003c4a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003c4e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003c52:	425a      	negs	r2, r3
 8003c54:	415a      	adcs	r2, r3
 8003c56:	602a      	str	r2, [r5, #0]
 8003c58:	e7ee      	b.n	8003c38 <__swhatbuf_r+0x1e>
 8003c5a:	2340      	movs	r3, #64	; 0x40
 8003c5c:	2000      	movs	r0, #0
 8003c5e:	6023      	str	r3, [r4, #0]
 8003c60:	b016      	add	sp, #88	; 0x58
 8003c62:	bd70      	pop	{r4, r5, r6, pc}

08003c64 <__smakebuf_r>:
 8003c64:	898b      	ldrh	r3, [r1, #12]
 8003c66:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003c68:	079d      	lsls	r5, r3, #30
 8003c6a:	4606      	mov	r6, r0
 8003c6c:	460c      	mov	r4, r1
 8003c6e:	d507      	bpl.n	8003c80 <__smakebuf_r+0x1c>
 8003c70:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003c74:	6023      	str	r3, [r4, #0]
 8003c76:	6123      	str	r3, [r4, #16]
 8003c78:	2301      	movs	r3, #1
 8003c7a:	6163      	str	r3, [r4, #20]
 8003c7c:	b002      	add	sp, #8
 8003c7e:	bd70      	pop	{r4, r5, r6, pc}
 8003c80:	ab01      	add	r3, sp, #4
 8003c82:	466a      	mov	r2, sp
 8003c84:	f7ff ffc9 	bl	8003c1a <__swhatbuf_r>
 8003c88:	9900      	ldr	r1, [sp, #0]
 8003c8a:	4605      	mov	r5, r0
 8003c8c:	4630      	mov	r0, r6
 8003c8e:	f000 f89d 	bl	8003dcc <_malloc_r>
 8003c92:	b948      	cbnz	r0, 8003ca8 <__smakebuf_r+0x44>
 8003c94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c98:	059a      	lsls	r2, r3, #22
 8003c9a:	d4ef      	bmi.n	8003c7c <__smakebuf_r+0x18>
 8003c9c:	f023 0303 	bic.w	r3, r3, #3
 8003ca0:	f043 0302 	orr.w	r3, r3, #2
 8003ca4:	81a3      	strh	r3, [r4, #12]
 8003ca6:	e7e3      	b.n	8003c70 <__smakebuf_r+0xc>
 8003ca8:	4b0d      	ldr	r3, [pc, #52]	; (8003ce0 <__smakebuf_r+0x7c>)
 8003caa:	62b3      	str	r3, [r6, #40]	; 0x28
 8003cac:	89a3      	ldrh	r3, [r4, #12]
 8003cae:	6020      	str	r0, [r4, #0]
 8003cb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cb4:	81a3      	strh	r3, [r4, #12]
 8003cb6:	9b00      	ldr	r3, [sp, #0]
 8003cb8:	6163      	str	r3, [r4, #20]
 8003cba:	9b01      	ldr	r3, [sp, #4]
 8003cbc:	6120      	str	r0, [r4, #16]
 8003cbe:	b15b      	cbz	r3, 8003cd8 <__smakebuf_r+0x74>
 8003cc0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003cc4:	4630      	mov	r0, r6
 8003cc6:	f001 f99d 	bl	8005004 <_isatty_r>
 8003cca:	b128      	cbz	r0, 8003cd8 <__smakebuf_r+0x74>
 8003ccc:	89a3      	ldrh	r3, [r4, #12]
 8003cce:	f023 0303 	bic.w	r3, r3, #3
 8003cd2:	f043 0301 	orr.w	r3, r3, #1
 8003cd6:	81a3      	strh	r3, [r4, #12]
 8003cd8:	89a0      	ldrh	r0, [r4, #12]
 8003cda:	4305      	orrs	r5, r0
 8003cdc:	81a5      	strh	r5, [r4, #12]
 8003cde:	e7cd      	b.n	8003c7c <__smakebuf_r+0x18>
 8003ce0:	08003a39 	.word	0x08003a39

08003ce4 <malloc>:
 8003ce4:	4b02      	ldr	r3, [pc, #8]	; (8003cf0 <malloc+0xc>)
 8003ce6:	4601      	mov	r1, r0
 8003ce8:	6818      	ldr	r0, [r3, #0]
 8003cea:	f000 b86f 	b.w	8003dcc <_malloc_r>
 8003cee:	bf00      	nop
 8003cf0:	2000000c 	.word	0x2000000c

08003cf4 <_free_r>:
 8003cf4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003cf6:	2900      	cmp	r1, #0
 8003cf8:	d044      	beq.n	8003d84 <_free_r+0x90>
 8003cfa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003cfe:	9001      	str	r0, [sp, #4]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	f1a1 0404 	sub.w	r4, r1, #4
 8003d06:	bfb8      	it	lt
 8003d08:	18e4      	addlt	r4, r4, r3
 8003d0a:	f001 f9ab 	bl	8005064 <__malloc_lock>
 8003d0e:	4a1e      	ldr	r2, [pc, #120]	; (8003d88 <_free_r+0x94>)
 8003d10:	9801      	ldr	r0, [sp, #4]
 8003d12:	6813      	ldr	r3, [r2, #0]
 8003d14:	b933      	cbnz	r3, 8003d24 <_free_r+0x30>
 8003d16:	6063      	str	r3, [r4, #4]
 8003d18:	6014      	str	r4, [r2, #0]
 8003d1a:	b003      	add	sp, #12
 8003d1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003d20:	f001 b9a6 	b.w	8005070 <__malloc_unlock>
 8003d24:	42a3      	cmp	r3, r4
 8003d26:	d908      	bls.n	8003d3a <_free_r+0x46>
 8003d28:	6825      	ldr	r5, [r4, #0]
 8003d2a:	1961      	adds	r1, r4, r5
 8003d2c:	428b      	cmp	r3, r1
 8003d2e:	bf01      	itttt	eq
 8003d30:	6819      	ldreq	r1, [r3, #0]
 8003d32:	685b      	ldreq	r3, [r3, #4]
 8003d34:	1949      	addeq	r1, r1, r5
 8003d36:	6021      	streq	r1, [r4, #0]
 8003d38:	e7ed      	b.n	8003d16 <_free_r+0x22>
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	b10b      	cbz	r3, 8003d44 <_free_r+0x50>
 8003d40:	42a3      	cmp	r3, r4
 8003d42:	d9fa      	bls.n	8003d3a <_free_r+0x46>
 8003d44:	6811      	ldr	r1, [r2, #0]
 8003d46:	1855      	adds	r5, r2, r1
 8003d48:	42a5      	cmp	r5, r4
 8003d4a:	d10b      	bne.n	8003d64 <_free_r+0x70>
 8003d4c:	6824      	ldr	r4, [r4, #0]
 8003d4e:	4421      	add	r1, r4
 8003d50:	1854      	adds	r4, r2, r1
 8003d52:	42a3      	cmp	r3, r4
 8003d54:	6011      	str	r1, [r2, #0]
 8003d56:	d1e0      	bne.n	8003d1a <_free_r+0x26>
 8003d58:	681c      	ldr	r4, [r3, #0]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	6053      	str	r3, [r2, #4]
 8003d5e:	4421      	add	r1, r4
 8003d60:	6011      	str	r1, [r2, #0]
 8003d62:	e7da      	b.n	8003d1a <_free_r+0x26>
 8003d64:	d902      	bls.n	8003d6c <_free_r+0x78>
 8003d66:	230c      	movs	r3, #12
 8003d68:	6003      	str	r3, [r0, #0]
 8003d6a:	e7d6      	b.n	8003d1a <_free_r+0x26>
 8003d6c:	6825      	ldr	r5, [r4, #0]
 8003d6e:	1961      	adds	r1, r4, r5
 8003d70:	428b      	cmp	r3, r1
 8003d72:	bf04      	itt	eq
 8003d74:	6819      	ldreq	r1, [r3, #0]
 8003d76:	685b      	ldreq	r3, [r3, #4]
 8003d78:	6063      	str	r3, [r4, #4]
 8003d7a:	bf04      	itt	eq
 8003d7c:	1949      	addeq	r1, r1, r5
 8003d7e:	6021      	streq	r1, [r4, #0]
 8003d80:	6054      	str	r4, [r2, #4]
 8003d82:	e7ca      	b.n	8003d1a <_free_r+0x26>
 8003d84:	b003      	add	sp, #12
 8003d86:	bd30      	pop	{r4, r5, pc}
 8003d88:	20000124 	.word	0x20000124

08003d8c <sbrk_aligned>:
 8003d8c:	b570      	push	{r4, r5, r6, lr}
 8003d8e:	4e0e      	ldr	r6, [pc, #56]	; (8003dc8 <sbrk_aligned+0x3c>)
 8003d90:	460c      	mov	r4, r1
 8003d92:	6831      	ldr	r1, [r6, #0]
 8003d94:	4605      	mov	r5, r0
 8003d96:	b911      	cbnz	r1, 8003d9e <sbrk_aligned+0x12>
 8003d98:	f000 ff2e 	bl	8004bf8 <_sbrk_r>
 8003d9c:	6030      	str	r0, [r6, #0]
 8003d9e:	4621      	mov	r1, r4
 8003da0:	4628      	mov	r0, r5
 8003da2:	f000 ff29 	bl	8004bf8 <_sbrk_r>
 8003da6:	1c43      	adds	r3, r0, #1
 8003da8:	d00a      	beq.n	8003dc0 <sbrk_aligned+0x34>
 8003daa:	1cc4      	adds	r4, r0, #3
 8003dac:	f024 0403 	bic.w	r4, r4, #3
 8003db0:	42a0      	cmp	r0, r4
 8003db2:	d007      	beq.n	8003dc4 <sbrk_aligned+0x38>
 8003db4:	1a21      	subs	r1, r4, r0
 8003db6:	4628      	mov	r0, r5
 8003db8:	f000 ff1e 	bl	8004bf8 <_sbrk_r>
 8003dbc:	3001      	adds	r0, #1
 8003dbe:	d101      	bne.n	8003dc4 <sbrk_aligned+0x38>
 8003dc0:	f04f 34ff 	mov.w	r4, #4294967295
 8003dc4:	4620      	mov	r0, r4
 8003dc6:	bd70      	pop	{r4, r5, r6, pc}
 8003dc8:	20000128 	.word	0x20000128

08003dcc <_malloc_r>:
 8003dcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003dd0:	1ccd      	adds	r5, r1, #3
 8003dd2:	f025 0503 	bic.w	r5, r5, #3
 8003dd6:	3508      	adds	r5, #8
 8003dd8:	2d0c      	cmp	r5, #12
 8003dda:	bf38      	it	cc
 8003ddc:	250c      	movcc	r5, #12
 8003dde:	2d00      	cmp	r5, #0
 8003de0:	4607      	mov	r7, r0
 8003de2:	db01      	blt.n	8003de8 <_malloc_r+0x1c>
 8003de4:	42a9      	cmp	r1, r5
 8003de6:	d905      	bls.n	8003df4 <_malloc_r+0x28>
 8003de8:	230c      	movs	r3, #12
 8003dea:	603b      	str	r3, [r7, #0]
 8003dec:	2600      	movs	r6, #0
 8003dee:	4630      	mov	r0, r6
 8003df0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003df4:	4e2e      	ldr	r6, [pc, #184]	; (8003eb0 <_malloc_r+0xe4>)
 8003df6:	f001 f935 	bl	8005064 <__malloc_lock>
 8003dfa:	6833      	ldr	r3, [r6, #0]
 8003dfc:	461c      	mov	r4, r3
 8003dfe:	bb34      	cbnz	r4, 8003e4e <_malloc_r+0x82>
 8003e00:	4629      	mov	r1, r5
 8003e02:	4638      	mov	r0, r7
 8003e04:	f7ff ffc2 	bl	8003d8c <sbrk_aligned>
 8003e08:	1c43      	adds	r3, r0, #1
 8003e0a:	4604      	mov	r4, r0
 8003e0c:	d14d      	bne.n	8003eaa <_malloc_r+0xde>
 8003e0e:	6834      	ldr	r4, [r6, #0]
 8003e10:	4626      	mov	r6, r4
 8003e12:	2e00      	cmp	r6, #0
 8003e14:	d140      	bne.n	8003e98 <_malloc_r+0xcc>
 8003e16:	6823      	ldr	r3, [r4, #0]
 8003e18:	4631      	mov	r1, r6
 8003e1a:	4638      	mov	r0, r7
 8003e1c:	eb04 0803 	add.w	r8, r4, r3
 8003e20:	f000 feea 	bl	8004bf8 <_sbrk_r>
 8003e24:	4580      	cmp	r8, r0
 8003e26:	d13a      	bne.n	8003e9e <_malloc_r+0xd2>
 8003e28:	6821      	ldr	r1, [r4, #0]
 8003e2a:	3503      	adds	r5, #3
 8003e2c:	1a6d      	subs	r5, r5, r1
 8003e2e:	f025 0503 	bic.w	r5, r5, #3
 8003e32:	3508      	adds	r5, #8
 8003e34:	2d0c      	cmp	r5, #12
 8003e36:	bf38      	it	cc
 8003e38:	250c      	movcc	r5, #12
 8003e3a:	4629      	mov	r1, r5
 8003e3c:	4638      	mov	r0, r7
 8003e3e:	f7ff ffa5 	bl	8003d8c <sbrk_aligned>
 8003e42:	3001      	adds	r0, #1
 8003e44:	d02b      	beq.n	8003e9e <_malloc_r+0xd2>
 8003e46:	6823      	ldr	r3, [r4, #0]
 8003e48:	442b      	add	r3, r5
 8003e4a:	6023      	str	r3, [r4, #0]
 8003e4c:	e00e      	b.n	8003e6c <_malloc_r+0xa0>
 8003e4e:	6822      	ldr	r2, [r4, #0]
 8003e50:	1b52      	subs	r2, r2, r5
 8003e52:	d41e      	bmi.n	8003e92 <_malloc_r+0xc6>
 8003e54:	2a0b      	cmp	r2, #11
 8003e56:	d916      	bls.n	8003e86 <_malloc_r+0xba>
 8003e58:	1961      	adds	r1, r4, r5
 8003e5a:	42a3      	cmp	r3, r4
 8003e5c:	6025      	str	r5, [r4, #0]
 8003e5e:	bf18      	it	ne
 8003e60:	6059      	strne	r1, [r3, #4]
 8003e62:	6863      	ldr	r3, [r4, #4]
 8003e64:	bf08      	it	eq
 8003e66:	6031      	streq	r1, [r6, #0]
 8003e68:	5162      	str	r2, [r4, r5]
 8003e6a:	604b      	str	r3, [r1, #4]
 8003e6c:	4638      	mov	r0, r7
 8003e6e:	f104 060b 	add.w	r6, r4, #11
 8003e72:	f001 f8fd 	bl	8005070 <__malloc_unlock>
 8003e76:	f026 0607 	bic.w	r6, r6, #7
 8003e7a:	1d23      	adds	r3, r4, #4
 8003e7c:	1af2      	subs	r2, r6, r3
 8003e7e:	d0b6      	beq.n	8003dee <_malloc_r+0x22>
 8003e80:	1b9b      	subs	r3, r3, r6
 8003e82:	50a3      	str	r3, [r4, r2]
 8003e84:	e7b3      	b.n	8003dee <_malloc_r+0x22>
 8003e86:	6862      	ldr	r2, [r4, #4]
 8003e88:	42a3      	cmp	r3, r4
 8003e8a:	bf0c      	ite	eq
 8003e8c:	6032      	streq	r2, [r6, #0]
 8003e8e:	605a      	strne	r2, [r3, #4]
 8003e90:	e7ec      	b.n	8003e6c <_malloc_r+0xa0>
 8003e92:	4623      	mov	r3, r4
 8003e94:	6864      	ldr	r4, [r4, #4]
 8003e96:	e7b2      	b.n	8003dfe <_malloc_r+0x32>
 8003e98:	4634      	mov	r4, r6
 8003e9a:	6876      	ldr	r6, [r6, #4]
 8003e9c:	e7b9      	b.n	8003e12 <_malloc_r+0x46>
 8003e9e:	230c      	movs	r3, #12
 8003ea0:	603b      	str	r3, [r7, #0]
 8003ea2:	4638      	mov	r0, r7
 8003ea4:	f001 f8e4 	bl	8005070 <__malloc_unlock>
 8003ea8:	e7a1      	b.n	8003dee <_malloc_r+0x22>
 8003eaa:	6025      	str	r5, [r4, #0]
 8003eac:	e7de      	b.n	8003e6c <_malloc_r+0xa0>
 8003eae:	bf00      	nop
 8003eb0:	20000124 	.word	0x20000124

08003eb4 <__sfputc_r>:
 8003eb4:	6893      	ldr	r3, [r2, #8]
 8003eb6:	3b01      	subs	r3, #1
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	b410      	push	{r4}
 8003ebc:	6093      	str	r3, [r2, #8]
 8003ebe:	da08      	bge.n	8003ed2 <__sfputc_r+0x1e>
 8003ec0:	6994      	ldr	r4, [r2, #24]
 8003ec2:	42a3      	cmp	r3, r4
 8003ec4:	db01      	blt.n	8003eca <__sfputc_r+0x16>
 8003ec6:	290a      	cmp	r1, #10
 8003ec8:	d103      	bne.n	8003ed2 <__sfputc_r+0x1e>
 8003eca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003ece:	f7ff bbfb 	b.w	80036c8 <__swbuf_r>
 8003ed2:	6813      	ldr	r3, [r2, #0]
 8003ed4:	1c58      	adds	r0, r3, #1
 8003ed6:	6010      	str	r0, [r2, #0]
 8003ed8:	7019      	strb	r1, [r3, #0]
 8003eda:	4608      	mov	r0, r1
 8003edc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003ee0:	4770      	bx	lr

08003ee2 <__sfputs_r>:
 8003ee2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ee4:	4606      	mov	r6, r0
 8003ee6:	460f      	mov	r7, r1
 8003ee8:	4614      	mov	r4, r2
 8003eea:	18d5      	adds	r5, r2, r3
 8003eec:	42ac      	cmp	r4, r5
 8003eee:	d101      	bne.n	8003ef4 <__sfputs_r+0x12>
 8003ef0:	2000      	movs	r0, #0
 8003ef2:	e007      	b.n	8003f04 <__sfputs_r+0x22>
 8003ef4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ef8:	463a      	mov	r2, r7
 8003efa:	4630      	mov	r0, r6
 8003efc:	f7ff ffda 	bl	8003eb4 <__sfputc_r>
 8003f00:	1c43      	adds	r3, r0, #1
 8003f02:	d1f3      	bne.n	8003eec <__sfputs_r+0xa>
 8003f04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003f08 <_vfiprintf_r>:
 8003f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f0c:	460d      	mov	r5, r1
 8003f0e:	b09d      	sub	sp, #116	; 0x74
 8003f10:	4614      	mov	r4, r2
 8003f12:	4698      	mov	r8, r3
 8003f14:	4606      	mov	r6, r0
 8003f16:	b118      	cbz	r0, 8003f20 <_vfiprintf_r+0x18>
 8003f18:	6983      	ldr	r3, [r0, #24]
 8003f1a:	b90b      	cbnz	r3, 8003f20 <_vfiprintf_r+0x18>
 8003f1c:	f7ff fdc0 	bl	8003aa0 <__sinit>
 8003f20:	4b89      	ldr	r3, [pc, #548]	; (8004148 <_vfiprintf_r+0x240>)
 8003f22:	429d      	cmp	r5, r3
 8003f24:	d11b      	bne.n	8003f5e <_vfiprintf_r+0x56>
 8003f26:	6875      	ldr	r5, [r6, #4]
 8003f28:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003f2a:	07d9      	lsls	r1, r3, #31
 8003f2c:	d405      	bmi.n	8003f3a <_vfiprintf_r+0x32>
 8003f2e:	89ab      	ldrh	r3, [r5, #12]
 8003f30:	059a      	lsls	r2, r3, #22
 8003f32:	d402      	bmi.n	8003f3a <_vfiprintf_r+0x32>
 8003f34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003f36:	f7ff fe6e 	bl	8003c16 <__retarget_lock_acquire_recursive>
 8003f3a:	89ab      	ldrh	r3, [r5, #12]
 8003f3c:	071b      	lsls	r3, r3, #28
 8003f3e:	d501      	bpl.n	8003f44 <_vfiprintf_r+0x3c>
 8003f40:	692b      	ldr	r3, [r5, #16]
 8003f42:	b9eb      	cbnz	r3, 8003f80 <_vfiprintf_r+0x78>
 8003f44:	4629      	mov	r1, r5
 8003f46:	4630      	mov	r0, r6
 8003f48:	f7ff fc10 	bl	800376c <__swsetup_r>
 8003f4c:	b1c0      	cbz	r0, 8003f80 <_vfiprintf_r+0x78>
 8003f4e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003f50:	07dc      	lsls	r4, r3, #31
 8003f52:	d50e      	bpl.n	8003f72 <_vfiprintf_r+0x6a>
 8003f54:	f04f 30ff 	mov.w	r0, #4294967295
 8003f58:	b01d      	add	sp, #116	; 0x74
 8003f5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f5e:	4b7b      	ldr	r3, [pc, #492]	; (800414c <_vfiprintf_r+0x244>)
 8003f60:	429d      	cmp	r5, r3
 8003f62:	d101      	bne.n	8003f68 <_vfiprintf_r+0x60>
 8003f64:	68b5      	ldr	r5, [r6, #8]
 8003f66:	e7df      	b.n	8003f28 <_vfiprintf_r+0x20>
 8003f68:	4b79      	ldr	r3, [pc, #484]	; (8004150 <_vfiprintf_r+0x248>)
 8003f6a:	429d      	cmp	r5, r3
 8003f6c:	bf08      	it	eq
 8003f6e:	68f5      	ldreq	r5, [r6, #12]
 8003f70:	e7da      	b.n	8003f28 <_vfiprintf_r+0x20>
 8003f72:	89ab      	ldrh	r3, [r5, #12]
 8003f74:	0598      	lsls	r0, r3, #22
 8003f76:	d4ed      	bmi.n	8003f54 <_vfiprintf_r+0x4c>
 8003f78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003f7a:	f7ff fe4d 	bl	8003c18 <__retarget_lock_release_recursive>
 8003f7e:	e7e9      	b.n	8003f54 <_vfiprintf_r+0x4c>
 8003f80:	2300      	movs	r3, #0
 8003f82:	9309      	str	r3, [sp, #36]	; 0x24
 8003f84:	2320      	movs	r3, #32
 8003f86:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003f8a:	f8cd 800c 	str.w	r8, [sp, #12]
 8003f8e:	2330      	movs	r3, #48	; 0x30
 8003f90:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004154 <_vfiprintf_r+0x24c>
 8003f94:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003f98:	f04f 0901 	mov.w	r9, #1
 8003f9c:	4623      	mov	r3, r4
 8003f9e:	469a      	mov	sl, r3
 8003fa0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003fa4:	b10a      	cbz	r2, 8003faa <_vfiprintf_r+0xa2>
 8003fa6:	2a25      	cmp	r2, #37	; 0x25
 8003fa8:	d1f9      	bne.n	8003f9e <_vfiprintf_r+0x96>
 8003faa:	ebba 0b04 	subs.w	fp, sl, r4
 8003fae:	d00b      	beq.n	8003fc8 <_vfiprintf_r+0xc0>
 8003fb0:	465b      	mov	r3, fp
 8003fb2:	4622      	mov	r2, r4
 8003fb4:	4629      	mov	r1, r5
 8003fb6:	4630      	mov	r0, r6
 8003fb8:	f7ff ff93 	bl	8003ee2 <__sfputs_r>
 8003fbc:	3001      	adds	r0, #1
 8003fbe:	f000 80aa 	beq.w	8004116 <_vfiprintf_r+0x20e>
 8003fc2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003fc4:	445a      	add	r2, fp
 8003fc6:	9209      	str	r2, [sp, #36]	; 0x24
 8003fc8:	f89a 3000 	ldrb.w	r3, [sl]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	f000 80a2 	beq.w	8004116 <_vfiprintf_r+0x20e>
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	f04f 32ff 	mov.w	r2, #4294967295
 8003fd8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003fdc:	f10a 0a01 	add.w	sl, sl, #1
 8003fe0:	9304      	str	r3, [sp, #16]
 8003fe2:	9307      	str	r3, [sp, #28]
 8003fe4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003fe8:	931a      	str	r3, [sp, #104]	; 0x68
 8003fea:	4654      	mov	r4, sl
 8003fec:	2205      	movs	r2, #5
 8003fee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ff2:	4858      	ldr	r0, [pc, #352]	; (8004154 <_vfiprintf_r+0x24c>)
 8003ff4:	f7fc f924 	bl	8000240 <memchr>
 8003ff8:	9a04      	ldr	r2, [sp, #16]
 8003ffa:	b9d8      	cbnz	r0, 8004034 <_vfiprintf_r+0x12c>
 8003ffc:	06d1      	lsls	r1, r2, #27
 8003ffe:	bf44      	itt	mi
 8004000:	2320      	movmi	r3, #32
 8004002:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004006:	0713      	lsls	r3, r2, #28
 8004008:	bf44      	itt	mi
 800400a:	232b      	movmi	r3, #43	; 0x2b
 800400c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004010:	f89a 3000 	ldrb.w	r3, [sl]
 8004014:	2b2a      	cmp	r3, #42	; 0x2a
 8004016:	d015      	beq.n	8004044 <_vfiprintf_r+0x13c>
 8004018:	9a07      	ldr	r2, [sp, #28]
 800401a:	4654      	mov	r4, sl
 800401c:	2000      	movs	r0, #0
 800401e:	f04f 0c0a 	mov.w	ip, #10
 8004022:	4621      	mov	r1, r4
 8004024:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004028:	3b30      	subs	r3, #48	; 0x30
 800402a:	2b09      	cmp	r3, #9
 800402c:	d94e      	bls.n	80040cc <_vfiprintf_r+0x1c4>
 800402e:	b1b0      	cbz	r0, 800405e <_vfiprintf_r+0x156>
 8004030:	9207      	str	r2, [sp, #28]
 8004032:	e014      	b.n	800405e <_vfiprintf_r+0x156>
 8004034:	eba0 0308 	sub.w	r3, r0, r8
 8004038:	fa09 f303 	lsl.w	r3, r9, r3
 800403c:	4313      	orrs	r3, r2
 800403e:	9304      	str	r3, [sp, #16]
 8004040:	46a2      	mov	sl, r4
 8004042:	e7d2      	b.n	8003fea <_vfiprintf_r+0xe2>
 8004044:	9b03      	ldr	r3, [sp, #12]
 8004046:	1d19      	adds	r1, r3, #4
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	9103      	str	r1, [sp, #12]
 800404c:	2b00      	cmp	r3, #0
 800404e:	bfbb      	ittet	lt
 8004050:	425b      	neglt	r3, r3
 8004052:	f042 0202 	orrlt.w	r2, r2, #2
 8004056:	9307      	strge	r3, [sp, #28]
 8004058:	9307      	strlt	r3, [sp, #28]
 800405a:	bfb8      	it	lt
 800405c:	9204      	strlt	r2, [sp, #16]
 800405e:	7823      	ldrb	r3, [r4, #0]
 8004060:	2b2e      	cmp	r3, #46	; 0x2e
 8004062:	d10c      	bne.n	800407e <_vfiprintf_r+0x176>
 8004064:	7863      	ldrb	r3, [r4, #1]
 8004066:	2b2a      	cmp	r3, #42	; 0x2a
 8004068:	d135      	bne.n	80040d6 <_vfiprintf_r+0x1ce>
 800406a:	9b03      	ldr	r3, [sp, #12]
 800406c:	1d1a      	adds	r2, r3, #4
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	9203      	str	r2, [sp, #12]
 8004072:	2b00      	cmp	r3, #0
 8004074:	bfb8      	it	lt
 8004076:	f04f 33ff 	movlt.w	r3, #4294967295
 800407a:	3402      	adds	r4, #2
 800407c:	9305      	str	r3, [sp, #20]
 800407e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004164 <_vfiprintf_r+0x25c>
 8004082:	7821      	ldrb	r1, [r4, #0]
 8004084:	2203      	movs	r2, #3
 8004086:	4650      	mov	r0, sl
 8004088:	f7fc f8da 	bl	8000240 <memchr>
 800408c:	b140      	cbz	r0, 80040a0 <_vfiprintf_r+0x198>
 800408e:	2340      	movs	r3, #64	; 0x40
 8004090:	eba0 000a 	sub.w	r0, r0, sl
 8004094:	fa03 f000 	lsl.w	r0, r3, r0
 8004098:	9b04      	ldr	r3, [sp, #16]
 800409a:	4303      	orrs	r3, r0
 800409c:	3401      	adds	r4, #1
 800409e:	9304      	str	r3, [sp, #16]
 80040a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040a4:	482c      	ldr	r0, [pc, #176]	; (8004158 <_vfiprintf_r+0x250>)
 80040a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80040aa:	2206      	movs	r2, #6
 80040ac:	f7fc f8c8 	bl	8000240 <memchr>
 80040b0:	2800      	cmp	r0, #0
 80040b2:	d03f      	beq.n	8004134 <_vfiprintf_r+0x22c>
 80040b4:	4b29      	ldr	r3, [pc, #164]	; (800415c <_vfiprintf_r+0x254>)
 80040b6:	bb1b      	cbnz	r3, 8004100 <_vfiprintf_r+0x1f8>
 80040b8:	9b03      	ldr	r3, [sp, #12]
 80040ba:	3307      	adds	r3, #7
 80040bc:	f023 0307 	bic.w	r3, r3, #7
 80040c0:	3308      	adds	r3, #8
 80040c2:	9303      	str	r3, [sp, #12]
 80040c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040c6:	443b      	add	r3, r7
 80040c8:	9309      	str	r3, [sp, #36]	; 0x24
 80040ca:	e767      	b.n	8003f9c <_vfiprintf_r+0x94>
 80040cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80040d0:	460c      	mov	r4, r1
 80040d2:	2001      	movs	r0, #1
 80040d4:	e7a5      	b.n	8004022 <_vfiprintf_r+0x11a>
 80040d6:	2300      	movs	r3, #0
 80040d8:	3401      	adds	r4, #1
 80040da:	9305      	str	r3, [sp, #20]
 80040dc:	4619      	mov	r1, r3
 80040de:	f04f 0c0a 	mov.w	ip, #10
 80040e2:	4620      	mov	r0, r4
 80040e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80040e8:	3a30      	subs	r2, #48	; 0x30
 80040ea:	2a09      	cmp	r2, #9
 80040ec:	d903      	bls.n	80040f6 <_vfiprintf_r+0x1ee>
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d0c5      	beq.n	800407e <_vfiprintf_r+0x176>
 80040f2:	9105      	str	r1, [sp, #20]
 80040f4:	e7c3      	b.n	800407e <_vfiprintf_r+0x176>
 80040f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80040fa:	4604      	mov	r4, r0
 80040fc:	2301      	movs	r3, #1
 80040fe:	e7f0      	b.n	80040e2 <_vfiprintf_r+0x1da>
 8004100:	ab03      	add	r3, sp, #12
 8004102:	9300      	str	r3, [sp, #0]
 8004104:	462a      	mov	r2, r5
 8004106:	4b16      	ldr	r3, [pc, #88]	; (8004160 <_vfiprintf_r+0x258>)
 8004108:	a904      	add	r1, sp, #16
 800410a:	4630      	mov	r0, r6
 800410c:	f3af 8000 	nop.w
 8004110:	4607      	mov	r7, r0
 8004112:	1c78      	adds	r0, r7, #1
 8004114:	d1d6      	bne.n	80040c4 <_vfiprintf_r+0x1bc>
 8004116:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004118:	07d9      	lsls	r1, r3, #31
 800411a:	d405      	bmi.n	8004128 <_vfiprintf_r+0x220>
 800411c:	89ab      	ldrh	r3, [r5, #12]
 800411e:	059a      	lsls	r2, r3, #22
 8004120:	d402      	bmi.n	8004128 <_vfiprintf_r+0x220>
 8004122:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004124:	f7ff fd78 	bl	8003c18 <__retarget_lock_release_recursive>
 8004128:	89ab      	ldrh	r3, [r5, #12]
 800412a:	065b      	lsls	r3, r3, #25
 800412c:	f53f af12 	bmi.w	8003f54 <_vfiprintf_r+0x4c>
 8004130:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004132:	e711      	b.n	8003f58 <_vfiprintf_r+0x50>
 8004134:	ab03      	add	r3, sp, #12
 8004136:	9300      	str	r3, [sp, #0]
 8004138:	462a      	mov	r2, r5
 800413a:	4b09      	ldr	r3, [pc, #36]	; (8004160 <_vfiprintf_r+0x258>)
 800413c:	a904      	add	r1, sp, #16
 800413e:	4630      	mov	r0, r6
 8004140:	f000 f880 	bl	8004244 <_printf_i>
 8004144:	e7e4      	b.n	8004110 <_vfiprintf_r+0x208>
 8004146:	bf00      	nop
 8004148:	08005524 	.word	0x08005524
 800414c:	08005544 	.word	0x08005544
 8004150:	08005504 	.word	0x08005504
 8004154:	08005564 	.word	0x08005564
 8004158:	0800556e 	.word	0x0800556e
 800415c:	00000000 	.word	0x00000000
 8004160:	08003ee3 	.word	0x08003ee3
 8004164:	0800556a 	.word	0x0800556a

08004168 <_printf_common>:
 8004168:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800416c:	4616      	mov	r6, r2
 800416e:	4699      	mov	r9, r3
 8004170:	688a      	ldr	r2, [r1, #8]
 8004172:	690b      	ldr	r3, [r1, #16]
 8004174:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004178:	4293      	cmp	r3, r2
 800417a:	bfb8      	it	lt
 800417c:	4613      	movlt	r3, r2
 800417e:	6033      	str	r3, [r6, #0]
 8004180:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004184:	4607      	mov	r7, r0
 8004186:	460c      	mov	r4, r1
 8004188:	b10a      	cbz	r2, 800418e <_printf_common+0x26>
 800418a:	3301      	adds	r3, #1
 800418c:	6033      	str	r3, [r6, #0]
 800418e:	6823      	ldr	r3, [r4, #0]
 8004190:	0699      	lsls	r1, r3, #26
 8004192:	bf42      	ittt	mi
 8004194:	6833      	ldrmi	r3, [r6, #0]
 8004196:	3302      	addmi	r3, #2
 8004198:	6033      	strmi	r3, [r6, #0]
 800419a:	6825      	ldr	r5, [r4, #0]
 800419c:	f015 0506 	ands.w	r5, r5, #6
 80041a0:	d106      	bne.n	80041b0 <_printf_common+0x48>
 80041a2:	f104 0a19 	add.w	sl, r4, #25
 80041a6:	68e3      	ldr	r3, [r4, #12]
 80041a8:	6832      	ldr	r2, [r6, #0]
 80041aa:	1a9b      	subs	r3, r3, r2
 80041ac:	42ab      	cmp	r3, r5
 80041ae:	dc26      	bgt.n	80041fe <_printf_common+0x96>
 80041b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80041b4:	1e13      	subs	r3, r2, #0
 80041b6:	6822      	ldr	r2, [r4, #0]
 80041b8:	bf18      	it	ne
 80041ba:	2301      	movne	r3, #1
 80041bc:	0692      	lsls	r2, r2, #26
 80041be:	d42b      	bmi.n	8004218 <_printf_common+0xb0>
 80041c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80041c4:	4649      	mov	r1, r9
 80041c6:	4638      	mov	r0, r7
 80041c8:	47c0      	blx	r8
 80041ca:	3001      	adds	r0, #1
 80041cc:	d01e      	beq.n	800420c <_printf_common+0xa4>
 80041ce:	6823      	ldr	r3, [r4, #0]
 80041d0:	68e5      	ldr	r5, [r4, #12]
 80041d2:	6832      	ldr	r2, [r6, #0]
 80041d4:	f003 0306 	and.w	r3, r3, #6
 80041d8:	2b04      	cmp	r3, #4
 80041da:	bf08      	it	eq
 80041dc:	1aad      	subeq	r5, r5, r2
 80041de:	68a3      	ldr	r3, [r4, #8]
 80041e0:	6922      	ldr	r2, [r4, #16]
 80041e2:	bf0c      	ite	eq
 80041e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80041e8:	2500      	movne	r5, #0
 80041ea:	4293      	cmp	r3, r2
 80041ec:	bfc4      	itt	gt
 80041ee:	1a9b      	subgt	r3, r3, r2
 80041f0:	18ed      	addgt	r5, r5, r3
 80041f2:	2600      	movs	r6, #0
 80041f4:	341a      	adds	r4, #26
 80041f6:	42b5      	cmp	r5, r6
 80041f8:	d11a      	bne.n	8004230 <_printf_common+0xc8>
 80041fa:	2000      	movs	r0, #0
 80041fc:	e008      	b.n	8004210 <_printf_common+0xa8>
 80041fe:	2301      	movs	r3, #1
 8004200:	4652      	mov	r2, sl
 8004202:	4649      	mov	r1, r9
 8004204:	4638      	mov	r0, r7
 8004206:	47c0      	blx	r8
 8004208:	3001      	adds	r0, #1
 800420a:	d103      	bne.n	8004214 <_printf_common+0xac>
 800420c:	f04f 30ff 	mov.w	r0, #4294967295
 8004210:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004214:	3501      	adds	r5, #1
 8004216:	e7c6      	b.n	80041a6 <_printf_common+0x3e>
 8004218:	18e1      	adds	r1, r4, r3
 800421a:	1c5a      	adds	r2, r3, #1
 800421c:	2030      	movs	r0, #48	; 0x30
 800421e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004222:	4422      	add	r2, r4
 8004224:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004228:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800422c:	3302      	adds	r3, #2
 800422e:	e7c7      	b.n	80041c0 <_printf_common+0x58>
 8004230:	2301      	movs	r3, #1
 8004232:	4622      	mov	r2, r4
 8004234:	4649      	mov	r1, r9
 8004236:	4638      	mov	r0, r7
 8004238:	47c0      	blx	r8
 800423a:	3001      	adds	r0, #1
 800423c:	d0e6      	beq.n	800420c <_printf_common+0xa4>
 800423e:	3601      	adds	r6, #1
 8004240:	e7d9      	b.n	80041f6 <_printf_common+0x8e>
	...

08004244 <_printf_i>:
 8004244:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004248:	7e0f      	ldrb	r7, [r1, #24]
 800424a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800424c:	2f78      	cmp	r7, #120	; 0x78
 800424e:	4691      	mov	r9, r2
 8004250:	4680      	mov	r8, r0
 8004252:	460c      	mov	r4, r1
 8004254:	469a      	mov	sl, r3
 8004256:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800425a:	d807      	bhi.n	800426c <_printf_i+0x28>
 800425c:	2f62      	cmp	r7, #98	; 0x62
 800425e:	d80a      	bhi.n	8004276 <_printf_i+0x32>
 8004260:	2f00      	cmp	r7, #0
 8004262:	f000 80d8 	beq.w	8004416 <_printf_i+0x1d2>
 8004266:	2f58      	cmp	r7, #88	; 0x58
 8004268:	f000 80a3 	beq.w	80043b2 <_printf_i+0x16e>
 800426c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004270:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004274:	e03a      	b.n	80042ec <_printf_i+0xa8>
 8004276:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800427a:	2b15      	cmp	r3, #21
 800427c:	d8f6      	bhi.n	800426c <_printf_i+0x28>
 800427e:	a101      	add	r1, pc, #4	; (adr r1, 8004284 <_printf_i+0x40>)
 8004280:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004284:	080042dd 	.word	0x080042dd
 8004288:	080042f1 	.word	0x080042f1
 800428c:	0800426d 	.word	0x0800426d
 8004290:	0800426d 	.word	0x0800426d
 8004294:	0800426d 	.word	0x0800426d
 8004298:	0800426d 	.word	0x0800426d
 800429c:	080042f1 	.word	0x080042f1
 80042a0:	0800426d 	.word	0x0800426d
 80042a4:	0800426d 	.word	0x0800426d
 80042a8:	0800426d 	.word	0x0800426d
 80042ac:	0800426d 	.word	0x0800426d
 80042b0:	080043fd 	.word	0x080043fd
 80042b4:	08004321 	.word	0x08004321
 80042b8:	080043df 	.word	0x080043df
 80042bc:	0800426d 	.word	0x0800426d
 80042c0:	0800426d 	.word	0x0800426d
 80042c4:	0800441f 	.word	0x0800441f
 80042c8:	0800426d 	.word	0x0800426d
 80042cc:	08004321 	.word	0x08004321
 80042d0:	0800426d 	.word	0x0800426d
 80042d4:	0800426d 	.word	0x0800426d
 80042d8:	080043e7 	.word	0x080043e7
 80042dc:	682b      	ldr	r3, [r5, #0]
 80042de:	1d1a      	adds	r2, r3, #4
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	602a      	str	r2, [r5, #0]
 80042e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80042e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80042ec:	2301      	movs	r3, #1
 80042ee:	e0a3      	b.n	8004438 <_printf_i+0x1f4>
 80042f0:	6820      	ldr	r0, [r4, #0]
 80042f2:	6829      	ldr	r1, [r5, #0]
 80042f4:	0606      	lsls	r6, r0, #24
 80042f6:	f101 0304 	add.w	r3, r1, #4
 80042fa:	d50a      	bpl.n	8004312 <_printf_i+0xce>
 80042fc:	680e      	ldr	r6, [r1, #0]
 80042fe:	602b      	str	r3, [r5, #0]
 8004300:	2e00      	cmp	r6, #0
 8004302:	da03      	bge.n	800430c <_printf_i+0xc8>
 8004304:	232d      	movs	r3, #45	; 0x2d
 8004306:	4276      	negs	r6, r6
 8004308:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800430c:	485e      	ldr	r0, [pc, #376]	; (8004488 <_printf_i+0x244>)
 800430e:	230a      	movs	r3, #10
 8004310:	e019      	b.n	8004346 <_printf_i+0x102>
 8004312:	680e      	ldr	r6, [r1, #0]
 8004314:	602b      	str	r3, [r5, #0]
 8004316:	f010 0f40 	tst.w	r0, #64	; 0x40
 800431a:	bf18      	it	ne
 800431c:	b236      	sxthne	r6, r6
 800431e:	e7ef      	b.n	8004300 <_printf_i+0xbc>
 8004320:	682b      	ldr	r3, [r5, #0]
 8004322:	6820      	ldr	r0, [r4, #0]
 8004324:	1d19      	adds	r1, r3, #4
 8004326:	6029      	str	r1, [r5, #0]
 8004328:	0601      	lsls	r1, r0, #24
 800432a:	d501      	bpl.n	8004330 <_printf_i+0xec>
 800432c:	681e      	ldr	r6, [r3, #0]
 800432e:	e002      	b.n	8004336 <_printf_i+0xf2>
 8004330:	0646      	lsls	r6, r0, #25
 8004332:	d5fb      	bpl.n	800432c <_printf_i+0xe8>
 8004334:	881e      	ldrh	r6, [r3, #0]
 8004336:	4854      	ldr	r0, [pc, #336]	; (8004488 <_printf_i+0x244>)
 8004338:	2f6f      	cmp	r7, #111	; 0x6f
 800433a:	bf0c      	ite	eq
 800433c:	2308      	moveq	r3, #8
 800433e:	230a      	movne	r3, #10
 8004340:	2100      	movs	r1, #0
 8004342:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004346:	6865      	ldr	r5, [r4, #4]
 8004348:	60a5      	str	r5, [r4, #8]
 800434a:	2d00      	cmp	r5, #0
 800434c:	bfa2      	ittt	ge
 800434e:	6821      	ldrge	r1, [r4, #0]
 8004350:	f021 0104 	bicge.w	r1, r1, #4
 8004354:	6021      	strge	r1, [r4, #0]
 8004356:	b90e      	cbnz	r6, 800435c <_printf_i+0x118>
 8004358:	2d00      	cmp	r5, #0
 800435a:	d04d      	beq.n	80043f8 <_printf_i+0x1b4>
 800435c:	4615      	mov	r5, r2
 800435e:	fbb6 f1f3 	udiv	r1, r6, r3
 8004362:	fb03 6711 	mls	r7, r3, r1, r6
 8004366:	5dc7      	ldrb	r7, [r0, r7]
 8004368:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800436c:	4637      	mov	r7, r6
 800436e:	42bb      	cmp	r3, r7
 8004370:	460e      	mov	r6, r1
 8004372:	d9f4      	bls.n	800435e <_printf_i+0x11a>
 8004374:	2b08      	cmp	r3, #8
 8004376:	d10b      	bne.n	8004390 <_printf_i+0x14c>
 8004378:	6823      	ldr	r3, [r4, #0]
 800437a:	07de      	lsls	r6, r3, #31
 800437c:	d508      	bpl.n	8004390 <_printf_i+0x14c>
 800437e:	6923      	ldr	r3, [r4, #16]
 8004380:	6861      	ldr	r1, [r4, #4]
 8004382:	4299      	cmp	r1, r3
 8004384:	bfde      	ittt	le
 8004386:	2330      	movle	r3, #48	; 0x30
 8004388:	f805 3c01 	strble.w	r3, [r5, #-1]
 800438c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004390:	1b52      	subs	r2, r2, r5
 8004392:	6122      	str	r2, [r4, #16]
 8004394:	f8cd a000 	str.w	sl, [sp]
 8004398:	464b      	mov	r3, r9
 800439a:	aa03      	add	r2, sp, #12
 800439c:	4621      	mov	r1, r4
 800439e:	4640      	mov	r0, r8
 80043a0:	f7ff fee2 	bl	8004168 <_printf_common>
 80043a4:	3001      	adds	r0, #1
 80043a6:	d14c      	bne.n	8004442 <_printf_i+0x1fe>
 80043a8:	f04f 30ff 	mov.w	r0, #4294967295
 80043ac:	b004      	add	sp, #16
 80043ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043b2:	4835      	ldr	r0, [pc, #212]	; (8004488 <_printf_i+0x244>)
 80043b4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80043b8:	6829      	ldr	r1, [r5, #0]
 80043ba:	6823      	ldr	r3, [r4, #0]
 80043bc:	f851 6b04 	ldr.w	r6, [r1], #4
 80043c0:	6029      	str	r1, [r5, #0]
 80043c2:	061d      	lsls	r5, r3, #24
 80043c4:	d514      	bpl.n	80043f0 <_printf_i+0x1ac>
 80043c6:	07df      	lsls	r7, r3, #31
 80043c8:	bf44      	itt	mi
 80043ca:	f043 0320 	orrmi.w	r3, r3, #32
 80043ce:	6023      	strmi	r3, [r4, #0]
 80043d0:	b91e      	cbnz	r6, 80043da <_printf_i+0x196>
 80043d2:	6823      	ldr	r3, [r4, #0]
 80043d4:	f023 0320 	bic.w	r3, r3, #32
 80043d8:	6023      	str	r3, [r4, #0]
 80043da:	2310      	movs	r3, #16
 80043dc:	e7b0      	b.n	8004340 <_printf_i+0xfc>
 80043de:	6823      	ldr	r3, [r4, #0]
 80043e0:	f043 0320 	orr.w	r3, r3, #32
 80043e4:	6023      	str	r3, [r4, #0]
 80043e6:	2378      	movs	r3, #120	; 0x78
 80043e8:	4828      	ldr	r0, [pc, #160]	; (800448c <_printf_i+0x248>)
 80043ea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80043ee:	e7e3      	b.n	80043b8 <_printf_i+0x174>
 80043f0:	0659      	lsls	r1, r3, #25
 80043f2:	bf48      	it	mi
 80043f4:	b2b6      	uxthmi	r6, r6
 80043f6:	e7e6      	b.n	80043c6 <_printf_i+0x182>
 80043f8:	4615      	mov	r5, r2
 80043fa:	e7bb      	b.n	8004374 <_printf_i+0x130>
 80043fc:	682b      	ldr	r3, [r5, #0]
 80043fe:	6826      	ldr	r6, [r4, #0]
 8004400:	6961      	ldr	r1, [r4, #20]
 8004402:	1d18      	adds	r0, r3, #4
 8004404:	6028      	str	r0, [r5, #0]
 8004406:	0635      	lsls	r5, r6, #24
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	d501      	bpl.n	8004410 <_printf_i+0x1cc>
 800440c:	6019      	str	r1, [r3, #0]
 800440e:	e002      	b.n	8004416 <_printf_i+0x1d2>
 8004410:	0670      	lsls	r0, r6, #25
 8004412:	d5fb      	bpl.n	800440c <_printf_i+0x1c8>
 8004414:	8019      	strh	r1, [r3, #0]
 8004416:	2300      	movs	r3, #0
 8004418:	6123      	str	r3, [r4, #16]
 800441a:	4615      	mov	r5, r2
 800441c:	e7ba      	b.n	8004394 <_printf_i+0x150>
 800441e:	682b      	ldr	r3, [r5, #0]
 8004420:	1d1a      	adds	r2, r3, #4
 8004422:	602a      	str	r2, [r5, #0]
 8004424:	681d      	ldr	r5, [r3, #0]
 8004426:	6862      	ldr	r2, [r4, #4]
 8004428:	2100      	movs	r1, #0
 800442a:	4628      	mov	r0, r5
 800442c:	f7fb ff08 	bl	8000240 <memchr>
 8004430:	b108      	cbz	r0, 8004436 <_printf_i+0x1f2>
 8004432:	1b40      	subs	r0, r0, r5
 8004434:	6060      	str	r0, [r4, #4]
 8004436:	6863      	ldr	r3, [r4, #4]
 8004438:	6123      	str	r3, [r4, #16]
 800443a:	2300      	movs	r3, #0
 800443c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004440:	e7a8      	b.n	8004394 <_printf_i+0x150>
 8004442:	6923      	ldr	r3, [r4, #16]
 8004444:	462a      	mov	r2, r5
 8004446:	4649      	mov	r1, r9
 8004448:	4640      	mov	r0, r8
 800444a:	47d0      	blx	sl
 800444c:	3001      	adds	r0, #1
 800444e:	d0ab      	beq.n	80043a8 <_printf_i+0x164>
 8004450:	6823      	ldr	r3, [r4, #0]
 8004452:	079b      	lsls	r3, r3, #30
 8004454:	d413      	bmi.n	800447e <_printf_i+0x23a>
 8004456:	68e0      	ldr	r0, [r4, #12]
 8004458:	9b03      	ldr	r3, [sp, #12]
 800445a:	4298      	cmp	r0, r3
 800445c:	bfb8      	it	lt
 800445e:	4618      	movlt	r0, r3
 8004460:	e7a4      	b.n	80043ac <_printf_i+0x168>
 8004462:	2301      	movs	r3, #1
 8004464:	4632      	mov	r2, r6
 8004466:	4649      	mov	r1, r9
 8004468:	4640      	mov	r0, r8
 800446a:	47d0      	blx	sl
 800446c:	3001      	adds	r0, #1
 800446e:	d09b      	beq.n	80043a8 <_printf_i+0x164>
 8004470:	3501      	adds	r5, #1
 8004472:	68e3      	ldr	r3, [r4, #12]
 8004474:	9903      	ldr	r1, [sp, #12]
 8004476:	1a5b      	subs	r3, r3, r1
 8004478:	42ab      	cmp	r3, r5
 800447a:	dcf2      	bgt.n	8004462 <_printf_i+0x21e>
 800447c:	e7eb      	b.n	8004456 <_printf_i+0x212>
 800447e:	2500      	movs	r5, #0
 8004480:	f104 0619 	add.w	r6, r4, #25
 8004484:	e7f5      	b.n	8004472 <_printf_i+0x22e>
 8004486:	bf00      	nop
 8004488:	08005575 	.word	0x08005575
 800448c:	08005586 	.word	0x08005586

08004490 <__svfiscanf_r>:
 8004490:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004494:	461d      	mov	r5, r3
 8004496:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8004498:	07df      	lsls	r7, r3, #31
 800449a:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800449e:	4606      	mov	r6, r0
 80044a0:	460c      	mov	r4, r1
 80044a2:	4692      	mov	sl, r2
 80044a4:	d405      	bmi.n	80044b2 <__svfiscanf_r+0x22>
 80044a6:	898b      	ldrh	r3, [r1, #12]
 80044a8:	0598      	lsls	r0, r3, #22
 80044aa:	d402      	bmi.n	80044b2 <__svfiscanf_r+0x22>
 80044ac:	6d88      	ldr	r0, [r1, #88]	; 0x58
 80044ae:	f7ff fbb2 	bl	8003c16 <__retarget_lock_acquire_recursive>
 80044b2:	2300      	movs	r3, #0
 80044b4:	e9cd 3344 	strd	r3, r3, [sp, #272]	; 0x110
 80044b8:	4ba6      	ldr	r3, [pc, #664]	; (8004754 <__svfiscanf_r+0x2c4>)
 80044ba:	93a0      	str	r3, [sp, #640]	; 0x280
 80044bc:	f10d 0804 	add.w	r8, sp, #4
 80044c0:	4ba5      	ldr	r3, [pc, #660]	; (8004758 <__svfiscanf_r+0x2c8>)
 80044c2:	4fa6      	ldr	r7, [pc, #664]	; (800475c <__svfiscanf_r+0x2cc>)
 80044c4:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8004760 <__svfiscanf_r+0x2d0>
 80044c8:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80044cc:	93a1      	str	r3, [sp, #644]	; 0x284
 80044ce:	9500      	str	r5, [sp, #0]
 80044d0:	f89a 3000 	ldrb.w	r3, [sl]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	f000 8173 	beq.w	80047c0 <__svfiscanf_r+0x330>
 80044da:	5dd9      	ldrb	r1, [r3, r7]
 80044dc:	f011 0108 	ands.w	r1, r1, #8
 80044e0:	f10a 0501 	add.w	r5, sl, #1
 80044e4:	d019      	beq.n	800451a <__svfiscanf_r+0x8a>
 80044e6:	6863      	ldr	r3, [r4, #4]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	dd0f      	ble.n	800450c <__svfiscanf_r+0x7c>
 80044ec:	6823      	ldr	r3, [r4, #0]
 80044ee:	781a      	ldrb	r2, [r3, #0]
 80044f0:	5cba      	ldrb	r2, [r7, r2]
 80044f2:	0711      	lsls	r1, r2, #28
 80044f4:	d401      	bmi.n	80044fa <__svfiscanf_r+0x6a>
 80044f6:	46aa      	mov	sl, r5
 80044f8:	e7ea      	b.n	80044d0 <__svfiscanf_r+0x40>
 80044fa:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80044fc:	3201      	adds	r2, #1
 80044fe:	9245      	str	r2, [sp, #276]	; 0x114
 8004500:	6862      	ldr	r2, [r4, #4]
 8004502:	3301      	adds	r3, #1
 8004504:	3a01      	subs	r2, #1
 8004506:	6062      	str	r2, [r4, #4]
 8004508:	6023      	str	r3, [r4, #0]
 800450a:	e7ec      	b.n	80044e6 <__svfiscanf_r+0x56>
 800450c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800450e:	4621      	mov	r1, r4
 8004510:	4630      	mov	r0, r6
 8004512:	4798      	blx	r3
 8004514:	2800      	cmp	r0, #0
 8004516:	d0e9      	beq.n	80044ec <__svfiscanf_r+0x5c>
 8004518:	e7ed      	b.n	80044f6 <__svfiscanf_r+0x66>
 800451a:	2b25      	cmp	r3, #37	; 0x25
 800451c:	d012      	beq.n	8004544 <__svfiscanf_r+0xb4>
 800451e:	469a      	mov	sl, r3
 8004520:	6863      	ldr	r3, [r4, #4]
 8004522:	2b00      	cmp	r3, #0
 8004524:	f340 8095 	ble.w	8004652 <__svfiscanf_r+0x1c2>
 8004528:	6822      	ldr	r2, [r4, #0]
 800452a:	7813      	ldrb	r3, [r2, #0]
 800452c:	4553      	cmp	r3, sl
 800452e:	f040 8147 	bne.w	80047c0 <__svfiscanf_r+0x330>
 8004532:	6863      	ldr	r3, [r4, #4]
 8004534:	3b01      	subs	r3, #1
 8004536:	6063      	str	r3, [r4, #4]
 8004538:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800453a:	3201      	adds	r2, #1
 800453c:	3301      	adds	r3, #1
 800453e:	6022      	str	r2, [r4, #0]
 8004540:	9345      	str	r3, [sp, #276]	; 0x114
 8004542:	e7d8      	b.n	80044f6 <__svfiscanf_r+0x66>
 8004544:	9141      	str	r1, [sp, #260]	; 0x104
 8004546:	9143      	str	r1, [sp, #268]	; 0x10c
 8004548:	f89a 3001 	ldrb.w	r3, [sl, #1]
 800454c:	2b2a      	cmp	r3, #42	; 0x2a
 800454e:	bf02      	ittt	eq
 8004550:	2310      	moveq	r3, #16
 8004552:	9341      	streq	r3, [sp, #260]	; 0x104
 8004554:	f10a 0502 	addeq.w	r5, sl, #2
 8004558:	220a      	movs	r2, #10
 800455a:	46aa      	mov	sl, r5
 800455c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8004560:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8004564:	2b09      	cmp	r3, #9
 8004566:	d91e      	bls.n	80045a6 <__svfiscanf_r+0x116>
 8004568:	487d      	ldr	r0, [pc, #500]	; (8004760 <__svfiscanf_r+0x2d0>)
 800456a:	2203      	movs	r2, #3
 800456c:	f7fb fe68 	bl	8000240 <memchr>
 8004570:	b140      	cbz	r0, 8004584 <__svfiscanf_r+0xf4>
 8004572:	2301      	movs	r3, #1
 8004574:	eba0 0009 	sub.w	r0, r0, r9
 8004578:	fa03 f000 	lsl.w	r0, r3, r0
 800457c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800457e:	4318      	orrs	r0, r3
 8004580:	9041      	str	r0, [sp, #260]	; 0x104
 8004582:	4655      	mov	r5, sl
 8004584:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004588:	2b78      	cmp	r3, #120	; 0x78
 800458a:	d807      	bhi.n	800459c <__svfiscanf_r+0x10c>
 800458c:	2b57      	cmp	r3, #87	; 0x57
 800458e:	d811      	bhi.n	80045b4 <__svfiscanf_r+0x124>
 8004590:	2b25      	cmp	r3, #37	; 0x25
 8004592:	d0c4      	beq.n	800451e <__svfiscanf_r+0x8e>
 8004594:	d858      	bhi.n	8004648 <__svfiscanf_r+0x1b8>
 8004596:	2b00      	cmp	r3, #0
 8004598:	f000 80c8 	beq.w	800472c <__svfiscanf_r+0x29c>
 800459c:	2303      	movs	r3, #3
 800459e:	9347      	str	r3, [sp, #284]	; 0x11c
 80045a0:	230a      	movs	r3, #10
 80045a2:	9342      	str	r3, [sp, #264]	; 0x108
 80045a4:	e07c      	b.n	80046a0 <__svfiscanf_r+0x210>
 80045a6:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80045a8:	fb02 1103 	mla	r1, r2, r3, r1
 80045ac:	3930      	subs	r1, #48	; 0x30
 80045ae:	9143      	str	r1, [sp, #268]	; 0x10c
 80045b0:	4655      	mov	r5, sl
 80045b2:	e7d2      	b.n	800455a <__svfiscanf_r+0xca>
 80045b4:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 80045b8:	2a20      	cmp	r2, #32
 80045ba:	d8ef      	bhi.n	800459c <__svfiscanf_r+0x10c>
 80045bc:	a101      	add	r1, pc, #4	; (adr r1, 80045c4 <__svfiscanf_r+0x134>)
 80045be:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80045c2:	bf00      	nop
 80045c4:	0800468b 	.word	0x0800468b
 80045c8:	0800459d 	.word	0x0800459d
 80045cc:	0800459d 	.word	0x0800459d
 80045d0:	080046e9 	.word	0x080046e9
 80045d4:	0800459d 	.word	0x0800459d
 80045d8:	0800459d 	.word	0x0800459d
 80045dc:	0800459d 	.word	0x0800459d
 80045e0:	0800459d 	.word	0x0800459d
 80045e4:	0800459d 	.word	0x0800459d
 80045e8:	0800459d 	.word	0x0800459d
 80045ec:	0800459d 	.word	0x0800459d
 80045f0:	080046ff 	.word	0x080046ff
 80045f4:	080046d5 	.word	0x080046d5
 80045f8:	0800464f 	.word	0x0800464f
 80045fc:	0800464f 	.word	0x0800464f
 8004600:	0800464f 	.word	0x0800464f
 8004604:	0800459d 	.word	0x0800459d
 8004608:	080046d9 	.word	0x080046d9
 800460c:	0800459d 	.word	0x0800459d
 8004610:	0800459d 	.word	0x0800459d
 8004614:	0800459d 	.word	0x0800459d
 8004618:	0800459d 	.word	0x0800459d
 800461c:	0800470f 	.word	0x0800470f
 8004620:	080046e1 	.word	0x080046e1
 8004624:	08004683 	.word	0x08004683
 8004628:	0800459d 	.word	0x0800459d
 800462c:	0800459d 	.word	0x0800459d
 8004630:	0800470b 	.word	0x0800470b
 8004634:	0800459d 	.word	0x0800459d
 8004638:	080046d5 	.word	0x080046d5
 800463c:	0800459d 	.word	0x0800459d
 8004640:	0800459d 	.word	0x0800459d
 8004644:	0800468b 	.word	0x0800468b
 8004648:	3b45      	subs	r3, #69	; 0x45
 800464a:	2b02      	cmp	r3, #2
 800464c:	d8a6      	bhi.n	800459c <__svfiscanf_r+0x10c>
 800464e:	2305      	movs	r3, #5
 8004650:	e025      	b.n	800469e <__svfiscanf_r+0x20e>
 8004652:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004654:	4621      	mov	r1, r4
 8004656:	4630      	mov	r0, r6
 8004658:	4798      	blx	r3
 800465a:	2800      	cmp	r0, #0
 800465c:	f43f af64 	beq.w	8004528 <__svfiscanf_r+0x98>
 8004660:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004662:	07da      	lsls	r2, r3, #31
 8004664:	f140 80a4 	bpl.w	80047b0 <__svfiscanf_r+0x320>
 8004668:	9844      	ldr	r0, [sp, #272]	; 0x110
 800466a:	2800      	cmp	r0, #0
 800466c:	d067      	beq.n	800473e <__svfiscanf_r+0x2ae>
 800466e:	89a3      	ldrh	r3, [r4, #12]
 8004670:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004674:	bf18      	it	ne
 8004676:	f04f 30ff 	movne.w	r0, #4294967295
 800467a:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800467e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004682:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8004684:	f042 0220 	orr.w	r2, r2, #32
 8004688:	9241      	str	r2, [sp, #260]	; 0x104
 800468a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800468c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004690:	9241      	str	r2, [sp, #260]	; 0x104
 8004692:	2210      	movs	r2, #16
 8004694:	2b6f      	cmp	r3, #111	; 0x6f
 8004696:	9242      	str	r2, [sp, #264]	; 0x108
 8004698:	bf34      	ite	cc
 800469a:	2303      	movcc	r3, #3
 800469c:	2304      	movcs	r3, #4
 800469e:	9347      	str	r3, [sp, #284]	; 0x11c
 80046a0:	6863      	ldr	r3, [r4, #4]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	dd4e      	ble.n	8004744 <__svfiscanf_r+0x2b4>
 80046a6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80046a8:	065b      	lsls	r3, r3, #25
 80046aa:	d404      	bmi.n	80046b6 <__svfiscanf_r+0x226>
 80046ac:	6823      	ldr	r3, [r4, #0]
 80046ae:	781a      	ldrb	r2, [r3, #0]
 80046b0:	5cba      	ldrb	r2, [r7, r2]
 80046b2:	0710      	lsls	r0, r2, #28
 80046b4:	d456      	bmi.n	8004764 <__svfiscanf_r+0x2d4>
 80046b6:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80046b8:	2b02      	cmp	r3, #2
 80046ba:	dc65      	bgt.n	8004788 <__svfiscanf_r+0x2f8>
 80046bc:	466b      	mov	r3, sp
 80046be:	4622      	mov	r2, r4
 80046c0:	a941      	add	r1, sp, #260	; 0x104
 80046c2:	4630      	mov	r0, r6
 80046c4:	f000 f8b2 	bl	800482c <_scanf_chars>
 80046c8:	2801      	cmp	r0, #1
 80046ca:	d079      	beq.n	80047c0 <__svfiscanf_r+0x330>
 80046cc:	2802      	cmp	r0, #2
 80046ce:	f47f af12 	bne.w	80044f6 <__svfiscanf_r+0x66>
 80046d2:	e7c5      	b.n	8004660 <__svfiscanf_r+0x1d0>
 80046d4:	220a      	movs	r2, #10
 80046d6:	e7dd      	b.n	8004694 <__svfiscanf_r+0x204>
 80046d8:	2300      	movs	r3, #0
 80046da:	9342      	str	r3, [sp, #264]	; 0x108
 80046dc:	2303      	movs	r3, #3
 80046de:	e7de      	b.n	800469e <__svfiscanf_r+0x20e>
 80046e0:	2308      	movs	r3, #8
 80046e2:	9342      	str	r3, [sp, #264]	; 0x108
 80046e4:	2304      	movs	r3, #4
 80046e6:	e7da      	b.n	800469e <__svfiscanf_r+0x20e>
 80046e8:	4629      	mov	r1, r5
 80046ea:	4640      	mov	r0, r8
 80046ec:	f000 fa94 	bl	8004c18 <__sccl>
 80046f0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80046f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046f6:	9341      	str	r3, [sp, #260]	; 0x104
 80046f8:	4605      	mov	r5, r0
 80046fa:	2301      	movs	r3, #1
 80046fc:	e7cf      	b.n	800469e <__svfiscanf_r+0x20e>
 80046fe:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004700:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004704:	9341      	str	r3, [sp, #260]	; 0x104
 8004706:	2300      	movs	r3, #0
 8004708:	e7c9      	b.n	800469e <__svfiscanf_r+0x20e>
 800470a:	2302      	movs	r3, #2
 800470c:	e7c7      	b.n	800469e <__svfiscanf_r+0x20e>
 800470e:	9841      	ldr	r0, [sp, #260]	; 0x104
 8004710:	06c3      	lsls	r3, r0, #27
 8004712:	f53f aef0 	bmi.w	80044f6 <__svfiscanf_r+0x66>
 8004716:	9b00      	ldr	r3, [sp, #0]
 8004718:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800471a:	1d19      	adds	r1, r3, #4
 800471c:	9100      	str	r1, [sp, #0]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f010 0f01 	tst.w	r0, #1
 8004724:	bf14      	ite	ne
 8004726:	801a      	strhne	r2, [r3, #0]
 8004728:	601a      	streq	r2, [r3, #0]
 800472a:	e6e4      	b.n	80044f6 <__svfiscanf_r+0x66>
 800472c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800472e:	07d8      	lsls	r0, r3, #31
 8004730:	d405      	bmi.n	800473e <__svfiscanf_r+0x2ae>
 8004732:	89a3      	ldrh	r3, [r4, #12]
 8004734:	0599      	lsls	r1, r3, #22
 8004736:	d402      	bmi.n	800473e <__svfiscanf_r+0x2ae>
 8004738:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800473a:	f7ff fa6d 	bl	8003c18 <__retarget_lock_release_recursive>
 800473e:	f04f 30ff 	mov.w	r0, #4294967295
 8004742:	e79a      	b.n	800467a <__svfiscanf_r+0x1ea>
 8004744:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004746:	4621      	mov	r1, r4
 8004748:	4630      	mov	r0, r6
 800474a:	4798      	blx	r3
 800474c:	2800      	cmp	r0, #0
 800474e:	d0aa      	beq.n	80046a6 <__svfiscanf_r+0x216>
 8004750:	e786      	b.n	8004660 <__svfiscanf_r+0x1d0>
 8004752:	bf00      	nop
 8004754:	08004e6d 	.word	0x08004e6d
 8004758:	08004ae5 	.word	0x08004ae5
 800475c:	08005402 	.word	0x08005402
 8004760:	0800556a 	.word	0x0800556a
 8004764:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8004766:	3201      	adds	r2, #1
 8004768:	9245      	str	r2, [sp, #276]	; 0x114
 800476a:	6862      	ldr	r2, [r4, #4]
 800476c:	3a01      	subs	r2, #1
 800476e:	2a00      	cmp	r2, #0
 8004770:	6062      	str	r2, [r4, #4]
 8004772:	dd02      	ble.n	800477a <__svfiscanf_r+0x2ea>
 8004774:	3301      	adds	r3, #1
 8004776:	6023      	str	r3, [r4, #0]
 8004778:	e798      	b.n	80046ac <__svfiscanf_r+0x21c>
 800477a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800477c:	4621      	mov	r1, r4
 800477e:	4630      	mov	r0, r6
 8004780:	4798      	blx	r3
 8004782:	2800      	cmp	r0, #0
 8004784:	d092      	beq.n	80046ac <__svfiscanf_r+0x21c>
 8004786:	e76b      	b.n	8004660 <__svfiscanf_r+0x1d0>
 8004788:	2b04      	cmp	r3, #4
 800478a:	dc06      	bgt.n	800479a <__svfiscanf_r+0x30a>
 800478c:	466b      	mov	r3, sp
 800478e:	4622      	mov	r2, r4
 8004790:	a941      	add	r1, sp, #260	; 0x104
 8004792:	4630      	mov	r0, r6
 8004794:	f000 f8a4 	bl	80048e0 <_scanf_i>
 8004798:	e796      	b.n	80046c8 <__svfiscanf_r+0x238>
 800479a:	4b0f      	ldr	r3, [pc, #60]	; (80047d8 <__svfiscanf_r+0x348>)
 800479c:	2b00      	cmp	r3, #0
 800479e:	f43f aeaa 	beq.w	80044f6 <__svfiscanf_r+0x66>
 80047a2:	466b      	mov	r3, sp
 80047a4:	4622      	mov	r2, r4
 80047a6:	a941      	add	r1, sp, #260	; 0x104
 80047a8:	4630      	mov	r0, r6
 80047aa:	f3af 8000 	nop.w
 80047ae:	e78b      	b.n	80046c8 <__svfiscanf_r+0x238>
 80047b0:	89a3      	ldrh	r3, [r4, #12]
 80047b2:	0599      	lsls	r1, r3, #22
 80047b4:	f53f af58 	bmi.w	8004668 <__svfiscanf_r+0x1d8>
 80047b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80047ba:	f7ff fa2d 	bl	8003c18 <__retarget_lock_release_recursive>
 80047be:	e753      	b.n	8004668 <__svfiscanf_r+0x1d8>
 80047c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80047c2:	07da      	lsls	r2, r3, #31
 80047c4:	d405      	bmi.n	80047d2 <__svfiscanf_r+0x342>
 80047c6:	89a3      	ldrh	r3, [r4, #12]
 80047c8:	059b      	lsls	r3, r3, #22
 80047ca:	d402      	bmi.n	80047d2 <__svfiscanf_r+0x342>
 80047cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80047ce:	f7ff fa23 	bl	8003c18 <__retarget_lock_release_recursive>
 80047d2:	9844      	ldr	r0, [sp, #272]	; 0x110
 80047d4:	e751      	b.n	800467a <__svfiscanf_r+0x1ea>
 80047d6:	bf00      	nop
 80047d8:	00000000 	.word	0x00000000

080047dc <_vfiscanf_r>:
 80047dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80047de:	460c      	mov	r4, r1
 80047e0:	4605      	mov	r5, r0
 80047e2:	b138      	cbz	r0, 80047f4 <_vfiscanf_r+0x18>
 80047e4:	6981      	ldr	r1, [r0, #24]
 80047e6:	b929      	cbnz	r1, 80047f4 <_vfiscanf_r+0x18>
 80047e8:	e9cd 2300 	strd	r2, r3, [sp]
 80047ec:	f7ff f958 	bl	8003aa0 <__sinit>
 80047f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80047f4:	490a      	ldr	r1, [pc, #40]	; (8004820 <_vfiscanf_r+0x44>)
 80047f6:	428c      	cmp	r4, r1
 80047f8:	d107      	bne.n	800480a <_vfiscanf_r+0x2e>
 80047fa:	686c      	ldr	r4, [r5, #4]
 80047fc:	4621      	mov	r1, r4
 80047fe:	4628      	mov	r0, r5
 8004800:	b003      	add	sp, #12
 8004802:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004806:	f7ff be43 	b.w	8004490 <__svfiscanf_r>
 800480a:	4906      	ldr	r1, [pc, #24]	; (8004824 <_vfiscanf_r+0x48>)
 800480c:	428c      	cmp	r4, r1
 800480e:	d101      	bne.n	8004814 <_vfiscanf_r+0x38>
 8004810:	68ac      	ldr	r4, [r5, #8]
 8004812:	e7f3      	b.n	80047fc <_vfiscanf_r+0x20>
 8004814:	4904      	ldr	r1, [pc, #16]	; (8004828 <_vfiscanf_r+0x4c>)
 8004816:	428c      	cmp	r4, r1
 8004818:	bf08      	it	eq
 800481a:	68ec      	ldreq	r4, [r5, #12]
 800481c:	e7ee      	b.n	80047fc <_vfiscanf_r+0x20>
 800481e:	bf00      	nop
 8004820:	08005524 	.word	0x08005524
 8004824:	08005544 	.word	0x08005544
 8004828:	08005504 	.word	0x08005504

0800482c <_scanf_chars>:
 800482c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004830:	4615      	mov	r5, r2
 8004832:	688a      	ldr	r2, [r1, #8]
 8004834:	4680      	mov	r8, r0
 8004836:	460c      	mov	r4, r1
 8004838:	b932      	cbnz	r2, 8004848 <_scanf_chars+0x1c>
 800483a:	698a      	ldr	r2, [r1, #24]
 800483c:	2a00      	cmp	r2, #0
 800483e:	bf0c      	ite	eq
 8004840:	2201      	moveq	r2, #1
 8004842:	f04f 32ff 	movne.w	r2, #4294967295
 8004846:	608a      	str	r2, [r1, #8]
 8004848:	6822      	ldr	r2, [r4, #0]
 800484a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80048dc <_scanf_chars+0xb0>
 800484e:	06d1      	lsls	r1, r2, #27
 8004850:	bf5f      	itttt	pl
 8004852:	681a      	ldrpl	r2, [r3, #0]
 8004854:	1d11      	addpl	r1, r2, #4
 8004856:	6019      	strpl	r1, [r3, #0]
 8004858:	6816      	ldrpl	r6, [r2, #0]
 800485a:	2700      	movs	r7, #0
 800485c:	69a0      	ldr	r0, [r4, #24]
 800485e:	b188      	cbz	r0, 8004884 <_scanf_chars+0x58>
 8004860:	2801      	cmp	r0, #1
 8004862:	d107      	bne.n	8004874 <_scanf_chars+0x48>
 8004864:	682a      	ldr	r2, [r5, #0]
 8004866:	7811      	ldrb	r1, [r2, #0]
 8004868:	6962      	ldr	r2, [r4, #20]
 800486a:	5c52      	ldrb	r2, [r2, r1]
 800486c:	b952      	cbnz	r2, 8004884 <_scanf_chars+0x58>
 800486e:	2f00      	cmp	r7, #0
 8004870:	d031      	beq.n	80048d6 <_scanf_chars+0xaa>
 8004872:	e022      	b.n	80048ba <_scanf_chars+0x8e>
 8004874:	2802      	cmp	r0, #2
 8004876:	d120      	bne.n	80048ba <_scanf_chars+0x8e>
 8004878:	682b      	ldr	r3, [r5, #0]
 800487a:	781b      	ldrb	r3, [r3, #0]
 800487c:	f813 3009 	ldrb.w	r3, [r3, r9]
 8004880:	071b      	lsls	r3, r3, #28
 8004882:	d41a      	bmi.n	80048ba <_scanf_chars+0x8e>
 8004884:	6823      	ldr	r3, [r4, #0]
 8004886:	06da      	lsls	r2, r3, #27
 8004888:	bf5e      	ittt	pl
 800488a:	682b      	ldrpl	r3, [r5, #0]
 800488c:	781b      	ldrbpl	r3, [r3, #0]
 800488e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8004892:	682a      	ldr	r2, [r5, #0]
 8004894:	686b      	ldr	r3, [r5, #4]
 8004896:	3201      	adds	r2, #1
 8004898:	602a      	str	r2, [r5, #0]
 800489a:	68a2      	ldr	r2, [r4, #8]
 800489c:	3b01      	subs	r3, #1
 800489e:	3a01      	subs	r2, #1
 80048a0:	606b      	str	r3, [r5, #4]
 80048a2:	3701      	adds	r7, #1
 80048a4:	60a2      	str	r2, [r4, #8]
 80048a6:	b142      	cbz	r2, 80048ba <_scanf_chars+0x8e>
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	dcd7      	bgt.n	800485c <_scanf_chars+0x30>
 80048ac:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80048b0:	4629      	mov	r1, r5
 80048b2:	4640      	mov	r0, r8
 80048b4:	4798      	blx	r3
 80048b6:	2800      	cmp	r0, #0
 80048b8:	d0d0      	beq.n	800485c <_scanf_chars+0x30>
 80048ba:	6823      	ldr	r3, [r4, #0]
 80048bc:	f013 0310 	ands.w	r3, r3, #16
 80048c0:	d105      	bne.n	80048ce <_scanf_chars+0xa2>
 80048c2:	68e2      	ldr	r2, [r4, #12]
 80048c4:	3201      	adds	r2, #1
 80048c6:	60e2      	str	r2, [r4, #12]
 80048c8:	69a2      	ldr	r2, [r4, #24]
 80048ca:	b102      	cbz	r2, 80048ce <_scanf_chars+0xa2>
 80048cc:	7033      	strb	r3, [r6, #0]
 80048ce:	6923      	ldr	r3, [r4, #16]
 80048d0:	443b      	add	r3, r7
 80048d2:	6123      	str	r3, [r4, #16]
 80048d4:	2000      	movs	r0, #0
 80048d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80048da:	bf00      	nop
 80048dc:	08005402 	.word	0x08005402

080048e0 <_scanf_i>:
 80048e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048e4:	4698      	mov	r8, r3
 80048e6:	4b76      	ldr	r3, [pc, #472]	; (8004ac0 <_scanf_i+0x1e0>)
 80048e8:	460c      	mov	r4, r1
 80048ea:	4682      	mov	sl, r0
 80048ec:	4616      	mov	r6, r2
 80048ee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80048f2:	b087      	sub	sp, #28
 80048f4:	ab03      	add	r3, sp, #12
 80048f6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80048fa:	4b72      	ldr	r3, [pc, #456]	; (8004ac4 <_scanf_i+0x1e4>)
 80048fc:	69a1      	ldr	r1, [r4, #24]
 80048fe:	4a72      	ldr	r2, [pc, #456]	; (8004ac8 <_scanf_i+0x1e8>)
 8004900:	2903      	cmp	r1, #3
 8004902:	bf18      	it	ne
 8004904:	461a      	movne	r2, r3
 8004906:	68a3      	ldr	r3, [r4, #8]
 8004908:	9201      	str	r2, [sp, #4]
 800490a:	1e5a      	subs	r2, r3, #1
 800490c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004910:	bf88      	it	hi
 8004912:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004916:	4627      	mov	r7, r4
 8004918:	bf82      	ittt	hi
 800491a:	eb03 0905 	addhi.w	r9, r3, r5
 800491e:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004922:	60a3      	strhi	r3, [r4, #8]
 8004924:	f857 3b1c 	ldr.w	r3, [r7], #28
 8004928:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800492c:	bf98      	it	ls
 800492e:	f04f 0900 	movls.w	r9, #0
 8004932:	6023      	str	r3, [r4, #0]
 8004934:	463d      	mov	r5, r7
 8004936:	f04f 0b00 	mov.w	fp, #0
 800493a:	6831      	ldr	r1, [r6, #0]
 800493c:	ab03      	add	r3, sp, #12
 800493e:	7809      	ldrb	r1, [r1, #0]
 8004940:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8004944:	2202      	movs	r2, #2
 8004946:	f7fb fc7b 	bl	8000240 <memchr>
 800494a:	b328      	cbz	r0, 8004998 <_scanf_i+0xb8>
 800494c:	f1bb 0f01 	cmp.w	fp, #1
 8004950:	d159      	bne.n	8004a06 <_scanf_i+0x126>
 8004952:	6862      	ldr	r2, [r4, #4]
 8004954:	b92a      	cbnz	r2, 8004962 <_scanf_i+0x82>
 8004956:	6822      	ldr	r2, [r4, #0]
 8004958:	2308      	movs	r3, #8
 800495a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800495e:	6063      	str	r3, [r4, #4]
 8004960:	6022      	str	r2, [r4, #0]
 8004962:	6822      	ldr	r2, [r4, #0]
 8004964:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8004968:	6022      	str	r2, [r4, #0]
 800496a:	68a2      	ldr	r2, [r4, #8]
 800496c:	1e51      	subs	r1, r2, #1
 800496e:	60a1      	str	r1, [r4, #8]
 8004970:	b192      	cbz	r2, 8004998 <_scanf_i+0xb8>
 8004972:	6832      	ldr	r2, [r6, #0]
 8004974:	1c51      	adds	r1, r2, #1
 8004976:	6031      	str	r1, [r6, #0]
 8004978:	7812      	ldrb	r2, [r2, #0]
 800497a:	f805 2b01 	strb.w	r2, [r5], #1
 800497e:	6872      	ldr	r2, [r6, #4]
 8004980:	3a01      	subs	r2, #1
 8004982:	2a00      	cmp	r2, #0
 8004984:	6072      	str	r2, [r6, #4]
 8004986:	dc07      	bgt.n	8004998 <_scanf_i+0xb8>
 8004988:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800498c:	4631      	mov	r1, r6
 800498e:	4650      	mov	r0, sl
 8004990:	4790      	blx	r2
 8004992:	2800      	cmp	r0, #0
 8004994:	f040 8085 	bne.w	8004aa2 <_scanf_i+0x1c2>
 8004998:	f10b 0b01 	add.w	fp, fp, #1
 800499c:	f1bb 0f03 	cmp.w	fp, #3
 80049a0:	d1cb      	bne.n	800493a <_scanf_i+0x5a>
 80049a2:	6863      	ldr	r3, [r4, #4]
 80049a4:	b90b      	cbnz	r3, 80049aa <_scanf_i+0xca>
 80049a6:	230a      	movs	r3, #10
 80049a8:	6063      	str	r3, [r4, #4]
 80049aa:	6863      	ldr	r3, [r4, #4]
 80049ac:	4947      	ldr	r1, [pc, #284]	; (8004acc <_scanf_i+0x1ec>)
 80049ae:	6960      	ldr	r0, [r4, #20]
 80049b0:	1ac9      	subs	r1, r1, r3
 80049b2:	f000 f931 	bl	8004c18 <__sccl>
 80049b6:	f04f 0b00 	mov.w	fp, #0
 80049ba:	68a3      	ldr	r3, [r4, #8]
 80049bc:	6822      	ldr	r2, [r4, #0]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d03d      	beq.n	8004a3e <_scanf_i+0x15e>
 80049c2:	6831      	ldr	r1, [r6, #0]
 80049c4:	6960      	ldr	r0, [r4, #20]
 80049c6:	f891 c000 	ldrb.w	ip, [r1]
 80049ca:	f810 000c 	ldrb.w	r0, [r0, ip]
 80049ce:	2800      	cmp	r0, #0
 80049d0:	d035      	beq.n	8004a3e <_scanf_i+0x15e>
 80049d2:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80049d6:	d124      	bne.n	8004a22 <_scanf_i+0x142>
 80049d8:	0510      	lsls	r0, r2, #20
 80049da:	d522      	bpl.n	8004a22 <_scanf_i+0x142>
 80049dc:	f10b 0b01 	add.w	fp, fp, #1
 80049e0:	f1b9 0f00 	cmp.w	r9, #0
 80049e4:	d003      	beq.n	80049ee <_scanf_i+0x10e>
 80049e6:	3301      	adds	r3, #1
 80049e8:	f109 39ff 	add.w	r9, r9, #4294967295
 80049ec:	60a3      	str	r3, [r4, #8]
 80049ee:	6873      	ldr	r3, [r6, #4]
 80049f0:	3b01      	subs	r3, #1
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	6073      	str	r3, [r6, #4]
 80049f6:	dd1b      	ble.n	8004a30 <_scanf_i+0x150>
 80049f8:	6833      	ldr	r3, [r6, #0]
 80049fa:	3301      	adds	r3, #1
 80049fc:	6033      	str	r3, [r6, #0]
 80049fe:	68a3      	ldr	r3, [r4, #8]
 8004a00:	3b01      	subs	r3, #1
 8004a02:	60a3      	str	r3, [r4, #8]
 8004a04:	e7d9      	b.n	80049ba <_scanf_i+0xda>
 8004a06:	f1bb 0f02 	cmp.w	fp, #2
 8004a0a:	d1ae      	bne.n	800496a <_scanf_i+0x8a>
 8004a0c:	6822      	ldr	r2, [r4, #0]
 8004a0e:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8004a12:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8004a16:	d1bf      	bne.n	8004998 <_scanf_i+0xb8>
 8004a18:	2310      	movs	r3, #16
 8004a1a:	6063      	str	r3, [r4, #4]
 8004a1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a20:	e7a2      	b.n	8004968 <_scanf_i+0x88>
 8004a22:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8004a26:	6022      	str	r2, [r4, #0]
 8004a28:	780b      	ldrb	r3, [r1, #0]
 8004a2a:	f805 3b01 	strb.w	r3, [r5], #1
 8004a2e:	e7de      	b.n	80049ee <_scanf_i+0x10e>
 8004a30:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004a34:	4631      	mov	r1, r6
 8004a36:	4650      	mov	r0, sl
 8004a38:	4798      	blx	r3
 8004a3a:	2800      	cmp	r0, #0
 8004a3c:	d0df      	beq.n	80049fe <_scanf_i+0x11e>
 8004a3e:	6823      	ldr	r3, [r4, #0]
 8004a40:	05db      	lsls	r3, r3, #23
 8004a42:	d50d      	bpl.n	8004a60 <_scanf_i+0x180>
 8004a44:	42bd      	cmp	r5, r7
 8004a46:	d909      	bls.n	8004a5c <_scanf_i+0x17c>
 8004a48:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8004a4c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a50:	4632      	mov	r2, r6
 8004a52:	4650      	mov	r0, sl
 8004a54:	4798      	blx	r3
 8004a56:	f105 39ff 	add.w	r9, r5, #4294967295
 8004a5a:	464d      	mov	r5, r9
 8004a5c:	42bd      	cmp	r5, r7
 8004a5e:	d02d      	beq.n	8004abc <_scanf_i+0x1dc>
 8004a60:	6822      	ldr	r2, [r4, #0]
 8004a62:	f012 0210 	ands.w	r2, r2, #16
 8004a66:	d113      	bne.n	8004a90 <_scanf_i+0x1b0>
 8004a68:	702a      	strb	r2, [r5, #0]
 8004a6a:	6863      	ldr	r3, [r4, #4]
 8004a6c:	9e01      	ldr	r6, [sp, #4]
 8004a6e:	4639      	mov	r1, r7
 8004a70:	4650      	mov	r0, sl
 8004a72:	47b0      	blx	r6
 8004a74:	6821      	ldr	r1, [r4, #0]
 8004a76:	f8d8 3000 	ldr.w	r3, [r8]
 8004a7a:	f011 0f20 	tst.w	r1, #32
 8004a7e:	d013      	beq.n	8004aa8 <_scanf_i+0x1c8>
 8004a80:	1d1a      	adds	r2, r3, #4
 8004a82:	f8c8 2000 	str.w	r2, [r8]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	6018      	str	r0, [r3, #0]
 8004a8a:	68e3      	ldr	r3, [r4, #12]
 8004a8c:	3301      	adds	r3, #1
 8004a8e:	60e3      	str	r3, [r4, #12]
 8004a90:	1bed      	subs	r5, r5, r7
 8004a92:	44ab      	add	fp, r5
 8004a94:	6925      	ldr	r5, [r4, #16]
 8004a96:	445d      	add	r5, fp
 8004a98:	6125      	str	r5, [r4, #16]
 8004a9a:	2000      	movs	r0, #0
 8004a9c:	b007      	add	sp, #28
 8004a9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004aa2:	f04f 0b00 	mov.w	fp, #0
 8004aa6:	e7ca      	b.n	8004a3e <_scanf_i+0x15e>
 8004aa8:	1d1a      	adds	r2, r3, #4
 8004aaa:	f8c8 2000 	str.w	r2, [r8]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f011 0f01 	tst.w	r1, #1
 8004ab4:	bf14      	ite	ne
 8004ab6:	8018      	strhne	r0, [r3, #0]
 8004ab8:	6018      	streq	r0, [r3, #0]
 8004aba:	e7e6      	b.n	8004a8a <_scanf_i+0x1aa>
 8004abc:	2001      	movs	r0, #1
 8004abe:	e7ed      	b.n	8004a9c <_scanf_i+0x1bc>
 8004ac0:	080053b4 	.word	0x080053b4
 8004ac4:	08004df5 	.word	0x08004df5
 8004ac8:	0800362d 	.word	0x0800362d
 8004acc:	080055b0 	.word	0x080055b0

08004ad0 <lflush>:
 8004ad0:	8983      	ldrh	r3, [r0, #12]
 8004ad2:	f003 0309 	and.w	r3, r3, #9
 8004ad6:	2b09      	cmp	r3, #9
 8004ad8:	d101      	bne.n	8004ade <lflush+0xe>
 8004ada:	f7fe bf77 	b.w	80039cc <fflush>
 8004ade:	2000      	movs	r0, #0
 8004ae0:	4770      	bx	lr
	...

08004ae4 <__srefill_r>:
 8004ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ae6:	460c      	mov	r4, r1
 8004ae8:	4605      	mov	r5, r0
 8004aea:	b118      	cbz	r0, 8004af4 <__srefill_r+0x10>
 8004aec:	6983      	ldr	r3, [r0, #24]
 8004aee:	b90b      	cbnz	r3, 8004af4 <__srefill_r+0x10>
 8004af0:	f7fe ffd6 	bl	8003aa0 <__sinit>
 8004af4:	4b3b      	ldr	r3, [pc, #236]	; (8004be4 <__srefill_r+0x100>)
 8004af6:	429c      	cmp	r4, r3
 8004af8:	d10a      	bne.n	8004b10 <__srefill_r+0x2c>
 8004afa:	686c      	ldr	r4, [r5, #4]
 8004afc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004b00:	2300      	movs	r3, #0
 8004b02:	6063      	str	r3, [r4, #4]
 8004b04:	89a3      	ldrh	r3, [r4, #12]
 8004b06:	069e      	lsls	r6, r3, #26
 8004b08:	d50c      	bpl.n	8004b24 <__srefill_r+0x40>
 8004b0a:	f04f 30ff 	mov.w	r0, #4294967295
 8004b0e:	e066      	b.n	8004bde <__srefill_r+0xfa>
 8004b10:	4b35      	ldr	r3, [pc, #212]	; (8004be8 <__srefill_r+0x104>)
 8004b12:	429c      	cmp	r4, r3
 8004b14:	d101      	bne.n	8004b1a <__srefill_r+0x36>
 8004b16:	68ac      	ldr	r4, [r5, #8]
 8004b18:	e7f0      	b.n	8004afc <__srefill_r+0x18>
 8004b1a:	4b34      	ldr	r3, [pc, #208]	; (8004bec <__srefill_r+0x108>)
 8004b1c:	429c      	cmp	r4, r3
 8004b1e:	bf08      	it	eq
 8004b20:	68ec      	ldreq	r4, [r5, #12]
 8004b22:	e7eb      	b.n	8004afc <__srefill_r+0x18>
 8004b24:	0758      	lsls	r0, r3, #29
 8004b26:	d448      	bmi.n	8004bba <__srefill_r+0xd6>
 8004b28:	06d9      	lsls	r1, r3, #27
 8004b2a:	d405      	bmi.n	8004b38 <__srefill_r+0x54>
 8004b2c:	2309      	movs	r3, #9
 8004b2e:	602b      	str	r3, [r5, #0]
 8004b30:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004b34:	81a3      	strh	r3, [r4, #12]
 8004b36:	e7e8      	b.n	8004b0a <__srefill_r+0x26>
 8004b38:	071a      	lsls	r2, r3, #28
 8004b3a:	d50b      	bpl.n	8004b54 <__srefill_r+0x70>
 8004b3c:	4621      	mov	r1, r4
 8004b3e:	4628      	mov	r0, r5
 8004b40:	f7fe ff08 	bl	8003954 <_fflush_r>
 8004b44:	2800      	cmp	r0, #0
 8004b46:	d1e0      	bne.n	8004b0a <__srefill_r+0x26>
 8004b48:	89a3      	ldrh	r3, [r4, #12]
 8004b4a:	60a0      	str	r0, [r4, #8]
 8004b4c:	f023 0308 	bic.w	r3, r3, #8
 8004b50:	81a3      	strh	r3, [r4, #12]
 8004b52:	61a0      	str	r0, [r4, #24]
 8004b54:	89a3      	ldrh	r3, [r4, #12]
 8004b56:	f043 0304 	orr.w	r3, r3, #4
 8004b5a:	81a3      	strh	r3, [r4, #12]
 8004b5c:	6923      	ldr	r3, [r4, #16]
 8004b5e:	b91b      	cbnz	r3, 8004b68 <__srefill_r+0x84>
 8004b60:	4621      	mov	r1, r4
 8004b62:	4628      	mov	r0, r5
 8004b64:	f7ff f87e 	bl	8003c64 <__smakebuf_r>
 8004b68:	89a6      	ldrh	r6, [r4, #12]
 8004b6a:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 8004b6e:	07b3      	lsls	r3, r6, #30
 8004b70:	d00f      	beq.n	8004b92 <__srefill_r+0xae>
 8004b72:	2301      	movs	r3, #1
 8004b74:	81a3      	strh	r3, [r4, #12]
 8004b76:	4b1e      	ldr	r3, [pc, #120]	; (8004bf0 <__srefill_r+0x10c>)
 8004b78:	491e      	ldr	r1, [pc, #120]	; (8004bf4 <__srefill_r+0x110>)
 8004b7a:	6818      	ldr	r0, [r3, #0]
 8004b7c:	f006 0609 	and.w	r6, r6, #9
 8004b80:	f7ff f80c 	bl	8003b9c <_fwalk>
 8004b84:	2e09      	cmp	r6, #9
 8004b86:	81a7      	strh	r7, [r4, #12]
 8004b88:	d103      	bne.n	8004b92 <__srefill_r+0xae>
 8004b8a:	4621      	mov	r1, r4
 8004b8c:	4628      	mov	r0, r5
 8004b8e:	f7fe fe5b 	bl	8003848 <__sflush_r>
 8004b92:	6922      	ldr	r2, [r4, #16]
 8004b94:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004b96:	6963      	ldr	r3, [r4, #20]
 8004b98:	6a21      	ldr	r1, [r4, #32]
 8004b9a:	6022      	str	r2, [r4, #0]
 8004b9c:	4628      	mov	r0, r5
 8004b9e:	47b0      	blx	r6
 8004ba0:	2800      	cmp	r0, #0
 8004ba2:	6060      	str	r0, [r4, #4]
 8004ba4:	dc1c      	bgt.n	8004be0 <__srefill_r+0xfc>
 8004ba6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004baa:	bf17      	itett	ne
 8004bac:	2200      	movne	r2, #0
 8004bae:	f043 0320 	orreq.w	r3, r3, #32
 8004bb2:	6062      	strne	r2, [r4, #4]
 8004bb4:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 8004bb8:	e7bc      	b.n	8004b34 <__srefill_r+0x50>
 8004bba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004bbc:	2900      	cmp	r1, #0
 8004bbe:	d0cd      	beq.n	8004b5c <__srefill_r+0x78>
 8004bc0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004bc4:	4299      	cmp	r1, r3
 8004bc6:	d002      	beq.n	8004bce <__srefill_r+0xea>
 8004bc8:	4628      	mov	r0, r5
 8004bca:	f7ff f893 	bl	8003cf4 <_free_r>
 8004bce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004bd0:	6063      	str	r3, [r4, #4]
 8004bd2:	2000      	movs	r0, #0
 8004bd4:	6360      	str	r0, [r4, #52]	; 0x34
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d0c0      	beq.n	8004b5c <__srefill_r+0x78>
 8004bda:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004bdc:	6023      	str	r3, [r4, #0]
 8004bde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004be0:	2000      	movs	r0, #0
 8004be2:	e7fc      	b.n	8004bde <__srefill_r+0xfa>
 8004be4:	08005524 	.word	0x08005524
 8004be8:	08005544 	.word	0x08005544
 8004bec:	08005504 	.word	0x08005504
 8004bf0:	080053d8 	.word	0x080053d8
 8004bf4:	08004ad1 	.word	0x08004ad1

08004bf8 <_sbrk_r>:
 8004bf8:	b538      	push	{r3, r4, r5, lr}
 8004bfa:	4d06      	ldr	r5, [pc, #24]	; (8004c14 <_sbrk_r+0x1c>)
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	4604      	mov	r4, r0
 8004c00:	4608      	mov	r0, r1
 8004c02:	602b      	str	r3, [r5, #0]
 8004c04:	f7fc f854 	bl	8000cb0 <_sbrk>
 8004c08:	1c43      	adds	r3, r0, #1
 8004c0a:	d102      	bne.n	8004c12 <_sbrk_r+0x1a>
 8004c0c:	682b      	ldr	r3, [r5, #0]
 8004c0e:	b103      	cbz	r3, 8004c12 <_sbrk_r+0x1a>
 8004c10:	6023      	str	r3, [r4, #0]
 8004c12:	bd38      	pop	{r3, r4, r5, pc}
 8004c14:	2000012c 	.word	0x2000012c

08004c18 <__sccl>:
 8004c18:	b570      	push	{r4, r5, r6, lr}
 8004c1a:	780b      	ldrb	r3, [r1, #0]
 8004c1c:	4604      	mov	r4, r0
 8004c1e:	2b5e      	cmp	r3, #94	; 0x5e
 8004c20:	bf0b      	itete	eq
 8004c22:	784b      	ldrbeq	r3, [r1, #1]
 8004c24:	1c48      	addne	r0, r1, #1
 8004c26:	1c88      	addeq	r0, r1, #2
 8004c28:	2200      	movne	r2, #0
 8004c2a:	bf08      	it	eq
 8004c2c:	2201      	moveq	r2, #1
 8004c2e:	1e61      	subs	r1, r4, #1
 8004c30:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8004c34:	f801 2f01 	strb.w	r2, [r1, #1]!
 8004c38:	42a9      	cmp	r1, r5
 8004c3a:	d1fb      	bne.n	8004c34 <__sccl+0x1c>
 8004c3c:	b90b      	cbnz	r3, 8004c42 <__sccl+0x2a>
 8004c3e:	3801      	subs	r0, #1
 8004c40:	bd70      	pop	{r4, r5, r6, pc}
 8004c42:	f082 0201 	eor.w	r2, r2, #1
 8004c46:	54e2      	strb	r2, [r4, r3]
 8004c48:	4605      	mov	r5, r0
 8004c4a:	4628      	mov	r0, r5
 8004c4c:	f810 1b01 	ldrb.w	r1, [r0], #1
 8004c50:	292d      	cmp	r1, #45	; 0x2d
 8004c52:	d006      	beq.n	8004c62 <__sccl+0x4a>
 8004c54:	295d      	cmp	r1, #93	; 0x5d
 8004c56:	d0f3      	beq.n	8004c40 <__sccl+0x28>
 8004c58:	b909      	cbnz	r1, 8004c5e <__sccl+0x46>
 8004c5a:	4628      	mov	r0, r5
 8004c5c:	e7f0      	b.n	8004c40 <__sccl+0x28>
 8004c5e:	460b      	mov	r3, r1
 8004c60:	e7f1      	b.n	8004c46 <__sccl+0x2e>
 8004c62:	786e      	ldrb	r6, [r5, #1]
 8004c64:	2e5d      	cmp	r6, #93	; 0x5d
 8004c66:	d0fa      	beq.n	8004c5e <__sccl+0x46>
 8004c68:	42b3      	cmp	r3, r6
 8004c6a:	dcf8      	bgt.n	8004c5e <__sccl+0x46>
 8004c6c:	3502      	adds	r5, #2
 8004c6e:	4619      	mov	r1, r3
 8004c70:	3101      	adds	r1, #1
 8004c72:	428e      	cmp	r6, r1
 8004c74:	5462      	strb	r2, [r4, r1]
 8004c76:	dcfb      	bgt.n	8004c70 <__sccl+0x58>
 8004c78:	1af1      	subs	r1, r6, r3
 8004c7a:	3901      	subs	r1, #1
 8004c7c:	1c58      	adds	r0, r3, #1
 8004c7e:	42b3      	cmp	r3, r6
 8004c80:	bfa8      	it	ge
 8004c82:	2100      	movge	r1, #0
 8004c84:	1843      	adds	r3, r0, r1
 8004c86:	e7e0      	b.n	8004c4a <__sccl+0x32>

08004c88 <__sread>:
 8004c88:	b510      	push	{r4, lr}
 8004c8a:	460c      	mov	r4, r1
 8004c8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c90:	f000 fa24 	bl	80050dc <_read_r>
 8004c94:	2800      	cmp	r0, #0
 8004c96:	bfab      	itete	ge
 8004c98:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004c9a:	89a3      	ldrhlt	r3, [r4, #12]
 8004c9c:	181b      	addge	r3, r3, r0
 8004c9e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004ca2:	bfac      	ite	ge
 8004ca4:	6563      	strge	r3, [r4, #84]	; 0x54
 8004ca6:	81a3      	strhlt	r3, [r4, #12]
 8004ca8:	bd10      	pop	{r4, pc}

08004caa <__swrite>:
 8004caa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cae:	461f      	mov	r7, r3
 8004cb0:	898b      	ldrh	r3, [r1, #12]
 8004cb2:	05db      	lsls	r3, r3, #23
 8004cb4:	4605      	mov	r5, r0
 8004cb6:	460c      	mov	r4, r1
 8004cb8:	4616      	mov	r6, r2
 8004cba:	d505      	bpl.n	8004cc8 <__swrite+0x1e>
 8004cbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004cc0:	2302      	movs	r3, #2
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	f000 f9ae 	bl	8005024 <_lseek_r>
 8004cc8:	89a3      	ldrh	r3, [r4, #12]
 8004cca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004cce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004cd2:	81a3      	strh	r3, [r4, #12]
 8004cd4:	4632      	mov	r2, r6
 8004cd6:	463b      	mov	r3, r7
 8004cd8:	4628      	mov	r0, r5
 8004cda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004cde:	f000 b95d 	b.w	8004f9c <_write_r>

08004ce2 <__sseek>:
 8004ce2:	b510      	push	{r4, lr}
 8004ce4:	460c      	mov	r4, r1
 8004ce6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004cea:	f000 f99b 	bl	8005024 <_lseek_r>
 8004cee:	1c43      	adds	r3, r0, #1
 8004cf0:	89a3      	ldrh	r3, [r4, #12]
 8004cf2:	bf15      	itete	ne
 8004cf4:	6560      	strne	r0, [r4, #84]	; 0x54
 8004cf6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004cfa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004cfe:	81a3      	strheq	r3, [r4, #12]
 8004d00:	bf18      	it	ne
 8004d02:	81a3      	strhne	r3, [r4, #12]
 8004d04:	bd10      	pop	{r4, pc}

08004d06 <__sclose>:
 8004d06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d0a:	f000 b959 	b.w	8004fc0 <_close_r>
	...

08004d10 <_strtoul_l.constprop.0>:
 8004d10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004d14:	4f36      	ldr	r7, [pc, #216]	; (8004df0 <_strtoul_l.constprop.0+0xe0>)
 8004d16:	4686      	mov	lr, r0
 8004d18:	460d      	mov	r5, r1
 8004d1a:	4628      	mov	r0, r5
 8004d1c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004d20:	5de6      	ldrb	r6, [r4, r7]
 8004d22:	f016 0608 	ands.w	r6, r6, #8
 8004d26:	d1f8      	bne.n	8004d1a <_strtoul_l.constprop.0+0xa>
 8004d28:	2c2d      	cmp	r4, #45	; 0x2d
 8004d2a:	d12f      	bne.n	8004d8c <_strtoul_l.constprop.0+0x7c>
 8004d2c:	782c      	ldrb	r4, [r5, #0]
 8004d2e:	2601      	movs	r6, #1
 8004d30:	1c85      	adds	r5, r0, #2
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d057      	beq.n	8004de6 <_strtoul_l.constprop.0+0xd6>
 8004d36:	2b10      	cmp	r3, #16
 8004d38:	d109      	bne.n	8004d4e <_strtoul_l.constprop.0+0x3e>
 8004d3a:	2c30      	cmp	r4, #48	; 0x30
 8004d3c:	d107      	bne.n	8004d4e <_strtoul_l.constprop.0+0x3e>
 8004d3e:	7828      	ldrb	r0, [r5, #0]
 8004d40:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8004d44:	2858      	cmp	r0, #88	; 0x58
 8004d46:	d149      	bne.n	8004ddc <_strtoul_l.constprop.0+0xcc>
 8004d48:	786c      	ldrb	r4, [r5, #1]
 8004d4a:	2310      	movs	r3, #16
 8004d4c:	3502      	adds	r5, #2
 8004d4e:	f04f 38ff 	mov.w	r8, #4294967295
 8004d52:	2700      	movs	r7, #0
 8004d54:	fbb8 f8f3 	udiv	r8, r8, r3
 8004d58:	fb03 f908 	mul.w	r9, r3, r8
 8004d5c:	ea6f 0909 	mvn.w	r9, r9
 8004d60:	4638      	mov	r0, r7
 8004d62:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8004d66:	f1bc 0f09 	cmp.w	ip, #9
 8004d6a:	d814      	bhi.n	8004d96 <_strtoul_l.constprop.0+0x86>
 8004d6c:	4664      	mov	r4, ip
 8004d6e:	42a3      	cmp	r3, r4
 8004d70:	dd22      	ble.n	8004db8 <_strtoul_l.constprop.0+0xa8>
 8004d72:	2f00      	cmp	r7, #0
 8004d74:	db1d      	blt.n	8004db2 <_strtoul_l.constprop.0+0xa2>
 8004d76:	4580      	cmp	r8, r0
 8004d78:	d31b      	bcc.n	8004db2 <_strtoul_l.constprop.0+0xa2>
 8004d7a:	d101      	bne.n	8004d80 <_strtoul_l.constprop.0+0x70>
 8004d7c:	45a1      	cmp	r9, r4
 8004d7e:	db18      	blt.n	8004db2 <_strtoul_l.constprop.0+0xa2>
 8004d80:	fb00 4003 	mla	r0, r0, r3, r4
 8004d84:	2701      	movs	r7, #1
 8004d86:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004d8a:	e7ea      	b.n	8004d62 <_strtoul_l.constprop.0+0x52>
 8004d8c:	2c2b      	cmp	r4, #43	; 0x2b
 8004d8e:	bf04      	itt	eq
 8004d90:	782c      	ldrbeq	r4, [r5, #0]
 8004d92:	1c85      	addeq	r5, r0, #2
 8004d94:	e7cd      	b.n	8004d32 <_strtoul_l.constprop.0+0x22>
 8004d96:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8004d9a:	f1bc 0f19 	cmp.w	ip, #25
 8004d9e:	d801      	bhi.n	8004da4 <_strtoul_l.constprop.0+0x94>
 8004da0:	3c37      	subs	r4, #55	; 0x37
 8004da2:	e7e4      	b.n	8004d6e <_strtoul_l.constprop.0+0x5e>
 8004da4:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8004da8:	f1bc 0f19 	cmp.w	ip, #25
 8004dac:	d804      	bhi.n	8004db8 <_strtoul_l.constprop.0+0xa8>
 8004dae:	3c57      	subs	r4, #87	; 0x57
 8004db0:	e7dd      	b.n	8004d6e <_strtoul_l.constprop.0+0x5e>
 8004db2:	f04f 37ff 	mov.w	r7, #4294967295
 8004db6:	e7e6      	b.n	8004d86 <_strtoul_l.constprop.0+0x76>
 8004db8:	2f00      	cmp	r7, #0
 8004dba:	da07      	bge.n	8004dcc <_strtoul_l.constprop.0+0xbc>
 8004dbc:	2322      	movs	r3, #34	; 0x22
 8004dbe:	f8ce 3000 	str.w	r3, [lr]
 8004dc2:	f04f 30ff 	mov.w	r0, #4294967295
 8004dc6:	b932      	cbnz	r2, 8004dd6 <_strtoul_l.constprop.0+0xc6>
 8004dc8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004dcc:	b106      	cbz	r6, 8004dd0 <_strtoul_l.constprop.0+0xc0>
 8004dce:	4240      	negs	r0, r0
 8004dd0:	2a00      	cmp	r2, #0
 8004dd2:	d0f9      	beq.n	8004dc8 <_strtoul_l.constprop.0+0xb8>
 8004dd4:	b107      	cbz	r7, 8004dd8 <_strtoul_l.constprop.0+0xc8>
 8004dd6:	1e69      	subs	r1, r5, #1
 8004dd8:	6011      	str	r1, [r2, #0]
 8004dda:	e7f5      	b.n	8004dc8 <_strtoul_l.constprop.0+0xb8>
 8004ddc:	2430      	movs	r4, #48	; 0x30
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d1b5      	bne.n	8004d4e <_strtoul_l.constprop.0+0x3e>
 8004de2:	2308      	movs	r3, #8
 8004de4:	e7b3      	b.n	8004d4e <_strtoul_l.constprop.0+0x3e>
 8004de6:	2c30      	cmp	r4, #48	; 0x30
 8004de8:	d0a9      	beq.n	8004d3e <_strtoul_l.constprop.0+0x2e>
 8004dea:	230a      	movs	r3, #10
 8004dec:	e7af      	b.n	8004d4e <_strtoul_l.constprop.0+0x3e>
 8004dee:	bf00      	nop
 8004df0:	08005402 	.word	0x08005402

08004df4 <_strtoul_r>:
 8004df4:	f7ff bf8c 	b.w	8004d10 <_strtoul_l.constprop.0>

08004df8 <__submore>:
 8004df8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004dfc:	460c      	mov	r4, r1
 8004dfe:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8004e00:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004e04:	4299      	cmp	r1, r3
 8004e06:	d11d      	bne.n	8004e44 <__submore+0x4c>
 8004e08:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004e0c:	f7fe ffde 	bl	8003dcc <_malloc_r>
 8004e10:	b918      	cbnz	r0, 8004e1a <__submore+0x22>
 8004e12:	f04f 30ff 	mov.w	r0, #4294967295
 8004e16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e1e:	63a3      	str	r3, [r4, #56]	; 0x38
 8004e20:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8004e24:	6360      	str	r0, [r4, #52]	; 0x34
 8004e26:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8004e2a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8004e2e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8004e32:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004e36:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8004e3a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8004e3e:	6020      	str	r0, [r4, #0]
 8004e40:	2000      	movs	r0, #0
 8004e42:	e7e8      	b.n	8004e16 <__submore+0x1e>
 8004e44:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8004e46:	0077      	lsls	r7, r6, #1
 8004e48:	463a      	mov	r2, r7
 8004e4a:	f000 f917 	bl	800507c <_realloc_r>
 8004e4e:	4605      	mov	r5, r0
 8004e50:	2800      	cmp	r0, #0
 8004e52:	d0de      	beq.n	8004e12 <__submore+0x1a>
 8004e54:	eb00 0806 	add.w	r8, r0, r6
 8004e58:	4601      	mov	r1, r0
 8004e5a:	4632      	mov	r2, r6
 8004e5c:	4640      	mov	r0, r8
 8004e5e:	f000 f8f3 	bl	8005048 <memcpy>
 8004e62:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8004e66:	f8c4 8000 	str.w	r8, [r4]
 8004e6a:	e7e9      	b.n	8004e40 <__submore+0x48>

08004e6c <_ungetc_r>:
 8004e6c:	b570      	push	{r4, r5, r6, lr}
 8004e6e:	4614      	mov	r4, r2
 8004e70:	1c4a      	adds	r2, r1, #1
 8004e72:	4606      	mov	r6, r0
 8004e74:	460d      	mov	r5, r1
 8004e76:	d103      	bne.n	8004e80 <_ungetc_r+0x14>
 8004e78:	f04f 35ff 	mov.w	r5, #4294967295
 8004e7c:	4628      	mov	r0, r5
 8004e7e:	bd70      	pop	{r4, r5, r6, pc}
 8004e80:	b118      	cbz	r0, 8004e8a <_ungetc_r+0x1e>
 8004e82:	6983      	ldr	r3, [r0, #24]
 8004e84:	b90b      	cbnz	r3, 8004e8a <_ungetc_r+0x1e>
 8004e86:	f7fe fe0b 	bl	8003aa0 <__sinit>
 8004e8a:	4b41      	ldr	r3, [pc, #260]	; (8004f90 <_ungetc_r+0x124>)
 8004e8c:	429c      	cmp	r4, r3
 8004e8e:	d11d      	bne.n	8004ecc <_ungetc_r+0x60>
 8004e90:	6874      	ldr	r4, [r6, #4]
 8004e92:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004e94:	07db      	lsls	r3, r3, #31
 8004e96:	d405      	bmi.n	8004ea4 <_ungetc_r+0x38>
 8004e98:	89a3      	ldrh	r3, [r4, #12]
 8004e9a:	0598      	lsls	r0, r3, #22
 8004e9c:	d402      	bmi.n	8004ea4 <_ungetc_r+0x38>
 8004e9e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004ea0:	f7fe feb9 	bl	8003c16 <__retarget_lock_acquire_recursive>
 8004ea4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ea8:	f023 0320 	bic.w	r3, r3, #32
 8004eac:	0759      	lsls	r1, r3, #29
 8004eae:	81a3      	strh	r3, [r4, #12]
 8004eb0:	b29a      	uxth	r2, r3
 8004eb2:	d42d      	bmi.n	8004f10 <_ungetc_r+0xa4>
 8004eb4:	06d3      	lsls	r3, r2, #27
 8004eb6:	d413      	bmi.n	8004ee0 <_ungetc_r+0x74>
 8004eb8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004eba:	07dd      	lsls	r5, r3, #31
 8004ebc:	d4dc      	bmi.n	8004e78 <_ungetc_r+0xc>
 8004ebe:	f412 7f00 	tst.w	r2, #512	; 0x200
 8004ec2:	d1d9      	bne.n	8004e78 <_ungetc_r+0xc>
 8004ec4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004ec6:	f7fe fea7 	bl	8003c18 <__retarget_lock_release_recursive>
 8004eca:	e7d5      	b.n	8004e78 <_ungetc_r+0xc>
 8004ecc:	4b31      	ldr	r3, [pc, #196]	; (8004f94 <_ungetc_r+0x128>)
 8004ece:	429c      	cmp	r4, r3
 8004ed0:	d101      	bne.n	8004ed6 <_ungetc_r+0x6a>
 8004ed2:	68b4      	ldr	r4, [r6, #8]
 8004ed4:	e7dd      	b.n	8004e92 <_ungetc_r+0x26>
 8004ed6:	4b30      	ldr	r3, [pc, #192]	; (8004f98 <_ungetc_r+0x12c>)
 8004ed8:	429c      	cmp	r4, r3
 8004eda:	bf08      	it	eq
 8004edc:	68f4      	ldreq	r4, [r6, #12]
 8004ede:	e7d8      	b.n	8004e92 <_ungetc_r+0x26>
 8004ee0:	0710      	lsls	r0, r2, #28
 8004ee2:	d511      	bpl.n	8004f08 <_ungetc_r+0x9c>
 8004ee4:	4621      	mov	r1, r4
 8004ee6:	4630      	mov	r0, r6
 8004ee8:	f7fe fd34 	bl	8003954 <_fflush_r>
 8004eec:	b130      	cbz	r0, 8004efc <_ungetc_r+0x90>
 8004eee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004ef0:	07d9      	lsls	r1, r3, #31
 8004ef2:	d4c1      	bmi.n	8004e78 <_ungetc_r+0xc>
 8004ef4:	89a3      	ldrh	r3, [r4, #12]
 8004ef6:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004efa:	e7e2      	b.n	8004ec2 <_ungetc_r+0x56>
 8004efc:	89a3      	ldrh	r3, [r4, #12]
 8004efe:	60a0      	str	r0, [r4, #8]
 8004f00:	f023 0308 	bic.w	r3, r3, #8
 8004f04:	81a3      	strh	r3, [r4, #12]
 8004f06:	61a0      	str	r0, [r4, #24]
 8004f08:	89a3      	ldrh	r3, [r4, #12]
 8004f0a:	f043 0304 	orr.w	r3, r3, #4
 8004f0e:	81a3      	strh	r3, [r4, #12]
 8004f10:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004f12:	6862      	ldr	r2, [r4, #4]
 8004f14:	b2ed      	uxtb	r5, r5
 8004f16:	b1d3      	cbz	r3, 8004f4e <_ungetc_r+0xe2>
 8004f18:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	dc05      	bgt.n	8004f2a <_ungetc_r+0xbe>
 8004f1e:	4621      	mov	r1, r4
 8004f20:	4630      	mov	r0, r6
 8004f22:	f7ff ff69 	bl	8004df8 <__submore>
 8004f26:	2800      	cmp	r0, #0
 8004f28:	d1e1      	bne.n	8004eee <_ungetc_r+0x82>
 8004f2a:	6823      	ldr	r3, [r4, #0]
 8004f2c:	1e5a      	subs	r2, r3, #1
 8004f2e:	6022      	str	r2, [r4, #0]
 8004f30:	f803 5c01 	strb.w	r5, [r3, #-1]
 8004f34:	6863      	ldr	r3, [r4, #4]
 8004f36:	3301      	adds	r3, #1
 8004f38:	6063      	str	r3, [r4, #4]
 8004f3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004f3c:	07da      	lsls	r2, r3, #31
 8004f3e:	d49d      	bmi.n	8004e7c <_ungetc_r+0x10>
 8004f40:	89a3      	ldrh	r3, [r4, #12]
 8004f42:	059b      	lsls	r3, r3, #22
 8004f44:	d49a      	bmi.n	8004e7c <_ungetc_r+0x10>
 8004f46:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004f48:	f7fe fe66 	bl	8003c18 <__retarget_lock_release_recursive>
 8004f4c:	e796      	b.n	8004e7c <_ungetc_r+0x10>
 8004f4e:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8004f50:	6920      	ldr	r0, [r4, #16]
 8004f52:	6823      	ldr	r3, [r4, #0]
 8004f54:	f001 0101 	and.w	r1, r1, #1
 8004f58:	b160      	cbz	r0, 8004f74 <_ungetc_r+0x108>
 8004f5a:	4298      	cmp	r0, r3
 8004f5c:	d20a      	bcs.n	8004f74 <_ungetc_r+0x108>
 8004f5e:	f813 0c01 	ldrb.w	r0, [r3, #-1]
 8004f62:	42a8      	cmp	r0, r5
 8004f64:	d106      	bne.n	8004f74 <_ungetc_r+0x108>
 8004f66:	3b01      	subs	r3, #1
 8004f68:	3201      	adds	r2, #1
 8004f6a:	6023      	str	r3, [r4, #0]
 8004f6c:	6062      	str	r2, [r4, #4]
 8004f6e:	2900      	cmp	r1, #0
 8004f70:	d184      	bne.n	8004e7c <_ungetc_r+0x10>
 8004f72:	e7e5      	b.n	8004f40 <_ungetc_r+0xd4>
 8004f74:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8004f78:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004f7c:	6363      	str	r3, [r4, #52]	; 0x34
 8004f7e:	2303      	movs	r3, #3
 8004f80:	63a3      	str	r3, [r4, #56]	; 0x38
 8004f82:	4623      	mov	r3, r4
 8004f84:	f803 5f46 	strb.w	r5, [r3, #70]!
 8004f88:	6023      	str	r3, [r4, #0]
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	6063      	str	r3, [r4, #4]
 8004f8e:	e7ee      	b.n	8004f6e <_ungetc_r+0x102>
 8004f90:	08005524 	.word	0x08005524
 8004f94:	08005544 	.word	0x08005544
 8004f98:	08005504 	.word	0x08005504

08004f9c <_write_r>:
 8004f9c:	b538      	push	{r3, r4, r5, lr}
 8004f9e:	4d07      	ldr	r5, [pc, #28]	; (8004fbc <_write_r+0x20>)
 8004fa0:	4604      	mov	r4, r0
 8004fa2:	4608      	mov	r0, r1
 8004fa4:	4611      	mov	r1, r2
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	602a      	str	r2, [r5, #0]
 8004faa:	461a      	mov	r2, r3
 8004fac:	f7fb fd3a 	bl	8000a24 <_write>
 8004fb0:	1c43      	adds	r3, r0, #1
 8004fb2:	d102      	bne.n	8004fba <_write_r+0x1e>
 8004fb4:	682b      	ldr	r3, [r5, #0]
 8004fb6:	b103      	cbz	r3, 8004fba <_write_r+0x1e>
 8004fb8:	6023      	str	r3, [r4, #0]
 8004fba:	bd38      	pop	{r3, r4, r5, pc}
 8004fbc:	2000012c 	.word	0x2000012c

08004fc0 <_close_r>:
 8004fc0:	b538      	push	{r3, r4, r5, lr}
 8004fc2:	4d06      	ldr	r5, [pc, #24]	; (8004fdc <_close_r+0x1c>)
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	4604      	mov	r4, r0
 8004fc8:	4608      	mov	r0, r1
 8004fca:	602b      	str	r3, [r5, #0]
 8004fcc:	f7fb fd56 	bl	8000a7c <_close>
 8004fd0:	1c43      	adds	r3, r0, #1
 8004fd2:	d102      	bne.n	8004fda <_close_r+0x1a>
 8004fd4:	682b      	ldr	r3, [r5, #0]
 8004fd6:	b103      	cbz	r3, 8004fda <_close_r+0x1a>
 8004fd8:	6023      	str	r3, [r4, #0]
 8004fda:	bd38      	pop	{r3, r4, r5, pc}
 8004fdc:	2000012c 	.word	0x2000012c

08004fe0 <_fstat_r>:
 8004fe0:	b538      	push	{r3, r4, r5, lr}
 8004fe2:	4d07      	ldr	r5, [pc, #28]	; (8005000 <_fstat_r+0x20>)
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	4604      	mov	r4, r0
 8004fe8:	4608      	mov	r0, r1
 8004fea:	4611      	mov	r1, r2
 8004fec:	602b      	str	r3, [r5, #0]
 8004fee:	f7fb fd95 	bl	8000b1c <_fstat>
 8004ff2:	1c43      	adds	r3, r0, #1
 8004ff4:	d102      	bne.n	8004ffc <_fstat_r+0x1c>
 8004ff6:	682b      	ldr	r3, [r5, #0]
 8004ff8:	b103      	cbz	r3, 8004ffc <_fstat_r+0x1c>
 8004ffa:	6023      	str	r3, [r4, #0]
 8004ffc:	bd38      	pop	{r3, r4, r5, pc}
 8004ffe:	bf00      	nop
 8005000:	2000012c 	.word	0x2000012c

08005004 <_isatty_r>:
 8005004:	b538      	push	{r3, r4, r5, lr}
 8005006:	4d06      	ldr	r5, [pc, #24]	; (8005020 <_isatty_r+0x1c>)
 8005008:	2300      	movs	r3, #0
 800500a:	4604      	mov	r4, r0
 800500c:	4608      	mov	r0, r1
 800500e:	602b      	str	r3, [r5, #0]
 8005010:	f7fb fcf2 	bl	80009f8 <_isatty>
 8005014:	1c43      	adds	r3, r0, #1
 8005016:	d102      	bne.n	800501e <_isatty_r+0x1a>
 8005018:	682b      	ldr	r3, [r5, #0]
 800501a:	b103      	cbz	r3, 800501e <_isatty_r+0x1a>
 800501c:	6023      	str	r3, [r4, #0]
 800501e:	bd38      	pop	{r3, r4, r5, pc}
 8005020:	2000012c 	.word	0x2000012c

08005024 <_lseek_r>:
 8005024:	b538      	push	{r3, r4, r5, lr}
 8005026:	4d07      	ldr	r5, [pc, #28]	; (8005044 <_lseek_r+0x20>)
 8005028:	4604      	mov	r4, r0
 800502a:	4608      	mov	r0, r1
 800502c:	4611      	mov	r1, r2
 800502e:	2200      	movs	r2, #0
 8005030:	602a      	str	r2, [r5, #0]
 8005032:	461a      	mov	r2, r3
 8005034:	f7fb fd39 	bl	8000aaa <_lseek>
 8005038:	1c43      	adds	r3, r0, #1
 800503a:	d102      	bne.n	8005042 <_lseek_r+0x1e>
 800503c:	682b      	ldr	r3, [r5, #0]
 800503e:	b103      	cbz	r3, 8005042 <_lseek_r+0x1e>
 8005040:	6023      	str	r3, [r4, #0]
 8005042:	bd38      	pop	{r3, r4, r5, pc}
 8005044:	2000012c 	.word	0x2000012c

08005048 <memcpy>:
 8005048:	440a      	add	r2, r1
 800504a:	4291      	cmp	r1, r2
 800504c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005050:	d100      	bne.n	8005054 <memcpy+0xc>
 8005052:	4770      	bx	lr
 8005054:	b510      	push	{r4, lr}
 8005056:	f811 4b01 	ldrb.w	r4, [r1], #1
 800505a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800505e:	4291      	cmp	r1, r2
 8005060:	d1f9      	bne.n	8005056 <memcpy+0xe>
 8005062:	bd10      	pop	{r4, pc}

08005064 <__malloc_lock>:
 8005064:	4801      	ldr	r0, [pc, #4]	; (800506c <__malloc_lock+0x8>)
 8005066:	f7fe bdd6 	b.w	8003c16 <__retarget_lock_acquire_recursive>
 800506a:	bf00      	nop
 800506c:	20000120 	.word	0x20000120

08005070 <__malloc_unlock>:
 8005070:	4801      	ldr	r0, [pc, #4]	; (8005078 <__malloc_unlock+0x8>)
 8005072:	f7fe bdd1 	b.w	8003c18 <__retarget_lock_release_recursive>
 8005076:	bf00      	nop
 8005078:	20000120 	.word	0x20000120

0800507c <_realloc_r>:
 800507c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005080:	4680      	mov	r8, r0
 8005082:	4614      	mov	r4, r2
 8005084:	460e      	mov	r6, r1
 8005086:	b921      	cbnz	r1, 8005092 <_realloc_r+0x16>
 8005088:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800508c:	4611      	mov	r1, r2
 800508e:	f7fe be9d 	b.w	8003dcc <_malloc_r>
 8005092:	b92a      	cbnz	r2, 80050a0 <_realloc_r+0x24>
 8005094:	f7fe fe2e 	bl	8003cf4 <_free_r>
 8005098:	4625      	mov	r5, r4
 800509a:	4628      	mov	r0, r5
 800509c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050a0:	f000 f82e 	bl	8005100 <_malloc_usable_size_r>
 80050a4:	4284      	cmp	r4, r0
 80050a6:	4607      	mov	r7, r0
 80050a8:	d802      	bhi.n	80050b0 <_realloc_r+0x34>
 80050aa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80050ae:	d812      	bhi.n	80050d6 <_realloc_r+0x5a>
 80050b0:	4621      	mov	r1, r4
 80050b2:	4640      	mov	r0, r8
 80050b4:	f7fe fe8a 	bl	8003dcc <_malloc_r>
 80050b8:	4605      	mov	r5, r0
 80050ba:	2800      	cmp	r0, #0
 80050bc:	d0ed      	beq.n	800509a <_realloc_r+0x1e>
 80050be:	42bc      	cmp	r4, r7
 80050c0:	4622      	mov	r2, r4
 80050c2:	4631      	mov	r1, r6
 80050c4:	bf28      	it	cs
 80050c6:	463a      	movcs	r2, r7
 80050c8:	f7ff ffbe 	bl	8005048 <memcpy>
 80050cc:	4631      	mov	r1, r6
 80050ce:	4640      	mov	r0, r8
 80050d0:	f7fe fe10 	bl	8003cf4 <_free_r>
 80050d4:	e7e1      	b.n	800509a <_realloc_r+0x1e>
 80050d6:	4635      	mov	r5, r6
 80050d8:	e7df      	b.n	800509a <_realloc_r+0x1e>
	...

080050dc <_read_r>:
 80050dc:	b538      	push	{r3, r4, r5, lr}
 80050de:	4d07      	ldr	r5, [pc, #28]	; (80050fc <_read_r+0x20>)
 80050e0:	4604      	mov	r4, r0
 80050e2:	4608      	mov	r0, r1
 80050e4:	4611      	mov	r1, r2
 80050e6:	2200      	movs	r2, #0
 80050e8:	602a      	str	r2, [r5, #0]
 80050ea:	461a      	mov	r2, r3
 80050ec:	f7fb fcee 	bl	8000acc <_read>
 80050f0:	1c43      	adds	r3, r0, #1
 80050f2:	d102      	bne.n	80050fa <_read_r+0x1e>
 80050f4:	682b      	ldr	r3, [r5, #0]
 80050f6:	b103      	cbz	r3, 80050fa <_read_r+0x1e>
 80050f8:	6023      	str	r3, [r4, #0]
 80050fa:	bd38      	pop	{r3, r4, r5, pc}
 80050fc:	2000012c 	.word	0x2000012c

08005100 <_malloc_usable_size_r>:
 8005100:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005104:	1f18      	subs	r0, r3, #4
 8005106:	2b00      	cmp	r3, #0
 8005108:	bfbc      	itt	lt
 800510a:	580b      	ldrlt	r3, [r1, r0]
 800510c:	18c0      	addlt	r0, r0, r3
 800510e:	4770      	bx	lr

08005110 <_init>:
 8005110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005112:	bf00      	nop
 8005114:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005116:	bc08      	pop	{r3}
 8005118:	469e      	mov	lr, r3
 800511a:	4770      	bx	lr

0800511c <_fini>:
 800511c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800511e:	bf00      	nop
 8005120:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005122:	bc08      	pop	{r3}
 8005124:	469e      	mov	lr, r3
 8005126:	4770      	bx	lr
