<html><body><samp><pre>
<!@TC:1744619890>

Loading design for application trce from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA332
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Mon Apr 14 10:37:30 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/hdl/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk" 100.000000 MHz ;
            1915 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.034ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[10]  (from clk_c +)
   Destination:    FF         Data in        current_command_0io[3]  (to clk_c +)

   Delay:               9.986ns  (34.3% logic, 65.7% route), 7 logic levels.

 Constraint Details:

      9.986ns physical path delay SLICE_12 to ram_side_wr_en_port_MGIOL meets
     10.000ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 10.020ns) by 0.034ns

 Physical Path Details:

      Data path SLICE_12 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C23B.CLK to     R19C23B.Q1 SLICE_12 (from clk_c)
ROUTE         3     1.014     R19C23B.Q1 to     R19C24A.B1 delay_counter[10]
CTOF_DEL    ---     0.495     R19C24A.B1 to     R19C24A.F1 SLICE_61
ROUTE         1     0.693     R19C24A.F1 to     R19C24A.B0 next_command_0_a2_2_4[0]
CTOF_DEL    ---     0.495     R19C24A.B0 to     R19C24A.F0 SLICE_61
ROUTE         2     0.652     R19C24A.F0 to     R20C24D.D1 N_629
CTOF_DEL    ---     0.495     R20C24D.D1 to     R20C24D.F1 SLICE_55
ROUTE         4     0.664     R20C24D.F1 to     R20C24A.D1 N_630
CTOF_DEL    ---     0.495     R20C24A.D1 to     R20C24A.F1 SLICE_47
ROUTE        20     0.711     R20C24A.F1 to     R18C24D.D0 current_state_srsts_i_a2_0[20]
CTOF_DEL    ---     0.495     R18C24D.D0 to     R18C24D.F0 SLICE_69
ROUTE         1     1.336     R18C24D.F0 to     R19C26B.B0 N_616
CTOF_DEL    ---     0.495     R19C26B.B0 to     R19C26B.F0 SLICE_46
ROUTE         1     1.494     R19C26B.F0 to  IOL_B27C.OPOS N_489_i (to clk_c)
                  --------
                    9.986   (34.3% logic, 65.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C23B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_B27C.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.049ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[12]  (from clk_c +)
   Destination:    FF         Data in        current_command_0io[3]  (to clk_c +)

   Delay:               9.971ns  (34.3% logic, 65.7% route), 7 logic levels.

 Constraint Details:

      9.971ns physical path delay SLICE_11 to ram_side_wr_en_port_MGIOL meets
     10.000ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 10.020ns) by 0.049ns

 Physical Path Details:

      Data path SLICE_11 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C23C.CLK to     R19C23C.Q1 SLICE_11 (from clk_c)
ROUTE         3     0.999     R19C23C.Q1 to     R19C24A.A1 delay_counter[12]
CTOF_DEL    ---     0.495     R19C24A.A1 to     R19C24A.F1 SLICE_61
ROUTE         1     0.693     R19C24A.F1 to     R19C24A.B0 next_command_0_a2_2_4[0]
CTOF_DEL    ---     0.495     R19C24A.B0 to     R19C24A.F0 SLICE_61
ROUTE         2     0.652     R19C24A.F0 to     R20C24D.D1 N_629
CTOF_DEL    ---     0.495     R20C24D.D1 to     R20C24D.F1 SLICE_55
ROUTE         4     0.664     R20C24D.F1 to     R20C24A.D1 N_630
CTOF_DEL    ---     0.495     R20C24A.D1 to     R20C24A.F1 SLICE_47
ROUTE        20     0.711     R20C24A.F1 to     R18C24D.D0 current_state_srsts_i_a2_0[20]
CTOF_DEL    ---     0.495     R18C24D.D0 to     R18C24D.F0 SLICE_69
ROUTE         1     1.336     R18C24D.F0 to     R19C26B.B0 N_616
CTOF_DEL    ---     0.495     R19C26B.B0 to     R19C26B.F0 SLICE_46
ROUTE         1     1.494     R19C26B.F0 to  IOL_B27C.OPOS N_489_i (to clk_c)
                  --------
                    9.971   (34.3% logic, 65.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C23C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_B27C.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.236ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[10]  (from clk_c +)
   Destination:    FF         Data in        current_command_0io[4]  (to clk_c +)

   Delay:               9.784ns  (40.0% logic, 60.0% route), 8 logic levels.

 Constraint Details:

      9.784ns physical path delay SLICE_12 to ram_side_cas_n_port_MGIOL meets
     10.000ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 10.020ns) by 0.236ns

 Physical Path Details:

      Data path SLICE_12 to ram_side_cas_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C23B.CLK to     R19C23B.Q1 SLICE_12 (from clk_c)
ROUTE         3     1.014     R19C23B.Q1 to     R19C24A.B1 delay_counter[10]
CTOF_DEL    ---     0.495     R19C24A.B1 to     R19C24A.F1 SLICE_61
ROUTE         1     0.693     R19C24A.F1 to     R19C24A.B0 next_command_0_a2_2_4[0]
CTOF_DEL    ---     0.495     R19C24A.B0 to     R19C24A.F0 SLICE_61
ROUTE         2     0.652     R19C24A.F0 to     R20C24D.D1 N_629
CTOF_DEL    ---     0.495     R20C24D.D1 to     R20C24D.F1 SLICE_55
ROUTE         4     0.664     R20C24D.F1 to     R20C24B.D1 N_630
CTOF_DEL    ---     0.495     R20C24B.D1 to     R20C24B.F1 SLICE_48
ROUTE         5     0.654     R20C24B.F1 to     R20C25B.D1 N_639
CTOF_DEL    ---     0.495     R20C25B.D1 to     R20C25B.F1 SLICE_33
ROUTE         6     0.340     R20C25B.F1 to     R20C25C.D1 N_643
CTOF_DEL    ---     0.495     R20C25C.D1 to     R20C25C.F1 SLICE_35
ROUTE         2     0.753     R20C25C.F1 to     R20C24A.C0 N_528
CTOF_DEL    ---     0.495     R20C24A.C0 to     R20C24A.F0 SLICE_47
ROUTE         1     1.097     R20C24A.F0 to  IOL_B24D.OPOS N_491_i (to clk_c)
                  --------
                    9.784   (40.0% logic, 60.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C23B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_cas_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_B24D.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.251ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[12]  (from clk_c +)
   Destination:    FF         Data in        current_command_0io[4]  (to clk_c +)

   Delay:               9.769ns  (40.1% logic, 59.9% route), 8 logic levels.

 Constraint Details:

      9.769ns physical path delay SLICE_11 to ram_side_cas_n_port_MGIOL meets
     10.000ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 10.020ns) by 0.251ns

 Physical Path Details:

      Data path SLICE_11 to ram_side_cas_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C23C.CLK to     R19C23C.Q1 SLICE_11 (from clk_c)
ROUTE         3     0.999     R19C23C.Q1 to     R19C24A.A1 delay_counter[12]
CTOF_DEL    ---     0.495     R19C24A.A1 to     R19C24A.F1 SLICE_61
ROUTE         1     0.693     R19C24A.F1 to     R19C24A.B0 next_command_0_a2_2_4[0]
CTOF_DEL    ---     0.495     R19C24A.B0 to     R19C24A.F0 SLICE_61
ROUTE         2     0.652     R19C24A.F0 to     R20C24D.D1 N_629
CTOF_DEL    ---     0.495     R20C24D.D1 to     R20C24D.F1 SLICE_55
ROUTE         4     0.664     R20C24D.F1 to     R20C24B.D1 N_630
CTOF_DEL    ---     0.495     R20C24B.D1 to     R20C24B.F1 SLICE_48
ROUTE         5     0.654     R20C24B.F1 to     R20C25B.D1 N_639
CTOF_DEL    ---     0.495     R20C25B.D1 to     R20C25B.F1 SLICE_33
ROUTE         6     0.340     R20C25B.F1 to     R20C25C.D1 N_643
CTOF_DEL    ---     0.495     R20C25C.D1 to     R20C25C.F1 SLICE_35
ROUTE         2     0.753     R20C25C.F1 to     R20C24A.C0 N_528
CTOF_DEL    ---     0.495     R20C24A.C0 to     R20C24A.F0 SLICE_47
ROUTE         1     1.097     R20C24A.F0 to  IOL_B24D.OPOS N_491_i (to clk_c)
                  --------
                    9.769   (40.1% logic, 59.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C23C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_cas_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_B24D.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.269ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[8]  (from clk_c +)
   Destination:    FF         Data in        current_command_0io[3]  (to clk_c +)

   Delay:               9.751ns  (35.1% logic, 64.9% route), 7 logic levels.

 Constraint Details:

      9.751ns physical path delay SLICE_13 to ram_side_wr_en_port_MGIOL meets
     10.000ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 10.020ns) by 0.269ns

 Physical Path Details:

      Data path SLICE_13 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C23A.CLK to     R19C23A.Q1 SLICE_13 (from clk_c)
ROUTE         3     0.779     R19C23A.Q1 to     R19C24A.C1 delay_counter[8]
CTOF_DEL    ---     0.495     R19C24A.C1 to     R19C24A.F1 SLICE_61
ROUTE         1     0.693     R19C24A.F1 to     R19C24A.B0 next_command_0_a2_2_4[0]
CTOF_DEL    ---     0.495     R19C24A.B0 to     R19C24A.F0 SLICE_61
ROUTE         2     0.652     R19C24A.F0 to     R20C24D.D1 N_629
CTOF_DEL    ---     0.495     R20C24D.D1 to     R20C24D.F1 SLICE_55
ROUTE         4     0.664     R20C24D.F1 to     R20C24A.D1 N_630
CTOF_DEL    ---     0.495     R20C24A.D1 to     R20C24A.F1 SLICE_47
ROUTE        20     0.711     R20C24A.F1 to     R18C24D.D0 current_state_srsts_i_a2_0[20]
CTOF_DEL    ---     0.495     R18C24D.D0 to     R18C24D.F0 SLICE_69
ROUTE         1     1.336     R18C24D.F0 to     R19C26B.B0 N_616
CTOF_DEL    ---     0.495     R19C26B.B0 to     R19C26B.F0 SLICE_46
ROUTE         1     1.494     R19C26B.F0 to  IOL_B27C.OPOS N_489_i (to clk_c)
                  --------
                    9.751   (35.1% logic, 64.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C23A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_B27C.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.309ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[10]  (from clk_c +)
   Destination:    FF         Data in        current_command_0io[3]  (to clk_c +)

   Delay:               9.711ns  (35.2% logic, 64.8% route), 7 logic levels.

 Constraint Details:

      9.711ns physical path delay SLICE_12 to ram_side_wr_en_port_MGIOL meets
     10.000ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 10.020ns) by 0.309ns

 Physical Path Details:

      Data path SLICE_12 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C23B.CLK to     R19C23B.Q1 SLICE_12 (from clk_c)
ROUTE         3     1.014     R19C23B.Q1 to     R19C24A.B1 delay_counter[10]
CTOF_DEL    ---     0.495     R19C24A.B1 to     R19C24A.F1 SLICE_61
ROUTE         1     0.693     R19C24A.F1 to     R19C24A.B0 next_command_0_a2_2_4[0]
CTOF_DEL    ---     0.495     R19C24A.B0 to     R19C24A.F0 SLICE_61
ROUTE         2     0.652     R19C24A.F0 to     R20C24D.D1 N_629
CTOF_DEL    ---     0.495     R20C24D.D1 to     R20C24D.F1 SLICE_55
ROUTE         4     0.664     R20C24D.F1 to     R20C24B.D1 N_630
CTOF_DEL    ---     0.495     R20C24B.D1 to     R20C24B.F1 SLICE_48
ROUTE         5     0.654     R20C24B.F1 to     R20C25B.D1 N_639
CTOF_DEL    ---     0.495     R20C25B.D1 to     R20C25B.F1 SLICE_33
ROUTE         6     1.118     R20C25B.F1 to     R19C26B.C0 N_643
CTOF_DEL    ---     0.495     R19C26B.C0 to     R19C26B.F0 SLICE_46
ROUTE         1     1.494     R19C26B.F0 to  IOL_B27C.OPOS N_489_i (to clk_c)
                  --------
                    9.711   (35.2% logic, 64.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C23B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_B27C.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.318ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[5]  (from clk_c +)
   Destination:    FF         Data in        current_command_0io[3]  (to clk_c +)

   Delay:               9.702ns  (35.3% logic, 64.7% route), 7 logic levels.

 Constraint Details:

      9.702ns physical path delay SLICE_14 to ram_side_wr_en_port_MGIOL meets
     10.000ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 10.020ns) by 0.318ns

 Physical Path Details:

      Data path SLICE_14 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C22D.CLK to     R19C22D.Q0 SLICE_14 (from clk_c)
ROUTE         3     1.349     R19C22D.Q0 to     R20C23D.B1 delay_counter[5]
CTOF_DEL    ---     0.495     R20C23D.B1 to     R20C23D.F1 SLICE_73
ROUTE         1     0.315     R20C23D.F1 to     R20C23C.D1 current_state_srsts_i_a2_1_3[1]
CTOF_DEL    ---     0.495     R20C23C.D1 to     R20C23C.F1 SLICE_54
ROUTE         3     0.650     R20C23C.F1 to     R20C23B.D0 current_state_srsts_i_a2_1[1]
CTOF_DEL    ---     0.495     R20C23B.D0 to     R20C23B.F0 SLICE_70
ROUTE         2     0.758     R20C23B.F0 to     R20C24C.C1 N_677
CTOF_DEL    ---     0.495     R20C24C.C1 to     R20C24C.F1 SLICE_17
ROUTE         2     1.088     R20C24C.F1 to     R19C26D.C0 N_614
CTOF_DEL    ---     0.495     R19C26D.C0 to     R19C26D.F0 SLICE_44
ROUTE         1     0.626     R19C26D.F0 to     R19C26B.D0 next_command_i_1[3]
CTOF_DEL    ---     0.495     R19C26B.D0 to     R19C26B.F0 SLICE_46
ROUTE         1     1.494     R19C26B.F0 to  IOL_B27C.OPOS N_489_i (to clk_c)
                  --------
                    9.702   (35.3% logic, 64.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C22D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_B27C.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.324ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[12]  (from clk_c +)
   Destination:    FF         Data in        current_command_0io[3]  (to clk_c +)

   Delay:               9.696ns  (35.3% logic, 64.7% route), 7 logic levels.

 Constraint Details:

      9.696ns physical path delay SLICE_11 to ram_side_wr_en_port_MGIOL meets
     10.000ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 10.020ns) by 0.324ns

 Physical Path Details:

      Data path SLICE_11 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C23C.CLK to     R19C23C.Q1 SLICE_11 (from clk_c)
ROUTE         3     0.999     R19C23C.Q1 to     R19C24A.A1 delay_counter[12]
CTOF_DEL    ---     0.495     R19C24A.A1 to     R19C24A.F1 SLICE_61
ROUTE         1     0.693     R19C24A.F1 to     R19C24A.B0 next_command_0_a2_2_4[0]
CTOF_DEL    ---     0.495     R19C24A.B0 to     R19C24A.F0 SLICE_61
ROUTE         2     0.652     R19C24A.F0 to     R20C24D.D1 N_629
CTOF_DEL    ---     0.495     R20C24D.D1 to     R20C24D.F1 SLICE_55
ROUTE         4     0.664     R20C24D.F1 to     R20C24B.D1 N_630
CTOF_DEL    ---     0.495     R20C24B.D1 to     R20C24B.F1 SLICE_48
ROUTE         5     0.654     R20C24B.F1 to     R20C25B.D1 N_639
CTOF_DEL    ---     0.495     R20C25B.D1 to     R20C25B.F1 SLICE_33
ROUTE         6     1.118     R20C25B.F1 to     R19C26B.C0 N_643
CTOF_DEL    ---     0.495     R19C26B.C0 to     R19C26B.F0 SLICE_46
ROUTE         1     1.494     R19C26B.F0 to  IOL_B27C.OPOS N_489_i (to clk_c)
                  --------
                    9.696   (35.3% logic, 64.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C23C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_B27C.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.390ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[13]  (from clk_c +)
   Destination:    FF         Data in        current_command_0io[3]  (to clk_c +)

   Delay:               9.630ns  (35.5% logic, 64.5% route), 7 logic levels.

 Constraint Details:

      9.630ns physical path delay SLICE_10 to ram_side_wr_en_port_MGIOL meets
     10.000ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 10.020ns) by 0.390ns

 Physical Path Details:

      Data path SLICE_10 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C23D.CLK to     R19C23D.Q0 SLICE_10 (from clk_c)
ROUTE         3     0.658     R19C23D.Q0 to     R19C24A.D1 delay_counter[13]
CTOF_DEL    ---     0.495     R19C24A.D1 to     R19C24A.F1 SLICE_61
ROUTE         1     0.693     R19C24A.F1 to     R19C24A.B0 next_command_0_a2_2_4[0]
CTOF_DEL    ---     0.495     R19C24A.B0 to     R19C24A.F0 SLICE_61
ROUTE         2     0.652     R19C24A.F0 to     R20C24D.D1 N_629
CTOF_DEL    ---     0.495     R20C24D.D1 to     R20C24D.F1 SLICE_55
ROUTE         4     0.664     R20C24D.F1 to     R20C24A.D1 N_630
CTOF_DEL    ---     0.495     R20C24A.D1 to     R20C24A.F1 SLICE_47
ROUTE        20     0.711     R20C24A.F1 to     R18C24D.D0 current_state_srsts_i_a2_0[20]
CTOF_DEL    ---     0.495     R18C24D.D0 to     R18C24D.F0 SLICE_69
ROUTE         1     1.336     R18C24D.F0 to     R19C26B.B0 N_616
CTOF_DEL    ---     0.495     R19C26B.B0 to     R19C26B.F0 SLICE_46
ROUTE         1     1.494     R19C26B.F0 to  IOL_B27C.OPOS N_489_i (to clk_c)
                  --------
                    9.630   (35.5% logic, 64.5% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C23D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_B27C.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.430ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[10]  (from clk_c +)
   Destination:    FF         Data in        current_command_0io[5]  (to clk_c +)

   Delay:               9.590ns  (40.8% logic, 59.2% route), 8 logic levels.

 Constraint Details:

      9.590ns physical path delay SLICE_12 to ram_side_ras_n_port_MGIOL meets
     10.000ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 10.020ns) by 0.430ns

 Physical Path Details:

      Data path SLICE_12 to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C23B.CLK to     R19C23B.Q1 SLICE_12 (from clk_c)
ROUTE         3     1.014     R19C23B.Q1 to     R19C24A.B1 delay_counter[10]
CTOF_DEL    ---     0.495     R19C24A.B1 to     R19C24A.F1 SLICE_61
ROUTE         1     0.693     R19C24A.F1 to     R19C24A.B0 next_command_0_a2_2_4[0]
CTOF_DEL    ---     0.495     R19C24A.B0 to     R19C24A.F0 SLICE_61
ROUTE         2     0.652     R19C24A.F0 to     R20C24D.D1 N_629
CTOF_DEL    ---     0.495     R20C24D.D1 to     R20C24D.F1 SLICE_55
ROUTE         4     0.664     R20C24D.F1 to     R20C24B.D1 N_630
CTOF_DEL    ---     0.495     R20C24B.D1 to     R20C24B.F1 SLICE_48
ROUTE         5     0.654     R20C24B.F1 to     R20C25B.D1 N_639
CTOF_DEL    ---     0.495     R20C25B.D1 to     R20C25B.F1 SLICE_33
ROUTE         6     0.340     R20C25B.F1 to     R20C25C.D1 N_643
CTOF_DEL    ---     0.495     R20C25C.D1 to     R20C25C.F1 SLICE_35
ROUTE         2     0.445     R20C25C.F1 to     R20C25C.C0 N_528
CTOF_DEL    ---     0.495     R20C25C.C0 to     R20C25C.F0 SLICE_35
ROUTE         1     1.211     R20C25C.F0 to  IOL_B27A.OPOS N_493_i (to clk_c)
                  --------
                    9.590   (40.8% logic, 59.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C23B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_B27A.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.

Report:  100.341MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 100.000000 MHz ;   |  100.000 MHz|  100.341 MHz|   7  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 100
   Covered under: FREQUENCY PORT "clk" 100.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1915 paths, 1 nets, and 543 connections (55.98% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Mon Apr 14 10:37:30 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/hdl/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk" 100.000000 MHz ;
            1915 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[15]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[15]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C28A.CLK to     R18C28A.Q0 SLICE_1 (from clk_c)
ROUTE         2     0.132     R18C28A.Q0 to     R18C28A.A0 refresh_counter[15]
CTOF_DEL    ---     0.101     R18C28A.A0 to     R18C28A.F0 SLICE_1
ROUTE         1     0.000     R18C28A.F0 to    R18C28A.DI0 un2_refresh_counter[15] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R18C28A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R18C28A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[11]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[11]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C23C.CLK to     R19C23C.Q0 SLICE_11 (from clk_c)
ROUTE         2     0.132     R19C23C.Q0 to     R19C23C.A0 delay_counter[11]
CTOF_DEL    ---     0.101     R19C23C.A0 to     R19C23C.F0 SLICE_11
ROUTE         1     0.000     R19C23C.F0 to    R19C23C.DI0 un2_delay_counter_1[11] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C23C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C23C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[9]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[9]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C23B.CLK to     R19C23B.Q0 SLICE_12 (from clk_c)
ROUTE         3     0.132     R19C23B.Q0 to     R19C23B.A0 delay_counter[9]
CTOF_DEL    ---     0.101     R19C23B.A0 to     R19C23B.F0 SLICE_12
ROUTE         1     0.000     R19C23B.F0 to    R19C23B.DI0 un2_delay_counter_1[9] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C23B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C23B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[6]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[6]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C22D.CLK to     R19C22D.Q1 SLICE_14 (from clk_c)
ROUTE         2     0.132     R19C22D.Q1 to     R19C22D.A1 delay_counter[6]
CTOF_DEL    ---     0.101     R19C22D.A1 to     R19C22D.F1 SLICE_14
ROUTE         1     0.000     R19C22D.F1 to    R19C22D.DI1 un2_delay_counter_1[6] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C22D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C22D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[4]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[4]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_15 to SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C22C.CLK to     R19C22C.Q1 SLICE_15 (from clk_c)
ROUTE         2     0.132     R19C22C.Q1 to     R19C22C.A1 delay_counter[4]
CTOF_DEL    ---     0.101     R19C22C.A1 to     R19C22C.F1 SLICE_15
ROUTE         1     0.000     R19C22C.F1 to    R19C22C.DI1 un2_delay_counter_1[4] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C22C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C22C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[2]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[2]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_16 to SLICE_16 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_16 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C22B.CLK to     R19C22B.Q1 SLICE_16 (from clk_c)
ROUTE         7     0.132     R19C22B.Q1 to     R19C22B.A1 delay_counter[2]
CTOF_DEL    ---     0.101     R19C22B.A1 to     R19C22B.F1 SLICE_16
ROUTE         1     0.000     R19C22B.F1 to    R19C22B.DI1 un2_delay_counter_1[2] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C22B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C22B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[1]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[1]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_16 to SLICE_16 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_16 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C22B.CLK to     R19C22B.Q0 SLICE_16 (from clk_c)
ROUTE         6     0.132     R19C22B.Q0 to     R19C22B.A0 delay_counter[1]
CTOF_DEL    ---     0.101     R19C22B.A0 to     R19C22B.F0 SLICE_16
ROUTE         1     0.000     R19C22B.F0 to    R19C22B.DI0 un2_delay_counter_1[1] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C22B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C22B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state[1]  (from clk_c +)
   Destination:    FF         Data in        current_state[1]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_18 to SLICE_18 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C22C.CLK to     R20C22C.Q1 SLICE_18 (from clk_c)
ROUTE         6     0.132     R20C22C.Q1 to     R20C22C.A1 current_state[1]
CTOF_DEL    ---     0.101     R20C22C.A1 to     R20C22C.F1 SLICE_18
ROUTE         1     0.000     R20C22C.F1 to    R20C22C.DI1 N_481_i (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R20C22C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R20C22C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[13]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[13]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C27D.CLK to     R18C27D.Q0 SLICE_2 (from clk_c)
ROUTE         2     0.132     R18C27D.Q0 to     R18C27D.A0 refresh_counter[13]
CTOF_DEL    ---     0.101     R18C27D.A0 to     R18C27D.F0 SLICE_2
ROUTE         1     0.000     R18C27D.F0 to    R18C27D.DI0 un2_refresh_counter[13] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R18C27D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R18C27D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[14]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[14]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C27D.CLK to     R18C27D.Q1 SLICE_2 (from clk_c)
ROUTE         2     0.132     R18C27D.Q1 to     R18C27D.A1 refresh_counter[14]
CTOF_DEL    ---     0.101     R18C27D.A1 to     R18C27D.F1 SLICE_2
ROUTE         1     0.000     R18C27D.F1 to    R18C27D.DI1 un2_refresh_counter[14] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R18C27D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R18C27D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 100.000000 MHz ;   |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 100
   Covered under: FREQUENCY PORT "clk" 100.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1915 paths, 1 nets, and 543 connections (55.98% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


</pre></samp></body></html>
