--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s50,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
back_sensor  |    0.875(R)|    0.621(R)|clk_BUFGP         |   0.000|
front_sensor |    0.747(R)|    0.822(R)|clk_BUFGP         |   0.000|
password_1<0>|    1.641(R)|   -0.007(R)|clk_BUFGP         |   0.000|
password_1<1>|    1.838(R)|   -0.161(R)|clk_BUFGP         |   0.000|
password_2<0>|    1.788(R)|   -0.184(R)|clk_BUFGP         |   0.000|
password_2<1>|    1.654(R)|   -0.066(R)|clk_BUFGP         |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
GREEN_LED   |    7.153(R)|clk_BUFGP         |   0.000|
HEX<0>      |   10.676(R)|clk_BUFGP         |   0.000|
HEX<1>      |   10.181(R)|clk_BUFGP         |   0.000|
HEX<2>      |   10.084(R)|clk_BUFGP         |   0.000|
HEX<3>      |   10.373(R)|clk_BUFGP         |   0.000|
HEX<4>      |   10.869(R)|clk_BUFGP         |   0.000|
HEX<5>      |   10.676(R)|clk_BUFGP         |   0.000|
HEX<6>      |    9.824(R)|clk_BUFGP         |   0.000|
RED_LED     |    7.123(R)|clk_BUFGP         |   0.000|
outDigit<0> |    8.092(R)|clk_BUFGP         |   0.000|
outDigit<1> |    7.127(R)|clk_BUFGP         |   0.000|
outDigit<2> |    7.128(R)|clk_BUFGP         |   0.000|
outDigit<3> |    7.461(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.334|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Dec 24 01:06:13 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 311 MB



