#-----------------------------------------------------------
# PlanAhead v14.4 (64-bit)
# Build 222254 by xbuild on Tue Dec 18 05:21:09 MST 2012
# Start of session at: Fri Mar 01 15:17:26 2013
# Process ID: 1972
# Log file: G:/Dropbox/Hobby/Programme/FPGA/Ripple_Addierer/planAhead_run_1/planAhead.log
# Journal file: G:/Dropbox/Hobby/Programme/FPGA/Ripple_Addierer/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from G:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [G:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [G:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source G:/Dropbox/Hobby/Programme/FPGA/Ripple_Addierer/pa.fromNetlist.tcl
# create_project -name Ripple_Addierer -dir "G:/Dropbox/Hobby/Programme/FPGA/Ripple_Addierer/planAhead_run_1" -part xc3s250evq100-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "G:/Dropbox/Hobby/Programme/FPGA/Ripple_Addierer/Addierer.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {G:/Dropbox/Hobby/Programme/FPGA/Ripple_Addierer} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Addierer.ucf" [current_fileset -constrset]
Adding file 'G:/Dropbox/Hobby/Programme/FPGA/Ripple_Addierer/Addierer.ucf' to fileset 'constrs_1'
# add_files [list {Addierer.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s250evq100-4
Release 14.4 - ngc2edif P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design Addierer.ngc ...
WARNING:NetListWriters:298 - No output is written to Addierer.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Addierer.edif ...
ngc2edif: Total memory usage is 79256 kilobytes

Parsing EDIF File [./planAhead_run_1/Ripple_Addierer.data/cache/Addierer_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/Ripple_Addierer.data/cache/Addierer_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library G:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [G:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [G:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from G:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/ClockRegion.xml
Loading clock buffers from G:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/ClockBuffers.xml
Loading package from G:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/vq100/Package.xml
Loading io standards from G:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from G:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/vq100/SSORules.xml
Loading list of drcs for the architecture : G:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library G:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library G:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [G:/Dropbox/Hobby/Programme/FPGA/Ripple_Addierer/Addierer.ucf]
Finished Parsing UCF File [G:/Dropbox/Hobby/Programme/FPGA/Ripple_Addierer/Addierer.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 87c24871
link_design: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 537.852 ; gain = 114.465
startgroup
set_property package_pin P85 [get_ports A]
endgroup
startgroup
set_property package_pin P86 [get_ports B]
endgroup
startgroup
set_property package_pin P84 [get_ports CarryIn]
endgroup
startgroup
set_property package_pin P90 [get_ports CarryOut]
endgroup
startgroup
set_property package_pin P94 [get_ports Q]
endgroup
set_property iostandard LVCMOS33 [get_ports [list A]]
set_property iostandard LVCMOS33 [get_ports [list CarryIn]]
set_property iostandard LVTTL [get_ports [list B]]
set_property iostandard LVCMOS25 [get_ports [list Q]]
set_property iostandard LVCMOS33 [get_ports [list CarryOut]]
set_property iostandard LVCMOS33 [get_ports [list B]]
set_property iostandard LVCMOS33 [get_ports [list Q]]
set_property pulltype PULLDOWN [get_ports [list A]]
set_property pulltype PULLDOWN [get_ports [list B]]
set_property pulltype PULLDOWN [get_ports [list CarryIn]]
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See G:/Dropbox/Hobby/Programme/FPGA/Ripple_Addierer\planAhead_pid1972.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Mar 01 15:18:54 2013...
INFO: [Common 17-83] Releasing license: PlanAhead
