// Seed: 2982340860
module module_0 (
    output wand id_0,
    output wire id_1
);
  assign id_0 = 1 ** -1;
  assign id_1 = id_3;
  assign module_1.type_0 = 0;
  id_4(
      -1
  );
endmodule
module module_1 (
    input wor   id_0,
    input wor   id_1,
    input uwire id_2,
    input wor   id_3,
    input uwire id_4,
    input tri0  id_5
);
  supply1 id_7;
  genvar id_8;
  always @(negedge 1) id_7 = 1;
  id_9(
      -1'b0, -1, id_3, 1, id_3 * id_8, -1
  );
  assign id_7 = id_3;
  module_0 modCall_1 (
      id_7,
      id_7
  );
endmodule
