0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID/PID.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
,,,,,,c_addsub_0;c_addsub_0_c_addsub_v12_0_12;c_addsub_0_c_addsub_v12_0_12_fabric_legacy;c_addsub_0_c_addsub_v12_0_12_legacy;c_addsub_0_c_addsub_v12_0_12_lut6_legacy;c_addsub_0_c_addsub_v12_0_12_viv;c_addsub_0_c_reg_fd_v12_0_5_viv,,,,,,,,
C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID/PID.srcs/sources_1/ip/mult_gen_0/mult_gen_0_sim_netlist.v,1543968987,verilog,,C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID/PID.srcs/sources_1/new/I_module.v,,mult_gen_0;mult_gen_0_luts;mult_gen_0_mult_gen_v12_0_14;mult_gen_0_mult_gen_v12_0_14_viv,,,,,,,,
C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID/PID.srcs/sources_1/new/I_module.v,1543990317,verilog,,,,I_module,,,,,,,,
