<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="Z:/Dev/VHDL/Processeur Elementaire/Processeur8bits/CPU_8bits_TestBench_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="cpu_8bits_testbench" />
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_unsigned" />
            <top_module name="textio" />
            <top_module name="vcomponents" />
            <top_module name="vital_primitives" />
            <top_module name="vital_timing" />
            <top_module name="vpkg" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="9" />
   <wvobject fp_name="/cpu_8bits_testbench/clk100m" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk100m</obj_property>
      <obj_property name="ObjectShortName">clk100m</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_8bits_testbench/uut/clk25m" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk25m</obj_property>
      <obj_property name="ObjectShortName">clk25m</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_8bits_testbench/uut/ce25m" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ce25m</obj_property>
      <obj_property name="ObjectShortName">ce25m</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_8bits_testbench/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_8bits_testbench/uut/UC/cpt_dataout" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">cpt_dataout[5:0]</obj_property>
      <obj_property name="ObjectShortName">cpt_dataout[5:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
      <obj_property name="CustomSignalColor">#ff00ff</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_8bits_testbench/uut/adr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">adr[5:0]</obj_property>
      <obj_property name="ObjectShortName">adr[5:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
      <obj_property name="CustomSignalColor">#ffff00</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_8bits_testbench/uut/data_mem_unit" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_mem_unit[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_mem_unit[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
      <obj_property name="CustomSignalColor">#ff0000</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_8bits_testbench/uut/data_unit_mem" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_unit_mem[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_unit_mem[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
      <obj_property name="CustomSignalColor">#00ffff</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_8bits_testbench/uut/UC/UC_FSM/etat_present" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">etat_present</obj_property>
      <obj_property name="ObjectShortName">etat_present</obj_property>
   </wvobject>
</wave_config>
