#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fa48b70f0d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fa48b70fd40 .scope module, "register_tb" "register_tb" 3 1;
 .timescale 0 0;
v0x7fa48b721f10_0 .var "address_read1", 4 0;
v0x7fa48b721fe0_0 .var "address_read2", 4 0;
v0x7fa48b722070_0 .var "address_write", 4 0;
v0x7fa48b722120_0 .var "clk", 0 0;
v0x7fa48b7221d0_0 .net "read_data1", 31 0, L_0x7fa48b722710;  1 drivers
v0x7fa48b7222a0_0 .net "read_data2", 31 0, L_0x7fa48b722a00;  1 drivers
v0x7fa48b722350_0 .var "write_data", 31 0;
v0x7fa48b722400_0 .var "write_en", 0 0;
S_0x7fa48b7088a0 .scope module, "register_file" "register_file" 3 49, 4 1 0, S_0x7fa48b70fd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "address_read1";
    .port_info 2 /INPUT 5 "address_write";
    .port_info 3 /INPUT 5 "address_read2";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 1 "write_en";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0x7fa48b722710 .functor BUFZ 32, L_0x7fa48b7224b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fa48b722a00 .functor BUFZ 32, L_0x7fa48b722800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa48b711320_0 .net *"_ivl_0", 31 0, L_0x7fa48b7224b0;  1 drivers
v0x7fa48b721490_0 .net *"_ivl_10", 6 0, L_0x7fa48b7228a0;  1 drivers
L_0x7fa48b663050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa48b721530_0 .net *"_ivl_13", 1 0, L_0x7fa48b663050;  1 drivers
v0x7fa48b7215e0_0 .net *"_ivl_2", 6 0, L_0x7fa48b722590;  1 drivers
L_0x7fa48b663008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa48b721690_0 .net *"_ivl_5", 1 0, L_0x7fa48b663008;  1 drivers
v0x7fa48b721780_0 .net *"_ivl_8", 31 0, L_0x7fa48b722800;  1 drivers
v0x7fa48b721830_0 .net "address_read1", 4 0, v0x7fa48b721f10_0;  1 drivers
v0x7fa48b7218e0_0 .net "address_read2", 4 0, v0x7fa48b721fe0_0;  1 drivers
v0x7fa48b721990_0 .net "address_write", 4 0, v0x7fa48b722070_0;  1 drivers
v0x7fa48b721aa0_0 .net "clk", 0 0, v0x7fa48b722120_0;  1 drivers
v0x7fa48b721b40_0 .net "read_data1", 31 0, L_0x7fa48b722710;  alias, 1 drivers
v0x7fa48b721bf0_0 .net "read_data2", 31 0, L_0x7fa48b722a00;  alias, 1 drivers
v0x7fa48b721ca0 .array "regfile", 0 31, 31 0;
v0x7fa48b721d40_0 .net "write_data", 31 0, v0x7fa48b722350_0;  1 drivers
v0x7fa48b721df0_0 .net "write_en", 0 0, v0x7fa48b722400_0;  1 drivers
E_0x7fa48b710b90 .event posedge, v0x7fa48b721aa0_0;
L_0x7fa48b7224b0 .array/port v0x7fa48b721ca0, L_0x7fa48b722590;
L_0x7fa48b722590 .concat [ 5 2 0 0], v0x7fa48b721f10_0, L_0x7fa48b663008;
L_0x7fa48b722800 .array/port v0x7fa48b721ca0, L_0x7fa48b7228a0;
L_0x7fa48b7228a0 .concat [ 5 2 0 0], v0x7fa48b721fe0_0, L_0x7fa48b663050;
    .scope S_0x7fa48b7088a0;
T_0 ;
    %wait E_0x7fa48b710b90;
    %delay 1, 0;
    %load/vec4 v0x7fa48b721df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fa48b721d40_0;
    %load/vec4 v0x7fa48b721990_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa48b721ca0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fa48b70fd40;
T_1 ;
    %vpi_call/w 3 16 "$dumpfile", "register_tb.vcd" {0 0 0};
    %vpi_call/w 3 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa48b70fd40 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa48b722120_0, 0, 1;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x7fa48b722120_0;
    %inv;
    %store/vec4 v0x7fa48b722120_0, 0, 1;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %end;
    .thread T_1;
    .scope S_0x7fa48b70fd40;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa48b722400_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fa48b721fe0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa48b721f10_0, 0, 5;
    %wait E_0x7fa48b710b90;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa48b722400_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa48b722070_0, 0, 5;
    %pushi/vec4 4289396650, 0, 32;
    %store/vec4 v0x7fa48b722350_0, 0, 32;
    %wait E_0x7fa48b710b90;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fa48b722070_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x7fa48b722350_0, 0, 32;
    %wait E_0x7fa48b710b90;
    %wait E_0x7fa48b710b90;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "register_tb.v";
    "register_file.v";
