

================================================================
== Vivado HLS Report for 'conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config5_s'
================================================================
* Date:           Thu Aug 11 23:24:54 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.299 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  5011457|  5389313| 25.057 ms | 26.947 ms |  5011457|  5389313|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                 |                                                     |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                             Instance                            |                        Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s  |     4857|     4857| 24.285 us | 24.285 us |  4857|  4857|   none  |
        +-----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- Conv2dWHLoop     |  5011456|  5389312| 4894 ~ 5263 |          -|          -|  1024|    no    |
        | + Conv2dChanLoop  |       32|       32|            1|          -|          -|    32|    no    |
        | + Conv2dWHLoop.2  |      288|      288|            2|          1|          1|   288|    yes   |
        | + Con2dCastLoop   |       64|       64|            2|          -|          -|    32|    no    |
        +-------------------+---------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|     31|        -|        -|     -|
|Expression           |        -|      1|        0|      931|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |       33|      -|      377|      747|     0|
|Memory               |        8|      -|       32|        8|     0|
|Multiplexer          |        -|      -|        -|      941|     -|
|Register             |        -|      -|      883|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       41|     32|     1292|     2627|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        3|      1|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+-----------------------------------------------------+---------+-------+-----+-----+-----+
    |                             Instance                            |                        Module                       | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------------------------------------------+-----------------------------------------------------+---------+-------+-----+-----+-----+
    |grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s  |       33|      0|  377|  747|    0|
    +-----------------------------------------------------------------+-----------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                            |                                                     |       33|      0|  377|  747|    0|
    +-----------------------------------------------------------------+-----------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------------------+---------------------------------+-----------+
    |               Instance              |              Module             | Expression|
    +-------------------------------------+---------------------------------+-----------+
    |myproject_mul_mul_6s_16s_21_1_1_U52  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U53  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U54  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U55  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U56  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U57  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U58  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U59  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U60  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U61  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U62  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U63  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U64  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U65  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U66  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U67  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U68  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U69  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U70  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U71  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U72  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U73  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U74  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U75  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U76  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U77  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U78  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U79  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U80  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U81  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U82  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    +-------------------------------------+---------------------------------+-----------+

    * Memory: 
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |layer_out_i_U   |conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layeMgi  |        1|   0|   0|    0|    32|   16|     1|          512|
    |layer_in_V_4_U  |conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layebkl  |        1|   0|   0|    0|   288|   16|     1|         4608|
    |tmpdata_V_U     |conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpdbll  |        0|  32|   8|    0|    32|   16|     1|          512|
    |w5_V_U          |conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_w5_V     |        6|   0|   0|    0|   288|  191|     1|        55008|
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                              |        8|  32|   8|    0|   640|  239|     4|        60640|
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_98_fu_2113_p2  |     *    |      1|  0|   5|           5|          16|
    |acc_0_V_fu_2129_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_10_V_fu_2189_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_11_V_fu_2195_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_12_V_fu_2201_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_13_V_fu_2207_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_14_V_fu_2213_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_15_V_fu_2219_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_16_V_fu_2225_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_17_V_fu_2231_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_18_V_fu_2237_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_19_V_fu_2243_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_1_V_fu_2135_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_20_V_fu_2249_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_21_V_fu_2255_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_22_V_fu_2261_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_23_V_fu_2267_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_24_V_fu_2273_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_25_V_fu_2279_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_26_V_fu_2285_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_27_V_fu_2291_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_28_V_fu_2297_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_29_V_fu_2303_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_2_V_fu_2141_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_30_V_fu_2309_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_31_V_fu_2315_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_3_V_fu_2147_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_4_V_fu_2153_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_5_V_fu_2159_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_6_V_fu_2165_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_7_V_fu_2171_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_8_V_fu_2177_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_9_V_fu_2183_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln355_fu_2389_p2      |     +    |      0|  0|  32|          32|           1|
    |add_ln357_fu_2400_p2      |     +    |      0|  0|  32|          32|           1|
    |add_ln360_fu_2343_p2      |     +    |      0|  0|  32|          32|           1|
    |add_ln362_fu_2354_p2      |     +    |      0|  0|  32|          32|           1|
    |i1_fu_1281_p2             |     +    |      0|  0|   6|           6|           1|
    |i_fu_1269_p2              |     +    |      0|  0|  11|          11|           1|
    |i_ic_fu_2327_p2           |     +    |      0|  0|   6|           6|           1|
    |ir_fu_1376_p2             |     +    |      0|  0|   9|           9|           1|
    |and_ln327_3_fu_1358_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln327_4_fu_1364_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln327_fu_1352_p2      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln313_fu_1263_p2     |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln316_fu_1275_p2     |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln324_fu_1370_p2     |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln327_4_fu_1306_p2   |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln327_5_fu_1326_p2   |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln327_6_fu_1346_p2   |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln327_fu_1296_p2     |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln339_fu_2321_p2     |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln347_fu_2338_p2     |   icmp   |      0|  0|  20|          32|           5|
    |icmp_ln351_fu_2384_p2     |   icmp   |      0|  0|  20|          32|           5|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |ap_condition_405          |    or    |      0|  0|   2|           1|           1|
    |ap_condition_532          |    or    |      0|  0|   2|           1|           1|
    |ap_condition_997          |    or    |      0|  0|   2|           1|           1|
    |ap_condition_999          |    or    |      0|  0|   2|           1|           1|
    |select_ln357_fu_2405_p3   |  select  |      0|  0|  32|           1|           2|
    |select_ln362_fu_2359_p3   |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      1|  0| 931|         913|         603|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |acc_V_0_0_reg_1146       |    9|          2|   16|         32|
    |acc_V_10_0_reg_1016      |    9|          2|   16|         32|
    |acc_V_11_0_reg_1003      |    9|          2|   16|         32|
    |acc_V_12_0_reg_990       |    9|          2|   16|         32|
    |acc_V_13_0_reg_977       |    9|          2|   16|         32|
    |acc_V_14_0_reg_964       |    9|          2|   16|         32|
    |acc_V_15_0_reg_951       |    9|          2|   16|         32|
    |acc_V_16_0_reg_938       |    9|          2|   16|         32|
    |acc_V_17_0_reg_925       |    9|          2|   16|         32|
    |acc_V_18_0_reg_912       |    9|          2|   16|         32|
    |acc_V_19_0_reg_899       |    9|          2|   16|         32|
    |acc_V_1_0_reg_1133       |    9|          2|   16|         32|
    |acc_V_20_0_reg_886       |    9|          2|   16|         32|
    |acc_V_21_0_reg_873       |    9|          2|   16|         32|
    |acc_V_22_0_reg_860       |    9|          2|   16|         32|
    |acc_V_23_0_reg_847       |    9|          2|   16|         32|
    |acc_V_24_0_reg_834       |    9|          2|   16|         32|
    |acc_V_25_0_reg_821       |    9|          2|   16|         32|
    |acc_V_26_0_reg_808       |    9|          2|   16|         32|
    |acc_V_27_0_reg_795       |    9|          2|   16|         32|
    |acc_V_28_0_reg_782       |    9|          2|   16|         32|
    |acc_V_29_0_reg_769       |    9|          2|   16|         32|
    |acc_V_2_0_reg_1120       |    9|          2|   16|         32|
    |acc_V_30_0_reg_756       |    9|          2|   16|         32|
    |acc_V_31_0_reg_743       |    9|          2|   16|         32|
    |acc_V_3_0_reg_1107       |    9|          2|   16|         32|
    |acc_V_4_0_reg_1094       |    9|          2|   16|         32|
    |acc_V_5_0_reg_1081       |    9|          2|   16|         32|
    |acc_V_6_0_reg_1068       |    9|          2|   16|         32|
    |acc_V_7_0_reg_1055       |    9|          2|   16|         32|
    |acc_V_8_0_reg_1042       |    9|          2|   16|         32|
    |acc_V_9_0_reg_1029       |    9|          2|   16|         32|
    |ap_NS_fsm                |  117|         25|    1|         25|
    |ap_done                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   15|          3|    1|          3|
    |data_V_V_blk_n           |    9|          2|    1|          2|
    |i1_0_i_reg_732           |    9|          2|    6|         12|
    |i_0_i_reg_721            |    9|          2|   11|         22|
    |i_ic_0_i_reg_1170        |    9|          2|    6|         12|
    |in_index_reg_1159        |    9|          2|    9|         18|
    |layer_in_V_4_address0    |   15|          3|    9|         27|
    |layer_in_V_4_ce0         |   15|          3|    1|          3|
    |layer_in_V_4_we0         |    9|          2|    1|          2|
    |layer_out_i_address0     |   89|         18|    5|         90|
    |layer_out_i_address1     |   85|         17|    5|         85|
    |layer_out_i_d0           |   85|         17|   16|        272|
    |layer_out_i_d1           |   85|         17|   16|        272|
    |pX_1                     |    9|          2|   32|         64|
    |pY_1                     |    9|          2|   32|         64|
    |real_start               |    9|          2|    1|          2|
    |res_V_V_blk_n            |    9|          2|    1|          2|
    |sX_1                     |    9|          2|   32|         64|
    |storemerge_i_reg_1181    |    9|          2|   32|         64|
    |tmpdata_V_address0       |   15|          3|    5|         15|
    |tmpdata_V_ce0            |   15|          3|    1|          3|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  941|        199|  737|       2149|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |acc_V_0_0_reg_1146                                                            |  16|   0|   16|          0|
    |acc_V_10_0_reg_1016                                                           |  16|   0|   16|          0|
    |acc_V_11_0_reg_1003                                                           |  16|   0|   16|          0|
    |acc_V_12_0_reg_990                                                            |  16|   0|   16|          0|
    |acc_V_13_0_reg_977                                                            |  16|   0|   16|          0|
    |acc_V_14_0_reg_964                                                            |  16|   0|   16|          0|
    |acc_V_15_0_reg_951                                                            |  16|   0|   16|          0|
    |acc_V_16_0_reg_938                                                            |  16|   0|   16|          0|
    |acc_V_17_0_reg_925                                                            |  16|   0|   16|          0|
    |acc_V_18_0_reg_912                                                            |  16|   0|   16|          0|
    |acc_V_19_0_reg_899                                                            |  16|   0|   16|          0|
    |acc_V_1_0_reg_1133                                                            |  16|   0|   16|          0|
    |acc_V_20_0_reg_886                                                            |  16|   0|   16|          0|
    |acc_V_21_0_reg_873                                                            |  16|   0|   16|          0|
    |acc_V_22_0_reg_860                                                            |  16|   0|   16|          0|
    |acc_V_23_0_reg_847                                                            |  16|   0|   16|          0|
    |acc_V_24_0_reg_834                                                            |  16|   0|   16|          0|
    |acc_V_25_0_reg_821                                                            |  16|   0|   16|          0|
    |acc_V_26_0_reg_808                                                            |  16|   0|   16|          0|
    |acc_V_27_0_reg_795                                                            |  16|   0|   16|          0|
    |acc_V_28_0_reg_782                                                            |  16|   0|   16|          0|
    |acc_V_29_0_reg_769                                                            |  16|   0|   16|          0|
    |acc_V_2_0_reg_1120                                                            |  16|   0|   16|          0|
    |acc_V_30_0_reg_756                                                            |  16|   0|   16|          0|
    |acc_V_31_0_reg_743                                                            |  16|   0|   16|          0|
    |acc_V_3_0_reg_1107                                                            |  16|   0|   16|          0|
    |acc_V_4_0_reg_1094                                                            |  16|   0|   16|          0|
    |acc_V_5_0_reg_1081                                                            |  16|   0|   16|          0|
    |acc_V_6_0_reg_1068                                                            |  16|   0|   16|          0|
    |acc_V_7_0_reg_1055                                                            |  16|   0|   16|          0|
    |acc_V_8_0_reg_1042                                                            |  16|   0|   16|          0|
    |acc_V_9_0_reg_1029                                                            |  16|   0|   16|          0|
    |and_ln327_4_reg_2849                                                          |   1|   0|    1|          0|
    |ap_CS_fsm                                                                     |  24|   0|   24|          0|
    |ap_done_reg                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                       |   1|   0|    1|          0|
    |grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1192_ap_start_reg  |   1|   0|    1|          0|
    |i1_0_i_reg_732                                                                |   6|   0|    6|          0|
    |i_0_i_reg_721                                                                 |  11|   0|   11|          0|
    |i_ic_0_i_reg_1170                                                             |   6|   0|    6|          0|
    |i_ic_reg_3035                                                                 |   6|   0|    6|          0|
    |i_reg_2804                                                                    |  11|   0|   11|          0|
    |icmp_ln324_reg_2853                                                           |   1|   0|    1|          0|
    |icmp_ln327_4_reg_2832                                                         |   1|   0|    1|          0|
    |icmp_ln327_reg_2822                                                           |   1|   0|    1|          0|
    |icmp_ln347_reg_3045                                                           |   1|   0|    1|          0|
    |in_index_reg_1159                                                             |   9|   0|    9|          0|
    |pX_1                                                                          |  32|   0|   32|          0|
    |pX_1_load_reg_2843                                                            |  32|   0|   32|          0|
    |pY_1                                                                          |  32|   0|   32|          0|
    |pY_1_load_reg_2837                                                            |  32|   0|   32|          0|
    |sX_1                                                                          |  32|   0|   32|          0|
    |sX_1_load_reg_2817                                                            |  32|   0|   32|          0|
    |sY_1                                                                          |  32|   0|   32|          0|
    |sY_1_load_reg_2827                                                            |  32|   0|   32|          0|
    |start_once_reg                                                                |   1|   0|    1|          0|
    |storemerge_i_reg_1181                                                         |  32|   0|   32|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         | 883|   0|  883|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config5> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config5> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config5> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config5> | return value |
|ap_done           | out |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config5> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config5> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config5> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config5> | return value |
|start_out         | out |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config5> | return value |
|start_write       | out |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config5> | return value |
|data_V_V_dout     |  in |   16|   ap_fifo  |                       data_V_V                       |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_V                       |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                       data_V_V                       |    pointer   |
|res_V_V_din       | out |   16|   ap_fifo  |                        res_V_V                       |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                        res_V_V                       |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                        res_V_V                       |    pointer   |
+------------------+-----+-----+------------+------------------------------------------------------+--------------+

