

================================================================
== Vitis HLS Report for 'bgn_inference'
================================================================
* Date:           Mon Mar  2 00:04:14 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        mnist_mlp_bgn
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    22426|    22426|  0.224 ms|  0.224 ms|  22427|  22427|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+-------------------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    | min | max |        Type       |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+-------------------+
        |grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_122  |bgn_inference_Pipeline_LAYER1_XNOR_POP  |    16007|    16007|   0.160 ms|   0.160 ms|    0|    0|  loop pipeline stp|
        |grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136       |bgn_inference_Pipeline_LAYER2_MAC       |     6406|     6406|  64.060 us|  64.060 us|    0|    0|  loop pipeline stp|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+-------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|    2|    1622|   1935|    -|
|Memory           |        -|    -|       7|     70|    -|
|Multiplexer      |        -|    -|       0|    153|    -|
|Register         |        -|    -|      78|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    2|    1707|   2158|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|   ~0|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_122  |bgn_inference_Pipeline_LAYER1_XNOR_POP  |        2|   1|  258|  448|    0|
    |grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136       |bgn_inference_Pipeline_LAYER2_MAC       |        4|   1|  405|  515|    0|
    |control_s_axi_U                                    |control_s_axi                           |        0|   0|  288|  315|    0|
    |gmem0_m_axi_U                                      |gmem0_m_axi                             |        2|   0|  671|  657|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                        |        8|   2| 1622| 1935|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |             Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |hidden_out_U  |hidden_out_RAM_1P_LUTRAM_1R1W  |        0|  7|  70|    0|   640|    7|     1|         4480|
    +--------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                               |        0|  7|  70|    0|   640|    7|     1|         4480|
    +--------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  61|         15|    1|         15|
    |gmem0_0_ARADDR       |  13|          3|   64|        192|
    |gmem0_0_ARLEN        |  13|          3|   32|         96|
    |gmem0_0_ARVALID      |  13|          3|    1|          3|
    |gmem0_0_RREADY       |   9|          2|    1|          2|
    |gmem0_blk_n_AR       |   9|          2|    1|          2|
    |hidden_out_address0  |  13|          3|   10|         30|
    |hidden_out_ce0       |  13|          3|    1|          3|
    |hidden_out_we0       |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 153|         36|  112|        345|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |  14|   0|   14|          0|
    |grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_122_ap_start_reg  |   1|   0|    1|          0|
    |grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136_ap_start_reg       |   1|   0|    1|          0|
    |trunc_ln_reg_176                                                |  62|   0|   62|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           |  78|   0|   78|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|        control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|        control|         array|
|s_axi_control_AWADDR   |   in|    8|       s_axi|        control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|        control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|        control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|        control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|        control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|        control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|        control|         array|
|s_axi_control_ARADDR   |   in|    8|       s_axi|        control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|        control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|        control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|        control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|        control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|        control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|        control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|        control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  bgn_inference|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  bgn_inference|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  bgn_inference|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|          gmem0|       pointer|
+-----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%weight_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weight_mem"   --->   Operation 15 'read' 'weight_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%class_idx_11_loc = alloca i64 1"   --->   Operation 16 'alloca' 'class_idx_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.75ns)   --->   "%hidden_out = alloca i64 1" [bgn_inference.cpp:43]   --->   Operation 17 'alloca' 'hidden_out' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 7> <Depth = 640> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %weight_mem_read, i32 2, i32 63" [bgn_inference.cpp:48]   --->   Operation 18 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i62 %trunc_ln" [bgn_inference.cpp:48]   --->   Operation 19 'sext' 'sext_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln48" [bgn_inference.cpp:48]   --->   Operation 20 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 16000" [bgn_inference.cpp:48]   --->   Operation 21 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 16000" [bgn_inference.cpp:48]   --->   Operation 22 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 23 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 16000" [bgn_inference.cpp:48]   --->   Operation 23 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 24 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 16000" [bgn_inference.cpp:48]   --->   Operation 24 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 25 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 16000" [bgn_inference.cpp:48]   --->   Operation 25 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 26 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 16000" [bgn_inference.cpp:48]   --->   Operation 26 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 27 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 16000" [bgn_inference.cpp:48]   --->   Operation 27 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 28 [1/8] ( I:7.30ns O:7.30ns )   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i64 16000" [bgn_inference.cpp:48]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln48 = call void @bgn_inference_Pipeline_LAYER1_XNOR_POP, i32 %gmem0, i62 %trunc_ln, i32 %input_img, i7 %hidden_out, i5 %bn_scale, i13 %bn_offset" [bgn_inference.cpp:48]   --->   Operation 29 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln48 = call void @bgn_inference_Pipeline_LAYER1_XNOR_POP, i32 %gmem0, i62 %trunc_ln, i32 %input_img, i7 %hidden_out, i5 %bn_scale, i13 %bn_offset" [bgn_inference.cpp:48]   --->   Operation 30 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln0 = call void @bgn_inference_Pipeline_LAYER2_MAC, i7 %hidden_out, i32 %class_idx_11_loc, i6 %weights_l2, i4 %bias_l2"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @bgn_inference_Pipeline_LAYER2_MAC, i7 %hidden_out, i32 %class_idx_11_loc, i6 %weights_l2, i4 %bias_l2"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 1.00>
ST_14 : Operation 33 [1/1] (0.00ns)   --->   "%spectopmodule_ln20 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [bgn_inference.cpp:20]   --->   Operation 33 'spectopmodule' 'spectopmodule_ln20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 16384, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 4"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty_6, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %input_img, i64 666, i64 207, i64 1, i1 0"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_img"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_mem, void @empty_3, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_mem, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %prediction"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prediction, void @empty_3, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prediction, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln38 = specmemcore void @_ssdm_op_SpecMemCore, i5 %bn_scale, i64 666, i64 33, i64 18446744073709551615, i1 0" [bgn_inference.cpp:38]   --->   Operation 46 'specmemcore' 'specmemcore_ln38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln39 = specmemcore void @_ssdm_op_SpecMemCore, i13 %bn_offset, i64 666, i64 33, i64 18446744073709551615, i1 0" [bgn_inference.cpp:39]   --->   Operation 47 'specmemcore' 'specmemcore_ln39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln40 = specmemcore void @_ssdm_op_SpecMemCore, i6 %weights_l2, i64 666, i64 33, i64 18446744073709551615, i1 0" [bgn_inference.cpp:40]   --->   Operation 48 'specmemcore' 'specmemcore_ln40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln41 = specmemcore void @_ssdm_op_SpecMemCore, i4 %bias_l2, i64 666, i64 33, i64 18446744073709551615, i1 0" [bgn_inference.cpp:41]   --->   Operation 49 'specmemcore' 'specmemcore_ln41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i7 %hidden_out, i64 666, i64 19, i64 18446744073709551615, i1 0" [bgn_inference.cpp:44]   --->   Operation 50 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%class_idx_11_loc_load = load i32 %class_idx_11_loc"   --->   Operation 51 'load' 'class_idx_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 52 [1/1] (1.00ns)   --->   "%write_ln99 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %prediction, i32 %class_idx_11_loc_load" [bgn_inference.cpp:99]   --->   Operation 52 'write' 'write_ln99' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln100 = ret" [bgn_inference.cpp:100]   --->   Operation 53 'ret' 'ret_ln100' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weight_mem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ prediction]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bn_scale]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bn_offset]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_l2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias_l2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weight_mem_read       (read         ) [ 000000000000000]
class_idx_11_loc      (alloca       ) [ 001111111111111]
hidden_out            (alloca       ) [ 001111111111111]
trunc_ln              (partselect   ) [ 001111111111000]
sext_ln48             (sext         ) [ 000000000000000]
gmem0_addr            (getelementptr) [ 000111111100000]
empty                 (readreq      ) [ 000000000000000]
call_ln48             (call         ) [ 000000000000000]
call_ln0              (call         ) [ 000000000000000]
spectopmodule_ln20    (spectopmodule) [ 000000000000000]
specinterface_ln0     (specinterface) [ 000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 000000000000000]
specinterface_ln0     (specinterface) [ 000000000000000]
specinterface_ln0     (specinterface) [ 000000000000000]
specmemcore_ln0       (specmemcore  ) [ 000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 000000000000000]
specinterface_ln0     (specinterface) [ 000000000000000]
specinterface_ln0     (specinterface) [ 000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 000000000000000]
specinterface_ln0     (specinterface) [ 000000000000000]
specinterface_ln0     (specinterface) [ 000000000000000]
specinterface_ln0     (specinterface) [ 000000000000000]
specmemcore_ln38      (specmemcore  ) [ 000000000000000]
specmemcore_ln39      (specmemcore  ) [ 000000000000000]
specmemcore_ln40      (specmemcore  ) [ 000000000000000]
specmemcore_ln41      (specmemcore  ) [ 000000000000000]
specmemcore_ln44      (specmemcore  ) [ 000000000000000]
class_idx_11_loc_load (load         ) [ 000000000000000]
write_ln99            (write        ) [ 000000000000000]
ret_ln100             (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_img">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_img"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight_mem">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_mem"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="prediction">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bn_scale">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bn_scale"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bn_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bn_offset"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weights_l2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_l2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bias_l2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_l2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bgn_inference_Pipeline_LAYER1_XNOR_POP"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bgn_inference_Pipeline_LAYER2_MAC"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="class_idx_11_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="class_idx_11_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="hidden_out_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_out/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="weight_mem_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_mem_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln99_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln99/14 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_readreq_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="15" slack="0"/>
<pin id="119" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="62" slack="9"/>
<pin id="126" dir="0" index="3" bw="32" slack="0"/>
<pin id="127" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="128" dir="0" index="5" bw="5" slack="0"/>
<pin id="129" dir="0" index="6" bw="13" slack="0"/>
<pin id="130" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/10 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="32" slack="11"/>
<pin id="140" dir="0" index="3" bw="6" slack="0"/>
<pin id="141" dir="0" index="4" bw="4" slack="0"/>
<pin id="142" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="146" class="1004" name="trunc_ln_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="62" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="0" index="2" bw="3" slack="0"/>
<pin id="150" dir="0" index="3" bw="7" slack="0"/>
<pin id="151" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sext_ln48_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="62" slack="1"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="gmem0_addr_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="class_idx_11_loc_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="13"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="class_idx_11_loc_load/14 "/>
</bind>
</comp>

<comp id="170" class="1005" name="class_idx_11_loc_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="11"/>
<pin id="172" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="class_idx_11_loc "/>
</bind>
</comp>

<comp id="176" class="1005" name="trunc_ln_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="62" slack="1"/>
<pin id="178" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="182" class="1005" name="gmem0_addr_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="92" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="28" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="122" pin=5"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="122" pin=6"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="102" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="154"><net_src comp="22" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="156" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="159" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="169"><net_src comp="166" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="173"><net_src comp="94" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="179"><net_src comp="146" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="185"><net_src comp="159" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="115" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {14 }
 - Input state : 
	Port: bgn_inference : gmem0 | {2 3 4 5 6 7 8 9 10 11 }
	Port: bgn_inference : input_img | {10 11 }
	Port: bgn_inference : weight_mem | {1 }
	Port: bgn_inference : bn_scale | {10 11 }
	Port: bgn_inference : bn_offset | {10 11 }
	Port: bgn_inference : weights_l2 | {12 13 }
	Port: bgn_inference : bias_l2 | {12 13 }
  - Chain level:
	State 1
	State 2
		gmem0_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		write_ln99 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_122 |    1    | 6.51707 |   240   |   324   |
|          |    grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136   |    1    | 6.51707 |   286   |   357   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   read   |            weight_mem_read_read_fu_102            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   write  |              write_ln99_write_fu_108              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|  readreq |                 grp_readreq_fu_115                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|partselect|                  trunc_ln_fu_146                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   sext   |                  sext_ln48_fu_156                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                   |    2    | 13.0341 |   526   |   681   |
|----------|---------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|  bias_l2 |    1   |    0   |    0   |
| bn_offset|    1   |    0   |    0   |
| bn_scale |    1   |    0   |    0   |
|hidden_out|    -   |    7   |   70   |
|weights_l2|    3   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    6   |    7   |   70   |
+----------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|class_idx_11_loc_reg_170|   32   |
|   gmem0_addr_reg_182   |   32   |
|    trunc_ln_reg_176    |   62   |
+------------------------+--------+
|          Total         |   126  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------|------|------|------|--------||---------||---------||---------|
| grp_readreq_fu_115 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|--------------------|------|------|------|--------||---------||---------||---------|
|        Total       |      |      |      |   64   ||  1.298  ||    0    ||    9    |
|--------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |   13   |   526  |   681  |
|   Memory  |    6   |    -   |    -   |    7   |   70   |
|Multiplexer|    -   |    -   |    1   |    0   |    9   |
|  Register |    -   |    -   |    -   |   126  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |    2   |   14   |   659  |   760  |
+-----------+--------+--------+--------+--------+--------+
