$date
  Thu Jan 20 10:49:17 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module program_rom_tb $end
$var reg 8 ! address[7:0] $end
$var reg 16 " dataout[15:0] $end
$scope module uut $end
$var reg 16 # dataout[15:0] $end
$var reg 8 $ address[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000111 !
b1010101110101011 "
b1010101110101011 #
b00000111 $
#1000000000
b00000110 !
b00000110 $
#2000000000
b00000101 !
b00000101 $
#3000000000
b00000100 !
b1101110111011101 "
b1101110111011101 #
b00000100 $
#4000000000
b00000011 !
b1110111011101110 "
b1110111011101110 #
b00000011 $
#5000000000
b00000010 !
b1111111111111111 "
b1111111111111111 #
b00000010 $
#6000000000
b00000001 !
b0000000000000000 "
b0000000000000000 #
b00000001 $
#7000000000
b00000000 !
b0001000100010001 "
b0001000100010001 #
b00000000 $
#8000000000
b00000001 !
b0000000000000000 "
b0000000000000000 #
b00000001 $
#9000000000
b10101011 !
b1010101110101011 "
b1010101110101011 #
b10101011 $
