// Seed: 3116039684
module module_0;
  logic [7:0] id_2;
  assign id_1[1 : 1] = 1;
  wire id_3;
  assign id_2 = id_1;
endmodule
module module_1;
  tri0 id_1 = ~id_1 + 1 == 1;
  module_0();
  assign id_1 = id_1 < id_1 == 1;
endmodule
module module_2 (
    input supply0 id_0,
    output wor id_1,
    input tri id_2,
    inout tri id_3,
    input logic id_4,
    output logic id_5,
    input tri id_6
);
  wire id_8;
  final if (1'b0) id_5 <= id_4;
  module_0();
endmodule
