
`timescale 10 us / 1 ns
`default_nettype none

module stopwatch_tb();

    logic CLOCK_50 = 0;
    logic [3:0]	KEY;
    wire [6:0]  HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;

    stopwatch digital_clock (CLOCK_50, KEY, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5);

    initial begin      // generate clock
        forever begin   // 2  seconds to each clock cycle
            #2.5 CLOCK_50 = ~CLOCK_50;
            #2.5 CLOCK_50 = ~CLOCK_50;
        end
    end

    integer i;
    initial begin
        // count up
        #10000000 // 10 seconds

        #2 KEY = 4'b0101; 
        #2 KEY = 4'b0000;

        #10000000 // 10 seconds
        
        #100 
    end

endmodule