

================================================================
== Vitis HLS Report for 'mvt_Pipeline_lpwr'
================================================================
* Date:           Fri Feb 21 05:29:39 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        mvt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.398 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.330 us|  0.330 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lpwr    |       64|       64|         2|          1|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x2_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x1_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc86"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:35]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.59ns)   --->   "%icmp_ln35 = icmp_eq  i7 %i_1, i7 64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:35]   --->   Operation 12 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%add_ln35 = add i7 %i_1, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:35]   --->   Operation 14 'add' 'add_ln35' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc86.split, void %for.end88.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:35]   --->   Operation 15 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_3_cast = zext i7 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:35]   --->   Operation 16 'zext' 'i_3_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buff_x1_addr = getelementptr i32 %buff_x1, i64 0, i64 %i_3_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:36]   --->   Operation 17 'getelementptr' 'buff_x1_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.69ns)   --->   "%buff_x1_load = load i6 %buff_x1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:36]   --->   Operation 18 'load' 'buff_x1_load' <Predicate = (!icmp_ln35)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buff_x2_addr = getelementptr i32 %buff_x2, i64 0, i64 %i_3_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:37]   --->   Operation 19 'getelementptr' 'buff_x2_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.69ns)   --->   "%buff_x2_load = load i6 %buff_x2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:37]   --->   Operation 20 'load' 'buff_x2_load' <Predicate = (!icmp_ln35)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln35 = store i7 %add_ln35, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:35]   --->   Operation 21 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.39>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:6]   --->   Operation 22 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.69ns)   --->   "%buff_x1_load = load i6 %buff_x1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:36]   --->   Operation 23 'load' 'buff_x1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %buff_x1_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:36]   --->   Operation 24 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%x1_out_addr = getelementptr i32 %x1_out, i64 0, i64 %i_3_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:36]   --->   Operation 25 'getelementptr' 'x1_out_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.69ns)   --->   "%store_ln36 = store i32 %bitcast_ln36, i6 %x1_out_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:36]   --->   Operation 26 'store' 'store_ln36' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 27 [1/2] (0.69ns)   --->   "%buff_x2_load = load i6 %buff_x2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:37]   --->   Operation 27 'load' 'buff_x2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%bitcast_ln37 = bitcast i32 %buff_x2_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:37]   --->   Operation 28 'bitcast' 'bitcast_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%x2_out_addr = getelementptr i32 %x2_out, i64 0, i64 %i_3_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:37]   --->   Operation 29 'getelementptr' 'x2_out_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.69ns)   --->   "%store_ln37 = store i32 %bitcast_ln37, i6 %x2_out_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:37]   --->   Operation 30 'store' 'store_ln37' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc86" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:35]   --->   Operation 31 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:35) on local variable 'i' [11]  (0 ns)
	'add' operation ('add_ln35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:35) [15]  (0.706 ns)
	'store' operation ('store_ln35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:35) of variable 'add_ln35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:35 on local variable 'i' [30]  (0.387 ns)

 <State 2>: 1.4ns
The critical path consists of the following:
	'load' operation ('buff_x1_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:36) on array 'buff_x1' [21]  (0.699 ns)
	'store' operation ('store_ln36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:36) of variable 'bitcast_ln36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:36 on array 'x1_out' [24]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
