TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE    1

       1                    ;******************************************************************************
       2                    ;* TMS320C6x C/C++ Codegen                                          PC v7.4.2 *
       3                    ;* Date/Time created: Sat Sep 26 11:09:41 2015                                *
       4                    ;******************************************************************************
       5                            .compiler_opts --abi=eabi --c64p_l1d_workaround=off --endian=little --hll_source=on --long_pre
       6                    
       7                    ;******************************************************************************
       8                    ;* GLOBAL FILE PARAMETERS                                                     *
       9                    ;*                                                                            *
      10                    ;*   Architecture      : TMS320C66xx                                          *
      11                    ;*   Optimization      : Enabled at level 3                                   *
      12                    ;*   Optimizing for    : Speed                                                *
      13                    ;*                       Based on options: -o3, no -ms                        *
      14                    ;*   Endian            : Little                                               *
      15                    ;*   Interrupt Thrshld : 10000                                                *
      16                    ;*   Data Access Model : Far                                                  *
      17                    ;*   Pipelining        : Enabled                                              *
      18                    ;*   Speculate Loads   : Enabled with threshold = 0                           *
      19                    ;*   Memory Aliases    : Presume are aliases (pessimistic)                    *
      20                    ;*   Debug Info        : DWARF Debug w/Optimization                           *
      21                    ;*                                                                            *
      22                    ;******************************************************************************
      23                    
      24                            .asg    A15, FP
      25                            .asg    B14, DP
      26                            .asg    B15, SP
      27                            .global $bss
      28                    
      29                    
      30                    $C$DW$CU        .dwtag  DW_TAG_compile_unit
      31                            .dwattr $C$DW$CU, DW_AT_name("./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD
      32                            .dwattr $C$DW$CU, DW_AT_producer("TI TMS320C6x C/C++ Codegen PC v7.4.2 Copyright (c) 1996-2012
      33                            .dwattr $C$DW$CU, DW_AT_TI_version(0x01)
      34                            .dwattr $C$DW$CU, DW_AT_comp_dir("c:\nightlybuilds\vlib\ti\vlib\vlib\examples")
      35                    
      36                    $C$DW$1 .dwtag  DW_TAG_subprogram, DW_AT_name("_itoll")
      37                            .dwattr $C$DW$1, DW_AT_TI_symbol_name("_itoll")
      38                            .dwattr $C$DW$1, DW_AT_type(*$C$DW$T$14)
      39                            .dwattr $C$DW$1, DW_AT_declaration
      40                            .dwattr $C$DW$1, DW_AT_external
      41                            .dwattr $C$DW$1, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/c
      42                            .dwattr $C$DW$1, DW_AT_decl_line(0xdf)
      43                            .dwattr $C$DW$1, DW_AT_decl_column(0x0b)
      44                    $C$DW$2 .dwtag  DW_TAG_formal_parameter
      45                            .dwattr $C$DW$2, DW_AT_type(*$C$DW$T$11)
      46                    $C$DW$3 .dwtag  DW_TAG_formal_parameter
      47                            .dwattr $C$DW$3, DW_AT_type(*$C$DW$T$11)
      48                            .dwendtag $C$DW$1
      49                    
      50                    
      51                    $C$DW$4 .dwtag  DW_TAG_subprogram, DW_AT_name("printf")
      52                            .dwattr $C$DW$4, DW_AT_TI_symbol_name("printf")
      53                            .dwattr $C$DW$4, DW_AT_type(*$C$DW$T$10)
      54                            .dwattr $C$DW$4, DW_AT_declaration
      55                            .dwattr $C$DW$4, DW_AT_external
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE    2

      56                            .dwattr $C$DW$4, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/s
      57                            .dwattr $C$DW$4, DW_AT_decl_line(0xb8)
      58                            .dwattr $C$DW$4, DW_AT_decl_column(0x19)
      59                    $C$DW$5 .dwtag  DW_TAG_formal_parameter
      60                            .dwattr $C$DW$5, DW_AT_type(*$C$DW$T$106)
      61                    $C$DW$6 .dwtag  DW_TAG_unspecified_parameters
      62                            .dwendtag $C$DW$4
      63                    
      64                    
      65                    $C$DW$7 .dwtag  DW_TAG_subprogram, DW_AT_name("sprintf")
      66                            .dwattr $C$DW$7, DW_AT_TI_symbol_name("sprintf")
      67                            .dwattr $C$DW$7, DW_AT_type(*$C$DW$T$10)
      68                            .dwattr $C$DW$7, DW_AT_declaration
      69                            .dwattr $C$DW$7, DW_AT_external
      70                            .dwattr $C$DW$7, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/s
      71                            .dwattr $C$DW$7, DW_AT_decl_line(0xbc)
      72                            .dwattr $C$DW$7, DW_AT_decl_column(0x19)
      73                    $C$DW$8 .dwtag  DW_TAG_formal_parameter
      74                            .dwattr $C$DW$8, DW_AT_type(*$C$DW$T$61)
      75                    $C$DW$9 .dwtag  DW_TAG_formal_parameter
      76                            .dwattr $C$DW$9, DW_AT_type(*$C$DW$T$106)
      77                    $C$DW$10        .dwtag  DW_TAG_unspecified_parameters
      78                            .dwendtag $C$DW$7
      79                    
      80                    
      81                    $C$DW$11        .dwtag  DW_TAG_subprogram, DW_AT_name("memset")
      82                            .dwattr $C$DW$11, DW_AT_TI_symbol_name("memset")
      83                            .dwattr $C$DW$11, DW_AT_type(*$C$DW$T$3)
      84                            .dwattr $C$DW$11, DW_AT_declaration
      85                            .dwattr $C$DW$11, DW_AT_external
      86                            .dwattr $C$DW$11, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/
      87                            .dwattr $C$DW$11, DW_AT_decl_line(0x5b)
      88                            .dwattr $C$DW$11, DW_AT_decl_column(0x16)
      89                    $C$DW$12        .dwtag  DW_TAG_formal_parameter
      90                            .dwattr $C$DW$12, DW_AT_type(*$C$DW$T$3)
      91                    $C$DW$13        .dwtag  DW_TAG_formal_parameter
      92                            .dwattr $C$DW$13, DW_AT_type(*$C$DW$T$10)
      93                    $C$DW$14        .dwtag  DW_TAG_formal_parameter
      94                            .dwattr $C$DW$14, DW_AT_type(*$C$DW$T$54)
      95                            .dwendtag $C$DW$11
      96                    
      97                    
      98                    $C$DW$15        .dwtag  DW_TAG_subprogram, DW_AT_name("malloc")
      99                            .dwattr $C$DW$15, DW_AT_TI_symbol_name("malloc")
     100                            .dwattr $C$DW$15, DW_AT_type(*$C$DW$T$3)
     101                            .dwattr $C$DW$15, DW_AT_declaration
     102                            .dwattr $C$DW$15, DW_AT_external
     103                            .dwattr $C$DW$15, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/
     104                            .dwattr $C$DW$15, DW_AT_decl_line(0x82)
     105                            .dwattr $C$DW$15, DW_AT_decl_column(0x19)
     106                    $C$DW$16        .dwtag  DW_TAG_formal_parameter
     107                            .dwattr $C$DW$16, DW_AT_type(*$C$DW$T$54)
     108                            .dwendtag $C$DW$15
     109                    
     110                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE    3

     111                    $C$DW$17        .dwtag  DW_TAG_subprogram, DW_AT_name("free")
     112                            .dwattr $C$DW$17, DW_AT_TI_symbol_name("free")
     113                            .dwattr $C$DW$17, DW_AT_declaration
     114                            .dwattr $C$DW$17, DW_AT_external
     115                            .dwattr $C$DW$17, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/
     116                            .dwattr $C$DW$17, DW_AT_decl_line(0x86)
     117                            .dwattr $C$DW$17, DW_AT_decl_column(0x19)
     118                    $C$DW$18        .dwtag  DW_TAG_formal_parameter
     119                            .dwattr $C$DW$18, DW_AT_type(*$C$DW$T$3)
     120                            .dwendtag $C$DW$17
     121                    
     122                    
     123                    $C$DW$19        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_cache_inval")
     124                            .dwattr $C$DW$19, DW_AT_TI_symbol_name("VLIB_cache_inval")
     125                            .dwattr $C$DW$19, DW_AT_type(*$C$DW$T$10)
     126                            .dwattr $C$DW$19, DW_AT_declaration
     127                            .dwattr $C$DW$19, DW_AT_external
     128                            .dwattr $C$DW$19, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c6x
     129                            .dwattr $C$DW$19, DW_AT_decl_line(0x58)
     130                            .dwattr $C$DW$19, DW_AT_decl_column(0x05)
     131                    
     132                    $C$DW$20        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_profile_init")
     133                            .dwattr $C$DW$20, DW_AT_TI_symbol_name("VLIB_profile_init")
     134                            .dwattr $C$DW$20, DW_AT_declaration
     135                            .dwattr $C$DW$20, DW_AT_external
     136                            .dwattr $C$DW$20, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLI
     137                            .dwattr $C$DW$20, DW_AT_decl_line(0x7b)
     138                            .dwattr $C$DW$20, DW_AT_decl_column(0x06)
     139                    $C$DW$21        .dwtag  DW_TAG_formal_parameter
     140                            .dwattr $C$DW$21, DW_AT_type(*$C$DW$T$10)
     141                    $C$DW$22        .dwtag  DW_TAG_formal_parameter
     142                            .dwattr $C$DW$22, DW_AT_type(*$C$DW$T$61)
     143                            .dwendtag $C$DW$20
     144                    
     145                    
     146                    $C$DW$23        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_formula_add_test")
     147                            .dwattr $C$DW$23, DW_AT_TI_symbol_name("VLIB_formula_add_test")
     148                            .dwattr $C$DW$23, DW_AT_declaration
     149                            .dwattr $C$DW$23, DW_AT_external
     150                            .dwattr $C$DW$23, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLI
     151                            .dwattr $C$DW$23, DW_AT_decl_line(0x7d)
     152                            .dwattr $C$DW$23, DW_AT_decl_column(0x06)
     153                    $C$DW$24        .dwtag  DW_TAG_formal_parameter
     154                            .dwattr $C$DW$24, DW_AT_type(*$C$DW$T$10)
     155                    $C$DW$25        .dwtag  DW_TAG_formal_parameter
     156                            .dwattr $C$DW$25, DW_AT_type(*$C$DW$T$10)
     157                    $C$DW$26        .dwtag  DW_TAG_formal_parameter
     158                            .dwattr $C$DW$26, DW_AT_type(*$C$DW$T$10)
     159                    $C$DW$27        .dwtag  DW_TAG_formal_parameter
     160                            .dwattr $C$DW$27, DW_AT_type(*$C$DW$T$10)
     161                    $C$DW$28        .dwtag  DW_TAG_formal_parameter
     162                            .dwattr $C$DW$28, DW_AT_type(*$C$DW$T$61)
     163                    $C$DW$29        .dwtag  DW_TAG_formal_parameter
     164                            .dwattr $C$DW$29, DW_AT_type(*$C$DW$T$10)
     165                            .dwendtag $C$DW$23
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE    4

     166                    
     167                    
     168                    $C$DW$30        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_skip_test")
     169                            .dwattr $C$DW$30, DW_AT_TI_symbol_name("VLIB_skip_test")
     170                            .dwattr $C$DW$30, DW_AT_declaration
     171                            .dwattr $C$DW$30, DW_AT_external
     172                            .dwattr $C$DW$30, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLI
     173                            .dwattr $C$DW$30, DW_AT_decl_line(0x7e)
     174                            .dwattr $C$DW$30, DW_AT_decl_column(0x06)
     175                    $C$DW$31        .dwtag  DW_TAG_formal_parameter
     176                            .dwattr $C$DW$31, DW_AT_type(*$C$DW$T$61)
     177                            .dwendtag $C$DW$30
     178                    
     179                    
     180                    $C$DW$32        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_profile_cycle_report")
     181                            .dwattr $C$DW$32, DW_AT_TI_symbol_name("VLIB_profile_cycle_report")
     182                            .dwattr $C$DW$32, DW_AT_declaration
     183                            .dwattr $C$DW$32, DW_AT_external
     184                            .dwattr $C$DW$32, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLI
     185                            .dwattr $C$DW$32, DW_AT_decl_line(0x7f)
     186                            .dwattr $C$DW$32, DW_AT_decl_column(0x06)
     187                    $C$DW$33        .dwtag  DW_TAG_formal_parameter
     188                            .dwattr $C$DW$33, DW_AT_type(*$C$DW$T$10)
     189                    $C$DW$34        .dwtag  DW_TAG_formal_parameter
     190                            .dwattr $C$DW$34, DW_AT_type(*$C$DW$T$61)
     191                    $C$DW$35        .dwtag  DW_TAG_formal_parameter
     192                            .dwattr $C$DW$35, DW_AT_type(*$C$DW$T$61)
     193                            .dwendtag $C$DW$32
     194                    
     195                    
     196                    $C$DW$36        .dwtag  DW_TAG_subprogram, DW_AT_name("initStack")
     197                            .dwattr $C$DW$36, DW_AT_TI_symbol_name("initStack")
     198                            .dwattr $C$DW$36, DW_AT_declaration
     199                            .dwattr $C$DW$36, DW_AT_external
     200                            .dwattr $C$DW$36, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLI
     201                            .dwattr $C$DW$36, DW_AT_decl_line(0x80)
     202                            .dwattr $C$DW$36, DW_AT_decl_column(0x06)
     203                    $C$DW$37        .dwtag  DW_TAG_formal_parameter
     204                            .dwattr $C$DW$37, DW_AT_type(*$C$DW$T$23)
     205                            .dwendtag $C$DW$36
     206                    
     207                    
     208                    $C$DW$38        .dwtag  DW_TAG_subprogram, DW_AT_name("setStackDepth")
     209                            .dwattr $C$DW$38, DW_AT_TI_symbol_name("setStackDepth")
     210                            .dwattr $C$DW$38, DW_AT_declaration
     211                            .dwattr $C$DW$38, DW_AT_external
     212                            .dwattr $C$DW$38, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLI
     213                            .dwattr $C$DW$38, DW_AT_decl_line(0x81)
     214                            .dwattr $C$DW$38, DW_AT_decl_column(0x06)
     215                    
     216                    $C$DW$39        .dwtag  DW_TAG_subprogram, DW_AT_name("getSP")
     217                            .dwattr $C$DW$39, DW_AT_TI_symbol_name("getSP")
     218                            .dwattr $C$DW$39, DW_AT_type(*$C$DW$T$23)
     219                            .dwattr $C$DW$39, DW_AT_declaration
     220                            .dwattr $C$DW$39, DW_AT_external
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE    5

     221                            .dwattr $C$DW$39, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLI
     222                            .dwattr $C$DW$39, DW_AT_decl_line(0x82)
     223                            .dwattr $C$DW$39, DW_AT_decl_column(0x0a)
     224                    
     225                    $C$DW$40        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_stack_memory")
     226                            .dwattr $C$DW$40, DW_AT_TI_symbol_name("VLIB_stack_memory")
     227                            .dwattr $C$DW$40, DW_AT_declaration
     228                            .dwattr $C$DW$40, DW_AT_external
     229                            .dwattr $C$DW$40, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLI
     230                            .dwattr $C$DW$40, DW_AT_decl_line(0x83)
     231                            .dwattr $C$DW$40, DW_AT_decl_column(0x06)
     232                    
     233                    $C$DW$41        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_fillBuffer")
     234                            .dwattr $C$DW$41, DW_AT_TI_symbol_name("VLIB_fillBuffer")
     235                            .dwattr $C$DW$41, DW_AT_declaration
     236                            .dwattr $C$DW$41, DW_AT_external
     237                            .dwattr $C$DW$41, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\../common/VLI
     238                            .dwattr $C$DW$41, DW_AT_decl_line(0x7a)
     239                            .dwattr $C$DW$41, DW_AT_decl_column(0x06)
     240                    $C$DW$42        .dwtag  DW_TAG_formal_parameter
     241                            .dwattr $C$DW$42, DW_AT_type(*$C$DW$T$19)
     242                    $C$DW$43        .dwtag  DW_TAG_formal_parameter
     243                            .dwattr $C$DW$43, DW_AT_type(*$C$DW$T$19)
     244                    $C$DW$44        .dwtag  DW_TAG_formal_parameter
     245                            .dwattr $C$DW$44, DW_AT_type(*$C$DW$T$3)
     246                    $C$DW$45        .dwtag  DW_TAG_formal_parameter
     247                            .dwattr $C$DW$45, DW_AT_type(*$C$DW$T$3)
     248                    $C$DW$46        .dwtag  DW_TAG_formal_parameter
     249                            .dwattr $C$DW$46, DW_AT_type(*$C$DW$T$75)
     250                    $C$DW$47        .dwtag  DW_TAG_formal_parameter
     251                            .dwattr $C$DW$47, DW_AT_type(*$C$DW$T$75)
     252                    $C$DW$48        .dwtag  DW_TAG_formal_parameter
     253                            .dwattr $C$DW$48, DW_AT_type(*$C$DW$T$75)
     254                    $C$DW$49        .dwtag  DW_TAG_formal_parameter
     255                            .dwattr $C$DW$49, DW_AT_type(*$C$DW$T$19)
     256                    $C$DW$50        .dwtag  DW_TAG_formal_parameter
     257                            .dwattr $C$DW$50, DW_AT_type(*$C$DW$T$61)
     258                            .dwendtag $C$DW$41
     259                    
     260                    
     261                    $C$DW$51        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_malloc")
     262                            .dwattr $C$DW$51, DW_AT_TI_symbol_name("VLIB_malloc")
     263                            .dwattr $C$DW$51, DW_AT_type(*$C$DW$T$3)
     264                            .dwattr $C$DW$51, DW_AT_declaration
     265                            .dwattr $C$DW$51, DW_AT_external
     266                            .dwattr $C$DW$51, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\../common/VLI
     267                            .dwattr $C$DW$51, DW_AT_decl_line(0xb2)
     268                            .dwattr $C$DW$51, DW_AT_decl_column(0x07)
     269                    $C$DW$52        .dwtag  DW_TAG_formal_parameter
     270                            .dwattr $C$DW$52, DW_AT_type(*$C$DW$T$54)
     271                            .dwendtag $C$DW$51
     272                    
     273                    
     274                    $C$DW$53        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_free")
     275                            .dwattr $C$DW$53, DW_AT_TI_symbol_name("VLIB_free")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE    6

     276                            .dwattr $C$DW$53, DW_AT_declaration
     277                            .dwattr $C$DW$53, DW_AT_external
     278                            .dwattr $C$DW$53, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\../common/VLI
     279                            .dwattr $C$DW$53, DW_AT_decl_line(0xb7)
     280                            .dwattr $C$DW$53, DW_AT_decl_column(0x07)
     281                    $C$DW$54        .dwtag  DW_TAG_formal_parameter
     282                            .dwattr $C$DW$54, DW_AT_type(*$C$DW$T$3)
     283                            .dwendtag $C$DW$53
     284                    
     285                    
     286                    $C$DW$55        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_disparity_SAD_firstRow8_cn")
     287                            .dwattr $C$DW$55, DW_AT_TI_symbol_name("VLIB_disparity_SAD_firstRow8_cn")
     288                            .dwattr $C$DW$55, DW_AT_type(*$C$DW$T$24)
     289                            .dwattr $C$DW$55, DW_AT_declaration
     290                            .dwattr $C$DW$55, DW_AT_external
     291                            .dwattr $C$DW$55, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\../VLIB_dispa
     292                            .dwattr $C$DW$55, DW_AT_decl_line(0x21)
     293                            .dwattr $C$DW$55, DW_AT_decl_column(0x09)
     294                    $C$DW$56        .dwtag  DW_TAG_formal_parameter
     295                            .dwattr $C$DW$56, DW_AT_type(*$C$DW$T$96)
     296                    $C$DW$57        .dwtag  DW_TAG_formal_parameter
     297                            .dwattr $C$DW$57, DW_AT_type(*$C$DW$T$96)
     298                    $C$DW$58        .dwtag  DW_TAG_formal_parameter
     299                            .dwattr $C$DW$58, DW_AT_type(*$C$DW$T$103)
     300                    $C$DW$59        .dwtag  DW_TAG_formal_parameter
     301                            .dwattr $C$DW$59, DW_AT_type(*$C$DW$T$103)
     302                    $C$DW$60        .dwtag  DW_TAG_formal_parameter
     303                            .dwattr $C$DW$60, DW_AT_type(*$C$DW$T$103)
     304                    $C$DW$61        .dwtag  DW_TAG_formal_parameter
     305                            .dwattr $C$DW$61, DW_AT_type(*$C$DW$T$92)
     306                    $C$DW$62        .dwtag  DW_TAG_formal_parameter
     307                            .dwattr $C$DW$62, DW_AT_type(*$C$DW$T$24)
     308                    $C$DW$63        .dwtag  DW_TAG_formal_parameter
     309                            .dwattr $C$DW$63, DW_AT_type(*$C$DW$T$23)
     310                    $C$DW$64        .dwtag  DW_TAG_formal_parameter
     311                            .dwattr $C$DW$64, DW_AT_type(*$C$DW$T$24)
     312                    $C$DW$65        .dwtag  DW_TAG_formal_parameter
     313                            .dwattr $C$DW$65, DW_AT_type(*$C$DW$T$24)
     314                            .dwendtag $C$DW$55
     315                    
     316                    
     317                    $C$DW$66        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_disparity_SAD8")
     318                            .dwattr $C$DW$66, DW_AT_TI_symbol_name("VLIB_disparity_SAD8")
     319                            .dwattr $C$DW$66, DW_AT_type(*$C$DW$T$24)
     320                            .dwattr $C$DW$66, DW_AT_declaration
     321                            .dwattr $C$DW$66, DW_AT_external
     322                            .dwattr $C$DW$66, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\c66/VLIB_disp
     323                            .dwattr $C$DW$66, DW_AT_decl_line(0x8b)
     324                            .dwattr $C$DW$66, DW_AT_decl_column(0x09)
     325                    $C$DW$67        .dwtag  DW_TAG_formal_parameter
     326                            .dwattr $C$DW$67, DW_AT_type(*$C$DW$T$96)
     327                    $C$DW$68        .dwtag  DW_TAG_formal_parameter
     328                            .dwattr $C$DW$68, DW_AT_type(*$C$DW$T$96)
     329                    $C$DW$69        .dwtag  DW_TAG_formal_parameter
     330                            .dwattr $C$DW$69, DW_AT_type(*$C$DW$T$103)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE    7

     331                    $C$DW$70        .dwtag  DW_TAG_formal_parameter
     332                            .dwattr $C$DW$70, DW_AT_type(*$C$DW$T$103)
     333                    $C$DW$71        .dwtag  DW_TAG_formal_parameter
     334                            .dwattr $C$DW$71, DW_AT_type(*$C$DW$T$92)
     335                    $C$DW$72        .dwtag  DW_TAG_formal_parameter
     336                            .dwattr $C$DW$72, DW_AT_type(*$C$DW$T$24)
     337                    $C$DW$73        .dwtag  DW_TAG_formal_parameter
     338                            .dwattr $C$DW$73, DW_AT_type(*$C$DW$T$23)
     339                    $C$DW$74        .dwtag  DW_TAG_formal_parameter
     340                            .dwattr $C$DW$74, DW_AT_type(*$C$DW$T$24)
     341                    $C$DW$75        .dwtag  DW_TAG_formal_parameter
     342                            .dwattr $C$DW$75, DW_AT_type(*$C$DW$T$24)
     343                            .dwendtag $C$DW$66
     344                    
     345                    
     346                    $C$DW$76        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_disparity_SAD8_cn")
     347                            .dwattr $C$DW$76, DW_AT_TI_symbol_name("VLIB_disparity_SAD8_cn")
     348                            .dwattr $C$DW$76, DW_AT_type(*$C$DW$T$24)
     349                            .dwattr $C$DW$76, DW_AT_declaration
     350                            .dwattr $C$DW$76, DW_AT_external
     351                            .dwattr $C$DW$76, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\VLIB_disparit
     352                            .dwattr $C$DW$76, DW_AT_decl_line(0x20)
     353                            .dwattr $C$DW$76, DW_AT_decl_column(0x09)
     354                    $C$DW$77        .dwtag  DW_TAG_formal_parameter
     355                            .dwattr $C$DW$77, DW_AT_type(*$C$DW$T$96)
     356                    $C$DW$78        .dwtag  DW_TAG_formal_parameter
     357                            .dwattr $C$DW$78, DW_AT_type(*$C$DW$T$96)
     358                    $C$DW$79        .dwtag  DW_TAG_formal_parameter
     359                            .dwattr $C$DW$79, DW_AT_type(*$C$DW$T$103)
     360                    $C$DW$80        .dwtag  DW_TAG_formal_parameter
     361                            .dwattr $C$DW$80, DW_AT_type(*$C$DW$T$103)
     362                    $C$DW$81        .dwtag  DW_TAG_formal_parameter
     363                            .dwattr $C$DW$81, DW_AT_type(*$C$DW$T$92)
     364                    $C$DW$82        .dwtag  DW_TAG_formal_parameter
     365                            .dwattr $C$DW$82, DW_AT_type(*$C$DW$T$24)
     366                    $C$DW$83        .dwtag  DW_TAG_formal_parameter
     367                            .dwattr $C$DW$83, DW_AT_type(*$C$DW$T$23)
     368                    $C$DW$84        .dwtag  DW_TAG_formal_parameter
     369                            .dwattr $C$DW$84, DW_AT_type(*$C$DW$T$24)
     370                    $C$DW$85        .dwtag  DW_TAG_formal_parameter
     371                            .dwattr $C$DW$85, DW_AT_type(*$C$DW$T$24)
     372                            .dwendtag $C$DW$76
     373                    
     374                    
     375                    $C$DW$86        .dwtag  DW_TAG_subprogram, DW_AT_name("disparity_SAD8_getTestParams")
     376                            .dwattr $C$DW$86, DW_AT_TI_symbol_name("disparity_SAD8_getTestParams")
     377                            .dwattr $C$DW$86, DW_AT_declaration
     378                            .dwattr $C$DW$86, DW_AT_external
     379                            .dwattr $C$DW$86, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\VLIB_disparit
     380                            .dwattr $C$DW$86, DW_AT_decl_line(0x2f)
     381                            .dwattr $C$DW$86, DW_AT_decl_column(0x06)
     382                    $C$DW$87        .dwtag  DW_TAG_formal_parameter
     383                            .dwattr $C$DW$87, DW_AT_type(*$C$DW$T$46)
     384                    $C$DW$88        .dwtag  DW_TAG_formal_parameter
     385                            .dwattr $C$DW$88, DW_AT_type(*$C$DW$T$78)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE    8

     386                            .dwendtag $C$DW$86
     387                    
     388                    $C$DW$89        .dwtag  DW_TAG_variable, DW_AT_name("test_cases")
     389                            .dwattr $C$DW$89, DW_AT_TI_symbol_name("test_cases")
     390                            .dwattr $C$DW$89, DW_AT_type(*$C$DW$T$24)
     391                            .dwattr $C$DW$89, DW_AT_declaration
     392                            .dwattr $C$DW$89, DW_AT_external
     393                            .dwattr $C$DW$89, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\../common/VLI
     394                            .dwattr $C$DW$89, DW_AT_decl_line(0x60)
     395                            .dwattr $C$DW$89, DW_AT_decl_column(0x13)
     396                    $C$DW$90        .dwtag  DW_TAG_variable, DW_AT_name("act_kernel")
     397                            .dwattr $C$DW$90, DW_AT_TI_symbol_name("act_kernel")
     398                            .dwattr $C$DW$90, DW_AT_type(*$C$DW$T$10)
     399                            .dwattr $C$DW$90, DW_AT_declaration
     400                            .dwattr $C$DW$90, DW_AT_external
     401                            .dwattr $C$DW$90, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\../common/VLI
     402                            .dwattr $C$DW$90, DW_AT_decl_line(0x62)
     403                            .dwattr $C$DW$90, DW_AT_decl_column(0x13)
     404                    $C$DW$91        .dwtag  DW_TAG_variable, DW_AT_name("desc")
     405                            .dwattr $C$DW$91, DW_AT_TI_symbol_name("desc")
     406                            .dwattr $C$DW$91, DW_AT_type(*$C$DW$T$162)
     407                            .dwattr $C$DW$91, DW_AT_declaration
     408                            .dwattr $C$DW$91, DW_AT_external
     409                            .dwattr $C$DW$91, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\../common/VLI
     410                            .dwattr $C$DW$91, DW_AT_decl_line(0x63)
     411                            .dwattr $C$DW$91, DW_AT_decl_column(0x13)
     412                    $C$DW$92        .dwtag  DW_TAG_variable, DW_AT_name("testPatternString")
     413                            .dwattr $C$DW$92, DW_AT_TI_symbol_name("testPatternString")
     414                            .dwattr $C$DW$92, DW_AT_type(*$C$DW$T$162)
     415                            .dwattr $C$DW$92, DW_AT_declaration
     416                            .dwattr $C$DW$92, DW_AT_external
     417                            .dwattr $C$DW$92, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\../common/VLI
     418                            .dwattr $C$DW$92, DW_AT_decl_line(0x64)
     419                            .dwattr $C$DW$92, DW_AT_decl_column(0x13)
     420                    $C$DW$93        .dwtag  DW_TAG_variable, DW_AT_name("est_test")
     421                            .dwattr $C$DW$93, DW_AT_TI_symbol_name("est_test")
     422                            .dwattr $C$DW$93, DW_AT_type(*$C$DW$T$10)
     423                            .dwattr $C$DW$93, DW_AT_declaration
     424                            .dwattr $C$DW$93, DW_AT_external
     425                            .dwattr $C$DW$93, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLI
     426                            .dwattr $C$DW$93, DW_AT_decl_line(0x75)
     427                            .dwattr $C$DW$93, DW_AT_decl_column(0x14)
     428                    $C$DW$94        .dwtag  DW_TAG_variable, DW_AT_name("beg_count")
     429                            .dwattr $C$DW$94, DW_AT_TI_symbol_name("beg_count")
     430                            .dwattr $C$DW$94, DW_AT_type(*$C$DW$T$152)
     431                            .dwattr $C$DW$94, DW_AT_declaration
     432                            .dwattr $C$DW$94, DW_AT_external
     433                            .dwattr $C$DW$94, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLI
     434                            .dwattr $C$DW$94, DW_AT_decl_line(0x76)
     435                            .dwattr $C$DW$94, DW_AT_decl_column(0x14)
     436                    $C$DW$95        .dwtag  DW_TAG_variable, DW_AT_name("end_count")
     437                            .dwattr $C$DW$95, DW_AT_TI_symbol_name("end_count")
     438                            .dwattr $C$DW$95, DW_AT_type(*$C$DW$T$152)
     439                            .dwattr $C$DW$95, DW_AT_declaration
     440                            .dwattr $C$DW$95, DW_AT_external
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE    9

     441                            .dwattr $C$DW$95, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLI
     442                            .dwattr $C$DW$95, DW_AT_decl_line(0x77)
     443                            .dwattr $C$DW$95, DW_AT_decl_column(0x14)
     444                    $C$DW$96        .dwtag  DW_TAG_variable, DW_AT_name("overhead")
     445                            .dwattr $C$DW$96, DW_AT_TI_symbol_name("overhead")
     446                            .dwattr $C$DW$96, DW_AT_type(*$C$DW$T$152)
     447                            .dwattr $C$DW$96, DW_AT_declaration
     448                            .dwattr $C$DW$96, DW_AT_external
     449                            .dwattr $C$DW$96, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLI
     450                            .dwattr $C$DW$96, DW_AT_decl_line(0x78)
     451                            .dwattr $C$DW$96, DW_AT_decl_column(0x14)
     452                    $C$DW$97        .dwtag  DW_TAG_variable, DW_AT_name("cycles")
     453                            .dwattr $C$DW$97, DW_AT_TI_symbol_name("cycles")
     454                            .dwattr $C$DW$97, DW_AT_type(*$C$DW$T$153)
     455                            .dwattr $C$DW$97, DW_AT_declaration
     456                            .dwattr $C$DW$97, DW_AT_external
     457                            .dwattr $C$DW$97, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLI
     458                            .dwattr $C$DW$97, DW_AT_decl_line(0x79)
     459                            .dwattr $C$DW$97, DW_AT_decl_column(0x14)
     460                    ;       C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\bin\opt6x.exe C:\\Users\\gtbldadm\\AppData\
     461 00000000                   .sect   ".text"
     462                            .clink
     463                            .global VLIB_disparity_SAD8_d
     464                    
     465                    $C$DW$98        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_disparity_SAD8_d")
     466                            .dwattr $C$DW$98, DW_AT_low_pc(VLIB_disparity_SAD8_d)
     467                            .dwattr $C$DW$98, DW_AT_high_pc(0x00)
     468                            .dwattr $C$DW$98, DW_AT_TI_symbol_name("VLIB_disparity_SAD8_d")
     469                            .dwattr $C$DW$98, DW_AT_external
     470                            .dwattr $C$DW$98, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disp
     471                            .dwattr $C$DW$98, DW_AT_TI_begin_line(0x28)
     472                            .dwattr $C$DW$98, DW_AT_TI_begin_column(0x06)
     473                            .dwattr $C$DW$98, DW_AT_decl_file("./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparit
     474                            .dwattr $C$DW$98, DW_AT_decl_line(0x28)
     475                            .dwattr $C$DW$98, DW_AT_decl_column(0x06)
     476                            .dwattr $C$DW$98, DW_AT_TI_max_frame_size(0xa0)
     477                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 41,c
     478                    
     479                            .dwfde $C$DW$CIE, VLIB_disparity_SAD8_d
     480                    $C$DW$99        .dwtag  DW_TAG_formal_parameter, DW_AT_name("LevelOfFeedback")
     481                            .dwattr $C$DW$99, DW_AT_TI_symbol_name("LevelOfFeedback")
     482                            .dwattr $C$DW$99, DW_AT_type(*$C$DW$T$19)
     483                            .dwattr $C$DW$99, DW_AT_location[DW_OP_reg4]
     484                    ;----------------------------------------------------------------------
     485                    ;  40 | void VLIB_disparity_SAD8_d (uint8_t LevelOfFeedback)                   
     486                    ;----------------------------------------------------------------------
     487                    
     488                    ;******************************************************************************
     489                    ;* FUNCTION NAME: VLIB_disparity_SAD8_d                                       *
     490                    ;*                                                                            *
     491                    ;*   Regs Modified     : A0,A1,A2,A3,A4,A5,A6,A7,A8,A9,A10,A11,A12,A13,A14,   *
     492                    ;*                           A15,B0,B1,B2,B3,B4,B5,B6,B7,B8,B9,B10,B11,B12,   *
     493                    ;*                           B13,SP,A16,A17,A18,A19,A20,A21,A22,A23,A24,A25,  *
     494                    ;*                           A26,A27,A28,A29,A30,A31,B16,B17,B18,B19,B20,B21, *
     495                    ;*                           B22,B23,B24,B25,B26,B27,B28,B29,B30,B31          *
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   10

     496                    ;*   Regs Used         : A0,A1,A2,A3,A4,A5,A6,A7,A8,A9,A10,A11,A12,A13,A14,   *
     497                    ;*                           A15,B0,B1,B2,B3,B4,B5,B6,B7,B8,B9,B10,B11,B12,   *
     498                    ;*                           B13,DP,SP,A16,A17,A18,A19,A20,A21,A22,A23,A24,   *
     499                    ;*                           A25,A26,A27,A28,A29,A30,A31,B16,B17,B18,B19,B20, *
     500                    ;*                           B21,B22,B23,B24,B25,B26,B27,B28,B29,B30,B31      *
     501                    ;*   Local Frame Size  : 24 Args + 76 Auto + 56 Save = 156 byte               *
     502                    ;******************************************************************************
     503                    
     504                    ;******************************************************************************
     505                    ;*                                                                            *
     506                    ;* Using -g (debug) with optimization (-o3) may disable key optimizations!    *
     507                    ;*                                                                            *
     508                    ;******************************************************************************
     509 00000000           VLIB_disparity_SAD8_d:
     510                    ;** --------------------------------------------------------------------------*
     511                    ;          EXCLUSIVE CPU CYCLES: 15
     512                    ;** 47  -----------------------    disparity_SAD8_getTestParams(&prm, &test_cases);
     513                    ;** 50  -----------------------    VLIB_profile_init(3, "VLIB_disparity_SAD8");
     514                    ;** 53  -----------------------    if ( test_cases <= 0 ) goto g49;
     515                            .dwcfi  cfa_offset, 0
     516                    ;----------------------------------------------------------------------
     517                    ;  42 | int32_t    tpi;  /* test parameter index */                            
     518                    ;  45 | disparity_SAD8_testParams_t   *prm;                                    
     519                    ;----------------------------------------------------------------------
     520 00000000     25f7             STW     .D2T1   A11,*SP--(8)      ; |41| 
     521                            .dwcfi  cfa_offset, 8
     522                            .dwcfi  save_reg_to_mem, 11, 0
     523 00000002     2577             STW     .D2T1   A10,*SP--(8)      ; |41| 
     524                            .dwcfi  cfa_offset, 16
     525                            .dwcfi  save_reg_to_mem, 10, -8
     526 00000004     9677             STDW    .D2T2   B13:B12,*SP--     ; |41| 
     527                            .dwcfi  cfa_offset, 24
     528                            .dwcfi  save_reg_to_mem, 29, -12
     529                            .dwcfi  save_reg_to_mem, 28, -16
     530 00000006     9577             STDW    .D2T2   B11:B10,*SP--     ; |41| 
     531                            .dwcfi  cfa_offset, 32
     532                            .dwcfi  save_reg_to_mem, 27, -20
     533                            .dwcfi  save_reg_to_mem, 26, -24
     534 00000008     8777             STDW    .D2T1   A15:A14,*SP--     ; |41| 
     535                            .dwcfi  cfa_offset, 40
     536                            .dwcfi  save_reg_to_mem, 15, -28
     537                            .dwcfi  save_reg_to_mem, 14, -32
     538 0000000a     8677             STDW    .D2T1   A13:A12,*SP--     ; |41| 
     539                            .dwcfi  cfa_offset, 48
     540                            .dwcfi  save_reg_to_mem, 13, -36
     541                            .dwcfi  save_reg_to_mem, 12, -40
     542 0000000c 01bf94f6             STW     .D2T2   B3,*SP--(112)     ; |41| 
     543                            .dwcfi  cfa_offset, 160
     544                            .dwcfi  save_reg_to_mem, 19, 0
     545                    $C$DW$100       .dwtag  DW_TAG_variable, DW_AT_name("$O$C15")
     546                            .dwattr $C$DW$100, DW_AT_TI_symbol_name("$O$C15")
     547                            .dwattr $C$DW$100, DW_AT_type(*$C$DW$T$11)
     548                            .dwattr $C$DW$100, DW_AT_location[DW_OP_reg4]
     549                    $C$DW$101       .dwtag  DW_TAG_variable, DW_AT_name("$O$C16")
     550                            .dwattr $C$DW$101, DW_AT_TI_symbol_name("$O$C16")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   11

     551                            .dwattr $C$DW$101, DW_AT_type(*$C$DW$T$11)
     552                            .dwattr $C$DW$101, DW_AT_location[DW_OP_reg4]
     553                    $C$DW$102       .dwtag  DW_TAG_variable, DW_AT_name("$O$C17")
     554                            .dwattr $C$DW$102, DW_AT_TI_symbol_name("$O$C17")
     555                            .dwattr $C$DW$102, DW_AT_type(*$C$DW$T$10)
     556                            .dwattr $C$DW$102, DW_AT_location[DW_OP_reg8]
     557                    $C$DW$103       .dwtag  DW_TAG_variable, DW_AT_name("$O$C18")
     558                            .dwattr $C$DW$103, DW_AT_TI_symbol_name("$O$C18")
     559                            .dwattr $C$DW$103, DW_AT_type(*$C$DW$T$42)
     560                            .dwattr $C$DW$103, DW_AT_location[DW_OP_reg4]
     561                    $C$DW$104       .dwtag  DW_TAG_variable, DW_AT_name("$O$C19")
     562                            .dwattr $C$DW$104, DW_AT_TI_symbol_name("$O$C19")
     563                            .dwattr $C$DW$104, DW_AT_type(*$C$DW$T$10)
     564                            .dwattr $C$DW$104, DW_AT_location[DW_OP_reg3]
     565                    $C$DW$105       .dwtag  DW_TAG_variable, DW_AT_name("$O$C20")
     566                            .dwattr $C$DW$105, DW_AT_TI_symbol_name("$O$C20")
     567                            .dwattr $C$DW$105, DW_AT_type(*$C$DW$T$42)
     568                            .dwattr $C$DW$105, DW_AT_location[DW_OP_reg3]
     569                    $C$DW$106       .dwtag  DW_TAG_variable, DW_AT_name("$O$C21")
     570                            .dwattr $C$DW$106, DW_AT_TI_symbol_name("$O$C21")
     571                            .dwattr $C$DW$106, DW_AT_type(*$C$DW$T$9)
     572                            .dwattr $C$DW$106, DW_AT_location[DW_OP_reg8]
     573                    $C$DW$107       .dwtag  DW_TAG_variable, DW_AT_name("$O$C22")
     574                            .dwattr $C$DW$107, DW_AT_TI_symbol_name("$O$C22")
     575                            .dwattr $C$DW$107, DW_AT_type(*$C$DW$T$9)
     576                            .dwattr $C$DW$107, DW_AT_location[DW_OP_reg8]
     577                    $C$DW$108       .dwtag  DW_TAG_variable, DW_AT_name("$O$C23")
     578                            .dwattr $C$DW$108, DW_AT_TI_symbol_name("$O$C23")
     579                            .dwattr $C$DW$108, DW_AT_type(*$C$DW$T$10)
     580                            .dwattr $C$DW$108, DW_AT_location[DW_OP_reg10]
     581                    $C$DW$109       .dwtag  DW_TAG_variable, DW_AT_name("$O$C24")
     582                            .dwattr $C$DW$109, DW_AT_TI_symbol_name("$O$C24")
     583                            .dwattr $C$DW$109, DW_AT_type(*$C$DW$T$11)
     584                            .dwattr $C$DW$109, DW_AT_location[DW_OP_reg13]
     585                    $C$DW$110       .dwtag  DW_TAG_variable, DW_AT_name("$O$C25")
     586                            .dwattr $C$DW$110, DW_AT_TI_symbol_name("$O$C25")
     587                            .dwattr $C$DW$110, DW_AT_type(*$C$DW$T$11)
     588                            .dwattr $C$DW$110, DW_AT_location[DW_OP_reg14]
     589                    $C$DW$111       .dwtag  DW_TAG_variable, DW_AT_name("$O$C26")
     590                            .dwattr $C$DW$111, DW_AT_TI_symbol_name("$O$C26")
     591                            .dwattr $C$DW$111, DW_AT_type(*$C$DW$T$10)
     592                            .dwattr $C$DW$111, DW_AT_location[DW_OP_reg12]
     593                    $C$DW$112       .dwtag  DW_TAG_variable, DW_AT_name("$O$U12")
     594                            .dwattr $C$DW$112, DW_AT_TI_symbol_name("$O$U12")
     595                            .dwattr $C$DW$112, DW_AT_type(*$C$DW$T$42)
     596                            .dwattr $C$DW$112, DW_AT_location[DW_OP_reg11]
     597                    $C$DW$113       .dwtag  DW_TAG_variable, DW_AT_name("$O$K47")
     598                            .dwattr $C$DW$113, DW_AT_TI_symbol_name("$O$K47")
     599                            .dwattr $C$DW$113, DW_AT_type(*$C$DW$T$11)
     600                            .dwattr $C$DW$113, DW_AT_location[DW_OP_reg20]
     601                    $C$DW$114       .dwtag  DW_TAG_variable, DW_AT_name("$O$K60")
     602                            .dwattr $C$DW$114, DW_AT_TI_symbol_name("$O$K60")
     603                            .dwattr $C$DW$114, DW_AT_type(*$C$DW$T$11)
     604                            .dwattr $C$DW$114, DW_AT_location[DW_OP_reg3]
     605                    $C$DW$115       .dwtag  DW_TAG_variable, DW_AT_name("$O$K92")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   12

     606                            .dwattr $C$DW$115, DW_AT_TI_symbol_name("$O$K92")
     607                            .dwattr $C$DW$115, DW_AT_type(*$C$DW$T$82)
     608                            .dwattr $C$DW$115, DW_AT_location[DW_OP_reg29]
     609                    $C$DW$116       .dwtag  DW_TAG_variable, DW_AT_name("$O$U11")
     610                            .dwattr $C$DW$116, DW_AT_TI_symbol_name("$O$U11")
     611                            .dwattr $C$DW$116, DW_AT_type(*$C$DW$T$10)
     612                            .dwattr $C$DW$116, DW_AT_location[DW_OP_breg31 32]
     613                    $C$DW$117       .dwtag  DW_TAG_variable, DW_AT_name("$O$U163")
     614                            .dwattr $C$DW$117, DW_AT_TI_symbol_name("$O$U163")
     615                            .dwattr $C$DW$117, DW_AT_type(*$C$DW$T$82)
     616                            .dwattr $C$DW$117, DW_AT_location[DW_OP_breg31 36]
     617                    $C$DW$118       .dwtag  DW_TAG_variable, DW_AT_name("$O$U193")
     618                            .dwattr $C$DW$118, DW_AT_TI_symbol_name("$O$U193")
     619                            .dwattr $C$DW$118, DW_AT_type(*$C$DW$T$82)
     620                            .dwattr $C$DW$118, DW_AT_location[DW_OP_breg31 36]
     621                    $C$DW$119       .dwtag  DW_TAG_variable, DW_AT_name("$O$U207")
     622                            .dwattr $C$DW$119, DW_AT_TI_symbol_name("$O$U207")
     623                            .dwattr $C$DW$119, DW_AT_type(*$C$DW$T$82)
     624                            .dwattr $C$DW$119, DW_AT_location[DW_OP_reg21]
     625                    $C$DW$120       .dwtag  DW_TAG_variable, DW_AT_name("$O$U228")
     626                            .dwattr $C$DW$120, DW_AT_TI_symbol_name("$O$U228")
     627                            .dwattr $C$DW$120, DW_AT_type(*$C$DW$T$82)
     628                            .dwattr $C$DW$120, DW_AT_location[DW_OP_reg21]
     629                    $C$DW$121       .dwtag  DW_TAG_variable, DW_AT_name("$O$K242")
     630                            .dwattr $C$DW$121, DW_AT_TI_symbol_name("$O$K242")
     631                            .dwattr $C$DW$121, DW_AT_type(*$C$DW$T$82)
     632                            .dwattr $C$DW$121, DW_AT_location[DW_OP_reg8]
     633                    $C$DW$122       .dwtag  DW_TAG_variable, DW_AT_name("$O$U221")
     634                            .dwattr $C$DW$122, DW_AT_TI_symbol_name("$O$U221")
     635                            .dwattr $C$DW$122, DW_AT_type(*$C$DW$T$82)
     636                            .dwattr $C$DW$122, DW_AT_location[DW_OP_reg17]
     637                    $C$DW$123       .dwtag  DW_TAG_variable, DW_AT_name("$O$L2")
     638                            .dwattr $C$DW$123, DW_AT_TI_symbol_name("$O$L2")
     639                            .dwattr $C$DW$123, DW_AT_type(*$C$DW$T$10)
     640                            .dwattr $C$DW$123, DW_AT_location[DW_OP_breg31 40]
     641                    $C$DW$124       .dwtag  DW_TAG_variable, DW_AT_name("$O$L5")
     642                            .dwattr $C$DW$124, DW_AT_TI_symbol_name("$O$L5")
     643                            .dwattr $C$DW$124, DW_AT_type(*$C$DW$T$10)
     644                            .dwattr $C$DW$124, DW_AT_location[DW_OP_breg31 40]
     645                    $C$DW$125       .dwtag  DW_TAG_variable, DW_AT_name("$O$L7")
     646                            .dwattr $C$DW$125, DW_AT_TI_symbol_name("$O$L7")
     647                            .dwattr $C$DW$125, DW_AT_type(*$C$DW$T$10)
     648                            .dwattr $C$DW$125, DW_AT_location[DW_OP_reg16]
     649                    $C$DW$126       .dwtag  DW_TAG_variable, DW_AT_name("$O$L8")
     650                            .dwattr $C$DW$126, DW_AT_TI_symbol_name("$O$L8")
     651                            .dwattr $C$DW$126, DW_AT_type(*$C$DW$T$10)
     652                            .dwattr $C$DW$126, DW_AT_location[DW_OP_reg27]
     653                    $C$DW$127       .dwtag  DW_TAG_variable, DW_AT_name("$O$L9")
     654                            .dwattr $C$DW$127, DW_AT_TI_symbol_name("$O$L9")
     655                            .dwattr $C$DW$127, DW_AT_type(*$C$DW$T$10)
     656                            .dwattr $C$DW$127, DW_AT_location[DW_OP_reg16]
     657                    $C$DW$128       .dwtag  DW_TAG_variable, DW_AT_name("$O$L10")
     658                            .dwattr $C$DW$128, DW_AT_TI_symbol_name("$O$L10")
     659                            .dwattr $C$DW$128, DW_AT_type(*$C$DW$T$10)
     660                            .dwattr $C$DW$128, DW_AT_location[DW_OP_reg27]
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   13

     661                    $C$DW$129       .dwtag  DW_TAG_variable, DW_AT_name("tpi")
     662                            .dwattr $C$DW$129, DW_AT_TI_symbol_name("tpi")
     663                            .dwattr $C$DW$129, DW_AT_type(*$C$DW$T$24)
     664                            .dwattr $C$DW$129, DW_AT_location[DW_OP_breg31 44]
     665                    $C$DW$130       .dwtag  DW_TAG_variable, DW_AT_name("prm")
     666                            .dwattr $C$DW$130, DW_AT_TI_symbol_name("prm")
     667                            .dwattr $C$DW$130, DW_AT_type(*$C$DW$T$45)
     668                            .dwattr $C$DW$130, DW_AT_location[DW_OP_breg31 28]
     669                    $C$DW$131       .dwtag  DW_TAG_variable, DW_AT_name("status_nat_vs_int")
     670                            .dwattr $C$DW$131, DW_AT_TI_symbol_name("status_nat_vs_int")
     671                            .dwattr $C$DW$131, DW_AT_type(*$C$DW$T$24)
     672                            .dwattr $C$DW$131, DW_AT_location[DW_OP_reg26]
     673                    $C$DW$132       .dwtag  DW_TAG_variable, DW_AT_name("status_nat_vs_ref")
     674                            .dwattr $C$DW$132, DW_AT_TI_symbol_name("status_nat_vs_ref")
     675                            .dwattr $C$DW$132, DW_AT_type(*$C$DW$T$24)
     676                            .dwattr $C$DW$132, DW_AT_location[DW_OP_reg28]
     677                    $C$DW$133       .dwtag  DW_TAG_variable, DW_AT_name("inSize")
     678                            .dwattr $C$DW$133, DW_AT_TI_symbol_name("inSize")
     679                            .dwattr $C$DW$133, DW_AT_type(*$C$DW$T$23)
     680                            .dwattr $C$DW$133, DW_AT_location[DW_OP_reg15]
     681                    $C$DW$134       .dwtag  DW_TAG_variable, DW_AT_name("wsDiv2")
     682                            .dwattr $C$DW$134, DW_AT_TI_symbol_name("wsDiv2")
     683                            .dwattr $C$DW$134, DW_AT_type(*$C$DW$T$23)
     684                            .dwattr $C$DW$134, DW_AT_location[DW_OP_breg31 48]
     685                    $C$DW$135       .dwtag  DW_TAG_variable, DW_AT_name("numDisp")
     686                            .dwattr $C$DW$135, DW_AT_TI_symbol_name("numDisp")
     687                            .dwattr $C$DW$135, DW_AT_type(*$C$DW$T$23)
     688                            .dwattr $C$DW$135, DW_AT_location[DW_OP_breg31 52]
     689                    $C$DW$136       .dwtag  DW_TAG_variable, DW_AT_name("maxDispIdx")
     690                            .dwattr $C$DW$136, DW_AT_TI_symbol_name("maxDispIdx")
     691                            .dwattr $C$DW$136, DW_AT_type(*$C$DW$T$23)
     692                            .dwattr $C$DW$136, DW_AT_location[DW_OP_breg31 56]
     693                    $C$DW$137       .dwtag  DW_TAG_variable, DW_AT_name("maxWidth")
     694                            .dwattr $C$DW$137, DW_AT_TI_symbol_name("maxWidth")
     695                            .dwattr $C$DW$137, DW_AT_type(*$C$DW$T$24)
     696                            .dwattr $C$DW$137, DW_AT_location[DW_OP_reg27]
     697                    $C$DW$138       .dwtag  DW_TAG_variable, DW_AT_name("outHeight")
     698                            .dwattr $C$DW$138, DW_AT_TI_symbol_name("outHeight")
     699                            .dwattr $C$DW$138, DW_AT_type(*$C$DW$T$23)
     700                            .dwattr $C$DW$138, DW_AT_location[DW_OP_breg31 60]
     701                    $C$DW$139       .dwtag  DW_TAG_variable, DW_AT_name("padWidth")
     702                            .dwattr $C$DW$139, DW_AT_TI_symbol_name("padWidth")
     703                            .dwattr $C$DW$139, DW_AT_type(*$C$DW$T$23)
     704                            .dwattr $C$DW$139, DW_AT_location[DW_OP_breg31 64]
     705                    $C$DW$140       .dwtag  DW_TAG_variable, DW_AT_name("costBuffSize")
     706                            .dwattr $C$DW$140, DW_AT_TI_symbol_name("costBuffSize")
     707                            .dwattr $C$DW$140, DW_AT_type(*$C$DW$T$23)
     708                            .dwattr $C$DW$140, DW_AT_location[DW_OP_reg3]
     709                    $C$DW$141       .dwtag  DW_TAG_variable, DW_AT_name("scratchSize")
     710                            .dwattr $C$DW$141, DW_AT_TI_symbol_name("scratchSize")
     711                            .dwattr $C$DW$141, DW_AT_type(*$C$DW$T$23)
     712                            .dwattr $C$DW$141, DW_AT_location[DW_OP_reg3]
     713                    $C$DW$142       .dwtag  DW_TAG_variable, DW_AT_name("outSize")
     714                            .dwattr $C$DW$142, DW_AT_TI_symbol_name("outSize")
     715                            .dwattr $C$DW$142, DW_AT_type(*$C$DW$T$23)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   14

     716                            .dwattr $C$DW$142, DW_AT_location[DW_OP_breg31 68]
     717                    $C$DW$143       .dwtag  DW_TAG_variable, DW_AT_name("pLeft")
     718                            .dwattr $C$DW$143, DW_AT_TI_symbol_name("pLeft")
     719                            .dwattr $C$DW$143, DW_AT_type(*$C$DW$T$20)
     720                            .dwattr $C$DW$143, DW_AT_location[DW_OP_breg31 72]
     721                    $C$DW$144       .dwtag  DW_TAG_variable, DW_AT_name("pRight")
     722                            .dwattr $C$DW$144, DW_AT_TI_symbol_name("pRight")
     723                            .dwattr $C$DW$144, DW_AT_type(*$C$DW$T$20)
     724                            .dwattr $C$DW$144, DW_AT_location[DW_OP_breg31 76]
     725                    $C$DW$145       .dwtag  DW_TAG_variable, DW_AT_name("pCost")
     726                            .dwattr $C$DW$145, DW_AT_TI_symbol_name("pCost")
     727                            .dwattr $C$DW$145, DW_AT_type(*$C$DW$T$102)
     728                            .dwattr $C$DW$145, DW_AT_location[DW_OP_breg31 80]
     729                    $C$DW$146       .dwtag  DW_TAG_variable, DW_AT_name("pMinCost")
     730                            .dwattr $C$DW$146, DW_AT_TI_symbol_name("pMinCost")
     731                            .dwattr $C$DW$146, DW_AT_type(*$C$DW$T$102)
     732                            .dwattr $C$DW$146, DW_AT_location[DW_OP_breg31 84]
     733                    $C$DW$147       .dwtag  DW_TAG_variable, DW_AT_name("pScratch")
     734                            .dwattr $C$DW$147, DW_AT_TI_symbol_name("pScratch")
     735                            .dwattr $C$DW$147, DW_AT_type(*$C$DW$T$102)
     736                            .dwattr $C$DW$147, DW_AT_location[DW_OP_breg31 88]
     737                    $C$DW$148       .dwtag  DW_TAG_variable, DW_AT_name("pDisparity")
     738                            .dwattr $C$DW$148, DW_AT_TI_symbol_name("pDisparity")
     739                            .dwattr $C$DW$148, DW_AT_type(*$C$DW$T$22)
     740                            .dwattr $C$DW$148, DW_AT_location[DW_OP_breg31 92]
     741                    $C$DW$149       .dwtag  DW_TAG_variable, DW_AT_name("pDisparity_cn")
     742                            .dwattr $C$DW$149, DW_AT_TI_symbol_name("pDisparity_cn")
     743                            .dwattr $C$DW$149, DW_AT_type(*$C$DW$T$22)
     744                            .dwattr $C$DW$149, DW_AT_location[DW_OP_breg31 96]
     745                    $C$DW$150       .dwtag  DW_TAG_variable, DW_AT_name("$O$K105")
     746                            .dwattr $C$DW$150, DW_AT_TI_symbol_name("$O$K105")
     747                            .dwattr $C$DW$150, DW_AT_type(*$C$DW$T$10)
     748                            .dwattr $C$DW$150, DW_AT_location[DW_OP_reg4]
     749                    $C$DW$151       .dwtag  DW_TAG_variable, DW_AT_name("$O$K105")
     750                            .dwattr $C$DW$151, DW_AT_TI_symbol_name("$O$K105")
     751                            .dwattr $C$DW$151, DW_AT_type(*$C$DW$T$10)
     752                            .dwattr $C$DW$151, DW_AT_location[DW_OP_reg4]
     753                    $C$DW$152       .dwtag  DW_TAG_variable, DW_AT_name("$O$K105")
     754                            .dwattr $C$DW$152, DW_AT_TI_symbol_name("$O$K105")
     755                            .dwattr $C$DW$152, DW_AT_type(*$C$DW$T$10)
     756                            .dwattr $C$DW$152, DW_AT_location[DW_OP_reg4]
     757                    $C$DW$153       .dwtag  DW_TAG_variable, DW_AT_name("$O$K105")
     758                            .dwattr $C$DW$153, DW_AT_TI_symbol_name("$O$K105")
     759                            .dwattr $C$DW$153, DW_AT_type(*$C$DW$T$10)
     760                            .dwattr $C$DW$153, DW_AT_location[DW_OP_reg4]
     761                    $C$DW$154       .dwtag  DW_TAG_variable, DW_AT_name("$O$U107")
     762                            .dwattr $C$DW$154, DW_AT_TI_symbol_name("$O$U107")
     763                            .dwattr $C$DW$154, DW_AT_type(*$C$DW$T$100)
     764                            .dwattr $C$DW$154, DW_AT_location[DW_OP_reg3]
     765                    $C$DW$155       .dwtag  DW_TAG_variable, DW_AT_name("$O$U107")
     766                            .dwattr $C$DW$155, DW_AT_TI_symbol_name("$O$U107")
     767                            .dwattr $C$DW$155, DW_AT_type(*$C$DW$T$100)
     768                            .dwattr $C$DW$155, DW_AT_location[DW_OP_reg3]
     769                    $C$DW$156       .dwtag  DW_TAG_variable, DW_AT_name("$O$U107")
     770                            .dwattr $C$DW$156, DW_AT_TI_symbol_name("$O$U107")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   15

     771                            .dwattr $C$DW$156, DW_AT_type(*$C$DW$T$100)
     772                            .dwattr $C$DW$156, DW_AT_location[DW_OP_reg3]
     773                    $C$DW$157       .dwtag  DW_TAG_variable, DW_AT_name("$O$U107")
     774                            .dwattr $C$DW$157, DW_AT_TI_symbol_name("$O$U107")
     775                            .dwattr $C$DW$157, DW_AT_type(*$C$DW$T$100)
     776                            .dwattr $C$DW$157, DW_AT_location[DW_OP_reg3]
     777                    $C$DW$158       .dwtag  DW_TAG_variable, DW_AT_name("$O$U127")
     778                            .dwattr $C$DW$158, DW_AT_TI_symbol_name("$O$U127")
     779                            .dwattr $C$DW$158, DW_AT_type(*$C$DW$T$11)
     780                            .dwattr $C$DW$158, DW_AT_location[DW_OP_reg26]
     781                    $C$DW$159       .dwtag  DW_TAG_variable, DW_AT_name("$O$U127")
     782                            .dwattr $C$DW$159, DW_AT_TI_symbol_name("$O$U127")
     783                            .dwattr $C$DW$159, DW_AT_type(*$C$DW$T$11)
     784                            .dwattr $C$DW$159, DW_AT_location[DW_OP_reg10]
     785                    $C$DW$160       .dwtag  DW_TAG_variable, DW_AT_name("$O$U127")
     786                            .dwattr $C$DW$160, DW_AT_TI_symbol_name("$O$U127")
     787                            .dwattr $C$DW$160, DW_AT_type(*$C$DW$T$11)
     788                            .dwattr $C$DW$160, DW_AT_location[DW_OP_reg26]
     789                    $C$DW$161       .dwtag  DW_TAG_variable, DW_AT_name("$O$U127")
     790                            .dwattr $C$DW$161, DW_AT_TI_symbol_name("$O$U127")
     791                            .dwattr $C$DW$161, DW_AT_type(*$C$DW$T$11)
     792                            .dwattr $C$DW$161, DW_AT_location[DW_OP_reg10]
     793                    $C$DW$162       .dwtag  DW_TAG_variable, DW_AT_name("$O$U137")
     794                            .dwattr $C$DW$162, DW_AT_TI_symbol_name("$O$U137")
     795                            .dwattr $C$DW$162, DW_AT_type(*$C$DW$T$26)
     796                            .dwattr $C$DW$162, DW_AT_location[DW_OP_reg14]
     797                    $C$DW$163       .dwtag  DW_TAG_variable, DW_AT_name("$O$U137")
     798                            .dwattr $C$DW$163, DW_AT_TI_symbol_name("$O$U137")
     799                            .dwattr $C$DW$163, DW_AT_type(*$C$DW$T$26)
     800                            .dwattr $C$DW$163, DW_AT_location[DW_OP_reg28]
     801                    $C$DW$164       .dwtag  DW_TAG_variable, DW_AT_name("$O$U137")
     802                            .dwattr $C$DW$164, DW_AT_TI_symbol_name("$O$U137")
     803                            .dwattr $C$DW$164, DW_AT_type(*$C$DW$T$26)
     804                            .dwattr $C$DW$164, DW_AT_location[DW_OP_reg14]
     805                    $C$DW$165       .dwtag  DW_TAG_variable, DW_AT_name("$O$U137")
     806                            .dwattr $C$DW$165, DW_AT_TI_symbol_name("$O$U137")
     807                            .dwattr $C$DW$165, DW_AT_type(*$C$DW$T$26)
     808                            .dwattr $C$DW$165, DW_AT_location[DW_OP_reg28]
     809                    $C$DW$166       .dwtag  DW_TAG_variable, DW_AT_name("$O$U148")
     810                            .dwattr $C$DW$166, DW_AT_TI_symbol_name("$O$U148")
     811                            .dwattr $C$DW$166, DW_AT_type(*$C$DW$T$11)
     812                            .dwattr $C$DW$166, DW_AT_location[DW_OP_breg31 100]
     813                    $C$DW$167       .dwtag  DW_TAG_variable, DW_AT_name("$O$U148")
     814                            .dwattr $C$DW$167, DW_AT_TI_symbol_name("$O$U148")
     815                            .dwattr $C$DW$167, DW_AT_type(*$C$DW$T$11)
     816                            .dwattr $C$DW$167, DW_AT_location[DW_OP_breg31 68]
     817                    $C$DW$168       .dwtag  DW_TAG_variable, DW_AT_name("$O$U122")
     818                            .dwattr $C$DW$168, DW_AT_TI_symbol_name("$O$U122")
     819                            .dwattr $C$DW$168, DW_AT_type(*$C$DW$T$42)
     820                            .dwattr $C$DW$168, DW_AT_location[DW_OP_reg6]
     821                    $C$DW$169       .dwtag  DW_TAG_variable, DW_AT_name("$O$U122")
     822                            .dwattr $C$DW$169, DW_AT_TI_symbol_name("$O$U122")
     823                            .dwattr $C$DW$169, DW_AT_type(*$C$DW$T$42)
     824                            .dwattr $C$DW$169, DW_AT_location[DW_OP_reg6]
     825                    $C$DW$170       .dwtag  DW_TAG_variable, DW_AT_name("$O$U122")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   16

     826                            .dwattr $C$DW$170, DW_AT_TI_symbol_name("$O$U122")
     827                            .dwattr $C$DW$170, DW_AT_type(*$C$DW$T$42)
     828                            .dwattr $C$DW$170, DW_AT_location[DW_OP_reg23]
     829                    $C$DW$171       .dwtag  DW_TAG_variable, DW_AT_name("$O$K173")
     830                            .dwattr $C$DW$171, DW_AT_TI_symbol_name("$O$K173")
     831                            .dwattr $C$DW$171, DW_AT_type(*$C$DW$T$151)
     832                            .dwattr $C$DW$171, DW_AT_location[DW_OP_reg6]
     833                    $C$DW$172       .dwtag  DW_TAG_variable, DW_AT_name("$O$K173")
     834                            .dwattr $C$DW$172, DW_AT_TI_symbol_name("$O$K173")
     835                            .dwattr $C$DW$172, DW_AT_type(*$C$DW$T$151)
     836                            .dwattr $C$DW$172, DW_AT_location[DW_OP_reg3]
     837                    $C$DW$173       .dwtag  DW_TAG_variable, DW_AT_name("$O$U209")
     838                            .dwattr $C$DW$173, DW_AT_TI_symbol_name("$O$U209")
     839                            .dwattr $C$DW$173, DW_AT_type(*$C$DW$T$82)
     840                            .dwattr $C$DW$173, DW_AT_location[DW_OP_reg4]
     841                    $C$DW$174       .dwtag  DW_TAG_variable, DW_AT_name("$O$U209")
     842                            .dwattr $C$DW$174, DW_AT_TI_symbol_name("$O$U209")
     843                            .dwattr $C$DW$174, DW_AT_type(*$C$DW$T$82)
     844                            .dwattr $C$DW$174, DW_AT_location[DW_OP_reg4]
     845                    $C$DW$175       .dwtag  DW_TAG_variable, DW_AT_name("d")
     846                            .dwattr $C$DW$175, DW_AT_TI_symbol_name("d")
     847                            .dwattr $C$DW$175, DW_AT_type(*$C$DW$T$24)
     848                            .dwattr $C$DW$175, DW_AT_location[DW_OP_reg10]
     849                    $C$DW$176       .dwtag  DW_TAG_variable, DW_AT_name("d")
     850                            .dwattr $C$DW$176, DW_AT_TI_symbol_name("d")
     851                            .dwattr $C$DW$176, DW_AT_type(*$C$DW$T$24)
     852                            .dwattr $C$DW$176, DW_AT_location[DW_OP_reg13]
     853                    $C$DW$177       .dwtag  DW_TAG_variable, DW_AT_name("d")
     854                            .dwattr $C$DW$177, DW_AT_TI_symbol_name("d")
     855                            .dwattr $C$DW$177, DW_AT_type(*$C$DW$T$24)
     856                            .dwattr $C$DW$177, DW_AT_location[DW_OP_reg10]
     857                    $C$DW$178       .dwtag  DW_TAG_variable, DW_AT_name("d")
     858                            .dwattr $C$DW$178, DW_AT_TI_symbol_name("d")
     859                            .dwattr $C$DW$178, DW_AT_type(*$C$DW$T$24)
     860                            .dwattr $C$DW$178, DW_AT_location[DW_OP_reg13]
     861                    $C$DW$179       .dwtag  DW_TAG_variable, DW_AT_name("y")
     862                            .dwattr $C$DW$179, DW_AT_TI_symbol_name("y")
     863                            .dwattr $C$DW$179, DW_AT_type(*$C$DW$T$24)
     864                            .dwattr $C$DW$179, DW_AT_location[DW_OP_reg14]
     865                    $C$DW$180       .dwtag  DW_TAG_variable, DW_AT_name("y")
     866                            .dwattr $C$DW$180, DW_AT_TI_symbol_name("y")
     867                            .dwattr $C$DW$180, DW_AT_type(*$C$DW$T$24)
     868                            .dwattr $C$DW$180, DW_AT_location[DW_OP_reg14]
     869                    $C$DW$181       .dwtag  DW_TAG_variable, DW_AT_name("j")
     870                            .dwattr $C$DW$181, DW_AT_TI_symbol_name("j")
     871                            .dwattr $C$DW$181, DW_AT_type(*$C$DW$T$24)
     872                            .dwattr $C$DW$181, DW_AT_location[DW_OP_reg5]
     873                    $C$DW$182       .dwtag  DW_TAG_variable, DW_AT_name("j")
     874                            .dwattr $C$DW$182, DW_AT_TI_symbol_name("j")
     875                            .dwattr $C$DW$182, DW_AT_type(*$C$DW$T$24)
     876                            .dwattr $C$DW$182, DW_AT_location[DW_OP_reg5]
     877                    $C$DW$183       .dwtag  DW_TAG_variable, DW_AT_name("idxIn")
     878                            .dwattr $C$DW$183, DW_AT_TI_symbol_name("idxIn")
     879                            .dwattr $C$DW$183, DW_AT_type(*$C$DW$T$23)
     880                            .dwattr $C$DW$183, DW_AT_location[DW_OP_reg13]
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   17

     881                    $C$DW$184       .dwtag  DW_TAG_variable, DW_AT_name("idxIn")
     882                            .dwattr $C$DW$184, DW_AT_TI_symbol_name("idxIn")
     883                            .dwattr $C$DW$184, DW_AT_type(*$C$DW$T$23)
     884                            .dwattr $C$DW$184, DW_AT_location[DW_OP_reg15]
     885                    $C$DW$185       .dwtag  DW_TAG_variable, DW_AT_name("idxIn")
     886                            .dwattr $C$DW$185, DW_AT_TI_symbol_name("idxIn")
     887                            .dwattr $C$DW$185, DW_AT_type(*$C$DW$T$23)
     888                            .dwattr $C$DW$185, DW_AT_location[DW_OP_reg13]
     889                    $C$DW$186       .dwtag  DW_TAG_variable, DW_AT_name("idxIn")
     890                            .dwattr $C$DW$186, DW_AT_TI_symbol_name("idxIn")
     891                            .dwattr $C$DW$186, DW_AT_type(*$C$DW$T$23)
     892                            .dwattr $C$DW$186, DW_AT_location[DW_OP_reg15]
     893                    $C$DW$187       .dwtag  DW_TAG_variable, DW_AT_name("idxOut")
     894                            .dwattr $C$DW$187, DW_AT_TI_symbol_name("idxOut")
     895                            .dwattr $C$DW$187, DW_AT_type(*$C$DW$T$23)
     896                            .dwattr $C$DW$187, DW_AT_location[DW_OP_reg5]
     897                    $C$DW$188       .dwtag  DW_TAG_variable, DW_AT_name("idxOut")
     898                            .dwattr $C$DW$188, DW_AT_TI_symbol_name("idxOut")
     899                            .dwattr $C$DW$188, DW_AT_type(*$C$DW$T$23)
     900                            .dwattr $C$DW$188, DW_AT_location[DW_OP_reg5]
     901                    $C$DW$189       .dwtag  DW_TAG_variable, DW_AT_name("$O$v1")
     902                            .dwattr $C$DW$189, DW_AT_TI_symbol_name("$O$v1")
     903                            .dwattr $C$DW$189, DW_AT_type(*$C$DW$T$45)
     904                            .dwattr $C$DW$189, DW_AT_location[DW_OP_reg21]
     905                    $C$DW$190       .dwtag  DW_TAG_variable, DW_AT_name("$O$v1")
     906                            .dwattr $C$DW$190, DW_AT_TI_symbol_name("$O$v1")
     907                            .dwattr $C$DW$190, DW_AT_type(*$C$DW$T$45)
     908                            .dwattr $C$DW$190, DW_AT_location[DW_OP_reg21]
     909                    $C$DW$191       .dwtag  DW_TAG_variable, DW_AT_name("$O$v2")
     910                            .dwattr $C$DW$191, DW_AT_TI_symbol_name("$O$v2")
     911                            .dwattr $C$DW$191, DW_AT_type(*$C$DW$T$152)
     912                            .dwattr $C$DW$191, DW_AT_location[DW_OP_reg20]
     913                    $C$DW$192       .dwtag  DW_TAG_variable, DW_AT_name("$O$v2")
     914                            .dwattr $C$DW$192, DW_AT_TI_symbol_name("$O$v2")
     915                            .dwattr $C$DW$192, DW_AT_type(*$C$DW$T$152)
     916                            .dwattr $C$DW$192, DW_AT_location[DW_OP_reg20]
     917 00000010 0200002a!            MVKL    .S2     test_cases,B4
     918 00000014 0200006a!            MVKH    .S2     test_cases,B4
     919                    $C$DW$193       .dwtag  DW_TAG_TI_branch
     920                            .dwattr $C$DW$193, DW_AT_low_pc(0x00)
     921                            .dwattr $C$DW$193, DW_AT_name("disparity_SAD8_getTestParams")
     922                            .dwattr $C$DW$193, DW_AT_TI_call
     923                    
     924 00000018 10000013!            CALLP   .S2     disparity_SAD8_getTestParams,B3
     925 00000020 120007fc  ||         ADDAW   .D1X    SP,7,A4           ; |47| 
     926                    
     927                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 47,c
     928                    ;----------------------------------------------------------------------
     929                    ;  47 | disparity_SAD8_getTestParams(&prm, &test_cases);                       
     930                    ;----------------------------------------------------------------------
     931 00000024           $C$RL0:    ; CALL OCCURS {disparity_SAD8_getTestParams} {0}  ; |47| 
     932                    ;** --------------------------------------------------------------------------*
     933                    ;          EXCLUSIVE CPU CYCLES: 8
     934 00000024 0200002a!            MVKL    .S2     $C$SL1+0,B4
     935 00000028 0200006a!            MVKH    .S2     $C$SL1+0,B4
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   18

     936                    $C$DW$194       .dwtag  DW_TAG_TI_branch
     937                            .dwattr $C$DW$194, DW_AT_low_pc(0x00)
     938                            .dwattr $C$DW$194, DW_AT_name("VLIB_profile_init")
     939                            .dwattr $C$DW$194, DW_AT_TI_call
     940                    
     941 0000002c 10000013!            CALLP   .S2     VLIB_profile_init,B3
     942 00000030 020ca358  ||         MVK     .L1     0x3,A4            ; |50| 
     943                    
     944                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 50,c
     945                    ;----------------------------------------------------------------------
     946                    ;  50 | VLIB_profile_init(3, "VLIB_disparity_SAD8");                           
     947                    ;----------------------------------------------------------------------
     948 00000034           $C$RL1:    ; CALL OCCURS {VLIB_profile_init} {0}  ; |50| 
     949                    ;** --------------------------------------------------------------------------*
     950                    ;          EXCLUSIVE CPU CYCLES: 14
     951                    ;**     -----------------------    K$92 = &testPatternString[0];
     952                    ;**     -----------------------    K$242 = &desc[0];
     953                    ;**     -----------------------    U$12 = prm-36;
     954                    ;**     -----------------------    K$47 = 0xffffffffu;
     955                    ;**     -----------------------    K$60 = 0xfffffff8u;
     956                    ;**     -----------------------    U$11 = 0;
     957                    ;** 53  -----------------------    tpi = 0;
     958                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
     959                    
     960 00000034 0680002b!            MVKL    .S2     testPatternString,B13
     961 00000038 01800029! ||         MVKL    .S1     test_cases,A3
     962 0000003c 023ce2e4  ||         LDW     .D2T1   *+SP(28),A4
     963                    
     964 00000040 01800068!            MVKH    .S1     test_cases,A3
     965                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 53,c
     966                    ;----------------------------------------------------------------------
     967                    ;  53 | for( tpi=0; tpi < test_cases; tpi++ ) {                                
     968                    ;  56 |     int32_t    status_nat_vs_int = vlib_KERNEL_PASS; /* Test status : N
     969                    ;     | atural c vs. Optimized */                                              
     970                    ;  57 |     int32_t    status_nat_vs_ref = vlib_KERNEL_PASS; /* Test status : N
     971                    ;     | atural c vs. Static Reference */                                       
     972                    ;----------------------------------------------------------------------
     973 00000044 018c0264             LDW     .D1T1   *A3,A3            ; |53| 
     974 00000048 0280a358             ZERO    .L1     A5
     975 0000004c 0680006a!            MVKH    .S2     testPatternString,B13
     976 00000050 02bd02f4             STW     .D2T1   A5,*+SP(32)
     977 00000054 05913dc0             SUBAW   .D1     A4,9,A11
     978                    
     979 00000058     11a6             CMPGT   .L1     A3,0,A0           ; |53| 
     980 0000005a     62ce  ||         MV      .S1     A5,A3             ; |53| 
     981                    
     982 00000060 d0013893     [!A0]   B       .S2     $C$L44            ; |53| 
     983 00000064 c5801251  || [ A0]   ADDK    .S1     36,A11            ; |60| 
     984 00000068 01bd62f4  ||         STW     .D2T1   A3,*+SP(44)
     985                    
     986                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 60,c
     987                    ;----------------------------------------------------------------------
     988                    ;  60 | uint32_t    inSize       =   prm[tpi].width * prm[tpi].height;         
     989                    ;  61 | uint32_t    wsDiv2       =   prm[tpi].windowSize/2;                    
     990                    ;----------------------------------------------------------------------
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   19

     991 0000006c c72c8264     [ A0]   LDW     .D1T1   *+A11(16),A14     ; |60| 
     992 00000070 c6aca264     [ A0]   LDW     .D1T1   *+A11(20),A13     ; |60| 
     993                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 62,c
     994                    ;----------------------------------------------------------------------
     995                    ;  62 | uint32_t    numDisp      =   prm[tpi].maxDisp - prm[tpi].minDisp + 1;  
     996                    ;  63 | uint32_t    maxDispIdx   =   (prm[tpi].maxDisp > 0) ? prm[tpi].maxDisp
     997                    ;     | : 0;                                                                   
     998                    ;  64 | int32_t     maxWidth     =   prm[tpi].width - (numDisp-1) - (prm[tpi].w
     999                    ;     | indowSize - 1);                                                        
    1000                    ;  65 | uint32_t    outHeight    =   prm[tpi].height - (prm[tpi].windowSize - 1
    1001                    ;     | );                                                                     
    1002                    ;  66 | uint32_t    arrayPad     =   (8-((maxWidth-1)&7))&7;                   
    1003                    ;  67 | uint32_t    padWidth     =   maxWidth+arrayPad;                        
    1004                    ;  68 | uint32_t    costBuffSize =   padWidth * numDisp;                       
    1005                    ;  69 | uint32_t    scratchSize  =   (maxWidth + prm[tpi].windowSize + 7) & ~0x
    1006                    ;     | 7;                                                                     
    1007                    ;  70 | uint32_t    outSize      =   padWidth * outHeight;                     
    1008                    ;----------------------------------------------------------------------
    1009 00000074 c62ce264     [ A0]   LDW     .D1T1   *+A11(28),A12     ; |62| 
    1010 00000078 c52cc266     [ A0]   LDW     .D1T2   *+A11(24),B10     ; |62| 
    1011                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 61,c
    1012 0000007c c52d0264     [ A0]   LDW     .D1T1   *+A11(32),A10     ; |61| 
    1013                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 53,c
    1014                               ; BRANCHCC OCCURS {$C$L44}        ; |53| 
    1015                    ;** --------------------------------------------------------------------------*
    1016                    ;**   BEGIN LOOP $C$L1
    1017                    ;** --------------------------------------------------------------------------*
    1018 00000080           $C$L1:    
    1019                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 53,c
    1020 00000080           $C$DW$L$VLIB_disparity_SAD8_d$4$B:
    1021                    ;          EXCLUSIVE CPU CYCLES: 6
    1022                    ;**     -----------------------g3:
    1023                    ;** 60  -----------------------    C$24 = (*(U$12 += 36)).height;
    1024                    ;** 60  -----------------------    C$25 = (*U$12).width;
    1025                    ;** 60  -----------------------    inSize = C$25*C$24;
    1026                    ;** 61  -----------------------    C$23 = (*U$12).windowSize;
    1027                    ;** 61  -----------------------    wsDiv2 = ((unsigned)C$23>>31)+C$23>>1;
    1028                    ;** 62  -----------------------    C$26 = (*U$12).maxDisp;
    1029                    ;** 62  -----------------------    numDisp = (unsigned)C$26-(unsigned)(*U$12).minDisp+1u;
    1030                    ;** 63  -----------------------    maxDispIdx = _lo(_mpyli(C$26 >= 0, C$26));
    1031                    ;** 64  -----------------------    maxWidth = C$25-numDisp-(unsigned)C$23+2u;
    1032                    ;** 65  -----------------------    outHeight = C$24-(unsigned)C$23+1u;
    1033                    ;** 67  -----------------------    padWidth = (unsigned)maxWidth+(-((unsigned)maxWidth+K$47)&7u);
    1034                    ;** 70  -----------------------    outSize = outHeight*padWidth;
    1035                    ;** 68  -----------------------    costBuffSize = numDisp*padWidth;
    1036                    ;** 69  -----------------------    scratchSize = (unsigned)C$23+(unsigned)maxWidth+7u&K$60;
    1037                    ;** 73  -----------------------    pLeft = VLIB_malloc(inSize);
    1038                    ;** 74  -----------------------    pRight = VLIB_malloc(inSize);
    1039                    ;** 75  -----------------------    pCost = VLIB_malloc(costBuffSize*2u);
    1040                    ;** 76  -----------------------    pMinCost = VLIB_malloc(padWidth*2u);
    1041                    ;** 77  -----------------------    pScratch = VLIB_malloc(scratchSize*2u);
    1042                    ;** 78  -----------------------    pDisparity = VLIB_malloc(outSize);
    1043                    ;** 79  -----------------------    pDisparity_cn = malloc(outSize);
    1044                    ;** 82  -----------------------    if ( !((pLeft != NULL)&(pRight != NULL)&(pCost != NULL)&(pMinCost !
    1045                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 73,c
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   20

    1046                    ;----------------------------------------------------------------------
    1047                    ;  73 | uint8_t    *pLeft            = (uint8_t *)  VLIB_malloc(inSize * sizeof
    1048                    ;     | (uint8_t));                                                            
    1049                    ;----------------------------------------------------------------------
    1050                    $C$DW$195       .dwtag  DW_TAG_TI_branch
    1051                            .dwattr $C$DW$195, DW_AT_low_pc(0x00)
    1052                            .dwattr $C$DW$195, DW_AT_name("VLIB_malloc")
    1053                            .dwattr $C$DW$195, DW_AT_TI_call
    1054 00000080 00000010!            CALL    .S1     VLIB_malloc       ; |73| 
    1055                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 60,c
    1056 00000084 07b9a800             MPY32   .M1     A13,A14,A15       ; |60| 
    1057                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 73,c
    1058 00000088 01844162             ADDKPC  .S2     $C$RL2,B3,2       ; |73| 
    1059 0000008c 023c0fd8             MV      .L1     A15,A4            ; |73| 
    1060                    $C$RL2:    ; CALL OCCURS {VLIB_malloc} {0}   ; |73| 
    1061                    $C$DW$L$VLIB_disparity_SAD8_d$4$E:
    1062                    ;** --------------------------------------------------------------------------*
    1063                    $C$DW$L$VLIB_disparity_SAD8_d$5$B:
    1064                    ;          EXCLUSIVE CPU CYCLES: 72
    1065                    $C$DW$196       .dwtag  DW_TAG_TI_branch
    1066                            .dwattr $C$DW$196, DW_AT_low_pc(0x00)
    1067                            .dwattr $C$DW$196, DW_AT_name("VLIB_malloc")
    1068                            .dwattr $C$DW$196, DW_AT_TI_call
    1069                    
    1070 00000090 10000013!            CALLP   .S2     VLIB_malloc,B3
    1071 00000094     ce45  ||         STW     .D2T1   A4,*+SP(72)       ; |73| 
    1072 00000096     8786  ||         MV      .L1     A15,A4            ; |74| 
    1073                    
    1074                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 74,c
    1075                    ;----------------------------------------------------------------------
    1076                    ;  74 | uint8_t    *pRight           = (uint8_t *)  VLIB_malloc(inSize * sizeof
    1077                    ;     | (uint8_t));                                                            
    1078                    ;----------------------------------------------------------------------
    1079 00000098           $C$RL3:    ; CALL OCCURS {VLIB_malloc} {0}   ; |74| 
    1080                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 62,c
    1081 00000098 01a990f8             SUB     .L1X    A12,B10,A3        ; |62| 
    1082 000000a0     25b0             ADD     .L1     1,A3,A3           ; |62| 
    1083                    
    1084 000000a2     adb5             STW     .D2T1   A3,*+SP(52)       ; |62| 
    1085 000000a4 018dc0f8  ||         SUB     .L1     A14,A3,A3         ; |64| 
    1086                    
    1087                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 64,c
    1088 000000a8 01a860f8             SUB     .L1     A3,A10,A3         ; |64| 
    1089 000000ac 027ca35a             MVK     .L2     0xffffffff,B4
    1090 000000b0 058c505a             ADD     .L2X    2,A3,B11          ; |64| 
    1091                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 67,c
    1092 000000b4 022c807a             ADD     .L2     B4,B11,B4         ; |67| 
    1093                    
    1094 000000b8 0fbda2e5             LDW     .D2T1   *+SP(52),A31      ; |67| 
    1095 000000c0     5a67  ||         NEG     .L2     B4,B4             ; |67| 
    1096                    
    1097                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 74,c
    1098 000000c2     ee45             STW     .D2T1   A4,*+SP(76)       ; |74| 
    1099                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 67,c
    1100 000000c4 0190ff58             AND     .L1X    7,B4,A3           ; |67| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   21

    1101 000000c8 022c7078             ADD     .L1X    A3,B11,A4         ; |67| 
    1102 000000cc 01ac7078             ADD     .L1X    A3,B11,A3         ; |67| 
    1103                    
    1104 000000d4     8e35             STW     .D2T1   A3,*+SP(64)       ; |67| 
    1105 000000d0 01fc8801  ||         MPY32   .M1     A4,A31,A3         ; |68| 
    1106                    
    1107 000000d6     4c6e             NOP             3
    1108                    $C$DW$197       .dwtag  DW_TAG_TI_branch
    1109                            .dwattr $C$DW$197, DW_AT_low_pc(0x00)
    1110                            .dwattr $C$DW$197, DW_AT_name("VLIB_malloc")
    1111                            .dwattr $C$DW$197, DW_AT_TI_call
    1112                    
    1113 000000d8 10000013!            CALLP   .S2     VLIB_malloc,B3
    1114 000000e0     61c0  ||         ADD     .L1     A3,A3,A4          ; |75| 
    1115                    
    1116                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 75,c
    1117                    ;----------------------------------------------------------------------
    1118                    ;  75 | uint16_t   *pCost            = (uint16_t *) VLIB_malloc(costBuffSize *
    1119                    ;     | sizeof(uint16_t));                                                     
    1120                    ;----------------------------------------------------------------------
    1121 000000e2           $C$RL4:    ; CALL OCCURS {VLIB_malloc} {0}   ; |75| 
    1122 000000e2     8e3d             LDW     .D2T1   *+SP(64),A3       ; |75| 
    1123 000000e4     8ec5             STW     .D2T1   A4,*+SP(80)       ; |75| 
    1124 000000e6     4c6e             NOP             3
    1125                    $C$DW$198       .dwtag  DW_TAG_TI_branch
    1126                            .dwattr $C$DW$198, DW_AT_low_pc(0x04)
    1127                            .dwattr $C$DW$198, DW_AT_name("VLIB_malloc")
    1128                            .dwattr $C$DW$198, DW_AT_TI_call
    1129                    
    1130 000000ec 020c6078             ADD     .L1     A3,A3,A4          ; |76| 
    1131 000000e8 10000013! ||         CALLP   .S2     VLIB_malloc,B3
    1132                    
    1133                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 76,c
    1134                    ;----------------------------------------------------------------------
    1135                    ;  76 | uint16_t   *pMinCost         = (uint16_t *) VLIB_malloc(padWidth * size
    1136                    ;     | of(uint16_t));                                                         
    1137                    ;----------------------------------------------------------------------
    1138 000000f0           $C$RL5:    ; CALL OCCURS {VLIB_malloc} {0}   ; |76| 
    1139                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 69,c
    1140 000000f0 0229707a             ADD     .L2X    B11,A10,B4        ; |69| 
    1141 000000f4     e641             ADD     .L2     7,B4,B4           ; |69| 
    1142 000000f6     1da6             MVK     .L1     0xfffffff8,A3
    1143 000000f8 01907f78             AND     .L1X    A3,B4,A3          ; |69| 
    1144                    $C$DW$199       .dwtag  DW_TAG_TI_branch
    1145                            .dwattr $C$DW$199, DW_AT_low_pc(0x00)
    1146                            .dwattr $C$DW$199, DW_AT_name("VLIB_malloc")
    1147                            .dwattr $C$DW$199, DW_AT_TI_call
    1148                    
    1149 00000100 10000013!            CALLP   .S2     VLIB_malloc,B3
    1150 00000104     aec5  ||         STW     .D2T1   A4,*+SP(84)       ; |76| 
    1151 00000106     61c0  ||         ADD     .L1     A3,A3,A4          ; |77| 
    1152                    
    1153                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 77,c
    1154                    ;----------------------------------------------------------------------
    1155                    ;  77 | uint16_t   *pScratch         = (uint16_t *) VLIB_malloc(scratchSize * s
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   22

    1156                    ;     | izeof(uint16_t));                                                      
    1157                    ;----------------------------------------------------------------------
    1158 00000108           $C$RL6:    ; CALL OCCURS {VLIB_malloc} {0}   ; |77| 
    1159 00000108     cec5             STW     .D2T1   A4,*+SP(88)       ; |77| 
    1160                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 65,c
    1161 0000010a     8e4d             LDW     .D2T1   *+SP(64),A4       ; |65| 
    1162 0000010c 01a9a0f8             SUB     .L1     A13,A10,A3        ; |65| 
    1163 00000110     25b0             ADD     .L1     1,A3,A3           ; |65| 
    1164 00000112     edb5             STW     .D2T1   A3,*+SP(60)       ; |65| 
    1165 00000114 00000000             NOP             1
    1166                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 70,c
    1167 00000118 018c8800             MPY32   .M1     A4,A3,A3          ; |70| 
    1168 00000120     4c6e             NOP             3
    1169                    $C$DW$200       .dwtag  DW_TAG_TI_branch
    1170                            .dwattr $C$DW$200, DW_AT_low_pc(0x00)
    1171                            .dwattr $C$DW$200, DW_AT_name("VLIB_malloc")
    1172                            .dwattr $C$DW$200, DW_AT_TI_call
    1173                    
    1174 00000124 10000013!            CALLP   .S2     VLIB_malloc,B3
    1175 00000122     ae35  ||         STW     .D2T1   A3,*+SP(68)       ; |70| 
    1176 00000128     81c6  ||         MV      .L1     A3,A4             ; |78| 
    1177                    
    1178                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 78,c
    1179                    ;----------------------------------------------------------------------
    1180                    ;  78 | int8_t     *pDisparity       = (int8_t *)   VLIB_malloc(outSize * sizeo
    1181                    ;     | f(int8_t));                                                            
    1182                    ;----------------------------------------------------------------------
    1183 0000012a           $C$RL7:    ; CALL OCCURS {VLIB_malloc} {0}   ; |78| 
    1184 0000012a     eec5             STW     .D2T1   A4,*+SP(92)       ; |78| 
    1185                    $C$DW$201       .dwtag  DW_TAG_TI_branch
    1186                            .dwattr $C$DW$201, DW_AT_low_pc(0x00)
    1187                            .dwattr $C$DW$201, DW_AT_name("malloc")
    1188                            .dwattr $C$DW$201, DW_AT_TI_call
    1189                    
    1190 0000012c 10000013!            CALLP   .S2     malloc,B3
    1191 00000130     ae4d  ||         LDW     .D2T1   *+SP(68),A4       ; |79| 
    1192                    
    1193                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 79,c
    1194                    ;----------------------------------------------------------------------
    1195                    ;  79 | int8_t     *pDisparity_cn    = (int8_t *)   malloc(outSize * sizeof(int
    1196                    ;     | 8_t));                                                                 
    1197                    ;----------------------------------------------------------------------
    1198 00000140           $C$RL8:    ; CALL OCCURS {malloc} {0}        ; |79| 
    1199 00000140           $C$DW$L$VLIB_disparity_SAD8_d$5$E:
    1200                    ;** --------------------------------------------------------------------------*
    1201 00000140           $C$DW$L$VLIB_disparity_SAD8_d$6$B:
    1202                    ;          EXCLUSIVE CPU CYCLES: 22
    1203                    
    1204 00000140     ce0d             LDW     .D2T1   *+SP(72),A0       ; |82| 
    1205 00000142     06a7  ||         ZERO    .L2     B5                ; |82| 
    1206 00000144     19f6  ||         ZERO    .D1     A3                ; |82| 
    1207 00000146     0213  ||         ZERO    .S2     B4                ; |82| 
    1208 00000148 0fb008d9  ||         CMPLT   .L1     A12,0,A31         ; |63| 
    1209 0000014c 0f2be9a0  ||         SHRU    .S1     A10,31,A30        ; |61| 
    1210                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   23

    1211 00000158     fe0d             LDW     .D2T2   *+SP(76),B0       ; |82| 
    1212 00000154 02fc2dd9  ||         XOR     .L1     1,A31,A5          ; |63| 
    1213 00000150 0fac0adb  ||         CMPGT   .L2     B11,0,B31         ; |82| 
    1214                    
    1215                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 82,c
    1216                    ;----------------------------------------------------------------------
    1217                    ;  82 | if( pLeft && pRight && pCost && pMinCost && pScratch && pDisparity && p
    1218                    ;     | Disparity_cn && maxWidth > 0) {                                        
    1219                    ;----------------------------------------------------------------------
    1220 0000015a     8e9d             LDW     .D2T1   *+SP(80),A1       ; |82| 
    1221 00000160     dead             LDW     .D2T2   *+SP(88),B2       ; |82| 
    1222 00000162     aead             LDW     .D2T1   *+SP(84),A2       ; |82| 
    1223                    
    1224 00000164     8f45             STW     .D2T1   A4,*+SP(96)       ; |79| 
    1225 00000166     2ae7  || [ A0]   MVK     .L2     0x1,B5            ; |82| 
    1226 00000168     0626  ||         ZERO    .L1     A4                ; |82| 
    1227                    
    1228 0000016a     ee8d             LDW     .D2T1   *+SP(92),A0       ; |82| 
    1229 0000016c     aa67  || [ B0]   MVK     .L2     0x1,B4            ; |82| 
    1230                    
    1231 0000016e     9f1d             LDW     .D2T2   *+SP(96),B1       ; |82| 
    1232 00000170 8184a359  || [ A1]   MVK     .L1     0x1,A3            ; |82| 
    1233 00000174 02948f7b  ||         AND     .L2     B4,B5,B5          ; |82| 
    1234 00000178 0200002a  ||         ZERO    .S2     B4                ; |82| 
    1235                    
    1236 00000180 6204a358     [ B2]   MVK     .L1     0x1,A4            ; |82| 
    1237                    
    1238 00000184 a204a35b     [ A2]   MVK     .L2     0x1,B4            ; |82| 
    1239 00000188 028cb7e3  ||         AND     .S2X    A3,B5,B5          ; |82| 
    1240 0000018c     05a6  ||         ZERO    .L1     A3                ; |82| 
    1241                    
    1242 00000190 02948f7a             AND     .L2     B4,B5,B5          ; |82| 
    1243 0000018e     0213  ||         ZERO    .S2     B4                ; |82| 
    1244                    
    1245 000001a0 c204a35a     [ A0]   MVK     .L2     0x1,B4            ; |82| 
    1246 00000198 0290b7e3  ||         AND     .S2X    A4,B5,B5          ; |82| 
    1247 00000194 0230a571  ||         MPYLI   .M1     A5,A12,A5:A4      ; |63| 
    1248                    
    1249 000001a4 4184a358     [ B1]   MVK     .L1     0x1,A3            ; |82| 
    1250 000001a8 02148f7a             AND     .L2     B4,B5,B4          ; |82| 
    1251                    
    1252 000001ac 020c9f7b             AND     .L2X    A3,B4,B4          ; |82| 
    1253 000001b0 01f94078  ||         ADD     .L1     A10,A30,A3        ; |61| 
    1254                    
    1255 000001b4 0013ef7b             AND     .L2     B31,B4,B0         ; |82| 
    1256 000001b8     cdc5  ||         STW     .D2T1   A4,*+SP(56)       ; |63| 
    1257 000001ba     25a2  ||         SHR     .S1     A3,1,A3           ; |61| 
    1258                    
    1259 000001c0 3000f511     [!B0]   B       .S1     $C$L42            ; |82| 
    1260 000001c4 242d0205  || [ B0]   LDHU    .D1T1   *+A11(16),A8      ; |88| 
    1261 000001c8 3200002a! || [!B0]   MVKL    .S2     $C$SL3+0,B4
    1262                    
    1263 000001cc 233e42e5     [ B0]   LDW     .D2T1   *+SP(72),A6       ; |88| 
    1264 000001d0 242d4206  || [ B0]   LDHU    .D1T2   *+A11(20),B8      ; |88| 
    1265                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   24

    1266                    $C$DW$202       .dwtag  DW_TAG_TI_branch
    1267                            .dwattr $C$DW$202, DW_AT_low_pc(0x00)
    1268                            .dwattr $C$DW$202, DW_AT_name("VLIB_fillBuffer")
    1269                            .dwattr $C$DW$202, DW_AT_TI_call
    1270                    
    1271 000001d4 20000011!    [ B0]   CALL    .S1     VLIB_fillBuffer   ; |88| 
    1272 000001d8 222c0214  || [ B0]   LDBU    .D1T1   *A11,A4           ; |88| 
    1273                    
    1274 000001dc 232c2267     [ B0]   LDW     .D1T2   *+A11(4),B6       ; |88| 
    1275 000001e0 323de2e4  || [!B0]   LDW     .D2T1   *+SP(60),A4       ; |216| 
    1276                    
    1277                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 61,c
    1278 000001e4 01bd82f4             STW     .D2T1   A3,*+SP(48)       ; |61| 
    1279                    $C$DW$203       .dwtag  DW_TAG_TI_branch
    1280                            .dwattr $C$DW$203, DW_AT_low_pc(0x00)
    1281                            .dwattr $C$DW$203, DW_AT_name("sprintf")
    1282                            .dwattr $C$DW$203, DW_AT_TI_call
    1283                    
    1284 000001e8 30000011!    [!B0]   CALL    .S1     sprintf           ; |216| 
    1285 000001ec 31ad0264  || [!B0]   LDW     .D1T1   *+A11(32),A3      ; |216| 
    1286                    
    1287                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 82,c
    1288                    ;----------------------------------------------------------------------
    1289                    ;  84 | int32_t    fail, d, y, i, j;                                           
    1290                    ;  85 | uint32_t   idxIn, idxOut;                                              
    1291                    ;----------------------------------------------------------------------
    1292                               ; BRANCHCC OCCURS {$C$L42}        ; |82| 
    1293 000001f0           $C$DW$L$VLIB_disparity_SAD8_d$6$E:
    1294                    ;** --------------------------------------------------------------------------*
    1295 000001f0           $C$DW$L$VLIB_disparity_SAD8_d$7$B:
    1296                    ;          EXCLUSIVE CPU CYCLES: 2
    1297                    ;** 88  -----------------------    C$22 = (unsigned short)(*U$12).width;
    1298                    ;** 88  -----------------------    VLIB_fillBuffer((*U$12).testPattern, 0u, (void *)pLeft, (*U$12).sta
    1299                    ;** 94  -----------------------    C$21 = (unsigned short)(*U$12).width;
    1300                    ;** 94  -----------------------    VLIB_fillBuffer((*U$12).testPattern, 0u, (void *)pRight, (*U$12).st
    1301                    ;** 103 -----------------------    memset((void *)pDisparity, 0, outSize);
    1302                    ;** 104 -----------------------    if ( !padWidth ) goto g7;
    1303                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 88,c
    1304                    ;----------------------------------------------------------------------
    1305                    ;  88 | VLIB_fillBuffer(prm[tpi].testPattern,                                  
    1306                    ;  89 |                 (uint8_t)0,                                            
    1307                    ;  90 |                 pLeft, prm[tpi].staticInLeft,                          
    1308                    ;  91 |                 prm[tpi].width, prm[tpi].height, prm[tpi].width * sizeo
    1309                    ;     | f(pLeft[0]),                                                           
    1310                    ;  92 |                 sizeof(pLeft[0]), testPatternString);                  
    1311                    ;----------------------------------------------------------------------
    1312 000001f0 05200fd8             MV      .L1     A8,A10            ; |88| 
    1313                    
    1314 000001f4 0200a35b             ZERO    .L2     B4                ; |88| 
    1315 000001f8 05002043  ||         MVK     .D2     0x1,B10           ; |88| 
    1316 000001fc 06341fd9  ||         MV      .L1X    B13,A12           ; |88| 
    1317 00000200 01810162  ||         ADDKPC  .S2     $C$RL9,B3,0       ; |88| 
    1318                    
    1319 00000204           $C$RL9:    ; CALL OCCURS {VLIB_fillBuffer} {0}  ; |88| 
    1320 00000204           $C$DW$L$VLIB_disparity_SAD8_d$7$E:
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   25

    1321                    ;** --------------------------------------------------------------------------*
    1322 00000204           $C$DW$L$VLIB_disparity_SAD8_d$8$B:
    1323                    ;          EXCLUSIVE CPU CYCLES: 18
    1324                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 94,c
    1325                    ;----------------------------------------------------------------------
    1326                    ;  94 | VLIB_fillBuffer(prm[tpi].testPattern,                                  
    1327                    ;  95 |                 (uint8_t)0,                                            
    1328                    ;  96 |                 pRight, prm[tpi].staticInRight,                        
    1329                    ;  97 |                 prm[tpi].width, prm[tpi].height, prm[tpi].width * sizeo
    1330                    ;     | f(pRight[0]),                                                          
    1331                    ;  98 |                 sizeof(pRight[0]), testPatternString);                 
    1332                    ;----------------------------------------------------------------------
    1333 00000204 042d0204             LDHU    .D1T1   *+A11(16),A8      ; |94| 
    1334 00000208 032c4266             LDW     .D1T2   *+A11(8),B6       ; |94| 
    1335 0000020c 022c0214             LDBU    .D1T1   *A11,A4           ; |94| 
    1336 00000210 033e62e4             LDW     .D2T1   *+SP(76),A6       ; |94| 
    1337 00000214 042d4206             LDHU    .D1T2   *+A11(20),B8      ; |94| 
    1338                    $C$DW$204       .dwtag  DW_TAG_TI_branch
    1339                            .dwattr $C$DW$204, DW_AT_low_pc(0x08)
    1340                            .dwattr $C$DW$204, DW_AT_name("VLIB_fillBuffer")
    1341                            .dwattr $C$DW$204, DW_AT_TI_call
    1342                    
    1343 00000218 05200fd9             MV      .L1     A8,A10            ; |94| 
    1344 0000021c 0200a35b  ||         ZERO    .L2     B4                ; |94| 
    1345 00000220 10000012! ||         CALLP   .S2     VLIB_fillBuffer,B3
    1346                    
    1347 00000224           $C$RL10:   ; CALL OCCURS {VLIB_fillBuffer} {0}  ; |94| 
    1348                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 103,
    1349                    ;----------------------------------------------------------------------
    1350                    ; 103 | memset(pDisparity, 0, outSize * sizeof(int8_t));                       
    1351                    ;----------------------------------------------------------------------
    1352 00000224     eecd             LDW     .D2T1   *+SP(92),A4       ; |103| 
    1353                    $C$DW$205       .dwtag  DW_TAG_TI_branch
    1354                            .dwattr $C$DW$205, DW_AT_low_pc(0x00)
    1355                            .dwattr $C$DW$205, DW_AT_name("memset")
    1356                            .dwattr $C$DW$205, DW_AT_TI_call
    1357                    
    1358 00000228 10000013!            CALLP   .S2     memset,B3
    1359 00000226     ae6d  ||         LDW     .D2T1   *+SP(68),A6       ; |94| 
    1360 0000022c     0627  ||         ZERO    .L2     B4                ; |103| 
    1361                    
    1362 0000022e           $C$RL11:   ; CALL OCCURS {memset} {0}        ; |103| 
    1363 0000022e           $C$DW$L$VLIB_disparity_SAD8_d$8$E:
    1364                    ;** --------------------------------------------------------------------------*
    1365 0000022e           $C$DW$L$VLIB_disparity_SAD8_d$9$B:
    1366                    ;          EXCLUSIVE CPU CYCLES: 11
    1367 0000022e     8e0d             LDW     .D2T1   *+SP(64),A0       ; |103| 
    1368 00000230     6c6e             NOP             4
    1369                    
    1370 00000232     a63a     [!A0]   BNOP    .S1     $C$L5,5           ; |104| 
    1371 00000234 c1bea2e5  || [ A0]   LDW     .D2T1   *+SP(84),A3       ; |104| 
    1372 00000238 c68013a2  || [ A0]   MVC     .S2X    A0,ILC
    1373                    
    1374                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 104,
    1375                    ;----------------------------------------------------------------------
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   26

    1376                    ; 104 | for(i=0; i<padWidth; i++) pMinCost[i] = 0x7FFF;                        
    1377                    ;----------------------------------------------------------------------
    1378                               ; BRANCHCC OCCURS {$C$L5}         ; |104| 
    1379 00000240           $C$DW$L$VLIB_disparity_SAD8_d$9$E:
    1380                    ;** --------------------------------------------------------------------------*
    1381                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 104,
    1382                    ;----------------------------------------------------------------------
    1383                    ; 106 | idxIn = wsDiv2*prm[tpi].width+wsDiv2+maxDispIdx; /* Initialize offset i
    1384                    ;     | nto the input images */                                                
    1385                    ;----------------------------------------------------------------------
    1386 00000240           $C$DW$L$VLIB_disparity_SAD8_d$10$B:
    1387                    ;**     -----------------------    K$105 = 32767;
    1388                    ;**     -----------------------    U$107 = pMinCost;
    1389                    ;** 104 -----------------------    L$1 = padWidth;
    1390                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    1391                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    1392                    ;**     -----------------------g6:
    1393                    ;** 104 -----------------------    *U$107++ = K$105;
    1394                    ;** 104 -----------------------    if ( L$1 = L$1-1 ) goto g6;
    1395 00000240           $C$DW$L$VLIB_disparity_SAD8_d$10$E:
    1396                    ;*----------------------------------------------------------------------------*
    1397                    ;*   SOFTWARE PIPELINE INFORMATION
    1398                    ;*
    1399                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparit
    1400                    ;*      Loop source line                 : 104
    1401                    ;*      Loop opening brace source line   : 104
    1402                    ;*      Loop closing brace source line   : 104
    1403                    ;*      Known Minimum Trip Count         : 1                    
    1404                    ;*      Known Max Trip Count Factor      : 1
    1405                    ;*      Loop Carried Dependency Bound(^) : 0
    1406                    ;*      Unpartitioned Resource Bound     : 1
    1407                    ;*      Partitioned Resource Bound(*)    : 1
    1408                    ;*      Resource Partition:
    1409                    ;*                                A-side   B-side
    1410                    ;*      .L units                     0        0     
    1411                    ;*      .S units                     0        0     
    1412                    ;*      .D units                     1*       0     
    1413                    ;*      .M units                     0        0     
    1414                    ;*      .X cross paths               0        0     
    1415                    ;*      .T address paths             1*       0     
    1416                    ;*      Long read paths              0        0     
    1417                    ;*      Long write paths             0        0     
    1418                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    1419                    ;*      Addition ops (.LSD)          0        0     (.L or .S or .D unit)
    1420                    ;*      Bound(.L .S .LS)             0        0     
    1421                    ;*      Bound(.L .S .D .LS .LSD)     1*       0     
    1422                    ;*
    1423                    ;*      Searching for software pipeline schedule at ...
    1424                    ;*         ii = 1  Schedule found with 2 iterations in parallel
    1425                    ;*
    1426                    ;*      Register Usage Table:
    1427                    ;*          +-----------------------------------------------------------------+
    1428                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    1429                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    1430                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   27

    1431                    ;*          |--------------------------------+--------------------------------|
    1432                    ;*       0: |   **                           |                                |
    1433                    ;*          +-----------------------------------------------------------------+
    1434                    ;*
    1435                    ;*      Done
    1436                    ;*
    1437                    ;*      Loop will be splooped
    1438                    ;*      Collapsed epilog stages       : 0
    1439                    ;*      Collapsed prolog stages       : 0
    1440                    ;*      Minimum required memory pad   : 0 bytes
    1441                    ;*
    1442                    ;*      Minimum safe trip count       : 1
    1443                    ;*      Min. prof. trip count  (est.) : 2
    1444                    ;*
    1445                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.000, max 0.000 }
    1446                    ;*      Mem bank perf. penalty (est.) : 0.0%
    1447                    ;*
    1448                    ;*
    1449                    ;*      Total cycles (est.)         : 1 + trip_cnt * 1        
    1450                    ;*----------------------------------------------------------------------------*
    1451                    ;*        SINGLE SCHEDULED ITERATION
    1452                    ;*
    1453                    ;*        $C$C223:
    1454                    ;*   0              STH     .D1T1   A4,*A3++          ; |104| 
    1455                    ;*     ||           SPBR            $C$C223
    1456                    ;*   1              NOP             1
    1457                    ;*   2              ; BRANCHCC OCCURS {$C$C223}       ; |104| 
    1458                    ;*----------------------------------------------------------------------------*
    1459 00000240           $C$L2:    ; PIPED LOOP PROLOG
    1460                    ;          EXCLUSIVE CPU CYCLES: 2
    1461                    
    1462 00000240 00038001             SPLOOP  1       ;2                ; (P) 
    1463 00000244 023fffa8  ||         MVK     .S1     0x7fff,A4
    1464                    
    1465                    ;** --------------------------------------------------------------------------*
    1466 00000248           $C$L3:    ; PIPED LOOP KERNEL
    1467 00000248           $C$DW$L$VLIB_disparity_SAD8_d$12$B:
    1468                    ;          EXCLUSIVE CPU CYCLES: 1
    1469 00000248 020c3654             STH     .D1T1   A4,*A3++          ; |104| (P) <0,0> 
    1470 0000024c 08034000             SPKERNEL 1,0
    1471 00000250           $C$DW$L$VLIB_disparity_SAD8_d$12$E:
    1472                    ;** --------------------------------------------------------------------------*
    1473 00000250           $C$L4:    ; PIPED LOOP EPILOG
    1474                    ;          EXCLUSIVE CPU CYCLES: 1
    1475                    ;** --------------------------------------------------------------------------*
    1476 00000250           $C$L5:    
    1477                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 104,
    1478 00000250           $C$DW$L$VLIB_disparity_SAD8_d$14$B:
    1479                    ;          EXCLUSIVE CPU CYCLES: 13
    1480                    ;**     -----------------------g7:
    1481                    ;** 106 -----------------------    v$1 = prm;
    1482                    ;** 106 -----------------------    idxIn = ((*U$12).width+1u)*wsDiv2+maxDispIdx;
    1483                    ;** 109 -----------------------    d = (*U$12).minDisp;
    1484                    ;** 109 -----------------------    if ( d > (*U$12).maxDisp ) goto g10;
    1485                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 109,
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   28

    1486                    ;----------------------------------------------------------------------
    1487                    ; 109 | for(d=prm[tpi].minDisp; d<=prm[tpi].maxDisp; d++)                      
    1488                    ;----------------------------------------------------------------------
    1489 00000250 01ace264             LDW     .D1T1   *+A11(28),A3      ; |109| 
    1490                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 109,
    1491 00000254 052cc264             LDW     .D1T1   *+A11(24),A10     ; |109| 
    1492                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 106,
    1493 00000258 022c8264             LDW     .D1T1   *+A11(16),A4      ; |106| 
    1494 0000025c 02bd82e4             LDW     .D2T1   *+SP(48),A5       ; |106| 
    1495 00000260 0fbdc2e4             LDW     .D2T1   *+SP(56),A31
    1496 00000264     fcdd             LDW     .D2T2   *+SP(28),B5       ; |106| 
    1497                    
    1498 00000268 000d48f8             CMPGT   .L1     A10,A3,A0         ; |109| 
    1499 00000266     ce3d  ||         LDW     .D2T1   *+SP(72),A3
    1500                    
    1501 0000026c c0001791     [ A0]   B       .S1     $C$L7             ; |109| 
    1502 00000270 02102058  ||         ADD     .L1     1,A4,A4           ; |106| 
    1503                    
    1504 00000274 0210a800             MPY32   .M1     A5,A4,A4          ; |106| 
    1505 00000278 00004000             NOP             3
    1506 00000280 0693e078             ADD     .L1     A31,A4,A13        ; |106| 
    1507                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 109,
    1508                               ; BRANCHCC OCCURS {$C$L7}         ; |109| 
    1509 00000284           $C$DW$L$VLIB_disparity_SAD8_d$14$E:
    1510                    ;** --------------------------------------------------------------------------*
    1511 00000284           $C$DW$L$VLIB_disparity_SAD8_d$15$B:
    1512                    ;          EXCLUSIVE CPU CYCLES: 8
    1513                    ;**     -----------------------    U$127 = maxWidth;
    1514                    ;**     -----------------------    U$137 = &pLeft[idxIn];
    1515                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
    1516                    
    1517 00000284 07346079             ADD     .L1     A3,A13,A14
    1518 00000290     8d3d  ||         LDW     .D2T1   *+SP(32),A3
    1519 0000028c 052c0fdb  ||         MV      .L2     B11,B10
    1520 00000288 0fa9a5e1  ||         SUB     .S1     A13,A10,A31       ; |112| 
    1521                    
    1522                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 112,
    1523                    ;----------------------------------------------------------------------
    1524                    ; 112 | VLIB_disparity_SAD_firstRow8_cn((uint8_t *)&pLeft[idxIn], (uint8_t *)&p
    1525                    ;     | Right[idxIn-d],                                                        
    1526                    ;----------------------------------------------------------------------
    1527 00000292     ee7d             LDW     .D2T1   *+SP(76),A7       ; |112| 
    1528 00000294     8eed             LDW     .D2T1   *+SP(80),A6       ; |112| 
    1529 00000296     beed             LDW     .D2T2   *+SP(84),B6       ; |112| 
    1530 00000298 043ee2e6             LDW     .D2T2   *+SP(92),B8       ; |112| 
    1531                    
    1532 000002a4 01947078             ADD     .L1X    B5,A3,A3          ; |112| 
    1533 000002a0 043ec2e5  ||         LDW     .D2T1   *+SP(88),A8       ; |112| 
    1534                    
    1535 000002a8 020cc264             LDW     .D1T1   *+A3(24),A4       ; |112| 
    1536 000002ac 02be02e4             LDW     .D2T1   *+SP(64),A5       ; |112| 
    1537 000002b0           $C$DW$L$VLIB_disparity_SAD8_d$15$E:
    1538                    ;*----------------------------------------------------------------------------*
    1539                    ;*   SOFTWARE PIPELINE INFORMATION
    1540                    ;*      Disqualified loop: Loop contains a call
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   29

    1541                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1542                    ;*----------------------------------------------------------------------------*
    1543 000002b0           $C$L6:    
    1544 000002b0           $C$DW$L$VLIB_disparity_SAD8_d$16$B:
    1545                    ;          EXCLUSIVE CPU CYCLES: 10
    1546                    ;**     -----------------------g9:
    1547                    ;** 112 -----------------------    C$20 = U$11+v$1;
    1548                    ;** 112 -----------------------    VLIB_disparity_SAD_firstRow8_cn(U$137, idxIn-(unsigned)d+pRight, ((
    1549                    ;** 109 -----------------------    v$1 = prm;
    1550                    ;** 109 -----------------------    if ( (*U$12).maxDisp >= (++d) ) goto g9;
    1551 000002b0 060d0266             LDW     .D1T2   *+A3(32),B12      ; |112| 
    1552 000002b4 060c8264             LDW     .D1T1   *+A3(16),A12      ; |112| 
    1553 000002b8 01fce078             ADD     .L1     A7,A31,A3         ; |112| 
    1554 000002bc 00000000             NOP             1
    1555                    $C$DW$206       .dwtag  DW_TAG_TI_branch
    1556                            .dwattr $C$DW$206, DW_AT_low_pc(0x04)
    1557                            .dwattr $C$DW$206, DW_AT_name("VLIB_disparity_SAD_firstRow8_cn")
    1558                            .dwattr $C$DW$206, DW_AT_TI_call
    1559                    
    1560 000002c0 021140f9             SUB     .L1     A10,A4,A4         ; |112| 
    1561 000002c4 00000010! ||         CALL    .S1     VLIB_disparity_SAD_firstRow8_cn ; |112| 
    1562                    
    1563 000002c8 0210a800             MPY32   .M1     A5,A4,A4          ; |112| 
    1564 000002cc 020c1fda             MV      .L2X    A3,B4             ; |112| 
    1565 000002d0 01872162             ADDKPC  .S2     $C$RL12,B3,1      ; |112| 
    1566                    
    1567 000002d4 03189a41             ADDAH   .D1     A6,A4,A6          ; |112| 
    1568 000002d8 02380fd8  ||         MV      .L1     A14,A4            ; |112| 
    1569                    
    1570 000002dc           $C$RL12:   ; CALL OCCURS {VLIB_disparity_SAD_firstRow8_cn} {0}  ; |112| 
    1571 000002dc           $C$DW$L$VLIB_disparity_SAD8_d$16$E:
    1572                    ;** --------------------------------------------------------------------------*
    1573 000002dc           $C$DW$L$VLIB_disparity_SAD8_d$17$B:
    1574                    ;          EXCLUSIVE CPU CYCLES: 12
    1575                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 109,
    1576 000002dc 01ace264             LDW     .D1T1   *+A11(28),A3      ; |109| 
    1577 000002e0 02bce2e6             LDW     .D2T2   *+SP(28),B5       ; |109| 
    1578 000002e4 05282058             ADD     .L1     1,A10,A10         ; |109| 
    1579 000002e8     2c6e             NOP             2
    1580                    
    1581 000002ec 00286af8             CMPLT   .L1     A3,A10,A0         ; |109| 
    1582 000002ea     8d3d  ||         LDW     .D2T1   *+SP(32),A3
    1583                    
    1584 000002f0 dffffa11     [!A0]   B       .S1     $C$L6             ; |109| 
    1585 000002f4 dfa9a0f9  || [!A0]   SUB     .L1     A13,A10,A31       ; |112| 
    1586 000002f8 d2be02e4  || [!A0]   LDW     .D2T1   *+SP(64),A5       ; |112| 
    1587                    
    1588                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 112,
    1589                    ;----------------------------------------------------------------------
    1590                    ; 113 | (uint16_t*)&pCost[(d-prm[tpi].minDisp)*padWidth],                      
    1591                    ; 114 | pMinCost, pScratch, pDisparity,                                        
    1592                    ; 115 | d,                                                                     
    1593                    ; 116 | maxWidth,                                                              
    1594                    ; 117 | prm[tpi].width,                                                        
    1595                    ; 118 | prm[tpi].windowSize);                                                  
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   30

    1596                    ;----------------------------------------------------------------------
    1597 00000300 d3be62e4     [!A0]   LDW     .D2T1   *+SP(76),A7       ; |112| 
    1598 00000304 d33e82e4     [!A0]   LDW     .D2T1   *+SP(80),A6       ; |112| 
    1599 00000308 d43ec2e4     [!A0]   LDW     .D2T1   *+SP(88),A8       ; |112| 
    1600                    
    1601 00000310 01947078             ADD     .L1X    B5,A3,A3          ; |112| 
    1602 0000030c d43ee2e7  || [!A0]   LDW     .D2T2   *+SP(92),B8       ; |112| 
    1603                    
    1604 00000314 d20cc265     [!A0]   LDW     .D1T1   *+A3(24),A4       ; |112| 
    1605 00000318 d33ea2e6  || [!A0]   LDW     .D2T2   *+SP(84),B6       ; |112| 
    1606                    
    1607                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 109,
    1608                               ; BRANCHCC OCCURS {$C$L6}         ; |109| 
    1609 0000031c           $C$DW$L$VLIB_disparity_SAD8_d$17$E:
    1610                    ;** --------------------------------------------------------------------------*
    1611 0000031c           $C$L7:    
    1612 0000031c           $C$DW$L$VLIB_disparity_SAD8_d$18$B:
    1613                    ;          EXCLUSIVE CPU CYCLES: 12
    1614                    ;**     -----------------------g10:
    1615                    ;** 122 -----------------------    if ( outHeight < 2u ) goto g19;
    1616 0000031c 01bde2e4             LDW     .D2T1   *+SP(60),A3
    1617 00000320     6c6e             NOP             4
    1618                    
    1619 00000324 000c49d9             CMPLTU  .L1     A3,2,A0           ; |122| 
    1620 00000322     fdc1  ||         SUB     .L2X    A3,1,B4           ; |124| 
    1621 00000328 01bd82e4  ||         LDW     .D2T1   *+SP(48),A3       ; |124| 
    1622                    
    1623 0000032c c0f86121     [ A0]   BNOP    .S1     $C$L15,3          ; |122| 
    1624 00000330 dfbd82e4  || [!A0]   LDW     .D2T1   *+SP(48),A31
    1625                    
    1626 00000334 d1bf22f4     [!A0]   STW     .D2T1   A3,*+SP(100)
    1627 00000338 01bd02e4             LDW     .D2T1   *+SP(32),A3
    1628                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 122,
    1629                    ;----------------------------------------------------------------------
    1630                    ; 122 | for(y=1; y<outHeight; y++)                                             
    1631                    ;----------------------------------------------------------------------
    1632                               ; BRANCHCC OCCURS {$C$L15}        ; |122| 
    1633 00000340           $C$DW$L$VLIB_disparity_SAD8_d$18$E:
    1634                    ;** --------------------------------------------------------------------------*
    1635 00000340           $C$DW$L$VLIB_disparity_SAD8_d$19$B:
    1636                    ;          EXCLUSIVE CPU CYCLES: 9
    1637                    ;**     -----------------------    U$148 = wsDiv2;
    1638                    ;** 124 -----------------------    L$2 = outHeight-1u;
    1639                    ;** 122 -----------------------    y = 1;
    1640                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    1641                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
    1642                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 122,
    1643 00000340 0704a358             MVK     .L1     0x1,A14           ; |122| 
    1644                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 124,
    1645                    ;----------------------------------------------------------------------
    1646                    ; 124 | idxIn  = (y+wsDiv2)*prm[tpi].width+wsDiv2+maxDispIdx; /* Initialize off
    1647                    ;     | set into the input images */                                           
    1648                    ;----------------------------------------------------------------------
    1649 00000344     8e0d             LDW     .D2T1   *+SP(64),A0       ; |124| 
    1650 00000346     dd45             STW     .D2T2   B4,*+SP(40)       ; |124| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   31

    1651 00000348     8e5d             LDW     .D2T1   *+SP(64),A5       ; |124| 
    1652 0000034a     72e0             ADD     .L1X    B5,A3,A6          ; |124| 
    1653 0000034c 02188264             LDW     .D1T1   *+A6(16),A4       ; |124| 
    1654 00000350 0ebdc2e4             LDW     .D2T1   *+SP(56),A29      ; |124| 
    1655 00000354 0f3f22e4             LDW     .D2T1   *+SP(100),A30
    1656 00000358 01bbe078             ADD     .L1     A31,A14,A3        ; |124| 
    1657 00000360           $C$DW$L$VLIB_disparity_SAD8_d$19$E:
    1658                    ;** --------------------------------------------------------------------------*
    1659                    ;**   BEGIN LOOP $C$L8
    1660                    ;** --------------------------------------------------------------------------*
    1661 00000360           $C$L8:    
    1662                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 122,
    1663 00000360           $C$DW$L$VLIB_disparity_SAD8_d$20$B:
    1664                    ;          EXCLUSIVE CPU CYCLES: 7
    1665                    ;**     -----------------------g12:
    1666                    ;** 124 -----------------------    U$122 = U$11+v$1;
    1667                    ;** 124 -----------------------    idxIn = ((unsigned)y+wsDiv2)*(*U$122).width+U$148+maxDispIdx;
    1668                    ;** 125 -----------------------    idxOut = y*padWidth;
    1669                    ;** 128 -----------------------    if ( !padWidth ) goto g15;
    1670 00000360 c68013a2     [ A0]   MVC     .S2X    A0,ILC
    1671                    
    1672 00000364 d00c4121     [!A0]   BNOP    .S1     $C$L12,2          ; |128| 
    1673 00000368 018c8800  ||         MPY32   .M1     A4,A3,A3          ; |124| 
    1674                    
    1675                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 125,
    1676                    ;----------------------------------------------------------------------
    1677                    ; 125 | idxOut = y*padWidth;                                  /* Initialize off
    1678                    ;     | set into the output disparity */                                       
    1679                    ;----------------------------------------------------------------------
    1680 0000036c 02b8a800             MPY32   .M1     A5,A14,A5         ; |125| 
    1681                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 124,
    1682 00000370 018fc078             ADD     .L1     A30,A3,A3         ; |124| 
    1683                    
    1684 00000374 078fa079             ADD     .L1     A29,A3,A15        ; |124| 
    1685 00000378 c1bea2e4  || [ A0]   LDW     .D2T1   *+SP(84),A3       ; |128| 
    1686                    
    1687                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 128,
    1688                    ;----------------------------------------------------------------------
    1689                    ; 128 | for(i=0; i<padWidth; i++) pMinCost[i] = 0x7FFF;                        
    1690                    ;----------------------------------------------------------------------
    1691                               ; BRANCHCC OCCURS {$C$L12}        ; |128| 
    1692 0000037c           $C$DW$L$VLIB_disparity_SAD8_d$20$E:
    1693                    ;** --------------------------------------------------------------------------*
    1694                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 128,
    1695 0000037c           $C$DW$L$VLIB_disparity_SAD8_d$21$B:
    1696                    ;          EXCLUSIVE CPU CYCLES: 3
    1697                    ;**     -----------------------    K$105 = 32767;
    1698                    ;**     -----------------------    U$107 = pMinCost;
    1699                    ;** 128 -----------------------    L$3 = padWidth;
    1700                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    1701                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    1702                    ;**     -----------------------g14:
    1703                    ;** 128 -----------------------    *U$107++ = K$105;
    1704                    ;** 128 -----------------------    if ( L$3 = L$3-1 ) goto g14;
    1705 0000037c 00004000             NOP             3
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   32

    1706 00000380           $C$DW$L$VLIB_disparity_SAD8_d$21$E:
    1707                    ;*----------------------------------------------------------------------------*
    1708                    ;*   SOFTWARE PIPELINE INFORMATION
    1709                    ;*
    1710                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparit
    1711                    ;*      Loop source line                 : 128
    1712                    ;*      Loop opening brace source line   : 128
    1713                    ;*      Loop closing brace source line   : 128
    1714                    ;*      Known Minimum Trip Count         : 1                    
    1715                    ;*      Known Max Trip Count Factor      : 1
    1716                    ;*      Loop Carried Dependency Bound(^) : 0
    1717                    ;*      Unpartitioned Resource Bound     : 1
    1718                    ;*      Partitioned Resource Bound(*)    : 1
    1719                    ;*      Resource Partition:
    1720                    ;*                                A-side   B-side
    1721                    ;*      .L units                     0        0     
    1722                    ;*      .S units                     0        0     
    1723                    ;*      .D units                     1*       0     
    1724                    ;*      .M units                     0        0     
    1725                    ;*      .X cross paths               0        0     
    1726                    ;*      .T address paths             1*       0     
    1727                    ;*      Long read paths              0        0     
    1728                    ;*      Long write paths             0        0     
    1729                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    1730                    ;*      Addition ops (.LSD)          0        0     (.L or .S or .D unit)
    1731                    ;*      Bound(.L .S .LS)             0        0     
    1732                    ;*      Bound(.L .S .D .LS .LSD)     1*       0     
    1733                    ;*
    1734                    ;*      Searching for software pipeline schedule at ...
    1735                    ;*         ii = 1  Schedule found with 2 iterations in parallel
    1736                    ;*
    1737                    ;*      Register Usage Table:
    1738                    ;*          +-----------------------------------------------------------------+
    1739                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    1740                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    1741                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    1742                    ;*          |--------------------------------+--------------------------------|
    1743                    ;*       0: |   **                           |                                |
    1744                    ;*          +-----------------------------------------------------------------+
    1745                    ;*
    1746                    ;*      Done
    1747                    ;*
    1748                    ;*      Loop will be splooped
    1749                    ;*      Collapsed epilog stages       : 0
    1750                    ;*      Collapsed prolog stages       : 0
    1751                    ;*      Minimum required memory pad   : 0 bytes
    1752                    ;*
    1753                    ;*      Minimum safe trip count       : 1
    1754                    ;*      Min. prof. trip count  (est.) : 2
    1755                    ;*
    1756                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.000, max 0.000 }
    1757                    ;*      Mem bank perf. penalty (est.) : 0.0%
    1758                    ;*
    1759                    ;*
    1760                    ;*      Total cycles (est.)         : 1 + trip_cnt * 1        
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   33

    1761                    ;*----------------------------------------------------------------------------*
    1762                    ;*        SINGLE SCHEDULED ITERATION
    1763                    ;*
    1764                    ;*        $C$C197:
    1765                    ;*   0              STH     .D1T1   A4,*A3++          ; |128| 
    1766                    ;*     ||           SPBR            $C$C197
    1767                    ;*   1              NOP             1
    1768                    ;*   2              ; BRANCHCC OCCURS {$C$C197}       ; |128| 
    1769                    ;*----------------------------------------------------------------------------*
    1770 00000380           $C$L9:    ; PIPED LOOP PROLOG
    1771                    ;          EXCLUSIVE CPU CYCLES: 2
    1772                    
    1773 00000380 00038001             SPLOOP  1       ;2                ; (P) 
    1774 00000384 023fffa8  ||         MVK     .S1     0x7fff,A4
    1775                    
    1776                    ;** --------------------------------------------------------------------------*
    1777 00000388           $C$L10:    ; PIPED LOOP KERNEL
    1778 00000388           $C$DW$L$VLIB_disparity_SAD8_d$23$B:
    1779                    ;          EXCLUSIVE CPU CYCLES: 1
    1780 00000388 020c3654             STH     .D1T1   A4,*A3++          ; |128| (P) <0,0> 
    1781 0000038c 08034000             SPKERNEL 1,0
    1782 00000390           $C$DW$L$VLIB_disparity_SAD8_d$23$E:
    1783                    ;** --------------------------------------------------------------------------*
    1784 00000390           $C$L11:    ; PIPED LOOP EPILOG
    1785                    ;          EXCLUSIVE CPU CYCLES: 1
    1786                    ;** --------------------------------------------------------------------------*
    1787 00000390           $C$L12:    
    1788                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 128,
    1789 00000390           $C$DW$L$VLIB_disparity_SAD8_d$25$B:
    1790                    ;          EXCLUSIVE CPU CYCLES: 13
    1791                    ;**     -----------------------g15:
    1792                    ;** 130 -----------------------    d = (*U$122).minDisp;
    1793                    ;** 130 -----------------------    if ( d > (*U$122).maxDisp ) goto g18;
    1794                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 130,
    1795                    ;----------------------------------------------------------------------
    1796                    ; 130 | for(d=prm[tpi].minDisp; d<=prm[tpi].maxDisp; d++)                      
    1797                    ;----------------------------------------------------------------------
    1798 00000390 0198e264             LDW     .D1T1   *+A6(28),A3       ; |130| 
    1799                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 130,
    1800                    ;----------------------------------------------------------------------
    1801                    ; 132 | VLIB_profile_start(vlib_KERNEL_OPT);                                   
    1802                    ; 133 | VLIB_disparity_SAD8((uint8_t *)&pLeft[idxIn], (uint8_t *)&pRight[idxIn-
    1803                    ;     | d],                                                                    
    1804                    ; 134 |                     (uint16_t*)&pCost[(d-prm[tpi].minDisp)*padWidth],  
    1805                    ; 135 |                      pMinCost, (int8_t *)&pDisparity[idxOut],          
    1806                    ; 136 |                      d,                                                
    1807                    ; 137 |                      maxWidth,                                         
    1808                    ; 138 |                      prm[tpi].width,                                   
    1809                    ; 139 |                      prm[tpi].windowSize);                             
    1810                    ;----------------------------------------------------------------------
    1811 00000394 0698c264             LDW     .D1T1   *+A6(24),A13      ; |130| 
    1812 00000398     ce4d             LDW     .D2T1   *+SP(72),A4
    1813 0000039a     4c6e             NOP             3
    1814                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 130,
    1815 000003a0 000da8f8             CMPGT   .L1     A13,A3,A0         ; |130| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   34

    1816                    
    1817 000003a4 c0988121     [ A0]   BNOP    .S1     $C$L14,4          ; |130| 
    1818 000003a8 d1bee2e5  || [!A0]   LDW     .D2T1   *+SP(92),A3
    1819 000003ac 023c8078  ||         ADD     .L1     A4,A15,A4
    1820                    
    1821 000003b0 d1946078     [!A0]   ADD     .L1     A3,A5,A3
    1822                               ; BRANCHCC OCCURS {$C$L14}        ; |130| 
    1823 000003b4           $C$DW$L$VLIB_disparity_SAD8_d$25$E:
    1824                    ;** --------------------------------------------------------------------------*
    1825 000003b4           $C$DW$L$VLIB_disparity_SAD8_d$26$B:
    1826                    ;          EXCLUSIVE CPU CYCLES: 1
    1827                    ;**     -----------------------    U$127 = maxWidth;
    1828                    ;**     -----------------------    U$137 = &pLeft[idxIn];
    1829                    ;**     -----------------------    U$163 = &pDisparity[idxOut];
    1830                    ;**     -----------------------    K$173 = &cycles[0];
    1831                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
    1832                    
    1833 000003b4 052c1fd9             MV      .L1X    B11,A10
    1834 000003b8     9647  ||         MV      .L2X    A4,B12
    1835 000003ba     ad35  ||         STW     .D2T1   A3,*+SP(36)
    1836                    
    1837 000003c0           $C$DW$L$VLIB_disparity_SAD8_d$26$E:
    1838                    ;*----------------------------------------------------------------------------*
    1839                    ;*   SOFTWARE PIPELINE INFORMATION
    1840                    ;*      Disqualified loop: Loop contains a call
    1841                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1842                    ;*      Disqualified loop: Loop contains a call
    1843                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1844                    ;*      Disqualified loop: Loop contains a call
    1845                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1846                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1847                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1848                    ;*      Disqualified loop: Loop contains a call
    1849                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1850                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1851                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1852                    ;*      Disqualified loop: Loop contains a call
    1853                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1854                    ;*----------------------------------------------------------------------------*
    1855 000003c0           $C$L13:    
    1856 000003c0           $C$DW$L$VLIB_disparity_SAD8_d$27$B:
    1857                    ;          EXCLUSIVE CPU CYCLES: 6
    1858                    ;**     -----------------------g17:
    1859                    ;** 137 -----------------------    act_kernel = 0;  // [15]
    1860                    ;** 140 -----------------------    VLIB_cache_inval();  // [15]
    1861                    ;** 143 -----------------------    initStack(getSP());  // [15]
    1862                    ;** 146 -----------------------    beg_count = _itoll(TSCH, TSCL);  // [15]
    1863                    ;** 133 -----------------------    VLIB_disparity_SAD8(U$137, idxIn-(unsigned)d+pRight, ((unsigned)d-(
    1864                    ;** 153 -----------------------    v$2 = _itoll(TSCH, TSCL);  // [16]
    1865                    ;** 153 -----------------------    end_count = v$2;  // [16]
    1866                    ;** 156 -----------------------    C$19 = act_kernel;  // [16]
    1867                    ;** 156 -----------------------    *((C$19<<3)+K$173) = *((C$19<<3)+K$173)+(v$2-(beg_count+overhead));
    1868                    ;** 159 -----------------------    setStackDepth();  // [16]
    1869                    ;** 130 -----------------------    v$1 = prm;
    1870                    ;** 130 -----------------------    if ( (*U$12).maxDisp >= (++d) ) goto g17;
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   35

    1871                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLIB_profile.h",line 140
    1872                    ;----------------------------------------------------------------------
    1873                    ; 140 | VLIB_profile_stop();                                                   
    1874                    ;----------------------------------------------------------------------
    1875                    $C$DW$207       .dwtag  DW_TAG_TI_branch
    1876                            .dwattr $C$DW$207, DW_AT_low_pc(0x00)
    1877                            .dwattr $C$DW$207, DW_AT_name("VLIB_cache_inval")
    1878                            .dwattr $C$DW$207, DW_AT_TI_call
    1879 000003c0 00000010!            CALL    .S1     VLIB_cache_inval  ; |140| 
    1880 000003c4 0280002a!            MVKL    .S2     act_kernel,B5
    1881 000003c8 0280006a!            MVKH    .S2     act_kernel,B5
    1882                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLIB_profile.h",line 137
    1883 000003cc     0627             ZERO    .L2     B4                ; |137| 
    1884 000003ce     10c5             STW     .D2T2   B4,*B5            ; |137| 
    1885                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLIB_profile.h",line 140
    1886 000003d0 01850162             ADDKPC  .S2     $C$RL13,B3,0      ; |140| 
    1887                    $C$RL13:   ; CALL OCCURS {VLIB_cache_inval} {0}  ; |140| 
    1888                    $C$DW$L$VLIB_disparity_SAD8_d$27$E:
    1889                    ;** --------------------------------------------------------------------------*
    1890                    $C$DW$L$VLIB_disparity_SAD8_d$28$B:
    1891                    ;          EXCLUSIVE CPU CYCLES: 54
    1892                    $C$DW$208       .dwtag  DW_TAG_TI_branch
    1893                            .dwattr $C$DW$208, DW_AT_low_pc(0x00)
    1894                            .dwattr $C$DW$208, DW_AT_name("getSP")
    1895                            .dwattr $C$DW$208, DW_AT_TI_call
    1896 000003d4 10000012!            CALLP   .S2     getSP,B3
    1897                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLIB_profile.h",line 143
    1898                    $C$RL14:   ; CALL OCCURS {getSP} {0}         ; |143| 
    1899                    $C$DW$209       .dwtag  DW_TAG_TI_branch
    1900                            .dwattr $C$DW$209, DW_AT_low_pc(0x00)
    1901                            .dwattr $C$DW$209, DW_AT_name("initStack")
    1902                            .dwattr $C$DW$209, DW_AT_TI_call
    1903 000003d8 10000012!            CALLP   .S2     initStack,B3
    1904 000003e0           $C$RL15:   ; CALL OCCURS {initStack} {0}     ; |143| 
    1905                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLIB_profile.h",line 146
    1906                    ;----------------------------------------------------------------------
    1907                    ; 147 | memset(pDisparity_cn, 0, outSize * sizeof(int8_t));                    
    1908                    ; 148 | for(i=0; i<padWidth; i++) pMinCost[i] = 0x7FFF;                        
    1909                    ; 150 | idxIn = wsDiv2*prm[tpi].width+wsDiv2+maxDispIdx; /* Initialize offset i
    1910                    ;     | nto the input images */                                                
    1911                    ;----------------------------------------------------------------------
    1912 000003e0 022803e2             MVC     .S2     TSCL,B4           ; |146| 
    1913 000003e4 02ac03e2             MVC     .S2     TSCH,B5           ; |146| 
    1914                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 133,
    1915 000003e8 01acc264             LDW     .D1T1   *+A11(24),A3      ; |133| 
    1916 000003ec 0fbe02e4             LDW     .D2T1   *+SP(64),A31      ; |133| 
    1917 000003f0 0ebe62e4             LDW     .D2T1   *+SP(76),A29      ; |133| 
    1918 000003f4 0f3e82e4             LDW     .D2T1   *+SP(80),A30      ; |133| 
    1919 000003f8 0300002a!            MVKL    .S2     beg_count,B6
    1920 000003fc 020da0f8             SUB     .L1     A13,A3,A4         ; |133| 
    1921 00000400 0313e800             MPY32   .M1     A31,A4,A6         ; |133| 
    1922 00000404 03b5e0f8             SUB     .L1     A15,A13,A7        ; |133| 
    1923                    
    1924 00000408 0300006b!            MVKH    .S2     beg_count,B6
    1925 0000040c 052c8267  ||         LDW     .D1T2   *+A11(16),B10     ; |133| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   36

    1926 00000410 043d22e5  ||         LDW     .D2T1   *+SP(36),A8       ; |133| 
    1927 00000414 019fa078  ||         ADD     .L1     A29,A7,A3         ; |133| 
    1928                    
    1929 00000418 021803c7             STDW    .D2T2   B5:B4,*B6         ; |146| 
    1930 0000041c 062d0265  ||         LDW     .D1T1   *+A11(32),A12     ; |133| 
    1931 00000420 04341fda  ||         MV      .L2X    A13,B8            ; |133| 
    1932                    
    1933                    $C$DW$210       .dwtag  DW_TAG_TI_branch
    1934                            .dwattr $C$DW$210, DW_AT_low_pc(0x00)
    1935                            .dwattr $C$DW$210, DW_AT_name("VLIB_disparity_SAD8")
    1936                            .dwattr $C$DW$210, DW_AT_TI_call
    1937                    
    1938 00000424 10000013!            CALLP   .S2     VLIB_disparity_SAD8,B3
    1939 00000428     beed  ||         LDW     .D2T2   *+SP(84),B6       ; |133| 
    1940 0000042c 0378da41  ||         ADDAH   .D1     A30,A6,A6         ; |133| 
    1941 0000042a     91c7  ||         MV      .L2X    A3,B4             ; |133| 
    1942 00000430 02301fd8  ||         MV      .L1X    B12,A4            ; |133| 
    1943                    
    1944 00000434           $C$RL16:   ; CALL OCCURS {VLIB_disparity_SAD8} {0}  ; |133| 
    1945                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLIB_profile.h",line 153
    1946                    ;----------------------------------------------------------------------
    1947                    ; 153 | for(d=prm[tpi].minDisp; d<=prm[tpi].maxDisp; d++)                      
    1948                    ;----------------------------------------------------------------------
    1949 00000434 022803e2             MVC     .S2     TSCL,B4           ; |153| 
    1950 00000438 02ac03e2             MVC     .S2     TSCH,B5           ; |153| 
    1951 00000440 0300002a!            MVKL    .S2     overhead,B6
    1952                    
    1953 00000444 01800029!            MVKL    .S1     act_kernel,A3
    1954 00000448 0380002a! ||         MVKL    .S2     beg_count,B7
    1955                    
    1956 0000044c 01800069!            MVKH    .S1     act_kernel,A3
    1957 00000450 0380006a! ||         MVKH    .S2     beg_count,B7
    1958                    
    1959 00000454 018c0265             LDW     .D1T1   *A3,A3            ; |156| 
    1960 00000458 0300006b! ||         MVKH    .S2     overhead,B6
    1961 0000045c 041c03e6  ||         LDDW    .D2T2   *B7,B9:B8         ; |156| 
    1962                    
    1963                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLIB_profile.h",line 156
    1964                    ;----------------------------------------------------------------------
    1965                    ; 156 | VLIB_disparity_SAD_firstRow8_cn((uint8_t *)&pLeft[idxIn], (uint8_t *)&p
    1966                    ;     | Right[idxIn-d],                                                        
    1967                    ; 157 |                              (uint16_t*)&pCost[(d-prm[tpi].minDisp)*pad
    1968                    ;     | Width],                                                                
    1969                    ; 158 |                              pMinCost, pScratch, pDisparity_cn,        
    1970                    ;----------------------------------------------------------------------
    1971 00000460 081803e6             LDDW    .D2T2   *B6,B17:B16       ; |156| 
    1972 00000464 02000028!            MVKL    .S1     cycles,A4
    1973 00000468 02000068!            MVKH    .S1     cycles,A4
    1974 0000046c     0c6e             NOP             1
    1975 0000046e     646c             LDDW    .D1T1   *+A4[A3],A7:A6    ; |156| 
    1976 00000470 0322057a             ADDU    .L2     B16,B8,B7:B6      ; |156| 
    1977 00000474 0444e07a             ADD     .L2     B7,B17,B8         ; |156| 
    1978                    
    1979 00000478 042501e3             ADD     .S2     B8,B9,B8          ; |156| 
    1980 00000480 031885fa  ||         SUBU    .L2     B4,B6,B7:B6       ; |156| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   37

    1981                    
    1982 00000484 0fa0a0fb             SUB     .L2     B5,B8,B31         ; |156| 
    1983 00000488 039f184a  ||         EXT     .S2     B7,24,24,B7       ; |156| 
    1984                    
    1985 0000048c 0218d579             ADDU    .L1X    A6,B6,A5:A4       ; |156| 
    1986 00000490 031fe07a  ||         ADD     .L2     B31,B7,B6         ; |156| 
    1987                    
    1988 0000049c 029ca078             ADD     .L1     A5,A7,A5          ; |156| 
    1989 00000498 03000029! ||         MVKL    .S1     cycles,A6
    1990 00000494 0800002b! ||         MVKL    .S2     end_count,B16
    1991                    
    1992 000004a8     b350             ADD     .L1X    A5,B6,A5          ; |156| 
    1993 000004a4 03000069! ||         MVKH    .S1     cycles,A6
    1994 000004a0 0800006b! ||         MVKH    .S2     end_count,B16
    1995                    
    1996                    $C$DW$211       .dwtag  DW_TAG_TI_branch
    1997                            .dwattr $C$DW$211, DW_AT_low_pc(0x00)
    1998                            .dwattr $C$DW$211, DW_AT_name("setStackDepth")
    1999                            .dwattr $C$DW$211, DW_AT_TI_call
    2000                    
    2001 000004ac 10000013!            CALLP   .S2     setStackDepth,B3
    2002 000004aa     6544  ||         STDW    .D1T1   A5:A4,*+A6[A3]    ; |156| 
    2003 000004b0 024003c6  ||         STDW    .D2T2   B5:B4,*B16        ; |153| 
    2004                    
    2005                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLIB_profile.h",line 159
    2006                    ;----------------------------------------------------------------------
    2007                    ; 159 | d,                                                                     
    2008                    ; 160 | maxWidth,                                                              
    2009                    ; 161 | prm[tpi].width,                                                        
    2010                    ; 162 | prm[tpi].windowSize);                                                  
    2011                    ;----------------------------------------------------------------------
    2012 000004b4           $C$RL17:   ; CALL OCCURS {setStackDepth} {0}  ; |159| 
    2013 000004b4           $C$DW$L$VLIB_disparity_SAD8_d$28$E:
    2014                    ;** --------------------------------------------------------------------------*
    2015 000004b4           $C$DW$L$VLIB_disparity_SAD8_d$29$B:
    2016                    ;          EXCLUSIVE CPU CYCLES: 12
    2017                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 130,
    2018 000004b4 01ace264             LDW     .D1T1   *+A11(28),A3      ; |130| 
    2019 000004b8 02bce2e6             LDW     .D2T2   *+SP(28),B5       ; |130| 
    2020 000004c0 06b42058             ADD     .L1     1,A13,A13         ; |130| 
    2021 000004c4 00002000             NOP             2
    2022 000004c8 00346af8             CMPLT   .L1     A3,A13,A0         ; |130| 
    2023 000004cc df80a120     [!A0]   BNOP    .S1     $C$L13,5          ; |130| 
    2024                               ; BRANCHCC OCCURS {$C$L13}        ; |130| 
    2025 000004d0           $C$DW$L$VLIB_disparity_SAD8_d$29$E:
    2026                    ;** --------------------------------------------------------------------------*
    2027 000004d0           $C$L14:    
    2028 000004d0           $C$DW$L$VLIB_disparity_SAD8_d$30$B:
    2029                    ;          EXCLUSIVE CPU CYCLES: 12
    2030                    ;**     -----------------------g18:
    2031                    ;** 122 -----------------------    ++y;
    2032                    ;** 122 -----------------------    if ( L$2 = L$2-1 ) goto g12;
    2033 000004d0     dd4d             LDW     .D2T2   *+SP(40),B4
    2034 000004d2     8d3d             LDW     .D2T1   *+SP(32),A3
    2035                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 122,
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   38

    2036 000004d4 07382058             ADD     .L1     1,A14,A14         ; |122| 
    2037 000004d8     2c6e             NOP             2
    2038                    
    2039 000004da     fe00             SUB     .L1X    B4,1,A0           ; |122| 
    2040 000004e0     ee41  ||         SUB     .L2     B4,1,B4           ; |122| 
    2041                    
    2042 000004e8 cfffd010     [ A0]   B       .S1     $C$L8             ; |122| 
    2043 000004e4 cfbd82e5  || [ A0]   LDW     .D2T1   *+SP(48),A31
    2044 000004e2     4046  ||         MV      .L1     A0,A2             ; guard predicate rewrite
    2045                    
    2046 000004ec a3147079     [ A2]   ADD     .L1X    B5,A3,A6          ; |124| 
    2047 000004f0 c03e02e4  || [ A0]   LDW     .D2T1   *+SP(64),A0       ; |124| 
    2048                    
    2049 000004f4 a2188265     [ A2]   LDW     .D1T1   *+A6(16),A4       ; |124| 
    2050 000004f8 023d42f6  ||         STW     .D2T2   B4,*+SP(40)       ; |122| 
    2051                    
    2052 00000500 af3f22e4     [ A2]   LDW     .D2T1   *+SP(100),A30
    2053                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 124,
    2054 00000504 aebdc2e4     [ A2]   LDW     .D2T1   *+SP(56),A29      ; |124| 
    2055                    
    2056 00000508 a1bbe079     [ A2]   ADD     .L1     A31,A14,A3        ; |124| 
    2057 0000050c a2be02e4  || [ A2]   LDW     .D2T1   *+SP(64),A5       ; |124| 
    2058                    
    2059                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 122,
    2060                               ; BRANCHCC OCCURS {$C$L8}         ; |122| 
    2061 00000510           $C$DW$L$VLIB_disparity_SAD8_d$30$E:
    2062                    ;** --------------------------------------------------------------------------*
    2063 00000510           $C$L15:    
    2064 00000510           $C$DW$L$VLIB_disparity_SAD8_d$31$B:
    2065                    ;          EXCLUSIVE CPU CYCLES: 7
    2066                    ;**     -----------------------g19:
    2067                    ;** 147 -----------------------    memset((void *)pDisparity_cn, 0, outSize);
    2068                    ;** 148 -----------------------    if ( !padWidth ) goto g22;
    2069                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 147,
    2070 00000510     8f4d             LDW     .D2T1   *+SP(96),A4       ; |147| 
    2071                    $C$DW$212       .dwtag  DW_TAG_TI_branch
    2072                            .dwattr $C$DW$212, DW_AT_low_pc(0x00)
    2073                            .dwattr $C$DW$212, DW_AT_name("memset")
    2074                            .dwattr $C$DW$212, DW_AT_TI_call
    2075                    
    2076 00000514 10000013!            CALLP   .S2     memset,B3
    2077 00000512     ae6d  ||         LDW     .D2T1   *+SP(68),A6
    2078 00000518     0627  ||         ZERO    .L2     B4                ; |147| 
    2079                    
    2080 0000051a           $C$RL18:   ; CALL OCCURS {memset} {0}        ; |147| 
    2081 0000051a           $C$DW$L$VLIB_disparity_SAD8_d$31$E:
    2082                    ;** --------------------------------------------------------------------------*
    2083 0000051a           $C$DW$L$VLIB_disparity_SAD8_d$32$B:
    2084                    ;          EXCLUSIVE CPU CYCLES: 11
    2085 0000051a     8e0d             LDW     .D2T1   *+SP(64),A0       ; |147| 
    2086 00000520     6c6e             NOP             4
    2087                    
    2088 00000522     a43a     [!A0]   BNOP    .S1     $C$L19,5          ; |148| 
    2089 00000524 c1bea2e5  || [ A0]   LDW     .D2T1   *+SP(84),A3       ; |148| 
    2090 00000528 c68013a2  || [ A0]   MVC     .S2X    A0,ILC
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   39

    2091                    
    2092                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 148,
    2093                               ; BRANCHCC OCCURS {$C$L19}        ; |148| 
    2094 0000052c           $C$DW$L$VLIB_disparity_SAD8_d$32$E:
    2095                    ;** --------------------------------------------------------------------------*
    2096                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 148,
    2097 0000052c           $C$DW$L$VLIB_disparity_SAD8_d$33$B:
    2098                    ;**     -----------------------    K$105 = 32767;
    2099                    ;**     -----------------------    U$107 = pMinCost;
    2100                    ;** 148 -----------------------    L$4 = padWidth;
    2101                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    2102                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    2103                    ;**     -----------------------g21:
    2104                    ;** 148 -----------------------    *U$107++ = K$105;
    2105                    ;** 148 -----------------------    if ( L$4 = L$4-1 ) goto g21;
    2106 0000052c           $C$DW$L$VLIB_disparity_SAD8_d$33$E:
    2107                    ;*----------------------------------------------------------------------------*
    2108                    ;*   SOFTWARE PIPELINE INFORMATION
    2109                    ;*
    2110                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparit
    2111                    ;*      Loop source line                 : 148
    2112                    ;*      Loop opening brace source line   : 148
    2113                    ;*      Loop closing brace source line   : 148
    2114                    ;*      Known Minimum Trip Count         : 1                    
    2115                    ;*      Known Max Trip Count Factor      : 1
    2116                    ;*      Loop Carried Dependency Bound(^) : 0
    2117                    ;*      Unpartitioned Resource Bound     : 1
    2118                    ;*      Partitioned Resource Bound(*)    : 1
    2119                    ;*      Resource Partition:
    2120                    ;*                                A-side   B-side
    2121                    ;*      .L units                     0        0     
    2122                    ;*      .S units                     0        0     
    2123                    ;*      .D units                     1*       0     
    2124                    ;*      .M units                     0        0     
    2125                    ;*      .X cross paths               0        0     
    2126                    ;*      .T address paths             1*       0     
    2127                    ;*      Long read paths              0        0     
    2128                    ;*      Long write paths             0        0     
    2129                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    2130                    ;*      Addition ops (.LSD)          0        0     (.L or .S or .D unit)
    2131                    ;*      Bound(.L .S .LS)             0        0     
    2132                    ;*      Bound(.L .S .D .LS .LSD)     1*       0     
    2133                    ;*
    2134                    ;*      Searching for software pipeline schedule at ...
    2135                    ;*         ii = 1  Schedule found with 2 iterations in parallel
    2136                    ;*
    2137                    ;*      Register Usage Table:
    2138                    ;*          +-----------------------------------------------------------------+
    2139                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    2140                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    2141                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    2142                    ;*          |--------------------------------+--------------------------------|
    2143                    ;*       0: |   **                           |                                |
    2144                    ;*          +-----------------------------------------------------------------+
    2145                    ;*
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   40

    2146                    ;*      Done
    2147                    ;*
    2148                    ;*      Loop will be splooped
    2149                    ;*      Collapsed epilog stages       : 0
    2150                    ;*      Collapsed prolog stages       : 0
    2151                    ;*      Minimum required memory pad   : 0 bytes
    2152                    ;*
    2153                    ;*      Minimum safe trip count       : 1
    2154                    ;*      Min. prof. trip count  (est.) : 2
    2155                    ;*
    2156                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.000, max 0.000 }
    2157                    ;*      Mem bank perf. penalty (est.) : 0.0%
    2158                    ;*
    2159                    ;*
    2160                    ;*      Total cycles (est.)         : 1 + trip_cnt * 1        
    2161                    ;*----------------------------------------------------------------------------*
    2162                    ;*        SINGLE SCHEDULED ITERATION
    2163                    ;*
    2164                    ;*        $C$C171:
    2165                    ;*   0              STH     .D1T1   A4,*A3++          ; |148| 
    2166                    ;*     ||           SPBR            $C$C171
    2167                    ;*   1              NOP             1
    2168                    ;*   2              ; BRANCHCC OCCURS {$C$C171}       ; |148| 
    2169                    ;*----------------------------------------------------------------------------*
    2170 0000052c           $C$L16:    ; PIPED LOOP PROLOG
    2171                    ;          EXCLUSIVE CPU CYCLES: 2
    2172                    
    2173 0000052c 00038001             SPLOOP  1       ;2                ; (P) 
    2174 00000530 023fffa8  ||         MVK     .S1     0x7fff,A4
    2175                    
    2176                    ;** --------------------------------------------------------------------------*
    2177 00000534           $C$L17:    ; PIPED LOOP KERNEL
    2178 00000534           $C$DW$L$VLIB_disparity_SAD8_d$35$B:
    2179                    ;          EXCLUSIVE CPU CYCLES: 1
    2180 00000534 020c3654             STH     .D1T1   A4,*A3++          ; |148| (P) <0,0> 
    2181 00000538 08034000             SPKERNEL 1,0
    2182 00000540           $C$DW$L$VLIB_disparity_SAD8_d$35$E:
    2183                    ;** --------------------------------------------------------------------------*
    2184 00000540           $C$L18:    ; PIPED LOOP EPILOG
    2185                    ;          EXCLUSIVE CPU CYCLES: 1
    2186                    ;** --------------------------------------------------------------------------*
    2187 00000540           $C$L19:    
    2188                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 148,
    2189 00000540           $C$DW$L$VLIB_disparity_SAD8_d$37$B:
    2190                    ;          EXCLUSIVE CPU CYCLES: 13
    2191                    ;**     -----------------------g22:
    2192                    ;** 150 -----------------------    v$1 = prm;
    2193                    ;** 150 -----------------------    idxIn = ((*U$12).width+1u)*wsDiv2+maxDispIdx;
    2194                    ;** 153 -----------------------    d = (*U$12).minDisp;
    2195                    ;** 153 -----------------------    if ( d > (*U$12).maxDisp ) goto g25;
    2196                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 153,
    2197 00000540 052cc264             LDW     .D1T1   *+A11(24),A10     ; |153| 
    2198                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 153,
    2199 00000544 022ce264             LDW     .D1T1   *+A11(28),A4      ; |153| 
    2200                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 150,
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   41

    2201 00000548 01ac8264             LDW     .D1T1   *+A11(16),A3      ; |150| 
    2202 0000054c 0fbd82e4             LDW     .D2T1   *+SP(48),A31      ; |150| 
    2203 00000550 0f3dc2e4             LDW     .D2T1   *+SP(56),A30
    2204 00000554 02bce2e6             LDW     .D2T2   *+SP(28),B5       ; |150| 
    2205                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 153,
    2206 00000558 001148f8             CMPGT   .L1     A10,A4,A0         ; |153| 
    2207                    
    2208 0000055c c0001b11     [ A0]   B       .S1     $C$L21            ; |153| 
    2209 00000560     25d0  ||         ADD     .L1     1,A3,A5           ; |150| 
    2210 00000562     ce3d  ||         LDW     .D2T1   *+SP(72),A3
    2211                    
    2212                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 150,
    2213 00000564 0297e800             MPY32   .M1     A31,A5,A5         ; |150| 
    2214 00000568     4c6e             NOP             3
    2215 0000056a     0c6e             ADD     .L1     A30,A5,A13        ; |150| 
    2216                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 153,
    2217                               ; BRANCHCC OCCURS {$C$L21}        ; |153| 
    2218 00000580           $C$DW$L$VLIB_disparity_SAD8_d$37$E:
    2219                    ;** --------------------------------------------------------------------------*
    2220 00000580           $C$DW$L$VLIB_disparity_SAD8_d$38$B:
    2221                    ;          EXCLUSIVE CPU CYCLES: 8
    2222                    ;**     -----------------------    U$127 = maxWidth;
    2223                    ;**     -----------------------    U$137 = &pLeft[idxIn];
    2224                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
    2225                    
    2226 00000580 07346079             ADD     .L1     A3,A13,A14
    2227 0000058c     8d3d  ||         LDW     .D2T1   *+SP(32),A3
    2228 00000588 052c0fdb  ||         MV      .L2     B11,B10
    2229 00000584 0f29a5e1  ||         SUB     .S1     A13,A10,A30       ; |156| 
    2230                    
    2231                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 156,
    2232 0000058e     ee6d             LDW     .D2T1   *+SP(76),A6       ; |156| 
    2233 00000590     8efd             LDW     .D2T1   *+SP(80),A7       ; |156| 
    2234 00000592     beed             LDW     .D2T2   *+SP(84),B6       ; |156| 
    2235 00000594 043ec2e4             LDW     .D2T1   *+SP(88),A8       ; |156| 
    2236                    
    2237 000005a0     72c0             ADD     .L1X    B5,A3,A4          ; |156| 
    2238 00000598 043f02e7  ||         LDW     .D2T2   *+SP(96),B8       ; |156| 
    2239                    
    2240 000005a2     c03c             LDW     .D1T1   *+A4(24),A3       ; |156| 
    2241 000005a4 0fbe02e4             LDW     .D2T1   *+SP(64),A31      ; |156| 
    2242 000005a8           $C$DW$L$VLIB_disparity_SAD8_d$38$E:
    2243                    ;*----------------------------------------------------------------------------*
    2244                    ;*   SOFTWARE PIPELINE INFORMATION
    2245                    ;*      Disqualified loop: Loop contains a call
    2246                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2247                    ;*----------------------------------------------------------------------------*
    2248 000005a8           $C$L20:    
    2249 000005a8           $C$DW$L$VLIB_disparity_SAD8_d$39$B:
    2250                    ;          EXCLUSIVE CPU CYCLES: 12
    2251                    ;**     -----------------------g24:
    2252                    ;** 156 -----------------------    C$18 = U$11+v$1;
    2253                    ;** 156 -----------------------    VLIB_disparity_SAD_firstRow8_cn(U$137, idxIn-(unsigned)d+pRight, ((
    2254                    ;** 153 -----------------------    v$1 = prm;
    2255                    ;** 153 -----------------------    if ( (*U$12).maxDisp >= (++d) ) goto g24;
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   42

    2256 000005a8 06108264             LDW     .D1T1   *+A4(16),A12      ; |156| 
    2257 000005ac 06110266             LDW     .D1T2   *+A4(32),B12      ; |156| 
    2258 000005b0     8706             MV      .L1     A14,A4            ; |156| 
    2259 000005b2     0c6e             NOP             1
    2260 000005b4 028d40f8             SUB     .L1     A10,A3,A5         ; |156| 
    2261 000005b8 0197e800             MPY32   .M1     A31,A5,A3         ; |156| 
    2262                    $C$DW$213       .dwtag  DW_TAG_TI_branch
    2263                            .dwattr $C$DW$213, DW_AT_low_pc(0x00)
    2264                            .dwattr $C$DW$213, DW_AT_name("VLIB_disparity_SAD_firstRow8_cn")
    2265                            .dwattr $C$DW$213, DW_AT_TI_call
    2266 000005c0 00000010!            CALL    .S1     VLIB_disparity_SAD_firstRow8_cn ; |156| 
    2267 000005c4 01852162             ADDKPC  .S2     $C$RL19,B3,1      ; |156| 
    2268                    
    2269 000005c8 031c7a41             ADDAH   .D1     A7,A3,A6          ; |156| 
    2270 000005cc 01f8c078  ||         ADD     .L1     A6,A30,A3         ; |156| 
    2271                    
    2272 000005d0     0c6e             NOP             1
    2273 000005d2     91c7             MV      .L2X    A3,B4             ; |156| 
    2274 000005d4           $C$RL19:   ; CALL OCCURS {VLIB_disparity_SAD_firstRow8_cn} {0}  ; |156| 
    2275 000005d4           $C$DW$L$VLIB_disparity_SAD8_d$39$E:
    2276                    ;** --------------------------------------------------------------------------*
    2277 000005d4           $C$DW$L$VLIB_disparity_SAD8_d$40$B:
    2278                    ;          EXCLUSIVE CPU CYCLES: 12
    2279                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 153,
    2280 000005d4 01ace264             LDW     .D1T1   *+A11(28),A3      ; |153| 
    2281 000005d8 02bce2e6             LDW     .D2T2   *+SP(28),B5       ; |153| 
    2282 000005e0 05282058             ADD     .L1     1,A10,A10         ; |153| 
    2283 000005e4     2c6e             NOP             2
    2284                    
    2285 000005e8 00286af8             CMPLT   .L1     A3,A10,A0         ; |153| 
    2286 000005e6     8d3d  ||         LDW     .D2T1   *+SP(32),A3
    2287                    
    2288 000005ec dffff911     [!A0]   B       .S1     $C$L20            ; |153| 
    2289 000005f0 df29a0f9  || [!A0]   SUB     .L1     A13,A10,A30       ; |156| 
    2290 000005f4 dfbe02e4  || [!A0]   LDW     .D2T1   *+SP(64),A31      ; |156| 
    2291                    
    2292                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 156,
    2293 000005f8 d3be82e4     [!A0]   LDW     .D2T1   *+SP(80),A7       ; |156| 
    2294 00000600 d33e62e4     [!A0]   LDW     .D2T1   *+SP(76),A6       ; |156| 
    2295 00000604 d43f02e6     [!A0]   LDW     .D2T2   *+SP(96),B8       ; |156| 
    2296                    
    2297 0000060c 02147078             ADD     .L1X    B5,A3,A4          ; |156| 
    2298 00000608 d43ec2e5  || [!A0]   LDW     .D2T1   *+SP(88),A8       ; |156| 
    2299                    
    2300 00000610 d190c265     [!A0]   LDW     .D1T1   *+A4(24),A3       ; |156| 
    2301 00000614 d33ea2e6  || [!A0]   LDW     .D2T2   *+SP(84),B6       ; |156| 
    2302                    
    2303                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 153,
    2304                               ; BRANCHCC OCCURS {$C$L20}        ; |153| 
    2305 00000618           $C$DW$L$VLIB_disparity_SAD8_d$40$E:
    2306                    ;** --------------------------------------------------------------------------*
    2307 00000618           $C$L21:    
    2308 00000618           $C$DW$L$VLIB_disparity_SAD8_d$41$B:
    2309                    ;          EXCLUSIVE CPU CYCLES: 12
    2310                    ;**     -----------------------g25:
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   43

    2311                    ;** 166 -----------------------    if ( outHeight < 2u ) goto g34;
    2312 00000618     edbd             LDW     .D2T1   *+SP(60),A3
    2313 0000061a     6c6e             NOP             4
    2314                    
    2315 00000620 000c49d9             CMPLTU  .L1     A3,2,A0           ; |166| 
    2316 00000624     fdc1  ||         SUB     .L2X    A3,1,B4           ; |168| 
    2317 00000626     8dbd  ||         LDW     .D2T1   *+SP(48),A3       ; |168| 
    2318                    
    2319                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 166,
    2320                    ;----------------------------------------------------------------------
    2321                    ; 166 | for(y=1; y<outHeight; y++)                                             
    2322                    ;----------------------------------------------------------------------
    2323 00000628 c0ee6120     [ A0]   BNOP    .S1     $C$L29,3          ; |166| 
    2324 0000062c d1be22f4     [!A0]   STW     .D2T1   A3,*+SP(68)
    2325 00000630     8d3d             LDW     .D2T1   *+SP(32),A3
    2326                               ; BRANCHCC OCCURS {$C$L29}        ; |166| 
    2327 00000632           $C$DW$L$VLIB_disparity_SAD8_d$41$E:
    2328                    ;** --------------------------------------------------------------------------*
    2329 00000632           $C$DW$L$VLIB_disparity_SAD8_d$42$B:
    2330                    ;          EXCLUSIVE CPU CYCLES: 10
    2331                    ;**     -----------------------    U$148 = wsDiv2;
    2332                    ;** 168 -----------------------    L$5 = outHeight-1u;
    2333                    ;** 166 -----------------------    y = 1;
    2334                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    2335                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
    2336                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 168,
    2337                    ;----------------------------------------------------------------------
    2338                    ; 168 | idxIn  = (y+wsDiv2)*prm[tpi].width+wsDiv2+maxDispIdx; /* Initialize off
    2339                    ;     | set into the input images */                                           
    2340                    ;----------------------------------------------------------------------
    2341 00000632     dd45             STW     .D2T2   B4,*+SP(40)       ; |168| 
    2342 00000634 0fbd82e4             LDW     .D2T1   *+SP(48),A31
    2343                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 166,
    2344 00000638 0704a358             MVK     .L1     0x1,A14           ; |166| 
    2345                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 168,
    2346                    ;----------------------------------------------------------------------
    2347                    ; 169 | idxOut = y*padWidth;                                  /* Initialize off
    2348                    ;     | set into the output disparity */                                       
    2349                    ;----------------------------------------------------------------------
    2350 00000640     cddd             LDW     .D2T1   *+SP(56),A5       ; |168| 
    2351 00000642     72e0             ADD     .L1X    B5,A3,A6          ; |168| 
    2352 00000644 02188264             LDW     .D1T1   *+A6(16),A4       ; |168| 
    2353 00000648 0f3e22e4             LDW     .D2T1   *+SP(68),A30
    2354 0000064c 01bbe078             ADD     .L1     A31,A14,A3        ; |168| 
    2355 00000650 00002000             NOP             2
    2356 00000654           $C$DW$L$VLIB_disparity_SAD8_d$42$E:
    2357                    ;** --------------------------------------------------------------------------*
    2358                    ;**   BEGIN LOOP $C$L22
    2359                    ;** --------------------------------------------------------------------------*
    2360 00000654           $C$L22:    
    2361                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 166,
    2362 00000654           $C$DW$L$VLIB_disparity_SAD8_d$43$B:
    2363                    ;          EXCLUSIVE CPU CYCLES: 16
    2364                    ;**     -----------------------g27:
    2365                    ;** 168 -----------------------    U$122 = U$11+v$1;
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   44

    2366                    ;** 168 -----------------------    idxIn = ((unsigned)y+wsDiv2)*(*U$122).width+U$148+maxDispIdx;
    2367                    ;** 169 -----------------------    idxOut = y*padWidth;
    2368                    ;** 172 -----------------------    if ( !padWidth ) goto g30;
    2369                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 168,
    2370 00000654 020c8800             MPY32   .M1     A4,A3,A4          ; |168| 
    2371 00000658     4c6e             NOP             3
    2372                    
    2373 00000660 0193c078             ADD     .L1     A30,A4,A3         ; |168| 
    2374 0000065a     8e4d  ||         LDW     .D2T1   *+SP(64),A4       ; |168| 
    2375                    
    2376 00000664 078ca078             ADD     .L1     A5,A3,A15         ; |168| 
    2377 00000668     4c6e             NOP             3
    2378                    
    2379 0000066a     0246             MV      .L1     A4,A0             ; |169| 
    2380 0000066c 02b88800  ||         MPY32   .M1     A4,A14,A5         ; |169| 
    2381                    
    2382 00000678     a63a     [!A0]   BNOP    .S1     $C$L26,5          ; |172| 
    2383 00000674 c69013a3  || [ A0]   MVC     .S2X    A4,ILC
    2384 00000670 c1bea2e5  || [ A0]   LDW     .D2T1   *+SP(84),A3       ; |172| 
    2385                    
    2386                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 172,
    2387                    ;----------------------------------------------------------------------
    2388                    ; 172 | for(i=0; i<padWidth; i++) pMinCost[i] = 0x7FFF;                        
    2389                    ;----------------------------------------------------------------------
    2390                               ; BRANCHCC OCCURS {$C$L26}        ; |172| 
    2391 00000680           $C$DW$L$VLIB_disparity_SAD8_d$43$E:
    2392                    ;** --------------------------------------------------------------------------*
    2393                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 172,
    2394 00000680           $C$DW$L$VLIB_disparity_SAD8_d$44$B:
    2395                    ;**     -----------------------    K$105 = 32767;
    2396                    ;**     -----------------------    U$107 = pMinCost;
    2397                    ;** 172 -----------------------    L$6 = padWidth;
    2398                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    2399                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    2400                    ;**     -----------------------g29:
    2401                    ;** 172 -----------------------    *U$107++ = K$105;
    2402                    ;** 172 -----------------------    if ( L$6 = L$6-1 ) goto g29;
    2403 00000680           $C$DW$L$VLIB_disparity_SAD8_d$44$E:
    2404                    ;*----------------------------------------------------------------------------*
    2405                    ;*   SOFTWARE PIPELINE INFORMATION
    2406                    ;*
    2407                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparit
    2408                    ;*      Loop source line                 : 172
    2409                    ;*      Loop opening brace source line   : 172
    2410                    ;*      Loop closing brace source line   : 172
    2411                    ;*      Known Minimum Trip Count         : 1                    
    2412                    ;*      Known Max Trip Count Factor      : 1
    2413                    ;*      Loop Carried Dependency Bound(^) : 0
    2414                    ;*      Unpartitioned Resource Bound     : 1
    2415                    ;*      Partitioned Resource Bound(*)    : 1
    2416                    ;*      Resource Partition:
    2417                    ;*                                A-side   B-side
    2418                    ;*      .L units                     0        0     
    2419                    ;*      .S units                     0        0     
    2420                    ;*      .D units                     1*       0     
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   45

    2421                    ;*      .M units                     0        0     
    2422                    ;*      .X cross paths               0        0     
    2423                    ;*      .T address paths             1*       0     
    2424                    ;*      Long read paths              0        0     
    2425                    ;*      Long write paths             0        0     
    2426                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    2427                    ;*      Addition ops (.LSD)          0        0     (.L or .S or .D unit)
    2428                    ;*      Bound(.L .S .LS)             0        0     
    2429                    ;*      Bound(.L .S .D .LS .LSD)     1*       0     
    2430                    ;*
    2431                    ;*      Searching for software pipeline schedule at ...
    2432                    ;*         ii = 1  Schedule found with 2 iterations in parallel
    2433                    ;*
    2434                    ;*      Register Usage Table:
    2435                    ;*          +-----------------------------------------------------------------+
    2436                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    2437                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    2438                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    2439                    ;*          |--------------------------------+--------------------------------|
    2440                    ;*       0: |   **                           |                                |
    2441                    ;*          +-----------------------------------------------------------------+
    2442                    ;*
    2443                    ;*      Done
    2444                    ;*
    2445                    ;*      Loop will be splooped
    2446                    ;*      Collapsed epilog stages       : 0
    2447                    ;*      Collapsed prolog stages       : 0
    2448                    ;*      Minimum required memory pad   : 0 bytes
    2449                    ;*
    2450                    ;*      Minimum safe trip count       : 1
    2451                    ;*      Min. prof. trip count  (est.) : 2
    2452                    ;*
    2453                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.000, max 0.000 }
    2454                    ;*      Mem bank perf. penalty (est.) : 0.0%
    2455                    ;*
    2456                    ;*
    2457                    ;*      Total cycles (est.)         : 1 + trip_cnt * 1        
    2458                    ;*----------------------------------------------------------------------------*
    2459                    ;*        SINGLE SCHEDULED ITERATION
    2460                    ;*
    2461                    ;*        $C$C145:
    2462                    ;*   0              STH     .D1T1   A4,*A3++          ; |172| 
    2463                    ;*     ||           SPBR            $C$C145
    2464                    ;*   1              NOP             1
    2465                    ;*   2              ; BRANCHCC OCCURS {$C$C145}       ; |172| 
    2466                    ;*----------------------------------------------------------------------------*
    2467 00000680           $C$L23:    ; PIPED LOOP PROLOG
    2468                    ;          EXCLUSIVE CPU CYCLES: 2
    2469                    
    2470 00000680 00038001             SPLOOP  1       ;2                ; (P) 
    2471 00000684 023fffa8  ||         MVK     .S1     0x7fff,A4
    2472                    
    2473                    ;** --------------------------------------------------------------------------*
    2474 00000688           $C$L24:    ; PIPED LOOP KERNEL
    2475 00000688           $C$DW$L$VLIB_disparity_SAD8_d$46$B:
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   46

    2476                    ;          EXCLUSIVE CPU CYCLES: 1
    2477 00000688 020c3654             STH     .D1T1   A4,*A3++          ; |172| (P) <0,0> 
    2478 0000068c 08034000             SPKERNEL 1,0
    2479 00000690           $C$DW$L$VLIB_disparity_SAD8_d$46$E:
    2480                    ;** --------------------------------------------------------------------------*
    2481 00000690           $C$L25:    ; PIPED LOOP EPILOG
    2482                    ;          EXCLUSIVE CPU CYCLES: 1
    2483                    ;** --------------------------------------------------------------------------*
    2484 00000690           $C$L26:    
    2485                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 172,
    2486 00000690           $C$DW$L$VLIB_disparity_SAD8_d$48$B:
    2487                    ;          EXCLUSIVE CPU CYCLES: 13
    2488                    ;**     -----------------------g30:
    2489                    ;** 174 -----------------------    d = (*U$122).minDisp;
    2490                    ;** 174 -----------------------    if ( d > (*U$122).maxDisp ) goto g33;
    2491                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 174,
    2492                    ;----------------------------------------------------------------------
    2493                    ; 174 | for(d=prm[tpi].minDisp; d<=prm[tpi].maxDisp; d++)                      
    2494                    ;----------------------------------------------------------------------
    2495 00000690 0698c264             LDW     .D1T1   *+A6(24),A13      ; |174| 
    2496                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 174,
    2497                    ;----------------------------------------------------------------------
    2498                    ; 176 | VLIB_profile_start(vlib_KERNEL_CN);                                    
    2499                    ;----------------------------------------------------------------------
    2500 00000694     e13c             LDW     .D1T1   *+A6(28),A3       ; |174| 
    2501 00000696     8f4d             LDW     .D2T1   *+SP(96),A4
    2502 00000698     ce6d             LDW     .D2T1   *+SP(72),A6
    2503 0000069a     2c6e             NOP             2
    2504 000006a0 000da8f8             CMPGT   .L1     A13,A3,A0         ; |174| 
    2505                    
    2506 000006a4 c04b2121     [ A0]   BNOP    .S1     $C$L28,1          ; |174| 
    2507 000006a8 d52c1fd8  || [!A0]   MV      .L1X    B11,A10
    2508                    
    2509 000006ac 02948078             ADD     .L1     A4,A5,A5
    2510 000006b0 023cc078             ADD     .L1     A6,A15,A4
    2511 000006b4 d2bd22f4     [!A0]   STW     .D2T1   A5,*+SP(36)
    2512 000006b8 06101fda             MV      .L2X    A4,B12
    2513                               ; BRANCHCC OCCURS {$C$L28}        ; |174| 
    2514 000006bc           $C$DW$L$VLIB_disparity_SAD8_d$48$E:
    2515                    ;** --------------------------------------------------------------------------*
    2516 000006bc           $C$DW$L$VLIB_disparity_SAD8_d$49$B:
    2517                    ;**     -----------------------    U$127 = maxWidth;
    2518                    ;**     -----------------------    U$137 = &pLeft[idxIn];
    2519                    ;**     -----------------------    U$193 = &pDisparity_cn[idxOut];
    2520                    ;**     -----------------------    K$173 = &cycles[0];
    2521                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
    2522 000006bc           $C$DW$L$VLIB_disparity_SAD8_d$49$E:
    2523                    ;*----------------------------------------------------------------------------*
    2524                    ;*   SOFTWARE PIPELINE INFORMATION
    2525                    ;*      Disqualified loop: Loop contains a call
    2526                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2527                    ;*      Disqualified loop: Loop contains a call
    2528                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2529                    ;*      Disqualified loop: Loop contains a call
    2530                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   47

    2531                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2532                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2533                    ;*      Disqualified loop: Loop contains a call
    2534                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2535                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2536                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2537                    ;*      Disqualified loop: Loop contains a call
    2538                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2539                    ;*----------------------------------------------------------------------------*
    2540 000006bc           $C$L27:    
    2541 000006bc           $C$DW$L$VLIB_disparity_SAD8_d$50$B:
    2542                    ;          EXCLUSIVE CPU CYCLES: 6
    2543                    ;**     -----------------------g32:
    2544                    ;** 137 -----------------------    act_kernel = 1;  // [15]
    2545                    ;** 140 -----------------------    VLIB_cache_inval();  // [15]
    2546                    ;** 143 -----------------------    initStack(getSP());  // [15]
    2547                    ;** 146 -----------------------    beg_count = _itoll(TSCH, TSCL);  // [15]
    2548                    ;** 177 -----------------------    VLIB_disparity_SAD8_cn(U$137, idxIn-(unsigned)d+pRight, ((unsigned)
    2549                    ;** 153 -----------------------    v$2 = _itoll(TSCH, TSCL);  // [16]
    2550                    ;** 153 -----------------------    end_count = v$2;  // [16]
    2551                    ;** 156 -----------------------    C$17 = act_kernel;  // [16]
    2552                    ;** 156 -----------------------    *((C$17<<3)+K$173) = *((C$17<<3)+K$173)+(v$2-(beg_count+overhead));
    2553                    ;** 159 -----------------------    setStackDepth();  // [16]
    2554                    ;** 174 -----------------------    v$1 = prm;
    2555                    ;** 174 -----------------------    if ( (*U$12).maxDisp >= (++d) ) goto g32;
    2556                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLIB_profile.h",line 140
    2557                    $C$DW$214       .dwtag  DW_TAG_TI_branch
    2558                            .dwattr $C$DW$214, DW_AT_low_pc(0x00)
    2559                            .dwattr $C$DW$214, DW_AT_name("VLIB_cache_inval")
    2560                            .dwattr $C$DW$214, DW_AT_TI_call
    2561 000006bc 00000010!            CALL    .S1     VLIB_cache_inval  ; |140| 
    2562 000006c0 0280002a!            MVKL    .S2     act_kernel,B5
    2563 000006c4 0280006a!            MVKH    .S2     act_kernel,B5
    2564                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLIB_profile.h",line 137
    2565 000006c8     2627             MVK     .L2     1,B4              ; |137| 
    2566 000006ca     10c5             STW     .D2T2   B4,*B5            ; |137| 
    2567                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLIB_profile.h",line 140
    2568 000006cc 01840162             ADDKPC  .S2     $C$RL20,B3,0      ; |140| 
    2569                    $C$RL20:   ; CALL OCCURS {VLIB_cache_inval} {0}  ; |140| 
    2570                    $C$DW$L$VLIB_disparity_SAD8_d$50$E:
    2571                    ;** --------------------------------------------------------------------------*
    2572                    $C$DW$L$VLIB_disparity_SAD8_d$51$B:
    2573                    ;          EXCLUSIVE CPU CYCLES: 55
    2574                    $C$DW$215       .dwtag  DW_TAG_TI_branch
    2575                            .dwattr $C$DW$215, DW_AT_low_pc(0x00)
    2576                            .dwattr $C$DW$215, DW_AT_name("getSP")
    2577                            .dwattr $C$DW$215, DW_AT_TI_call
    2578 000006d0 10000012!            CALLP   .S2     getSP,B3
    2579                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLIB_profile.h",line 143
    2580                    $C$RL21:   ; CALL OCCURS {getSP} {0}         ; |143| 
    2581                    $C$DW$216       .dwtag  DW_TAG_TI_branch
    2582                            .dwattr $C$DW$216, DW_AT_low_pc(0x00)
    2583                            .dwattr $C$DW$216, DW_AT_name("initStack")
    2584                            .dwattr $C$DW$216, DW_AT_TI_call
    2585 000006d4 10000012!            CALLP   .S2     initStack,B3
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   48

    2586 000006d8           $C$RL22:   ; CALL OCCURS {initStack} {0}     ; |143| 
    2587                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLIB_profile.h",line 146
    2588 000006d8 022803e2             MVC     .S2     TSCL,B4           ; |146| 
    2589 000006e0 02ac03e2             MVC     .S2     TSCH,B5           ; |146| 
    2590                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 177,
    2591                    ;----------------------------------------------------------------------
    2592                    ; 177 | VLIB_disparity_SAD8_cn((uint8_t *)&pLeft[idxIn], (uint8_t *)&pRight[idx
    2593                    ;     | In-d],                                                                 
    2594                    ; 178 |                        (uint16_t*)&pCost[(d-prm[tpi].minDisp)*padWidth]
    2595                    ;     | ,                                                                      
    2596                    ; 179 |                        pMinCost, (int8_t *)&pDisparity_cn[idxOut],     
    2597                    ; 180 |                        d,                                              
    2598                    ; 181 |                        maxWidth,                                       
    2599                    ; 182 |                        prm[tpi].width,                                 
    2600                    ; 183 |                        prm[tpi].windowSize);                           
    2601                    ; 184 | VLIB_profile_stop();                                                   
    2602                    ;----------------------------------------------------------------------
    2603 000006e4 01acc264             LDW     .D1T1   *+A11(24),A3      ; |177| 
    2604 000006e8     8e4d             LDW     .D2T1   *+SP(64),A4       ; |177| 
    2605 000006ea     ee6d             LDW     .D2T1   *+SP(76),A6       ; |177| 
    2606 000006ec 0f3e82e4             LDW     .D2T1   *+SP(80),A30      ; |177| 
    2607 000006f0 0300002a!            MVKL    .S2     beg_count,B6
    2608 000006f4 018da0f8             SUB     .L1     A13,A3,A3         ; |177| 
    2609 000006f8 038c8800             MPY32   .M1     A4,A3,A7          ; |177| 
    2610 00000700 0fb5e0f8             SUB     .L1     A15,A13,A31       ; |177| 
    2611                    
    2612 00000704 0300006b!            MVKH    .S2     beg_count,B6
    2613 00000708 052c8267  ||         LDW     .D1T2   *+A11(16),B10     ; |177| 
    2614 0000070c 043d22e5  ||         LDW     .D2T1   *+SP(36),A8       ; |177| 
    2615 00000710 01fcc078  ||         ADD     .L1     A6,A31,A3         ; |177| 
    2616                    
    2617 00000714 021803c7             STDW    .D2T2   B5:B4,*B6         ; |146| 
    2618 00000718 062d0265  ||         LDW     .D1T1   *+A11(32),A12     ; |177| 
    2619 0000071c 04341fda  ||         MV      .L2X    A13,B8            ; |177| 
    2620                    
    2621                    $C$DW$217       .dwtag  DW_TAG_TI_branch
    2622                            .dwattr $C$DW$217, DW_AT_low_pc(0x00)
    2623                            .dwattr $C$DW$217, DW_AT_name("VLIB_disparity_SAD8_cn")
    2624                            .dwattr $C$DW$217, DW_AT_TI_call
    2625                    
    2626 00000720 10000013!            CALLP   .S2     VLIB_disparity_SAD8_cn,B3
    2627 00000724     beed  ||         LDW     .D2T2   *+SP(84),B6       ; |177| 
    2628 00000728 0378fa41  ||         ADDAH   .D1     A30,A7,A6         ; |177| 
    2629 00000726     91c7  ||         MV      .L2X    A3,B4             ; |177| 
    2630 0000072c 02301fd8  ||         MV      .L1X    B12,A4            ; |177| 
    2631                    
    2632 00000730           $C$RL23:   ; CALL OCCURS {VLIB_disparity_SAD8_cn} {0}  ; |177| 
    2633                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLIB_profile.h",line 153
    2634 00000730 022803e2             MVC     .S2     TSCL,B4           ; |153| 
    2635 00000734 02ac03e2             MVC     .S2     TSCH,B5           ; |153| 
    2636 00000738 0300002a!            MVKL    .S2     overhead,B6
    2637                    
    2638 00000740 01800029!            MVKL    .S1     act_kernel,A3
    2639 00000744 0380002a! ||         MVKL    .S2     beg_count,B7
    2640                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   49

    2641 00000748 01800069!            MVKH    .S1     act_kernel,A3
    2642 0000074c 0380006a! ||         MVKH    .S2     beg_count,B7
    2643                    
    2644 00000750 040c0265             LDW     .D1T1   *A3,A8            ; |156| 
    2645 00000754 0300006b! ||         MVKH    .S2     overhead,B6
    2646 00000758 041c03e6  ||         LDDW    .D2T2   *B7,B9:B8         ; |156| 
    2647                    
    2648                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLIB_profile.h",line 156
    2649 0000075c 081803e6             LDDW    .D2T2   *B6,B17:B16       ; |156| 
    2650 00000760 0f800028!            MVKL    .S1     cycles,A31
    2651 00000764 0f800068!            MVKH    .S1     cycles,A31
    2652 00000768 00000000             NOP             1
    2653 0000076c 037d0b64             LDDW    .D1T1   *+A31[A8],A7:A6   ; |156| 
    2654 00000770 0322057a             ADDU    .L2     B16,B8,B7:B6      ; |156| 
    2655 00000774 0444e07a             ADD     .L2     B7,B17,B8         ; |156| 
    2656                    
    2657 00000778 042501e3             ADD     .S2     B8,B9,B8          ; |156| 
    2658 0000077c 031885fa  ||         SUBU    .L2     B4,B6,B7:B6       ; |156| 
    2659                    
    2660 00000780 0fa0a0fb             SUB     .L2     B5,B8,B31         ; |156| 
    2661 00000784 039f184a  ||         EXT     .S2     B7,24,24,B7       ; |156| 
    2662                    
    2663 00000788 0218d579             ADDU    .L1X    A6,B6,A5:A4       ; |156| 
    2664 0000078c 031fe07a  ||         ADD     .L2     B31,B7,B6         ; |156| 
    2665                    
    2666 00000790     a3b0             ADD     .L1     A5,A7,A3          ; |156| 
    2667                    
    2668 00000792     7350             ADD     .L1X    A3,B6,A5          ; |156| 
    2669 00000794 01800029! ||         MVKL    .S1     cycles,A3
    2670 00000798 0800002a! ||         MVKL    .S2     end_count,B16
    2671                    
    2672 000007a0 01800069!            MVKH    .S1     cycles,A3
    2673 000007a4 0800006a! ||         MVKH    .S2     end_count,B16
    2674                    
    2675                    $C$DW$218       .dwtag  DW_TAG_TI_branch
    2676                            .dwattr $C$DW$218, DW_AT_low_pc(0x00)
    2677                            .dwattr $C$DW$218, DW_AT_name("setStackDepth")
    2678                            .dwattr $C$DW$218, DW_AT_TI_call
    2679                    
    2680 000007a8 10000013!            CALLP   .S2     setStackDepth,B3
    2681 000007ac 020d0b45  ||         STDW    .D1T1   A5:A4,*+A3[A8]    ; |156| 
    2682 000007b0 024003c6  ||         STDW    .D2T2   B5:B4,*B16        ; |153| 
    2683                    
    2684                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\VLIB_profile.h",line 159
    2685 000007b4           $C$RL24:   ; CALL OCCURS {setStackDepth} {0}  ; |159| 
    2686 000007b4           $C$DW$L$VLIB_disparity_SAD8_d$51$E:
    2687                    ;** --------------------------------------------------------------------------*
    2688 000007b4           $C$DW$L$VLIB_disparity_SAD8_d$52$B:
    2689                    ;          EXCLUSIVE CPU CYCLES: 12
    2690                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 174,
    2691 000007b4 01ace264             LDW     .D1T1   *+A11(28),A3      ; |174| 
    2692 000007b8 02bce2e6             LDW     .D2T2   *+SP(28),B5       ; |174| 
    2693 000007bc 06b42058             ADD     .L1     1,A13,A13         ; |174| 
    2694 000007c0 00002000             NOP             2
    2695 000007c4 00346af8             CMPLT   .L1     A3,A13,A0         ; |174| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   50

    2696 000007c8 df7ea120     [!A0]   BNOP    .S1     $C$L27,5          ; |174| 
    2697                               ; BRANCHCC OCCURS {$C$L27}        ; |174| 
    2698 000007cc           $C$DW$L$VLIB_disparity_SAD8_d$52$E:
    2699                    ;** --------------------------------------------------------------------------*
    2700 000007cc           $C$L28:    
    2701 000007cc           $C$DW$L$VLIB_disparity_SAD8_d$53$B:
    2702                    ;          EXCLUSIVE CPU CYCLES: 12
    2703                    ;**     -----------------------g33:
    2704                    ;** 166 -----------------------    ++y;
    2705                    ;** 166 -----------------------    if ( L$5 = L$5-1 ) goto g27;
    2706 000007cc     dd4d             LDW     .D2T2   *+SP(40),B4
    2707 000007ce     8d3d             LDW     .D2T1   *+SP(32),A3
    2708                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 166,
    2709 000007d0 07382058             ADD     .L1     1,A14,A14         ; |166| 
    2710 000007d4     2c6e             NOP             2
    2711                    
    2712 000007d6     fe00             SUB     .L1X    B4,1,A0           ; |166| 
    2713 000007d8     ee41  ||         SUB     .L2     B4,1,B4           ; |166| 
    2714                    
    2715 000007e4 cfbd82e4     [ A0]   LDW     .D2T1   *+SP(48),A31
    2716 000007e0 cfffce91  || [ A0]   B       .S1     $C$L22            ; |166| 
    2717 000007da     72e0  ||         ADD     .L1X    B5,A3,A6          ; |168| 
    2718                    
    2719                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 168,
    2720 000007e8 c2188264     [ A0]   LDW     .D1T1   *+A6(16),A4       ; |168| 
    2721                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 166,
    2722 000007ec 023d42f6             STW     .D2T2   B4,*+SP(40)       ; |166| 
    2723                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 168,
    2724 000007f0 c2bdc2e4     [ A0]   LDW     .D2T1   *+SP(56),A5       ; |168| 
    2725 000007f4 cf3e22e4     [ A0]   LDW     .D2T1   *+SP(68),A30
    2726 000007f8 c1bbe078     [ A0]   ADD     .L1     A31,A14,A3        ; |168| 
    2727                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 166,
    2728                               ; BRANCHCC OCCURS {$C$L22}        ; |166| 
    2729 000007fc           $C$DW$L$VLIB_disparity_SAD8_d$53$E:
    2730                    ;** --------------------------------------------------------------------------*
    2731 000007fc           $C$L29:    
    2732 000007fc           $C$DW$L$VLIB_disparity_SAD8_d$54$B:
    2733                    ;          EXCLUSIVE CPU CYCLES: 11
    2734                    ;**     -----------------------g34:
    2735                    ;**     -----------------------    U$122 = U$11+v$1;
    2736                    ;** 56  -----------------------    status_nat_vs_int = 1;
    2737                    ;** 190 -----------------------    if ( !outHeight ) goto g40;
    2738 000007fc 003de2e6             LDW     .D2T2   *+SP(60),B0
    2739                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 56,c
    2740 00000800 0504a35a             MVK     .L2     0x1,B10           ; |56| 
    2741 00000804     8d3d             LDW     .D2T1   *+SP(32),A3
    2742 00000806     2c6e             NOP             2
    2743                    
    2744 00000808 30328121     [!B0]   BNOP    .S1     $C$L35,4          ; |190| 
    2745 00000810     8ae6  || [ B0]   ZERO    .L1     A5                ; |190| 
    2746 0000080c 20ac0adb  || [ B0]   CMPGT   .L2     B11,0,B1          ; |191| 
    2747                    
    2748 00000812     b1f1             ADD     .L2X    B5,A3,B7
    2749                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 190,
    2750                    ;----------------------------------------------------------------------
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   51

    2751                    ; 190 | for(j=0; j<outHeight; j++)                                             
    2752                    ;----------------------------------------------------------------------
    2753                               ; BRANCHCC OCCURS {$C$L35}        ; |190| 
    2754 00000820           $C$DW$L$VLIB_disparity_SAD8_d$54$E:
    2755                    ;** --------------------------------------------------------------------------*
    2756 00000820           $C$DW$L$VLIB_disparity_SAD8_d$55$B:
    2757                    ;** 191 -----------------------    L$7 = outHeight;
    2758                    ;** 190 -----------------------    j = 0;
    2759                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    2760                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    2761 00000820           $C$DW$L$VLIB_disparity_SAD8_d$55$E:
    2762                    ;** --------------------------------------------------------------------------*
    2763                    ;**   BEGIN LOOP $C$L30
    2764                    ;** --------------------------------------------------------------------------*
    2765 00000820           $C$L30:    
    2766                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 190,
    2767                    ;----------------------------------------------------------------------
    2768                    ; 191 | for(i=0; i<maxWidth; i++)                                              
    2769                    ;----------------------------------------------------------------------
    2770 00000820           $C$DW$L$VLIB_disparity_SAD8_d$56$B:
    2771                    ;          EXCLUSIVE CPU CYCLES: 6
    2772                    ;**     -----------------------g36:
    2773                    ;** 191 -----------------------    if ( maxWidth <= 0 ) goto g39;
    2774                    
    2775 00000820 500e4121     [!B1]   BNOP    .S1     $C$L34,2          ; |191| 
    2776 00000824 423e02e5  || [ B1]   LDW     .D2T1   *+SP(64),A4
    2777 00000828 46ac03a2  || [ B1]   MVC     .S2     B11,ILC
    2778                    
    2779                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 192,
    2780                    ;----------------------------------------------------------------------
    2781                    ; 192 | if(pDisparity[j*padWidth+i] != pDisparity_cn[j*padWidth+i])            
    2782                    ;----------------------------------------------------------------------
    2783 0000082c 4fbf02e4     [ B1]   LDW     .D2T1   *+SP(96),A31      ; |192| 
    2784 00000830 423ee2e6     [ B1]   LDW     .D2T2   *+SP(92),B4       ; |192| 
    2785 00000834 42148800     [ B1]   MPY32   .M1     A4,A5,A4
    2786                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 191,
    2787                               ; BRANCHCC OCCURS {$C$L34}        ; |191| 
    2788 00000838           $C$DW$L$VLIB_disparity_SAD8_d$56$E:
    2789                    ;** --------------------------------------------------------------------------*
    2790                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 192,
    2791                    ;----------------------------------------------------------------------
    2792                    ; 193 | status_nat_vs_int = vlib_KERNEL_FAIL;                                  
    2793                    ;----------------------------------------------------------------------
    2794 00000838           $C$DW$L$VLIB_disparity_SAD8_d$57$B:
    2795                    ;          EXCLUSIVE CPU CYCLES: 3
    2796                    ;**     -----------------------    C$16 = j*padWidth;
    2797                    ;**     -----------------------    U$207 = &pDisparity[C$16];
    2798                    ;**     -----------------------    U$209 = &pDisparity_cn[C$16];
    2799                    ;** 192 -----------------------    L$8 = maxWidth;
    2800                    ;**     -----------------------    #pragma MUST_ITERATE(1, 18446744073709551615, 1)
    2801                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    2802                    ;**     -----------------------g38:
    2803                    ;** 193 -----------------------    (*U$207++ != *U$209++) ? (status_nat_vs_int = 0) : status_nat_vs_in
    2804                    ;** 191 -----------------------    if ( L$8 = L$8-1 ) goto g38;
    2805 00000838 00004001             NOP             3
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   52

    2806 00000840           $C$DW$L$VLIB_disparity_SAD8_d$57$E:
    2807                    ;*----------------------------------------------------------------------------*
    2808                    ;*   SOFTWARE PIPELINE INFORMATION
    2809                    ;*
    2810                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparit
    2811                    ;*      Loop source line                 : 191
    2812                    ;*      Loop opening brace source line   : 192
    2813                    ;*      Loop closing brace source line   : 193
    2814                    ;*      Known Minimum Trip Count         : 1                    
    2815                    ;*      Known Max Trip Count Factor      : 1
    2816                    ;*      Loop Carried Dependency Bound(^) : 0
    2817                    ;*      Unpartitioned Resource Bound     : 1
    2818                    ;*      Partitioned Resource Bound(*)    : 1
    2819                    ;*      Resource Partition:
    2820                    ;*                                A-side   B-side
    2821                    ;*      .L units                     1*       0     
    2822                    ;*      .S units                     0        0     
    2823                    ;*      .D units                     1*       1*    
    2824                    ;*      .M units                     0        0     
    2825                    ;*      .X cross paths               1*       0     
    2826                    ;*      .T address paths             1*       1*    
    2827                    ;*      Long read paths              0        0     
    2828                    ;*      Long write paths             0        0     
    2829                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    2830                    ;*      Addition ops (.LSD)          0        1     (.L or .S or .D unit)
    2831                    ;*      Bound(.L .S .LS)             1*       0     
    2832                    ;*      Bound(.L .S .D .LS .LSD)     1*       1*    
    2833                    ;*
    2834                    ;*      Searching for software pipeline schedule at ...
    2835                    ;*         ii = 1  Schedule found with 7 iterations in parallel
    2836                    ;*
    2837                    ;*      Register Usage Table:
    2838                    ;*          +-----------------------------------------------------------------+
    2839                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    2840                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    2841                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    2842                    ;*          |--------------------------------+--------------------------------|
    2843                    ;*       0: |*  **                           |    ***                         |
    2844                    ;*          +-----------------------------------------------------------------+
    2845                    ;*
    2846                    ;*      Done
    2847                    ;*
    2848                    ;*      Loop will be splooped
    2849                    ;*      Collapsed epilog stages       : 0
    2850                    ;*      Collapsed prolog stages       : 0
    2851                    ;*      Minimum required memory pad   : 0 bytes
    2852                    ;*
    2853                    ;*      Minimum safe trip count       : 1
    2854                    ;*      Min. prof. trip count  (est.) : 2
    2855                    ;*
    2856                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.125, max 1.000 }
    2857                    ;*      Mem bank perf. penalty (est.) : 11.1%
    2858                    ;*
    2859                    ;*      Effective ii                : { min 1.00, est 1.13, max 2.00 }
    2860                    ;*
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   53

    2861                    ;*
    2862                    ;*      Total cycles (est.)         : 6 + trip_cnt * 1        
    2863                    ;*----------------------------------------------------------------------------*
    2864                    ;*        SINGLE SCHEDULED ITERATION
    2865                    ;*
    2866                    ;*        $C$C110:
    2867                    ;*   0              LDB     .D1T1   *A4++,A3          ; |193| 
    2868                    ;*     ||           LDB     .D2T2   *B5++,B6          ; |193| 
    2869                    ;*   1              NOP             4
    2870                    ;*   5              CMPEQ   .L1X    B6,A3,A0          ; |193| 
    2871                    ;*   6      [!A0]   ZERO    .L2     B4                ; |193| 
    2872                    ;*     ||           SPBR            $C$C110
    2873                    ;*   7              ; BRANCHCC OCCURS {$C$C110}       ; |191| 
    2874                    ;*----------------------------------------------------------------------------*
    2875 00000840           $C$L31:    ; PIPED LOOP PROLOG
    2876                    ;          EXCLUSIVE CPU CYCLES: 7
    2877                    
    2878 00000840     0c66             SPLOOP  1       ;7                ; (P) 
    2879 00000844 0213e078  ||         ADD     .L1     A31,A4,A4
    2880 00000842     9251  ||         ADD     .L2X    B4,A4,B5
    2881                    
    2882                    ;** --------------------------------------------------------------------------*
    2883 00000848           $C$L32:    ; PIPED LOOP KERNEL
    2884 00000848           $C$DW$L$VLIB_disparity_SAD8_d$59$B:
    2885                    ;          EXCLUSIVE CPU CYCLES: 1
    2886                    
    2887 00000848     0e3c             LDB     .D1T1   *A4++,A3          ; |193| (P) <0,0> 
    2888 0000084a     1eed  ||         LDB     .D2T2   *B5++,B6          ; |193| (P) <0,0> 
    2889                    
    2890 0000084c 00000000             NOP             4
    2891                    
    2892 0000084c     2ce6             SPMASK          L2
    2893 0000084e     8507  ||         MV      .L2     B10,B4
    2894 00000850     7768  ||         CMPEQ   .L1X    B6,A3,A0          ; |193| (P) <0,5> 
    2895                    
    2896 00000852     dc66             SPKERNEL 6,0
    2897 00000854     4a67  || [!A0]   ZERO    .L2     B4                ; |193| <0,6> 
    2898                    
    2899 00000856           $C$DW$L$VLIB_disparity_SAD8_d$59$E:
    2900                    ;** --------------------------------------------------------------------------*
    2901 00000856           $C$L33:    ; PIPED LOOP EPILOG
    2902                    ;          EXCLUSIVE CPU CYCLES: 6
    2903                    ;** --------------------------------------------------------------------------*
    2904 00000856           $C$DW$L$VLIB_disparity_SAD8_d$61$B:
    2905                    ;          EXCLUSIVE CPU CYCLES: 1
    2906 00000856     4647             MV      .L2     B4,B10
    2907 00000858           $C$DW$L$VLIB_disparity_SAD8_d$61$E:
    2908                    ;** --------------------------------------------------------------------------*
    2909 00000858           $C$L34:    
    2910                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 191,
    2911 00000858           $C$DW$L$VLIB_disparity_SAD8_d$62$B:
    2912                    ;          EXCLUSIVE CPU CYCLES: 7
    2913                    ;**     -----------------------g39:
    2914                    ;** 190 -----------------------    ++j;
    2915                    ;** 190 -----------------------    if ( L$7 = L$7-1 ) goto g36;
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   54

    2916                    
    2917 00000858     ec01             SUB     .L2     B0,1,B0           ; |190| 
    2918 0000085a     26d0  ||         ADD     .L1     1,A5,A5           ; |190| 
    2919                    
    2920                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 190,
    2921 00000860 2fe0a120     [ B0]   BNOP    .S1     $C$L30,5          ; |190| 
    2922                               ; BRANCHCC OCCURS {$C$L30}        ; |190| 
    2923 00000864           $C$DW$L$VLIB_disparity_SAD8_d$62$E:
    2924                    ;** --------------------------------------------------------------------------*
    2925 00000864           $C$L35:    
    2926 00000864           $C$DW$L$VLIB_disparity_SAD8_d$63$B:
    2927                    ;          EXCLUSIVE CPU CYCLES: 14
    2928                    ;**     -----------------------g40:
    2929                    ;** 196 -----------------------    U$221 = (*U$122).staticOut;
    2930                    ;** 57  -----------------------    status_nat_vs_ref = 1;
    2931                    ;** 196 -----------------------    if ( !((U$221 != NULL)&(outHeight != 0u)) ) goto g46;
    2932 00000864     edbd             LDW     .D2T1   *+SP(60),A3
    2933                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 196,
    2934                    ;----------------------------------------------------------------------
    2935                    ; 196 | if( prm[tpi].staticOut != NULL ) {                                     
    2936                    ;----------------------------------------------------------------------
    2937 00000866     719d             LDW     .D2T2   *+B7(12),B1       ; |196| 
    2938                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 57,c
    2939 00000868 0604a35a             MVK     .L2     0x1,B12           ; |57| 
    2940 0000086c     2c6e             NOP             2
    2941                    
    2942 00000870 020c0a58             CMPEQ   .L1     A3,0,A4           ; |196| 
    2943 0000086e     0192  ||         ZERO    .S1     A3                ; |196| 
    2944                    
    2945 00000874 4184a359     [ B1]   MVK     .L1     0x1,A3            ; |196| 
    2946 00000878     fa6e  ||         XOR     .S1     1,A4,A4           ; |196| 
    2947                    
    2948                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 196,
    2949 0000087a     8588             AND     .L1     A4,A3,A0          ; |196| 
    2950                    
    2951 00000880     aa3a     [!A0]   BNOP    .S1     $C$L41,5          ; |196| 
    2952 00000882     0ae6  || [ A0]   ZERO    .L1     A5                ; |197| 
    2953 00000884 c03de2e7  || [ A0]   LDW     .D2T2   *+SP(60),B0       ; |197| 
    2954 00000888 c12c0ada  || [ A0]   CMPGT   .L2     B11,0,B2          ; |198| 
    2955                    
    2956                               ; BRANCHCC OCCURS {$C$L41}        ; |196| 
    2957 0000088c           $C$DW$L$VLIB_disparity_SAD8_d$63$E:
    2958                    ;** --------------------------------------------------------------------------*
    2959 0000088c           $C$DW$L$VLIB_disparity_SAD8_d$64$B:
    2960                    ;** 198 -----------------------    L$9 = outHeight;
    2961                    ;** 197 -----------------------    j = 0;
    2962                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    2963                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    2964 0000088c           $C$DW$L$VLIB_disparity_SAD8_d$64$E:
    2965                    ;** --------------------------------------------------------------------------*
    2966                    ;**   BEGIN LOOP $C$L36
    2967                    ;** --------------------------------------------------------------------------*
    2968 0000088c           $C$L36:    
    2969                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 197,
    2970                    ;----------------------------------------------------------------------
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   55

    2971                    ; 197 | for(j=0; j<outHeight; j++)                                             
    2972                    ; 198 |     for(i=0; i<maxWidth; i++)                                          
    2973                    ;----------------------------------------------------------------------
    2974 0000088c           $C$DW$L$VLIB_disparity_SAD8_d$65$B:
    2975                    ;          EXCLUSIVE CPU CYCLES: 6
    2976                    ;**     -----------------------g42:
    2977                    ;** 198 -----------------------    if ( maxWidth <= 0 ) goto g45;
    2978                    
    2979 0000088c 70246121     [!B2]   BNOP    .S1     $C$L40,3          ; |198| 
    2980 00000890 623e02e5  || [ B2]   LDW     .D2T1   *+SP(64),A4
    2981 00000894 66ac03a3  || [ B2]   MVC     .S2     B11,ILC
    2982 00000898 62157802  || [ B2]   MPY32   .M2X    B11,A5,B4
    2983                    
    2984                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 199,
    2985                    ;----------------------------------------------------------------------
    2986                    ; 199 | if(prm[tpi].staticOut[j*maxWidth+i] != pDisparity_cn[j*padWidth+i])    
    2987                    ;----------------------------------------------------------------------
    2988 000008a0 6fbf02e4     [ B2]   LDW     .D2T1   *+SP(96),A31      ; |199| 
    2989 000008a4 62148800     [ B2]   MPY32   .M1     A4,A5,A4
    2990                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 198,
    2991                               ; BRANCHCC OCCURS {$C$L40}        ; |198| 
    2992 000008a8           $C$DW$L$VLIB_disparity_SAD8_d$65$E:
    2993                    ;** --------------------------------------------------------------------------*
    2994                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 199,
    2995                    ;----------------------------------------------------------------------
    2996                    ; 200 | status_nat_vs_ref = vlib_KERNEL_FAIL;                                  
    2997                    ; 205 | fail = ((status_nat_vs_int == vlib_KERNEL_FAIL) || (status_nat_vs_ref =
    2998                    ;     | = vlib_KERNEL_FAIL)) ? 1 : 0;                                          
    2999                    ; 207 | est_test=1;                                                            
    3000                    ;----------------------------------------------------------------------
    3001 000008a8           $C$DW$L$VLIB_disparity_SAD8_d$66$B:
    3002                    ;          EXCLUSIVE CPU CYCLES: 3
    3003                    ;**     -----------------------    U$209 = &pDisparity_cn[j*padWidth];
    3004                    ;**     -----------------------    U$228 = &U$221[j*maxWidth];
    3005                    ;** 199 -----------------------    L$10 = maxWidth;
    3006                    ;**     -----------------------    #pragma MUST_ITERATE(1, 18446744073709551615, 1)
    3007                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    3008                    ;**     -----------------------g44:
    3009                    ;** 200 -----------------------    (*U$228++ != *U$209++) ? (status_nat_vs_ref = 0) : status_nat_vs_re
    3010                    ;** 198 -----------------------    if ( L$10 = L$10-1 ) goto g44;
    3011 000008a8     4c6e             NOP             3
    3012 000008aa           $C$DW$L$VLIB_disparity_SAD8_d$66$E:
    3013                    ;*----------------------------------------------------------------------------*
    3014                    ;*   SOFTWARE PIPELINE INFORMATION
    3015                    ;*
    3016                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparit
    3017                    ;*      Loop source line                 : 198
    3018                    ;*      Loop opening brace source line   : 199
    3019                    ;*      Loop closing brace source line   : 200
    3020                    ;*      Known Minimum Trip Count         : 1                    
    3021                    ;*      Known Max Trip Count Factor      : 1
    3022                    ;*      Loop Carried Dependency Bound(^) : 0
    3023                    ;*      Unpartitioned Resource Bound     : 1
    3024                    ;*      Partitioned Resource Bound(*)    : 1
    3025                    ;*      Resource Partition:
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   56

    3026                    ;*                                A-side   B-side
    3027                    ;*      .L units                     1*       0     
    3028                    ;*      .S units                     0        0     
    3029                    ;*      .D units                     1*       1*    
    3030                    ;*      .M units                     0        0     
    3031                    ;*      .X cross paths               1*       0     
    3032                    ;*      .T address paths             1*       1*    
    3033                    ;*      Long read paths              0        0     
    3034                    ;*      Long write paths             0        0     
    3035                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    3036                    ;*      Addition ops (.LSD)          0        1     (.L or .S or .D unit)
    3037                    ;*      Bound(.L .S .LS)             1*       0     
    3038                    ;*      Bound(.L .S .D .LS .LSD)     1*       1*    
    3039                    ;*
    3040                    ;*      Searching for software pipeline schedule at ...
    3041                    ;*         ii = 1  Schedule found with 7 iterations in parallel
    3042                    ;*
    3043                    ;*      Register Usage Table:
    3044                    ;*          +-----------------------------------------------------------------+
    3045                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    3046                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    3047                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    3048                    ;*          |--------------------------------+--------------------------------|
    3049                    ;*       0: |*  **                           |    ***                         |
    3050                    ;*          +-----------------------------------------------------------------+
    3051                    ;*
    3052                    ;*      Done
    3053                    ;*
    3054                    ;*      Loop will be splooped
    3055                    ;*      Collapsed epilog stages       : 0
    3056                    ;*      Collapsed prolog stages       : 0
    3057                    ;*      Minimum required memory pad   : 0 bytes
    3058                    ;*
    3059                    ;*      Minimum safe trip count       : 1
    3060                    ;*      Min. prof. trip count  (est.) : 2
    3061                    ;*
    3062                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.125, max 1.000 }
    3063                    ;*      Mem bank perf. penalty (est.) : 11.1%
    3064                    ;*
    3065                    ;*      Effective ii                : { min 1.00, est 1.13, max 2.00 }
    3066                    ;*
    3067                    ;*
    3068                    ;*      Total cycles (est.)         : 6 + trip_cnt * 1        
    3069                    ;*----------------------------------------------------------------------------*
    3070                    ;*        SINGLE SCHEDULED ITERATION
    3071                    ;*
    3072                    ;*        $C$C75:
    3073                    ;*   0              LDB     .D1T1   *A4++,A3          ; |200| 
    3074                    ;*     ||           LDB     .D2T2   *B5++,B6          ; |200| 
    3075                    ;*   1              NOP             4
    3076                    ;*   5              CMPEQ   .L1X    B6,A3,A0          ; |200| 
    3077                    ;*   6      [!A0]   ZERO    .L2     B4                ; |200| 
    3078                    ;*     ||           SPBR            $C$C75
    3079                    ;*   7              ; BRANCHCC OCCURS {$C$C75}        ; |198| 
    3080                    ;*----------------------------------------------------------------------------*
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   57

    3081 000008aa           $C$L37:    ; PIPED LOOP PROLOG
    3082                    ;          EXCLUSIVE CPU CYCLES: 7
    3083                    
    3084 000008aa     0c66             SPLOOP  1       ;7                ; (P) 
    3085 000008b0     2251  ||         ADD     .L2     B1,B4,B5
    3086 000008ac 0213e079  ||         ADD     .L1     A31,A4,A4
    3087                    
    3088                    ;** --------------------------------------------------------------------------*
    3089 000008b2           $C$L38:    ; PIPED LOOP KERNEL
    3090 000008b2           $C$DW$L$VLIB_disparity_SAD8_d$68$B:
    3091                    ;          EXCLUSIVE CPU CYCLES: 1
    3092                    
    3093 000008b2     0e3c             LDB     .D1T1   *A4++,A3          ; |200| (P) <0,0> 
    3094 000008b4     1eed  ||         LDB     .D2T2   *B5++,B6          ; |200| (P) <0,0> 
    3095                    
    3096 000008b6     6c6e             NOP             4
    3097                    
    3098 000008b8     2ce6             SPMASK          L2
    3099 000008ba     8607  ||         MV      .L2     B12,B4
    3100 000008c0     7768  ||         CMPEQ   .L1X    B6,A3,A0          ; |200| (P) <0,5> 
    3101                    
    3102 000008c2     dc66             SPKERNEL 6,0
    3103 000008c4     4a67  || [!A0]   ZERO    .L2     B4                ; |200| <0,6> 
    3104                    
    3105 000008c6           $C$DW$L$VLIB_disparity_SAD8_d$68$E:
    3106                    ;** --------------------------------------------------------------------------*
    3107 000008c6           $C$L39:    ; PIPED LOOP EPILOG
    3108                    ;          EXCLUSIVE CPU CYCLES: 6
    3109                    ;** --------------------------------------------------------------------------*
    3110 000008c6           $C$DW$L$VLIB_disparity_SAD8_d$70$B:
    3111                    ;          EXCLUSIVE CPU CYCLES: 1
    3112 000008c6     8647             MV      .L2     B4,B12
    3113 000008c8           $C$DW$L$VLIB_disparity_SAD8_d$70$E:
    3114                    ;** --------------------------------------------------------------------------*
    3115 000008c8           $C$L40:    
    3116                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 198,
    3117 000008c8           $C$DW$L$VLIB_disparity_SAD8_d$71$B:
    3118                    ;          EXCLUSIVE CPU CYCLES: 7
    3119                    ;**     -----------------------g45:
    3120                    ;** 197 -----------------------    ++j;
    3121                    ;** 197 -----------------------    if ( L$9 = L$9-1 ) goto g42;
    3122                    
    3123 000008c8     ec01             SUB     .L2     B0,1,B0           ; |197| 
    3124 000008ca     26d0  ||         ADD     .L1     1,A5,A5           ; |197| 
    3125                    
    3126                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 197,
    3127 000008cc 2fe6a120     [ B0]   BNOP    .S1     $C$L36,5          ; |197| 
    3128                               ; BRANCHCC OCCURS {$C$L36}        ; |197| 
    3129 000008d0           $C$DW$L$VLIB_disparity_SAD8_d$71$E:
    3130                    ;** --------------------------------------------------------------------------*
    3131 000008d0           $C$L41:    
    3132                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 196,
    3133 000008d0           $C$DW$L$VLIB_disparity_SAD8_d$72$B:
    3134                    ;          EXCLUSIVE CPU CYCLES: 14
    3135                    ;**     -----------------------g46:
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   58

    3136                    ;** 207 -----------------------    est_test = 1;
    3137                    ;** 210 -----------------------    sprintf(K$242, (const char *)"%s generated input | Opt results comp
    3138                    ;** 212 -----------------------    C$15 = outHeight+K$47;
    3139                    ;** 212 -----------------------    VLIB_formula_add_test((int)(padWidth*numDisp*C$15), (int)(C$15*numD
    3140                    ;** 214 -----------------------    goto g48;
    3141                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 210,
    3142                    ;----------------------------------------------------------------------
    3143                    ; 210 | sprintf(desc, "%s generated input | Opt results compared to NatC result
    3144                    ;     | s | width=%d, height=%d, windowSize=%d, numDisp=%d",                   
    3145                    ; 211 |         testPatternString, maxWidth, outHeight, prm[tpi].windowSize, nu
    3146                    ;     | mDisp);                                                                
    3147                    ;----------------------------------------------------------------------
    3148 000008d0     edbd             LDW     .D2T1   *+SP(60),A3       ; |210| 
    3149 000008d2     19dd             LDW     .D2T2   *+B7(32),B5       ; |210| 
    3150 000008d4 0fbda2e4             LDW     .D2T1   *+SP(52),A31      ; |210| 
    3151                    
    3152 000008d8 0200002b!            MVKL    .S2     $C$SL2+0,B4
    3153 000008e0 06bc42f6  ||         STW     .D2T2   B13,*+SP(8)       ; |210| 
    3154                    
    3155 000008e4 0200006b!            MVKH    .S2     $C$SL2+0,B4
    3156 000008e8 05bc62f6  ||         STW     .D2T2   B11,*+SP(12)      ; |210| 
    3157                    
    3158 000008ec 02000029!            MVKL    .S1     est_test,A4
    3159 000008f0     bc45  ||         STW     .D2T2   B4,*+SP(4)        ; |210| 
    3160                    
    3161 000008f2     8cb5             STW     .D2T1   A3,*+SP(16)       ; |210| 
    3162 000008f8     25a6  ||         MVK     .L1     1,A3              ; |207| 
    3163 000008f4 02000069! ||         MVKH    .S1     est_test,A4
    3164                    
    3165 000008fa     0034             STW     .D1T1   A3,*A4            ; |207| 
    3166 00000900 02000029! ||         MVKL    .S1     desc,A4
    3167 00000904 02bca2f6  ||         STW     .D2T2   B5,*+SP(20)       ; |210| 
    3168                    
    3169                    $C$DW$219       .dwtag  DW_TAG_TI_branch
    3170                            .dwattr $C$DW$219, DW_AT_low_pc(0x00)
    3171                            .dwattr $C$DW$219, DW_AT_name("sprintf")
    3172                            .dwattr $C$DW$219, DW_AT_TI_call
    3173                    
    3174 00000908 10000013!            CALLP   .S2     sprintf,B3
    3175 0000090c 02000069! ||         MVKH    .S1     desc,A4
    3176 00000910 0fbcc2f4  ||         STW     .D2T1   A31,*+SP(24)      ; |210| 
    3177                    
    3178 00000914           $C$RL25:   ; CALL OCCURS {sprintf} {0}       ; |210| 
    3179 00000914           $C$DW$L$VLIB_disparity_SAD8_d$72$E:
    3180                    ;** --------------------------------------------------------------------------*
    3181 00000914           $C$DW$L$VLIB_disparity_SAD8_d$73$B:
    3182                    ;          EXCLUSIVE CPU CYCLES: 19
    3183 00000914     adcd             LDW     .D2T1   *+SP(52),A4       ; |210| 
    3184 00000916     8e3d             LDW     .D2T1   *+SP(64),A3       ; |210| 
    3185 00000918 0f3de2e4             LDW     .D2T1   *+SP(60),A30
    3186                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 212,
    3187                    ;----------------------------------------------------------------------
    3188                    ; 212 | VLIB_formula_add_test(padWidth*numDisp*(outHeight-1), numDisp*(outHeigh
    3189                    ;     | t-1), NULL, fail, desc, NULL);                                         
    3190                    ;----------------------------------------------------------------------
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   59

    3191 00000920 0ebda2e4             LDW     .D2T1   *+SP(52),A29      ; |212| 
    3192 00000924 0ffca358             MVK     .L1     0xffffffff,A31
    3193 00000928 02280a5a             CMPEQ   .L2     B10,0,B4          ; |212| 
    3194 0000092c 028c8800             MPY32   .M1     A4,A3,A5          ; |212| 
    3195 00000930 027be078             ADD     .L1     A31,A30,A4        ; |212| 
    3196 00000934 0193a800             MPY32   .M1     A29,A4,A3         ; |212| 
    3197 00000938 02b00a5a             CMPEQ   .L2     B12,0,B5          ; |212| 
    3198 0000093c 04000028!            MVKL    .S1     desc,A8
    3199 00000940 0400a35a             ZERO    .L2     B8                ; |212| 
    3200 00000944 02148800             MPY32   .M1     A4,A5,A4          ; |212| 
    3201                    $C$DW$220       .dwtag  DW_TAG_TI_branch
    3202                            .dwattr $C$DW$220, DW_AT_low_pc(0x10)
    3203                            .dwattr $C$DW$220, DW_AT_name("VLIB_formula_add_test")
    3204                            .dwattr $C$DW$220, DW_AT_TI_call
    3205                    
    3206 00000948 0310affb             OR      .L2     B5,B4,B6          ; |212| 
    3207 0000094c     91d7  ||         MV      .D2X    A3,B4             ; |212| 
    3208 00000950 04000069! ||         MVKH    .S1     desc,A8
    3209 0000094e     0726  ||         ZERO    .L1     A6                ; |212| 
    3210 00000954 10000012! ||         CALLP   .S2     VLIB_formula_add_test,B3
    3211                    
    3212 00000958           $C$RL26:   ; CALL OCCURS {VLIB_formula_add_test} {0}  ; |212| 
    3213 00000958           $C$DW$L$VLIB_disparity_SAD8_d$73$E:
    3214                    ;** --------------------------------------------------------------------------*
    3215 00000958           $C$DW$L$VLIB_disparity_SAD8_d$74$B:
    3216                    ;          EXCLUSIVE CPU CYCLES: 6
    3217                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 214,
    3218                    ;----------------------------------------------------------------------
    3219                    ; 214 | } else {                                                               
    3220                    ; 216 |     sprintf(desc, "width=%d, height=%d, windowSize=%d",                
    3221                    ; 217 |             maxWidth, outHeight, prm[tpi].windowSize);                 
    3222                    ; 218 |     VLIB_skip_test(desc);                                              
    3223                    ;----------------------------------------------------------------------
    3224 00000958 00000c10             B       .S1     $C$L43            ; |214| 
    3225                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 223,
    3226                    ;----------------------------------------------------------------------
    3227                    ; 223 | free(pDisparity_cn);                                                   
    3228                    ;----------------------------------------------------------------------
    3229                    $C$DW$221       .dwtag  DW_TAG_TI_branch
    3230                            .dwattr $C$DW$221, DW_AT_low_pc(0x00)
    3231                            .dwattr $C$DW$221, DW_AT_name("free")
    3232                            .dwattr $C$DW$221, DW_AT_TI_call
    3233 00000960 00000010!            CALL    .S1     free              ; |223| 
    3234 00000964     8f4d             LDW     .D2T1   *+SP(96),A4       ; |223| 
    3235 00000966     4c6e             NOP             3
    3236                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 214,
    3237                               ; BRANCH OCCURS {$C$L43}          ; |214| 
    3238 00000968           $C$DW$L$VLIB_disparity_SAD8_d$74$E:
    3239                    ;** --------------------------------------------------------------------------*
    3240 00000968           $C$L42:    
    3241                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 82,c
    3242 00000968           $C$DW$L$VLIB_disparity_SAD8_d$75$B:
    3243                    ;          EXCLUSIVE CPU CYCLES: 5
    3244                    ;**     -----------------------g47:
    3245                    ;** 216 -----------------------    sprintf(K$242, (const char *)"width=%d, height=%d, windowSize=%d", 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   60

    3246                    ;** 218 -----------------------    VLIB_skip_test(K$242);
    3247 00000968 0200006a!            MVKH    .S2     $C$SL3+0,B4
    3248                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 216,
    3249 0000096c 05bc42f6             STW     .D2T2   B11,*+SP(8)       ; |216| 
    3250 00000970     bc45             STW     .D2T2   B4,*+SP(4)        ; |216| 
    3251                    
    3252 00000972     ec45             STW     .D2T1   A4,*+SP(12)       ; |216| 
    3253 00000974 02000028! ||         MVKL    .S1     desc,A4
    3254                    
    3255 00000984 01bc82f4             STW     .D2T1   A3,*+SP(16)       ; |216| 
    3256 00000980 02000069! ||         MVKH    .S1     desc,A4
    3257 00000978 018a0163  ||         ADDKPC  .S2     $C$RL27,B3,0      ; |216| 
    3258                    
    3259 00000988           $C$RL27:   ; CALL OCCURS {sprintf} {0}       ; |216| 
    3260 00000988           $C$DW$L$VLIB_disparity_SAD8_d$75$E:
    3261                    ;** --------------------------------------------------------------------------*
    3262 00000988           $C$DW$L$VLIB_disparity_SAD8_d$76$B:
    3263                    ;          EXCLUSIVE CPU CYCLES: 12
    3264 00000988 02000028!            MVKL    .S1     desc,A4
    3265                    $C$DW$222       .dwtag  DW_TAG_TI_branch
    3266                            .dwattr $C$DW$222, DW_AT_low_pc(0x00)
    3267                            .dwattr $C$DW$222, DW_AT_name("VLIB_skip_test")
    3268                            .dwattr $C$DW$222, DW_AT_TI_call
    3269                    
    3270 0000098c 10000013!            CALLP   .S2     VLIB_skip_test,B3
    3271 00000990 02000068! ||         MVKH    .S1     desc,A4
    3272                    
    3273                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 218,
    3274 00000994           $C$RL28:   ; CALL OCCURS {VLIB_skip_test} {0}  ; |218| 
    3275                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 223,
    3276                    $C$DW$223       .dwtag  DW_TAG_TI_branch
    3277                            .dwattr $C$DW$223, DW_AT_low_pc(0x00)
    3278                            .dwattr $C$DW$223, DW_AT_name("free")
    3279                            .dwattr $C$DW$223, DW_AT_TI_call
    3280 00000994 00000010!            CALL    .S1     free              ; |223| 
    3281 00000998     8f4d             LDW     .D2T1   *+SP(96),A4       ; |223| 
    3282 0000099a     4c6e             NOP             3
    3283 000009a0           $C$DW$L$VLIB_disparity_SAD8_d$76$E:
    3284                    ;** --------------------------------------------------------------------------*
    3285 000009a0           $C$L43:    
    3286                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 214,
    3287 000009a0           $C$DW$L$VLIB_disparity_SAD8_d$77$B:
    3288                    ;          EXCLUSIVE CPU CYCLES: 1
    3289                    ;**     -----------------------g48:
    3290                    ;** 223 -----------------------    free((void *)pDisparity_cn);
    3291                    ;** 224 -----------------------    VLIB_free((void *)pDisparity);
    3292                    ;** 225 -----------------------    VLIB_free((void *)pScratch);
    3293                    ;** 226 -----------------------    VLIB_free((void *)pMinCost);
    3294                    ;** 227 -----------------------    VLIB_free((void *)pCost);
    3295                    ;** 228 -----------------------    VLIB_free((void *)pRight);
    3296                    ;** 229 -----------------------    VLIB_free((void *)pLeft);
    3297                    ;** 53  -----------------------    U$11 += 36;
    3298                    ;** 53  -----------------------    if ( test_cases > (++tpi) ) goto g3;
    3299                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 223,
    3300 000009a0 01810162             ADDKPC  .S2     $C$RL29,B3,0      ; |223| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   61

    3301                    $C$RL29:   ; CALL OCCURS {free} {0}          ; |223| 
    3302                    $C$DW$L$VLIB_disparity_SAD8_d$77$E:
    3303                    ;** --------------------------------------------------------------------------*
    3304                    $C$DW$L$VLIB_disparity_SAD8_d$78$B:
    3305                    ;          EXCLUSIVE CPU CYCLES: 36
    3306                    $C$DW$224       .dwtag  DW_TAG_TI_branch
    3307                            .dwattr $C$DW$224, DW_AT_low_pc(0x00)
    3308                            .dwattr $C$DW$224, DW_AT_name("VLIB_free")
    3309                            .dwattr $C$DW$224, DW_AT_TI_call
    3310                    
    3311 000009a4 10000013!            CALLP   .S2     VLIB_free,B3
    3312 000009a8 023ee2e4  ||         LDW     .D2T1   *+SP(92),A4       ; |224| 
    3313                    
    3314                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 224,
    3315                    ;----------------------------------------------------------------------
    3316                    ; 224 | VLIB_free(pDisparity);                                                 
    3317                    ;----------------------------------------------------------------------
    3318                    $C$RL30:   ; CALL OCCURS {VLIB_free} {0}     ; |224| 
    3319                    $C$DW$225       .dwtag  DW_TAG_TI_branch
    3320                            .dwattr $C$DW$225, DW_AT_low_pc(0x00)
    3321                            .dwattr $C$DW$225, DW_AT_name("VLIB_free")
    3322                            .dwattr $C$DW$225, DW_AT_TI_call
    3323                    
    3324 000009ac 10000013!            CALLP   .S2     VLIB_free,B3
    3325 000009b0 023ec2e4  ||         LDW     .D2T1   *+SP(88),A4       ; |225| 
    3326                    
    3327                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 225,
    3328                    ;----------------------------------------------------------------------
    3329                    ; 225 | VLIB_free(pScratch);                                                   
    3330                    ;----------------------------------------------------------------------
    3331                    $C$RL31:   ; CALL OCCURS {VLIB_free} {0}     ; |225| 
    3332                    $C$DW$226       .dwtag  DW_TAG_TI_branch
    3333                            .dwattr $C$DW$226, DW_AT_low_pc(0x00)
    3334                            .dwattr $C$DW$226, DW_AT_name("VLIB_free")
    3335                            .dwattr $C$DW$226, DW_AT_TI_call
    3336                    
    3337 000009b4 10000013!            CALLP   .S2     VLIB_free,B3
    3338 000009b8 023ea2e5  ||         LDW     .D2T1   *+SP(84),A4       ; |226| 
    3339                    
    3340                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 226,
    3341                    ;----------------------------------------------------------------------
    3342                    ; 226 | VLIB_free(pMinCost);                                                   
    3343                    ;----------------------------------------------------------------------
    3344                    $C$RL32:   ; CALL OCCURS {VLIB_free} {0}     ; |226| 
    3345                    $C$DW$227       .dwtag  DW_TAG_TI_branch
    3346                            .dwattr $C$DW$227, DW_AT_low_pc(0x00)
    3347                            .dwattr $C$DW$227, DW_AT_name("VLIB_free")
    3348                            .dwattr $C$DW$227, DW_AT_TI_call
    3349                    
    3350 000009c0 10000013!            CALLP   .S2     VLIB_free,B3
    3351 000009c4 023e82e4  ||         LDW     .D2T1   *+SP(80),A4       ; |227| 
    3352                    
    3353                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 227,
    3354                    ;----------------------------------------------------------------------
    3355                    ; 227 | VLIB_free(pCost);                                                      
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   62

    3356                    ;----------------------------------------------------------------------
    3357                    $C$RL33:   ; CALL OCCURS {VLIB_free} {0}     ; |227| 
    3358                    $C$DW$228       .dwtag  DW_TAG_TI_branch
    3359                            .dwattr $C$DW$228, DW_AT_low_pc(0x00)
    3360                            .dwattr $C$DW$228, DW_AT_name("VLIB_free")
    3361                            .dwattr $C$DW$228, DW_AT_TI_call
    3362                    
    3363 000009c8 10000013!            CALLP   .S2     VLIB_free,B3
    3364 000009cc 023e62e4  ||         LDW     .D2T1   *+SP(76),A4       ; |228| 
    3365                    
    3366                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 228,
    3367                    ;----------------------------------------------------------------------
    3368                    ; 228 | VLIB_free(pRight);                                                     
    3369                    ;----------------------------------------------------------------------
    3370                    $C$RL34:   ; CALL OCCURS {VLIB_free} {0}     ; |228| 
    3371                    $C$DW$229       .dwtag  DW_TAG_TI_branch
    3372                            .dwattr $C$DW$229, DW_AT_low_pc(0x00)
    3373                            .dwattr $C$DW$229, DW_AT_name("VLIB_free")
    3374                            .dwattr $C$DW$229, DW_AT_TI_call
    3375                    
    3376 000009d0 10000013!            CALLP   .S2     VLIB_free,B3
    3377 000009d4 023e42e4  ||         LDW     .D2T1   *+SP(72),A4       ; |229| 
    3378                    
    3379                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 229,
    3380                    ;----------------------------------------------------------------------
    3381                    ; 229 | VLIB_free(pLeft);                                                      
    3382                    ;----------------------------------------------------------------------
    3383 000009d8           $C$RL35:   ; CALL OCCURS {VLIB_free} {0}     ; |229| 
    3384 000009d8           $C$DW$L$VLIB_disparity_SAD8_d$78$E:
    3385                    ;** --------------------------------------------------------------------------*
    3386 000009d8           $C$DW$L$VLIB_disparity_SAD8_d$79$B:
    3387                    ;          EXCLUSIVE CPU CYCLES: 14
    3388                    
    3389 000009d8 01800029!            MVKL    .S1     test_cases,A3
    3390 000009dc 0fbd62e4  ||         LDW     .D2T1   *+SP(44),A31
    3391                    
    3392 000009e0 01800069!            MVKH    .S1     test_cases,A3
    3393 000009e4 0f3d02e4  ||         LDW     .D2T1   *+SP(32),A30      ; |53| 
    3394                    
    3395                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 53,c
    3396 000009e8 028c0264             LDW     .D1T1   *A3,A5            ; |53| 
    3397                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 60,c
    3398 000009ec 05801250             ADDK    .S1     36,A11            ; |60| 
    3399 000009f0 00000000             NOP             1
    3400                    
    3401 000009f4 027c2059             ADD     .L1     1,A31,A4          ; |53| 
    3402 000009f8 01fc21a0  ||         ADD     .S1     1,A31,A3          ; |53| 
    3403                    
    3404 000009fc 0f001251             ADDK    .S1     36,A30            ; |53| 
    3405 00000a00     ed35  ||         STW     .D2T1   A3,*+SP(44)       ; |53| 
    3406                    
    3407 00000a02     ae28             CMPGT   .L1     A5,A4,A0          ; |53| 
    3408 00000a04 0f3d02f4  ||         STW     .D2T1   A30,*+SP(32)      ; |53| 
    3409                    
    3410 00000a08 cb402121     [ A0]   BNOP    .S1     $C$L1,1           ; |53| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   63

    3411 00000a0c c72c8264  || [ A0]   LDW     .D1T1   *+A11(16),A14     ; |60| 
    3412                    
    3413 00000a10 c6aca264     [ A0]   LDW     .D1T1   *+A11(20),A13     ; |60| 
    3414                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 62,c
    3415 00000a14 c62ce264     [ A0]   LDW     .D1T1   *+A11(28),A12     ; |62| 
    3416 00000a18 c52cc266     [ A0]   LDW     .D1T2   *+A11(24),B10     ; |62| 
    3417                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 61,c
    3418 00000a20 c52d0264     [ A0]   LDW     .D1T1   *+A11(32),A10     ; |61| 
    3419                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 53,c
    3420                               ; BRANCHCC OCCURS {$C$L1}         ; |53| 
    3421 00000a24           $C$DW$L$VLIB_disparity_SAD8_d$79$E:
    3422                    ;** --------------------------------------------------------------------------*
    3423 00000a24           $C$L44:    
    3424                    ;          EXCLUSIVE CPU CYCLES: 8
    3425                    ;**     -----------------------g49:
    3426                    ;** 233 -----------------------    VLIB_profile_cycle_report(2, "N = padWidth*(outHeight-1)*(disparity
    3427                    ;** 161 -----------------------    printf((const char *)"---------------------------------------------
    3428                    ;** 168 -----------------------    VLIB_stack_memory();  // [18]
    3429                    ;**     -----------------------    return;
    3430 00000a24 0200002a!            MVKL    .S2     $C$SL5+0,B4
    3431                    
    3432 00000a28 03000029!            MVKL    .S1     $C$SL4+0,A6
    3433 00000a2c 0200006a! ||         MVKH    .S2     $C$SL5+0,B4
    3434                    
    3435                    $C$DW$230       .dwtag  DW_TAG_TI_branch
    3436                            .dwattr $C$DW$230, DW_AT_low_pc(0x00)
    3437                            .dwattr $C$DW$230, DW_AT_name("VLIB_profile_cycle_report")
    3438                            .dwattr $C$DW$230, DW_AT_TI_call
    3439                    
    3440 00000a30 10000013!            CALLP   .S2     VLIB_profile_cycle_report,B3
    3441 00000a34 03000069! ||         MVKH    .S1     $C$SL4+0,A6
    3442 00000a38 0208a358  ||         MVK     .L1     0x2,A4            ; |233| 
    3443                    
    3444                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 233,
    3445                    ;----------------------------------------------------------------------
    3446                    ; 233 | VLIB_profile_cycle_report(vlib_PROFILE_FORMULA_RANGE,                  
    3447                    ; 234 |                           "N = padWidth*(outHeight-1)*(disparitySearchR
    3448                    ;     | ange); M = (outHeight-1)*(disparitySearchRange)",                      
    3449                    ; 235 |                           "padWidth*(outHeight-1)*(disparitySearchRange
    3450                    ;     | )");                                                                   
    3451                    ; 238 | VLIB_kernel_memory();                                                  
    3452                    ;----------------------------------------------------------------------
    3453 00000a3c           $C$RL36:   ; CALL OCCURS {VLIB_profile_cycle_report} {0}  ; |233| 
    3454                    ;** --------------------------------------------------------------------------*
    3455                    ;          EXCLUSIVE CPU CYCLES: 14
    3456 00000a3c 0200002a!            MVKL    .S2     $C$SL6+0,B4
    3457 00000a40 0200006a!            MVKH    .S2     $C$SL6+0,B4
    3458                    $C$DW$231       .dwtag  DW_TAG_TI_branch
    3459                            .dwattr $C$DW$231, DW_AT_low_pc(0x00)
    3460                            .dwattr $C$DW$231, DW_AT_name("printf")
    3461                            .dwattr $C$DW$231, DW_AT_TI_call
    3462                    
    3463 00000a44 10000013!            CALLP   .S2     printf,B3
    3464 00000a48 023c22f6  ||         STW     .D2T2   B4,*+SP(4)        ; |161| 
    3465                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   64

    3466                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\../common/VLIB_memory.h",line 161,
    3467                    $C$RL37:   ; CALL OCCURS {printf} {0}        ; |161| 
    3468                    $C$DW$232       .dwtag  DW_TAG_TI_branch
    3469                            .dwattr $C$DW$232, DW_AT_low_pc(0x00)
    3470                            .dwattr $C$DW$232, DW_AT_name("VLIB_stack_memory")
    3471                            .dwattr $C$DW$232, DW_AT_TI_call
    3472 00000a4c 10000012!            CALLP   .S2     VLIB_stack_memory,B3
    3473                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\../common/VLIB_memory.h",line 168,
    3474 00000a50           $C$RL38:   ; CALL OCCURS {VLIB_stack_memory} {0}  ; |168| 
    3475                    ;** --------------------------------------------------------------------------*
    3476                    ;          EXCLUSIVE CPU CYCLES: 13
    3477                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.c",line 239,
    3478 00000a50 01bf92e6             LDW     .D2T2   *++SP(112),B3     ; |239| 
    3479                            .dwcfi  cfa_offset, 48
    3480                            .dwcfi  restore_reg, 19
    3481 00000a54     c677             LDDW    .D2T1   *++SP,A13:A12
    3482                            .dwcfi  cfa_offset, 40
    3483                            .dwcfi  restore_reg, 13
    3484                            .dwcfi  restore_reg, 12
    3485 00000a56     c777             LDDW    .D2T1   *++SP,A15:A14
    3486                            .dwcfi  cfa_offset, 32
    3487                            .dwcfi  restore_reg, 15
    3488                            .dwcfi  restore_reg, 14
    3489 00000a58     d577             LDDW    .D2T2   *++SP,B11:B10
    3490                            .dwcfi  cfa_offset, 24
    3491                            .dwcfi  restore_reg, 27
    3492                            .dwcfi  restore_reg, 26
    3493 00000a5a     d677             LDDW    .D2T2   *++SP,B13:B12
    3494                            .dwcfi  cfa_offset, 16
    3495                            .dwcfi  restore_reg, 29
    3496                            .dwcfi  restore_reg, 28
    3497 00000a60 053c52e4             LDW     .D2T1   *++SP(8),A10
    3498                            .dwcfi  cfa_offset, 8
    3499                            .dwcfi  restore_reg, 10
    3500 00000a64 05bc52e4             LDW     .D2T1   *++SP(8),A11      ; |239| 
    3501                            .dwcfi  cfa_offset, 0
    3502                            .dwcfi  restore_reg, 11
    3503                            .dwcfi  cfa_offset, 0
    3504                    $C$DW$233       .dwtag  DW_TAG_TI_branch
    3505                            .dwattr $C$DW$233, DW_AT_low_pc(0x00)
    3506                            .dwattr $C$DW$233, DW_AT_TI_return
    3507 00000a68 008ca362             RETNOP  .S2     B3,5
    3508                               ; BRANCH OCCURS {B3}  
    3509                    
    3510                    $C$DW$234       .dwtag  DW_TAG_TI_loop
    3511                            .dwattr $C$DW$234, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3512                            .dwattr $C$DW$234, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_dis
    3513                            .dwattr $C$DW$234, DW_AT_TI_begin_line(0x35)
    3514                            .dwattr $C$DW$234, DW_AT_TI_end_line(0xe6)
    3515                    $C$DW$235       .dwtag  DW_TAG_TI_loop_range
    3516                            .dwattr $C$DW$235, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$4$B)
    3517                            .dwattr $C$DW$235, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$4$E)
    3518                    $C$DW$236       .dwtag  DW_TAG_TI_loop_range
    3519                            .dwattr $C$DW$236, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$75$B)
    3520                            .dwattr $C$DW$236, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$75$E)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   65

    3521                    $C$DW$237       .dwtag  DW_TAG_TI_loop_range
    3522                            .dwattr $C$DW$237, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$64$B)
    3523                            .dwattr $C$DW$237, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$64$E)
    3524                    $C$DW$238       .dwtag  DW_TAG_TI_loop_range
    3525                            .dwattr $C$DW$238, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$55$B)
    3526                            .dwattr $C$DW$238, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$55$E)
    3527                    $C$DW$239       .dwtag  DW_TAG_TI_loop_range
    3528                            .dwattr $C$DW$239, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$42$B)
    3529                            .dwattr $C$DW$239, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$42$E)
    3530                    $C$DW$240       .dwtag  DW_TAG_TI_loop_range
    3531                            .dwattr $C$DW$240, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$38$B)
    3532                            .dwattr $C$DW$240, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$38$E)
    3533                    $C$DW$241       .dwtag  DW_TAG_TI_loop_range
    3534                            .dwattr $C$DW$241, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$33$B)
    3535                            .dwattr $C$DW$241, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$33$E)
    3536                    $C$DW$242       .dwtag  DW_TAG_TI_loop_range
    3537                            .dwattr $C$DW$242, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$19$B)
    3538                            .dwattr $C$DW$242, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$19$E)
    3539                    $C$DW$243       .dwtag  DW_TAG_TI_loop_range
    3540                            .dwattr $C$DW$243, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$15$B)
    3541                            .dwattr $C$DW$243, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$15$E)
    3542                    $C$DW$244       .dwtag  DW_TAG_TI_loop_range
    3543                            .dwattr $C$DW$244, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$10$B)
    3544                            .dwattr $C$DW$244, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$10$E)
    3545                    $C$DW$245       .dwtag  DW_TAG_TI_loop_range
    3546                            .dwattr $C$DW$245, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$5$B)
    3547                            .dwattr $C$DW$245, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$5$E)
    3548                    $C$DW$246       .dwtag  DW_TAG_TI_loop_range
    3549                            .dwattr $C$DW$246, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$6$B)
    3550                            .dwattr $C$DW$246, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$6$E)
    3551                    $C$DW$247       .dwtag  DW_TAG_TI_loop_range
    3552                            .dwattr $C$DW$247, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$7$B)
    3553                            .dwattr $C$DW$247, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$7$E)
    3554                    $C$DW$248       .dwtag  DW_TAG_TI_loop_range
    3555                            .dwattr $C$DW$248, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$8$B)
    3556                            .dwattr $C$DW$248, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$8$E)
    3557                    $C$DW$249       .dwtag  DW_TAG_TI_loop_range
    3558                            .dwattr $C$DW$249, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$9$B)
    3559                            .dwattr $C$DW$249, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$9$E)
    3560                    $C$DW$250       .dwtag  DW_TAG_TI_loop_range
    3561                            .dwattr $C$DW$250, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$14$B)
    3562                            .dwattr $C$DW$250, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$14$E)
    3563                    $C$DW$251       .dwtag  DW_TAG_TI_loop_range
    3564                            .dwattr $C$DW$251, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$18$B)
    3565                            .dwattr $C$DW$251, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$18$E)
    3566                    $C$DW$252       .dwtag  DW_TAG_TI_loop_range
    3567                            .dwattr $C$DW$252, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$31$B)
    3568                            .dwattr $C$DW$252, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$31$E)
    3569                    $C$DW$253       .dwtag  DW_TAG_TI_loop_range
    3570                            .dwattr $C$DW$253, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$32$B)
    3571                            .dwattr $C$DW$253, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$32$E)
    3572                    $C$DW$254       .dwtag  DW_TAG_TI_loop_range
    3573                            .dwattr $C$DW$254, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$37$B)
    3574                            .dwattr $C$DW$254, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$37$E)
    3575                    $C$DW$255       .dwtag  DW_TAG_TI_loop_range
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   66

    3576                            .dwattr $C$DW$255, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$41$B)
    3577                            .dwattr $C$DW$255, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$41$E)
    3578                    $C$DW$256       .dwtag  DW_TAG_TI_loop_range
    3579                            .dwattr $C$DW$256, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$54$B)
    3580                            .dwattr $C$DW$256, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$54$E)
    3581                    $C$DW$257       .dwtag  DW_TAG_TI_loop_range
    3582                            .dwattr $C$DW$257, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$63$B)
    3583                            .dwattr $C$DW$257, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$63$E)
    3584                    $C$DW$258       .dwtag  DW_TAG_TI_loop_range
    3585                            .dwattr $C$DW$258, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$72$B)
    3586                            .dwattr $C$DW$258, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$72$E)
    3587                    $C$DW$259       .dwtag  DW_TAG_TI_loop_range
    3588                            .dwattr $C$DW$259, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$73$B)
    3589                            .dwattr $C$DW$259, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$73$E)
    3590                    $C$DW$260       .dwtag  DW_TAG_TI_loop_range
    3591                            .dwattr $C$DW$260, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$74$B)
    3592                            .dwattr $C$DW$260, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$74$E)
    3593                    $C$DW$261       .dwtag  DW_TAG_TI_loop_range
    3594                            .dwattr $C$DW$261, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$76$B)
    3595                            .dwattr $C$DW$261, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$76$E)
    3596                    $C$DW$262       .dwtag  DW_TAG_TI_loop_range
    3597                            .dwattr $C$DW$262, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$77$B)
    3598                            .dwattr $C$DW$262, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$77$E)
    3599                    $C$DW$263       .dwtag  DW_TAG_TI_loop_range
    3600                            .dwattr $C$DW$263, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$78$B)
    3601                            .dwattr $C$DW$263, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$78$E)
    3602                    $C$DW$264       .dwtag  DW_TAG_TI_loop_range
    3603                            .dwattr $C$DW$264, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$79$B)
    3604                            .dwattr $C$DW$264, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$79$E)
    3605                    
    3606                    $C$DW$265       .dwtag  DW_TAG_TI_loop
    3607                            .dwattr $C$DW$265, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3608                            .dwattr $C$DW$265, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_dis
    3609                            .dwattr $C$DW$265, DW_AT_TI_begin_line(0x94)
    3610                            .dwattr $C$DW$265, DW_AT_TI_end_line(0x94)
    3611                    $C$DW$266       .dwtag  DW_TAG_TI_loop_range
    3612                            .dwattr $C$DW$266, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$35$B)
    3613                            .dwattr $C$DW$266, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$35$E)
    3614                            .dwendtag $C$DW$265
    3615                    
    3616                    
    3617                    $C$DW$267       .dwtag  DW_TAG_TI_loop
    3618                            .dwattr $C$DW$267, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3619                            .dwattr $C$DW$267, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_dis
    3620                            .dwattr $C$DW$267, DW_AT_TI_begin_line(0x68)
    3621                            .dwattr $C$DW$267, DW_AT_TI_end_line(0x68)
    3622                    $C$DW$268       .dwtag  DW_TAG_TI_loop_range
    3623                            .dwattr $C$DW$268, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$12$B)
    3624                            .dwattr $C$DW$268, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$12$E)
    3625                            .dwendtag $C$DW$267
    3626                    
    3627                    
    3628                    $C$DW$269       .dwtag  DW_TAG_TI_loop
    3629                            .dwattr $C$DW$269, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3630                            .dwattr $C$DW$269, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_dis
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   67

    3631                            .dwattr $C$DW$269, DW_AT_TI_begin_line(0x6d)
    3632                            .dwattr $C$DW$269, DW_AT_TI_end_line(0x77)
    3633                    $C$DW$270       .dwtag  DW_TAG_TI_loop_range
    3634                            .dwattr $C$DW$270, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$16$B)
    3635                            .dwattr $C$DW$270, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$16$E)
    3636                    $C$DW$271       .dwtag  DW_TAG_TI_loop_range
    3637                            .dwattr $C$DW$271, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$17$B)
    3638                            .dwattr $C$DW$271, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$17$E)
    3639                            .dwendtag $C$DW$269
    3640                    
    3641                    
    3642                    $C$DW$272       .dwtag  DW_TAG_TI_loop
    3643                            .dwattr $C$DW$272, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3644                            .dwattr $C$DW$272, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_dis
    3645                            .dwattr $C$DW$272, DW_AT_TI_begin_line(0x7a)
    3646                            .dwattr $C$DW$272, DW_AT_TI_end_line(0x8e)
    3647                    $C$DW$273       .dwtag  DW_TAG_TI_loop_range
    3648                            .dwattr $C$DW$273, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$20$B)
    3649                            .dwattr $C$DW$273, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$20$E)
    3650                    $C$DW$274       .dwtag  DW_TAG_TI_loop_range
    3651                            .dwattr $C$DW$274, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$26$B)
    3652                            .dwattr $C$DW$274, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$26$E)
    3653                    $C$DW$275       .dwtag  DW_TAG_TI_loop_range
    3654                            .dwattr $C$DW$275, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$21$B)
    3655                            .dwattr $C$DW$275, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$21$E)
    3656                    $C$DW$276       .dwtag  DW_TAG_TI_loop_range
    3657                            .dwattr $C$DW$276, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$25$B)
    3658                            .dwattr $C$DW$276, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$25$E)
    3659                    $C$DW$277       .dwtag  DW_TAG_TI_loop_range
    3660                            .dwattr $C$DW$277, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$30$B)
    3661                            .dwattr $C$DW$277, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$30$E)
    3662                    
    3663                    $C$DW$278       .dwtag  DW_TAG_TI_loop
    3664                            .dwattr $C$DW$278, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3665                            .dwattr $C$DW$278, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_dis
    3666                            .dwattr $C$DW$278, DW_AT_TI_begin_line(0x80)
    3667                            .dwattr $C$DW$278, DW_AT_TI_end_line(0x80)
    3668                    $C$DW$279       .dwtag  DW_TAG_TI_loop_range
    3669                            .dwattr $C$DW$279, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$23$B)
    3670                            .dwattr $C$DW$279, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$23$E)
    3671                            .dwendtag $C$DW$278
    3672                    
    3673                    
    3674                    $C$DW$280       .dwtag  DW_TAG_TI_loop
    3675                            .dwattr $C$DW$280, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3676                            .dwattr $C$DW$280, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_dis
    3677                            .dwattr $C$DW$280, DW_AT_TI_begin_line(0x82)
    3678                            .dwattr $C$DW$280, DW_AT_TI_end_line(0x8d)
    3679                    $C$DW$281       .dwtag  DW_TAG_TI_loop_range
    3680                            .dwattr $C$DW$281, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$27$B)
    3681                            .dwattr $C$DW$281, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$27$E)
    3682                    $C$DW$282       .dwtag  DW_TAG_TI_loop_range
    3683                            .dwattr $C$DW$282, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$28$B)
    3684                            .dwattr $C$DW$282, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$28$E)
    3685                    $C$DW$283       .dwtag  DW_TAG_TI_loop_range
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   68

    3686                            .dwattr $C$DW$283, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$29$B)
    3687                            .dwattr $C$DW$283, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$29$E)
    3688                            .dwendtag $C$DW$280
    3689                    
    3690                            .dwendtag $C$DW$272
    3691                    
    3692                    
    3693                    $C$DW$284       .dwtag  DW_TAG_TI_loop
    3694                            .dwattr $C$DW$284, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3695                            .dwattr $C$DW$284, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_dis
    3696                            .dwattr $C$DW$284, DW_AT_TI_begin_line(0x99)
    3697                            .dwattr $C$DW$284, DW_AT_TI_end_line(0xa3)
    3698                    $C$DW$285       .dwtag  DW_TAG_TI_loop_range
    3699                            .dwattr $C$DW$285, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$39$B)
    3700                            .dwattr $C$DW$285, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$39$E)
    3701                    $C$DW$286       .dwtag  DW_TAG_TI_loop_range
    3702                            .dwattr $C$DW$286, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$40$B)
    3703                            .dwattr $C$DW$286, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$40$E)
    3704                            .dwendtag $C$DW$284
    3705                    
    3706                    
    3707                    $C$DW$287       .dwtag  DW_TAG_TI_loop
    3708                            .dwattr $C$DW$287, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3709                            .dwattr $C$DW$287, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_dis
    3710                            .dwattr $C$DW$287, DW_AT_TI_begin_line(0xa6)
    3711                            .dwattr $C$DW$287, DW_AT_TI_end_line(0xba)
    3712                    $C$DW$288       .dwtag  DW_TAG_TI_loop_range
    3713                            .dwattr $C$DW$288, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$43$B)
    3714                            .dwattr $C$DW$288, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$43$E)
    3715                    $C$DW$289       .dwtag  DW_TAG_TI_loop_range
    3716                            .dwattr $C$DW$289, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$49$B)
    3717                            .dwattr $C$DW$289, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$49$E)
    3718                    $C$DW$290       .dwtag  DW_TAG_TI_loop_range
    3719                            .dwattr $C$DW$290, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$44$B)
    3720                            .dwattr $C$DW$290, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$44$E)
    3721                    $C$DW$291       .dwtag  DW_TAG_TI_loop_range
    3722                            .dwattr $C$DW$291, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$48$B)
    3723                            .dwattr $C$DW$291, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$48$E)
    3724                    $C$DW$292       .dwtag  DW_TAG_TI_loop_range
    3725                            .dwattr $C$DW$292, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$53$B)
    3726                            .dwattr $C$DW$292, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$53$E)
    3727                    
    3728                    $C$DW$293       .dwtag  DW_TAG_TI_loop
    3729                            .dwattr $C$DW$293, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3730                            .dwattr $C$DW$293, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_dis
    3731                            .dwattr $C$DW$293, DW_AT_TI_begin_line(0xac)
    3732                            .dwattr $C$DW$293, DW_AT_TI_end_line(0xac)
    3733                    $C$DW$294       .dwtag  DW_TAG_TI_loop_range
    3734                            .dwattr $C$DW$294, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$46$B)
    3735                            .dwattr $C$DW$294, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$46$E)
    3736                            .dwendtag $C$DW$293
    3737                    
    3738                    
    3739                    $C$DW$295       .dwtag  DW_TAG_TI_loop
    3740                            .dwattr $C$DW$295, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   69

    3741                            .dwattr $C$DW$295, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_dis
    3742                            .dwattr $C$DW$295, DW_AT_TI_begin_line(0xae)
    3743                            .dwattr $C$DW$295, DW_AT_TI_end_line(0xb9)
    3744                    $C$DW$296       .dwtag  DW_TAG_TI_loop_range
    3745                            .dwattr $C$DW$296, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$50$B)
    3746                            .dwattr $C$DW$296, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$50$E)
    3747                    $C$DW$297       .dwtag  DW_TAG_TI_loop_range
    3748                            .dwattr $C$DW$297, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$51$B)
    3749                            .dwattr $C$DW$297, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$51$E)
    3750                    $C$DW$298       .dwtag  DW_TAG_TI_loop_range
    3751                            .dwattr $C$DW$298, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$52$B)
    3752                            .dwattr $C$DW$298, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$52$E)
    3753                            .dwendtag $C$DW$295
    3754                    
    3755                            .dwendtag $C$DW$287
    3756                    
    3757                    
    3758                    $C$DW$299       .dwtag  DW_TAG_TI_loop
    3759                            .dwattr $C$DW$299, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3760                            .dwattr $C$DW$299, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_dis
    3761                            .dwattr $C$DW$299, DW_AT_TI_begin_line(0xbe)
    3762                            .dwattr $C$DW$299, DW_AT_TI_end_line(0xc1)
    3763                    $C$DW$300       .dwtag  DW_TAG_TI_loop_range
    3764                            .dwattr $C$DW$300, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$56$B)
    3765                            .dwattr $C$DW$300, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$56$E)
    3766                    $C$DW$301       .dwtag  DW_TAG_TI_loop_range
    3767                            .dwattr $C$DW$301, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$57$B)
    3768                            .dwattr $C$DW$301, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$57$E)
    3769                    $C$DW$302       .dwtag  DW_TAG_TI_loop_range
    3770                            .dwattr $C$DW$302, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$61$B)
    3771                            .dwattr $C$DW$302, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$61$E)
    3772                    $C$DW$303       .dwtag  DW_TAG_TI_loop_range
    3773                            .dwattr $C$DW$303, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$62$B)
    3774                            .dwattr $C$DW$303, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$62$E)
    3775                    
    3776                    $C$DW$304       .dwtag  DW_TAG_TI_loop
    3777                            .dwattr $C$DW$304, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3778                            .dwattr $C$DW$304, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_dis
    3779                            .dwattr $C$DW$304, DW_AT_TI_begin_line(0xbf)
    3780                            .dwattr $C$DW$304, DW_AT_TI_end_line(0xc1)
    3781                    $C$DW$305       .dwtag  DW_TAG_TI_loop_range
    3782                            .dwattr $C$DW$305, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$59$B)
    3783                            .dwattr $C$DW$305, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$59$E)
    3784                            .dwendtag $C$DW$304
    3785                    
    3786                            .dwendtag $C$DW$299
    3787                    
    3788                    
    3789                    $C$DW$306       .dwtag  DW_TAG_TI_loop
    3790                            .dwattr $C$DW$306, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3791                            .dwattr $C$DW$306, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_dis
    3792                            .dwattr $C$DW$306, DW_AT_TI_begin_line(0xc5)
    3793                            .dwattr $C$DW$306, DW_AT_TI_end_line(0xc8)
    3794                    $C$DW$307       .dwtag  DW_TAG_TI_loop_range
    3795                            .dwattr $C$DW$307, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$65$B)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   70

    3796                            .dwattr $C$DW$307, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$65$E)
    3797                    $C$DW$308       .dwtag  DW_TAG_TI_loop_range
    3798                            .dwattr $C$DW$308, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$66$B)
    3799                            .dwattr $C$DW$308, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$66$E)
    3800                    $C$DW$309       .dwtag  DW_TAG_TI_loop_range
    3801                            .dwattr $C$DW$309, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$70$B)
    3802                            .dwattr $C$DW$309, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$70$E)
    3803                    $C$DW$310       .dwtag  DW_TAG_TI_loop_range
    3804                            .dwattr $C$DW$310, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$71$B)
    3805                            .dwattr $C$DW$310, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$71$E)
    3806                    
    3807                    $C$DW$311       .dwtag  DW_TAG_TI_loop
    3808                            .dwattr $C$DW$311, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3809                            .dwattr $C$DW$311, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_dis
    3810                            .dwattr $C$DW$311, DW_AT_TI_begin_line(0xc6)
    3811                            .dwattr $C$DW$311, DW_AT_TI_end_line(0xc8)
    3812                    $C$DW$312       .dwtag  DW_TAG_TI_loop_range
    3813                            .dwattr $C$DW$312, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD8_d$68$B)
    3814                            .dwattr $C$DW$312, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD8_d$68$E)
    3815                            .dwendtag $C$DW$311
    3816                    
    3817                            .dwendtag $C$DW$306
    3818                    
    3819                            .dwendtag $C$DW$234
    3820                    
    3821                            .dwattr $C$DW$98, DW_AT_TI_end_file("./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_dispar
    3822                            .dwattr $C$DW$98, DW_AT_TI_end_line(0xef)
    3823                            .dwattr $C$DW$98, DW_AT_TI_end_column(0x01)
    3824                            .dwendentry
    3825                            .dwendtag $C$DW$98
    3826                    
    3827                    ;; Inlined function references:
    3828                    ;; [ 15] VLIB_profile_start
    3829                    ;; [ 16] VLIB_profile_stop
    3830                    ;; [ 18] VLIB_kernel_memory
    3831                    ;******************************************************************************
    3832                    ;* STRINGS                                                                    *
    3833                    ;******************************************************************************
    3834 00000000                   .sect   ".const:.string"
    3835 00000000 00000056  $C$SL1: .string "VLIB_disparity_SAD8",0
         00000001 0000004C 
         00000002 00000049 
         00000003 00000042 
         00000004 0000005F 
         00000005 00000064 
         00000006 00000069 
         00000007 00000073 
         00000008 00000070 
         00000009 00000061 
         0000000a 00000072 
         0000000b 00000069 
         0000000c 00000074 
         0000000d 00000079 
         0000000e 0000005F 
         0000000f 00000053 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   71

         00000010 00000041 
         00000011 00000044 
         00000012 00000038 
         00000013 00000000 
    3836 00000014 00000025  $C$SL2: .string "%s generated input | Opt results compared to NatC results |"
         00000015 00000073 
         00000016 00000020 
         00000017 00000067 
         00000018 00000065 
         00000019 0000006E 
         0000001a 00000065 
         0000001b 00000072 
         0000001c 00000061 
         0000001d 00000074 
         0000001e 00000065 
         0000001f 00000064 
         00000020 00000020 
         00000021 00000069 
         00000022 0000006E 
         00000023 00000070 
         00000024 00000075 
         00000025 00000074 
         00000026 00000020 
         00000027 0000007C 
         00000028 00000020 
         00000029 0000004F 
         0000002a 00000070 
         0000002b 00000074 
         0000002c 00000020 
         0000002d 00000072 
         0000002e 00000065 
         0000002f 00000073 
         00000030 00000075 
         00000031 0000006C 
         00000032 00000074 
         00000033 00000073 
         00000034 00000020 
         00000035 00000063 
         00000036 0000006F 
         00000037 0000006D 
         00000038 00000070 
         00000039 00000061 
         0000003a 00000072 
         0000003b 00000065 
         0000003c 00000064 
         0000003d 00000020 
         0000003e 00000074 
         0000003f 0000006F 
         00000040 00000020 
         00000041 0000004E 
         00000042 00000061 
         00000043 00000074 
         00000044 00000043 
         00000045 00000020 
         00000046 00000072 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   72

         00000047 00000065 
         00000048 00000073 
         00000049 00000075 
         0000004a 0000006C 
         0000004b 00000074 
         0000004c 00000073 
         0000004d 00000020 
         0000004e 0000007C 
    3837 0000004f 00000020          .string " width=%d, height=%d, windowSize=%d, numDisp=%d",0
         00000050 00000077 
         00000051 00000069 
         00000052 00000064 
         00000053 00000074 
         00000054 00000068 
         00000055 0000003D 
         00000056 00000025 
         00000057 00000064 
         00000058 0000002C 
         00000059 00000020 
         0000005a 00000068 
         0000005b 00000065 
         0000005c 00000069 
         0000005d 00000067 
         0000005e 00000068 
         0000005f 00000074 
         00000060 0000003D 
         00000061 00000025 
         00000062 00000064 
         00000063 0000002C 
         00000064 00000020 
         00000065 00000077 
         00000066 00000069 
         00000067 0000006E 
         00000068 00000064 
         00000069 0000006F 
         0000006a 00000077 
         0000006b 00000053 
         0000006c 00000069 
         0000006d 0000007A 
         0000006e 00000065 
         0000006f 0000003D 
         00000070 00000025 
         00000071 00000064 
         00000072 0000002C 
         00000073 00000020 
         00000074 0000006E 
         00000075 00000075 
         00000076 0000006D 
         00000077 00000044 
         00000078 00000069 
         00000079 00000073 
         0000007a 00000070 
         0000007b 0000003D 
         0000007c 00000025 
         0000007d 00000064 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   73

         0000007e 00000000 
    3838 0000007f 00000077  $C$SL3: .string "width=%d, height=%d, windowSize=%d",0
         00000080 00000069 
         00000081 00000064 
         00000082 00000074 
         00000083 00000068 
         00000084 0000003D 
         00000085 00000025 
         00000086 00000064 
         00000087 0000002C 
         00000088 00000020 
         00000089 00000068 
         0000008a 00000065 
         0000008b 00000069 
         0000008c 00000067 
         0000008d 00000068 
         0000008e 00000074 
         0000008f 0000003D 
         00000090 00000025 
         00000091 00000064 
         00000092 0000002C 
         00000093 00000020 
         00000094 00000077 
         00000095 00000069 
         00000096 0000006E 
         00000097 00000064 
         00000098 0000006F 
         00000099 00000077 
         0000009a 00000053 
         0000009b 00000069 
         0000009c 0000007A 
         0000009d 00000065 
         0000009e 0000003D 
         0000009f 00000025 
         000000a0 00000064 
         000000a1 00000000 
    3839 000000a2 00000070  $C$SL4: .string "padWidth*(outHeight-1)*(disparitySearchRange)",0
         000000a3 00000061 
         000000a4 00000064 
         000000a5 00000057 
         000000a6 00000069 
         000000a7 00000064 
         000000a8 00000074 
         000000a9 00000068 
         000000aa 0000002A 
         000000ab 00000028 
         000000ac 0000006F 
         000000ad 00000075 
         000000ae 00000074 
         000000af 00000048 
         000000b0 00000065 
         000000b1 00000069 
         000000b2 00000067 
         000000b3 00000068 
         000000b4 00000074 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   74

         000000b5 0000002D 
         000000b6 00000031 
         000000b7 00000029 
         000000b8 0000002A 
         000000b9 00000028 
         000000ba 00000064 
         000000bb 00000069 
         000000bc 00000073 
         000000bd 00000070 
         000000be 00000061 
         000000bf 00000072 
         000000c0 00000069 
         000000c1 00000074 
         000000c2 00000079 
         000000c3 00000053 
         000000c4 00000065 
         000000c5 00000061 
         000000c6 00000072 
         000000c7 00000063 
         000000c8 00000068 
         000000c9 00000052 
         000000ca 00000061 
         000000cb 0000006E 
         000000cc 00000067 
         000000cd 00000065 
         000000ce 00000029 
         000000cf 00000000 
    3840 000000d0 0000004E  $C$SL5: .string "N = padWidth*(outHeight-1)*(disparitySearchRange); M = (out"
         000000d1 00000020 
         000000d2 0000003D 
         000000d3 00000020 
         000000d4 00000070 
         000000d5 00000061 
         000000d6 00000064 
         000000d7 00000057 
         000000d8 00000069 
         000000d9 00000064 
         000000da 00000074 
         000000db 00000068 
         000000dc 0000002A 
         000000dd 00000028 
         000000de 0000006F 
         000000df 00000075 
         000000e0 00000074 
         000000e1 00000048 
         000000e2 00000065 
         000000e3 00000069 
         000000e4 00000067 
         000000e5 00000068 
         000000e6 00000074 
         000000e7 0000002D 
         000000e8 00000031 
         000000e9 00000029 
         000000ea 0000002A 
         000000eb 00000028 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   75

         000000ec 00000064 
         000000ed 00000069 
         000000ee 00000073 
         000000ef 00000070 
         000000f0 00000061 
         000000f1 00000072 
         000000f2 00000069 
         000000f3 00000074 
         000000f4 00000079 
         000000f5 00000053 
         000000f6 00000065 
         000000f7 00000061 
         000000f8 00000072 
         000000f9 00000063 
         000000fa 00000068 
         000000fb 00000052 
         000000fc 00000061 
         000000fd 0000006E 
         000000fe 00000067 
         000000ff 00000065 
         00000100 00000029 
         00000101 0000003B 
         00000102 00000020 
         00000103 0000004D 
         00000104 00000020 
         00000105 0000003D 
         00000106 00000020 
         00000107 00000028 
         00000108 0000006F 
         00000109 00000075 
         0000010a 00000074 
    3841 0000010b 00000048          .string "Height-1)*(disparitySearchRange)",0
         0000010c 00000065 
         0000010d 00000069 
         0000010e 00000067 
         0000010f 00000068 
         00000110 00000074 
         00000111 0000002D 
         00000112 00000031 
         00000113 00000029 
         00000114 0000002A 
         00000115 00000028 
         00000116 00000064 
         00000117 00000069 
         00000118 00000073 
         00000119 00000070 
         0000011a 00000061 
         0000011b 00000072 
         0000011c 00000069 
         0000011d 00000074 
         0000011e 00000079 
         0000011f 00000053 
         00000120 00000065 
         00000121 00000061 
         00000122 00000072 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   76

         00000123 00000063 
         00000124 00000068 
         00000125 00000052 
         00000126 00000061 
         00000127 0000006E 
         00000128 00000067 
         00000129 00000065 
         0000012a 00000029 
         0000012b 00000000 
    3842 0000012c 0000002D  $C$SL6: .string "-----------------------------------------------------------"
         0000012d 0000002D 
         0000012e 0000002D 
         0000012f 0000002D 
         00000130 0000002D 
         00000131 0000002D 
         00000132 0000002D 
         00000133 0000002D 
         00000134 0000002D 
         00000135 0000002D 
         00000136 0000002D 
         00000137 0000002D 
         00000138 0000002D 
         00000139 0000002D 
         0000013a 0000002D 
         0000013b 0000002D 
         0000013c 0000002D 
         0000013d 0000002D 
         0000013e 0000002D 
         0000013f 0000002D 
         00000140 0000002D 
         00000141 0000002D 
         00000142 0000002D 
         00000143 0000002D 
         00000144 0000002D 
         00000145 0000002D 
         00000146 0000002D 
         00000147 0000002D 
         00000148 0000002D 
         00000149 0000002D 
         0000014a 0000002D 
         0000014b 0000002D 
         0000014c 0000002D 
         0000014d 0000002D 
         0000014e 0000002D 
         0000014f 0000002D 
         00000150 0000002D 
         00000151 0000002D 
         00000152 0000002D 
         00000153 0000002D 
         00000154 0000002D 
         00000155 0000002D 
         00000156 0000002D 
         00000157 0000002D 
         00000158 0000002D 
         00000159 0000002D 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   77

         0000015a 0000002D 
         0000015b 0000002D 
         0000015c 0000002D 
         0000015d 0000002D 
         0000015e 0000002D 
         0000015f 0000002D 
         00000160 0000002D 
         00000161 0000002D 
         00000162 0000002D 
         00000163 0000002D 
         00000164 0000002D 
         00000165 0000002D 
         00000166 0000002D 
    3843 00000167 0000002D          .string "-----------------------------------------------------------"
         00000168 0000002D 
         00000169 0000002D 
         0000016a 0000002D 
         0000016b 0000002D 
         0000016c 0000002D 
         0000016d 0000002D 
         0000016e 0000002D 
         0000016f 0000002D 
         00000170 0000002D 
         00000171 0000002D 
         00000172 0000002D 
         00000173 0000002D 
         00000174 0000002D 
         00000175 0000002D 
         00000176 0000002D 
         00000177 0000002D 
         00000178 0000002D 
         00000179 0000002D 
         0000017a 0000002D 
         0000017b 0000002D 
         0000017c 0000002D 
         0000017d 0000002D 
         0000017e 0000002D 
         0000017f 0000002D 
         00000180 0000002D 
         00000181 0000002D 
         00000182 0000002D 
         00000183 0000002D 
         00000184 0000002D 
         00000185 0000002D 
         00000186 0000002D 
         00000187 0000002D 
         00000188 0000002D 
         00000189 0000002D 
         0000018a 0000002D 
         0000018b 0000002D 
         0000018c 0000002D 
         0000018d 0000002D 
         0000018e 0000002D 
         0000018f 0000002D 
         00000190 0000002D 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   78

         00000191 0000002D 
         00000192 0000002D 
         00000193 0000002D 
         00000194 0000002D 
         00000195 0000002D 
         00000196 0000002D 
         00000197 0000002D 
         00000198 0000002D 
         00000199 0000002D 
         0000019a 0000002D 
         0000019b 0000002D 
         0000019c 0000002D 
         0000019d 0000002D 
         0000019e 0000002D 
         0000019f 0000002D 
         000001a0 0000002D 
         000001a1 0000002D 
    3844 000001a2 0000002D          .string "-----------------------",10,0
         000001a3 0000002D 
         000001a4 0000002D 
         000001a5 0000002D 
         000001a6 0000002D 
         000001a7 0000002D 
         000001a8 0000002D 
         000001a9 0000002D 
         000001aa 0000002D 
         000001ab 0000002D 
         000001ac 0000002D 
         000001ad 0000002D 
         000001ae 0000002D 
         000001af 0000002D 
         000001b0 0000002D 
         000001b1 0000002D 
         000001b2 0000002D 
         000001b3 0000002D 
         000001b4 0000002D 
         000001b5 0000002D 
         000001b6 0000002D 
         000001b7 0000002D 
         000001b8 0000002D 
         000001b9 0000000A 
         000001ba 00000000 
    3845                    ;*****************************************************************************
    3846                    ;* UNDEFINED EXTERNAL REFERENCES                                             *
    3847                    ;*****************************************************************************
    3848                            .global printf
    3849                            .global sprintf
    3850                            .global memset
    3851                            .global malloc
    3852                            .global free
    3853                            .global VLIB_cache_inval
    3854                            .global VLIB_profile_init
    3855                            .global VLIB_formula_add_test
    3856                            .global VLIB_skip_test
    3857                            .global VLIB_profile_cycle_report
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   79

    3858                            .global initStack
    3859                            .global setStackDepth
    3860                            .global getSP
    3861                            .global VLIB_stack_memory
    3862                            .global VLIB_fillBuffer
    3863                            .global VLIB_malloc
    3864                            .global VLIB_free
    3865                            .global VLIB_disparity_SAD_firstRow8_cn
    3866                            .global VLIB_disparity_SAD8
    3867                            .global VLIB_disparity_SAD8_cn
    3868                            .global disparity_SAD8_getTestParams
    3869                            .global test_cases
    3870                            .global act_kernel
    3871                            .global desc
    3872                            .global testPatternString
    3873                            .global est_test
    3874                            .global beg_count
    3875                            .global end_count
    3876                            .global overhead
    3877                            .global cycles
    3878                    
    3879                    ;******************************************************************************
    3880                    ;* BUILD ATTRIBUTES                                                           *
    3881                    ;******************************************************************************
    3882                            .battr "TI", Tag_File, 1, Tag_Long_Precision_Bits(2)
    3883                            .battr "TI", Tag_File, 1, Tag_Bitfield_layout(2)
    3884                            .battr "TI", Tag_File, 1, Tag_ABI_enum_size(2)
    3885                            .battr "c6xabi", Tag_File, 1, Tag_ABI_wchar_t(1)
    3886                            .battr "c6xabi", Tag_File, 1, Tag_ABI_array_object_alignment(0)
    3887                            .battr "c6xabi", Tag_File, 1, Tag_ABI_array_object_align_expected(0)
    3888                            .battr "c6xabi", Tag_File, 1, Tag_ABI_PIC(0)
    3889                            .battr "c6xabi", Tag_File, 1, Tag_ABI_PID(0)
    3890                            .battr "c6xabi", Tag_File, 1, Tag_ABI_DSBT(0)
    3891                            .battr "c6xabi", Tag_File, 1, Tag_ABI_stack_align_needed(0)
    3892                            .battr "c6xabi", Tag_File, 1, Tag_ABI_stack_align_preserved(0)
    3893                            .battr "TI", Tag_File, 1, Tag_Tramps_Use_SOC(1)
    3894                    
    3895                    ;******************************************************************************
    3896                    ;* TYPE INFORMATION                                                           *
    3897                    ;******************************************************************************
    3898                    
    3899                    $C$DW$T$38      .dwtag  DW_TAG_enumeration_type
    3900                            .dwattr $C$DW$T$38, DW_AT_byte_size(0x04)
    3901                    $C$DW$313       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_NO_ERROR"), DW_AT_const_value(0x00)
    3902                            .dwattr $C$DW$313, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c6
    3903                            .dwattr $C$DW$313, DW_AT_decl_line(0x7a)
    3904                            .dwattr $C$DW$313, DW_AT_decl_column(0x05)
    3905                    $C$DW$314       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_INPUT_INVALID"), DW_AT_const_value(0x0
    3906                            .dwattr $C$DW$314, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c6
    3907                            .dwattr $C$DW$314, DW_AT_decl_line(0x7b)
    3908                            .dwattr $C$DW$314, DW_AT_decl_column(0x05)
    3909                    $C$DW$315       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_INPUT_NEGATIVE"), DW_AT_const_value(0x
    3910                            .dwattr $C$DW$315, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c6
    3911                            .dwattr $C$DW$315, DW_AT_decl_line(0x7c)
    3912                            .dwattr $C$DW$315, DW_AT_decl_column(0x05)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   80

    3913                    $C$DW$316       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_INPUT_EXCEEDED_RANGE"), DW_AT_const_va
    3914                            .dwattr $C$DW$316, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c6
    3915                            .dwattr $C$DW$316, DW_AT_decl_line(0x7d)
    3916                            .dwattr $C$DW$316, DW_AT_decl_column(0x05)
    3917                    $C$DW$317       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_MEMORY_EXCEEDED_BOUNDARY"), DW_AT_cons
    3918                            .dwattr $C$DW$317, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c6
    3919                            .dwattr $C$DW$317, DW_AT_decl_line(0x7e)
    3920                            .dwattr $C$DW$317, DW_AT_decl_column(0x05)
    3921                    $C$DW$318       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_MEMORY_ALLOCATION_FAILURE"), DW_AT_con
    3922                            .dwattr $C$DW$318, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c6
    3923                            .dwattr $C$DW$318, DW_AT_decl_line(0x7f)
    3924                            .dwattr $C$DW$318, DW_AT_decl_column(0x05)
    3925                    $C$DW$319       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_MEMORY_POINTER_NULL"), DW_AT_const_val
    3926                            .dwattr $C$DW$319, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c6
    3927                            .dwattr $C$DW$319, DW_AT_decl_line(0x80)
    3928                            .dwattr $C$DW$319, DW_AT_decl_column(0x05)
    3929                    $C$DW$320       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_DMA_FAILURE"), DW_AT_const_value(0x07)
    3930                            .dwattr $C$DW$320, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c6
    3931                            .dwattr $C$DW$320, DW_AT_decl_line(0x81)
    3932                            .dwattr $C$DW$320, DW_AT_decl_column(0x05)
    3933                    $C$DW$321       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_OPEN_FAILURE"), DW_AT_const_value
    3934                            .dwattr $C$DW$321, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c6
    3935                            .dwattr $C$DW$321, DW_AT_decl_line(0x82)
    3936                            .dwattr $C$DW$321, DW_AT_decl_column(0x05)
    3937                    $C$DW$322       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_READ_FAILURE"), DW_AT_const_value
    3938                            .dwattr $C$DW$322, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c6
    3939                            .dwattr $C$DW$322, DW_AT_decl_line(0x83)
    3940                            .dwattr $C$DW$322, DW_AT_decl_column(0x05)
    3941                    $C$DW$323       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_WRITE_FAILURE"), DW_AT_const_valu
    3942                            .dwattr $C$DW$323, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c6
    3943                            .dwattr $C$DW$323, DW_AT_decl_line(0x84)
    3944                            .dwattr $C$DW$323, DW_AT_decl_column(0x05)
    3945                    $C$DW$324       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_CLOSE_FAILURE"), DW_AT_const_valu
    3946                            .dwattr $C$DW$324, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c6
    3947                            .dwattr $C$DW$324, DW_AT_decl_line(0x85)
    3948                            .dwattr $C$DW$324, DW_AT_decl_column(0x05)
    3949                    $C$DW$325       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_FORMAT_FAILURE"), DW_AT_const_val
    3950                            .dwattr $C$DW$325, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c6
    3951                            .dwattr $C$DW$325, DW_AT_decl_line(0x86)
    3952                            .dwattr $C$DW$325, DW_AT_decl_column(0x05)
    3953                    $C$DW$326       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_WARNING_LOW_MEMORY"), DW_AT_const_value(0x
    3954                            .dwattr $C$DW$326, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c6
    3955                            .dwattr $C$DW$326, DW_AT_decl_line(0x87)
    3956                            .dwattr $C$DW$326, DW_AT_decl_column(0x05)
    3957                    $C$DW$327       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_NOT_IMPLEMENTED"), DW_AT_const_value(0
    3958                            .dwattr $C$DW$327, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c6
    3959                            .dwattr $C$DW$327, DW_AT_decl_line(0x88)
    3960                            .dwattr $C$DW$327, DW_AT_decl_column(0x05)
    3961                    $C$DW$328       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERROR_MAX"), DW_AT_const_value(0x0f)
    3962                            .dwattr $C$DW$328, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c6
    3963                            .dwattr $C$DW$328, DW_AT_decl_line(0x89)
    3964                            .dwattr $C$DW$328, DW_AT_decl_column(0x05)
    3965                            .dwendtag $C$DW$T$38
    3966                    
    3967                            .dwattr $C$DW$T$38, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   81

    3968                            .dwattr $C$DW$T$38, DW_AT_decl_line(0x79)
    3969                            .dwattr $C$DW$T$38, DW_AT_decl_column(0x0e)
    3970                    $C$DW$T$39      .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_STATUS")
    3971                            .dwattr $C$DW$T$39, DW_AT_type(*$C$DW$T$38)
    3972                            .dwattr $C$DW$T$39, DW_AT_language(DW_LANG_C)
    3973                            .dwattr $C$DW$T$39, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c
    3974                            .dwattr $C$DW$T$39, DW_AT_decl_line(0x8a)
    3975                            .dwattr $C$DW$T$39, DW_AT_decl_column(0x03)
    3976                    
    3977                    $C$DW$T$40      .dwtag  DW_TAG_enumeration_type
    3978                            .dwattr $C$DW$T$40, DW_AT_byte_size(0x04)
    3979                    $C$DW$329       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_OPT"), DW_AT_const_value(0x00)
    3980                            .dwattr $C$DW$329, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\../common/VL
    3981                            .dwattr $C$DW$329, DW_AT_decl_line(0x6a)
    3982                            .dwattr $C$DW$329, DW_AT_decl_column(0x05)
    3983                    $C$DW$330       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_CN"), DW_AT_const_value(0x01)
    3984                            .dwattr $C$DW$330, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\../common/VL
    3985                            .dwattr $C$DW$330, DW_AT_decl_line(0x6b)
    3986                            .dwattr $C$DW$330, DW_AT_decl_column(0x05)
    3987                    $C$DW$331       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_CNT"), DW_AT_const_value(0x02)
    3988                            .dwattr $C$DW$331, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\../common/VL
    3989                            .dwattr $C$DW$331, DW_AT_decl_line(0x6c)
    3990                            .dwattr $C$DW$331, DW_AT_decl_column(0x05)
    3991                            .dwendtag $C$DW$T$40
    3992                    
    3993                            .dwattr $C$DW$T$40, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\../common/V
    3994                            .dwattr $C$DW$T$40, DW_AT_decl_line(0x69)
    3995                            .dwattr $C$DW$T$40, DW_AT_decl_column(0x06)
    3996                    
    3997                    $C$DW$T$41      .dwtag  DW_TAG_enumeration_type
    3998                            .dwattr $C$DW$T$41, DW_AT_byte_size(0x04)
    3999                    $C$DW$332       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_FAIL"), DW_AT_const_value(0x00)
    4000                            .dwattr $C$DW$332, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\../common/VL
    4001                            .dwattr $C$DW$332, DW_AT_decl_line(0x72)
    4002                            .dwattr $C$DW$332, DW_AT_decl_column(0x05)
    4003                    $C$DW$333       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_PASS"), DW_AT_const_value(0x01)
    4004                            .dwattr $C$DW$333, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\../common/VL
    4005                            .dwattr $C$DW$333, DW_AT_decl_line(0x73)
    4006                            .dwattr $C$DW$333, DW_AT_decl_column(0x05)
    4007                            .dwendtag $C$DW$T$41
    4008                    
    4009                            .dwattr $C$DW$T$41, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\../common/V
    4010                            .dwattr $C$DW$T$41, DW_AT_decl_line(0x71)
    4011                            .dwattr $C$DW$T$41, DW_AT_decl_column(0x06)
    4012                    
    4013                    $C$DW$T$25      .dwtag  DW_TAG_structure_type
    4014                            .dwattr $C$DW$T$25, DW_AT_byte_size(0x24)
    4015                    $C$DW$334       .dwtag  DW_TAG_member
    4016                            .dwattr $C$DW$334, DW_AT_type(*$C$DW$T$19)
    4017                            .dwattr $C$DW$334, DW_AT_name("testPattern")
    4018                            .dwattr $C$DW$334, DW_AT_TI_symbol_name("testPattern")
    4019                            .dwattr $C$DW$334, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4020                            .dwattr $C$DW$334, DW_AT_accessibility(DW_ACCESS_public)
    4021                            .dwattr $C$DW$334, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\VLIB_dispari
    4022                            .dwattr $C$DW$334, DW_AT_decl_line(0x24)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   82

    4023                            .dwattr $C$DW$334, DW_AT_decl_column(0x0f)
    4024                    $C$DW$335       .dwtag  DW_TAG_member
    4025                            .dwattr $C$DW$335, DW_AT_type(*$C$DW$T$20)
    4026                            .dwattr $C$DW$335, DW_AT_name("staticInLeft")
    4027                            .dwattr $C$DW$335, DW_AT_TI_symbol_name("staticInLeft")
    4028                            .dwattr $C$DW$335, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4029                            .dwattr $C$DW$335, DW_AT_accessibility(DW_ACCESS_public)
    4030                            .dwattr $C$DW$335, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\VLIB_dispari
    4031                            .dwattr $C$DW$335, DW_AT_decl_line(0x25)
    4032                            .dwattr $C$DW$335, DW_AT_decl_column(0x0f)
    4033                    $C$DW$336       .dwtag  DW_TAG_member
    4034                            .dwattr $C$DW$336, DW_AT_type(*$C$DW$T$20)
    4035                            .dwattr $C$DW$336, DW_AT_name("staticInRight")
    4036                            .dwattr $C$DW$336, DW_AT_TI_symbol_name("staticInRight")
    4037                            .dwattr $C$DW$336, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    4038                            .dwattr $C$DW$336, DW_AT_accessibility(DW_ACCESS_public)
    4039                            .dwattr $C$DW$336, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\VLIB_dispari
    4040                            .dwattr $C$DW$336, DW_AT_decl_line(0x26)
    4041                            .dwattr $C$DW$336, DW_AT_decl_column(0x0f)
    4042                    $C$DW$337       .dwtag  DW_TAG_member
    4043                            .dwattr $C$DW$337, DW_AT_type(*$C$DW$T$22)
    4044                            .dwattr $C$DW$337, DW_AT_name("staticOut")
    4045                            .dwattr $C$DW$337, DW_AT_TI_symbol_name("staticOut")
    4046                            .dwattr $C$DW$337, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    4047                            .dwattr $C$DW$337, DW_AT_accessibility(DW_ACCESS_public)
    4048                            .dwattr $C$DW$337, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\VLIB_dispari
    4049                            .dwattr $C$DW$337, DW_AT_decl_line(0x27)
    4050                            .dwattr $C$DW$337, DW_AT_decl_column(0x0f)
    4051                    $C$DW$338       .dwtag  DW_TAG_member
    4052                            .dwattr $C$DW$338, DW_AT_type(*$C$DW$T$23)
    4053                            .dwattr $C$DW$338, DW_AT_name("width")
    4054                            .dwattr $C$DW$338, DW_AT_TI_symbol_name("width")
    4055                            .dwattr $C$DW$338, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    4056                            .dwattr $C$DW$338, DW_AT_accessibility(DW_ACCESS_public)
    4057                            .dwattr $C$DW$338, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\VLIB_dispari
    4058                            .dwattr $C$DW$338, DW_AT_decl_line(0x28)
    4059                            .dwattr $C$DW$338, DW_AT_decl_column(0x0f)
    4060                    $C$DW$339       .dwtag  DW_TAG_member
    4061                            .dwattr $C$DW$339, DW_AT_type(*$C$DW$T$23)
    4062                            .dwattr $C$DW$339, DW_AT_name("height")
    4063                            .dwattr $C$DW$339, DW_AT_TI_symbol_name("height")
    4064                            .dwattr $C$DW$339, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    4065                            .dwattr $C$DW$339, DW_AT_accessibility(DW_ACCESS_public)
    4066                            .dwattr $C$DW$339, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\VLIB_dispari
    4067                            .dwattr $C$DW$339, DW_AT_decl_line(0x29)
    4068                            .dwattr $C$DW$339, DW_AT_decl_column(0x0f)
    4069                    $C$DW$340       .dwtag  DW_TAG_member
    4070                            .dwattr $C$DW$340, DW_AT_type(*$C$DW$T$24)
    4071                            .dwattr $C$DW$340, DW_AT_name("minDisp")
    4072                            .dwattr $C$DW$340, DW_AT_TI_symbol_name("minDisp")
    4073                            .dwattr $C$DW$340, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
    4074                            .dwattr $C$DW$340, DW_AT_accessibility(DW_ACCESS_public)
    4075                            .dwattr $C$DW$340, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\VLIB_dispari
    4076                            .dwattr $C$DW$340, DW_AT_decl_line(0x2a)
    4077                            .dwattr $C$DW$340, DW_AT_decl_column(0x0f)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   83

    4078                    $C$DW$341       .dwtag  DW_TAG_member
    4079                            .dwattr $C$DW$341, DW_AT_type(*$C$DW$T$24)
    4080                            .dwattr $C$DW$341, DW_AT_name("maxDisp")
    4081                            .dwattr $C$DW$341, DW_AT_TI_symbol_name("maxDisp")
    4082                            .dwattr $C$DW$341, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
    4083                            .dwattr $C$DW$341, DW_AT_accessibility(DW_ACCESS_public)
    4084                            .dwattr $C$DW$341, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\VLIB_dispari
    4085                            .dwattr $C$DW$341, DW_AT_decl_line(0x2b)
    4086                            .dwattr $C$DW$341, DW_AT_decl_column(0x0f)
    4087                    $C$DW$342       .dwtag  DW_TAG_member
    4088                            .dwattr $C$DW$342, DW_AT_type(*$C$DW$T$24)
    4089                            .dwattr $C$DW$342, DW_AT_name("windowSize")
    4090                            .dwattr $C$DW$342, DW_AT_TI_symbol_name("windowSize")
    4091                            .dwattr $C$DW$342, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
    4092                            .dwattr $C$DW$342, DW_AT_accessibility(DW_ACCESS_public)
    4093                            .dwattr $C$DW$342, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\VLIB_dispari
    4094                            .dwattr $C$DW$342, DW_AT_decl_line(0x2c)
    4095                            .dwattr $C$DW$342, DW_AT_decl_column(0x0f)
    4096                            .dwendtag $C$DW$T$25
    4097                    
    4098                            .dwattr $C$DW$T$25, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\VLIB_dispar
    4099                            .dwattr $C$DW$T$25, DW_AT_decl_line(0x23)
    4100                            .dwattr $C$DW$T$25, DW_AT_decl_column(0x10)
    4101                    $C$DW$T$42      .dwtag  DW_TAG_pointer_type
    4102                            .dwattr $C$DW$T$42, DW_AT_type(*$C$DW$T$25)
    4103                            .dwattr $C$DW$T$42, DW_AT_address_class(0x20)
    4104                    $C$DW$T$44      .dwtag  DW_TAG_typedef, DW_AT_name("disparity_SAD8_testParams_t")
    4105                            .dwattr $C$DW$T$44, DW_AT_type(*$C$DW$T$25)
    4106                            .dwattr $C$DW$T$44, DW_AT_language(DW_LANG_C)
    4107                            .dwattr $C$DW$T$44, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\VLIB_dispar
    4108                            .dwattr $C$DW$T$44, DW_AT_decl_line(0x2d)
    4109                            .dwattr $C$DW$T$44, DW_AT_decl_column(0x03)
    4110                    $C$DW$T$45      .dwtag  DW_TAG_pointer_type
    4111                            .dwattr $C$DW$T$45, DW_AT_type(*$C$DW$T$44)
    4112                            .dwattr $C$DW$T$45, DW_AT_address_class(0x20)
    4113                    $C$DW$T$46      .dwtag  DW_TAG_pointer_type
    4114                            .dwattr $C$DW$T$46, DW_AT_type(*$C$DW$T$45)
    4115                            .dwattr $C$DW$T$46, DW_AT_address_class(0x20)
    4116                    
    4117                    $C$DW$T$27      .dwtag  DW_TAG_structure_type
    4118                            .dwattr $C$DW$T$27, DW_AT_byte_size(0x18)
    4119                    $C$DW$343       .dwtag  DW_TAG_member
    4120                            .dwattr $C$DW$343, DW_AT_type(*$C$DW$T$10)
    4121                            .dwattr $C$DW$343, DW_AT_name("fd")
    4122                            .dwattr $C$DW$343, DW_AT_TI_symbol_name("fd")
    4123                            .dwattr $C$DW$343, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4124                            .dwattr $C$DW$343, DW_AT_accessibility(DW_ACCESS_public)
    4125                            .dwattr $C$DW$343, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4126                            .dwattr $C$DW$343, DW_AT_decl_line(0x49)
    4127                            .dwattr $C$DW$343, DW_AT_decl_column(0x0b)
    4128                    $C$DW$344       .dwtag  DW_TAG_member
    4129                            .dwattr $C$DW$344, DW_AT_type(*$C$DW$T$26)
    4130                            .dwattr $C$DW$344, DW_AT_name("buf")
    4131                            .dwattr $C$DW$344, DW_AT_TI_symbol_name("buf")
    4132                            .dwattr $C$DW$344, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   84

    4133                            .dwattr $C$DW$344, DW_AT_accessibility(DW_ACCESS_public)
    4134                            .dwattr $C$DW$344, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4135                            .dwattr $C$DW$344, DW_AT_decl_line(0x4a)
    4136                            .dwattr $C$DW$344, DW_AT_decl_column(0x16)
    4137                    $C$DW$345       .dwtag  DW_TAG_member
    4138                            .dwattr $C$DW$345, DW_AT_type(*$C$DW$T$26)
    4139                            .dwattr $C$DW$345, DW_AT_name("pos")
    4140                            .dwattr $C$DW$345, DW_AT_TI_symbol_name("pos")
    4141                            .dwattr $C$DW$345, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    4142                            .dwattr $C$DW$345, DW_AT_accessibility(DW_ACCESS_public)
    4143                            .dwattr $C$DW$345, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4144                            .dwattr $C$DW$345, DW_AT_decl_line(0x4b)
    4145                            .dwattr $C$DW$345, DW_AT_decl_column(0x16)
    4146                    $C$DW$346       .dwtag  DW_TAG_member
    4147                            .dwattr $C$DW$346, DW_AT_type(*$C$DW$T$26)
    4148                            .dwattr $C$DW$346, DW_AT_name("bufend")
    4149                            .dwattr $C$DW$346, DW_AT_TI_symbol_name("bufend")
    4150                            .dwattr $C$DW$346, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    4151                            .dwattr $C$DW$346, DW_AT_accessibility(DW_ACCESS_public)
    4152                            .dwattr $C$DW$346, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4153                            .dwattr $C$DW$346, DW_AT_decl_line(0x4c)
    4154                            .dwattr $C$DW$346, DW_AT_decl_column(0x16)
    4155                    $C$DW$347       .dwtag  DW_TAG_member
    4156                            .dwattr $C$DW$347, DW_AT_type(*$C$DW$T$26)
    4157                            .dwattr $C$DW$347, DW_AT_name("buff_stop")
    4158                            .dwattr $C$DW$347, DW_AT_TI_symbol_name("buff_stop")
    4159                            .dwattr $C$DW$347, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    4160                            .dwattr $C$DW$347, DW_AT_accessibility(DW_ACCESS_public)
    4161                            .dwattr $C$DW$347, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4162                            .dwattr $C$DW$347, DW_AT_decl_line(0x4d)
    4163                            .dwattr $C$DW$347, DW_AT_decl_column(0x16)
    4164                    $C$DW$348       .dwtag  DW_TAG_member
    4165                            .dwattr $C$DW$348, DW_AT_type(*$C$DW$T$11)
    4166                            .dwattr $C$DW$348, DW_AT_name("flags")
    4167                            .dwattr $C$DW$348, DW_AT_TI_symbol_name("flags")
    4168                            .dwattr $C$DW$348, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    4169                            .dwattr $C$DW$348, DW_AT_accessibility(DW_ACCESS_public)
    4170                            .dwattr $C$DW$348, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4171                            .dwattr $C$DW$348, DW_AT_decl_line(0x4e)
    4172                            .dwattr $C$DW$348, DW_AT_decl_column(0x16)
    4173                            .dwendtag $C$DW$T$27
    4174                    
    4175                            .dwattr $C$DW$T$27, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4176                            .dwattr $C$DW$T$27, DW_AT_decl_line(0x48)
    4177                            .dwattr $C$DW$T$27, DW_AT_decl_column(0x10)
    4178                    $C$DW$T$47      .dwtag  DW_TAG_typedef, DW_AT_name("FILE")
    4179                            .dwattr $C$DW$T$47, DW_AT_type(*$C$DW$T$27)
    4180                            .dwattr $C$DW$T$47, DW_AT_language(DW_LANG_C)
    4181                            .dwattr $C$DW$T$47, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4182                            .dwattr $C$DW$T$47, DW_AT_decl_line(0x4f)
    4183                            .dwattr $C$DW$T$47, DW_AT_decl_column(0x03)
    4184                    
    4185                    $C$DW$T$28      .dwtag  DW_TAG_structure_type
    4186                            .dwattr $C$DW$T$28, DW_AT_byte_size(0x08)
    4187                    $C$DW$349       .dwtag  DW_TAG_member
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   85

    4188                            .dwattr $C$DW$349, DW_AT_type(*$C$DW$T$10)
    4189                            .dwattr $C$DW$349, DW_AT_name("quot")
    4190                            .dwattr $C$DW$349, DW_AT_TI_symbol_name("quot")
    4191                            .dwattr $C$DW$349, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4192                            .dwattr $C$DW$349, DW_AT_accessibility(DW_ACCESS_public)
    4193                            .dwattr $C$DW$349, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4194                            .dwattr $C$DW$349, DW_AT_decl_line(0x3e)
    4195                            .dwattr $C$DW$349, DW_AT_decl_column(0x16)
    4196                    $C$DW$350       .dwtag  DW_TAG_member
    4197                            .dwattr $C$DW$350, DW_AT_type(*$C$DW$T$10)
    4198                            .dwattr $C$DW$350, DW_AT_name("rem")
    4199                            .dwattr $C$DW$350, DW_AT_TI_symbol_name("rem")
    4200                            .dwattr $C$DW$350, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4201                            .dwattr $C$DW$350, DW_AT_accessibility(DW_ACCESS_public)
    4202                            .dwattr $C$DW$350, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4203                            .dwattr $C$DW$350, DW_AT_decl_line(0x3e)
    4204                            .dwattr $C$DW$350, DW_AT_decl_column(0x1c)
    4205                            .dwendtag $C$DW$T$28
    4206                    
    4207                            .dwattr $C$DW$T$28, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4208                            .dwattr $C$DW$T$28, DW_AT_decl_line(0x3e)
    4209                            .dwattr $C$DW$T$28, DW_AT_decl_column(0x10)
    4210                    $C$DW$T$48      .dwtag  DW_TAG_typedef, DW_AT_name("div_t")
    4211                            .dwattr $C$DW$T$48, DW_AT_type(*$C$DW$T$28)
    4212                            .dwattr $C$DW$T$48, DW_AT_language(DW_LANG_C)
    4213                            .dwattr $C$DW$T$48, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4214                            .dwattr $C$DW$T$48, DW_AT_decl_line(0x3e)
    4215                            .dwattr $C$DW$T$48, DW_AT_decl_column(0x23)
    4216                    
    4217                    $C$DW$T$29      .dwtag  DW_TAG_structure_type
    4218                            .dwattr $C$DW$T$29, DW_AT_byte_size(0x08)
    4219                    $C$DW$351       .dwtag  DW_TAG_member
    4220                            .dwattr $C$DW$351, DW_AT_type(*$C$DW$T$10)
    4221                            .dwattr $C$DW$351, DW_AT_name("quot")
    4222                            .dwattr $C$DW$351, DW_AT_TI_symbol_name("quot")
    4223                            .dwattr $C$DW$351, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4224                            .dwattr $C$DW$351, DW_AT_accessibility(DW_ACCESS_public)
    4225                            .dwattr $C$DW$351, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4226                            .dwattr $C$DW$351, DW_AT_decl_line(0x40)
    4227                            .dwattr $C$DW$351, DW_AT_decl_column(0x17)
    4228                    $C$DW$352       .dwtag  DW_TAG_member
    4229                            .dwattr $C$DW$352, DW_AT_type(*$C$DW$T$10)
    4230                            .dwattr $C$DW$352, DW_AT_name("rem")
    4231                            .dwattr $C$DW$352, DW_AT_TI_symbol_name("rem")
    4232                            .dwattr $C$DW$352, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4233                            .dwattr $C$DW$352, DW_AT_accessibility(DW_ACCESS_public)
    4234                            .dwattr $C$DW$352, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4235                            .dwattr $C$DW$352, DW_AT_decl_line(0x40)
    4236                            .dwattr $C$DW$352, DW_AT_decl_column(0x1d)
    4237                            .dwendtag $C$DW$T$29
    4238                    
    4239                            .dwattr $C$DW$T$29, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4240                            .dwattr $C$DW$T$29, DW_AT_decl_line(0x40)
    4241                            .dwattr $C$DW$T$29, DW_AT_decl_column(0x10)
    4242                    $C$DW$T$49      .dwtag  DW_TAG_typedef, DW_AT_name("ldiv_t")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   86

    4243                            .dwattr $C$DW$T$49, DW_AT_type(*$C$DW$T$29)
    4244                            .dwattr $C$DW$T$49, DW_AT_language(DW_LANG_C)
    4245                            .dwattr $C$DW$T$49, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4246                            .dwattr $C$DW$T$49, DW_AT_decl_line(0x40)
    4247                            .dwattr $C$DW$T$49, DW_AT_decl_column(0x24)
    4248                    
    4249                    $C$DW$T$30      .dwtag  DW_TAG_structure_type
    4250                            .dwattr $C$DW$T$30, DW_AT_byte_size(0x10)
    4251                    $C$DW$353       .dwtag  DW_TAG_member
    4252                            .dwattr $C$DW$353, DW_AT_type(*$C$DW$T$14)
    4253                            .dwattr $C$DW$353, DW_AT_name("quot")
    4254                            .dwattr $C$DW$353, DW_AT_TI_symbol_name("quot")
    4255                            .dwattr $C$DW$353, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4256                            .dwattr $C$DW$353, DW_AT_accessibility(DW_ACCESS_public)
    4257                            .dwattr $C$DW$353, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4258                            .dwattr $C$DW$353, DW_AT_decl_line(0x43)
    4259                            .dwattr $C$DW$353, DW_AT_decl_column(0x1c)
    4260                    $C$DW$354       .dwtag  DW_TAG_member
    4261                            .dwattr $C$DW$354, DW_AT_type(*$C$DW$T$14)
    4262                            .dwattr $C$DW$354, DW_AT_name("rem")
    4263                            .dwattr $C$DW$354, DW_AT_TI_symbol_name("rem")
    4264                            .dwattr $C$DW$354, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    4265                            .dwattr $C$DW$354, DW_AT_accessibility(DW_ACCESS_public)
    4266                            .dwattr $C$DW$354, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4267                            .dwattr $C$DW$354, DW_AT_decl_line(0x43)
    4268                            .dwattr $C$DW$354, DW_AT_decl_column(0x22)
    4269                            .dwendtag $C$DW$T$30
    4270                    
    4271                            .dwattr $C$DW$T$30, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4272                            .dwattr $C$DW$T$30, DW_AT_decl_line(0x43)
    4273                            .dwattr $C$DW$T$30, DW_AT_decl_column(0x10)
    4274                    $C$DW$T$50      .dwtag  DW_TAG_typedef, DW_AT_name("lldiv_t")
    4275                            .dwattr $C$DW$T$50, DW_AT_type(*$C$DW$T$30)
    4276                            .dwattr $C$DW$T$50, DW_AT_language(DW_LANG_C)
    4277                            .dwattr $C$DW$T$50, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4278                            .dwattr $C$DW$T$50, DW_AT_decl_line(0x43)
    4279                            .dwattr $C$DW$T$50, DW_AT_decl_column(0x29)
    4280                    
    4281                    $C$DW$T$31      .dwtag  DW_TAG_structure_type
    4282                            .dwattr $C$DW$T$31, DW_AT_byte_size(0x24)
    4283                    $C$DW$355       .dwtag  DW_TAG_member
    4284                            .dwattr $C$DW$355, DW_AT_type(*$C$DW$T$24)
    4285                            .dwattr $C$DW$355, DW_AT_name("area")
    4286                            .dwattr $C$DW$355, DW_AT_TI_symbol_name("area")
    4287                            .dwattr $C$DW$355, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4288                            .dwattr $C$DW$355, DW_AT_accessibility(DW_ACCESS_public)
    4289                            .dwattr $C$DW$355, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c6
    4290                            .dwattr $C$DW$355, DW_AT_decl_line(0x69)
    4291                            .dwattr $C$DW$355, DW_AT_decl_column(0x0d)
    4292                    $C$DW$356       .dwtag  DW_TAG_member
    4293                            .dwattr $C$DW$356, DW_AT_type(*$C$DW$T$24)
    4294                            .dwattr $C$DW$356, DW_AT_name("xsum")
    4295                            .dwattr $C$DW$356, DW_AT_TI_symbol_name("xsum")
    4296                            .dwattr $C$DW$356, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4297                            .dwattr $C$DW$356, DW_AT_accessibility(DW_ACCESS_public)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   87

    4298                            .dwattr $C$DW$356, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c6
    4299                            .dwattr $C$DW$356, DW_AT_decl_line(0x6a)
    4300                            .dwattr $C$DW$356, DW_AT_decl_column(0x0d)
    4301                    $C$DW$357       .dwtag  DW_TAG_member
    4302                            .dwattr $C$DW$357, DW_AT_type(*$C$DW$T$24)
    4303                            .dwattr $C$DW$357, DW_AT_name("ysum")
    4304                            .dwattr $C$DW$357, DW_AT_TI_symbol_name("ysum")
    4305                            .dwattr $C$DW$357, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    4306                            .dwattr $C$DW$357, DW_AT_accessibility(DW_ACCESS_public)
    4307                            .dwattr $C$DW$357, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c6
    4308                            .dwattr $C$DW$357, DW_AT_decl_line(0x6b)
    4309                            .dwattr $C$DW$357, DW_AT_decl_column(0x0d)
    4310                    $C$DW$358       .dwtag  DW_TAG_member
    4311                            .dwattr $C$DW$358, DW_AT_type(*$C$DW$T$24)
    4312                            .dwattr $C$DW$358, DW_AT_name("xmin")
    4313                            .dwattr $C$DW$358, DW_AT_TI_symbol_name("xmin")
    4314                            .dwattr $C$DW$358, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    4315                            .dwattr $C$DW$358, DW_AT_accessibility(DW_ACCESS_public)
    4316                            .dwattr $C$DW$358, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c6
    4317                            .dwattr $C$DW$358, DW_AT_decl_line(0x6d)
    4318                            .dwattr $C$DW$358, DW_AT_decl_column(0x0d)
    4319                    $C$DW$359       .dwtag  DW_TAG_member
    4320                            .dwattr $C$DW$359, DW_AT_type(*$C$DW$T$24)
    4321                            .dwattr $C$DW$359, DW_AT_name("ymin")
    4322                            .dwattr $C$DW$359, DW_AT_TI_symbol_name("ymin")
    4323                            .dwattr $C$DW$359, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    4324                            .dwattr $C$DW$359, DW_AT_accessibility(DW_ACCESS_public)
    4325                            .dwattr $C$DW$359, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c6
    4326                            .dwattr $C$DW$359, DW_AT_decl_line(0x6e)
    4327                            .dwattr $C$DW$359, DW_AT_decl_column(0x0d)
    4328                    $C$DW$360       .dwtag  DW_TAG_member
    4329                            .dwattr $C$DW$360, DW_AT_type(*$C$DW$T$24)
    4330                            .dwattr $C$DW$360, DW_AT_name("xmax")
    4331                            .dwattr $C$DW$360, DW_AT_TI_symbol_name("xmax")
    4332                            .dwattr $C$DW$360, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    4333                            .dwattr $C$DW$360, DW_AT_accessibility(DW_ACCESS_public)
    4334                            .dwattr $C$DW$360, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c6
    4335                            .dwattr $C$DW$360, DW_AT_decl_line(0x6f)
    4336                            .dwattr $C$DW$360, DW_AT_decl_column(0x0d)
    4337                    $C$DW$361       .dwtag  DW_TAG_member
    4338                            .dwattr $C$DW$361, DW_AT_type(*$C$DW$T$24)
    4339                            .dwattr $C$DW$361, DW_AT_name("ymax")
    4340                            .dwattr $C$DW$361, DW_AT_TI_symbol_name("ymax")
    4341                            .dwattr $C$DW$361, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
    4342                            .dwattr $C$DW$361, DW_AT_accessibility(DW_ACCESS_public)
    4343                            .dwattr $C$DW$361, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c6
    4344                            .dwattr $C$DW$361, DW_AT_decl_line(0x70)
    4345                            .dwattr $C$DW$361, DW_AT_decl_column(0x0d)
    4346                    $C$DW$362       .dwtag  DW_TAG_member
    4347                            .dwattr $C$DW$362, DW_AT_type(*$C$DW$T$24)
    4348                            .dwattr $C$DW$362, DW_AT_name("seedx")
    4349                            .dwattr $C$DW$362, DW_AT_TI_symbol_name("seedx")
    4350                            .dwattr $C$DW$362, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
    4351                            .dwattr $C$DW$362, DW_AT_accessibility(DW_ACCESS_public)
    4352                            .dwattr $C$DW$362, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c6
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   88

    4353                            .dwattr $C$DW$362, DW_AT_decl_line(0x72)
    4354                            .dwattr $C$DW$362, DW_AT_decl_column(0x0d)
    4355                    $C$DW$363       .dwtag  DW_TAG_member
    4356                            .dwattr $C$DW$363, DW_AT_type(*$C$DW$T$24)
    4357                            .dwattr $C$DW$363, DW_AT_name("seedy")
    4358                            .dwattr $C$DW$363, DW_AT_TI_symbol_name("seedy")
    4359                            .dwattr $C$DW$363, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
    4360                            .dwattr $C$DW$363, DW_AT_accessibility(DW_ACCESS_public)
    4361                            .dwattr $C$DW$363, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c6
    4362                            .dwattr $C$DW$363, DW_AT_decl_line(0x73)
    4363                            .dwattr $C$DW$363, DW_AT_decl_column(0x0d)
    4364                            .dwendtag $C$DW$T$31
    4365                    
    4366                            .dwattr $C$DW$T$31, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c
    4367                            .dwattr $C$DW$T$31, DW_AT_decl_line(0x68)
    4368                            .dwattr $C$DW$T$31, DW_AT_decl_column(0x10)
    4369                    $C$DW$T$51      .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_CC")
    4370                            .dwattr $C$DW$T$51, DW_AT_type(*$C$DW$T$31)
    4371                            .dwattr $C$DW$T$51, DW_AT_language(DW_LANG_C)
    4372                            .dwattr $C$DW$T$51, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c
    4373                            .dwattr $C$DW$T$51, DW_AT_decl_line(0x75)
    4374                            .dwattr $C$DW$T$51, DW_AT_decl_column(0x03)
    4375                    
    4376                    $C$DW$T$34      .dwtag  DW_TAG_structure_type
    4377                            .dwattr $C$DW$T$34, DW_AT_byte_size(0x10)
    4378                    $C$DW$364       .dwtag  DW_TAG_member
    4379                            .dwattr $C$DW$364, DW_AT_type(*$C$DW$T$8)
    4380                            .dwattr $C$DW$364, DW_AT_name("daylight")
    4381                            .dwattr $C$DW$364, DW_AT_TI_symbol_name("daylight")
    4382                            .dwattr $C$DW$364, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4383                            .dwattr $C$DW$364, DW_AT_accessibility(DW_ACCESS_public)
    4384                            .dwattr $C$DW$364, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4385                            .dwattr $C$DW$364, DW_AT_decl_line(0x52)
    4386                            .dwattr $C$DW$364, DW_AT_decl_column(0x0b)
    4387                    $C$DW$365       .dwtag  DW_TAG_member
    4388                            .dwattr $C$DW$365, DW_AT_type(*$C$DW$T$10)
    4389                            .dwattr $C$DW$365, DW_AT_name("timezone")
    4390                            .dwattr $C$DW$365, DW_AT_TI_symbol_name("timezone")
    4391                            .dwattr $C$DW$365, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4392                            .dwattr $C$DW$365, DW_AT_accessibility(DW_ACCESS_public)
    4393                            .dwattr $C$DW$365, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4394                            .dwattr $C$DW$365, DW_AT_decl_line(0x53)
    4395                            .dwattr $C$DW$365, DW_AT_decl_column(0x0b)
    4396                    $C$DW$366       .dwtag  DW_TAG_member
    4397                            .dwattr $C$DW$366, DW_AT_type(*$C$DW$T$33)
    4398                            .dwattr $C$DW$366, DW_AT_name("tzname")
    4399                            .dwattr $C$DW$366, DW_AT_TI_symbol_name("tzname")
    4400                            .dwattr $C$DW$366, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    4401                            .dwattr $C$DW$366, DW_AT_accessibility(DW_ACCESS_public)
    4402                            .dwattr $C$DW$366, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4403                            .dwattr $C$DW$366, DW_AT_decl_line(0x54)
    4404                            .dwattr $C$DW$366, DW_AT_decl_column(0x0b)
    4405                    $C$DW$367       .dwtag  DW_TAG_member
    4406                            .dwattr $C$DW$367, DW_AT_type(*$C$DW$T$33)
    4407                            .dwattr $C$DW$367, DW_AT_name("dstname")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   89

    4408                            .dwattr $C$DW$367, DW_AT_TI_symbol_name("dstname")
    4409                            .dwattr $C$DW$367, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    4410                            .dwattr $C$DW$367, DW_AT_accessibility(DW_ACCESS_public)
    4411                            .dwattr $C$DW$367, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4412                            .dwattr $C$DW$367, DW_AT_decl_line(0x55)
    4413                            .dwattr $C$DW$367, DW_AT_decl_column(0x0b)
    4414                            .dwendtag $C$DW$T$34
    4415                    
    4416                            .dwattr $C$DW$T$34, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4417                            .dwattr $C$DW$T$34, DW_AT_decl_line(0x51)
    4418                            .dwattr $C$DW$T$34, DW_AT_decl_column(0x01)
    4419                    $C$DW$T$52      .dwtag  DW_TAG_typedef, DW_AT_name("TZ")
    4420                            .dwattr $C$DW$T$52, DW_AT_type(*$C$DW$T$34)
    4421                            .dwattr $C$DW$T$52, DW_AT_language(DW_LANG_C)
    4422                            .dwattr $C$DW$T$52, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4423                            .dwattr $C$DW$T$52, DW_AT_decl_line(0x56)
    4424                            .dwattr $C$DW$T$52, DW_AT_decl_column(0x03)
    4425                    $C$DW$T$2       .dwtag  DW_TAG_unspecified_type
    4426                            .dwattr $C$DW$T$2, DW_AT_name("void")
    4427                    $C$DW$T$3       .dwtag  DW_TAG_pointer_type
    4428                            .dwattr $C$DW$T$3, DW_AT_type(*$C$DW$T$2)
    4429                            .dwattr $C$DW$T$3, DW_AT_address_class(0x20)
    4430                    $C$DW$T$53      .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_PTR")
    4431                            .dwattr $C$DW$T$53, DW_AT_type(*$C$DW$T$3)
    4432                            .dwattr $C$DW$T$53, DW_AT_language(DW_LANG_C)
    4433                            .dwattr $C$DW$T$53, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\c
    4434                            .dwattr $C$DW$T$53, DW_AT_decl_line(0x5c)
    4435                            .dwattr $C$DW$T$53, DW_AT_decl_column(0x19)
    4436                    $C$DW$T$4       .dwtag  DW_TAG_base_type
    4437                            .dwattr $C$DW$T$4, DW_AT_encoding(DW_ATE_boolean)
    4438                            .dwattr $C$DW$T$4, DW_AT_name("bool")
    4439                            .dwattr $C$DW$T$4, DW_AT_byte_size(0x01)
    4440                    $C$DW$T$5       .dwtag  DW_TAG_base_type
    4441                            .dwattr $C$DW$T$5, DW_AT_encoding(DW_ATE_signed_char)
    4442                            .dwattr $C$DW$T$5, DW_AT_name("signed char")
    4443                            .dwattr $C$DW$T$5, DW_AT_byte_size(0x01)
    4444                    $C$DW$T$82      .dwtag  DW_TAG_pointer_type
    4445                            .dwattr $C$DW$T$82, DW_AT_type(*$C$DW$T$5)
    4446                            .dwattr $C$DW$T$82, DW_AT_address_class(0x20)
    4447                    $C$DW$T$21      .dwtag  DW_TAG_typedef, DW_AT_name("int8_t")
    4448                            .dwattr $C$DW$T$21, DW_AT_type(*$C$DW$T$5)
    4449                            .dwattr $C$DW$T$21, DW_AT_language(DW_LANG_C)
    4450                            .dwattr $C$DW$T$21, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4451                            .dwattr $C$DW$T$21, DW_AT_decl_line(0x2a)
    4452                            .dwattr $C$DW$T$21, DW_AT_decl_column(0x1d)
    4453                    $C$DW$T$22      .dwtag  DW_TAG_pointer_type
    4454                            .dwattr $C$DW$T$22, DW_AT_type(*$C$DW$T$21)
    4455                            .dwattr $C$DW$T$22, DW_AT_address_class(0x20)
    4456                    $C$DW$T$92      .dwtag  DW_TAG_restrict_type
    4457                            .dwattr $C$DW$T$92, DW_AT_type(*$C$DW$T$22)
    4458                    $C$DW$T$93      .dwtag  DW_TAG_typedef, DW_AT_name("int_least8_t")
    4459                            .dwattr $C$DW$T$93, DW_AT_type(*$C$DW$T$21)
    4460                            .dwattr $C$DW$T$93, DW_AT_language(DW_LANG_C)
    4461                            .dwattr $C$DW$T$93, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4462                            .dwattr $C$DW$T$93, DW_AT_decl_line(0x39)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   90

    4463                            .dwattr $C$DW$T$93, DW_AT_decl_column(0x17)
    4464                    $C$DW$T$6       .dwtag  DW_TAG_base_type
    4465                            .dwattr $C$DW$T$6, DW_AT_encoding(DW_ATE_unsigned_char)
    4466                            .dwattr $C$DW$T$6, DW_AT_name("unsigned char")
    4467                            .dwattr $C$DW$T$6, DW_AT_byte_size(0x01)
    4468                    $C$DW$T$26      .dwtag  DW_TAG_pointer_type
    4469                            .dwattr $C$DW$T$26, DW_AT_type(*$C$DW$T$6)
    4470                            .dwattr $C$DW$T$26, DW_AT_address_class(0x20)
    4471                    $C$DW$T$19      .dwtag  DW_TAG_typedef, DW_AT_name("uint8_t")
    4472                            .dwattr $C$DW$T$19, DW_AT_type(*$C$DW$T$6)
    4473                            .dwattr $C$DW$T$19, DW_AT_language(DW_LANG_C)
    4474                            .dwattr $C$DW$T$19, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4475                            .dwattr $C$DW$T$19, DW_AT_decl_line(0x2b)
    4476                            .dwattr $C$DW$T$19, DW_AT_decl_column(0x1c)
    4477                    $C$DW$T$20      .dwtag  DW_TAG_pointer_type
    4478                            .dwattr $C$DW$T$20, DW_AT_type(*$C$DW$T$19)
    4479                            .dwattr $C$DW$T$20, DW_AT_address_class(0x20)
    4480                    $C$DW$T$94      .dwtag  DW_TAG_const_type
    4481                            .dwattr $C$DW$T$94, DW_AT_type(*$C$DW$T$19)
    4482                    $C$DW$T$95      .dwtag  DW_TAG_pointer_type
    4483                            .dwattr $C$DW$T$95, DW_AT_type(*$C$DW$T$94)
    4484                            .dwattr $C$DW$T$95, DW_AT_address_class(0x20)
    4485                    $C$DW$T$96      .dwtag  DW_TAG_restrict_type
    4486                            .dwattr $C$DW$T$96, DW_AT_type(*$C$DW$T$95)
    4487                    $C$DW$T$97      .dwtag  DW_TAG_typedef, DW_AT_name("uint_least8_t")
    4488                            .dwattr $C$DW$T$97, DW_AT_type(*$C$DW$T$19)
    4489                            .dwattr $C$DW$T$97, DW_AT_language(DW_LANG_C)
    4490                            .dwattr $C$DW$T$97, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4491                            .dwattr $C$DW$T$97, DW_AT_decl_line(0x3a)
    4492                            .dwattr $C$DW$T$97, DW_AT_decl_column(0x16)
    4493                    $C$DW$T$7       .dwtag  DW_TAG_base_type
    4494                            .dwattr $C$DW$T$7, DW_AT_encoding(DW_ATE_signed_char)
    4495                            .dwattr $C$DW$T$7, DW_AT_name("wchar_t")
    4496                            .dwattr $C$DW$T$7, DW_AT_byte_size(0x02)
    4497                    $C$DW$T$8       .dwtag  DW_TAG_base_type
    4498                            .dwattr $C$DW$T$8, DW_AT_encoding(DW_ATE_signed)
    4499                            .dwattr $C$DW$T$8, DW_AT_name("short")
    4500                            .dwattr $C$DW$T$8, DW_AT_byte_size(0x02)
    4501                    $C$DW$T$98      .dwtag  DW_TAG_typedef, DW_AT_name("int16_t")
    4502                            .dwattr $C$DW$T$98, DW_AT_type(*$C$DW$T$8)
    4503                            .dwattr $C$DW$T$98, DW_AT_language(DW_LANG_C)
    4504                            .dwattr $C$DW$T$98, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4505                            .dwattr $C$DW$T$98, DW_AT_decl_line(0x2c)
    4506                            .dwattr $C$DW$T$98, DW_AT_decl_column(0x1d)
    4507                    $C$DW$T$99      .dwtag  DW_TAG_typedef, DW_AT_name("int_least16_t")
    4508                            .dwattr $C$DW$T$99, DW_AT_type(*$C$DW$T$98)
    4509                            .dwattr $C$DW$T$99, DW_AT_language(DW_LANG_C)
    4510                            .dwattr $C$DW$T$99, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4511                            .dwattr $C$DW$T$99, DW_AT_decl_line(0x3c)
    4512                            .dwattr $C$DW$T$99, DW_AT_decl_column(0x17)
    4513                    $C$DW$T$9       .dwtag  DW_TAG_base_type
    4514                            .dwattr $C$DW$T$9, DW_AT_encoding(DW_ATE_unsigned)
    4515                            .dwattr $C$DW$T$9, DW_AT_name("unsigned short")
    4516                            .dwattr $C$DW$T$9, DW_AT_byte_size(0x02)
    4517                    $C$DW$T$100     .dwtag  DW_TAG_pointer_type
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   91

    4518                            .dwattr $C$DW$T$100, DW_AT_type(*$C$DW$T$9)
    4519                            .dwattr $C$DW$T$100, DW_AT_address_class(0x20)
    4520                    $C$DW$T$75      .dwtag  DW_TAG_typedef, DW_AT_name("uint16_t")
    4521                            .dwattr $C$DW$T$75, DW_AT_type(*$C$DW$T$9)
    4522                            .dwattr $C$DW$T$75, DW_AT_language(DW_LANG_C)
    4523                            .dwattr $C$DW$T$75, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4524                            .dwattr $C$DW$T$75, DW_AT_decl_line(0x2d)
    4525                            .dwattr $C$DW$T$75, DW_AT_decl_column(0x1c)
    4526                    $C$DW$T$102     .dwtag  DW_TAG_pointer_type
    4527                            .dwattr $C$DW$T$102, DW_AT_type(*$C$DW$T$75)
    4528                            .dwattr $C$DW$T$102, DW_AT_address_class(0x20)
    4529                    $C$DW$T$103     .dwtag  DW_TAG_restrict_type
    4530                            .dwattr $C$DW$T$103, DW_AT_type(*$C$DW$T$102)
    4531                    $C$DW$T$104     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least16_t")
    4532                            .dwattr $C$DW$T$104, DW_AT_type(*$C$DW$T$75)
    4533                            .dwattr $C$DW$T$104, DW_AT_language(DW_LANG_C)
    4534                            .dwattr $C$DW$T$104, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4535                            .dwattr $C$DW$T$104, DW_AT_decl_line(0x3d)
    4536                            .dwattr $C$DW$T$104, DW_AT_decl_column(0x16)
    4537                    $C$DW$T$101     .dwtag  DW_TAG_typedef, DW_AT_name("wchar_t")
    4538                            .dwattr $C$DW$T$101, DW_AT_type(*$C$DW$T$9)
    4539                            .dwattr $C$DW$T$101, DW_AT_language(DW_LANG_C)
    4540                            .dwattr $C$DW$T$101, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4541                            .dwattr $C$DW$T$101, DW_AT_decl_line(0x53)
    4542                            .dwattr $C$DW$T$101, DW_AT_decl_column(0x1a)
    4543                    $C$DW$T$10      .dwtag  DW_TAG_base_type
    4544                            .dwattr $C$DW$T$10, DW_AT_encoding(DW_ATE_signed)
    4545                            .dwattr $C$DW$T$10, DW_AT_name("int")
    4546                            .dwattr $C$DW$T$10, DW_AT_byte_size(0x04)
    4547                    $C$DW$T$126     .dwtag  DW_TAG_typedef, DW_AT_name("fpos_t")
    4548                            .dwattr $C$DW$T$126, DW_AT_type(*$C$DW$T$10)
    4549                            .dwattr $C$DW$T$126, DW_AT_language(DW_LANG_C)
    4550                            .dwattr $C$DW$T$126, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4551                            .dwattr $C$DW$T$126, DW_AT_decl_line(0x53)
    4552                            .dwattr $C$DW$T$126, DW_AT_decl_column(0x0d)
    4553                    $C$DW$T$24      .dwtag  DW_TAG_typedef, DW_AT_name("int32_t")
    4554                            .dwattr $C$DW$T$24, DW_AT_type(*$C$DW$T$10)
    4555                            .dwattr $C$DW$T$24, DW_AT_language(DW_LANG_C)
    4556                            .dwattr $C$DW$T$24, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4557                            .dwattr $C$DW$T$24, DW_AT_decl_line(0x2e)
    4558                            .dwattr $C$DW$T$24, DW_AT_decl_column(0x1d)
    4559                    $C$DW$T$118     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_CCHandle")
    4560                            .dwattr $C$DW$T$118, DW_AT_type(*$C$DW$T$24)
    4561                            .dwattr $C$DW$T$118, DW_AT_language(DW_LANG_C)
    4562                            .dwattr $C$DW$T$118, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\
    4563                            .dwattr $C$DW$T$118, DW_AT_decl_line(0x77)
    4564                            .dwattr $C$DW$T$118, DW_AT_decl_column(0x11)
    4565                    
    4566                    $C$DW$T$35      .dwtag  DW_TAG_array_type
    4567                            .dwattr $C$DW$T$35, DW_AT_type(*$C$DW$T$24)
    4568                            .dwattr $C$DW$T$35, DW_AT_language(DW_LANG_C)
    4569                            .dwattr $C$DW$T$35, DW_AT_byte_size(0x10)
    4570                    $C$DW$368       .dwtag  DW_TAG_subrange_type
    4571                            .dwattr $C$DW$368, DW_AT_upper_bound(0x03)
    4572                            .dwendtag $C$DW$T$35
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   92

    4573                    
    4574                    $C$DW$T$78      .dwtag  DW_TAG_pointer_type
    4575                            .dwattr $C$DW$T$78, DW_AT_type(*$C$DW$T$24)
    4576                            .dwattr $C$DW$T$78, DW_AT_address_class(0x20)
    4577                    $C$DW$T$121     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast16_t")
    4578                            .dwattr $C$DW$T$121, DW_AT_type(*$C$DW$T$24)
    4579                            .dwattr $C$DW$T$121, DW_AT_language(DW_LANG_C)
    4580                            .dwattr $C$DW$T$121, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4581                            .dwattr $C$DW$T$121, DW_AT_decl_line(0x4b)
    4582                            .dwattr $C$DW$T$121, DW_AT_decl_column(0x17)
    4583                    $C$DW$T$122     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast32_t")
    4584                            .dwattr $C$DW$T$122, DW_AT_type(*$C$DW$T$24)
    4585                            .dwattr $C$DW$T$122, DW_AT_language(DW_LANG_C)
    4586                            .dwattr $C$DW$T$122, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4587                            .dwattr $C$DW$T$122, DW_AT_decl_line(0x4e)
    4588                            .dwattr $C$DW$T$122, DW_AT_decl_column(0x17)
    4589                    $C$DW$T$123     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast8_t")
    4590                            .dwattr $C$DW$T$123, DW_AT_type(*$C$DW$T$24)
    4591                            .dwattr $C$DW$T$123, DW_AT_language(DW_LANG_C)
    4592                            .dwattr $C$DW$T$123, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4593                            .dwattr $C$DW$T$123, DW_AT_decl_line(0x49)
    4594                            .dwattr $C$DW$T$123, DW_AT_decl_column(0x17)
    4595                    $C$DW$T$124     .dwtag  DW_TAG_typedef, DW_AT_name("int_least32_t")
    4596                            .dwattr $C$DW$T$124, DW_AT_type(*$C$DW$T$24)
    4597                            .dwattr $C$DW$T$124, DW_AT_language(DW_LANG_C)
    4598                            .dwattr $C$DW$T$124, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4599                            .dwattr $C$DW$T$124, DW_AT_decl_line(0x3e)
    4600                            .dwattr $C$DW$T$124, DW_AT_decl_column(0x17)
    4601                    $C$DW$T$125     .dwtag  DW_TAG_typedef, DW_AT_name("intptr_t")
    4602                            .dwattr $C$DW$T$125, DW_AT_type(*$C$DW$T$10)
    4603                            .dwattr $C$DW$T$125, DW_AT_language(DW_LANG_C)
    4604                            .dwattr $C$DW$T$125, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4605                            .dwattr $C$DW$T$125, DW_AT_decl_line(0x58)
    4606                            .dwattr $C$DW$T$125, DW_AT_decl_column(0x1a)
    4607                    $C$DW$T$11      .dwtag  DW_TAG_base_type
    4608                            .dwattr $C$DW$T$11, DW_AT_encoding(DW_ATE_unsigned)
    4609                            .dwattr $C$DW$T$11, DW_AT_name("unsigned int")
    4610                            .dwattr $C$DW$T$11, DW_AT_byte_size(0x04)
    4611                    $C$DW$T$127     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_VAL")
    4612                            .dwattr $C$DW$T$127, DW_AT_type(*$C$DW$T$11)
    4613                            .dwattr $C$DW$T$127, DW_AT_language(DW_LANG_C)
    4614                            .dwattr $C$DW$T$127, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\
    4615                            .dwattr $C$DW$T$127, DW_AT_decl_line(0x5d)
    4616                            .dwattr $C$DW$T$127, DW_AT_decl_column(0x17)
    4617                    $C$DW$T$138     .dwtag  DW_TAG_typedef, DW_AT_name("clock_t")
    4618                            .dwattr $C$DW$T$138, DW_AT_type(*$C$DW$T$11)
    4619                            .dwattr $C$DW$T$138, DW_AT_language(DW_LANG_C)
    4620                            .dwattr $C$DW$T$138, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4621                            .dwattr $C$DW$T$138, DW_AT_decl_line(0x37)
    4622                            .dwattr $C$DW$T$138, DW_AT_decl_column(0x16)
    4623                    $C$DW$T$54      .dwtag  DW_TAG_typedef, DW_AT_name("size_t")
    4624                            .dwattr $C$DW$T$54, DW_AT_type(*$C$DW$T$11)
    4625                            .dwattr $C$DW$T$54, DW_AT_language(DW_LANG_C)
    4626                            .dwattr $C$DW$T$54, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4627                            .dwattr $C$DW$T$54, DW_AT_decl_line(0x45)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   93

    4628                            .dwattr $C$DW$T$54, DW_AT_decl_column(0x19)
    4629                    $C$DW$T$131     .dwtag  DW_TAG_typedef, DW_AT_name("time_t")
    4630                            .dwattr $C$DW$T$131, DW_AT_type(*$C$DW$T$11)
    4631                            .dwattr $C$DW$T$131, DW_AT_language(DW_LANG_C)
    4632                            .dwattr $C$DW$T$131, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4633                            .dwattr $C$DW$T$131, DW_AT_decl_line(0x38)
    4634                            .dwattr $C$DW$T$131, DW_AT_decl_column(0x16)
    4635                    $C$DW$T$23      .dwtag  DW_TAG_typedef, DW_AT_name("uint32_t")
    4636                            .dwattr $C$DW$T$23, DW_AT_type(*$C$DW$T$11)
    4637                            .dwattr $C$DW$T$23, DW_AT_language(DW_LANG_C)
    4638                            .dwattr $C$DW$T$23, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4639                            .dwattr $C$DW$T$23, DW_AT_decl_line(0x2f)
    4640                            .dwattr $C$DW$T$23, DW_AT_decl_column(0x1c)
    4641                    $C$DW$T$133     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast16_t")
    4642                            .dwattr $C$DW$T$133, DW_AT_type(*$C$DW$T$23)
    4643                            .dwattr $C$DW$T$133, DW_AT_language(DW_LANG_C)
    4644                            .dwattr $C$DW$T$133, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4645                            .dwattr $C$DW$T$133, DW_AT_decl_line(0x4c)
    4646                            .dwattr $C$DW$T$133, DW_AT_decl_column(0x16)
    4647                    $C$DW$T$134     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast32_t")
    4648                            .dwattr $C$DW$T$134, DW_AT_type(*$C$DW$T$23)
    4649                            .dwattr $C$DW$T$134, DW_AT_language(DW_LANG_C)
    4650                            .dwattr $C$DW$T$134, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4651                            .dwattr $C$DW$T$134, DW_AT_decl_line(0x4f)
    4652                            .dwattr $C$DW$T$134, DW_AT_decl_column(0x16)
    4653                    $C$DW$T$135     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast8_t")
    4654                            .dwattr $C$DW$T$135, DW_AT_type(*$C$DW$T$23)
    4655                            .dwattr $C$DW$T$135, DW_AT_language(DW_LANG_C)
    4656                            .dwattr $C$DW$T$135, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4657                            .dwattr $C$DW$T$135, DW_AT_decl_line(0x4a)
    4658                            .dwattr $C$DW$T$135, DW_AT_decl_column(0x16)
    4659                    $C$DW$T$136     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least32_t")
    4660                            .dwattr $C$DW$T$136, DW_AT_type(*$C$DW$T$23)
    4661                            .dwattr $C$DW$T$136, DW_AT_language(DW_LANG_C)
    4662                            .dwattr $C$DW$T$136, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4663                            .dwattr $C$DW$T$136, DW_AT_decl_line(0x3f)
    4664                            .dwattr $C$DW$T$136, DW_AT_decl_column(0x16)
    4665                    $C$DW$T$137     .dwtag  DW_TAG_typedef, DW_AT_name("uintptr_t")
    4666                            .dwattr $C$DW$T$137, DW_AT_type(*$C$DW$T$11)
    4667                            .dwattr $C$DW$T$137, DW_AT_language(DW_LANG_C)
    4668                            .dwattr $C$DW$T$137, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4669                            .dwattr $C$DW$T$137, DW_AT_decl_line(0x59)
    4670                            .dwattr $C$DW$T$137, DW_AT_decl_column(0x1a)
    4671                    $C$DW$T$12      .dwtag  DW_TAG_base_type
    4672                            .dwattr $C$DW$T$12, DW_AT_encoding(DW_ATE_signed)
    4673                            .dwattr $C$DW$T$12, DW_AT_name("__int40_t")
    4674                            .dwattr $C$DW$T$12, DW_AT_byte_size(0x08)
    4675                            .dwattr $C$DW$T$12, DW_AT_bit_size(0x28)
    4676                            .dwattr $C$DW$T$12, DW_AT_bit_offset(0x18)
    4677                    $C$DW$T$139     .dwtag  DW_TAG_typedef, DW_AT_name("int40_t")
    4678                            .dwattr $C$DW$T$139, DW_AT_type(*$C$DW$T$12)
    4679                            .dwattr $C$DW$T$139, DW_AT_language(DW_LANG_C)
    4680                            .dwattr $C$DW$T$139, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4681                            .dwattr $C$DW$T$139, DW_AT_decl_line(0x31)
    4682                            .dwattr $C$DW$T$139, DW_AT_decl_column(0x21)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   94

    4683                    $C$DW$T$140     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast40_t")
    4684                            .dwattr $C$DW$T$140, DW_AT_type(*$C$DW$T$139)
    4685                            .dwattr $C$DW$T$140, DW_AT_language(DW_LANG_C)
    4686                            .dwattr $C$DW$T$140, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4687                            .dwattr $C$DW$T$140, DW_AT_decl_line(0x51)
    4688                            .dwattr $C$DW$T$140, DW_AT_decl_column(0x17)
    4689                    $C$DW$T$141     .dwtag  DW_TAG_typedef, DW_AT_name("int_least40_t")
    4690                            .dwattr $C$DW$T$141, DW_AT_type(*$C$DW$T$139)
    4691                            .dwattr $C$DW$T$141, DW_AT_language(DW_LANG_C)
    4692                            .dwattr $C$DW$T$141, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4693                            .dwattr $C$DW$T$141, DW_AT_decl_line(0x41)
    4694                            .dwattr $C$DW$T$141, DW_AT_decl_column(0x17)
    4695                    $C$DW$T$13      .dwtag  DW_TAG_base_type
    4696                            .dwattr $C$DW$T$13, DW_AT_encoding(DW_ATE_unsigned)
    4697                            .dwattr $C$DW$T$13, DW_AT_name("unsigned __int40_t")
    4698                            .dwattr $C$DW$T$13, DW_AT_byte_size(0x08)
    4699                            .dwattr $C$DW$T$13, DW_AT_bit_size(0x28)
    4700                            .dwattr $C$DW$T$13, DW_AT_bit_offset(0x18)
    4701                    $C$DW$T$142     .dwtag  DW_TAG_typedef, DW_AT_name("uint40_t")
    4702                            .dwattr $C$DW$T$142, DW_AT_type(*$C$DW$T$13)
    4703                            .dwattr $C$DW$T$142, DW_AT_language(DW_LANG_C)
    4704                            .dwattr $C$DW$T$142, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4705                            .dwattr $C$DW$T$142, DW_AT_decl_line(0x32)
    4706                            .dwattr $C$DW$T$142, DW_AT_decl_column(0x20)
    4707                    $C$DW$T$143     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast40_t")
    4708                            .dwattr $C$DW$T$143, DW_AT_type(*$C$DW$T$142)
    4709                            .dwattr $C$DW$T$143, DW_AT_language(DW_LANG_C)
    4710                            .dwattr $C$DW$T$143, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4711                            .dwattr $C$DW$T$143, DW_AT_decl_line(0x52)
    4712                            .dwattr $C$DW$T$143, DW_AT_decl_column(0x16)
    4713                    $C$DW$T$144     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least40_t")
    4714                            .dwattr $C$DW$T$144, DW_AT_type(*$C$DW$T$142)
    4715                            .dwattr $C$DW$T$144, DW_AT_language(DW_LANG_C)
    4716                            .dwattr $C$DW$T$144, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4717                            .dwattr $C$DW$T$144, DW_AT_decl_line(0x42)
    4718                            .dwattr $C$DW$T$144, DW_AT_decl_column(0x16)
    4719                    $C$DW$T$14      .dwtag  DW_TAG_base_type
    4720                            .dwattr $C$DW$T$14, DW_AT_encoding(DW_ATE_signed)
    4721                            .dwattr $C$DW$T$14, DW_AT_name("long long")
    4722                            .dwattr $C$DW$T$14, DW_AT_byte_size(0x08)
    4723                    $C$DW$T$146     .dwtag  DW_TAG_typedef, DW_AT_name("int64_t")
    4724                            .dwattr $C$DW$T$146, DW_AT_type(*$C$DW$T$14)
    4725                            .dwattr $C$DW$T$146, DW_AT_language(DW_LANG_C)
    4726                            .dwattr $C$DW$T$146, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4727                            .dwattr $C$DW$T$146, DW_AT_decl_line(0x34)
    4728                            .dwattr $C$DW$T$146, DW_AT_decl_column(0x21)
    4729                    $C$DW$T$147     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast64_t")
    4730                            .dwattr $C$DW$T$147, DW_AT_type(*$C$DW$T$146)
    4731                            .dwattr $C$DW$T$147, DW_AT_language(DW_LANG_C)
    4732                            .dwattr $C$DW$T$147, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4733                            .dwattr $C$DW$T$147, DW_AT_decl_line(0x54)
    4734                            .dwattr $C$DW$T$147, DW_AT_decl_column(0x17)
    4735                    $C$DW$T$148     .dwtag  DW_TAG_typedef, DW_AT_name("int_least64_t")
    4736                            .dwattr $C$DW$T$148, DW_AT_type(*$C$DW$T$146)
    4737                            .dwattr $C$DW$T$148, DW_AT_language(DW_LANG_C)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   95

    4738                            .dwattr $C$DW$T$148, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4739                            .dwattr $C$DW$T$148, DW_AT_decl_line(0x44)
    4740                            .dwattr $C$DW$T$148, DW_AT_decl_column(0x17)
    4741                    $C$DW$T$149     .dwtag  DW_TAG_typedef, DW_AT_name("intmax_t")
    4742                            .dwattr $C$DW$T$149, DW_AT_type(*$C$DW$T$14)
    4743                            .dwattr $C$DW$T$149, DW_AT_language(DW_LANG_C)
    4744                            .dwattr $C$DW$T$149, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4745                            .dwattr $C$DW$T$149, DW_AT_decl_line(0x5c)
    4746                            .dwattr $C$DW$T$149, DW_AT_decl_column(0x20)
    4747                    $C$DW$T$15      .dwtag  DW_TAG_base_type
    4748                            .dwattr $C$DW$T$15, DW_AT_encoding(DW_ATE_unsigned)
    4749                            .dwattr $C$DW$T$15, DW_AT_name("unsigned long long")
    4750                            .dwattr $C$DW$T$15, DW_AT_byte_size(0x08)
    4751                    $C$DW$T$151     .dwtag  DW_TAG_pointer_type
    4752                            .dwattr $C$DW$T$151, DW_AT_type(*$C$DW$T$15)
    4753                            .dwattr $C$DW$T$151, DW_AT_address_class(0x20)
    4754                    $C$DW$T$152     .dwtag  DW_TAG_typedef, DW_AT_name("uint64_t")
    4755                            .dwattr $C$DW$T$152, DW_AT_type(*$C$DW$T$15)
    4756                            .dwattr $C$DW$T$152, DW_AT_language(DW_LANG_C)
    4757                            .dwattr $C$DW$T$152, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4758                            .dwattr $C$DW$T$152, DW_AT_decl_line(0x35)
    4759                            .dwattr $C$DW$T$152, DW_AT_decl_column(0x20)
    4760                    
    4761                    $C$DW$T$153     .dwtag  DW_TAG_array_type
    4762                            .dwattr $C$DW$T$153, DW_AT_type(*$C$DW$T$152)
    4763                            .dwattr $C$DW$T$153, DW_AT_language(DW_LANG_C)
    4764                            .dwattr $C$DW$T$153, DW_AT_byte_size(0x10)
    4765                    $C$DW$369       .dwtag  DW_TAG_subrange_type
    4766                            .dwattr $C$DW$369, DW_AT_upper_bound(0x01)
    4767                            .dwendtag $C$DW$T$153
    4768                    
    4769                    $C$DW$T$154     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast64_t")
    4770                            .dwattr $C$DW$T$154, DW_AT_type(*$C$DW$T$152)
    4771                            .dwattr $C$DW$T$154, DW_AT_language(DW_LANG_C)
    4772                            .dwattr $C$DW$T$154, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4773                            .dwattr $C$DW$T$154, DW_AT_decl_line(0x55)
    4774                            .dwattr $C$DW$T$154, DW_AT_decl_column(0x16)
    4775                    $C$DW$T$155     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least64_t")
    4776                            .dwattr $C$DW$T$155, DW_AT_type(*$C$DW$T$152)
    4777                            .dwattr $C$DW$T$155, DW_AT_language(DW_LANG_C)
    4778                            .dwattr $C$DW$T$155, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4779                            .dwattr $C$DW$T$155, DW_AT_decl_line(0x45)
    4780                            .dwattr $C$DW$T$155, DW_AT_decl_column(0x16)
    4781                    $C$DW$T$156     .dwtag  DW_TAG_typedef, DW_AT_name("uintmax_t")
    4782                            .dwattr $C$DW$T$156, DW_AT_type(*$C$DW$T$15)
    4783                            .dwattr $C$DW$T$156, DW_AT_language(DW_LANG_C)
    4784                            .dwattr $C$DW$T$156, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4785                            .dwattr $C$DW$T$156, DW_AT_decl_line(0x5d)
    4786                            .dwattr $C$DW$T$156, DW_AT_decl_column(0x20)
    4787                    $C$DW$T$16      .dwtag  DW_TAG_base_type
    4788                            .dwattr $C$DW$T$16, DW_AT_encoding(DW_ATE_float)
    4789                            .dwattr $C$DW$T$16, DW_AT_name("float")
    4790                            .dwattr $C$DW$T$16, DW_AT_byte_size(0x04)
    4791                    $C$DW$T$157     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_F32")
    4792                            .dwattr $C$DW$T$157, DW_AT_type(*$C$DW$T$16)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   96

    4793                            .dwattr $C$DW$T$157, DW_AT_language(DW_LANG_C)
    4794                            .dwattr $C$DW$T$157, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\
    4795                            .dwattr $C$DW$T$157, DW_AT_decl_line(0x5b)
    4796                            .dwattr $C$DW$T$157, DW_AT_decl_column(0x0f)
    4797                    $C$DW$T$158     .dwtag  DW_TAG_typedef, DW_AT_name("float32_t")
    4798                            .dwattr $C$DW$T$158, DW_AT_type(*$C$DW$T$16)
    4799                            .dwattr $C$DW$T$158, DW_AT_language(DW_LANG_C)
    4800                            .dwattr $C$DW$T$158, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\inclu
    4801                            .dwattr $C$DW$T$158, DW_AT_decl_line(0x30)
    4802                            .dwattr $C$DW$T$158, DW_AT_decl_column(0x0f)
    4803                    $C$DW$T$17      .dwtag  DW_TAG_base_type
    4804                            .dwattr $C$DW$T$17, DW_AT_encoding(DW_ATE_float)
    4805                            .dwattr $C$DW$T$17, DW_AT_name("double")
    4806                            .dwattr $C$DW$T$17, DW_AT_byte_size(0x08)
    4807                    $C$DW$T$159     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_D64")
    4808                            .dwattr $C$DW$T$159, DW_AT_type(*$C$DW$T$17)
    4809                            .dwattr $C$DW$T$159, DW_AT_language(DW_LANG_C)
    4810                            .dwattr $C$DW$T$159, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD8\..\common\
    4811                            .dwattr $C$DW$T$159, DW_AT_decl_line(0x5a)
    4812                            .dwattr $C$DW$T$159, DW_AT_decl_column(0x10)
    4813                    $C$DW$T$160     .dwtag  DW_TAG_typedef, DW_AT_name("__float2_t")
    4814                            .dwattr $C$DW$T$160, DW_AT_type(*$C$DW$T$17)
    4815                            .dwattr $C$DW$T$160, DW_AT_language(DW_LANG_C)
    4816                            .dwattr $C$DW$T$160, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4817                            .dwattr $C$DW$T$160, DW_AT_decl_line(0x5f)
    4818                            .dwattr $C$DW$T$160, DW_AT_decl_column(0x14)
    4819                    $C$DW$T$18      .dwtag  DW_TAG_base_type
    4820                            .dwattr $C$DW$T$18, DW_AT_encoding(DW_ATE_float)
    4821                            .dwattr $C$DW$T$18, DW_AT_name("long double")
    4822                            .dwattr $C$DW$T$18, DW_AT_byte_size(0x08)
    4823                    $C$DW$T$32      .dwtag  DW_TAG_base_type
    4824                            .dwattr $C$DW$T$32, DW_AT_encoding(DW_ATE_signed_char)
    4825                            .dwattr $C$DW$T$32, DW_AT_name("signed char")
    4826                            .dwattr $C$DW$T$32, DW_AT_byte_size(0x01)
    4827                    
    4828                    $C$DW$T$33      .dwtag  DW_TAG_array_type
    4829                            .dwattr $C$DW$T$33, DW_AT_type(*$C$DW$T$32)
    4830                            .dwattr $C$DW$T$33, DW_AT_language(DW_LANG_C)
    4831                            .dwattr $C$DW$T$33, DW_AT_byte_size(0x04)
    4832                    $C$DW$370       .dwtag  DW_TAG_subrange_type
    4833                            .dwattr $C$DW$370, DW_AT_upper_bound(0x03)
    4834                            .dwendtag $C$DW$T$33
    4835                    
    4836                    $C$DW$T$61      .dwtag  DW_TAG_pointer_type
    4837                            .dwattr $C$DW$T$61, DW_AT_type(*$C$DW$T$32)
    4838                            .dwattr $C$DW$T$61, DW_AT_address_class(0x20)
    4839                    $C$DW$T$161     .dwtag  DW_TAG_typedef, DW_AT_name("va_list")
    4840                            .dwattr $C$DW$T$161, DW_AT_type(*$C$DW$T$61)
    4841                            .dwattr $C$DW$T$161, DW_AT_language(DW_LANG_C)
    4842                            .dwattr $C$DW$T$161, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4843                            .dwattr $C$DW$T$161, DW_AT_decl_line(0x2f)
    4844                            .dwattr $C$DW$T$161, DW_AT_decl_column(0x12)
    4845                    $C$DW$T$105     .dwtag  DW_TAG_const_type
    4846                            .dwattr $C$DW$T$105, DW_AT_type(*$C$DW$T$32)
    4847                    $C$DW$T$106     .dwtag  DW_TAG_pointer_type
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   97

    4848                            .dwattr $C$DW$T$106, DW_AT_type(*$C$DW$T$105)
    4849                            .dwattr $C$DW$T$106, DW_AT_address_class(0x20)
    4850                    
    4851                    $C$DW$T$162     .dwtag  DW_TAG_array_type
    4852                            .dwattr $C$DW$T$162, DW_AT_type(*$C$DW$T$32)
    4853                            .dwattr $C$DW$T$162, DW_AT_language(DW_LANG_C)
    4854                    $C$DW$371       .dwtag  DW_TAG_subrange_type
    4855                            .dwendtag $C$DW$T$162
    4856                    
    4857                    
    4858                    $C$DW$T$36      .dwtag  DW_TAG_structure_type
    4859                            .dwattr $C$DW$T$36, DW_AT_name("__simd128_int32_t")
    4860                            .dwattr $C$DW$T$36, DW_AT_byte_size(0x10)
    4861                    $C$DW$372       .dwtag  DW_TAG_member
    4862                            .dwattr $C$DW$372, DW_AT_type(*$C$DW$T$35)
    4863                            .dwattr $C$DW$372, DW_AT_name("_v")
    4864                            .dwattr $C$DW$372, DW_AT_TI_symbol_name("_v")
    4865                            .dwattr $C$DW$372, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4866                            .dwattr $C$DW$372, DW_AT_accessibility(DW_ACCESS_public)
    4867                            .dwattr $C$DW$372, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\include
    4868                            .dwattr $C$DW$372, DW_AT_decl_line(0x44)
    4869                            .dwattr $C$DW$372, DW_AT_decl_column(0x01)
    4870                            .dwendtag $C$DW$T$36
    4871                    
    4872                            .dwattr $C$DW$T$36, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\includ
    4873                            .dwattr $C$DW$T$36, DW_AT_decl_line(0x44)
    4874                            .dwattr $C$DW$T$36, DW_AT_decl_column(0x01)
    4875                    $C$DW$T$163     .dwtag  DW_TAG_typedef, DW_AT_name("int32x4_t")
    4876                            .dwattr $C$DW$T$163, DW_AT_type(*$C$DW$T$36)
    4877                            .dwattr $C$DW$T$163, DW_AT_language(DW_LANG_C)
    4878                            .dwattr $C$DW$T$163, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\inclu
    4879                            .dwattr $C$DW$T$163, DW_AT_decl_line(0x44)
    4880                            .dwattr $C$DW$T$163, DW_AT_decl_column(0x01)
    4881                    $C$DW$T$164     .dwtag  DW_TAG_typedef, DW_AT_name("__x128_t")
    4882                            .dwattr $C$DW$T$164, DW_AT_type(*$C$DW$T$163)
    4883                            .dwattr $C$DW$T$164, DW_AT_language(DW_LANG_C)
    4884                            .dwattr $C$DW$T$164, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\inclu
    4885                            .dwattr $C$DW$T$164, DW_AT_decl_line(0x46)
    4886                            .dwattr $C$DW$T$164, DW_AT_decl_column(0x13)
    4887                    
    4888                    $C$DW$T$37      .dwtag  DW_TAG_structure_type
    4889                            .dwattr $C$DW$T$37, DW_AT_name("tm")
    4890                            .dwattr $C$DW$T$37, DW_AT_byte_size(0x24)
    4891                    $C$DW$373       .dwtag  DW_TAG_member
    4892                            .dwattr $C$DW$373, DW_AT_type(*$C$DW$T$10)
    4893                            .dwattr $C$DW$373, DW_AT_name("tm_sec")
    4894                            .dwattr $C$DW$373, DW_AT_TI_symbol_name("tm_sec")
    4895                            .dwattr $C$DW$373, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4896                            .dwattr $C$DW$373, DW_AT_accessibility(DW_ACCESS_public)
    4897                            .dwattr $C$DW$373, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4898                            .dwattr $C$DW$373, DW_AT_decl_line(0x41)
    4899                            .dwattr $C$DW$373, DW_AT_decl_column(0x09)
    4900                    $C$DW$374       .dwtag  DW_TAG_member
    4901                            .dwattr $C$DW$374, DW_AT_type(*$C$DW$T$10)
    4902                            .dwattr $C$DW$374, DW_AT_name("tm_min")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   98

    4903                            .dwattr $C$DW$374, DW_AT_TI_symbol_name("tm_min")
    4904                            .dwattr $C$DW$374, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4905                            .dwattr $C$DW$374, DW_AT_accessibility(DW_ACCESS_public)
    4906                            .dwattr $C$DW$374, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4907                            .dwattr $C$DW$374, DW_AT_decl_line(0x42)
    4908                            .dwattr $C$DW$374, DW_AT_decl_column(0x09)
    4909                    $C$DW$375       .dwtag  DW_TAG_member
    4910                            .dwattr $C$DW$375, DW_AT_type(*$C$DW$T$10)
    4911                            .dwattr $C$DW$375, DW_AT_name("tm_hour")
    4912                            .dwattr $C$DW$375, DW_AT_TI_symbol_name("tm_hour")
    4913                            .dwattr $C$DW$375, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    4914                            .dwattr $C$DW$375, DW_AT_accessibility(DW_ACCESS_public)
    4915                            .dwattr $C$DW$375, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4916                            .dwattr $C$DW$375, DW_AT_decl_line(0x43)
    4917                            .dwattr $C$DW$375, DW_AT_decl_column(0x09)
    4918                    $C$DW$376       .dwtag  DW_TAG_member
    4919                            .dwattr $C$DW$376, DW_AT_type(*$C$DW$T$10)
    4920                            .dwattr $C$DW$376, DW_AT_name("tm_mday")
    4921                            .dwattr $C$DW$376, DW_AT_TI_symbol_name("tm_mday")
    4922                            .dwattr $C$DW$376, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    4923                            .dwattr $C$DW$376, DW_AT_accessibility(DW_ACCESS_public)
    4924                            .dwattr $C$DW$376, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4925                            .dwattr $C$DW$376, DW_AT_decl_line(0x44)
    4926                            .dwattr $C$DW$376, DW_AT_decl_column(0x09)
    4927                    $C$DW$377       .dwtag  DW_TAG_member
    4928                            .dwattr $C$DW$377, DW_AT_type(*$C$DW$T$10)
    4929                            .dwattr $C$DW$377, DW_AT_name("tm_mon")
    4930                            .dwattr $C$DW$377, DW_AT_TI_symbol_name("tm_mon")
    4931                            .dwattr $C$DW$377, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    4932                            .dwattr $C$DW$377, DW_AT_accessibility(DW_ACCESS_public)
    4933                            .dwattr $C$DW$377, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4934                            .dwattr $C$DW$377, DW_AT_decl_line(0x45)
    4935                            .dwattr $C$DW$377, DW_AT_decl_column(0x09)
    4936                    $C$DW$378       .dwtag  DW_TAG_member
    4937                            .dwattr $C$DW$378, DW_AT_type(*$C$DW$T$10)
    4938                            .dwattr $C$DW$378, DW_AT_name("tm_year")
    4939                            .dwattr $C$DW$378, DW_AT_TI_symbol_name("tm_year")
    4940                            .dwattr $C$DW$378, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    4941                            .dwattr $C$DW$378, DW_AT_accessibility(DW_ACCESS_public)
    4942                            .dwattr $C$DW$378, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4943                            .dwattr $C$DW$378, DW_AT_decl_line(0x46)
    4944                            .dwattr $C$DW$378, DW_AT_decl_column(0x09)
    4945                    $C$DW$379       .dwtag  DW_TAG_member
    4946                            .dwattr $C$DW$379, DW_AT_type(*$C$DW$T$10)
    4947                            .dwattr $C$DW$379, DW_AT_name("tm_wday")
    4948                            .dwattr $C$DW$379, DW_AT_TI_symbol_name("tm_wday")
    4949                            .dwattr $C$DW$379, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
    4950                            .dwattr $C$DW$379, DW_AT_accessibility(DW_ACCESS_public)
    4951                            .dwattr $C$DW$379, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4952                            .dwattr $C$DW$379, DW_AT_decl_line(0x47)
    4953                            .dwattr $C$DW$379, DW_AT_decl_column(0x09)
    4954                    $C$DW$380       .dwtag  DW_TAG_member
    4955                            .dwattr $C$DW$380, DW_AT_type(*$C$DW$T$10)
    4956                            .dwattr $C$DW$380, DW_AT_name("tm_yday")
    4957                            .dwattr $C$DW$380, DW_AT_TI_symbol_name("tm_yday")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE   99

    4958                            .dwattr $C$DW$380, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
    4959                            .dwattr $C$DW$380, DW_AT_accessibility(DW_ACCESS_public)
    4960                            .dwattr $C$DW$380, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4961                            .dwattr $C$DW$380, DW_AT_decl_line(0x48)
    4962                            .dwattr $C$DW$380, DW_AT_decl_column(0x09)
    4963                    $C$DW$381       .dwtag  DW_TAG_member
    4964                            .dwattr $C$DW$381, DW_AT_type(*$C$DW$T$10)
    4965                            .dwattr $C$DW$381, DW_AT_name("tm_isdst")
    4966                            .dwattr $C$DW$381, DW_AT_TI_symbol_name("tm_isdst")
    4967                            .dwattr $C$DW$381, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
    4968                            .dwattr $C$DW$381, DW_AT_accessibility(DW_ACCESS_public)
    4969                            .dwattr $C$DW$381, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4970                            .dwattr $C$DW$381, DW_AT_decl_line(0x49)
    4971                            .dwattr $C$DW$381, DW_AT_decl_column(0x09)
    4972                            .dwendtag $C$DW$T$37
    4973                    
    4974                            .dwattr $C$DW$T$37, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4975                            .dwattr $C$DW$T$37, DW_AT_decl_line(0x3f)
    4976                            .dwattr $C$DW$T$37, DW_AT_decl_column(0x08)
    4977                            .dwattr $C$DW$CU, DW_AT_language(DW_LANG_C)
    4978                    
    4979                    ;***************************************************************
    4980                    ;* DWARF CIE ENTRIES                                           *
    4981                    ;***************************************************************
    4982                    
    4983                    $C$DW$CIE       .dwcie 19
    4984                            .dwcfi  cfa_register, 31
    4985                            .dwcfi  cfa_offset, 0
    4986                            .dwcfi  undefined, 0
    4987                            .dwcfi  undefined, 1
    4988                            .dwcfi  undefined, 2
    4989                            .dwcfi  undefined, 3
    4990                            .dwcfi  undefined, 4
    4991                            .dwcfi  undefined, 5
    4992                            .dwcfi  undefined, 6
    4993                            .dwcfi  undefined, 7
    4994                            .dwcfi  undefined, 8
    4995                            .dwcfi  undefined, 9
    4996                            .dwcfi  same_value, 10
    4997                            .dwcfi  same_value, 11
    4998                            .dwcfi  same_value, 12
    4999                            .dwcfi  same_value, 13
    5000                            .dwcfi  same_value, 14
    5001                            .dwcfi  same_value, 15
    5002                            .dwcfi  undefined, 16
    5003                            .dwcfi  undefined, 17
    5004                            .dwcfi  undefined, 18
    5005                            .dwcfi  undefined, 19
    5006                            .dwcfi  undefined, 20
    5007                            .dwcfi  undefined, 21
    5008                            .dwcfi  undefined, 22
    5009                            .dwcfi  undefined, 23
    5010                            .dwcfi  undefined, 24
    5011                            .dwcfi  undefined, 25
    5012                            .dwcfi  same_value, 26
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE  100

    5013                            .dwcfi  same_value, 27
    5014                            .dwcfi  same_value, 28
    5015                            .dwcfi  same_value, 29
    5016                            .dwcfi  same_value, 30
    5017                            .dwcfi  same_value, 31
    5018                            .dwcfi  same_value, 32
    5019                            .dwcfi  undefined, 33
    5020                            .dwcfi  undefined, 34
    5021                            .dwcfi  undefined, 35
    5022                            .dwcfi  undefined, 36
    5023                            .dwcfi  undefined, 37
    5024                            .dwcfi  undefined, 38
    5025                            .dwcfi  undefined, 39
    5026                            .dwcfi  undefined, 40
    5027                            .dwcfi  undefined, 41
    5028                            .dwcfi  undefined, 42
    5029                            .dwcfi  undefined, 43
    5030                            .dwcfi  undefined, 44
    5031                            .dwcfi  undefined, 45
    5032                            .dwcfi  undefined, 46
    5033                            .dwcfi  undefined, 47
    5034                            .dwcfi  undefined, 48
    5035                            .dwcfi  undefined, 49
    5036                            .dwcfi  undefined, 50
    5037                            .dwcfi  undefined, 51
    5038                            .dwcfi  undefined, 52
    5039                            .dwcfi  undefined, 53
    5040                            .dwcfi  undefined, 54
    5041                            .dwcfi  undefined, 55
    5042                            .dwcfi  undefined, 56
    5043                            .dwcfi  undefined, 57
    5044                            .dwcfi  undefined, 58
    5045                            .dwcfi  undefined, 59
    5046                            .dwcfi  undefined, 60
    5047                            .dwcfi  undefined, 61
    5048                            .dwcfi  undefined, 62
    5049                            .dwcfi  undefined, 63
    5050                            .dwcfi  undefined, 64
    5051                            .dwcfi  undefined, 65
    5052                            .dwcfi  undefined, 66
    5053                            .dwcfi  undefined, 67
    5054                            .dwcfi  undefined, 68
    5055                            .dwcfi  undefined, 69
    5056                            .dwcfi  undefined, 70
    5057                            .dwcfi  undefined, 71
    5058                            .dwcfi  undefined, 72
    5059                            .dwcfi  undefined, 73
    5060                            .dwcfi  undefined, 74
    5061                            .dwcfi  undefined, 75
    5062                            .dwcfi  undefined, 76
    5063                            .dwcfi  undefined, 77
    5064                            .dwcfi  undefined, 78
    5065                            .dwcfi  undefined, 79
    5066                            .dwcfi  undefined, 80
    5067                            .dwcfi  undefined, 81
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:42 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD8/VLIB_disparity_SAD8_d.se66 PAGE  101

    5068                            .dwcfi  undefined, 82
    5069                            .dwcfi  undefined, 83
    5070                            .dwcfi  undefined, 84
    5071                            .dwcfi  undefined, 85
    5072                            .dwcfi  undefined, 86
    5073                            .dwcfi  undefined, 87
    5074                            .dwcfi  undefined, 88
    5075                            .dwcfi  undefined, 89
    5076                            .dwcfi  undefined, 90
    5077                            .dwcfi  undefined, 91
    5078                            .dwcfi  undefined, 92
    5079                            .dwcfi  undefined, 93
    5080                            .dwcfi  undefined, 94
    5081                            .dwcfi  undefined, 95
    5082                            .dwcfi  undefined, 96
    5083                            .dwcfi  undefined, 97
    5084                            .dwcfi  undefined, 98
    5085                            .dwcfi  undefined, 99
    5086                            .dwcfi  undefined, 100
    5087                            .dwcfi  undefined, 101
    5088                            .dwcfi  undefined, 102
    5089                            .dwcfi  undefined, 103
    5090                            .dwcfi  undefined, 104
    5091                            .dwcfi  undefined, 105
    5092                            .dwcfi  undefined, 106
    5093                            .dwcfi  undefined, 107
    5094                            .dwcfi  undefined, 108
    5095                            .dwcfi  undefined, 109
    5096                            .dwcfi  undefined, 110
    5097                            .dwcfi  undefined, 111
    5098                            .dwcfi  undefined, 112
    5099                            .dwcfi  undefined, 113
    5100                            .dwcfi  undefined, 114
    5101                            .dwcfi  undefined, 115
    5102                            .dwcfi  undefined, 116
    5103                            .dwcfi  undefined, 117
    5104                            .dwcfi  undefined, 118
    5105                            .dwcfi  undefined, 119
    5106                            .dwcfi  undefined, 120
    5107                            .dwcfi  undefined, 121
    5108                            .dwcfi  undefined, 122
    5109                            .dwcfi  undefined, 123
    5110                            .dwcfi  undefined, 124
    5111                            .dwcfi  undefined, 125
    5112                            .dwcfi  undefined, 126
    5113                            .dwcfi  undefined, 127
    5114                            .dwendentry
    5115                            .dwendtag $C$DW$CU
    5116                    

No Assembly Errors, No Assembly Warnings
