Release 14.2 - xst P.28xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: Interrupt.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Interrupt.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Interrupt"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Interrupt
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/xivid/Project/InterruptDemo/Interrupt.vhd" into library work
Parsing entity <Interrupt>.
Parsing architecture <Behavioral> of entity <interrupt>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Interrupt> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/xivid/Project/InterruptDemo/Interrupt.vhd" Line 70: mask should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/xivid/Project/InterruptDemo/Interrupt.vhd" Line 79: intr should be on the sensitivity list of the process
WARNING:HDLCompiler:634 - "/home/xivid/Project/InterruptDemo/Interrupt.vhd" Line 41: Net <maski[0][1]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Interrupt>.
    Related source file is "/home/xivid/Project/InterruptDemo/Interrupt.vhd".
WARNING:Xst:2935 - Signal 'maski<0>', unconnected in block 'Interrupt', is tied to its initial value (0000).
    Found 4-bit register for signal <INTR>.
    Found 4-bit register for signal <INTA>.
    Found 3-bit register for signal <top>.
    Found 3-bit register for signal <timeProgress>.
    Found 1-bit register for signal <EINT>.
    Found 3-bit register for signal <stackInt<0>>.
    Found 3-bit register for signal <stackInt<1>>.
    Found 3-bit register for signal <stackInt<2>>.
    Found 3-bit register for signal <stackInt<3>>.
    Found 3-bit register for signal <stackInt<4>>.
    Found 4-bit register for signal <shift>.
    Found 4-bit register for signal <an>.
    Found 8-bit register for signal <seg>.
    Found 27-bit register for signal <js>.
    Found 27-bit adder for signal <js[26]_GND_5_o_add_0_OUT> created at line 59.
    Found 3-bit adder for signal <BUS_0002_GND_5_o_add_26_OUT> created at line 109.
    Found 3-bit adder for signal <top[2]_GND_5_o_add_60_OUT> created at line 138.
    Found 3-bit subtractor for signal <GND_5_o_GND_5_o_sub_32_OUT<2:0>> created at line 113.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <stackTime>, simulation mismatch.
    Found 5x3-bit quad-port RAM <Mram_stackTime> for signal <stackTime>.
    Found 8x8-bit Read Only RAM for signal <stackInt[1][2]_X_5_o_wide_mux_135_OUT>
    Found 8x8-bit Read Only RAM for signal <stackInt[2][2]_X_5_o_wide_mux_136_OUT>
    Found 8x8-bit Read Only RAM for signal <stackInt[3][2]_X_5_o_wide_mux_137_OUT>
    Found 8x8-bit Read Only RAM for signal <stackInt[4][2]_X_5_o_wide_mux_138_OUT>
    Found 4x4-bit Read Only RAM for signal <_n0356>
    Found 4-bit 5-to-1 multiplexer for signal <MASK> created at line 98.
    Found 1-bit 5-to-1 multiplexer for signal <top[2]_X_5_o_wide_mux_17_OUT<2>> created at line 98.
    Found 1-bit 5-to-1 multiplexer for signal <top[2]_X_5_o_wide_mux_17_OUT<1>> created at line 98.
    Found 1-bit 5-to-1 multiplexer for signal <top[2]_X_5_o_wide_mux_17_OUT<0>> created at line 98.
WARNING:Xst:737 - Found 1-bit latch for signal <maski<1><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <maski<1><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <maski<1><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <maski<1><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <maski<2><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <maski<2><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <maski<2><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <maski<2><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <maski<3><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <maski<3><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <maski<3><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <maski<3><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <maski<4><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <maski<4><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <maski<4><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <maski<4><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 3-bit comparator greater for signal <GND_5_o_top[2]_LessThan_25_o> created at line 108
    Found 3-bit comparator greater for signal <top[2]_PWR_5_o_LessThan_36_o> created at line 116
    Found 3-bit comparator equal for signal <_n0348> created at line 48
    Summary:
	inferred   6 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  73 D-type flip-flop(s).
	inferred  16 Latch(s).
	inferred   3 Comparator(s).
	inferred  85 Multiplexer(s).
Unit <Interrupt> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 4x4-bit single-port Read Only RAM                     : 1
 5x3-bit quad-port RAM                                 : 1
 8x8-bit single-port Read Only RAM                     : 4
# Adders/Subtractors                                   : 4
 27-bit adder                                          : 1
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
# Registers                                            : 14
 1-bit register                                        : 1
 27-bit register                                       : 1
 3-bit register                                        : 7
 4-bit register                                        : 4
 8-bit register                                        : 1
# Latches                                              : 16
 1-bit latch                                           : 16
# Comparators                                          : 3
 3-bit comparator equal                                : 1
 3-bit comparator greater                              : 2
# Multiplexers                                         : 85
 1-bit 2-to-1 multiplexer                              : 16
 1-bit 5-to-1 multiplexer                              : 3
 3-bit 2-to-1 multiplexer                              : 25
 4-bit 2-to-1 multiplexer                              : 11
 4-bit 5-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 29

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Interrupt>.
The following registers are absorbed into counter <js>: 1 register on signal <js>.
INFO:Xst:3231 - The small RAM <Mram__n0356> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <timeProgress<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_stackTime> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5-word x 3-bit                      |          |
    |     clkA           | connected to signal <js<26>>        | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <top>           |          |
    |     diA            | connected to signal <BUS_0002_GND_5_o_add_26_OUT> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 5-word x 3-bit                      |          |
    |     clkB           | connected to signal <js<26>>        | rise     |
    |     weB            | connected to internal node          | high     |
    |     addrB          | connected to signal <top[2]_GND_5_o_add_60_OUT> |          |
    |     diB            | connected to signal <_n0590>        |          |
    -----------------------------------------------------------------------
    | Port C                                                              |
    |     aspect ratio   | 5-word x 3-bit                      |          |
    |     addrC          | connected to signal <n0344>         |          |
    |     doC            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_stackInt[1][2]_X_5_o_wide_mux_135_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <stackInt<1>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_stackInt[2][2]_X_5_o_wide_mux_136_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <stackInt<2>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_stackInt[3][2]_X_5_o_wide_mux_137_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <stackInt<3>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_stackInt[4][2]_X_5_o_wide_mux_138_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <stackInt<4>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Interrupt> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 4x4-bit single-port distributed Read Only RAM         : 1
 5x3-bit quad-port distributed RAM                     : 1
 8x8-bit single-port distributed Read Only RAM         : 4
# Adders/Subtractors                                   : 3
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
# Counters                                             : 1
 27-bit up counter                                     : 1
# Registers                                            : 46
 Flip-Flops                                            : 46
# Comparators                                          : 3
 3-bit comparator equal                                : 1
 3-bit comparator greater                              : 2
# Multiplexers                                         : 97
 1-bit 2-to-1 multiplexer                              : 32
 1-bit 5-to-1 multiplexer                              : 3
 3-bit 2-to-1 multiplexer                              : 25
 4-bit 2-to-1 multiplexer                              : 7
 4-bit 5-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 29

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <shift_2> in Unit <Interrupt> is equivalent to the following FF/Latch, which will be removed : <an_1> 
INFO:Xst:2261 - The FF/Latch <shift_3> in Unit <Interrupt> is equivalent to the following FF/Latch, which will be removed : <an_2> 
INFO:Xst:2261 - The FF/Latch <shift_0> in Unit <Interrupt> is equivalent to the following FF/Latch, which will be removed : <an_3> 
INFO:Xst:2261 - The FF/Latch <shift_1> in Unit <Interrupt> is equivalent to the following FF/Latch, which will be removed : <an_0> 
WARNING:Xst:1710 - FF/Latch <seg_8> (without init value) has a constant value of 1 in block <Interrupt>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <seg_1> in Unit <Interrupt> is equivalent to the following FF/Latch, which will be removed : <seg_4> 

Optimizing unit <Interrupt> ...
WARNING:Xst:1293 - FF/Latch <stackTime_FF_0> has a constant value of 0 in block <Interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <stackTime_FF_1> has a constant value of 0 in block <Interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <stackTime_FF_2> has a constant value of 0 in block <Interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <stackInt_0_2> has a constant value of 0 in block <Interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <stackInt_0_0> has a constant value of 0 in block <Interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <stackInt_0_1> has a constant value of 0 in block <Interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <stackInt_0_2> has a constant value of 0 in block <Interrupt>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Interrupt, actual ratio is 2.
FlipFlop top_0 has been replicated 2 time(s)
FlipFlop top_1 has been replicated 2 time(s)
FlipFlop top_2 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 82
 Flip-Flops                                            : 82

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Interrupt.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 283
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 26
#      LUT2                        : 10
#      LUT3                        : 33
#      LUT4                        : 18
#      LUT5                        : 40
#      LUT6                        : 98
#      MUXCY                       : 26
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 27
# FlipFlops/Latches                : 98
#      FD                          : 82
#      LDE_1                       : 16
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 13
#      OBUF                        : 20

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              98  out of  18224     0%  
 Number of Slice LUTs:                  226  out of   9112     2%  
    Number used as Logic:               226  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    242
   Number with an unused Flip Flop:     144  out of    242    59%  
   Number with an unused LUT:            16  out of    242     6%  
   Number of fully used LUT-FF pairs:    82  out of    242    33%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------+------------------------+-------+
Clock Signal                                                    | Clock buffer(FF name)  | Load  |
----------------------------------------------------------------+------------------------+-------+
maskset[1]_GND_5_o_equal_3_o(maskset[1]_GND_5_o_equal_3_o<1>1:O)| NONE(*)(maski<1>_1)    | 16    |
js_26                                                           | BUFG                   | 45    |
js_15                                                           | NONE(shift_0)          | 10    |
clk                                                             | BUFGP                  | 27    |
----------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.851ns (Maximum Frequency: 145.974MHz)
   Minimum input arrival time before clock: 5.824ns
   Maximum output required time after clock: 7.879ns
   Maximum combinational path delay: 7.621ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'js_26'
  Clock period: 6.851ns (frequency: 145.974MHz)
  Total number of paths / destination ports: 12078 / 45
-------------------------------------------------------------------------
Delay:               6.851ns (Levels of Logic = 6)
  Source:            stackInt_3_0 (FF)
  Destination:       top_0 (FF)
  Source Clock:      js_26 rising
  Destination Clock: js_26 rising

  Data Path: stackInt_3_0 to top_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.943  stackInt_3_0 (stackInt_3_0)
     LUT3:I0->O            1   0.205   0.580  Mmux_top[2]_X_5_o_wide_mux_17_OUT<0>1_SW0 (N22)
     LUT6:I5->O            4   0.205   0.931  Mmux_top[2]_X_5_o_wide_mux_17_OUT<0>1 (top[2]_X_5_o_wide_mux_17_OUT<0>)
     LUT6:I2->O            3   0.203   0.651  Mmux_MASK3 (MASK<3>)
     LUT4:I3->O           12   0.205   1.013  INTR[3]_MASK[3]_AND_43_o1 (INTR[3]_MASK[3]_AND_43_o)
     LUT6:I4->O           14   0.203   0.958  Mmux_top[2]_top[2]_mux_94_OUT211 (Mmux_top[2]_top[2]_mux_94_OUT21)
     LUT6:I5->O            3   0.205   0.000  Mmux_top[2]_top[2]_mux_94_OUT11 (top[2]_top[2]_mux_94_OUT<0>)
     FD:D                      0.102          top_0
    ----------------------------------------
    Total                      6.851ns (1.775ns logic, 5.076ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'js_15'
  Clock period: 4.680ns (frequency: 213.655MHz)
  Total number of paths / destination ports: 104 / 10
-------------------------------------------------------------------------
Delay:               4.680ns (Levels of Logic = 4)
  Source:            shift_3 (FF)
  Destination:       seg_7 (FF)
  Source Clock:      js_15 rising
  Destination Clock: js_15 rising

  Data Path: shift_3 to seg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.447   1.210  shift_3 (shift_3)
     LUT3:I0->O            1   0.205   0.944  Mmux_shift[3]_digit[4][8]_wide_mux_110_OUT1231 (Mmux_shift[3]_digit[4][8]_wide_mux_110_OUT123)
     LUT6:I0->O            1   0.203   0.580  Mmux_shift[3]_digit[4][8]_wide_mux_110_OUT281 (Mmux_shift[3]_digit[4][8]_wide_mux_110_OUT28)
     LUT5:I4->O            1   0.205   0.580  Mmux_shift[3]_digit[4][8]_wide_mux_110_OUT282 (Mmux_shift[3]_digit[4][8]_wide_mux_110_OUT281)
     LUT6:I5->O            1   0.205   0.000  Mmux_shift[3]_digit[4][8]_wide_mux_110_OUT283 (shift[3]_digit[4][8]_wide_mux_110_OUT<6>)
     FD:D                      0.102          seg_7
    ----------------------------------------
    Total                      4.680ns (1.367ns logic, 3.313ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.179ns (frequency: 458.863MHz)
  Total number of paths / destination ports: 378 / 27
-------------------------------------------------------------------------
Delay:               2.179ns (Levels of Logic = 13)
  Source:            js_15 (FF)
  Destination:       js_26 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: js_15 to js_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   0.883  js_15 (js_15)
     LUT1:I0->O            1   0.205   0.000  Mcount_js_cy<15>_rt (Mcount_js_cy<15>_rt)
     MUXCY:S->O            1   0.172   0.000  Mcount_js_cy<15> (Mcount_js_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_js_cy<16> (Mcount_js_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_js_cy<17> (Mcount_js_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_js_cy<18> (Mcount_js_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_js_cy<19> (Mcount_js_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_js_cy<20> (Mcount_js_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_js_cy<21> (Mcount_js_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_js_cy<22> (Mcount_js_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_js_cy<23> (Mcount_js_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_js_cy<24> (Mcount_js_cy<24>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_js_cy<25> (Mcount_js_cy<25>)
     XORCY:CI->O           1   0.180   0.000  Mcount_js_xor<26> (Result<26>)
     FD:D                      0.102          js_26
    ----------------------------------------
    Total                      2.179ns (1.296ns logic, 0.883ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'maskset[1]_GND_5_o_equal_3_o'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.346ns (Levels of Logic = 1)
  Source:            btn<1> (PAD)
  Destination:       maski<1>_1 (LATCH)
  Destination Clock: maskset[1]_GND_5_o_equal_3_o rising

  Data Path: btn<1> to maski<1>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   0.802  btn_1_IBUF (btn_1_IBUF)
     LDE_1:GE                  0.322          maski<1>_1
    ----------------------------------------
    Total                      2.346ns (1.544ns logic, 0.802ns route)
                                       (65.8% logic, 34.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'js_26'
  Total number of paths / destination ports: 239 / 42
-------------------------------------------------------------------------
Offset:              5.824ns (Levels of Logic = 5)
  Source:            Ready<1> (PAD)
  Destination:       stackInt_1_2 (FF)
  Destination Clock: js_26 rising

  Data Path: Ready<1> to stackInt_1_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.879  Ready_1_IBUF (Ready_1_IBUF)
     LUT3:I0->O            5   0.205   1.079  INTR[1]_Ready[1]_or_21_OUT<3>1 (INTR[1]_Ready[1]_or_21_OUT<3>)
     LUT6:I0->O           16   0.203   1.005  Mmux_top[2]_top[2]_mux_94_OUT221 (Mmux_top[2]_top[2]_mux_94_OUT22)
     LUT6:I5->O            2   0.205   0.721  _n0514_inv1 (_n0514_inv)
     LUT6:I4->O            1   0.203   0.000  stackInt_4_0_rstpot (stackInt_4_0_rstpot)
     FD:D                      0.102          stackInt_4_0
    ----------------------------------------
    Total                      5.824ns (2.140ns logic, 3.684ns route)
                                       (36.7% logic, 63.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'maskset[1]_GND_5_o_equal_3_o'
  Total number of paths / destination ports: 32 / 4
-------------------------------------------------------------------------
Offset:              6.813ns (Levels of Logic = 4)
  Source:            maski<3>_4 (LATCH)
  Destination:       Led<4> (PAD)
  Source Clock:      maskset[1]_GND_5_o_equal_3_o rising

  Data Path: maski<3>_4 to Led<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            2   0.498   0.961  maski<3>_4 (maski<3>_4)
     LUT5:I0->O            1   0.203   0.580  Mmux_MASK4_SW0 (N12)
     LUT6:I5->O           12   0.205   1.013  Mmux_MASK4 (MASK<4>)
     LUT5:I3->O            1   0.203   0.579  Mmux_Led83 (Led_4_OBUF)
     OBUF:I->O                 2.571          Led_4_OBUF (Led<4>)
    ----------------------------------------
    Total                      6.813ns (3.680ns logic, 3.133ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'js_26'
  Total number of paths / destination ports: 137 / 8
-------------------------------------------------------------------------
Offset:              7.879ns (Levels of Logic = 5)
  Source:            stackInt_3_0 (FF)
  Destination:       Led<4> (PAD)
  Source Clock:      js_26 rising

  Data Path: stackInt_3_0 to Led<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.943  stackInt_3_0 (stackInt_3_0)
     LUT3:I0->O            1   0.205   0.580  Mmux_top[2]_X_5_o_wide_mux_17_OUT<0>1_SW0 (N22)
     LUT6:I5->O            4   0.205   0.931  Mmux_top[2]_X_5_o_wide_mux_17_OUT<0>1 (top[2]_X_5_o_wide_mux_17_OUT<0>)
     LUT6:I2->O           12   0.203   1.013  Mmux_MASK4 (MASK<4>)
     LUT5:I3->O            1   0.203   0.579  Mmux_Led83 (Led_4_OBUF)
     OBUF:I->O                 2.571          Led_4_OBUF (Led<4>)
    ----------------------------------------
    Total                      7.879ns (3.834ns logic, 4.045ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'js_15'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.999ns (Levels of Logic = 1)
  Source:            shift_3 (FF)
  Destination:       an<2> (PAD)
  Source Clock:      js_15 rising

  Data Path: shift_3 to an<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.447   0.981  shift_3 (shift_3)
     OBUF:I->O                 2.571          an_2_OBUF (an<2>)
    ----------------------------------------
    Total                      3.999ns (3.018ns logic, 0.981ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 40 / 4
-------------------------------------------------------------------------
Delay:               7.621ns (Levels of Logic = 5)
  Source:            btn<3> (PAD)
  Destination:       Led<1> (PAD)

  Data Path: btn<3> to Led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.147  btn_3_IBUF (btn_3_IBUF)
     LUT5:I0->O            1   0.203   0.684  Mmux_Led21 (Mmux_Led2)
     LUT5:I3->O            1   0.203   0.808  Mmux_Led22 (Mmux_Led21)
     LUT5:I2->O            1   0.205   0.579  Mmux_Led23 (Led_1_OBUF)
     OBUF:I->O                 2.571          Led_1_OBUF (Led<1>)
    ----------------------------------------
    Total                      7.621ns (4.404ns logic, 3.217ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.179|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock js_15
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.863|         |         |         |
js_15          |    4.680|         |         |         |
js_26          |    4.938|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock js_26
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
js_26                       |    6.851|         |         |         |
maskset[1]_GND_5_o_equal_3_o|    5.784|         |         |         |
----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.34 secs
 
--> 


Total memory usage is 393492 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   29 (   0 filtered)
Number of infos    :   13 (   0 filtered)

