Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Tue Oct  5 14:45:43 2021
| Host              : pcpl01 running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command           : report_timing_summary -file /export/tmp/luinaud/p4c/backends/p4fpga/vhdl_gen/../test/paper_res/resultsImpl/T4/post_synth_timing_summary.rpt
| Design            : top
| Device            : xcvu3p-ffvc1517
| Speed File        : -3  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.899     -961.285                   1815                 2199       -0.070      -14.686                    550                 2199       -0.122       -0.122                       1                  1348  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.899     -961.285                   1815                 2199       -0.070      -14.686                    550                 2199       -0.122       -0.122                       1                  1348  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         1815  Failing Endpoints,  Worst Slack       -0.899ns,  Total Violation     -961.285ns
Hold  :          550  Failing Endpoints,  Worst Slack       -0.070ns,  Total Violation      -14.686ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.122ns,  Total Violation       -0.122ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.899ns  (required time - arrival time)
  Source:                 cptphv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            phvBus_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.567ns (33.851%)  route 1.108ns (66.149%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 4.034 - 1.000 ) 
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.539     0.539 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.539    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.539 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.264     0.803    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=1347, unplaced)      2.584     3.415    clk_IBUF_BUFG
                         FDCE                                         r  cptphv_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.068     3.483 r  cptphv_reg[2]/Q
                         net (fo=450, unplaced)       0.218     3.701    phvBusTmp1[8]
                         CARRY8 (Prop_CARRY8_S[1]_O[5])
                                                      0.211     3.912 f  phvBus_reg[1007]_i_34/O[5]
                         net (fo=2, unplaced)         0.162     4.074    phvBusTmp3[6]
                         LUT2 (Prop_LUT2_I0_O)        0.089     4.163 f  phvBus[1007]_i_23/O
                         net (fo=1, unplaced)         0.249     4.412    phvBus[1007]_i_23_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.129     4.541 f  phvBus_reg[1007]_i_10/CO[7]
                         net (fo=1, unplaced)         0.005     4.546    phvBus_reg[1007]_i_10_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[1])
                                                      0.038     4.584 f  phvBus_reg[1007]_i_4/CO[1]
                         net (fo=64, unplaced)        0.224     4.808    phvBus_reg[1007]_i_4_n_6
                         LUT5 (Prop_LUT5_I1_O)        0.032     4.840 r  phvBus[63]_i_1/O
                         net (fo=64, unplaced)        0.250     5.090    p_0_in[63]
                         FDRE                                         r  phvBus_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.335     1.335 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.335    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.335 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.236     1.571    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.595 r  clk_IBUF_BUFG_inst/O
                         net (fo=1347, unplaced)      2.439     4.034    clk_IBUF_BUFG
                         FDRE                                         r  phvBus_reg[0]/C
                         clock pessimism              0.236     4.270    
                         clock uncertainty           -0.035     4.234    
                         FDRE (Setup_FDRE_C_CE)      -0.044     4.190    phvBus_reg[0]
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -5.090    
  -------------------------------------------------------------------
                         slack                                 -0.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.070ns  (arrival time - required time)
  Source:                 dep/stM_0/out_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            dep/out_valid_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.038ns (31.405%)  route 0.083ns (68.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.239     0.239 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.239    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.239 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.355    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.372 r  clk_IBUF_BUFG_inst/O
                         net (fo=1347, unplaced)      1.114     1.486    dep/stM_0/clk_IBUF_BUFG
                         FDCE                                         r  dep/stM_0/out_valid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.524 r  dep/stM_0/out_valid_reg/Q
                         net (fo=2, unplaced)         0.083     1.607    dep/out_valid_0
                         FDRE                                         r  dep/out_valid_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.425     0.425 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.425    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.425 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.572    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.591 r  clk_IBUF_BUFG_inst/O
                         net (fo=1347, unplaced)      1.259     1.850    dep/clk_IBUF_BUFG
                         FDRE                                         r  dep/out_valid_tmp_reg[0]/C
                         clock pessimism             -0.219     1.631    
                         FDRE (Hold_FDRE_C_D)         0.046     1.677    dep/out_valid_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                 -0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I  n/a            1.122         1.000       -0.122               clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDCE/C    n/a            0.275         0.500       0.225                cptphv_reg[9]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         0.500       0.225                cptphv_reg[9]/C



