/*
 * Copyright (c) Meta Platforms, Inc. and affiliates.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <logging/log.h>
#include "libutil.h"
#include "plat_i2c.h"
#include "plat_class.h"
#include "plat_pldm_sensor.h"
#include "plat_gpio.h"
#include "plat_log.h"
#include "plat_event.h"
#include "plat_hook.h"
#include "plat_isr.h"
#include <pmbus.h>
#include "pldm_oem.h"
#include "util_worker.h"

LOG_MODULE_REGISTER(plat_event);

#define CPLD_POLLING_INTERVAL_MS 1000 // 1 second polling interval

#define CHECK_ALL_BITS 0xFF
#define CHECK_BIT_7_ONLY 0x80
#define CHECK_BIT_6_ONLY 0x40

#ifndef AEGIS_CPLD_ADDR
#define AEGIS_CPLD_ADDR (0x4C >> 1)
#endif

void check_cpld_handler();

K_TIMER_DEFINE(init_ubc_delayed_timer, check_ubc_delayed_timer_handler, NULL);

K_WORK_DEFINE(check_ubc_delayed_work, check_ubc_delayed);

void check_ubc_delayed_timer_handler(struct k_timer *timer)
{
	k_work_submit(&check_ubc_delayed_work);
}

void cancel_ubc_delayed_timer_handler()
{
	k_work_cancel(&check_ubc_delayed_work);
}

K_THREAD_STACK_DEFINE(cpld_polling_stack, POLLING_CPLD_STACK_SIZE);
struct k_thread cpld_polling_thread;
k_tid_t cpld_polling_tid;

void get_vr_vout_handler(struct k_work *work);
K_WORK_DEFINE(vr_vout_work, get_vr_vout_handler);

typedef struct _vr_error_callback_info_ {
	uint8_t cpld_offset;
	uint8_t vr_status_word_access_map;
	uint8_t bit_mapping_vr_sensor_num[8];
} vr_error_callback_info;

typedef struct _vr_fault_info {
	uint8_t mtia_event_source;
	uint8_t cpld_reg_offset;
	uint8_t cpld_reg_bit;
	bool is_pmbus_vr;
	uint8_t sensor_id;
	uint8_t vr_ubc_device_index;
} vr_fault_info;

bool vr_error_callback(aegis_cpld_info *cpld_info, uint8_t *current_cpld_value);
void process_mtia_vr_power_fault_sel(aegis_cpld_info *cpld_info, uint8_t *current_cpld_value);

// clang-format off
aegis_cpld_info aegis_cpld_info_table[] = {
	{ VR_POWER_FAULT_1_REG, 			0x00, 0x00, true, 0x00, false, false, 0x00,  .status_changed_cb = vr_error_callback, .bit_check_mask = CHECK_ALL_BITS, .event_type = VR_POWER_FAULT },
	{ VR_POWER_FAULT_2_REG, 			0x00, 0x00, true, 0x00, false, false, 0x00,  .status_changed_cb = vr_error_callback, .bit_check_mask = CHECK_ALL_BITS, .event_type = VR_POWER_FAULT  },
	{ VR_POWER_FAULT_3_REG, 			0x00, 0x00, true, 0x00, false, false, 0x00,  .status_changed_cb = vr_error_callback, .bit_check_mask = CHECK_ALL_BITS, .event_type = VR_POWER_FAULT  },
	{ VR_POWER_FAULT_4_REG, 			0x00, 0x00, true, 0x00, false, false, 0x00,  .status_changed_cb = vr_error_callback, .bit_check_mask = CHECK_ALL_BITS, .event_type = VR_POWER_FAULT  },
	{ VR_POWER_FAULT_5_REG, 			0x00, 0x00, true, 0x00, false, false, 0x00,  .status_changed_cb = vr_error_callback, .bit_check_mask = CHECK_ALL_BITS, .event_type = VR_POWER_FAULT  },
	{ VR_SMBUS_ALERT_1_REG, 			0xFF, 0xFF, true, 0x00, false, false, 0x00,  .status_changed_cb = vr_error_callback, .bit_check_mask = CHECK_ALL_BITS },
	{ VR_SMBUS_ALERT_2_REG, 			0xFF, 0xFF, true, 0x00, false, false, 0x00,  .status_changed_cb = vr_error_callback, .bit_check_mask = CHECK_ALL_BITS },
	{ ASIC_OC_WARN_REG, 				0xFF, 0xFF, true, 0x00, false, false, 0x00,  .status_changed_cb = vr_error_callback, .bit_check_mask = CHECK_ALL_BITS },
	{ SYSTEM_ALERT_FAULT_REG, 			0xFF, 0xFF, true, 0x00, false, false, 0x00,  .status_changed_cb = vr_error_callback, .bit_check_mask = CHECK_BIT_7_ONLY },
	{ TEMPERATURE_IC_OVERT_FAULT_REG, 	0xFF, 0xFF, true, 0x00, false, false, 0x00,  .status_changed_cb = vr_error_callback, .bit_check_mask = CHECK_ALL_BITS },
	{ LEAK_DETCTION_REG, 				0xDF, 0xDF, true, 0x00, false, false, 0x00,  .status_changed_cb = vr_error_callback, .bit_check_mask = CHECK_BIT_6_ONLY},

	{ TEMPERATURE_IC_OVERT_FAULT_2_REG, 0xFF, 0xFF, true, 0x00, false, false, 0x00,  .status_changed_cb = vr_error_callback, .bit_check_mask = CHECK_ALL_BITS },
	{ ASIC_OC_WARN_2_REG, 				0x1F, 0x1F, true, 0x00, false, false, 0x00,  .status_changed_cb = vr_error_callback, .bit_check_mask = CHECK_ALL_BITS },
	{ SYSTEM_ALERT_FAULT_2_REG, 		0xFF, 0xFF, true, 0x00, false, false, 0x00,  .status_changed_cb = vr_error_callback, .bit_check_mask = CHECK_BIT_7_ONLY },
	{ VR_SMBUS_ALERT_3_REG, 			0xFF, 0xFF, true, 0x00, false, false, 0x00,  .status_changed_cb = vr_error_callback, .bit_check_mask = CHECK_ALL_BITS },
	{ VR_SMBUS_ALERT_4_REG, 			0xFF, 0xFF, true, 0x00, false, false, 0x00,  .status_changed_cb = vr_error_callback, .bit_check_mask = CHECK_ALL_BITS },	
};
// clang-format on

const cpld_bit_name_table_t cpld_bit_name_table[] = {
	{ VR_POWER_FAULT_1_REG,
	  "VR Power Fault   (1:Power Fault, 0=Normal)",
	  {
		  "RSVD",
		  "P0V75_TRVDD_ZONEA",
		  "P0V75_TRVDD_ZONEB",
		  "P12V_UBC2",
		  "P12V_UBC1",
		  "P0V75_MAX_PHY_S",
		  "P0V75_MAX_PHY_N",
		  "RSVD",
	  } },
	{ VR_POWER_FAULT_2_REG,
	  "VR Power Fault   (1:Power Fault, 0=Normal)",
	  {
		  "P0V75_VDDPHY_HBM1_HBM3_HBM5",
		  "P0V75_VDDPHY_HBM0_HBM2_HBM4",
		  "VPP_HBM1_HBM3_HBM5",
		  "VPP_HBM0_HBM2_HBM4",
		  "VDDHTX_PCIE",
		  "PLL_VDDA15_PCIE&MAX&CORE",
		  "P0V9_TRVDD_ZONEA",
		  "P0V9_TRVDD_ZONEB",
	  } },
	{ VR_POWER_FAULT_3_REG,
	  "VR Power Fault   (1:Power Fault, 0=Normal)",
	  {
		  "P0V75_PVDD_CH_S",
		  "P0V75_PVDD_CH_N",
		  "P1V1_VDDC_HBM1_HBM3_HBM5",
		  "P0V75_AVDD_HSCL",
		  "P1V1_VDDC_HBM0_HBM2_HBM4",
		  "P0V75_VDDC_CLKOBS",
		  "VDDQL_HBM1_HBM3_HBM5",
		  "VDDQL_HBM0_HBM2_HBM4",
	  } },
	{ VR_POWER_FAULT_4_REG,
	  "VR Power Fault   (1:Power Fault, 0=Normal)",
	  {
		  "PLL_VDDA15_MAX&CORE_N",
		  "PVDD1P5_S",
		  "PVDD1P5_N",
		  "PVDD0P9_S",
		  "PVDD0P9_N",
		  "PLL_VDDA15_HBM0_HBM2_HBM4",
		  "PLL_VDDA15_HBM1_HBM3_HBM5",
		  "P0V85_PVDD",
	  } },
	{ VR_POWER_FAULT_5_REG,
	  "VR Power Fault   (1:Power Fault, 0=Normal)",
	  {
		  "1'b0",
		  "P3V3_OSC",
		  "P5V",
		  "P3V3",
		  "LDO_IN_1V8",
		  "LDO_IN_1V2",
		  "VDDA_PCIE",
		  "PLL_VDDA15_MAX&CORE_S",
	  } },
	{ VR_SMBUS_ALERT_1_REG,
	  "VR SMBUS Alert",
	  {
		  "P3V3_OSFP_ALERT_N (1-->0)",
		  "P1V1_VDDC_HBM1_HBM3_HBM5_SMBALERT_R_N (1-->0)",
		  "P1V1_VDDC_HBM0_HBM2_HBM4_SMBALERT_R_N (1-->0)",
		  "P0V9_TRVDD_ZONEA_SMBALERT_R_N (1-->0)",
		  "P0V9_TRVDD_ZONEB_SMBALERT_R_N (1-->0)",
		  "P0V85_PVDD_ALERT_R_N (1-->0)",
		  "P0V75_PVDD_CH_S_SMBALERT_R_N (1-->0)",
		  "P0V75_PVDD_CH_N_SMBALERT_R_N (1-->0)",
	  } },
	{ VR_SMBUS_ALERT_2_REG,
	  "VR SMBUS Alert",
	  {
		  "RSVD",
		  "RSVD",
		  "RSVD",
		  "VDDA_PCIE_SMBALERT_R_N (1-->0)",
		  "P0V75_TRVDD_ZONEA_SMBALERT_R_N (1-->0)",
		  "P0V75_TRVDD_ZONEB_SMBALERT_R_N (1-->0)",
		  "RSVD",
		  "RSVD",
	  } },
	{ ASIC_OC_WARN_REG,
	  "ASIC OC WARN ,HBM CATTRIP and ASIC Alert to BMC/MMC",
	  {
		  "RSVD",
		  "RSVD",
		  "RSVD",
		  "RSVD",
		  "RSVD",
		  "FM_ATH_PLD_HBM3_CATTRIP_ALARM (0-->1)",
		  "FM_CPLD_ATH_CURRENT_SENSE_1 (0-->1)",
		  "FM_CPLD_ATH_CURRENT_SENSE_0 (0-->1)",
	  } },
	{ SYSTEM_ALERT_FAULT_REG,
	  "System Alert Fault",
	  {
		  "RSVD",
		  "RSVD",
		  "RSVD",
		  "RSVD",
		  "RSVD",
		  "RSVD",
		  "RSVD",
		  "FM_MODULE_PWRBRK_R_N (MB CPLD to Aegis CPLD) (1-->0)",
	  } },
	{ TEMPERATURE_IC_OVERT_FAULT_REG,
	  "Temperature IC OVERT fault",
	  {
		  "RSVD",
		  "RSVD",
		  "IRQ_TMP75_1_ALERT_R_N (1-->0)",
		  "IRQ_TMP75_2_ALERT_R_N (1-->0)",
		  "IRQ_TMP75_3_ALERT_R_N (1-->0)",
		  "IRQ_TMP75_4_ALERT_R_N (1-->0)",
		  "TEMP_MON_OVERT_N (1-->0)",
		  "FM_ASIC_0_THERMTRIP_N (1-->0)",
	  } },
	{ LEAK_DETCTION_REG,
	  "Leak Detection",
	  {
		  "RSVD",
		  "RSVD",
		  "RSVD",
		  "RSVD",
		  "RSVD",
		  "RSVD",
		  "LEAK_DETECT_ALERT_CPLD_N",
		  "RSVD",
	  } },
	{ TEMPERATURE_IC_OVERT_FAULT_2_REG,
	  "Temperature IC OVERT Fault Status",
	  {
		  "RSVD",
		  "RSVD",
		  "IRQ_TMP75_1_ALERT_R_N",
		  "IRQ_TMP75_2_ALERT_R_N",
		  "IRQ_TMP75_3_ALERT_R_N",
		  "IRQ_TMP75_4_ALERT_R_N",
		  "TEMP_MON_OVERT_N",
		  "FM_ASIC_0_THERMTRIP_N",
	  } },
	{ ASIC_OC_WARN_2_REG,
	  "ASIC OC WARN ,HBM CATTRIP and ASIC Alert to BMC/MMC Status",
	  {
		  "RSVD",
		  "RSVD",
		  "RSVD",
		  "RSVD",
		  "RSVD",
		  "FM_ATH_PLD_HBM3_CATTRIP_ALARM",
		  "FM_CPLD_ATH_CURRENT_SENSE_1",
		  "FM_CPLD_ATH_CURRENT_SENSE_0",
	  } },
	{ SYSTEM_ALERT_FAULT_2_REG,
	  "System Alert Status",
	  {
		  "RSVD",
		  "RSVD",
		  "RSVD",
		  "RSVD",
		  "RSVD",
		  "RSVD",
		  "RSVD",
		  "FM_MODULE_PWRBRK_R_N (MB CPLD to Aegis CPLD)",
	  } },
	{ VR_SMBUS_ALERT_3_REG,
	  "VR SMBUS Alert Status",
	  {
		  "P3V3_OSFP_ALERT_N (EVB only,Aegis no support)",
		  "P1V1_VDDC_HBM1_HBM3_HBM5_SMBALERT_R_N",
		  "P1V1_VDDC_HBM0_HBM2_HBM4_SMBALERT_R_N",
		  "P0V9_TRVDD_ZONEA_SMBALERT_R_N",
		  "P0V9_TRVDD_ZONEB_SMBALERT_R_N",
		  "P0V85_PVDD_ALERT_R_N",
		  "P0V75_PVDD_CH_S_SMBALERT_R_N",
		  "P0V75_PVDD_CH_N_SMBALERT_R_N",
	  } },
	{ VR_SMBUS_ALERT_4_REG,
	  "VR SMBUS Alert Status",
	  {
		  "RSVD",
		  "RSVD",
		  "RSVD",
		  "VDDA_PCIE_SMBALERT_R_N",
		  "P0V75_TRVDD_ZONEA_SMBALERT_R_N",
		  "P0V75_TRVDD_ZONEB_SMBALERT_R_N",
		  "RSVD",
		  "RSVD",
	  } },
};

const char *get_cpld_reg_name(uint8_t cpld_offset)
{
	for (int i = 0; i < ARRAY_SIZE(cpld_bit_name_table); i++) {
		if (cpld_bit_name_table[i].cpld_offset == cpld_offset) {
			return cpld_bit_name_table[i].reg_name;
		}
	}
	return "NA";
}

const char *get_cpld_bit_name(uint8_t cpld_offset, uint8_t bit_pos)
{
	for (int i = 0; i < ARRAY_SIZE(cpld_bit_name_table); i++) {
		if (cpld_bit_name_table[i].cpld_offset == cpld_offset) {
			if (bit_pos < 8 && cpld_bit_name_table[i].bit_name[bit_pos]) {
				return cpld_bit_name_table[i].bit_name[bit_pos];
			}
		}
	}
	return "NA";
}

bool cpld_polling_alert_status = false; // only polling cpld when alert status is true
bool cpld_polling_enable_flag = true;

void check_cpld_polling_alert_status(void)
{
	cpld_polling_alert_status = (gpio_get(ALL_VR_PM_ALERT_R_N) == GPIO_LOW);
}

void set_cpld_polling_enable_flag(bool status)
{
	cpld_polling_enable_flag = status;
}

bool get_cpld_polling_enable_flag(void)
{
	return cpld_polling_enable_flag;
}

bool ubc_enabled_delayed_status = false;

void check_ubc_delayed(struct k_work *work)
{
	/* FM_PLD_UBC_EN_R
	 * 1 -> UBC is enabled
	 * 0 -> UBC is disabled
	 */
	bool is_ubc_enabled = (gpio_get(FM_PLD_UBC_EN_R) == GPIO_HIGH);

	bool is_dc_on = is_mb_dc_on();

	if (is_ubc_enabled) {
		if (is_dc_on != is_ubc_enabled) {
			//send event to bmc
			uint16_t error_code = (POWER_ON_SEQUENCE_TRIGGER_CAUSE << 13);
			error_log_event(error_code, LOG_ASSERT);
			LOG_ERR("Generated error code: 0x%x", error_code);

			struct pldm_addsel_data sel_msg = { 0 };
			sel_msg.assert_type = LOG_ASSERT;
			sel_msg.event_type = MTIA_FAULT;
			sel_msg.event_data_1 = MTIA_POWER_ON_SEQUENCE_FAIL;
			if (PLDM_SUCCESS != send_event_log_to_bmc(sel_msg)) {
				LOG_ERR("Failed to send MTIA FAULT assert SEL, event data: 0x%x 0x%x 0x%x",
					sel_msg.event_data_1, sel_msg.event_data_2,
					sel_msg.event_data_3);
			} else {
				LOG_INF("send MTIA FAULT assert SEL, event data: 0x%x 0x%x 0x%x",
					sel_msg.event_data_1, sel_msg.event_data_2,
					sel_msg.event_data_3);
			}
		}
	}

	ubc_enabled_delayed_status = is_ubc_enabled;

	LOG_DBG("UBC enabled delayed status: %d", ubc_enabled_delayed_status);

	if (is_ubc_enabled == true) {
		k_work_submit(&vr_vout_work);
	}
}

void plat_set_ac_on_log()
{
	uint16_t error_code = (AC_ON_TRIGGER_CAUSE << 13);
	error_log_event(error_code, LOG_ASSERT);
	LOG_INF("Generated AC on error code: 0x%x", error_code);
}

void plat_set_dc_on_log(bool is_assert)
{
	uint16_t error_code = (DC_ON_TRIGGER_CAUSE << 13);
	error_log_event(error_code, (is_assert ? LOG_ASSERT : LOG_DEASSERT));

	if (is_assert == LOG_ASSERT) {
		LOG_INF("Generated DC on error code: 0x%x", error_code);
	} else if (is_assert == LOG_DEASSERT) {
		LOG_INF("DC on error code deasserted");
	}
}

void get_vr_vout_handler(struct k_work *work)
{
	vr_vout_default_settings_init();
	vr_vout_user_settings_init();
}

bool is_ubc_enabled_delayed_enabled(void)
{
	return ubc_enabled_delayed_status;
}

void set_ubc_enabled_delayed_enabled(bool status)
{
	ubc_enabled_delayed_status = status;
}

void reset_error_log_states(uint8_t err_type)
{
	// Reset aegis_cpld_info_table
	for (size_t i = 0; i < ARRAY_SIZE(aegis_cpld_info_table); i++) {
		aegis_cpld_info_table[i].is_fault_bit_map = 0x00;
		aegis_cpld_info_table[i].last_polling_value = 0x00;
	}

	// Remove and DEASSERT error logs with the err_type
	reset_error_log_event(err_type);

	LOG_INF("Reset error_log_states with err_type = 0x%02x", err_type);
}

bool vr_error_callback(aegis_cpld_info *cpld_info, uint8_t *current_cpld_value)
{
	CHECK_NULL_ARG_WITH_RETURN(cpld_info, false);
	CHECK_NULL_ARG_WITH_RETURN(current_cpld_value, false);

	// Get the expected value based on the current UBC status
	uint8_t expected_val =
		ubc_enabled_delayed_status ? cpld_info->dc_on_defaut : cpld_info->dc_off_defaut;

	// Calculate current faults and new faults
	uint8_t current_fault = (*current_cpld_value ^ expected_val) & cpld_info->bit_check_mask;
	uint8_t status_changed_bit = current_fault ^ cpld_info->is_fault_bit_map;

	if (!status_changed_bit)
		return true; // No new faults, return early

	LOG_DBG("CPLD register 0x%02X has status changed 0x%02X", cpld_info->cpld_offset,
		status_changed_bit);

	// Iterate through each bit in status_changed_bit to handle the corresponding VR
	for (uint8_t bit = 0; bit < 8; bit++) {
		if (!(status_changed_bit & BIT(bit)))
			continue;

		// Dynamically generate the error code
		uint16_t error_code = (CPLD_UNEXPECTED_VAL_TRIGGER_CAUSE << 13) | (bit << 8) |
				      cpld_info->cpld_offset;

		uint8_t bit_val = (*current_cpld_value & BIT(bit)) >> bit;
		uint8_t expected_bit_val = (expected_val & BIT(bit)) >> bit;
		LOG_DBG("cpld offset 0x%02X, bit %d, bit_val %d, expected_bit_val %d",
			cpld_info->cpld_offset, bit, bit_val, expected_bit_val);

		if (bit_val != expected_bit_val) {
			LOG_ERR("Generated error code: 0x%04X (bit %d, CPLD offset 0x%02X)",
				error_code, bit, cpld_info->cpld_offset);

			// Perform additional operations if needed
			LOG_DBG("ASSERT");
			error_log_event(error_code, LOG_ASSERT);
		} else {
			LOG_DBG("DEASSERT");
			error_log_event(error_code, LOG_DEASSERT);
		}
	}

	return true;
}

void poll_cpld_registers()
{
	uint8_t data = 0;
	bool prev_alert_status = false;

	while (1) {
		/* Sleep for the polling interval */
		k_msleep(CPLD_POLLING_INTERVAL_MS);

		if (is_update_state_idle() == false) {
			continue;
		}

		LOG_DBG("cpld_polling_alert_status = %d, cpld_polling_enable_flag = %d",
			cpld_polling_alert_status, cpld_polling_enable_flag);

		// Check for falling edge of cpld_polling_alert_status (true -> false)
		if (prev_alert_status && !cpld_polling_alert_status) {
			uint8_t err_type = CPLD_UNEXPECTED_VAL_TRIGGER_CAUSE;
			LOG_DBG("cpld_polling_alert_status: true -> false, reset_error_log_states: %x",
				err_type);
			reset_error_log_states(err_type);
		}
		// Save current alert status for next loop comparison
		prev_alert_status = cpld_polling_alert_status;

		if (!cpld_polling_alert_status || !cpld_polling_enable_flag)
			continue;

		LOG_DBG("Polling CPLD registers");

		for (size_t i = 0; i < ARRAY_SIZE(aegis_cpld_info_table); i++) {
			uint8_t expected_val = ubc_enabled_delayed_status ?
						       aegis_cpld_info_table[i].dc_on_defaut :
						       aegis_cpld_info_table[i].dc_off_defaut;

			// Read from CPLD
			if (!plat_read_cpld(aegis_cpld_info_table[i].cpld_offset, &data)) {
				LOG_ERR("Failed to read CPLD register 0x%02X",
					aegis_cpld_info_table[i].cpld_offset);
				continue;
			}

			LOG_DBG("Polling CPLD 0x%02X raw=0x%02X, expected=0x%02X, mask=0x%02X",
				aegis_cpld_info_table[i].cpld_offset, data, expected_val,
				aegis_cpld_info_table[i].bit_check_mask);

			if (!aegis_cpld_info_table[i].is_fault_log)
				continue;

			uint8_t new_fault_map =
				(data ^ expected_val) & aegis_cpld_info_table[i].bit_check_mask;

			// get unrecorded fault bit map
			uint8_t is_status_changed =
				new_fault_map ^ aegis_cpld_info_table[i].is_fault_bit_map;

			if (is_status_changed) {
				if (aegis_cpld_info_table[i].status_changed_cb) {
					aegis_cpld_info_table[i].status_changed_cb(
						&aegis_cpld_info_table[i], &data);
				}
				if (aegis_cpld_info_table[i].event_type == VR_POWER_FAULT) {
					process_mtia_vr_power_fault_sel(&aegis_cpld_info_table[i],
									&data);
				}
				// update map
				aegis_cpld_info_table[i].is_fault_bit_map = new_fault_map;
				aegis_cpld_info_table[i].last_polling_value = data;
			}
		}
	}
}

// clang-format off
const vr_fault_info vr_fault_table[] = {
	// { mtia_event_source, cpld_reg_offset, cpld_reg_bit }
	{ MTIA_P0V75_TRVDD_ZONEA, VR_POWER_FAULT_1_REG, BIT(1), true, VR_ASIC_P0V75_TRVDD_ZONEA_VOLT_V, VR_5 },
	{ MTIA_P0V75_TRVDD_ZONEB, VR_POWER_FAULT_1_REG, BIT(2), true, VR_ASIC_P0V75_TRVDD_ZONEB_VOLT_V, VR_6 },
	{ MTIA_P12V_UBC2, VR_POWER_FAULT_1_REG, BIT(3), true, UBC2_P12V_OUTPUT_VOLT_V, UBC_2 },
	{ MTIA_P12V_UBC1, VR_POWER_FAULT_1_REG, BIT(4), true, UBC1_P12V_OUTPUT_VOLT_V, UBC_1 },
	{ MTIA_P0V75_MAX_PHY_S, VR_POWER_FAULT_1_REG, BIT(5), true, VR_ASIC_P0V75_MAX_PHY_S_VOLT_V, VR_4 },
	{ MTIA_P0V75_MAX_PHY_N, VR_POWER_FAULT_1_REG, BIT(6), true, VR_ASIC_P0V75_MAX_PHY_N_VOLT_V, VR_3 },

	{ MTIA_P0V75_VDDPHY_HBM1_HBM3_HBM5, VR_POWER_FAULT_2_REG, BIT(0), true, VR_ASIC_P0V75_VDDPHY_HBM1_HBM3_HBM5_VOLT_V, VR_10 },
	{ MTIA_P0V75_VDDPHY_HBM0_HBM2_HBM4, VR_POWER_FAULT_2_REG, BIT(1), true, VR_ASIC_P0V75_VDDPHY_HBM0_HBM2_HBM4_VOLT_V, VR_7 },
	{ MTIA_P1V8_VPP_HBM1_HBM3_HBM5, VR_POWER_FAULT_2_REG, BIT(2), true, VR_ASIC_P1V8_VPP_HBM1_HBM3_HBM5_VOLT_V, VR_8 },
	{ MTIA_P1V8_VPP_HBM0_HBM2_HBM4, VR_POWER_FAULT_2_REG, BIT(3), true, VR_ASIC_P1V8_VPP_HBM0_HBM2_HBM4_VOLT_V, VR_5 },
	{ MTIA_P1V2_VDDHTX_PCIE, VR_POWER_FAULT_2_REG, BIT(4), true, VR_ASIC_P1V2_VDDHTX_PCIE_VOLT_V, VR_11 },
	{ MTIA_PLL_VDDA15_PCIE_MAX_CORE, VR_POWER_FAULT_2_REG, BIT(5), false, 0x00 },
	{ MTIA_P0V9_TRVDD_ZONEA, VR_POWER_FAULT_2_REG, BIT(6), true, VR_ASIC_P0V9_TRVDD_ZONEA_VOLT_V, VR_8},
	{ MTIA_P0V9_TRVDD_ZONEB, VR_POWER_FAULT_2_REG, BIT(7), true, VR_ASIC_P0V9_TRVDD_ZONEB_VOLT_V, VR_9 },

	{ MTIA_P0V75_PVDD_CH_S, VR_POWER_FAULT_3_REG, BIT(0), true, VR_ASIC_P0V75_PVDD_CH_S_VOLT_V, VR_4 },
	{ MTIA_P0V75_PVDD_CH_N, VR_POWER_FAULT_3_REG, BIT(1), true, VR_ASIC_P0V75_PVDD_CH_N_VOLT_V, VR_3 },
	{ MTIA_P1V1_VDDC_HBM1_HBM3_HBM5, VR_POWER_FAULT_3_REG, BIT(2), true, VR_ASIC_P1V1_VDDC_HBM1_HBM3_HBM5_VOLT_V, VR_10 },
	{ MTIA_P0V75_AVDD_HSCL, VR_POWER_FAULT_3_REG, BIT(3), false, 0x00 },
	{ MTIA_P1V1_VDDC_HBM0_HBM2_HBM4, VR_POWER_FAULT_3_REG, BIT(4), true, VR_ASIC_P1V1_VDDC_HBM0_HBM2_HBM4_VOLT_V, VR_7 },
	{ MTIA_P0V75_VDDC_CLKOBS, VR_POWER_FAULT_3_REG, BIT(5), false, 0x00 },
	{ MTIA_P0V4_VDDQL_HBM1_HBM3_HBM5, VR_POWER_FAULT_3_REG, BIT(6), true, VR_ASIC_P0V4_VDDQL_HBM1_HBM3_HBM5_VOLT_V, VR_9 },
	{ MTIA_P0V4_VDDQL_HBM0_HBM2_HBM4, VR_POWER_FAULT_3_REG, BIT(7), true, VR_ASIC_P0V4_VDDQL_HBM0_HBM2_HBM4_VOLT_V, VR_6 },

	{ MTIA_PLL_VDDA15_MAX_CORE_N, VR_POWER_FAULT_4_REG, BIT(0), false, 0x00 },
	{ MTIA_PVDD1P5_S, VR_POWER_FAULT_4_REG, BIT(1), false, 0x00 },
	{ MTIA_PVDD1P5_N, VR_POWER_FAULT_4_REG, BIT(2), false, 0x00 },
	{ MTIA_PVDD0P9_S, VR_POWER_FAULT_4_REG, BIT(3), false, 0x00 },
	{ MTIA_PVDD0P9_N, VR_POWER_FAULT_4_REG, BIT(4), false, 0x00 },
	{ MTIA_PLL_VDDA15_HBM0_HBM2_HBM4, VR_POWER_FAULT_4_REG, BIT(5), false, 0x00 },
	{ MTIA_PLL_VDDA15_HBM1_HBM3_HBM5, VR_POWER_FAULT_4_REG, BIT(6), false, 0x00 },
	{ MTIA_P0V85_PVDD, VR_POWER_FAULT_4_REG, BIT(7), true,VR_ASIC_P0V85_PVDD_VOLT_V, VR_2 },
	
	{ MTIA_P3V3_OSC, VR_POWER_FAULT_5_REG, BIT(1), false, 0x00 },
	{ MTIA_P5V, VR_POWER_FAULT_5_REG, BIT(2), false, 0x00 },
	{ MTIA_P3V3, VR_POWER_FAULT_5_REG, BIT(3), true,VR_P3V3_VOLT_V, VR_1 },
	{ MTIA_LDO_IN_1V8, VR_POWER_FAULT_5_REG, BIT(4), false, 0x00 },
	{ MTIA_LDO_IN_1V2, VR_POWER_FAULT_5_REG, BIT(5), false, 0x00 },
	{ MTIA_P0V8_VDDA_PCIE, VR_POWER_FAULT_5_REG, BIT(6), true, VR_ASIC_P0V8_VDDA_PCIE_VOLT_V, VR_11 },
	{ MTIA_PLL_VDDA15_MAX_CORE_S, VR_POWER_FAULT_5_REG, BIT(7), false, 0x00 },

	{ MTIA_FM_ASIC_0_THERMTRIP_N, TEMPERATURE_IC_OVERT_FAULT_2_REG, BIT(7), false, 0x00 },
	{ MTIA_FM_ATH_PLD_HBM3_CATTRIP_ALARM, ASIC_OC_WARN_2_REG, BIT(5), false, 0x00 },
};
// clang-format on

const vr_mapping_status vr_status_rail_list[] = {
	{ .index = VR_STAUS_E_STATUS_BYTE, .pmbus_reg = PMBUS_STATUS_BYTE },
	{ .index = VR_STAUS_E_STATUS_WORD, .pmbus_reg = PMBUS_STATUS_WORD },
	{ .index = VR_STAUS_E_STATUS_VOUT, .pmbus_reg = PMBUS_STATUS_VOUT },
	{ .index = VR_STAUS_E_STATUS_IOUT, .pmbus_reg = PMBUS_STATUS_IOUT },
	{ .index = VR_STAUS_E_STATUS_INPUT, .pmbus_reg = PMBUS_STATUS_INPUT },
	{ .index = VR_STAUS_E_STATUS_TEMPERATURE, .pmbus_reg = PMBUS_STATUS_TEMPERATURE },
	{ .index = VR_STAUS_E_STATUS_CML, .pmbus_reg = PMBUS_STATUS_CML },
};

void process_mtia_vr_power_fault_sel(aegis_cpld_info *cpld_info, uint8_t *current_cpld_value)
{
	CHECK_NULL_ARG(cpld_info);
	CHECK_NULL_ARG(current_cpld_value);

	uint8_t expected_val =
		ubc_enabled_delayed_status ? cpld_info->dc_on_defaut : cpld_info->dc_off_defaut;

	uint8_t current_fault = (*current_cpld_value ^ expected_val) & cpld_info->bit_check_mask;
	uint8_t status_changed_bit = current_fault ^ cpld_info->is_fault_bit_map;

	if (!status_changed_bit)
		return;

	for (int i = 0; i < ARRAY_SIZE(vr_fault_table); i++) {
		const vr_fault_info *vr = &vr_fault_table[i];

		if (vr->cpld_reg_offset != cpld_info->cpld_offset)
			continue;

		if (!(status_changed_bit & vr->cpld_reg_bit))
			continue;

		uint8_t bit_val = (*current_cpld_value & vr->cpld_reg_bit) ? 1 : 0;
		uint8_t expected_bit_val = (expected_val & vr->cpld_reg_bit) ? 1 : 0;

		// Determine event type: ASSERT / DEASSERT
		bool is_assert = (bit_val != expected_bit_val) && (bit_val == 1);

		LOG_DBG("VR[0x%02X] reg[0x%02X] bit[0x%02X] is %s ", vr->mtia_event_source,
			vr->cpld_reg_offset, vr->cpld_reg_bit, is_assert ? "ASSERT" : "DEASSERT");

		if (vr_fault_table[i].is_pmbus_vr == false) {
			// non-PMBus VR
			struct pldm_addsel_data sel_msg = { 0 };

			sel_msg.assert_type = is_assert ? LOG_ASSERT : LOG_DEASSERT;
			sel_msg.event_type = MTIA_FAULT;
			sel_msg.event_data_1 = vr_fault_table[i].mtia_event_source;

			if (PLDM_SUCCESS != send_event_log_to_bmc(sel_msg)) {
				LOG_ERR("Failed to send MTIA FAULT %s SEL, event data: 0x%x 0x%x 0x%x",
					is_assert ? "ASSERT" : "DEASSERT", sel_msg.event_data_1,
					sel_msg.event_data_2, sel_msg.event_data_3);
			} else {
				LOG_INF("Send MTIA FAULT %s SEL, event data: 0x%x 0x%x 0x%x",
					is_assert ? "ASSERT" : "DEASSERT", sel_msg.event_data_1,
					sel_msg.event_data_2, sel_msg.event_data_3);
			}
			continue;
		} else {
			set_plat_sensor_polling_enable_flag(false);
			// wait 10ms for vr monitor stop
			k_msleep(10);

			uint8_t vr_status_buf[7] = { 0xFF };
			uint8_t sensor_num = vr->sensor_id;
			uint8_t device_id = vr->vr_ubc_device_index;
			if (device_id == 0x00 || sensor_num == 0x00) {
				LOG_ERR("Invalid VR mapping: device_id=0x%x, sensor_num=0x%x",
					device_id, sensor_num);
				set_plat_sensor_polling_enable_flag(true);
				continue;
			}

			if (!vr_fault_get_error_data(sensor_num, device_id, vr_status_buf)) {
				LOG_ERR("Failed to get VR[0x%02X] status", vr->mtia_event_source);
				set_plat_sensor_polling_enable_flag(true);
				continue;
			}
			uint8_t vr_reg_list_len = ARRAY_SIZE(vr_status_rail_list);
			struct pldm_addsel_data sel_msg[vr_reg_list_len];
			memset(sel_msg, 0, sizeof(sel_msg));
			uint8_t sel_msg_idx = 0;

			for (int j = 0; j < vr_reg_list_len; j++) {
				uint8_t index = vr_status_rail_list[j].index;
				uint16_t vr_status = 0xFFFF;

				if (index == VR_STAUS_E_STATUS_WORD) {
					vr_status = (vr_status_buf[1] << 8) | vr_status_buf[0];
				} else {
					uint8_t offset =
						(index == VR_STAUS_E_STATUS_BYTE) ? 0 : index;
					vr_status = vr_status_buf[offset];
				}
				sel_msg[sel_msg_idx].assert_type =
					is_assert ? LOG_ASSERT : LOG_DEASSERT;
				sel_msg[sel_msg_idx].event_type = MTIA_FAULT;
				sel_msg[sel_msg_idx].event_data_1 = vr->mtia_event_source;
				sel_msg[sel_msg_idx].event_data_2 =
					(vr_status_rail_list[j].pmbus_reg == PMBUS_STATUS_WORD) ?
						(uint8_t)((vr_status >> 8) & 0xFF) :
						vr_status_rail_list[j].pmbus_reg;
				sel_msg[sel_msg_idx].event_data_3 = (uint8_t)(vr_status & 0xFF);
				sel_msg_idx++;
			}
			set_plat_sensor_polling_enable_flag(true);
			// Send SEL to BMC
			for (int k = 0; k < sel_msg_idx; k++) {
				if (PLDM_SUCCESS != send_event_log_to_bmc(sel_msg[k])) {
					LOG_ERR("Failed to send MTIA FAULT %s SEL, event data: 0x%x 0x%x 0x%x",
						is_assert ? "ASSERT" : "DEASSERT",
						sel_msg[k].event_data_1, sel_msg[k].event_data_2,
						sel_msg[k].event_data_3);
				} else {
					LOG_INF("Send MTIA FAULT %s SEL, event data: 0x%x 0x%x 0x%x",
						is_assert ? "ASSERT" : "DEASSERT",
						sel_msg[k].event_data_1, sel_msg[k].event_data_2,
						sel_msg[k].event_data_3);
				}
			}
			continue;
		}
	}
}

void check_cpld_handler()
{
	uint8_t data[4] = { 0 };
	uint32_t version = 0;
	if (!plat_i2c_read(I2C_BUS5, AEGIS_CPLD_ADDR, 0x44, data, 4)) {
		LOG_ERR("Failed to read cpld version from cpld");
	}
	version = (data[0] << 24) | (data[1] << 16) | (data[2] << 8) | data[3];
	LOG_DBG("The cpld version: %08x", version);

	worker_job job = { 0 };
	job.delay_ms = 5000;
	job.fn = check_cpld_handler;
	add_work(&job);
}

void init_cpld_polling(void)
{
	check_cpld_polling_alert_status();

	cpld_polling_tid =
		k_thread_create(&cpld_polling_thread, cpld_polling_stack,
				K_THREAD_STACK_SIZEOF(cpld_polling_stack), poll_cpld_registers,
				NULL, NULL, NULL, CONFIG_MAIN_THREAD_PRIORITY, 0,
				K_MSEC(1000)); /* Start accessing CPLD 2 seconds after BIC reboot 
                   (1-second thread start delay + 1-second CPLD_POLLING_INTERVAL_MS) 
                   to prevent DC status changes during BIC reboot */
	k_thread_name_set(&cpld_polling_thread, "cpld_polling_thread");

	k_timer_start(&init_ubc_delayed_timer, K_MSEC(1000), K_NO_WAIT);

	worker_job job = { 0 };
	job.delay_ms = 100;
	job.fn = check_cpld_handler;
	add_work(&job);
}
