<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file counter_impl1.ncd.
Design name: Counter
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Mon Jul 18 21:13:44 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            3801 items scored, 0 timing errors detected.
Report:  129.032MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            3801 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 12.250ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Destination[5]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/wUpper  (to ipClk_c +)

   Delay:               7.325ns  (21.2% logic, 78.8% route), 6 logic levels.

 Constraint Details:

      7.325ns physical path delay Packetiser/SLICE_238 to Streamer1/SLICE_229 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.425ns LSR_SET requirement (totaling 19.575ns) by 12.250ns

 Physical Path Details:

      Data path Packetiser/SLICE_238 to Streamer1/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C10B.CLK to     R16C10B.Q1 Packetiser/SLICE_238 (from ipClk_c)
ROUTE         2     1.238     R16C10B.Q1 to     R17C10D.A0 opRxStream.Destination_Q[5]
CTOF_DEL    ---     0.238     R17C10D.A0 to     R17C10D.F0 Control/SLICE_323
ROUTE         1     0.673     R17C10D.F0 to     R17C11B.C1 Control/State_srsts_i_i_a2_1_3[1]
CTOF_DEL    ---     0.238     R17C11B.C1 to     R17C11B.F1 Control/SLICE_272
ROUTE         3     0.569     R17C11B.F1 to     R17C11A.B0 N_619
CTOF_DEL    ---     0.238     R17C11A.B0 to     R17C11A.F0 SLICE_269
ROUTE         3     1.469     R17C11A.F0 to     R15C13D.A1 Streamer1/N_751
CTOF_DEL    ---     0.238     R15C13D.A1 to     R15C13D.F1 Streamer1/SLICE_268
ROUTE         1     0.568     R15C13D.F1 to     R15C13D.B0 Streamer1/N_245
CTOF_DEL    ---     0.238     R15C13D.B0 to     R15C13D.F0 Streamer1/SLICE_268
ROUTE         1     1.255     R15C13D.F0 to    R15C13C.LSR Streamer1/fb (to ipClk_c)
                  --------
                    7.325   (21.2% logic, 78.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     1.059       21.PADDI to    R16C10B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     1.059       21.PADDI to    R15C13C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.686ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Destination[1]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/wUpper  (to ipClk_c +)

   Delay:               6.889ns  (22.5% logic, 77.5% route), 6 logic levels.

 Constraint Details:

      6.889ns physical path delay Packetiser/SLICE_236 to Streamer1/SLICE_229 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.425ns LSR_SET requirement (totaling 19.575ns) by 12.686ns

 Physical Path Details:

      Data path Packetiser/SLICE_236 to Streamer1/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C10C.CLK to     R16C10C.Q1 Packetiser/SLICE_236 (from ipClk_c)
ROUTE         2     0.802     R16C10C.Q1 to     R17C10D.B0 opRxStream.Destination_Q[1]
CTOF_DEL    ---     0.238     R17C10D.B0 to     R17C10D.F0 Control/SLICE_323
ROUTE         1     0.673     R17C10D.F0 to     R17C11B.C1 Control/State_srsts_i_i_a2_1_3[1]
CTOF_DEL    ---     0.238     R17C11B.C1 to     R17C11B.F1 Control/SLICE_272
ROUTE         3     0.569     R17C11B.F1 to     R17C11A.B0 N_619
CTOF_DEL    ---     0.238     R17C11A.B0 to     R17C11A.F0 SLICE_269
ROUTE         3     1.469     R17C11A.F0 to     R15C13D.A1 Streamer1/N_751
CTOF_DEL    ---     0.238     R15C13D.A1 to     R15C13D.F1 Streamer1/SLICE_268
ROUTE         1     0.568     R15C13D.F1 to     R15C13D.B0 Streamer1/N_245
CTOF_DEL    ---     0.238     R15C13D.B0 to     R15C13D.F0 Streamer1/SLICE_268
ROUTE         1     1.255     R15C13D.F0 to    R15C13C.LSR Streamer1/fb (to ipClk_c)
                  --------
                    6.889   (22.5% logic, 77.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     1.059       21.PADDI to    R16C10C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     1.059       21.PADDI to    R15C13C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.814ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Destination[3]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/wUpper  (to ipClk_c +)

   Delay:               6.761ns  (23.0% logic, 77.0% route), 6 logic levels.

 Constraint Details:

      6.761ns physical path delay Packetiser/SLICE_237 to Streamer1/SLICE_229 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.425ns LSR_SET requirement (totaling 19.575ns) by 12.814ns

 Physical Path Details:

      Data path Packetiser/SLICE_237 to Streamer1/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R17C10B.CLK to     R17C10B.Q1 Packetiser/SLICE_237 (from ipClk_c)
ROUTE         2     0.674     R17C10B.Q1 to     R17C10D.C0 opRxStream.Destination_Q[3]
CTOF_DEL    ---     0.238     R17C10D.C0 to     R17C10D.F0 Control/SLICE_323
ROUTE         1     0.673     R17C10D.F0 to     R17C11B.C1 Control/State_srsts_i_i_a2_1_3[1]
CTOF_DEL    ---     0.238     R17C11B.C1 to     R17C11B.F1 Control/SLICE_272
ROUTE         3     0.569     R17C11B.F1 to     R17C11A.B0 N_619
CTOF_DEL    ---     0.238     R17C11A.B0 to     R17C11A.F0 SLICE_269
ROUTE         3     1.469     R17C11A.F0 to     R15C13D.A1 Streamer1/N_751
CTOF_DEL    ---     0.238     R15C13D.A1 to     R15C13D.F1 Streamer1/SLICE_268
ROUTE         1     0.568     R15C13D.F1 to     R15C13D.B0 Streamer1/N_245
CTOF_DEL    ---     0.238     R15C13D.B0 to     R15C13D.F0 Streamer1/SLICE_268
ROUTE         1     1.255     R15C13D.F0 to    R15C13C.LSR Streamer1/fb (to ipClk_c)
                  --------
                    6.761   (23.0% logic, 77.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     1.059       21.PADDI to    R17C10B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     1.059       21.PADDI to    R15C13C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.966ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Destination[2]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/wUpper  (to ipClk_c +)

   Delay:               6.609ns  (23.5% logic, 76.5% route), 6 logic levels.

 Constraint Details:

      6.609ns physical path delay Packetiser/SLICE_237 to Streamer1/SLICE_229 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.425ns LSR_SET requirement (totaling 19.575ns) by 12.966ns

 Physical Path Details:

      Data path Packetiser/SLICE_237 to Streamer1/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R17C10B.CLK to     R17C10B.Q0 Packetiser/SLICE_237 (from ipClk_c)
ROUTE         2     0.522     R17C10B.Q0 to     R17C10D.D0 opRxStream.Destination_Q[2]
CTOF_DEL    ---     0.238     R17C10D.D0 to     R17C10D.F0 Control/SLICE_323
ROUTE         1     0.673     R17C10D.F0 to     R17C11B.C1 Control/State_srsts_i_i_a2_1_3[1]
CTOF_DEL    ---     0.238     R17C11B.C1 to     R17C11B.F1 Control/SLICE_272
ROUTE         3     0.569     R17C11B.F1 to     R17C11A.B0 N_619
CTOF_DEL    ---     0.238     R17C11A.B0 to     R17C11A.F0 SLICE_269
ROUTE         3     1.469     R17C11A.F0 to     R15C13D.A1 Streamer1/N_751
CTOF_DEL    ---     0.238     R15C13D.A1 to     R15C13D.F1 Streamer1/SLICE_268
ROUTE         1     0.568     R15C13D.F1 to     R15C13D.B0 Streamer1/N_245
CTOF_DEL    ---     0.238     R15C13D.B0 to     R15C13D.F0 Streamer1/SLICE_268
ROUTE         1     1.255     R15C13D.F0 to    R15C13C.LSR Streamer1/fb (to ipClk_c)
                  --------
                    6.609   (23.5% logic, 76.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     1.059       21.PADDI to    R17C10B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     1.059       21.PADDI to    R15C13C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.071ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Valid  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/wUpper  (to ipClk_c +)

   Delay:               6.504ns  (20.2% logic, 79.8% route), 5 logic levels.

 Constraint Details:

      6.504ns physical path delay Packetiser/SLICE_245 to Streamer1/SLICE_229 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.425ns LSR_SET requirement (totaling 19.575ns) by 13.071ns

 Physical Path Details:

      Data path Packetiser/SLICE_245 to Streamer1/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R16C7B.CLK to      R16C7B.Q0 Packetiser/SLICE_245 (from ipClk_c)
ROUTE         9     1.280      R16C7B.Q0 to     R17C11A.D1 opRxStream.Valid_Q
CTOF_DEL    ---     0.238     R17C11A.D1 to     R17C11A.F1 SLICE_269
ROUTE         3     0.617     R17C11A.F1 to     R17C11A.C0 N_616
CTOF_DEL    ---     0.238     R17C11A.C0 to     R17C11A.F0 SLICE_269
ROUTE         3     1.469     R17C11A.F0 to     R15C13D.A1 Streamer1/N_751
CTOF_DEL    ---     0.238     R15C13D.A1 to     R15C13D.F1 Streamer1/SLICE_268
ROUTE         1     0.568     R15C13D.F1 to     R15C13D.B0 Streamer1/N_245
CTOF_DEL    ---     0.238     R15C13D.B0 to     R15C13D.F0 Streamer1/SLICE_268
ROUTE         1     1.255     R15C13D.F0 to    R15C13C.LSR Streamer1/fb (to ipClk_c)
                  --------
                    6.504   (20.2% logic, 79.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     1.059       21.PADDI to     R16C7B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     1.059       21.PADDI to    R15C13C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.099ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.SoP  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/wUpper  (to ipClk_c +)

   Delay:               6.476ns  (20.3% logic, 79.7% route), 5 logic levels.

 Constraint Details:

      6.476ns physical path delay Packetiser/SLICE_240 to Streamer1/SLICE_229 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.425ns LSR_SET requirement (totaling 19.575ns) by 13.099ns

 Physical Path Details:

      Data path Packetiser/SLICE_240 to Streamer1/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R15C7C.CLK to      R15C7C.Q0 Packetiser/SLICE_240 (from ipClk_c)
ROUTE         1     1.252      R15C7C.Q0 to     R17C11A.A1 opRxStream.SoP_Q
CTOF_DEL    ---     0.238     R17C11A.A1 to     R17C11A.F1 SLICE_269
ROUTE         3     0.617     R17C11A.F1 to     R17C11A.C0 N_616
CTOF_DEL    ---     0.238     R17C11A.C0 to     R17C11A.F0 SLICE_269
ROUTE         3     1.469     R17C11A.F0 to     R15C13D.A1 Streamer1/N_751
CTOF_DEL    ---     0.238     R15C13D.A1 to     R15C13D.F1 Streamer1/SLICE_268
ROUTE         1     0.568     R15C13D.F1 to     R15C13D.B0 Streamer1/N_245
CTOF_DEL    ---     0.238     R15C13D.B0 to     R15C13D.F0 Streamer1/SLICE_268
ROUTE         1     1.255     R15C13D.F0 to    R15C13C.LSR Streamer1/fb (to ipClk_c)
                  --------
                    6.476   (20.3% logic, 79.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     1.059       21.PADDI to     R15C7C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     1.059       21.PADDI to    R15C13C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.338ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/BitsSent[1]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser_UART_Inst_opTxio  (to ipClk_c +)

   Delay:               6.595ns  (19.9% logic, 80.1% route), 5 logic levels.

 Constraint Details:

      6.595ns physical path delay Packetiser/UART_Inst/SLICE_155 to opUART_Tx_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.204ns LSR_SET requirement (totaling 19.933ns) by 13.338ns

IOL_T28B attributes: FINE=FDEL0

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_155 to opUART_Tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R11C9C.CLK to      R11C9C.Q1 Packetiser/UART_Inst/SLICE_155 (from ipClk_c)
ROUTE         4     0.873      R11C9C.Q1 to      R11C9A.B0 Packetiser/UART_Inst/BitsSent[1]
CTOF_DEL    ---     0.238      R11C9A.B0 to      R11C9A.F0 Packetiser/UART_Inst/SLICE_292
ROUTE         1     0.448      R11C9A.F0 to      R11C9D.C1 Packetiser/UART_Inst/un1_ipReset_0_a2_0_1
CTOF_DEL    ---     0.238      R11C9D.C1 to      R11C9D.F1 Packetiser/UART_Inst/SLICE_279
ROUTE         2     0.674      R11C9D.F1 to      R12C9A.C1 Packetiser/UART_Inst/N_744
CTOF_DEL    ---     0.238      R12C9A.C1 to      R12C9A.F1 Packetiser/UART_Inst/SLICE_176
ROUTE         3     1.061      R12C9A.F1 to     R10C10D.B0 Packetiser/UART_Inst/N_415
CTOF_DEL    ---     0.238     R10C10D.B0 to     R10C10D.F0 Packetiser/UART_Inst/SLICE_278
ROUTE         1     2.224     R10C10D.F0 to   IOL_T28B.LSR N_123_i (to ipClk_c)
                  --------
                    6.595   (19.9% logic, 80.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     1.059       21.PADDI to     R11C9C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opUART_Tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     1.196       21.PADDI to   IOL_T28B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.494ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/RE  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/FIFOBLOCK/FF_27  (to ipClk_c +)

   Delay:               6.429ns  (31.6% logic, 68.4% route), 11 logic levels.

 Constraint Details:

      6.429ns physical path delay Streamer1/SLICE_221 to Streamer1/FIFOBLOCK/SLICE_219 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 13.494ns

 Physical Path Details:

      Data path Streamer1/SLICE_221 to Streamer1/FIFOBLOCK/SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R10C21C.CLK to     R10C21C.Q0 Streamer1/SLICE_221 (from ipClk_c)
ROUTE         4     1.072     R10C21C.Q0 to     R14C19C.D0 Streamer1/RE
CTOF_DEL    ---     0.238     R14C19C.D0 to     R14C19C.F0 Streamer1/FIFOBLOCK/SLICE_304
ROUTE         9     2.179     R14C19C.F0 to     R18C17B.A0 Streamer1/FIFOBLOCK/rden_i
C0TOFCO_DE  ---     0.550     R18C17B.A0 to    R18C17B.FCO Streamer1/FIFOBLOCK/SLICE_14
ROUTE         1     0.000    R18C17B.FCO to    R18C17C.FCI Streamer1/FIFOBLOCK/co0_1
FCITOFCO_D  ---     0.067    R18C17C.FCI to    R18C17C.FCO Streamer1/FIFOBLOCK/SLICE_50
ROUTE         1     0.000    R18C17C.FCO to    R18C18A.FCI Streamer1/FIFOBLOCK/co1_1
FCITOFCO_D  ---     0.067    R18C18A.FCI to    R18C18A.FCO Streamer1/FIFOBLOCK/SLICE_49
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI Streamer1/FIFOBLOCK/co2_1
FCITOFCO_D  ---     0.067    R18C18B.FCI to    R18C18B.FCO Streamer1/FIFOBLOCK/SLICE_48
ROUTE         1     0.000    R18C18B.FCO to    R18C18C.FCI Streamer1/FIFOBLOCK/co3_1
FCITOFCO_D  ---     0.067    R18C18C.FCI to    R18C18C.FCO Streamer1/FIFOBLOCK/SLICE_47
ROUTE         1     0.000    R18C18C.FCO to    R18C19A.FCI Streamer1/FIFOBLOCK/co4_1
FCITOFCO_D  ---     0.067    R18C19A.FCI to    R18C19A.FCO Streamer1/FIFOBLOCK/SLICE_46
ROUTE         1     0.000    R18C19A.FCO to    R18C19B.FCI Streamer1/FIFOBLOCK/co5_1
FCITOFCO_D  ---     0.067    R18C19B.FCI to    R18C19B.FCO Streamer1/FIFOBLOCK/SLICE_45
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI Streamer1/FIFOBLOCK/cmp_le_1_c
FCITOF0_DE  ---     0.240    R18C19C.FCI to     R18C19C.F0 Streamer1/FIFOBLOCK/SLICE_24
ROUTE         1     1.147     R18C19C.F0 to     R15C19B.B0 Streamer1/FIFOBLOCK/cmp_le_1
CTOF_DEL    ---     0.238     R15C19B.B0 to     R15C19B.F0 Streamer1/FIFOBLOCK/SLICE_219
ROUTE         1     0.000     R15C19B.F0 to    R15C19B.DI0 Streamer1/FIFOBLOCK/empty_d (to ipClk_c)
                  --------
                    6.429   (31.6% logic, 68.4% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_221:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     1.059       21.PADDI to    R10C21C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     1.059       21.PADDI to    R15C19B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.527ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Destination[7]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/wUpper  (to ipClk_c +)

   Delay:               6.048ns  (21.7% logic, 78.3% route), 5 logic levels.

 Constraint Details:

      6.048ns physical path delay Packetiser/SLICE_239 to Streamer1/SLICE_229 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.425ns LSR_SET requirement (totaling 19.575ns) by 13.527ns

 Physical Path Details:

      Data path Packetiser/SLICE_239 to Streamer1/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R17C10C.CLK to     R17C10C.Q1 Packetiser/SLICE_239 (from ipClk_c)
ROUTE         2     0.872     R17C10C.Q1 to     R17C11B.B1 opRxStream.Destination_Q[7]
CTOF_DEL    ---     0.238     R17C11B.B1 to     R17C11B.F1 Control/SLICE_272
ROUTE         3     0.569     R17C11B.F1 to     R17C11A.B0 N_619
CTOF_DEL    ---     0.238     R17C11A.B0 to     R17C11A.F0 SLICE_269
ROUTE         3     1.469     R17C11A.F0 to     R15C13D.A1 Streamer1/N_751
CTOF_DEL    ---     0.238     R15C13D.A1 to     R15C13D.F1 Streamer1/SLICE_268
ROUTE         1     0.568     R15C13D.F1 to     R15C13D.B0 Streamer1/N_245
CTOF_DEL    ---     0.238     R15C13D.B0 to     R15C13D.F0 Streamer1/SLICE_268
ROUTE         1     1.255     R15C13D.F0 to    R15C13C.LSR Streamer1/fb (to ipClk_c)
                  --------
                    6.048   (21.7% logic, 78.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     1.059       21.PADDI to    R17C10C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     1.059       21.PADDI to    R15C13C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.550ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/BitsSent[2]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser_UART_Inst_opTxio  (to ipClk_c +)

   Delay:               6.383ns  (20.6% logic, 79.4% route), 5 logic levels.

 Constraint Details:

      6.383ns physical path delay Packetiser/UART_Inst/SLICE_156 to opUART_Tx_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.204ns LSR_SET requirement (totaling 19.933ns) by 13.550ns

IOL_T28B attributes: FINE=FDEL0

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_156 to opUART_Tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R11C9B.CLK to      R11C9B.Q0 Packetiser/UART_Inst/SLICE_156 (from ipClk_c)
ROUTE         3     0.661      R11C9B.Q0 to      R11C9A.A0 Packetiser/UART_Inst/BitsSent[2]
CTOF_DEL    ---     0.238      R11C9A.A0 to      R11C9A.F0 Packetiser/UART_Inst/SLICE_292
ROUTE         1     0.448      R11C9A.F0 to      R11C9D.C1 Packetiser/UART_Inst/un1_ipReset_0_a2_0_1
CTOF_DEL    ---     0.238      R11C9D.C1 to      R11C9D.F1 Packetiser/UART_Inst/SLICE_279
ROUTE         2     0.674      R11C9D.F1 to      R12C9A.C1 Packetiser/UART_Inst/N_744
CTOF_DEL    ---     0.238      R12C9A.C1 to      R12C9A.F1 Packetiser/UART_Inst/SLICE_176
ROUTE         3     1.061      R12C9A.F1 to     R10C10D.B0 Packetiser/UART_Inst/N_415
CTOF_DEL    ---     0.238     R10C10D.B0 to     R10C10D.F0 Packetiser/UART_Inst/SLICE_278
ROUTE         1     2.224     R10C10D.F0 to   IOL_T28B.LSR N_123_i (to ipClk_c)
                  --------
                    6.383   (20.6% logic, 79.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     1.059       21.PADDI to     R11C9B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opUART_Tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     1.196       21.PADDI to   IOL_T28B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.

Report:  129.032MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  129.032 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 231
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3801 paths, 1 nets, and 2057 connections (90.58% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Mon Jul 18 21:13:45 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            3801 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            3801 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_22  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.272ns  (44.1% logic, 55.9% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay Streamer1/FIFOBLOCK/SLICE_29 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.141ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_29 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C17C.CLK to     R14C17C.Q1 Streamer1/FIFOBLOCK/SLICE_29 (from ipClk_c)
ROUTE         3     0.152     R14C17C.Q1 to *R_R13C17.ADA5 Streamer1/FIFOBLOCK/wcount_3 (to ipClk_c)
                  --------
                    0.272   (44.1% logic, 55.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     0.300       21.PADDI to    R14C17C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_20  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.273ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      0.273ns physical path delay Streamer1/FIFOBLOCK/SLICE_30 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.142ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_30 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C18A.CLK to     R14C18A.Q1 Streamer1/FIFOBLOCK/SLICE_30 (from ipClk_c)
ROUTE         3     0.153     R14C18A.Q1 to *R_R13C17.ADA7 Streamer1/FIFOBLOCK/wcount_5 (to ipClk_c)
                  --------
                    0.273   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     0.300       21.PADDI to    R14C18A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_23  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.273ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      0.273ns physical path delay Streamer1/FIFOBLOCK/SLICE_29 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.142ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_29 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C17C.CLK to     R14C17C.Q0 Streamer1/FIFOBLOCK/SLICE_29 (from ipClk_c)
ROUTE         3     0.153     R14C17C.Q0 to *R_R13C17.ADA4 Streamer1/FIFOBLOCK/wcount_2 (to ipClk_c)
                  --------
                    0.273   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     0.300       21.PADDI to    R14C17C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.145ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_21  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.276ns  (43.5% logic, 56.5% route), 1 logic levels.

 Constraint Details:

      0.276ns physical path delay Streamer1/FIFOBLOCK/SLICE_30 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.145ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_30 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C18A.CLK to     R14C18A.Q0 Streamer1/FIFOBLOCK/SLICE_30 (from ipClk_c)
ROUTE         3     0.156     R14C18A.Q0 to *R_R13C17.ADA6 Streamer1/FIFOBLOCK/wcount_4 (to ipClk_c)
                  --------
                    0.276   (43.5% logic, 56.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     0.300       21.PADDI to    R14C18A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.148ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_19  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.279ns  (43.0% logic, 57.0% route), 1 logic levels.

 Constraint Details:

      0.279ns physical path delay Streamer1/FIFOBLOCK/SLICE_31 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.148ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_31 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C18B.CLK to     R14C18B.Q0 Streamer1/FIFOBLOCK/SLICE_31 (from ipClk_c)
ROUTE         3     0.159     R14C18B.Q0 to *R_R13C17.ADA8 Streamer1/FIFOBLOCK/wcount_6 (to ipClk_c)
                  --------
                    0.279   (43.0% logic, 57.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     0.300       21.PADDI to    R14C18B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.148ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_15  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.279ns  (43.0% logic, 57.0% route), 1 logic levels.

 Constraint Details:

      0.279ns physical path delay Streamer1/FIFOBLOCK/SLICE_33 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.148ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_33 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C19A.CLK to     R14C19A.Q0 Streamer1/FIFOBLOCK/SLICE_33 (from ipClk_c)
ROUTE         3     0.159     R14C19A.Q0 to *_R13C17.ADA12 Streamer1/FIFOBLOCK/wcount_10 (to ipClk_c)
                  --------
                    0.279   (43.0% logic, 57.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     0.300       21.PADDI to    R14C19A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.148ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_14  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.279ns  (43.0% logic, 57.0% route), 1 logic levels.

 Constraint Details:

      0.279ns physical path delay Streamer1/FIFOBLOCK/SLICE_33 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.148ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_33 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C19A.CLK to     R14C19A.Q1 Streamer1/FIFOBLOCK/SLICE_33 (from ipClk_c)
ROUTE         3     0.159     R14C19A.Q1 to *_R13C17.ADA13 Streamer1/FIFOBLOCK/wcount_11 (to ipClk_c)
                  --------
                    0.279   (43.0% logic, 57.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     0.300       21.PADDI to    R14C19A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[6]  (from ipClk_c +)
   Destination:    FF         Data in        Register/opWrRegisters.LEDs[6]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_234 to Register/SLICE_217 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_234 to Register/SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R20C14C.CLK to     R20C14C.Q0 Control/SLICE_234 (from ipClk_c)
ROUTE         1     0.041     R20C14C.Q0 to     R20C14B.M0 WrData[6] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_234:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     0.300       21.PADDI to    R20C14C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Register/SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     0.300       21.PADDI to    R20C14B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[22]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[14]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_128 to Control/SLICE_124 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_128 to Control/SLICE_124:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C14C.CLK to     R18C14C.Q0 Control/SLICE_128 (from ipClk_c)
ROUTE         1     0.041     R18C14C.Q0 to     R18C14B.M0 Control/opWrData[22] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     0.300       21.PADDI to    R18C14C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_124:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     0.300       21.PADDI to    R18C14B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[0]  (from ipClk_c +)
   Destination:    FF         Data in        Register/opWrRegisters.LEDs[0]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_231 to Register/SLICE_214 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_231 to Register/SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R21C14B.CLK to     R21C14B.Q0 Control/SLICE_231 (from ipClk_c)
ROUTE         1     0.041     R21C14B.Q0 to     R21C14A.M0 WrData[0] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     0.300       21.PADDI to    R21C14B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Register/SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       231     0.300       21.PADDI to    R21C14A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 231
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3801 paths, 1 nets, and 2057 connections (90.58% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
