<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>I:\RISCY_primer25k\impl\gwsynthesis\RISCY.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>I:\RISCY_primer25k\src\tangnano9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>I:\RISCY_primer25k\src\Tang_nano_9K_LCD.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Nov 24 16:32:53 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>22692</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>11967</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>594</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>74</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>3</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.000
<td>0.000</td>
<td>2.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>4</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">36.064(MHz)</td>
<td>22</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>12.000(MHz)</td>
<td>103.758(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">37.586(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-2605.955</td>
<td>489</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-90.110</td>
<td>18</td>
</tr>
<tr>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-7.728</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
<td>ppu_inst/fifo_data/fifo_sc_inst/gowin_add_SDPB_mem_mem_0_0_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.012</td>
<td>27.632</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-7.723</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.021</td>
<td>27.680</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-7.715</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.005</td>
<td>27.646</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-7.711</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
<td>flashController/flash_data_in_25_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.030</td>
<td>27.370</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-7.702</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.028</td>
<td>27.666</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-7.699</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.031</td>
<td>27.666</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-7.697</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
<td>usb/temp_data_out_21_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>27.371</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-7.697</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.007</td>
<td>27.626</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-7.688</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>mem/data_mem_1_data_mem_1_0_0_s0/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.027</td>
<td>27.631</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-7.685</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
<td>usb/temp_data_out_16_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.027</td>
<td>27.346</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-7.670</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
<td>usb/temp_data_out_24_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.031</td>
<td>27.390</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-7.670</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
<td>usb/temp_data_out_29_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.031</td>
<td>27.390</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-7.666</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.027</td>
<td>27.575</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-7.664</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.021</td>
<td>27.621</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-7.653</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
<td>mem/data_out_27_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.024</td>
<td>27.318</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-7.640</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.009</td>
<td>27.586</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-7.635</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
<td>usb/data_out_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.010</td>
<td>27.334</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-7.635</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
<td>usb/data_out_12_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.010</td>
<td>27.334</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-7.635</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
<td>usb/data_out_13_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.010</td>
<td>27.334</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-7.635</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
<td>usb/data_out_15_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.010</td>
<td>27.334</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-7.635</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
<td>usb/data_out_24_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.010</td>
<td>27.334</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-7.635</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
<td>usb/data_out_25_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.010</td>
<td>27.334</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-7.635</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
<td>usb/data_out_26_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.010</td>
<td>27.334</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-7.635</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
<td>usb/data_out_29_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.010</td>
<td>27.334</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-7.626</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
<td>usb/data_out_22_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.014</td>
<td>27.329</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.205</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_19_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.329</td>
<td>1.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.205</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_20_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.329</td>
<td>1.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.205</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_21_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.329</td>
<td>1.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.205</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_22_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.329</td>
<td>1.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.205</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_23_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.329</td>
<td>1.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.202</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/ukprdyd_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.334</td>
<td>1.099</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.202</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/ukprdy_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.333</td>
<td>1.097</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.202</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/dpi_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.340</td>
<td>1.104</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.201</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_0_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.325</td>
<td>1.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.201</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_1_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.325</td>
<td>1.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.201</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_2_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.325</td>
<td>1.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.201</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_3_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.325</td>
<td>1.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.201</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_4_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.325</td>
<td>1.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.201</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_5_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.325</td>
<td>1.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.201</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_6_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.325</td>
<td>1.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.201</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_13_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.325</td>
<td>1.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.201</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_14_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.325</td>
<td>1.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.201</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_15_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.325</td>
<td>1.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.201</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_16_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.325</td>
<td>1.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.201</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_17_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.325</td>
<td>1.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.201</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_18_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.325</td>
<td>1.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.198</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/save_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.327</td>
<td>1.095</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.197</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_7_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.321</td>
<td>1.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.197</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_8_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.321</td>
<td>1.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.197</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_9_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.321</td>
<td>1.090</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.035</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.000</td>
<td>-0.053</td>
<td>4.902</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.029</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.000</td>
<td>-0.053</td>
<td>4.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.994</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.000</td>
<td>-0.053</td>
<td>4.861</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.037</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.053</td>
<td>4.902</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.031</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.053</td>
<td>4.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.996</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.053</td>
<td>4.861</td>
</tr>
<tr>
<td>7</td>
<td>1.789</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/cond_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.279</td>
<td>2.441</td>
</tr>
<tr>
<td>8</td>
<td>1.793</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.287</td>
<td>2.445</td>
</tr>
<tr>
<td>9</td>
<td>1.793</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.285</td>
<td>2.443</td>
</tr>
<tr>
<td>10</td>
<td>1.793</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.285</td>
<td>2.443</td>
</tr>
<tr>
<td>11</td>
<td>1.793</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.285</td>
<td>2.443</td>
</tr>
<tr>
<td>12</td>
<td>1.793</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_8_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.287</td>
<td>2.445</td>
</tr>
<tr>
<td>13</td>
<td>1.793</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_9_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.285</td>
<td>2.443</td>
</tr>
<tr>
<td>14</td>
<td>1.795</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_4_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.317</td>
<td>2.473</td>
</tr>
<tr>
<td>15</td>
<td>1.795</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_6_s6/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.317</td>
<td>2.473</td>
</tr>
<tr>
<td>16</td>
<td>1.795</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.317</td>
<td>2.473</td>
</tr>
<tr>
<td>17</td>
<td>1.798</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/nak_s1/PRESET</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.288</td>
<td>2.441</td>
</tr>
<tr>
<td>18</td>
<td>1.798</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.288</td>
<td>2.441</td>
</tr>
<tr>
<td>19</td>
<td>1.798</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/mbit_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.276</td>
<td>2.429</td>
</tr>
<tr>
<td>20</td>
<td>1.798</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.276</td>
<td>2.429</td>
</tr>
<tr>
<td>21</td>
<td>1.798</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.276</td>
<td>2.429</td>
</tr>
<tr>
<td>22</td>
<td>1.798</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.276</td>
<td>2.429</td>
</tr>
<tr>
<td>23</td>
<td>14.951</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.035</td>
<td>4.861</td>
</tr>
<tr>
<td>24</td>
<td>14.954</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.003</td>
<td>4.896</td>
</tr>
<tr>
<td>25</td>
<td>14.962</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.017</td>
<td>4.902</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.221</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/ug_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.305</td>
<td>1.066</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.221</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.305</td>
<td>1.066</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.214</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_0_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.329</td>
<td>1.097</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.214</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_1_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.329</td>
<td>1.097</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.214</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_3_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.330</td>
<td>1.099</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.214</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/inst_ready_s4/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.327</td>
<td>1.095</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.214</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/connected_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.327</td>
<td>1.095</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.214</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.329</td>
<td>1.097</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.212</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.308</td>
<td>1.078</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.212</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.308</td>
<td>1.078</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.211</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.309</td>
<td>1.081</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.211</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.309</td>
<td>1.081</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.211</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.309</td>
<td>1.081</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.211</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.309</td>
<td>1.081</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.210</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_4_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.325</td>
<td>1.097</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.210</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_6_s6/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.325</td>
<td>1.097</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.210</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.325</td>
<td>1.097</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.208</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/nak_s1/PRESET</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.304</td>
<td>1.078</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.208</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/mbit_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.296</td>
<td>1.070</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.208</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.296</td>
<td>1.070</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.208</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.296</td>
<td>1.070</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.208</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.296</td>
<td>1.070</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.208</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.304</td>
<td>1.078</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.207</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.304</td>
<td>1.079</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.207</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.304</td>
<td>1.079</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mem/data_mem_1_data_mem_1_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mem/data_mem_2_data_mem_2_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>programMemory_inst/BRAM_2/dpb_inst_0</td>
</tr>
<tr>
<td>4</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ppu_inst/attributes_Buffer/dpx9b_inst_0</td>
</tr>
<tr>
<td>5</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>programMemory_inst/BRAM_3/dpb_inst_0</td>
</tr>
<tr>
<td>6</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ppu_inst/fifo_data/fifo_sc_inst/gowin_add_SDPB_mem_mem_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>7.757</td>
<td>8.757</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ppu_inst/fifo_data/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>7.757</td>
<td>8.757</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ppu_inst/fifo_address/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>7.757</td>
<td>8.757</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ppu_inst/text_Buffer/dpx9b_inst_0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/fifo_data/fifo_sc_inst/gowin_add_SDPB_mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
</tr>
<tr>
<td>5.135</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/I0</td>
</tr>
<tr>
<td>5.691</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>cpu_1/n2122_s5/I0</td>
</tr>
<tr>
<td>8.051</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s5/F</td>
</tr>
<tr>
<td>10.350</td>
<td>2.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td>cpu_1/ALUInB_2_s4/I3</td>
</tr>
<tr>
<td>10.613</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s4/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td>cpu_1/ALUInB_2_s2/I2</td>
</tr>
<tr>
<td>11.012</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s2/F</td>
</tr>
<tr>
<td>12.491</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>106</td>
<td>R6C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>14.150</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>14.642</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>14.642</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>14.693</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.743</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.793</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.793</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.843</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.893</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.893</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.943</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.993</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>15.043</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>15.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>15.093</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>15.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>15.143</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>15.143</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>15.193</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>15.193</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>15.243</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.243</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.293</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.293</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.343</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.393</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.393</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.443</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.443</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.493</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.493</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.543</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.593</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.593</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.643</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.743</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.793</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.793</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.843</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.893</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.893</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.943</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.993</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C59[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>16.236</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C59[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>17.039</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[2][A]</td>
<td>cpu_1/n2024_s19/I2</td>
</tr>
<tr>
<td>17.301</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s19/F</td>
</tr>
<tr>
<td>17.439</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[2][B]</td>
<td>cpu_1/n2024_s12/I3</td>
</tr>
<tr>
<td>17.701</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C54[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s12/F</td>
</tr>
<tr>
<td>17.704</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[3][A]</td>
<td>cpu_1/n2024_s8/I3</td>
</tr>
<tr>
<td>18.201</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C54[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s8/F</td>
</tr>
<tr>
<td>18.204</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[3][B]</td>
<td>cpu_1/n2024_s4/I2</td>
</tr>
<tr>
<td>18.619</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C54[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s4/F</td>
</tr>
<tr>
<td>20.240</td>
<td>1.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[3][B]</td>
<td>programMemory_inst/wen0_s12/I0</td>
</tr>
<tr>
<td>20.505</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R27C49[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>22.010</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[3][A]</td>
<td>flashController/n7_s14/I1</td>
</tr>
<tr>
<td>22.275</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R30C45[3][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s14/F</td>
</tr>
<tr>
<td>23.206</td>
<td>0.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][B]</td>
<td>bu/btn_ren_Z_s12/I3</td>
</tr>
<tr>
<td>23.469</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R30C50[0][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s12/F</td>
</tr>
<tr>
<td>26.033</td>
<td>2.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[3][A]</td>
<td>ppu_inst/n33525_s2/I2</td>
</tr>
<tr>
<td>26.298</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R18C29[3][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n33525_s2/F</td>
</tr>
<tr>
<td>27.464</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[3][B]</td>
<td>ppu_inst/n33454_s2/I3</td>
</tr>
<tr>
<td>27.729</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R21C22[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33454_s2/F</td>
</tr>
<tr>
<td>28.863</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[1][A]</td>
<td>ppu_inst/fifo_data/fifo_sc_inst/n7_s1/I1</td>
</tr>
<tr>
<td>29.125</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C25[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/fifo_data/fifo_sc_inst/n7_s1/F</td>
</tr>
<tr>
<td>30.259</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">ppu_inst/fifo_data/fifo_sc_inst/gowin_add_SDPB_mem_mem_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>ppu_inst/fifo_data/fifo_sc_inst/gowin_add_SDPB_mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>22.530</td>
<td>-0.084</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>ppu_inst/fifo_data/fifo_sc_inst/gowin_add_SDPB_mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.767, 24.491%; route: 20.482, 74.125%; tC2Q: 0.382, 1.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.584</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
</tr>
<tr>
<td>5.135</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/I0</td>
</tr>
<tr>
<td>5.691</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>cpu_1/n2122_s5/I0</td>
</tr>
<tr>
<td>8.051</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s5/F</td>
</tr>
<tr>
<td>10.350</td>
<td>2.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td>cpu_1/ALUInB_2_s4/I3</td>
</tr>
<tr>
<td>10.613</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s4/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td>cpu_1/ALUInB_2_s2/I2</td>
</tr>
<tr>
<td>11.012</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s2/F</td>
</tr>
<tr>
<td>12.491</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>106</td>
<td>R6C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>14.150</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>14.642</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>14.642</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>14.693</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.743</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.793</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.793</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.843</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.893</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.893</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.943</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.993</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>15.043</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>15.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>15.093</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>15.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>15.143</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>15.143</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>15.193</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>15.193</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>15.243</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.243</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.293</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.293</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.343</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.393</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.393</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.443</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.443</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.493</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.493</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.543</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.593</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.593</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.643</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.743</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.793</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.793</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.843</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.893</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.893</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.943</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.993</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C59[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>16.236</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C59[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>17.039</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[2][A]</td>
<td>cpu_1/n2024_s19/I2</td>
</tr>
<tr>
<td>17.301</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s19/F</td>
</tr>
<tr>
<td>17.439</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[2][B]</td>
<td>cpu_1/n2024_s12/I3</td>
</tr>
<tr>
<td>17.701</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C54[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s12/F</td>
</tr>
<tr>
<td>17.704</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[3][A]</td>
<td>cpu_1/n2024_s8/I3</td>
</tr>
<tr>
<td>18.201</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C54[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s8/F</td>
</tr>
<tr>
<td>18.204</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[3][B]</td>
<td>cpu_1/n2024_s4/I2</td>
</tr>
<tr>
<td>18.619</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C54[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s4/F</td>
</tr>
<tr>
<td>20.240</td>
<td>1.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[3][B]</td>
<td>programMemory_inst/wen0_s12/I0</td>
</tr>
<tr>
<td>20.505</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R27C49[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>22.010</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[3][A]</td>
<td>flashController/n7_s14/I1</td>
</tr>
<tr>
<td>22.275</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R30C45[3][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s14/F</td>
</tr>
<tr>
<td>23.206</td>
<td>0.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][B]</td>
<td>bu/btn_ren_Z_s12/I3</td>
</tr>
<tr>
<td>23.469</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R30C50[0][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s12/F</td>
</tr>
<tr>
<td>24.110</td>
<td>0.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[1][B]</td>
<td>bu/data_out_24_s10/I1</td>
</tr>
<tr>
<td>24.626</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R29C47[1][B]</td>
<td style=" background: #97FFFF;">bu/data_out_24_s10/F</td>
</tr>
<tr>
<td>24.984</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[3][A]</td>
<td>bu/data_out_24_s8/I3</td>
</tr>
<tr>
<td>25.399</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>R30C48[3][A]</td>
<td style=" background: #97FFFF;">bu/data_out_24_s8/F</td>
</tr>
<tr>
<td>29.360</td>
<td>3.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[0][A]</td>
<td>bu/data_read_1_s3/I3</td>
</tr>
<tr>
<td>29.623</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C45[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_1_s3/F</td>
</tr>
<tr>
<td>29.780</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45[0][A]</td>
<td>bu/data_read_1_s/I3</td>
</tr>
<tr>
<td>30.306</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C45[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_1_s/F</td>
</tr>
<tr>
<td>30.306</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.647</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_1_s0/CLK</td>
</tr>
<tr>
<td>22.584</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C45[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.695, 27.800%; route: 19.602, 70.818%; tC2Q: 0.382, 1.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.779%; route: 1.965, 74.221%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
</tr>
<tr>
<td>5.135</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/I0</td>
</tr>
<tr>
<td>5.691</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>cpu_1/n2122_s5/I0</td>
</tr>
<tr>
<td>8.051</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s5/F</td>
</tr>
<tr>
<td>10.350</td>
<td>2.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td>cpu_1/ALUInB_2_s4/I3</td>
</tr>
<tr>
<td>10.613</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s4/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td>cpu_1/ALUInB_2_s2/I2</td>
</tr>
<tr>
<td>11.012</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s2/F</td>
</tr>
<tr>
<td>12.491</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>106</td>
<td>R6C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>14.150</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>14.642</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>14.642</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>14.693</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.743</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.793</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.793</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.843</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.893</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.893</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.943</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.993</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>15.043</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>15.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>15.093</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>15.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>15.143</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>15.143</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>15.193</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>15.193</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>15.243</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.243</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.293</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.293</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.343</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.393</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.393</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.443</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.443</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.493</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.493</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.543</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.593</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.593</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.643</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.743</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.793</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.793</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.843</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.893</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.893</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.943</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.993</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C59[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>16.236</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C59[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>17.039</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[2][A]</td>
<td>cpu_1/n2024_s19/I2</td>
</tr>
<tr>
<td>17.301</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s19/F</td>
</tr>
<tr>
<td>17.439</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[2][B]</td>
<td>cpu_1/n2024_s12/I3</td>
</tr>
<tr>
<td>17.701</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C54[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s12/F</td>
</tr>
<tr>
<td>17.704</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[3][A]</td>
<td>cpu_1/n2024_s8/I3</td>
</tr>
<tr>
<td>18.201</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C54[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s8/F</td>
</tr>
<tr>
<td>18.204</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[3][B]</td>
<td>cpu_1/n2024_s4/I2</td>
</tr>
<tr>
<td>18.619</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C54[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s4/F</td>
</tr>
<tr>
<td>20.240</td>
<td>1.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[3][B]</td>
<td>programMemory_inst/wen0_s12/I0</td>
</tr>
<tr>
<td>20.505</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R27C49[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>22.010</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[3][A]</td>
<td>flashController/n7_s14/I1</td>
</tr>
<tr>
<td>22.275</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R30C45[3][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s14/F</td>
</tr>
<tr>
<td>23.206</td>
<td>0.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][B]</td>
<td>bu/btn_ren_Z_s12/I3</td>
</tr>
<tr>
<td>23.469</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R30C50[0][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s12/F</td>
</tr>
<tr>
<td>24.110</td>
<td>0.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[1][B]</td>
<td>bu/data_out_24_s10/I1</td>
</tr>
<tr>
<td>24.626</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R29C47[1][B]</td>
<td style=" background: #97FFFF;">bu/data_out_24_s10/F</td>
</tr>
<tr>
<td>24.984</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[3][A]</td>
<td>bu/data_out_24_s8/I3</td>
</tr>
<tr>
<td>25.399</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>R30C48[3][A]</td>
<td style=" background: #97FFFF;">bu/data_out_24_s8/F</td>
</tr>
<tr>
<td>29.119</td>
<td>3.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>bu/data_read_14_s3/I3</td>
</tr>
<tr>
<td>29.645</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_14_s3/F</td>
</tr>
<tr>
<td>30.010</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td>bu/data_read_14_s/I3</td>
</tr>
<tr>
<td>30.273</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_14_s/F</td>
</tr>
<tr>
<td>30.273</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_14_s0/CLK</td>
</tr>
<tr>
<td>22.558</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C29[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.695, 27.834%; route: 19.569, 70.783%; tC2Q: 0.382, 1.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/flash_data_in_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
</tr>
<tr>
<td>5.135</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/I0</td>
</tr>
<tr>
<td>5.691</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>cpu_1/n2122_s5/I0</td>
</tr>
<tr>
<td>8.051</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s5/F</td>
</tr>
<tr>
<td>10.350</td>
<td>2.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td>cpu_1/ALUInB_2_s4/I3</td>
</tr>
<tr>
<td>10.613</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s4/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td>cpu_1/ALUInB_2_s2/I2</td>
</tr>
<tr>
<td>11.012</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s2/F</td>
</tr>
<tr>
<td>12.491</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>106</td>
<td>R6C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>14.150</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>14.642</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>14.642</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>14.693</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.743</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.039</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/SUM</td>
</tr>
<tr>
<td>15.686</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[3][A]</td>
<td>cpu_1/data_addr_Z_4_s36/I2</td>
</tr>
<tr>
<td>16.208</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C57[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s36/F</td>
</tr>
<tr>
<td>17.076</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C57[2][A]</td>
<td>cpu_1/data_addr_Z_4_s23/I3</td>
</tr>
<tr>
<td>17.538</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C57[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s23/F</td>
</tr>
<tr>
<td>17.540</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C57[2][B]</td>
<td>cpu_1/data_addr_Z_4_s16/I3</td>
</tr>
<tr>
<td>18.001</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C57[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s16/F</td>
</tr>
<tr>
<td>18.649</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td>cpu_1/data_addr_Z_4_s15/I0</td>
</tr>
<tr>
<td>19.146</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R9C49[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s15/F</td>
</tr>
<tr>
<td>22.733</td>
<td>3.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[3][B]</td>
<td>bu/btn_ren_Z_s4/I3</td>
</tr>
<tr>
<td>23.023</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C46[3][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s4/F</td>
</tr>
<tr>
<td>23.368</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][B]</td>
<td>flashController/n1303_s2/I2</td>
</tr>
<tr>
<td>23.829</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R31C45[1][B]</td>
<td style=" background: #97FFFF;">flashController/n1303_s2/F</td>
</tr>
<tr>
<td>24.221</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C45[0][B]</td>
<td>flashController/n1303_s3/I3</td>
</tr>
<tr>
<td>24.683</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R34C45[0][B]</td>
<td style=" background: #97FFFF;">flashController/n1303_s3/F</td>
</tr>
<tr>
<td>26.963</td>
<td>2.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[1][A]</td>
<td>flashController/n1303_s0/I1</td>
</tr>
<tr>
<td>27.424</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R32C29[1][A]</td>
<td style=" background: #97FFFF;">flashController/n1303_s0/F</td>
</tr>
<tr>
<td>29.996</td>
<td>2.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[1][B]</td>
<td style=" font-weight:bold;">flashController/flash_data_in_25_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.596</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[1][B]</td>
<td>flashController/flash_data_in_25_s0/CLK</td>
</tr>
<tr>
<td>22.285</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C44[1][B]</td>
<td>flashController/flash_data_in_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.162, 22.516%; route: 20.825, 76.087%; tC2Q: 0.382, 1.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.288%; route: 1.914, 73.712%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
</tr>
<tr>
<td>5.135</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/I0</td>
</tr>
<tr>
<td>5.691</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>cpu_1/n2122_s5/I0</td>
</tr>
<tr>
<td>8.051</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s5/F</td>
</tr>
<tr>
<td>10.350</td>
<td>2.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td>cpu_1/ALUInB_2_s4/I3</td>
</tr>
<tr>
<td>10.613</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s4/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td>cpu_1/ALUInB_2_s2/I2</td>
</tr>
<tr>
<td>11.012</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s2/F</td>
</tr>
<tr>
<td>12.491</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>106</td>
<td>R6C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>14.150</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>14.642</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>14.642</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>14.693</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.743</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.793</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.793</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.843</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.893</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.893</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.943</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.993</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>15.043</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>15.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>15.093</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>15.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>15.143</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>15.143</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>15.193</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>15.193</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>15.243</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.243</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.293</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.293</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.343</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.393</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.393</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.443</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.443</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.493</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.493</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.543</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.593</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.593</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.643</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.743</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.793</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.793</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.843</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.893</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.893</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.943</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.993</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C59[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>16.236</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C59[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>17.039</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[2][A]</td>
<td>cpu_1/n2024_s19/I2</td>
</tr>
<tr>
<td>17.301</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s19/F</td>
</tr>
<tr>
<td>17.439</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[2][B]</td>
<td>cpu_1/n2024_s12/I3</td>
</tr>
<tr>
<td>17.701</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C54[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s12/F</td>
</tr>
<tr>
<td>17.704</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[3][A]</td>
<td>cpu_1/n2024_s8/I3</td>
</tr>
<tr>
<td>18.201</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C54[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s8/F</td>
</tr>
<tr>
<td>18.204</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[3][B]</td>
<td>cpu_1/n2024_s4/I2</td>
</tr>
<tr>
<td>18.619</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C54[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s4/F</td>
</tr>
<tr>
<td>20.240</td>
<td>1.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[3][B]</td>
<td>programMemory_inst/wen0_s12/I0</td>
</tr>
<tr>
<td>20.505</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R27C49[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>22.010</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[3][A]</td>
<td>flashController/n7_s14/I1</td>
</tr>
<tr>
<td>22.275</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R30C45[3][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s14/F</td>
</tr>
<tr>
<td>23.206</td>
<td>0.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][B]</td>
<td>bu/btn_ren_Z_s12/I3</td>
</tr>
<tr>
<td>23.469</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R30C50[0][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s12/F</td>
</tr>
<tr>
<td>29.248</td>
<td>5.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[0][B]</td>
<td>bu/data_read_21_s7/I2</td>
</tr>
<tr>
<td>29.774</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C46[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_21_s7/F</td>
</tr>
<tr>
<td>29.776</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td>bu/data_read_21_s/I2</td>
</tr>
<tr>
<td>30.293</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_21_s/F</td>
</tr>
<tr>
<td>30.293</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_21_s0/CLK</td>
</tr>
<tr>
<td>22.591</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C46[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.017, 25.365%; route: 20.266, 73.253%; tC2Q: 0.382, 1.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.712%; route: 1.972, 74.288%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
</tr>
<tr>
<td>5.135</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/I0</td>
</tr>
<tr>
<td>5.691</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>cpu_1/n2122_s5/I0</td>
</tr>
<tr>
<td>8.051</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s5/F</td>
</tr>
<tr>
<td>10.350</td>
<td>2.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td>cpu_1/ALUInB_2_s4/I3</td>
</tr>
<tr>
<td>10.613</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s4/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td>cpu_1/ALUInB_2_s2/I2</td>
</tr>
<tr>
<td>11.012</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s2/F</td>
</tr>
<tr>
<td>12.491</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>106</td>
<td>R6C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>14.150</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>14.642</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>14.642</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>14.693</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.743</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.793</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.793</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.843</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.893</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.893</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.943</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.993</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>15.043</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>15.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>15.093</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>15.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>15.143</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>15.143</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>15.193</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>15.193</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>15.243</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.243</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.293</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.293</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.343</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.393</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.393</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.443</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.443</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.493</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.493</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.543</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.593</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.593</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.643</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.743</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.793</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.793</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.843</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.893</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.893</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.943</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.993</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C59[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>16.236</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C59[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>17.039</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[2][A]</td>
<td>cpu_1/n2024_s19/I2</td>
</tr>
<tr>
<td>17.301</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s19/F</td>
</tr>
<tr>
<td>17.439</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[2][B]</td>
<td>cpu_1/n2024_s12/I3</td>
</tr>
<tr>
<td>17.701</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C54[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s12/F</td>
</tr>
<tr>
<td>17.704</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[3][A]</td>
<td>cpu_1/n2024_s8/I3</td>
</tr>
<tr>
<td>18.201</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C54[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s8/F</td>
</tr>
<tr>
<td>18.204</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[3][B]</td>
<td>cpu_1/n2024_s4/I2</td>
</tr>
<tr>
<td>18.619</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C54[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s4/F</td>
</tr>
<tr>
<td>20.240</td>
<td>1.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[3][B]</td>
<td>programMemory_inst/wen0_s12/I0</td>
</tr>
<tr>
<td>20.505</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R27C49[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>22.010</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[3][A]</td>
<td>flashController/n7_s14/I1</td>
</tr>
<tr>
<td>22.275</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R30C45[3][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s14/F</td>
</tr>
<tr>
<td>23.206</td>
<td>0.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][B]</td>
<td>bu/btn_ren_Z_s12/I3</td>
</tr>
<tr>
<td>23.469</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R30C50[0][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s12/F</td>
</tr>
<tr>
<td>29.248</td>
<td>5.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td>bu/data_read_17_s7/I2</td>
</tr>
<tr>
<td>29.774</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_17_s7/F</td>
</tr>
<tr>
<td>29.776</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46[0][B]</td>
<td>bu/data_read_17_s/I2</td>
</tr>
<tr>
<td>30.293</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C46[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_17_s/F</td>
</tr>
<tr>
<td>30.293</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.657</td>
<td>1.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_17_s0/CLK</td>
</tr>
<tr>
<td>22.593</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C46[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.017, 25.365%; route: 20.266, 73.253%; tC2Q: 0.382, 1.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.688%; route: 1.974, 74.312%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/temp_data_out_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
</tr>
<tr>
<td>5.135</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/I0</td>
</tr>
<tr>
<td>5.691</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>cpu_1/n2122_s5/I0</td>
</tr>
<tr>
<td>8.051</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s5/F</td>
</tr>
<tr>
<td>10.350</td>
<td>2.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td>cpu_1/ALUInB_2_s4/I3</td>
</tr>
<tr>
<td>10.613</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s4/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td>cpu_1/ALUInB_2_s2/I2</td>
</tr>
<tr>
<td>11.012</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s2/F</td>
</tr>
<tr>
<td>12.491</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>106</td>
<td>R6C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>14.150</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>14.642</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>14.642</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>14.693</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.743</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.039</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/SUM</td>
</tr>
<tr>
<td>15.686</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[3][A]</td>
<td>cpu_1/data_addr_Z_4_s36/I2</td>
</tr>
<tr>
<td>16.208</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C57[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s36/F</td>
</tr>
<tr>
<td>17.076</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C57[2][A]</td>
<td>cpu_1/data_addr_Z_4_s23/I3</td>
</tr>
<tr>
<td>17.538</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C57[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s23/F</td>
</tr>
<tr>
<td>17.540</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C57[2][B]</td>
<td>cpu_1/data_addr_Z_4_s16/I3</td>
</tr>
<tr>
<td>18.001</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C57[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s16/F</td>
</tr>
<tr>
<td>18.649</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td>cpu_1/data_addr_Z_4_s15/I0</td>
</tr>
<tr>
<td>19.146</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R9C49[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s15/F</td>
</tr>
<tr>
<td>21.847</td>
<td>2.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>flashController/n1277_s4/I2</td>
</tr>
<tr>
<td>22.309</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">flashController/n1277_s4/F</td>
</tr>
<tr>
<td>22.476</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[2][A]</td>
<td>flashController/n1277_s2/I2</td>
</tr>
<tr>
<td>23.003</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C45[2][A]</td>
<td style=" background: #97FFFF;">flashController/n1277_s2/F</td>
</tr>
<tr>
<td>23.749</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[0][A]</td>
<td>bu/n147_s6/I3</td>
</tr>
<tr>
<td>24.275</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C49[0][A]</td>
<td style=" background: #97FFFF;">bu/n147_s6/F</td>
</tr>
<tr>
<td>24.603</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C51[1][B]</td>
<td>bu/n147_s3/I3</td>
</tr>
<tr>
<td>25.129</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R30C51[1][B]</td>
<td style=" background: #97FFFF;">bu/n147_s3/F</td>
</tr>
<tr>
<td>25.326</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td>bu/n147_s12/I0</td>
</tr>
<tr>
<td>25.843</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R30C49[1][A]</td>
<td style=" background: #97FFFF;">bu/n147_s12/F</td>
</tr>
<tr>
<td>28.304</td>
<td>2.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[3][B]</td>
<td>usb/n784_s1/I0</td>
</tr>
<tr>
<td>28.719</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C58[3][B]</td>
<td style=" background: #97FFFF;">usb/n784_s1/F</td>
</tr>
<tr>
<td>29.998</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C61[2][A]</td>
<td style=" font-weight:bold;">usb/temp_data_out_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C61[2][A]</td>
<td>usb/temp_data_out_21_s0/CLK</td>
</tr>
<tr>
<td>22.300</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C61[2][A]</td>
<td>usb/temp_data_out_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.460, 27.255%; route: 19.529, 71.348%; tC2Q: 0.382, 1.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.134%; route: 1.929, 73.866%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
</tr>
<tr>
<td>5.135</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/I0</td>
</tr>
<tr>
<td>5.691</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>cpu_1/n2122_s5/I0</td>
</tr>
<tr>
<td>8.051</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s5/F</td>
</tr>
<tr>
<td>10.350</td>
<td>2.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td>cpu_1/ALUInB_2_s4/I3</td>
</tr>
<tr>
<td>10.613</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s4/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td>cpu_1/ALUInB_2_s2/I2</td>
</tr>
<tr>
<td>11.012</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s2/F</td>
</tr>
<tr>
<td>12.491</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>106</td>
<td>R6C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>14.150</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>14.642</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>14.642</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>14.693</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.743</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.039</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/SUM</td>
</tr>
<tr>
<td>15.686</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[3][A]</td>
<td>cpu_1/data_addr_Z_4_s36/I2</td>
</tr>
<tr>
<td>16.208</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C57[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s36/F</td>
</tr>
<tr>
<td>17.076</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C57[2][A]</td>
<td>cpu_1/data_addr_Z_4_s23/I3</td>
</tr>
<tr>
<td>17.538</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C57[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s23/F</td>
</tr>
<tr>
<td>17.540</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C57[2][B]</td>
<td>cpu_1/data_addr_Z_4_s16/I3</td>
</tr>
<tr>
<td>18.001</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C57[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s16/F</td>
</tr>
<tr>
<td>18.649</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td>cpu_1/data_addr_Z_4_s15/I0</td>
</tr>
<tr>
<td>19.146</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R9C49[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s15/F</td>
</tr>
<tr>
<td>21.847</td>
<td>2.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>flashController/n1277_s4/I2</td>
</tr>
<tr>
<td>22.309</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">flashController/n1277_s4/F</td>
</tr>
<tr>
<td>22.476</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[2][A]</td>
<td>flashController/n1277_s2/I2</td>
</tr>
<tr>
<td>23.003</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C45[2][A]</td>
<td style=" background: #97FFFF;">flashController/n1277_s2/F</td>
</tr>
<tr>
<td>23.749</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[0][A]</td>
<td>bu/n147_s6/I3</td>
</tr>
<tr>
<td>24.275</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C49[0][A]</td>
<td style=" background: #97FFFF;">bu/n147_s6/F</td>
</tr>
<tr>
<td>24.603</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C51[1][B]</td>
<td>bu/n147_s3/I3</td>
</tr>
<tr>
<td>25.129</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R30C51[1][B]</td>
<td style=" background: #97FFFF;">bu/n147_s3/F</td>
</tr>
<tr>
<td>29.203</td>
<td>4.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[3][B]</td>
<td>bu/data_read_23_s1/I2</td>
</tr>
<tr>
<td>29.724</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C47[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_23_s1/F</td>
</tr>
<tr>
<td>29.726</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[1][A]</td>
<td>bu/data_read_23_s/I1</td>
</tr>
<tr>
<td>30.253</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C47[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_23_s/F</td>
</tr>
<tr>
<td>30.253</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>22.555</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C47[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.576, 27.424%; route: 19.667, 71.191%; tC2Q: 0.382, 1.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_1_data_mem_1_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.587</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.969</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R13C47[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>4.217</td>
<td>1.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>cpu_1/wRegData_31_s4/I2</td>
</tr>
<tr>
<td>4.678</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R25C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s4/F</td>
</tr>
<tr>
<td>8.206</td>
<td>3.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C46[2][A]</td>
<td>cpu_1/wRegData_24_s1/I0</td>
</tr>
<tr>
<td>8.722</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C46[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_24_s1/F</td>
</tr>
<tr>
<td>8.724</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C46[1][B]</td>
<td>cpu_1/wRegData_24_s0/I1</td>
</tr>
<tr>
<td>9.186</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R5C46[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_24_s0/F</td>
</tr>
<tr>
<td>9.884</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[2][A]</td>
<td>cpu_1/ALUInA_24_s3/I2</td>
</tr>
<tr>
<td>10.411</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_24_s3/F</td>
</tr>
<tr>
<td>11.747</td>
<td>1.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[3][B]</td>
<td>cpu_1/ALUInA_24_s0/I3</td>
</tr>
<tr>
<td>12.244</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R17C52[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_24_s0/F</td>
</tr>
<tr>
<td>14.176</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C58[1][A]</td>
<td>cpu_1/cpu_alu/n57_s4/I2</td>
</tr>
<tr>
<td>14.438</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n57_s4/F</td>
</tr>
<tr>
<td>14.601</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C58[1][A]</td>
<td>cpu_1/data_addr_Z_8_s37/I0</td>
</tr>
<tr>
<td>15.117</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s37/F</td>
</tr>
<tr>
<td>15.499</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C56[3][B]</td>
<td>cpu_1/data_addr_Z_8_s35/I2</td>
</tr>
<tr>
<td>15.789</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C56[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s35/F</td>
</tr>
<tr>
<td>16.162</td>
<td>0.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C56[1][A]</td>
<td>cpu_1/data_addr_Z_8_s32/I1</td>
</tr>
<tr>
<td>16.424</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C56[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s32/F</td>
</tr>
<tr>
<td>16.777</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C57[1][B]</td>
<td>cpu_1/data_addr_Z_8_s27/I1</td>
</tr>
<tr>
<td>17.238</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C57[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s27/F</td>
</tr>
<tr>
<td>17.396</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C58[0][A]</td>
<td>cpu_1/data_addr_Z_8_s19/I3</td>
</tr>
<tr>
<td>17.922</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C58[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s19/F</td>
</tr>
<tr>
<td>18.846</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C59[2][A]</td>
<td>cpu_1/data_addr_Z_8_s17/I1</td>
</tr>
<tr>
<td>19.307</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C59[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s17/F</td>
</tr>
<tr>
<td>20.109</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[3][A]</td>
<td>cpu_1/data_addr_Z_8_s15/I1</td>
</tr>
<tr>
<td>20.607</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R14C49[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s15/F</td>
</tr>
<tr>
<td>22.243</td>
<td>1.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[3][B]</td>
<td>bu/btn_ren_Z_s21/I1</td>
</tr>
<tr>
<td>22.508</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C50[3][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s21/F</td>
</tr>
<tr>
<td>22.941</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[2][B]</td>
<td>bu/btn_ren_Z_s11/I2</td>
</tr>
<tr>
<td>23.457</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C49[2][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s11/F</td>
</tr>
<tr>
<td>23.462</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[1][B]</td>
<td>bu/n296_s12/I3</td>
</tr>
<tr>
<td>23.988</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R29C49[1][B]</td>
<td style=" background: #97FFFF;">bu/n296_s12/F</td>
</tr>
<tr>
<td>24.952</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[2][A]</td>
<td>bu/data_out_24_s12/I1</td>
</tr>
<tr>
<td>25.214</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R30C44[2][A]</td>
<td style=" background: #97FFFF;">bu/data_out_24_s12/F</td>
</tr>
<tr>
<td>26.176</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C50[2][A]</td>
<td>mem/n355_s5/I2</td>
</tr>
<tr>
<td>26.692</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R31C50[2][A]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>27.234</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[3][A]</td>
<td>mem/data_mem_1_s5/I2</td>
</tr>
<tr>
<td>27.732</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C48[3][A]</td>
<td style=" background: #97FFFF;">mem/data_mem_1_s5/F</td>
</tr>
<tr>
<td>30.218</td>
<td>2.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td style=" font-weight:bold;">mem/data_mem_1_data_mem_1_0_0_s0/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>mem/data_mem_1_data_mem_1_0_0_s0/CLKA</td>
</tr>
<tr>
<td>22.530</td>
<td>-0.084</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>mem/data_mem_1_data_mem_1_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.383%; route: 1.904, 73.617%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.324, 30.124%; route: 18.925, 68.491%; tC2Q: 0.382, 1.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/temp_data_out_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
</tr>
<tr>
<td>5.135</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/I0</td>
</tr>
<tr>
<td>5.691</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>cpu_1/n2122_s5/I0</td>
</tr>
<tr>
<td>8.051</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s5/F</td>
</tr>
<tr>
<td>10.350</td>
<td>2.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td>cpu_1/ALUInB_2_s4/I3</td>
</tr>
<tr>
<td>10.613</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s4/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td>cpu_1/ALUInB_2_s2/I2</td>
</tr>
<tr>
<td>11.012</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s2/F</td>
</tr>
<tr>
<td>12.491</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>106</td>
<td>R6C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>14.150</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>14.642</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>14.642</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>14.693</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.743</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.039</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/SUM</td>
</tr>
<tr>
<td>15.686</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[3][A]</td>
<td>cpu_1/data_addr_Z_4_s36/I2</td>
</tr>
<tr>
<td>16.208</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C57[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s36/F</td>
</tr>
<tr>
<td>17.076</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C57[2][A]</td>
<td>cpu_1/data_addr_Z_4_s23/I3</td>
</tr>
<tr>
<td>17.538</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C57[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s23/F</td>
</tr>
<tr>
<td>17.540</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C57[2][B]</td>
<td>cpu_1/data_addr_Z_4_s16/I3</td>
</tr>
<tr>
<td>18.001</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C57[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s16/F</td>
</tr>
<tr>
<td>18.649</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td>cpu_1/data_addr_Z_4_s15/I0</td>
</tr>
<tr>
<td>19.146</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R9C49[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s15/F</td>
</tr>
<tr>
<td>21.847</td>
<td>2.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>flashController/n1277_s4/I2</td>
</tr>
<tr>
<td>22.309</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">flashController/n1277_s4/F</td>
</tr>
<tr>
<td>22.476</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[2][A]</td>
<td>flashController/n1277_s2/I2</td>
</tr>
<tr>
<td>23.003</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C45[2][A]</td>
<td style=" background: #97FFFF;">flashController/n1277_s2/F</td>
</tr>
<tr>
<td>23.749</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[0][A]</td>
<td>bu/n147_s6/I3</td>
</tr>
<tr>
<td>24.275</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C49[0][A]</td>
<td style=" background: #97FFFF;">bu/n147_s6/F</td>
</tr>
<tr>
<td>24.603</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C51[1][B]</td>
<td>bu/n147_s3/I3</td>
</tr>
<tr>
<td>25.129</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R30C51[1][B]</td>
<td style=" background: #97FFFF;">bu/n147_s3/F</td>
</tr>
<tr>
<td>25.326</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td>bu/n147_s12/I0</td>
</tr>
<tr>
<td>25.843</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R30C49[1][A]</td>
<td style=" background: #97FFFF;">bu/n147_s12/F</td>
</tr>
<tr>
<td>28.304</td>
<td>2.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[3][B]</td>
<td>usb/n784_s1/I0</td>
</tr>
<tr>
<td>28.719</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C58[3][B]</td>
<td style=" background: #97FFFF;">usb/n784_s1/F</td>
</tr>
<tr>
<td>29.973</td>
<td>1.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C63[0][A]</td>
<td style=" font-weight:bold;">usb/temp_data_out_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C63[0][A]</td>
<td>usb/temp_data_out_16_s0/CLK</td>
</tr>
<tr>
<td>22.288</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C63[0][A]</td>
<td>usb/temp_data_out_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.460, 27.280%; route: 19.504, 71.321%; tC2Q: 0.382, 1.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/temp_data_out_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
</tr>
<tr>
<td>5.135</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/I0</td>
</tr>
<tr>
<td>5.691</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>cpu_1/n2122_s5/I0</td>
</tr>
<tr>
<td>8.051</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s5/F</td>
</tr>
<tr>
<td>10.350</td>
<td>2.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td>cpu_1/ALUInB_2_s4/I3</td>
</tr>
<tr>
<td>10.613</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s4/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td>cpu_1/ALUInB_2_s2/I2</td>
</tr>
<tr>
<td>11.012</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s2/F</td>
</tr>
<tr>
<td>12.491</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>106</td>
<td>R6C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>14.150</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>14.642</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>14.642</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>14.693</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.743</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.039</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/SUM</td>
</tr>
<tr>
<td>15.686</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[3][A]</td>
<td>cpu_1/data_addr_Z_4_s36/I2</td>
</tr>
<tr>
<td>16.208</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C57[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s36/F</td>
</tr>
<tr>
<td>17.076</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C57[2][A]</td>
<td>cpu_1/data_addr_Z_4_s23/I3</td>
</tr>
<tr>
<td>17.538</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C57[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s23/F</td>
</tr>
<tr>
<td>17.540</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C57[2][B]</td>
<td>cpu_1/data_addr_Z_4_s16/I3</td>
</tr>
<tr>
<td>18.001</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C57[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s16/F</td>
</tr>
<tr>
<td>18.649</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td>cpu_1/data_addr_Z_4_s15/I0</td>
</tr>
<tr>
<td>19.146</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R9C49[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s15/F</td>
</tr>
<tr>
<td>21.847</td>
<td>2.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>flashController/n1277_s4/I2</td>
</tr>
<tr>
<td>22.309</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">flashController/n1277_s4/F</td>
</tr>
<tr>
<td>22.476</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[2][A]</td>
<td>flashController/n1277_s2/I2</td>
</tr>
<tr>
<td>23.003</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C45[2][A]</td>
<td style=" background: #97FFFF;">flashController/n1277_s2/F</td>
</tr>
<tr>
<td>23.749</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[0][A]</td>
<td>bu/n147_s6/I3</td>
</tr>
<tr>
<td>24.275</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C49[0][A]</td>
<td style=" background: #97FFFF;">bu/n147_s6/F</td>
</tr>
<tr>
<td>24.603</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C51[1][B]</td>
<td>bu/n147_s3/I3</td>
</tr>
<tr>
<td>25.129</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R30C51[1][B]</td>
<td style=" background: #97FFFF;">bu/n147_s3/F</td>
</tr>
<tr>
<td>25.326</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td>bu/n147_s12/I0</td>
</tr>
<tr>
<td>25.843</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R30C49[1][A]</td>
<td style=" background: #97FFFF;">bu/n147_s12/F</td>
</tr>
<tr>
<td>28.304</td>
<td>2.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[3][B]</td>
<td>usb/n784_s1/I0</td>
</tr>
<tr>
<td>28.719</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C58[3][B]</td>
<td style=" background: #97FFFF;">usb/n784_s1/F</td>
</tr>
<tr>
<td>30.016</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][A]</td>
<td style=" font-weight:bold;">usb/temp_data_out_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.657</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][A]</td>
<td>usb/temp_data_out_24_s0/CLK</td>
</tr>
<tr>
<td>22.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C61[3][A]</td>
<td>usb/temp_data_out_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.460, 27.236%; route: 19.548, 71.367%; tC2Q: 0.382, 1.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/temp_data_out_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
</tr>
<tr>
<td>5.135</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/I0</td>
</tr>
<tr>
<td>5.691</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>cpu_1/n2122_s5/I0</td>
</tr>
<tr>
<td>8.051</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s5/F</td>
</tr>
<tr>
<td>10.350</td>
<td>2.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td>cpu_1/ALUInB_2_s4/I3</td>
</tr>
<tr>
<td>10.613</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s4/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td>cpu_1/ALUInB_2_s2/I2</td>
</tr>
<tr>
<td>11.012</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s2/F</td>
</tr>
<tr>
<td>12.491</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>106</td>
<td>R6C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>14.150</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>14.642</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>14.642</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>14.693</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.743</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.039</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/SUM</td>
</tr>
<tr>
<td>15.686</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[3][A]</td>
<td>cpu_1/data_addr_Z_4_s36/I2</td>
</tr>
<tr>
<td>16.208</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C57[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s36/F</td>
</tr>
<tr>
<td>17.076</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C57[2][A]</td>
<td>cpu_1/data_addr_Z_4_s23/I3</td>
</tr>
<tr>
<td>17.538</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C57[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s23/F</td>
</tr>
<tr>
<td>17.540</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C57[2][B]</td>
<td>cpu_1/data_addr_Z_4_s16/I3</td>
</tr>
<tr>
<td>18.001</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C57[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s16/F</td>
</tr>
<tr>
<td>18.649</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td>cpu_1/data_addr_Z_4_s15/I0</td>
</tr>
<tr>
<td>19.146</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R9C49[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s15/F</td>
</tr>
<tr>
<td>21.847</td>
<td>2.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>flashController/n1277_s4/I2</td>
</tr>
<tr>
<td>22.309</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">flashController/n1277_s4/F</td>
</tr>
<tr>
<td>22.476</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[2][A]</td>
<td>flashController/n1277_s2/I2</td>
</tr>
<tr>
<td>23.003</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C45[2][A]</td>
<td style=" background: #97FFFF;">flashController/n1277_s2/F</td>
</tr>
<tr>
<td>23.749</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[0][A]</td>
<td>bu/n147_s6/I3</td>
</tr>
<tr>
<td>24.275</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C49[0][A]</td>
<td style=" background: #97FFFF;">bu/n147_s6/F</td>
</tr>
<tr>
<td>24.603</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C51[1][B]</td>
<td>bu/n147_s3/I3</td>
</tr>
<tr>
<td>25.129</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R30C51[1][B]</td>
<td style=" background: #97FFFF;">bu/n147_s3/F</td>
</tr>
<tr>
<td>25.326</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td>bu/n147_s12/I0</td>
</tr>
<tr>
<td>25.843</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R30C49[1][A]</td>
<td style=" background: #97FFFF;">bu/n147_s12/F</td>
</tr>
<tr>
<td>28.304</td>
<td>2.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[3][B]</td>
<td>usb/n784_s1/I0</td>
</tr>
<tr>
<td>28.719</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C58[3][B]</td>
<td style=" background: #97FFFF;">usb/n784_s1/F</td>
</tr>
<tr>
<td>30.016</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[2][B]</td>
<td style=" font-weight:bold;">usb/temp_data_out_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.657</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[2][B]</td>
<td>usb/temp_data_out_29_s0/CLK</td>
</tr>
<tr>
<td>22.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C61[2][B]</td>
<td>usb/temp_data_out_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.460, 27.236%; route: 19.548, 71.367%; tC2Q: 0.382, 1.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
</tr>
<tr>
<td>5.135</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/I0</td>
</tr>
<tr>
<td>5.691</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>cpu_1/n2122_s5/I0</td>
</tr>
<tr>
<td>8.051</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s5/F</td>
</tr>
<tr>
<td>9.445</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][A]</td>
<td>cpu_1/ALUInB_1_s5/I2</td>
</tr>
<tr>
<td>9.708</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>9.900</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[0][B]</td>
<td>cpu_1/ALUInB_1_s3/I1</td>
</tr>
<tr>
<td>10.163</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C49[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s3/F</td>
</tr>
<tr>
<td>11.654</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C54[2][A]</td>
<td>cpu_1/ALUInB_1_s2/I0</td>
</tr>
<tr>
<td>12.034</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>89</td>
<td>R18C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s2/F</td>
</tr>
<tr>
<td>14.118</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C53[1][A]</td>
<td>cpu_1/cpu_alu/n54_s2/I2</td>
</tr>
<tr>
<td>14.644</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R2C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n54_s2/F</td>
</tr>
<tr>
<td>15.967</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td>ppu_inst/n33493_s20/I1</td>
</tr>
<tr>
<td>16.429</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s20/F</td>
</tr>
<tr>
<td>16.566</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[3][B]</td>
<td>ppu_inst/n33493_s14/I1</td>
</tr>
<tr>
<td>16.981</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C51[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s14/F</td>
</tr>
<tr>
<td>17.141</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td>ppu_inst/n33493_s9/I2</td>
</tr>
<tr>
<td>17.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s9/F</td>
</tr>
<tr>
<td>17.950</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][B]</td>
<td>ppu_inst/n33493_s5/I1</td>
</tr>
<tr>
<td>18.411</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C51[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s5/F</td>
</tr>
<tr>
<td>18.796</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[2][B]</td>
<td>ppu_inst/n33493_s4/I0</td>
</tr>
<tr>
<td>19.258</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R14C48[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s4/F</td>
</tr>
<tr>
<td>21.404</td>
<td>2.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>ppu_inst/n33491_s5/I1</td>
</tr>
<tr>
<td>21.920</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s5/F</td>
</tr>
<tr>
<td>23.569</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[1][B]</td>
<td>flashController/n7_s4/I2</td>
</tr>
<tr>
<td>23.831</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R23C47[1][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s4/F</td>
</tr>
<tr>
<td>24.786</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][B]</td>
<td>bu/n220_s6/I1</td>
</tr>
<tr>
<td>25.248</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>71</td>
<td>R30C48[0][B]</td>
<td style=" background: #97FFFF;">bu/n220_s6/F</td>
</tr>
<tr>
<td>29.175</td>
<td>3.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][B]</td>
<td>bu/data_read_13_s8/I1</td>
</tr>
<tr>
<td>29.673</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_13_s8/F</td>
</tr>
<tr>
<td>29.675</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>bu/data_read_13_s/I0</td>
</tr>
<tr>
<td>30.201</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_13_s/F</td>
</tr>
<tr>
<td>30.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_13_s0/CLK</td>
</tr>
<tr>
<td>22.535</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.826, 24.755%; route: 20.366, 73.858%; tC2Q: 0.382, 1.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
</tr>
<tr>
<td>5.135</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/I0</td>
</tr>
<tr>
<td>5.691</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>cpu_1/n2122_s5/I0</td>
</tr>
<tr>
<td>8.051</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s5/F</td>
</tr>
<tr>
<td>10.350</td>
<td>2.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td>cpu_1/ALUInB_2_s4/I3</td>
</tr>
<tr>
<td>10.613</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s4/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td>cpu_1/ALUInB_2_s2/I2</td>
</tr>
<tr>
<td>11.012</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s2/F</td>
</tr>
<tr>
<td>12.491</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>106</td>
<td>R6C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>14.150</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>14.642</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>14.642</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>14.693</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.743</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>14.793</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>14.793</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>14.843</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>14.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>14.893</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>14.893</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>14.943</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>14.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>14.993</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>14.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>15.043</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>15.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>15.093</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C55[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>15.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>15.143</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>15.143</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>15.193</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>15.193</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>15.243</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.243</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.293</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.293</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.343</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C56[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.393</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C56[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.393</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.443</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.443</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.493</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.493</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>15.543</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>15.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>15.593</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>15.593</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>15.643</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>15.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C57[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>15.693</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C57[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>15.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>15.743</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>15.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>15.793</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>15.793</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>15.843</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>15.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>15.893</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>15.893</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>15.943</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>15.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C58[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>15.993</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C58[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>15.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C59[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>16.236</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C59[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>17.039</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[2][A]</td>
<td>cpu_1/n2024_s19/I2</td>
</tr>
<tr>
<td>17.301</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s19/F</td>
</tr>
<tr>
<td>17.439</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[2][B]</td>
<td>cpu_1/n2024_s12/I3</td>
</tr>
<tr>
<td>17.701</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C54[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s12/F</td>
</tr>
<tr>
<td>17.704</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[3][A]</td>
<td>cpu_1/n2024_s8/I3</td>
</tr>
<tr>
<td>18.201</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C54[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s8/F</td>
</tr>
<tr>
<td>18.204</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[3][B]</td>
<td>cpu_1/n2024_s4/I2</td>
</tr>
<tr>
<td>18.619</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C54[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s4/F</td>
</tr>
<tr>
<td>20.240</td>
<td>1.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[3][B]</td>
<td>programMemory_inst/wen0_s12/I0</td>
</tr>
<tr>
<td>20.505</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R27C49[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s12/F</td>
</tr>
<tr>
<td>22.010</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[3][A]</td>
<td>flashController/n7_s14/I1</td>
</tr>
<tr>
<td>22.275</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R30C45[3][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s14/F</td>
</tr>
<tr>
<td>23.206</td>
<td>0.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][B]</td>
<td>bu/btn_ren_Z_s12/I3</td>
</tr>
<tr>
<td>23.469</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R30C50[0][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s12/F</td>
</tr>
<tr>
<td>24.110</td>
<td>0.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[1][B]</td>
<td>bu/data_out_24_s10/I1</td>
</tr>
<tr>
<td>24.626</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R29C47[1][B]</td>
<td style=" background: #97FFFF;">bu/data_out_24_s10/F</td>
</tr>
<tr>
<td>24.984</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[3][A]</td>
<td>bu/data_out_24_s8/I3</td>
</tr>
<tr>
<td>25.399</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>R30C48[3][A]</td>
<td style=" background: #97FFFF;">bu/data_out_24_s8/F</td>
</tr>
<tr>
<td>29.203</td>
<td>3.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[1][B]</td>
<td>bu/data_read_20_s8/I3</td>
</tr>
<tr>
<td>29.729</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_20_s8/F</td>
</tr>
<tr>
<td>29.731</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>bu/data_read_20_s/I0</td>
</tr>
<tr>
<td>30.248</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_20_s/F</td>
</tr>
<tr>
<td>30.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.647</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_20_s0/CLK</td>
</tr>
<tr>
<td>22.583</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.949, 28.778%; route: 19.290, 69.838%; tC2Q: 0.382, 1.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.782%; route: 1.965, 74.218%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
</tr>
<tr>
<td>5.135</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/I0</td>
</tr>
<tr>
<td>5.691</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>cpu_1/n2122_s5/I0</td>
</tr>
<tr>
<td>8.051</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s5/F</td>
</tr>
<tr>
<td>9.445</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][A]</td>
<td>cpu_1/ALUInB_1_s5/I2</td>
</tr>
<tr>
<td>9.708</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>9.900</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[0][B]</td>
<td>cpu_1/ALUInB_1_s3/I1</td>
</tr>
<tr>
<td>10.163</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C49[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s3/F</td>
</tr>
<tr>
<td>11.654</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C54[2][A]</td>
<td>cpu_1/ALUInB_1_s2/I0</td>
</tr>
<tr>
<td>12.034</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>89</td>
<td>R18C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s2/F</td>
</tr>
<tr>
<td>14.118</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C53[1][A]</td>
<td>cpu_1/cpu_alu/n54_s2/I2</td>
</tr>
<tr>
<td>14.644</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R2C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n54_s2/F</td>
</tr>
<tr>
<td>15.967</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td>ppu_inst/n33493_s20/I1</td>
</tr>
<tr>
<td>16.429</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s20/F</td>
</tr>
<tr>
<td>16.566</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[3][B]</td>
<td>ppu_inst/n33493_s14/I1</td>
</tr>
<tr>
<td>16.981</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C51[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s14/F</td>
</tr>
<tr>
<td>17.141</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td>ppu_inst/n33493_s9/I2</td>
</tr>
<tr>
<td>17.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s9/F</td>
</tr>
<tr>
<td>17.950</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][B]</td>
<td>ppu_inst/n33493_s5/I1</td>
</tr>
<tr>
<td>18.411</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C51[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s5/F</td>
</tr>
<tr>
<td>18.796</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[2][B]</td>
<td>ppu_inst/n33493_s4/I0</td>
</tr>
<tr>
<td>19.258</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R14C48[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s4/F</td>
</tr>
<tr>
<td>21.404</td>
<td>2.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>ppu_inst/n33491_s5/I1</td>
</tr>
<tr>
<td>21.920</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s5/F</td>
</tr>
<tr>
<td>23.569</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[1][B]</td>
<td>flashController/n7_s4/I2</td>
</tr>
<tr>
<td>23.831</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R23C47[1][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s4/F</td>
</tr>
<tr>
<td>24.786</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][B]</td>
<td>bu/n220_s6/I1</td>
</tr>
<tr>
<td>25.248</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>71</td>
<td>R30C48[0][B]</td>
<td style=" background: #97FFFF;">bu/n220_s6/F</td>
</tr>
<tr>
<td>25.769</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C58[2][B]</td>
<td>bu/n220_s5/I0</td>
</tr>
<tr>
<td>26.031</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R30C58[2][B]</td>
<td style=" background: #97FFFF;">bu/n220_s5/F</td>
</tr>
<tr>
<td>27.264</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[2][A]</td>
<td>mem/data_out_31_s6/I2</td>
</tr>
<tr>
<td>27.725</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C50[2][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s6/F</td>
</tr>
<tr>
<td>27.728</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[2][B]</td>
<td>mem/data_out_31_s5/I0</td>
</tr>
<tr>
<td>28.189</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R33C50[2][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>29.944</td>
<td>1.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C58[0][A]</td>
<td style=" font-weight:bold;">mem/data_out_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C58[0][A]</td>
<td>mem/data_out_27_s0/CLK</td>
</tr>
<tr>
<td>22.291</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C58[0][A]</td>
<td>mem/data_out_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.987, 25.579%; route: 19.948, 73.021%; tC2Q: 0.382, 1.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.228%; route: 1.920, 73.772%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.572</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
</tr>
<tr>
<td>5.135</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/I0</td>
</tr>
<tr>
<td>5.691</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>cpu_1/n2122_s5/I0</td>
</tr>
<tr>
<td>8.051</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s5/F</td>
</tr>
<tr>
<td>10.350</td>
<td>2.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td>cpu_1/ALUInB_2_s4/I3</td>
</tr>
<tr>
<td>10.613</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s4/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td>cpu_1/ALUInB_2_s2/I2</td>
</tr>
<tr>
<td>11.012</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s2/F</td>
</tr>
<tr>
<td>12.491</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>106</td>
<td>R6C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>14.150</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>14.642</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>14.642</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>14.693</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>14.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>14.743</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>14.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>15.039</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/SUM</td>
</tr>
<tr>
<td>15.686</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[3][A]</td>
<td>cpu_1/data_addr_Z_4_s36/I2</td>
</tr>
<tr>
<td>16.208</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C57[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s36/F</td>
</tr>
<tr>
<td>17.076</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C57[2][A]</td>
<td>cpu_1/data_addr_Z_4_s23/I3</td>
</tr>
<tr>
<td>17.538</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C57[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s23/F</td>
</tr>
<tr>
<td>17.540</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C57[2][B]</td>
<td>cpu_1/data_addr_Z_4_s16/I3</td>
</tr>
<tr>
<td>18.001</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C57[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s16/F</td>
</tr>
<tr>
<td>18.649</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td>cpu_1/data_addr_Z_4_s15/I0</td>
</tr>
<tr>
<td>19.146</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R9C49[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s15/F</td>
</tr>
<tr>
<td>21.847</td>
<td>2.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>flashController/n1277_s4/I2</td>
</tr>
<tr>
<td>22.309</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">flashController/n1277_s4/F</td>
</tr>
<tr>
<td>22.314</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][A]</td>
<td>flashController/n1277_s5/I2</td>
</tr>
<tr>
<td>22.830</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R30C46[1][A]</td>
<td style=" background: #97FFFF;">flashController/n1277_s5/F</td>
</tr>
<tr>
<td>25.108</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>bu/data_read_18_s6/I1</td>
</tr>
<tr>
<td>25.373</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_18_s6/F</td>
</tr>
<tr>
<td>27.256</td>
<td>1.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C54[3][A]</td>
<td>bu/data_read_18_s4/I0</td>
</tr>
<tr>
<td>27.671</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C54[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_18_s4/F</td>
</tr>
<tr>
<td>28.597</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C54[0][A]</td>
<td>bu/data_read_18_s8/I0</td>
</tr>
<tr>
<td>29.123</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C54[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_18_s8/F</td>
</tr>
<tr>
<td>29.686</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C58[2][B]</td>
<td>bu/data_read_18_s/I0</td>
</tr>
<tr>
<td>30.212</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C58[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_18_s/F</td>
</tr>
<tr>
<td>30.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C58[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C58[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_18_s0/CLK</td>
</tr>
<tr>
<td>22.572</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C58[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.199, 26.096%; route: 20.004, 72.517%; tC2Q: 0.382, 1.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/data_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
</tr>
<tr>
<td>5.135</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/I0</td>
</tr>
<tr>
<td>5.691</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>cpu_1/n2122_s5/I0</td>
</tr>
<tr>
<td>8.051</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s5/F</td>
</tr>
<tr>
<td>9.445</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][A]</td>
<td>cpu_1/ALUInB_1_s5/I2</td>
</tr>
<tr>
<td>9.708</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>9.900</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[0][B]</td>
<td>cpu_1/ALUInB_1_s3/I1</td>
</tr>
<tr>
<td>10.163</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C49[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s3/F</td>
</tr>
<tr>
<td>11.654</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C54[2][A]</td>
<td>cpu_1/ALUInB_1_s2/I0</td>
</tr>
<tr>
<td>12.034</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>89</td>
<td>R18C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s2/F</td>
</tr>
<tr>
<td>14.118</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C53[1][A]</td>
<td>cpu_1/cpu_alu/n54_s2/I2</td>
</tr>
<tr>
<td>14.644</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R2C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n54_s2/F</td>
</tr>
<tr>
<td>15.967</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td>ppu_inst/n33493_s20/I1</td>
</tr>
<tr>
<td>16.429</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s20/F</td>
</tr>
<tr>
<td>16.566</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[3][B]</td>
<td>ppu_inst/n33493_s14/I1</td>
</tr>
<tr>
<td>16.981</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C51[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s14/F</td>
</tr>
<tr>
<td>17.141</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td>ppu_inst/n33493_s9/I2</td>
</tr>
<tr>
<td>17.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s9/F</td>
</tr>
<tr>
<td>17.950</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][B]</td>
<td>ppu_inst/n33493_s5/I1</td>
</tr>
<tr>
<td>18.411</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C51[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s5/F</td>
</tr>
<tr>
<td>18.796</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[2][B]</td>
<td>ppu_inst/n33493_s4/I0</td>
</tr>
<tr>
<td>19.258</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R14C48[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s4/F</td>
</tr>
<tr>
<td>21.404</td>
<td>2.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>ppu_inst/n33491_s5/I1</td>
</tr>
<tr>
<td>21.920</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s5/F</td>
</tr>
<tr>
<td>23.569</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[1][B]</td>
<td>flashController/n7_s4/I2</td>
</tr>
<tr>
<td>23.831</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R23C47[1][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s4/F</td>
</tr>
<tr>
<td>24.786</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][B]</td>
<td>bu/n220_s6/I1</td>
</tr>
<tr>
<td>25.248</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>71</td>
<td>R30C48[0][B]</td>
<td style=" background: #97FFFF;">bu/n220_s6/F</td>
</tr>
<tr>
<td>27.893</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[0][A]</td>
<td>usb/data_out_9_s3/I2</td>
</tr>
<tr>
<td>28.409</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C58[0][A]</td>
<td style=" background: #97FFFF;">usb/data_out_9_s3/F</td>
</tr>
<tr>
<td>29.960</td>
<td>1.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C63[0][A]</td>
<td style=" font-weight:bold;">usb/data_out_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.636</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C63[0][A]</td>
<td>usb/data_out_0_s0/CLK</td>
</tr>
<tr>
<td>22.325</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C63[0][A]</td>
<td>usb/data_out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.319, 23.117%; route: 20.633, 75.484%; tC2Q: 0.382, 1.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.889%; route: 1.954, 74.111%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/data_out_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
</tr>
<tr>
<td>5.135</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/I0</td>
</tr>
<tr>
<td>5.691</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>cpu_1/n2122_s5/I0</td>
</tr>
<tr>
<td>8.051</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s5/F</td>
</tr>
<tr>
<td>9.445</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][A]</td>
<td>cpu_1/ALUInB_1_s5/I2</td>
</tr>
<tr>
<td>9.708</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>9.900</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[0][B]</td>
<td>cpu_1/ALUInB_1_s3/I1</td>
</tr>
<tr>
<td>10.163</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C49[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s3/F</td>
</tr>
<tr>
<td>11.654</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C54[2][A]</td>
<td>cpu_1/ALUInB_1_s2/I0</td>
</tr>
<tr>
<td>12.034</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>89</td>
<td>R18C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s2/F</td>
</tr>
<tr>
<td>14.118</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C53[1][A]</td>
<td>cpu_1/cpu_alu/n54_s2/I2</td>
</tr>
<tr>
<td>14.644</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R2C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n54_s2/F</td>
</tr>
<tr>
<td>15.967</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td>ppu_inst/n33493_s20/I1</td>
</tr>
<tr>
<td>16.429</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s20/F</td>
</tr>
<tr>
<td>16.566</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[3][B]</td>
<td>ppu_inst/n33493_s14/I1</td>
</tr>
<tr>
<td>16.981</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C51[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s14/F</td>
</tr>
<tr>
<td>17.141</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td>ppu_inst/n33493_s9/I2</td>
</tr>
<tr>
<td>17.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s9/F</td>
</tr>
<tr>
<td>17.950</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][B]</td>
<td>ppu_inst/n33493_s5/I1</td>
</tr>
<tr>
<td>18.411</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C51[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s5/F</td>
</tr>
<tr>
<td>18.796</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[2][B]</td>
<td>ppu_inst/n33493_s4/I0</td>
</tr>
<tr>
<td>19.258</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R14C48[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s4/F</td>
</tr>
<tr>
<td>21.404</td>
<td>2.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>ppu_inst/n33491_s5/I1</td>
</tr>
<tr>
<td>21.920</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s5/F</td>
</tr>
<tr>
<td>23.569</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[1][B]</td>
<td>flashController/n7_s4/I2</td>
</tr>
<tr>
<td>23.831</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R23C47[1][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s4/F</td>
</tr>
<tr>
<td>24.786</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][B]</td>
<td>bu/n220_s6/I1</td>
</tr>
<tr>
<td>25.248</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>71</td>
<td>R30C48[0][B]</td>
<td style=" background: #97FFFF;">bu/n220_s6/F</td>
</tr>
<tr>
<td>27.893</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[0][A]</td>
<td>usb/data_out_9_s3/I2</td>
</tr>
<tr>
<td>28.409</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C58[0][A]</td>
<td style=" background: #97FFFF;">usb/data_out_9_s3/F</td>
</tr>
<tr>
<td>29.960</td>
<td>1.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C63[0][B]</td>
<td style=" font-weight:bold;">usb/data_out_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.636</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C63[0][B]</td>
<td>usb/data_out_12_s0/CLK</td>
</tr>
<tr>
<td>22.325</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C63[0][B]</td>
<td>usb/data_out_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.319, 23.117%; route: 20.633, 75.484%; tC2Q: 0.382, 1.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.889%; route: 1.954, 74.111%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/data_out_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
</tr>
<tr>
<td>5.135</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/I0</td>
</tr>
<tr>
<td>5.691</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>cpu_1/n2122_s5/I0</td>
</tr>
<tr>
<td>8.051</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s5/F</td>
</tr>
<tr>
<td>9.445</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][A]</td>
<td>cpu_1/ALUInB_1_s5/I2</td>
</tr>
<tr>
<td>9.708</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>9.900</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[0][B]</td>
<td>cpu_1/ALUInB_1_s3/I1</td>
</tr>
<tr>
<td>10.163</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C49[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s3/F</td>
</tr>
<tr>
<td>11.654</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C54[2][A]</td>
<td>cpu_1/ALUInB_1_s2/I0</td>
</tr>
<tr>
<td>12.034</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>89</td>
<td>R18C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s2/F</td>
</tr>
<tr>
<td>14.118</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C53[1][A]</td>
<td>cpu_1/cpu_alu/n54_s2/I2</td>
</tr>
<tr>
<td>14.644</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R2C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n54_s2/F</td>
</tr>
<tr>
<td>15.967</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td>ppu_inst/n33493_s20/I1</td>
</tr>
<tr>
<td>16.429</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s20/F</td>
</tr>
<tr>
<td>16.566</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[3][B]</td>
<td>ppu_inst/n33493_s14/I1</td>
</tr>
<tr>
<td>16.981</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C51[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s14/F</td>
</tr>
<tr>
<td>17.141</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td>ppu_inst/n33493_s9/I2</td>
</tr>
<tr>
<td>17.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s9/F</td>
</tr>
<tr>
<td>17.950</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][B]</td>
<td>ppu_inst/n33493_s5/I1</td>
</tr>
<tr>
<td>18.411</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C51[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s5/F</td>
</tr>
<tr>
<td>18.796</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[2][B]</td>
<td>ppu_inst/n33493_s4/I0</td>
</tr>
<tr>
<td>19.258</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R14C48[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s4/F</td>
</tr>
<tr>
<td>21.404</td>
<td>2.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>ppu_inst/n33491_s5/I1</td>
</tr>
<tr>
<td>21.920</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s5/F</td>
</tr>
<tr>
<td>23.569</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[1][B]</td>
<td>flashController/n7_s4/I2</td>
</tr>
<tr>
<td>23.831</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R23C47[1][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s4/F</td>
</tr>
<tr>
<td>24.786</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][B]</td>
<td>bu/n220_s6/I1</td>
</tr>
<tr>
<td>25.248</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>71</td>
<td>R30C48[0][B]</td>
<td style=" background: #97FFFF;">bu/n220_s6/F</td>
</tr>
<tr>
<td>27.893</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[0][A]</td>
<td>usb/data_out_9_s3/I2</td>
</tr>
<tr>
<td>28.409</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C58[0][A]</td>
<td style=" background: #97FFFF;">usb/data_out_9_s3/F</td>
</tr>
<tr>
<td>29.960</td>
<td>1.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C63[1][A]</td>
<td style=" font-weight:bold;">usb/data_out_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.636</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C63[1][A]</td>
<td>usb/data_out_13_s0/CLK</td>
</tr>
<tr>
<td>22.325</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C63[1][A]</td>
<td>usb/data_out_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.319, 23.117%; route: 20.633, 75.484%; tC2Q: 0.382, 1.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.889%; route: 1.954, 74.111%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/data_out_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
</tr>
<tr>
<td>5.135</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/I0</td>
</tr>
<tr>
<td>5.691</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>cpu_1/n2122_s5/I0</td>
</tr>
<tr>
<td>8.051</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s5/F</td>
</tr>
<tr>
<td>9.445</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][A]</td>
<td>cpu_1/ALUInB_1_s5/I2</td>
</tr>
<tr>
<td>9.708</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>9.900</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[0][B]</td>
<td>cpu_1/ALUInB_1_s3/I1</td>
</tr>
<tr>
<td>10.163</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C49[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s3/F</td>
</tr>
<tr>
<td>11.654</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C54[2][A]</td>
<td>cpu_1/ALUInB_1_s2/I0</td>
</tr>
<tr>
<td>12.034</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>89</td>
<td>R18C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s2/F</td>
</tr>
<tr>
<td>14.118</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C53[1][A]</td>
<td>cpu_1/cpu_alu/n54_s2/I2</td>
</tr>
<tr>
<td>14.644</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R2C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n54_s2/F</td>
</tr>
<tr>
<td>15.967</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td>ppu_inst/n33493_s20/I1</td>
</tr>
<tr>
<td>16.429</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s20/F</td>
</tr>
<tr>
<td>16.566</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[3][B]</td>
<td>ppu_inst/n33493_s14/I1</td>
</tr>
<tr>
<td>16.981</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C51[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s14/F</td>
</tr>
<tr>
<td>17.141</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td>ppu_inst/n33493_s9/I2</td>
</tr>
<tr>
<td>17.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s9/F</td>
</tr>
<tr>
<td>17.950</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][B]</td>
<td>ppu_inst/n33493_s5/I1</td>
</tr>
<tr>
<td>18.411</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C51[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s5/F</td>
</tr>
<tr>
<td>18.796</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[2][B]</td>
<td>ppu_inst/n33493_s4/I0</td>
</tr>
<tr>
<td>19.258</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R14C48[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s4/F</td>
</tr>
<tr>
<td>21.404</td>
<td>2.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>ppu_inst/n33491_s5/I1</td>
</tr>
<tr>
<td>21.920</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s5/F</td>
</tr>
<tr>
<td>23.569</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[1][B]</td>
<td>flashController/n7_s4/I2</td>
</tr>
<tr>
<td>23.831</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R23C47[1][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s4/F</td>
</tr>
<tr>
<td>24.786</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][B]</td>
<td>bu/n220_s6/I1</td>
</tr>
<tr>
<td>25.248</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>71</td>
<td>R30C48[0][B]</td>
<td style=" background: #97FFFF;">bu/n220_s6/F</td>
</tr>
<tr>
<td>27.893</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[0][A]</td>
<td>usb/data_out_9_s3/I2</td>
</tr>
<tr>
<td>28.409</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C58[0][A]</td>
<td style=" background: #97FFFF;">usb/data_out_9_s3/F</td>
</tr>
<tr>
<td>29.960</td>
<td>1.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C63[1][B]</td>
<td style=" font-weight:bold;">usb/data_out_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.636</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C63[1][B]</td>
<td>usb/data_out_15_s0/CLK</td>
</tr>
<tr>
<td>22.325</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C63[1][B]</td>
<td>usb/data_out_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.319, 23.117%; route: 20.633, 75.484%; tC2Q: 0.382, 1.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.889%; route: 1.954, 74.111%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/data_out_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
</tr>
<tr>
<td>5.135</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/I0</td>
</tr>
<tr>
<td>5.691</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>cpu_1/n2122_s5/I0</td>
</tr>
<tr>
<td>8.051</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s5/F</td>
</tr>
<tr>
<td>9.445</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][A]</td>
<td>cpu_1/ALUInB_1_s5/I2</td>
</tr>
<tr>
<td>9.708</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>9.900</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[0][B]</td>
<td>cpu_1/ALUInB_1_s3/I1</td>
</tr>
<tr>
<td>10.163</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C49[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s3/F</td>
</tr>
<tr>
<td>11.654</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C54[2][A]</td>
<td>cpu_1/ALUInB_1_s2/I0</td>
</tr>
<tr>
<td>12.034</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>89</td>
<td>R18C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s2/F</td>
</tr>
<tr>
<td>14.118</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C53[1][A]</td>
<td>cpu_1/cpu_alu/n54_s2/I2</td>
</tr>
<tr>
<td>14.644</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R2C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n54_s2/F</td>
</tr>
<tr>
<td>15.967</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td>ppu_inst/n33493_s20/I1</td>
</tr>
<tr>
<td>16.429</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s20/F</td>
</tr>
<tr>
<td>16.566</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[3][B]</td>
<td>ppu_inst/n33493_s14/I1</td>
</tr>
<tr>
<td>16.981</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C51[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s14/F</td>
</tr>
<tr>
<td>17.141</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td>ppu_inst/n33493_s9/I2</td>
</tr>
<tr>
<td>17.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s9/F</td>
</tr>
<tr>
<td>17.950</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][B]</td>
<td>ppu_inst/n33493_s5/I1</td>
</tr>
<tr>
<td>18.411</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C51[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s5/F</td>
</tr>
<tr>
<td>18.796</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[2][B]</td>
<td>ppu_inst/n33493_s4/I0</td>
</tr>
<tr>
<td>19.258</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R14C48[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s4/F</td>
</tr>
<tr>
<td>21.404</td>
<td>2.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>ppu_inst/n33491_s5/I1</td>
</tr>
<tr>
<td>21.920</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s5/F</td>
</tr>
<tr>
<td>23.569</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[1][B]</td>
<td>flashController/n7_s4/I2</td>
</tr>
<tr>
<td>23.831</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R23C47[1][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s4/F</td>
</tr>
<tr>
<td>24.786</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][B]</td>
<td>bu/n220_s6/I1</td>
</tr>
<tr>
<td>25.248</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>71</td>
<td>R30C48[0][B]</td>
<td style=" background: #97FFFF;">bu/n220_s6/F</td>
</tr>
<tr>
<td>27.893</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[0][A]</td>
<td>usb/data_out_9_s3/I2</td>
</tr>
<tr>
<td>28.409</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C58[0][A]</td>
<td style=" background: #97FFFF;">usb/data_out_9_s3/F</td>
</tr>
<tr>
<td>29.960</td>
<td>1.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C63[2][B]</td>
<td style=" font-weight:bold;">usb/data_out_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.636</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C63[2][B]</td>
<td>usb/data_out_24_s0/CLK</td>
</tr>
<tr>
<td>22.325</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C63[2][B]</td>
<td>usb/data_out_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.319, 23.117%; route: 20.633, 75.484%; tC2Q: 0.382, 1.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.889%; route: 1.954, 74.111%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/data_out_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
</tr>
<tr>
<td>5.135</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/I0</td>
</tr>
<tr>
<td>5.691</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>cpu_1/n2122_s5/I0</td>
</tr>
<tr>
<td>8.051</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s5/F</td>
</tr>
<tr>
<td>9.445</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][A]</td>
<td>cpu_1/ALUInB_1_s5/I2</td>
</tr>
<tr>
<td>9.708</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>9.900</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[0][B]</td>
<td>cpu_1/ALUInB_1_s3/I1</td>
</tr>
<tr>
<td>10.163</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C49[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s3/F</td>
</tr>
<tr>
<td>11.654</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C54[2][A]</td>
<td>cpu_1/ALUInB_1_s2/I0</td>
</tr>
<tr>
<td>12.034</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>89</td>
<td>R18C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s2/F</td>
</tr>
<tr>
<td>14.118</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C53[1][A]</td>
<td>cpu_1/cpu_alu/n54_s2/I2</td>
</tr>
<tr>
<td>14.644</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R2C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n54_s2/F</td>
</tr>
<tr>
<td>15.967</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td>ppu_inst/n33493_s20/I1</td>
</tr>
<tr>
<td>16.429</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s20/F</td>
</tr>
<tr>
<td>16.566</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[3][B]</td>
<td>ppu_inst/n33493_s14/I1</td>
</tr>
<tr>
<td>16.981</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C51[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s14/F</td>
</tr>
<tr>
<td>17.141</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td>ppu_inst/n33493_s9/I2</td>
</tr>
<tr>
<td>17.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s9/F</td>
</tr>
<tr>
<td>17.950</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][B]</td>
<td>ppu_inst/n33493_s5/I1</td>
</tr>
<tr>
<td>18.411</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C51[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s5/F</td>
</tr>
<tr>
<td>18.796</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[2][B]</td>
<td>ppu_inst/n33493_s4/I0</td>
</tr>
<tr>
<td>19.258</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R14C48[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s4/F</td>
</tr>
<tr>
<td>21.404</td>
<td>2.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>ppu_inst/n33491_s5/I1</td>
</tr>
<tr>
<td>21.920</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s5/F</td>
</tr>
<tr>
<td>23.569</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[1][B]</td>
<td>flashController/n7_s4/I2</td>
</tr>
<tr>
<td>23.831</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R23C47[1][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s4/F</td>
</tr>
<tr>
<td>24.786</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][B]</td>
<td>bu/n220_s6/I1</td>
</tr>
<tr>
<td>25.248</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>71</td>
<td>R30C48[0][B]</td>
<td style=" background: #97FFFF;">bu/n220_s6/F</td>
</tr>
<tr>
<td>27.893</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[0][A]</td>
<td>usb/data_out_9_s3/I2</td>
</tr>
<tr>
<td>28.409</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C58[0][A]</td>
<td style=" background: #97FFFF;">usb/data_out_9_s3/F</td>
</tr>
<tr>
<td>29.960</td>
<td>1.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C63[3][A]</td>
<td style=" font-weight:bold;">usb/data_out_25_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.636</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C63[3][A]</td>
<td>usb/data_out_25_s0/CLK</td>
</tr>
<tr>
<td>22.325</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C63[3][A]</td>
<td>usb/data_out_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.319, 23.117%; route: 20.633, 75.484%; tC2Q: 0.382, 1.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.889%; route: 1.954, 74.111%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/data_out_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
</tr>
<tr>
<td>5.135</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/I0</td>
</tr>
<tr>
<td>5.691</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>cpu_1/n2122_s5/I0</td>
</tr>
<tr>
<td>8.051</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s5/F</td>
</tr>
<tr>
<td>9.445</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][A]</td>
<td>cpu_1/ALUInB_1_s5/I2</td>
</tr>
<tr>
<td>9.708</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>9.900</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[0][B]</td>
<td>cpu_1/ALUInB_1_s3/I1</td>
</tr>
<tr>
<td>10.163</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C49[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s3/F</td>
</tr>
<tr>
<td>11.654</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C54[2][A]</td>
<td>cpu_1/ALUInB_1_s2/I0</td>
</tr>
<tr>
<td>12.034</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>89</td>
<td>R18C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s2/F</td>
</tr>
<tr>
<td>14.118</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C53[1][A]</td>
<td>cpu_1/cpu_alu/n54_s2/I2</td>
</tr>
<tr>
<td>14.644</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R2C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n54_s2/F</td>
</tr>
<tr>
<td>15.967</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td>ppu_inst/n33493_s20/I1</td>
</tr>
<tr>
<td>16.429</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s20/F</td>
</tr>
<tr>
<td>16.566</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[3][B]</td>
<td>ppu_inst/n33493_s14/I1</td>
</tr>
<tr>
<td>16.981</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C51[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s14/F</td>
</tr>
<tr>
<td>17.141</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td>ppu_inst/n33493_s9/I2</td>
</tr>
<tr>
<td>17.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s9/F</td>
</tr>
<tr>
<td>17.950</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][B]</td>
<td>ppu_inst/n33493_s5/I1</td>
</tr>
<tr>
<td>18.411</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C51[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s5/F</td>
</tr>
<tr>
<td>18.796</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[2][B]</td>
<td>ppu_inst/n33493_s4/I0</td>
</tr>
<tr>
<td>19.258</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R14C48[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s4/F</td>
</tr>
<tr>
<td>21.404</td>
<td>2.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>ppu_inst/n33491_s5/I1</td>
</tr>
<tr>
<td>21.920</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s5/F</td>
</tr>
<tr>
<td>23.569</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[1][B]</td>
<td>flashController/n7_s4/I2</td>
</tr>
<tr>
<td>23.831</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R23C47[1][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s4/F</td>
</tr>
<tr>
<td>24.786</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][B]</td>
<td>bu/n220_s6/I1</td>
</tr>
<tr>
<td>25.248</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>71</td>
<td>R30C48[0][B]</td>
<td style=" background: #97FFFF;">bu/n220_s6/F</td>
</tr>
<tr>
<td>27.893</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[0][A]</td>
<td>usb/data_out_9_s3/I2</td>
</tr>
<tr>
<td>28.409</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C58[0][A]</td>
<td style=" background: #97FFFF;">usb/data_out_9_s3/F</td>
</tr>
<tr>
<td>29.960</td>
<td>1.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C63[3][B]</td>
<td style=" font-weight:bold;">usb/data_out_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.636</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C63[3][B]</td>
<td>usb/data_out_26_s0/CLK</td>
</tr>
<tr>
<td>22.325</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C63[3][B]</td>
<td>usb/data_out_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.319, 23.117%; route: 20.633, 75.484%; tC2Q: 0.382, 1.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.889%; route: 1.954, 74.111%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/data_out_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
</tr>
<tr>
<td>5.135</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/I0</td>
</tr>
<tr>
<td>5.691</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>cpu_1/n2122_s5/I0</td>
</tr>
<tr>
<td>8.051</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s5/F</td>
</tr>
<tr>
<td>9.445</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][A]</td>
<td>cpu_1/ALUInB_1_s5/I2</td>
</tr>
<tr>
<td>9.708</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>9.900</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[0][B]</td>
<td>cpu_1/ALUInB_1_s3/I1</td>
</tr>
<tr>
<td>10.163</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C49[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s3/F</td>
</tr>
<tr>
<td>11.654</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C54[2][A]</td>
<td>cpu_1/ALUInB_1_s2/I0</td>
</tr>
<tr>
<td>12.034</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>89</td>
<td>R18C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s2/F</td>
</tr>
<tr>
<td>14.118</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C53[1][A]</td>
<td>cpu_1/cpu_alu/n54_s2/I2</td>
</tr>
<tr>
<td>14.644</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R2C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n54_s2/F</td>
</tr>
<tr>
<td>15.967</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td>ppu_inst/n33493_s20/I1</td>
</tr>
<tr>
<td>16.429</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s20/F</td>
</tr>
<tr>
<td>16.566</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[3][B]</td>
<td>ppu_inst/n33493_s14/I1</td>
</tr>
<tr>
<td>16.981</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C51[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s14/F</td>
</tr>
<tr>
<td>17.141</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td>ppu_inst/n33493_s9/I2</td>
</tr>
<tr>
<td>17.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s9/F</td>
</tr>
<tr>
<td>17.950</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][B]</td>
<td>ppu_inst/n33493_s5/I1</td>
</tr>
<tr>
<td>18.411</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C51[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s5/F</td>
</tr>
<tr>
<td>18.796</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[2][B]</td>
<td>ppu_inst/n33493_s4/I0</td>
</tr>
<tr>
<td>19.258</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R14C48[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s4/F</td>
</tr>
<tr>
<td>21.404</td>
<td>2.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>ppu_inst/n33491_s5/I1</td>
</tr>
<tr>
<td>21.920</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s5/F</td>
</tr>
<tr>
<td>23.569</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[1][B]</td>
<td>flashController/n7_s4/I2</td>
</tr>
<tr>
<td>23.831</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R23C47[1][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s4/F</td>
</tr>
<tr>
<td>24.786</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][B]</td>
<td>bu/n220_s6/I1</td>
</tr>
<tr>
<td>25.248</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>71</td>
<td>R30C48[0][B]</td>
<td style=" background: #97FFFF;">bu/n220_s6/F</td>
</tr>
<tr>
<td>27.893</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[0][A]</td>
<td>usb/data_out_9_s3/I2</td>
</tr>
<tr>
<td>28.409</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C58[0][A]</td>
<td style=" background: #97FFFF;">usb/data_out_9_s3/F</td>
</tr>
<tr>
<td>29.960</td>
<td>1.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C63[2][A]</td>
<td style=" font-weight:bold;">usb/data_out_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.636</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C63[2][A]</td>
<td>usb/data_out_29_s0/CLK</td>
</tr>
<tr>
<td>22.325</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C63[2][A]</td>
<td>usb/data_out_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.319, 23.117%; route: 20.633, 75.484%; tC2Q: 0.382, 1.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.889%; route: 1.954, 74.111%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/data_out_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
</tr>
<tr>
<td>5.135</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/I0</td>
</tr>
<tr>
<td>5.691</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>7.786</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>cpu_1/n2122_s5/I0</td>
</tr>
<tr>
<td>8.051</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s5/F</td>
</tr>
<tr>
<td>9.445</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][A]</td>
<td>cpu_1/ALUInB_1_s5/I2</td>
</tr>
<tr>
<td>9.708</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>9.900</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[0][B]</td>
<td>cpu_1/ALUInB_1_s3/I1</td>
</tr>
<tr>
<td>10.163</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C49[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s3/F</td>
</tr>
<tr>
<td>11.654</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C54[2][A]</td>
<td>cpu_1/ALUInB_1_s2/I0</td>
</tr>
<tr>
<td>12.034</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>89</td>
<td>R18C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s2/F</td>
</tr>
<tr>
<td>14.118</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C53[1][A]</td>
<td>cpu_1/cpu_alu/n54_s2/I2</td>
</tr>
<tr>
<td>14.644</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R2C53[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n54_s2/F</td>
</tr>
<tr>
<td>15.967</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td>ppu_inst/n33493_s20/I1</td>
</tr>
<tr>
<td>16.429</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s20/F</td>
</tr>
<tr>
<td>16.566</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[3][B]</td>
<td>ppu_inst/n33493_s14/I1</td>
</tr>
<tr>
<td>16.981</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C51[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s14/F</td>
</tr>
<tr>
<td>17.141</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td>ppu_inst/n33493_s9/I2</td>
</tr>
<tr>
<td>17.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s9/F</td>
</tr>
<tr>
<td>17.950</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][B]</td>
<td>ppu_inst/n33493_s5/I1</td>
</tr>
<tr>
<td>18.411</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C51[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s5/F</td>
</tr>
<tr>
<td>18.796</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[2][B]</td>
<td>ppu_inst/n33493_s4/I0</td>
</tr>
<tr>
<td>19.258</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R14C48[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33493_s4/F</td>
</tr>
<tr>
<td>21.404</td>
<td>2.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>ppu_inst/n33491_s5/I1</td>
</tr>
<tr>
<td>21.920</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s5/F</td>
</tr>
<tr>
<td>23.569</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[1][B]</td>
<td>flashController/n7_s4/I2</td>
</tr>
<tr>
<td>23.831</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R23C47[1][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s4/F</td>
</tr>
<tr>
<td>24.786</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][B]</td>
<td>bu/n220_s6/I1</td>
</tr>
<tr>
<td>25.248</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>71</td>
<td>R30C48[0][B]</td>
<td style=" background: #97FFFF;">bu/n220_s6/F</td>
</tr>
<tr>
<td>27.893</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[0][A]</td>
<td>usb/data_out_9_s3/I2</td>
</tr>
<tr>
<td>28.409</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C58[0][A]</td>
<td style=" background: #97FFFF;">usb/data_out_9_s3/F</td>
</tr>
<tr>
<td>29.955</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C62[0][A]</td>
<td style=" font-weight:bold;">usb/data_out_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C62[0][A]</td>
<td>usb/data_out_22_s0/CLK</td>
</tr>
<tr>
<td>22.329</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C62[0][A]</td>
<td>usb/data_out_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.319, 23.121%; route: 20.628, 75.479%; tC2Q: 0.382, 1.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.470</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C63[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C63[0][A]</td>
<td>usb/usb_host/ukp/conct_19_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_19_s0</td>
</tr>
<tr>
<td>502.675</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C63[0][A]</td>
<td>usb/usb_host/ukp/conct_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 86.789%; tC2Q: 0.144, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.470</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C63[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C63[0][B]</td>
<td>usb/usb_host/ukp/conct_20_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_20_s0</td>
</tr>
<tr>
<td>502.675</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C63[0][B]</td>
<td>usb/usb_host/ukp/conct_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 86.789%; tC2Q: 0.144, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.470</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C63[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C63[1][A]</td>
<td>usb/usb_host/ukp/conct_21_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_21_s0</td>
</tr>
<tr>
<td>502.675</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C63[1][A]</td>
<td>usb/usb_host/ukp/conct_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 86.789%; tC2Q: 0.144, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.470</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C63[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C63[1][B]</td>
<td>usb/usb_host/ukp/conct_22_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_22_s0</td>
</tr>
<tr>
<td>502.675</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C63[1][B]</td>
<td>usb/usb_host/ukp/conct_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 86.789%; tC2Q: 0.144, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.470</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C63[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C63[2][A]</td>
<td>usb/usb_host/ukp/conct_23_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_23_s0</td>
</tr>
<tr>
<td>502.675</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C63[2][A]</td>
<td>usb/usb_host/ukp/conct_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 86.789%; tC2Q: 0.144, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/ukprdyd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.479</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C59[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/ukprdyd_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.715</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C59[0][A]</td>
<td>usb/usb_host/ukp/ukprdyd_s0/CLK</td>
</tr>
<tr>
<td>502.750</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/ukprdyd_s0</td>
</tr>
<tr>
<td>502.681</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C59[0][A]</td>
<td>usb/usb_host/ukp/ukprdyd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.955, 86.891%; tC2Q: 0.144, 13.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.679</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/ukprdy_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.477</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/ukprdy_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.713</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[0][A]</td>
<td>usb/usb_host/ukp/ukprdy_s0/CLK</td>
</tr>
<tr>
<td>502.748</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/ukprdy_s0</td>
</tr>
<tr>
<td>502.679</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C59[0][A]</td>
<td>usb/usb_host/ukp/ukprdy_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.953, 86.870%; tC2Q: 0.144, 13.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/dpi_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.484</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT23[A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/dpi_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.720</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT23[A]</td>
<td>usb/usb_host/ukp/dpi_s0/CLK</td>
</tr>
<tr>
<td>502.755</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/dpi_s0</td>
</tr>
<tr>
<td>502.686</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT23[A]</td>
<td>usb/usb_host/ukp/dpi_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.340</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.960, 86.954%; tC2Q: 0.144, 13.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.725, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.470</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C60[3][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C60[3][A]</td>
<td>usb/usb_host/ukp/conct_0_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_0_s0</td>
</tr>
<tr>
<td>502.671</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C60[3][A]</td>
<td>usb/usb_host/ukp/conct_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 86.789%; tC2Q: 0.144, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.470</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C60[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C60[0][A]</td>
<td>usb/usb_host/ukp/conct_1_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_1_s0</td>
</tr>
<tr>
<td>502.671</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C60[0][A]</td>
<td>usb/usb_host/ukp/conct_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 86.789%; tC2Q: 0.144, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.470</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C60[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C60[0][B]</td>
<td>usb/usb_host/ukp/conct_2_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_2_s0</td>
</tr>
<tr>
<td>502.671</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C60[0][B]</td>
<td>usb/usb_host/ukp/conct_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 86.789%; tC2Q: 0.144, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.470</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C60[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C60[1][A]</td>
<td>usb/usb_host/ukp/conct_3_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_3_s0</td>
</tr>
<tr>
<td>502.671</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C60[1][A]</td>
<td>usb/usb_host/ukp/conct_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 86.789%; tC2Q: 0.144, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.470</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C60[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C60[1][B]</td>
<td>usb/usb_host/ukp/conct_4_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_4_s0</td>
</tr>
<tr>
<td>502.671</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C60[1][B]</td>
<td>usb/usb_host/ukp/conct_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 86.789%; tC2Q: 0.144, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.470</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C60[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C60[2][A]</td>
<td>usb/usb_host/ukp/conct_5_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_5_s0</td>
</tr>
<tr>
<td>502.671</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C60[2][A]</td>
<td>usb/usb_host/ukp/conct_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 86.789%; tC2Q: 0.144, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.470</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C60[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C60[2][B]</td>
<td>usb/usb_host/ukp/conct_6_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_6_s0</td>
</tr>
<tr>
<td>502.671</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C60[2][B]</td>
<td>usb/usb_host/ukp/conct_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 86.789%; tC2Q: 0.144, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.470</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C62[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C62[0][A]</td>
<td>usb/usb_host/ukp/conct_13_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_13_s0</td>
</tr>
<tr>
<td>502.671</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C62[0][A]</td>
<td>usb/usb_host/ukp/conct_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 86.789%; tC2Q: 0.144, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.470</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C62[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C62[0][B]</td>
<td>usb/usb_host/ukp/conct_14_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_14_s0</td>
</tr>
<tr>
<td>502.671</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C62[0][B]</td>
<td>usb/usb_host/ukp/conct_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 86.789%; tC2Q: 0.144, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.470</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C62[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C62[1][A]</td>
<td>usb/usb_host/ukp/conct_15_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_15_s0</td>
</tr>
<tr>
<td>502.671</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C62[1][A]</td>
<td>usb/usb_host/ukp/conct_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 86.789%; tC2Q: 0.144, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.470</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C62[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C62[1][B]</td>
<td>usb/usb_host/ukp/conct_16_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_16_s0</td>
</tr>
<tr>
<td>502.671</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C62[1][B]</td>
<td>usb/usb_host/ukp/conct_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 86.789%; tC2Q: 0.144, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.470</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C62[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C62[2][A]</td>
<td>usb/usb_host/ukp/conct_17_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_17_s0</td>
</tr>
<tr>
<td>502.671</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C62[2][A]</td>
<td>usb/usb_host/ukp/conct_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 86.789%; tC2Q: 0.144, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.470</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C62[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C62[2][B]</td>
<td>usb/usb_host/ukp/conct_18_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_18_s0</td>
</tr>
<tr>
<td>502.671</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C62[2][B]</td>
<td>usb/usb_host/ukp/conct_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 86.789%; tC2Q: 0.144, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/save_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.475</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/save_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.707</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[1][A]</td>
<td>usb/usb_host/ukp/save_s0/CLK</td>
</tr>
<tr>
<td>502.742</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/save_s0</td>
</tr>
<tr>
<td>502.673</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C60[1][A]</td>
<td>usb/usb_host/ukp/save_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.327</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.951, 86.849%; tC2Q: 0.144, 13.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.470</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C61[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.701</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C61[0][A]</td>
<td>usb/usb_host/ukp/conct_7_s0/CLK</td>
</tr>
<tr>
<td>502.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_7_s0</td>
</tr>
<tr>
<td>502.667</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C61[0][A]</td>
<td>usb/usb_host/ukp/conct_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 86.789%; tC2Q: 0.144, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.470</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C61[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.701</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C61[0][B]</td>
<td>usb/usb_host/ukp/conct_8_s0/CLK</td>
</tr>
<tr>
<td>502.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_8_s0</td>
</tr>
<tr>
<td>502.667</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C61[0][B]</td>
<td>usb/usb_host/ukp/conct_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 86.789%; tC2Q: 0.144, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.470</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C61[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.701</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C61[1][A]</td>
<td>usb/usb_host/ukp/conct_9_s0/CLK</td>
</tr>
<tr>
<td>502.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_9_s0</td>
</tr>
<tr>
<td>502.667</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C61[1][A]</td>
<td>usb/usb_host/ukp/conct_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 86.789%; tC2Q: 0.144, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.378</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.151</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.583</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>7.280</td>
<td>3.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.990</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>4.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td>4.245</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.432, 8.824%; route: 4.087, 83.373%; tC2Q: 0.382, 7.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.029</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.378</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.151</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.583</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>7.274</td>
<td>3.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.990</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>4.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td>4.245</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.432, 8.834%; route: 4.081, 83.354%; tC2Q: 0.382, 7.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.378</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.151</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.583</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>7.239</td>
<td>3.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.990</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>4.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td>4.245</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.432, 8.898%; route: 4.046, 83.233%; tC2Q: 0.382, 7.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.378</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.151</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.583</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>7.280</td>
<td>3.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.431</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>6.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td>6.243</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.432, 8.824%; route: 4.087, 83.373%; tC2Q: 0.382, 7.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.378</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.151</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.583</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>7.274</td>
<td>3.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.431</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>6.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td>6.243</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.432, 8.834%; route: 4.081, 83.354%; tC2Q: 0.382, 7.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.378</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.151</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.583</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>7.239</td>
<td>3.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.431</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>6.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td>6.243</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.432, 8.898%; route: 4.046, 83.233%; tC2Q: 0.382, 7.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/cond_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.991</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.064</td>
<td>2.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C61[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/cond_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.235</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C61[1][B]</td>
<td>usb/usb_host/ukp/cond_s0/CLK</td>
</tr>
<tr>
<td>87.200</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/cond_s0</td>
</tr>
<tr>
<td>86.853</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C61[1][B]</td>
<td>usb/usb_host/ukp/cond_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.279</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.074, 84.946%; tC2Q: 0.368, 15.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.991</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.068</td>
<td>2.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C61[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.243</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[0][A]</td>
<td>usb/usb_host/ukp/pc_3_s1/CLK</td>
</tr>
<tr>
<td>87.208</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
<tr>
<td>86.861</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C61[0][A]</td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.078, 84.969%; tC2Q: 0.368, 15.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.916, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.859</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.991</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.066</td>
<td>2.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C61[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.241</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C61[2][B]</td>
<td>usb/usb_host/ukp/pc_4_s1/CLK</td>
</tr>
<tr>
<td>87.206</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
<tr>
<td>86.859</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C61[2][B]</td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.285</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.076, 84.958%; tC2Q: 0.368, 15.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.859</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.991</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.066</td>
<td>2.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C61[3][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.241</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C61[3][A]</td>
<td>usb/usb_host/ukp/pc_5_s1/CLK</td>
</tr>
<tr>
<td>87.206</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
<tr>
<td>86.859</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C61[3][A]</td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.285</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.076, 84.958%; tC2Q: 0.368, 15.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.859</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.991</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.066</td>
<td>2.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C61[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.241</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C61[1][B]</td>
<td>usb/usb_host/ukp/pc_6_s1/CLK</td>
</tr>
<tr>
<td>87.206</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
<tr>
<td>86.859</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C61[1][B]</td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.285</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.076, 84.958%; tC2Q: 0.368, 15.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.991</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.068</td>
<td>2.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C61[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.243</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[1][A]</td>
<td>usb/usb_host/ukp/pc_8_s1/CLK</td>
</tr>
<tr>
<td>87.208</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_8_s1</td>
</tr>
<tr>
<td>86.861</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C61[1][A]</td>
<td>usb/usb_host/ukp/pc_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.078, 84.969%; tC2Q: 0.368, 15.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.916, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.859</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.991</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.066</td>
<td>2.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C61[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.241</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C61[1][A]</td>
<td>usb/usb_host/ukp/pc_9_s1/CLK</td>
</tr>
<tr>
<td>87.206</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_9_s1</td>
</tr>
<tr>
<td>86.859</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C61[1][A]</td>
<td>usb/usb_host/ukp/pc_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.285</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.076, 84.958%; tC2Q: 0.368, 15.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.991</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.096</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C61[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.274</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C61[1][B]</td>
<td>usb/usb_host/ukp/bitadr_4_s3/CLK</td>
</tr>
<tr>
<td>87.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
<tr>
<td>86.891</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C61[1][B]</td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.105, 85.138%; tC2Q: 0.368, 14.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_6_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.991</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.096</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C61[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_6_s6/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.274</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C61[1][A]</td>
<td>usb/usb_host/ukp/bitadr_6_s6/CLK</td>
</tr>
<tr>
<td>87.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_6_s6</td>
</tr>
<tr>
<td>86.891</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C61[1][A]</td>
<td>usb/usb_host/ukp/bitadr_6_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.105, 85.138%; tC2Q: 0.368, 14.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.991</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.096</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C61[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.274</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C61[0][B]</td>
<td>usb/usb_host/ukp/bitadr_2_s1/CLK</td>
</tr>
<tr>
<td>87.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
<tr>
<td>86.891</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C61[0][B]</td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.105, 85.138%; tC2Q: 0.368, 14.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/nak_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.991</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.064</td>
<td>2.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C60[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/nak_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.245</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C60[0][A]</td>
<td>usb/usb_host/ukp/nak_s1/CLK</td>
</tr>
<tr>
<td>87.210</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/nak_s1</td>
</tr>
<tr>
<td>86.862</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C60[0][A]</td>
<td>usb/usb_host/ukp/nak_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.288</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.074, 84.946%; tC2Q: 0.368, 15.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.917, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.991</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.064</td>
<td>2.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C62[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.245</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C62[0][B]</td>
<td>usb/usb_host/ukp/state_0_s0/CLK</td>
</tr>
<tr>
<td>87.210</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
<tr>
<td>86.862</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C62[0][B]</td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.288</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.074, 84.946%; tC2Q: 0.368, 15.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.917, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/mbit_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.991</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.052</td>
<td>2.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C62[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/mbit_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.233</td>
<td>1.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C62[1][A]</td>
<td>usb/usb_host/ukp/mbit_0_s1/CLK</td>
</tr>
<tr>
<td>87.198</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/mbit_0_s1</td>
</tr>
<tr>
<td>86.850</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C62[1][A]</td>
<td>usb/usb_host/ukp/mbit_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.062, 84.873%; tC2Q: 0.368, 15.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.905, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.991</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.052</td>
<td>2.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C60[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.233</td>
<td>1.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C60[2][A]</td>
<td>usb/usb_host/ukp/timing_0_s0/CLK</td>
</tr>
<tr>
<td>87.198</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
<tr>
<td>86.850</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C60[2][A]</td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.062, 84.873%; tC2Q: 0.368, 15.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.905, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.991</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.052</td>
<td>2.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C60[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.233</td>
<td>1.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C60[1][A]</td>
<td>usb/usb_host/ukp/timing_1_s0/CLK</td>
</tr>
<tr>
<td>87.198</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
<tr>
<td>86.850</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C60[1][A]</td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.062, 84.873%; tC2Q: 0.368, 15.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.905, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.991</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.052</td>
<td>2.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C60[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.233</td>
<td>1.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C60[1][B]</td>
<td>usb/usb_host/ukp/timing_2_s0/CLK</td>
</tr>
<tr>
<td>87.198</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
<tr>
<td>86.850</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C60[1][B]</td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.062, 84.873%; tC2Q: 0.368, 15.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.905, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.378</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.151</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.583</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>7.239</td>
<td>3.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>22.343</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>22.190</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.432, 8.898%; route: 4.046, 83.233%; tC2Q: 0.382, 7.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.228</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.378</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.151</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.583</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>7.274</td>
<td>3.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>22.381</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>22.228</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.432, 8.834%; route: 4.081, 83.354%; tC2Q: 0.382, 7.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.378</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.761</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.151</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.583</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>7.280</td>
<td>3.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>22.395</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>22.242</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.432, 8.824%; route: 4.087, 83.373%; tC2Q: 0.382, 7.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.975, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.446</td>
<td>0.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C60[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/ug_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.685</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C60[0][B]</td>
<td>usb/usb_host/ukp/ug_s0/CLK</td>
</tr>
<tr>
<td>502.720</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
<tr>
<td>502.667</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C60[0][B]</td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.922, 86.492%; tC2Q: 0.144, 13.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.446</td>
<td>0.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C62[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.685</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C62[0][A]</td>
<td>usb/usb_host/ukp/state_3_s0/CLK</td>
</tr>
<tr>
<td>502.720</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_3_s0</td>
</tr>
<tr>
<td>502.667</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C62[0][A]</td>
<td>usb/usb_host/ukp/state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.922, 86.492%; tC2Q: 0.144, 13.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.477</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C60[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C60[2][A]</td>
<td>usb/usb_host/ukp/bitadr_0_s3/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
<tr>
<td>502.691</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C60[2][A]</td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.953, 86.870%; tC2Q: 0.144, 13.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.477</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C60[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C60[1][B]</td>
<td>usb/usb_host/ukp/bitadr_1_s3/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
<tr>
<td>502.691</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C60[1][B]</td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.953, 86.870%; tC2Q: 0.144, 13.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.479</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C60[3][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.711</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C60[3][A]</td>
<td>usb/usb_host/ukp/bitadr_3_s3/CLK</td>
</tr>
<tr>
<td>502.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
<tr>
<td>502.693</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C60[3][A]</td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.330</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.955, 86.891%; tC2Q: 0.144, 13.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/inst_ready_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.475</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/inst_ready_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.707</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[0][A]</td>
<td>usb/usb_host/ukp/inst_ready_s4/CLK</td>
</tr>
<tr>
<td>502.742</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/inst_ready_s4</td>
</tr>
<tr>
<td>502.689</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C60[0][A]</td>
<td>usb/usb_host/ukp/inst_ready_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.327</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.951, 86.849%; tC2Q: 0.144, 13.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/connected_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.475</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C62[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/connected_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.707</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C62[1][A]</td>
<td>usb/usb_host/ukp/connected_s3/CLK</td>
</tr>
<tr>
<td>502.742</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/connected_s3</td>
</tr>
<tr>
<td>502.689</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C62[1][A]</td>
<td>usb/usb_host/ukp/connected_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.327</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.951, 86.849%; tC2Q: 0.144, 13.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.477</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C60[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C60[0][B]</td>
<td>usb/usb_host/ukp/bitadr_5_s1/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
<tr>
<td>502.691</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C60[0][B]</td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.953, 86.870%; tC2Q: 0.144, 13.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.670</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.458</td>
<td>0.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C63[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.688</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C63[0][A]</td>
<td>usb/usb_host/ukp/state_1_s0/CLK</td>
</tr>
<tr>
<td>502.723</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_1_s0</td>
</tr>
<tr>
<td>502.670</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C63[0][A]</td>
<td>usb/usb_host/ukp/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.308</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.934, 86.642%; tC2Q: 0.144, 13.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.670</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.458</td>
<td>0.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C63[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.688</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C63[1][B]</td>
<td>usb/usb_host/ukp/state_2_s0/CLK</td>
</tr>
<tr>
<td>502.723</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_2_s0</td>
</tr>
<tr>
<td>502.670</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C63[1][B]</td>
<td>usb/usb_host/ukp/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.308</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.934, 86.642%; tC2Q: 0.144, 13.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.461</td>
<td>0.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C60[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.690</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C60[0][B]</td>
<td>usb/usb_host/ukp/pc_0_s1/CLK</td>
</tr>
<tr>
<td>502.725</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_0_s1</td>
</tr>
<tr>
<td>502.672</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C60[0][B]</td>
<td>usb/usb_host/ukp/pc_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.937, 86.673%; tC2Q: 0.144, 13.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.461</td>
<td>0.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C60[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.690</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C60[1][A]</td>
<td>usb/usb_host/ukp/pc_1_s1/CLK</td>
</tr>
<tr>
<td>502.725</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
<tr>
<td>502.672</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C60[1][A]</td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.937, 86.673%; tC2Q: 0.144, 13.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.461</td>
<td>0.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C60[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.690</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C60[0][A]</td>
<td>usb/usb_host/ukp/pc_2_s1/CLK</td>
</tr>
<tr>
<td>502.725</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
<tr>
<td>502.672</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C60[0][A]</td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.937, 86.673%; tC2Q: 0.144, 13.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.461</td>
<td>0.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C60[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.690</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C60[1][B]</td>
<td>usb/usb_host/ukp/pc_7_s1/CLK</td>
</tr>
<tr>
<td>502.725</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_7_s1</td>
</tr>
<tr>
<td>502.672</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C60[1][B]</td>
<td>usb/usb_host/ukp/pc_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.937, 86.673%; tC2Q: 0.144, 13.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.477</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C61[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C61[1][B]</td>
<td>usb/usb_host/ukp/bitadr_4_s3/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
<tr>
<td>502.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C61[1][B]</td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.953, 86.870%; tC2Q: 0.144, 13.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_6_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.477</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C61[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_6_s6/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C61[1][A]</td>
<td>usb/usb_host/ukp/bitadr_6_s6/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_6_s6</td>
</tr>
<tr>
<td>502.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C61[1][A]</td>
<td>usb/usb_host/ukp/bitadr_6_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.953, 86.870%; tC2Q: 0.144, 13.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.477</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C61[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C61[0][B]</td>
<td>usb/usb_host/ukp/bitadr_2_s1/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
<tr>
<td>502.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C61[0][B]</td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.953, 86.870%; tC2Q: 0.144, 13.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.666</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/nak_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.458</td>
<td>0.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C60[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/nak_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.684</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C60[0][A]</td>
<td>usb/usb_host/ukp/nak_s1/CLK</td>
</tr>
<tr>
<td>502.719</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/nak_s1</td>
</tr>
<tr>
<td>502.666</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C60[0][A]</td>
<td>usb/usb_host/ukp/nak_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.934, 86.642%; tC2Q: 0.144, 13.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/mbit_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.450</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C62[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/mbit_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.676</td>
<td>0.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C62[1][A]</td>
<td>usb/usb_host/ukp/mbit_0_s1/CLK</td>
</tr>
<tr>
<td>502.711</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/mbit_0_s1</td>
</tr>
<tr>
<td>502.658</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C62[1][A]</td>
<td>usb/usb_host/ukp/mbit_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.926, 86.542%; tC2Q: 0.144, 13.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.682, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.450</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C60[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.676</td>
<td>0.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C60[2][A]</td>
<td>usb/usb_host/ukp/timing_0_s0/CLK</td>
</tr>
<tr>
<td>502.711</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
<tr>
<td>502.658</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C60[2][A]</td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.926, 86.542%; tC2Q: 0.144, 13.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.682, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.450</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C60[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.676</td>
<td>0.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C60[1][A]</td>
<td>usb/usb_host/ukp/timing_1_s0/CLK</td>
</tr>
<tr>
<td>502.711</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
<tr>
<td>502.658</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C60[1][A]</td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.926, 86.542%; tC2Q: 0.144, 13.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.682, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.450</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C60[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.676</td>
<td>0.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C60[1][B]</td>
<td>usb/usb_host/ukp/timing_2_s0/CLK</td>
</tr>
<tr>
<td>502.711</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
<tr>
<td>502.658</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C60[1][B]</td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.926, 86.542%; tC2Q: 0.144, 13.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.682, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.666</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.458</td>
<td>0.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C62[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.684</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C62[0][B]</td>
<td>usb/usb_host/ukp/state_0_s0/CLK</td>
</tr>
<tr>
<td>502.719</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
<tr>
<td>502.666</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C62[0][B]</td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.934, 86.642%; tC2Q: 0.144, 13.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.666</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.460</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C61[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.684</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C61[2][B]</td>
<td>usb/usb_host/ukp/pc_4_s1/CLK</td>
</tr>
<tr>
<td>502.719</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
<tr>
<td>502.666</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C61[2][B]</td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.935, 86.657%; tC2Q: 0.144, 13.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.666</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2098</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.524</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2287</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.460</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C61[3][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.684</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C61[3][A]</td>
<td>usb/usb_host/ukp/pc_5_s1/CLK</td>
</tr>
<tr>
<td>502.719</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
<tr>
<td>502.666</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C61[3][A]</td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.935, 86.657%; tC2Q: 0.144, 13.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_1_data_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_1_data_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_1_data_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_2_data_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_2_data_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_2_data_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>programMemory_inst/BRAM_2/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>programMemory_inst/BRAM_2/dpb_inst_0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>programMemory_inst/BRAM_2/dpb_inst_0/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ppu_inst/attributes_Buffer/dpx9b_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>ppu_inst/attributes_Buffer/dpx9b_inst_0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>ppu_inst/attributes_Buffer/dpx9b_inst_0/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>programMemory_inst/BRAM_3/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>programMemory_inst/BRAM_3/dpb_inst_0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>programMemory_inst/BRAM_3/dpb_inst_0/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ppu_inst/fifo_data/fifo_sc_inst/gowin_add_SDPB_mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>ppu_inst/fifo_data/fifo_sc_inst/gowin_add_SDPB_mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>ppu_inst/fifo_data/fifo_sc_inst/gowin_add_SDPB_mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.757</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.757</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ppu_inst/fifo_data/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.618</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>ppu_inst/fifo_data/fifo_sc_inst/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>ppu_inst/fifo_data/fifo_sc_inst/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.757</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.757</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ppu_inst/fifo_address/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.618</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>ppu_inst/fifo_address/fifo_sc_inst/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>ppu_inst/fifo_address/fifo_sc_inst/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.757</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.757</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ppu_inst/text_Buffer/dpx9b_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.618</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>ppu_inst/text_Buffer/dpx9b_inst_0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>ppu_inst/text_Buffer/dpx9b_inst_0/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2287</td>
<td>reset</td>
<td>-2.544</td>
<td>2.476</td>
</tr>
<tr>
<td>2098</td>
<td>clk_d</td>
<td>-7.728</td>
<td>1.985</td>
</tr>
<tr>
<td>1328</td>
<td>clk_p</td>
<td>-6.605</td>
<td>2.130</td>
</tr>
<tr>
<td>518</td>
<td>imm_j[11]</td>
<td>8.138</td>
<td>3.617</td>
</tr>
<tr>
<td>517</td>
<td>imm_j[15]</td>
<td>7.698</td>
<td>3.186</td>
</tr>
<tr>
<td>313</td>
<td>clk_usb</td>
<td>-2.477</td>
<td>1.975</td>
</tr>
<tr>
<td>273</td>
<td>EXMEM_ALUOut_31_11</td>
<td>8.557</td>
<td>3.113</td>
</tr>
<tr>
<td>261</td>
<td>imm_j[1]</td>
<td>8.188</td>
<td>2.820</td>
</tr>
<tr>
<td>261</td>
<td>imm_j[16]</td>
<td>8.256</td>
<td>3.053</td>
</tr>
<tr>
<td>216</td>
<td>dataOutTxt[1]</td>
<td>-1.554</td>
<td>2.655</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C9</td>
<td>79.17%</td>
</tr>
<tr>
<td>R14C49</td>
<td>76.39%</td>
</tr>
<tr>
<td>R14C11</td>
<td>73.61%</td>
</tr>
<tr>
<td>R13C55</td>
<td>72.22%</td>
</tr>
<tr>
<td>R15C12</td>
<td>72.22%</td>
</tr>
<tr>
<td>R9C8</td>
<td>72.22%</td>
</tr>
<tr>
<td>R16C12</td>
<td>70.83%</td>
</tr>
<tr>
<td>R15C9</td>
<td>70.83%</td>
</tr>
<tr>
<td>R15C4</td>
<td>70.83%</td>
</tr>
<tr>
<td>R13C7</td>
<td>70.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
