Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 13:29:10 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/fir_hilb/fir_hilb_ED97_2_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 Delay1No4_instance/Y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Subtract_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.786ns (25.281%)  route 2.323ns (74.719%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.446ns = ( 6.446 - 4.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 1.167ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.779ns (routing 1.060ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.607     0.607 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.607    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.930    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.958 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1888, routed)        2.027     2.985    Delay1No4_instance/clk_IBUF_BUFG
    SLICE_X113Y345       FDCE                                         r  Delay1No4_instance/Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y345       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.064 r  Delay1No4_instance/Y_reg[4]/Q
                         net (fo=4, routed)           0.372     3.436    Delay1No4_instance/Q[4]
    SLICE_X112Y340       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     3.582 r  Delay1No4_instance/geqOp_carry_i_14/O
                         net (fo=1, routed)           0.010     3.592    Subtract_impl_instance/FPAddSubOp_instance/S[2]
    SLICE_X112Y340       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.747 r  Subtract_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.773    Subtract_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X112Y341       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.788 r  Subtract_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.814    Subtract_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X112Y342       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.866 r  Subtract_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.329     4.195    Delay1No5_instance/CO[0]
    SLICE_X111Y340       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     4.306 r  Delay1No5_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.376     4.682    Delay1No4_instance/Y_reg[23]_0[0]
    SLICE_X113Y340       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     4.733 r  Delay1No4_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.145     4.878    Delay1No4_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X113Y341       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     4.929 r  Delay1No4_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=34, routed)          0.429     5.358    Delay1No5_instance/shiftVal__5[0]
    SLICE_X110Y338       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     5.394 r  Delay1No5_instance/shiftedFracY_d1[17]_i_3/O
                         net (fo=5, routed)           0.261     5.655    Delay1No5_instance/shiftedFracY_d1_reg[38][4]
    SLICE_X107Y341       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     5.745 r  Delay1No5_instance/shiftedFracY_d1[5]_i_1/O
                         net (fo=2, routed)           0.349     6.094    Subtract_impl_instance/FPAddSubOp_instance/level4[5]
    SLICE_X106Y339       FDRE                                         r  Subtract_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AV14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.356     4.356 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.356    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.356 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.643    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.667 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1888, routed)        1.779     6.446    Subtract_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X106Y339       FDRE                                         r  Subtract_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]/C
                         clock pessimism              0.433     6.879    
                         clock uncertainty           -0.035     6.844    
    SLICE_X106Y339       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     6.869    Subtract_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          6.869    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                  0.775    




