<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="sevSegDeconer.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="afficheur.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="afficheur.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="afficheur.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="afficheur.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="afficheur.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="afficheur.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="afficheur.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="afficheur.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="afficheur.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="afficheur.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="afficheur.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="afficheur.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="afficheur.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="afficheur.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="afficheur.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="afficheur.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="afficheur.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="afficheur.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="afficheur.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="afficheur.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="afficheur.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="afficheur.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="afficheur.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="afficheur_envsettings.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="afficheur_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="afficheur_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="afficheur_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="afficheur_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="afficheur_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="afficheur_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="afficheur_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="afficheur_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="afficheur_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="afficheur_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="afficheur_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="afficheur_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="afficheur_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="afficheur_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="afficheur_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="afficheur_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_bench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_bench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1473693319" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1473693319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473694182" xil_pn:in_ck="6363622650747676908" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1473694182">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="afficheur.vhd"/>
      <outfile xil_pn:name="test_bench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1473694065" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4057441380355219979" xil_pn:start_ts="1473694065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473694065" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8032635473286846665" xil_pn:start_ts="1473694065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473693319" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5962122285583739417" xil_pn:start_ts="1473693319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473694182" xil_pn:in_ck="6363622650747676908" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1473694182">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="afficheur.vhd"/>
      <outfile xil_pn:name="test_bench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1473694186" xil_pn:in_ck="6363622650747676908" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8176911502424306772" xil_pn:start_ts="1473694182">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_bench_beh.prj"/>
      <outfile xil_pn:name="test_bench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1473695397" xil_pn:in_ck="-9135611145452301362" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="189401424732269657" xil_pn:start_ts="1473695396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_bench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1473693751" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1473693751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473693751" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8358377910163675374" xil_pn:start_ts="1473693751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473693751" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5962122285583739417" xil_pn:start_ts="1473693751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473693751" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1473693751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473693751" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2930116407849047024" xil_pn:start_ts="1473693751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473693751" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1473693751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473693751" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8796884471719091741" xil_pn:start_ts="1473693751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473693758" xil_pn:in_ck="1081119215738252317" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8374167528362357962" xil_pn:start_ts="1473693751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="afficheur.lso"/>
      <outfile xil_pn:name="afficheur.ngc"/>
      <outfile xil_pn:name="afficheur.ngr"/>
      <outfile xil_pn:name="afficheur.prj"/>
      <outfile xil_pn:name="afficheur.stx"/>
      <outfile xil_pn:name="afficheur.syr"/>
      <outfile xil_pn:name="afficheur.xst"/>
      <outfile xil_pn:name="afficheur_vhdl.prj"/>
      <outfile xil_pn:name="afficheur_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1473686269" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1240317073166559813" xil_pn:start_ts="1473686269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473694030" xil_pn:in_ck="1081119215738243571" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8466952204067697990" xil_pn:start_ts="1473694025">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="afficheur.bld"/>
      <outfile xil_pn:name="afficheur.ngd"/>
      <outfile xil_pn:name="afficheur_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1473694034" xil_pn:in_ck="1081119215738243572" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1473694030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="afficheur.pcf"/>
      <outfile xil_pn:name="afficheur_map.map"/>
      <outfile xil_pn:name="afficheur_map.mrp"/>
      <outfile xil_pn:name="afficheur_map.ncd"/>
      <outfile xil_pn:name="afficheur_map.ngm"/>
      <outfile xil_pn:name="afficheur_map.xrpt"/>
      <outfile xil_pn:name="afficheur_summary.xml"/>
      <outfile xil_pn:name="afficheur_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1473694045" xil_pn:in_ck="-518649508326935795" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1473694034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="afficheur.ncd"/>
      <outfile xil_pn:name="afficheur.pad"/>
      <outfile xil_pn:name="afficheur.par"/>
      <outfile xil_pn:name="afficheur.ptwx"/>
      <outfile xil_pn:name="afficheur.unroutes"/>
      <outfile xil_pn:name="afficheur.xpi"/>
      <outfile xil_pn:name="afficheur_pad.csv"/>
      <outfile xil_pn:name="afficheur_pad.txt"/>
      <outfile xil_pn:name="afficheur_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1473694940" xil_pn:in_ck="1081119215738243440" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1473694920">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="afficheur.bgn"/>
      <outfile xil_pn:name="afficheur.bit"/>
      <outfile xil_pn:name="afficheur.drc"/>
      <outfile xil_pn:name="afficheur.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1473694045" xil_pn:in_ck="1081119215738243440" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1473694042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="afficheur.twr"/>
      <outfile xil_pn:name="afficheur.twx"/>
    </transform>
  </transforms>

</generated_project>
