#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
# (A) Global Parameters
#======================================================
set DESIGN "ISP"
ISP
set CYCLE 3
3
set INPUT_DLY [expr 0.5*$CYCLE]
1.5
set OUTPUT_DLY [expr 0.5*$CYCLE]
1.5
#======================================================
# (B) Read RTL Code
#======================================================
# (B-1) analyze + elaborate
set hdlin_auto_save_templates TRUE
TRUE
analyze -f sverilog "../01_RTL/${DESIGN}.v"
Running PRESTO HDLC
Compiling source file ../01_RTL/ISP.v
Presto compilation completed successfully.
Loading db file '/RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_generic_core_ss1p62v125c.db'
Loading db file '/RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_generic_core_ff1p98vm40c.db'
Loading db file '/RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_t33_generic_io_ss1p62v125c.db'
Loading db file '/RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_t33_generic_io_tt1p8v25c.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
1
elaborate $DESIGN  
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/standard.sldb'
  Loading link library 'fsa0m_a_generic_core_ss1p62v125c'
  Loading link library 'fsa0m_a_generic_core_ff1p98vm40c'
  Loading link library 'fsa0m_a_t33_generic_io_ss1p62v125c'
  Loading link library 'fsa0m_a_t33_generic_io_tt1p8v25c'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ../01_RTL/ISP.v:2007: signed to unsigned assignment occurs. (VER-318)
Warning:  ../01_RTL/ISP.v:2008: signed to unsigned assignment occurs. (VER-318)
Warning:  ../01_RTL/ISP.v:2009: signed to unsigned assignment occurs. (VER-318)
Warning:  ../01_RTL/ISP.v:2010: signed to unsigned assignment occurs. (VER-318)
Warning:  ../01_RTL/ISP.v:2018: signed to unsigned assignment occurs. (VER-318)
Warning:  ../01_RTL/ISP.v:2019: signed to unsigned assignment occurs. (VER-318)
Warning:  ../01_RTL/ISP.v:2020: signed to unsigned assignment occurs. (VER-318)
Warning:  ../01_RTL/ISP.v:2021: signed to unsigned assignment occurs. (VER-318)
Warning:  ../01_RTL/ISP.v:2031: signed to unsigned assignment occurs. (VER-318)
Warning:  ../01_RTL/ISP.v:1870: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../01_RTL/ISP.v:1896: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 332 in file
        '../01_RTL/ISP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           333            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 372 in file
        '../01_RTL/ISP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           373            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 443 in file
        '../01_RTL/ISP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           449            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 519 in file
        '../01_RTL/ISP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           529            |     no/auto      |
===============================================

Statistics for case statements in always block at line 732 in file
        '../01_RTL/ISP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           741            |     no/auto      |
===============================================

Statistics for case statements in always block at line 1366 in file
        '../01_RTL/ISP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1388           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1866 in file
        '../01_RTL/ISP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1870           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1892 in file
        '../01_RTL/ISP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1896           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine ISP line 201 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    flag_pic_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 214 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    zero_flag_reg    | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 225 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   focus_store_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 254 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    flag_temp_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 262 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| exposure_store_reg  | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 273 in file
                '../01_RTL/ISP.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| avg_min_max_store_reg | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
        in routine ISP line 300 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       RGB_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 323 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     out_AXI_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 365 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 412 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  gray_add_out_reg   | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 426 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   gray_add_a_reg    | Flip-flop |  21   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 443 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   gray_add_b_reg    | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 519 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   data_store_reg    | Flip-flop |  288  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 595 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     sub_out_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 605 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     sub_out_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 615 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     sub_out_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 625 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sub_flag_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 635 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     sub_a_s_reg     | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sub_b_s_reg     | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 649 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sub_flag_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 659 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sub_flag_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 670 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      add_c_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      add_a_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      add_b_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 696 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_c_s_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 706 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  sub_accum_3_2_reg  | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 714 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  sub_accum_3_1_reg  | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 723 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  sub_accum_3_0_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 732 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sub_b_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|      sub_a_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 909 in file
                '../01_RTL/ISP.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| sub_accum_all_2_temp_reg | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
        in routine ISP line 922 in file
                '../01_RTL/ISP.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| sub_accum_all_store_2_reg | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
        in routine ISP line 940 in file
                '../01_RTL/ISP.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| sub_accum_all_store_1_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
        in routine ISP line 961 in file
                '../01_RTL/ISP.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| sub_accum_all_store_0_reg | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
        in routine ISP line 991 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cc_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1001 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       c1_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1011 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       c2_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1041 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| flag_max_store_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1178 in file
                '../01_RTL/ISP.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| data_from_dram_store_reg | Flip-flop |  112  |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
        in routine ISP line 1222 in file
                '../01_RTL/ISP.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| input16_add_out1_1_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
        in routine ISP line 1230 in file
                '../01_RTL/ISP.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| input16_add_out1_2_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
        in routine ISP line 1238 in file
                '../01_RTL/ISP.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| input16_add_out1_reg | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine ISP line 1247 in file
                '../01_RTL/ISP.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| input16_add_out3_1_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
        in routine ISP line 1255 in file
                '../01_RTL/ISP.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| input16_add_out3_2_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
        in routine ISP line 1263 in file
                '../01_RTL/ISP.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| input16_add_out3_reg | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine ISP line 1271 in file
                '../01_RTL/ISP.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| input16_add_out2_1_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
        in routine ISP line 1281 in file
                '../01_RTL/ISP.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| input16_add_out2_2_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
        in routine ISP line 1291 in file
                '../01_RTL/ISP.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| input16_add_out2_reg | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine ISP line 1304 in file
                '../01_RTL/ISP.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| input16_add_out4_1_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
        in routine ISP line 1312 in file
                '../01_RTL/ISP.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| input16_add_out4_2_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
        in routine ISP line 1321 in file
                '../01_RTL/ISP.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| input16_add_out4_reg | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine ISP line 1329 in file
                '../01_RTL/ISP.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| input16_add_outadd12_reg | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
        in routine ISP line 1337 in file
                '../01_RTL/ISP.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| input16_add_outadd34_reg | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
        in routine ISP line 1345 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| input16_add_out_reg | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1354 in file
                '../01_RTL/ISP.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| exposure_add_out_reg | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine ISP line 1366 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  data_to_dram_reg   | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1545 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  data_to_dram1_reg  | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1553 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  data_to_dram2_reg  | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1561 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  data_to_dram3_reg  | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1583 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     count2_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|     count1_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1593 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  count_reduce_reg   | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|  count_reduce_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1604 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1617 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cnt_192_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1627 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    W_cnt_192_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1659 in file
                '../01_RTL/ISP.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|   in_pic_no_store_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    in_mode_store_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| in_ratio_mode_store_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
        in routine ISP line 1687 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   max_1_store_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   min_1_store_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1712 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   max_2_store_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   min_2_store_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1732 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   max_3_store_reg   | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|   min_3_store_reg   | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1751 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     max_acc_reg     | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1761 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     min_acc_reg     | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1787 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   max_min_out_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1802 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    min_last_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    max_last_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1821 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_data_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1855 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1866 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  araddr_s_inf_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1892 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  awaddr_s_inf_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1924 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   delay_valid_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1934 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  arvalid_s_inf_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1946 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  awvalid_s_inf_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1958 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rready_s_inf_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1970 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  wvalid_s_inf_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1982 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   wlast_s_inf_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ISP line 1994 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   wdata_s_inf_reg   | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     ISP/208      |   16   |    2    |      4       |
|     ISP/1835     |   16   |    2    |      4       |
|     ISP/1841     |   16   |   16    |      4       |
======================================================
Warning:  ../01_RTL/ISP.v:314: Netlist for always block is empty. (ELAB-985)
Presto compilation completed successfully. (ISP)
Elaborated 1 design.
Current design is now 'ISP'.
Information: Building the design 'div_fsm'. (HDL-193)

Inferred memory devices in process
        in routine div_fsm line 2064 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   quotient_e_reg    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|   dividend_e_reg    | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine div_fsm line 2082 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine div_fsm line 2092 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      flag_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (div_fsm)
Information: Building the design 'div_fsm_3'. (HDL-193)

Inferred memory devices in process
        in routine div_fsm_3 line 2132 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   quotient_e_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   dividend_e_reg    | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine div_fsm_3 line 2150 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine div_fsm_3 line 2160 in file
                '../01_RTL/ISP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      flag_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (div_fsm_3)
Information: Building the design 'Comparator_max_min'. (HDL-193)
Presto compilation completed successfully. (Comparator_max_min)
Information: Building the design 'Comparator_max'. (HDL-193)
Presto compilation completed successfully. (Comparator_max)
Information: Building the design 'Comparator_min'. (HDL-193)
Presto compilation completed successfully. (Comparator_min)
1
# (B-2) read_sverilog
#read_sverilog $DESIGN\.v
# (B-3) set current design
current_design $DESIGN
Current design is 'ISP'.
{ISP}
link

  Linking design 'ISP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (6 designs)               /RAID2/COURSE/iclab/iclab143/Final_Project/02_SYN/ISP.db, etc
  fsa0m_a_generic_core_ss1p62v125c (library) /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_generic_core_ss1p62v125c.db
  fsa0m_a_generic_core_ff1p98vm40c (library) /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_generic_core_ff1p98vm40c.db
  fsa0m_a_t33_generic_io_ss1p62v125c (library) /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_t33_generic_io_ss1p62v125c.db
  fsa0m_a_t33_generic_io_tt1p8v25c (library) /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_t33_generic_io_tt1p8v25c.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

1
#======================================================
#  (C) Global Setting
#======================================================
set_wire_load_mode top
1
# set_operating_conditions -max WCCOM -min BCCOM
# set_wire_load_model -name umc18_wl10 -library slow
#======================================================
#  (D) Set Design Constraints
#======================================================
# (D-1) Setting Clock Constraints
create_clock -name clk -period $CYCLE [get_ports clk] 
1
set_dont_touch_network             [get_clocks clk]
1
set_fix_hold                       [get_clocks clk]
1
set_clock_uncertainty       0.1    [get_clocks clk]
1
# set_clock_latency   -source 0      [get_clocks clk]
# set_clock_latency           1      [get_clocks clk] 
set_input_transition        0.5    [all_inputs] 
1
set_clock_transition        0.1    [all_clocks] 
1
# (D-2) Setting in/out Constraints
set_input_delay   -max  $INPUT_DLY  -clock clk   [all_inputs] ;  # set_up time check 
1
set_input_delay   -min  0           -clock clk   [all_inputs] ;  # hold   time check 
1
set_output_delay  -max  $OUTPUT_DLY -clock clk   [all_outputs] ; # set_up time check 
1
set_output_delay  -min  0           -clock clk   [all_outputs] ; # hold   time check 
1
set_input_delay 0 -clock clk clk
1
set_input_delay 0 -clock clk rst_n
1
#set_max_delay $CYCLE -from [all_inputs] -to [all_outputs]
# (D-3) Setting Design Environment
# set_driving_cell -library umc18io3v5v_slow -lib_cell P2C    -pin {Y}  [get_ports clk]
# set_driving_cell -library umc18io3v5v_slow -lib_cell P2C    -pin {Y}  [remove_from_collection [all_inputs] [get_ports clk]]
# set_load  [load_of "umc18io3v5v_slow/P8C/A"]       [all_outputs] ; # ~= 0.038
set_load 0.05 [all_outputs]
1
# (D-4) Setting DRC Constraint
#set_max_delay           0     ; # Optimize delay max effort                 
#set_max_area            0      ; # Optimize area max effort           
set_max_transition      3       [all_inputs]   ; # U18 LUT Max Transition Value  
1
set_max_capacitance     0.15    [all_inputs]   ; # U18 LUT Max Capacitance Value
1
set_max_fanout          10      [all_inputs]
1
# set_dont_use slow/JKFF*
#set_dont_touch [get_cells core_reg_macro]
#set hdlin_ff_always_sync_set_reset true
# (D-5) Report Clock skew
report_clock -skew clk
Information: Checking out the license 'DesignWare'. (SEC-104)
#line 460
Error: DC failed to elaborate netlist for 'DW01_inc', implementation 'rpl'. (SYNH-52)
Information: Updating graph... (UID-83)
Warning: Design 'ISP' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating design information... (UID-85)
Warning: Design 'ISP' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : clock_skew
Design : ISP
Version: T-2022.03
Date   : Mon Dec 30 22:59:25 2024
****************************************

                 Rise      Fall  Min Rise  Min fall        Uncertainty
Object          Delay     Delay     Delay     Delay     Plus      Minus
--------------------------------------------------------------------------------
clk                 -         -         -         -      0.10      0.10

                 Max Transition      Min Transition
Object           Rise      Fall      Rise      Fall
-------------------------------------------------------
clk              0.10      0.10      0.10      0.10
1
check_timing

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
#======================================================
#  (E) Optimization
#======================================================
check_design > Report/$DESIGN\.check
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
1
set_fix_hold [all_clocks]
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 4 cores. (OPT-1500)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.0 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.0 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler NXT WLM                                                           |
| Comand line  | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 4480                                   |
| Number of User Hierarchies                              | 27                                     |
| Sequential Cell Count                                   | 2301                                   |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch cells                              | 571                                    |
| Number of Dont Touch nets                               | 4                                      |
| Number of size only cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 105 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 2 instances of design 'div_fsm_3'. (OPT-1056)
Information: Uniquified 8 instances of design 'Comparator_max_min'. (OPT-1056)
Information: Uniquified 8 instances of design 'Comparator_max'. (OPT-1056)
Information: Uniquified 8 instances of design 'Comparator_min'. (OPT-1056)
  Simplifying Design 'ISP'

  Loading target library 'fsa0m_a_generic_core_ff1p98vm40c'
  Loading target library 'fsa0m_a_t33_generic_io_ss1p62v125c'
  Loading target library 'fsa0m_a_t33_generic_io_tt1p8v25c'
Loaded alib file './alib-52/fsa0m_a_generic_core_ss1p62v125c.db.alib'
Loaded alib file './alib-52/fsa0m_a_generic_core_ff1p98vm40c.db.alib'
Loaded alib file './alib-52/fsa0m_a_t33_generic_io_ss1p62v125c.db.alib' (placeholder)
Loaded alib file './alib-52/fsa0m_a_t33_generic_io_tt1p8v25c.db.alib' (placeholder)
Warning: Operating condition WCCOM set on design ISP has different process,
voltage and temperatures parameters than the parameters at which target library 
fsa0m_a_generic_core_ff1p98vm40c is characterized. Delays may be inaccurate as a result. (OPT-998)
#line 460
Error: DC failed to elaborate netlist for 'DW01_NAND2', implementation 'str'. (SYNH-52)
Information: Ungrouping hierarchy dd1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dd2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy uut0_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy uut1_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy uut1_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dd3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy uut0_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy uut0_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy uut0_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy uut0_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy uut0_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy uut0_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy uut0_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy uut4_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy uut3_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy uut2_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy uut2_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy uut1_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy uut1_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy uut1_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy uut4_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy uut3_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy uut2_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy uut2_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy uut1_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy uut1_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy uut1_6 before Pass 1 (OPT-776)
Information: Ungrouping 27 of 28 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ISP'
Information: Added key list 'DesignWare' to design 'ISP'. (DDB-72)
Information: The register 'dd3/count_reg[3]' will be removed. (OPT-1207)
Information: The register 'dd3/count_reg[2]' will be removed. (OPT-1207)
Information: The register 'dd3/count_reg[1]' will be removed. (OPT-1207)
Information: The register 'dd3/count_reg[0]' will be removed. (OPT-1207)
Information: The register 'dd3/flag_reg' will be removed. (OPT-1207)
Information: The register 'dd2/count_reg[3]' will be removed. (OPT-1207)
Information: The register 'dd2/count_reg[2]' will be removed. (OPT-1207)
Information: The register 'dd2/count_reg[1]' will be removed. (OPT-1207)
Information: The register 'dd2/count_reg[0]' will be removed. (OPT-1207)
Information: The register 'dd2/flag_reg' will be removed. (OPT-1207)
Information: The register 'dd1/count_reg[3]' will be removed. (OPT-1207)
Information: The register 'dd1/count_reg[2]' will be removed. (OPT-1207)
Information: The register 'dd1/count_reg[1]' will be removed. (OPT-1207)
Information: The register 'dd1/count_reg[0]' will be removed. (OPT-1207)
Information: The register 'dd1/flag_reg' will be removed. (OPT-1207)
Information: The register 'awaddr_s_inf_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'awaddr_s_inf_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'awaddr_s_inf_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'awaddr_s_inf_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'awaddr_s_inf_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'awaddr_s_inf_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'awaddr_s_inf_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'awaddr_s_inf_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'awaddr_s_inf_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'awaddr_s_inf_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'awaddr_s_inf_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'awaddr_s_inf_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'awaddr_s_inf_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'awaddr_s_inf_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'awaddr_s_inf_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'awaddr_s_inf_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'awaddr_s_inf_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'awaddr_s_inf_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'awaddr_s_inf_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'awaddr_s_inf_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'awaddr_s_inf_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'awaddr_s_inf_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'awaddr_s_inf_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'awaddr_s_inf_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'awaddr_s_inf_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'araddr_s_inf_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'araddr_s_inf_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'araddr_s_inf_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'araddr_s_inf_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'araddr_s_inf_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'araddr_s_inf_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'araddr_s_inf_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'araddr_s_inf_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'araddr_s_inf_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'araddr_s_inf_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'araddr_s_inf_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'araddr_s_inf_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'araddr_s_inf_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'araddr_s_inf_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'araddr_s_inf_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'araddr_s_inf_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'araddr_s_inf_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'araddr_s_inf_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'araddr_s_inf_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'araddr_s_inf_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'araddr_s_inf_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'araddr_s_inf_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'araddr_s_inf_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'araddr_s_inf_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'araddr_s_inf_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'input16_add_out4_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'input16_add_out2_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'input16_add_out3_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'input16_add_out1_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'sub_accum_3_2_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'max_min_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_AXI_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_AXI_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'avg_min_max_store_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'avg_min_max_store_reg[1][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'avg_min_max_store_reg[2][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'avg_min_max_store_reg[3][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'avg_min_max_store_reg[4][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'avg_min_max_store_reg[5][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'avg_min_max_store_reg[6][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'avg_min_max_store_reg[7][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'avg_min_max_store_reg[8][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'avg_min_max_store_reg[9][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'avg_min_max_store_reg[10][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'avg_min_max_store_reg[11][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'avg_min_max_store_reg[12][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'avg_min_max_store_reg[13][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'avg_min_max_store_reg[14][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'avg_min_max_store_reg[15][7]' is a constant and will be removed. (OPT-1206)
Information: In design 'ISP', the register 'araddr_s_inf_reg[16]' is removed because it is merged to 'awaddr_s_inf_reg[16]'. (OPT-1215)
Information: In design 'ISP', the register 'sub_accum_3_2_reg[8]' is removed because it is merged to 'sub_accum_3_1_reg[8]'. (OPT-1215)
Information: In design 'ISP', the register 'sub_accum_3_2_reg[7]' is removed because it is merged to 'sub_accum_3_1_reg[7]'. (OPT-1215)
Information: In design 'ISP', the register 'sub_accum_3_2_reg[6]' is removed because it is merged to 'sub_accum_3_1_reg[6]'. (OPT-1215)
Information: In design 'ISP', the register 'sub_accum_3_2_reg[5]' is removed because it is merged to 'sub_accum_3_1_reg[5]'. (OPT-1215)
Information: In design 'ISP', the register 'sub_accum_3_2_reg[4]' is removed because it is merged to 'sub_accum_3_1_reg[4]'. (OPT-1215)
Information: In design 'ISP', the register 'sub_accum_3_2_reg[3]' is removed because it is merged to 'sub_accum_3_1_reg[3]'. (OPT-1215)
Information: In design 'ISP', the register 'sub_accum_3_2_reg[2]' is removed because it is merged to 'sub_accum_3_1_reg[2]'. (OPT-1215)
Information: In design 'ISP', the register 'sub_accum_3_2_reg[1]' is removed because it is merged to 'sub_accum_3_1_reg[1]'. (OPT-1215)
Information: In design 'ISP', the register 'sub_accum_3_2_reg[0]' is removed because it is merged to 'sub_accum_3_1_reg[0]'. (OPT-1215)
 Implement Synthetic for 'ISP'.
Information: The register 'sub_accum_all_2_temp_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'input16_add_outadd12_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'input16_add_outadd34_reg[10]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIE1' in the library 'fsa0m_a_generic_core_ss1p62v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIE0' in the library 'fsa0m_a_generic_core_ss1p62v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'BHD1' in the library 'fsa0m_a_generic_core_ss1p62v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: The register 'input16_add_out_reg[11]' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:57  412126.7      0.20       2.5      21.5                           30755402.0000      0.00  
    0:00:57  412076.7      0.39       7.9      21.5                           30751982.0000      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:00:57  412361.1      0.39       7.8      21.5                           30785820.0000      0.00  
    0:00:57  412361.1      0.39       7.8      21.5                           30785820.0000      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:01:00  243093.8      0.93     100.5     236.0                           15215360.0000      0.00  
    0:01:01  245843.6      0.00       0.0     280.6                           15453103.0000      0.00  
    0:01:01  245843.6      0.00       0.0     280.6                           15453103.0000      0.00  
    0:01:01  245843.6      0.00       0.0     280.6                           15453103.0000      0.00  
    0:01:02  245803.0      0.00       0.0     280.6                           15452046.0000      0.00  
    0:01:02  245803.0      0.00       0.0     280.6                           15452046.0000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:01:04  243740.7      0.00       0.0     198.4                           15229694.0000      0.00  
    0:01:04  243740.7      0.00       0.0     198.4                           15229694.0000      0.00  
    0:01:04  243740.7      0.00       0.0     198.4                           15229694.0000      0.00  
    0:01:05  242315.7      0.00       0.0     197.9                           15087499.0000      0.00  
    0:01:05  242315.7      0.00       0.0     197.9                           15087499.0000      0.00  
    0:01:05  242315.7      0.00       0.0     197.9                           15087499.0000      0.00  
    0:01:05  242315.7      0.00       0.0     197.9                           15087499.0000      0.00  
    0:01:05  242315.7      0.00       0.0     197.9                           15087499.0000      0.00  
    0:01:05  242315.7      0.00       0.0     197.9                           15087499.0000      0.00  
    0:01:05  242315.7      0.00       0.0     197.9                           15087499.0000      0.00  
    0:01:05  242315.7      0.00       0.0     197.9                           15087499.0000      0.00  
    0:01:05  242315.7      0.00       0.0     197.9                           15087499.0000      0.00  
    0:01:05  242315.7      0.00       0.0     197.9                           15087499.0000      0.00  
    0:01:05  242315.7      0.00       0.0     197.9                           15087499.0000      0.00  
    0:01:05  242315.7      0.00       0.0     197.9                           15087499.0000      0.00  
    0:01:05  242315.7      0.00       0.0     197.9                           15087499.0000      0.00  
    0:01:05  242315.7      0.00       0.0     197.9                           15087499.0000      0.00  
    0:01:05  242315.7      0.00       0.0     197.9                           15087499.0000      0.00  
    0:01:05  242315.7      0.00       0.0     197.9                           15087499.0000      0.00  
    0:01:05  242315.7      0.00       0.0     197.9                           15087499.0000      0.00  
    0:01:05  242315.7      0.00       0.0     197.9                           15087499.0000      0.00  
    0:01:05  242315.7      0.00       0.0     197.9                           15087499.0000      0.00  


  Beginning Design Rule Fixing  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:05  242315.7      0.00       0.0     197.9                           15087499.0000      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:01:05  242381.4      0.00       0.0       0.0                           15093505.0000      0.00  
    0:01:05  242381.4      0.00       0.0       0.0                           15093505.0000      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:05  242381.4      0.00       0.0       0.0                           15093505.0000      0.00  
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:01:09  243481.3      0.00       0.0       0.0                           14977804.0000      0.00  
    0:01:09  243481.3      0.00       0.0       0.0                           14977804.0000      0.00  
    0:01:09  243481.3      0.00       0.0       0.0                           14977804.0000      0.00  
    0:01:09  241575.2      0.00       0.0       0.0                           14740474.0000      0.00  
    0:01:09  241575.2      0.00       0.0       0.0                           14740474.0000      0.00  
    0:01:09  241575.2      0.00       0.0       0.0                           14740474.0000      0.00  
    0:01:09  241575.2      0.00       0.0       0.0                           14740474.0000      0.00  
    0:01:09  241575.2      0.00       0.0       0.0                           14740474.0000      0.00  
    0:01:09  241575.2      0.00       0.0       0.0                           14740474.0000      0.00  
    0:01:09  241575.2      0.00       0.0       0.0                           14740474.0000      0.00  
    0:01:09  241575.2      0.00       0.0       0.0                           14740474.0000      0.00  
    0:01:09  241575.2      0.00       0.0       0.0                           14740474.0000      0.00  
    0:01:09  241575.2      0.00       0.0       0.0                           14740474.0000      0.00  
    0:01:09  241575.2      0.00       0.0       0.0                           14740474.0000      0.00  
    0:01:09  241575.2      0.00       0.0       0.0                           14740474.0000      0.00  
    0:01:09  241575.2      0.00       0.0       0.0                           14740474.0000      0.00  
    0:01:09  241575.2      0.00       0.0       0.0                           14740474.0000      0.00  
    0:01:09  241575.2      0.00       0.0       0.0                           14740474.0000      0.00  
    0:01:09  241575.2      0.00       0.0       0.0                           14740474.0000      0.00  
    0:01:09  241575.2      0.00       0.0       0.0                           14740474.0000      0.00  
    0:01:09  241575.2      0.00       0.0       0.0                           14740474.0000      0.00  
    0:01:09  241575.2      0.00       0.0       0.0                           14740474.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:10  242812.6      0.08       0.5       0.0                           14862138.0000      0.00  
    0:01:11  240890.8      0.02       0.3       0.0                           14669127.0000      0.00  
    0:01:11  240947.1      0.00       0.0       0.0                           14672293.0000      0.00  
    0:01:11  240947.1      0.00       0.0       0.0                           14672293.0000      0.00  
    0:01:11  240700.2      0.00       0.0       0.0                           14646072.0000      0.00  
    0:01:12  240225.3      0.00       0.0       0.0                           14602618.0000      0.00  
    0:01:12  240225.3      0.00       0.0       0.0                           14602618.0000      0.00  
    0:01:12  240225.3      0.00       0.0       0.0                           14602618.0000      0.00  
    0:01:12  240225.3      0.00       0.0       0.0                           14602618.0000      0.00  
    0:01:12  240225.3      0.00       0.0       0.0                           14602618.0000      0.00  
    0:01:12  240225.3      0.00       0.0       0.0                           14602618.0000      0.00  
    0:01:13  239372.2      0.00       0.0       0.0                           14527353.0000      0.00  
Loading db file '/RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_generic_core_ss1p62v125c.db'
Loading db file '/RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_generic_core_ff1p98vm40c.db'
Loading db file '/RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_t33_generic_io_ss1p62v125c.db'
Loading db file '/RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_t33_generic_io_tt1p8v25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'ISP' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 2196 load(s), 1 driver(s)
  Loading target library 'fsa0m_a_generic_core_ff1p98vm40c'
  Loading target library 'fsa0m_a_t33_generic_io_ss1p62v125c'
  Loading target library 'fsa0m_a_t33_generic_io_tt1p8v25c'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#uniquify
#compile
#======================================================
#  (F) Output Reports 
#======================================================
report_design  >  Report/$DESIGN\.design
report_resource >  Report/$DESIGN\.resource
report_timing -max_paths 3 >  Report/$DESIGN\.timing
report_area >  Report/$DESIGN\.area
report_power > Report/$DESIGN\.power
report_clock > Report/$DESIGN\.clock
report_port >  Report/$DESIGN\.port
report_power >  Report/$DESIGN\.power
#report_reference > Report/$DESIGN\.reference
#======================================================
#  (G) Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
define_name_rules name_rule -case_insensitive
1
change_names -hierarchy -rules name_rule
1
#======================================================
#  (H) Output Results
#======================================================
set verilogout_higher_designs_first true
true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
Writing verilog file '/RAID2/COURSE/iclab/iclab143/Final_Project/02_SYN/Netlist/ISP_SYN.v'.
1
write -format ddc     -hierarchy -output $DESIGN\_SYN.ddc
Writing ddc file 'ISP_SYN.ddc'.
1
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf -significant_digits 6
Information: Writing timing information to file '/RAID2/COURSE/iclab/iclab143/Final_Project/02_SYN/Netlist/ISP_SYN.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'ISP' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
write_sdc Netlist/$DESIGN\_SYN.sdc
1
#======================================================
#  (I) Finish and Quit
#======================================================
report_area
 
****************************************
Report : area
Design : ISP
Version: T-2022.03
Date   : Mon Dec 30 23:00:43 2024
****************************************

Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_generic_core_ss1p62v125c.db)

Number of ports:                          398
Number of nets:                          8909
Number of cells:                         8748
Number of combinational cells:           6552
Number of sequential cells:              2196
Number of macros/black boxes:               0
Number of buf/inv:                       1052
Number of references:                     102

Combinational area:             108739.915160
Buf/Inv area:                     9686.879944
Noncombinational area:          130632.265076
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                239372.180235
Total area:                 undefined
1
report_timing 
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ISP
Version: T-2022.03
Date   : Mon Dec 30 23:00:43 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: top

  Startpoint: count2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count_reduce_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ISP                enG30K                fsa0m_a_generic_core_ss1p62v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count2_reg_1_/CK (QDFFRBP)               0.00 #     0.00 r
  count2_reg_1_/Q (QDFFRBP)                0.48       0.48 r
  U5771/O (OR2T)                           0.32       0.80 r
  U4242/O (INV3)                           0.08       0.88 f
  U4678/O (NR2)                            0.24       1.13 r
  U5710/O (NR2)                            0.28       1.41 f
  U4420/O (AO13P)                          0.38       1.79 f
  U6778/O (AN2)                            0.26       2.05 f
  U4726/O (NR2)                            0.27       2.32 r
  U6779/O (OAI12HS)                        0.16       2.48 f
  U6780/O (MOAI1H)                         0.27       2.76 f
  count_reduce_reg_2_/D (DFFSBN)           0.00       2.76 f
  data arrival time                                   2.76

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.10       2.90
  count_reduce_reg_2_/CK (DFFSBN)          0.00       2.90 r
  library setup time                      -0.14       2.76
  data required time                                  2.76
  -----------------------------------------------------------
  data required time                                  2.76
  data arrival time                                  -2.76
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
exit

Memory usage for this session 408 Mbytes.
Memory usage for this session including child processes 408 Mbytes.
CPU usage for this session 94 seconds ( 0.03 hours ).
Elapsed time for this session 84 seconds ( 0.02 hours ).

Thank you...

