\hypertarget{struct__hw__cmp__muxcr_1_1__hw__cmp__muxcr__bitfields}{}\section{\+\_\+hw\+\_\+cmp\+\_\+muxcr\+:\+:\+\_\+hw\+\_\+cmp\+\_\+muxcr\+\_\+bitfields Struct Reference}
\label{struct__hw__cmp__muxcr_1_1__hw__cmp__muxcr__bitfields}\index{\+\_\+hw\+\_\+cmp\+\_\+muxcr\+::\+\_\+hw\+\_\+cmp\+\_\+muxcr\+\_\+bitfields@{\+\_\+hw\+\_\+cmp\+\_\+muxcr\+::\+\_\+hw\+\_\+cmp\+\_\+muxcr\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct__hw__cmp__muxcr_1_1__hw__cmp__muxcr__bitfields_a2bcb16812411adbe7b11464dc077cd90}{M\+S\+EL}\+: 3
\item 
uint8\+\_\+t \hyperlink{struct__hw__cmp__muxcr_1_1__hw__cmp__muxcr__bitfields_a5d15cf4186a08fc572b766e07a2f8fab}{P\+S\+EL}\+: 3
\item 
uint8\+\_\+t \hyperlink{struct__hw__cmp__muxcr_1_1__hw__cmp__muxcr__bitfields_a35929ee45d01a4a4afcc1fdfbd811720}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__cmp__muxcr_1_1__hw__cmp__muxcr__bitfields_a26a2321b41b41543f34b328746ea11c1}{P\+S\+TM}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+cmp\+\_\+muxcr\+::\+\_\+hw\+\_\+cmp\+\_\+muxcr\+\_\+bitfields@{\+\_\+hw\+\_\+cmp\+\_\+muxcr\+::\+\_\+hw\+\_\+cmp\+\_\+muxcr\+\_\+bitfields}!M\+S\+EL@{M\+S\+EL}}
\index{M\+S\+EL@{M\+S\+EL}!\+\_\+hw\+\_\+cmp\+\_\+muxcr\+::\+\_\+hw\+\_\+cmp\+\_\+muxcr\+\_\+bitfields@{\+\_\+hw\+\_\+cmp\+\_\+muxcr\+::\+\_\+hw\+\_\+cmp\+\_\+muxcr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M\+S\+EL}{MSEL}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+cmp\+\_\+muxcr\+::\+\_\+hw\+\_\+cmp\+\_\+muxcr\+\_\+bitfields\+::\+M\+S\+EL}\hypertarget{struct__hw__cmp__muxcr_1_1__hw__cmp__muxcr__bitfields_a2bcb16812411adbe7b11464dc077cd90}{}\label{struct__hw__cmp__muxcr_1_1__hw__cmp__muxcr__bitfields_a2bcb16812411adbe7b11464dc077cd90}
\mbox{[}2\+:0\mbox{]} Minus Input Mux Control \index{\+\_\+hw\+\_\+cmp\+\_\+muxcr\+::\+\_\+hw\+\_\+cmp\+\_\+muxcr\+\_\+bitfields@{\+\_\+hw\+\_\+cmp\+\_\+muxcr\+::\+\_\+hw\+\_\+cmp\+\_\+muxcr\+\_\+bitfields}!P\+S\+EL@{P\+S\+EL}}
\index{P\+S\+EL@{P\+S\+EL}!\+\_\+hw\+\_\+cmp\+\_\+muxcr\+::\+\_\+hw\+\_\+cmp\+\_\+muxcr\+\_\+bitfields@{\+\_\+hw\+\_\+cmp\+\_\+muxcr\+::\+\_\+hw\+\_\+cmp\+\_\+muxcr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+S\+EL}{PSEL}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+cmp\+\_\+muxcr\+::\+\_\+hw\+\_\+cmp\+\_\+muxcr\+\_\+bitfields\+::\+P\+S\+EL}\hypertarget{struct__hw__cmp__muxcr_1_1__hw__cmp__muxcr__bitfields_a5d15cf4186a08fc572b766e07a2f8fab}{}\label{struct__hw__cmp__muxcr_1_1__hw__cmp__muxcr__bitfields_a5d15cf4186a08fc572b766e07a2f8fab}
\mbox{[}5\+:3\mbox{]} Plus Input Mux Control \index{\+\_\+hw\+\_\+cmp\+\_\+muxcr\+::\+\_\+hw\+\_\+cmp\+\_\+muxcr\+\_\+bitfields@{\+\_\+hw\+\_\+cmp\+\_\+muxcr\+::\+\_\+hw\+\_\+cmp\+\_\+muxcr\+\_\+bitfields}!P\+S\+TM@{P\+S\+TM}}
\index{P\+S\+TM@{P\+S\+TM}!\+\_\+hw\+\_\+cmp\+\_\+muxcr\+::\+\_\+hw\+\_\+cmp\+\_\+muxcr\+\_\+bitfields@{\+\_\+hw\+\_\+cmp\+\_\+muxcr\+::\+\_\+hw\+\_\+cmp\+\_\+muxcr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+S\+TM}{PSTM}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+cmp\+\_\+muxcr\+::\+\_\+hw\+\_\+cmp\+\_\+muxcr\+\_\+bitfields\+::\+P\+S\+TM}\hypertarget{struct__hw__cmp__muxcr_1_1__hw__cmp__muxcr__bitfields_a26a2321b41b41543f34b328746ea11c1}{}\label{struct__hw__cmp__muxcr_1_1__hw__cmp__muxcr__bitfields_a26a2321b41b41543f34b328746ea11c1}
\mbox{[}7\mbox{]} Pass Through Mode Enable \index{\+\_\+hw\+\_\+cmp\+\_\+muxcr\+::\+\_\+hw\+\_\+cmp\+\_\+muxcr\+\_\+bitfields@{\+\_\+hw\+\_\+cmp\+\_\+muxcr\+::\+\_\+hw\+\_\+cmp\+\_\+muxcr\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+cmp\+\_\+muxcr\+::\+\_\+hw\+\_\+cmp\+\_\+muxcr\+\_\+bitfields@{\+\_\+hw\+\_\+cmp\+\_\+muxcr\+::\+\_\+hw\+\_\+cmp\+\_\+muxcr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+cmp\+\_\+muxcr\+::\+\_\+hw\+\_\+cmp\+\_\+muxcr\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__cmp__muxcr_1_1__hw__cmp__muxcr__bitfields_a35929ee45d01a4a4afcc1fdfbd811720}{}\label{struct__hw__cmp__muxcr_1_1__hw__cmp__muxcr__bitfields_a35929ee45d01a4a4afcc1fdfbd811720}
\mbox{[}6\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+cmp.\+h\end{DoxyCompactItemize}
