# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Mon Mar 31 15:34:35 2025


##### DESIGN INFO #######################################################

Top View:                "cemf_module_64ch_main"
Constraint File(s):      "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                                          Requested     Requested     Clock                    Clock                   Clock
Clock                                                          Frequency     Period        Type                     Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------
System                                                         1.0 MHz       1000.000      system                   system_clkgroup         83   
cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16]      16.0 MHz      62.500        derived (from clock)     default_clkgroup        30   
cemf_module_64ch_main|scl                                      1.0 MHz       1000.000      inferred                 Inferred_clkgroup_0     94   
clock                                                          16.0 MHz      62.500        declared                 default_clkgroup        1141 
serializer_mod_129s_0_1_2_3|current_state_derived_clock[2]     16.0 MHz      62.500        derived (from clock)     default_clkgroup        72   
=================================================================================================================================================
