static T_1 F_1 ( int V_1 , void * V_2 )\r\n{\r\nT_2 V_3 ;\r\nint V_4 ;\r\nint V_5 ;\r\nV_6:\r\nif ( V_7 . V_8 & V_9 )\r\nif ( V_10 )\r\nV_10 () ;\r\nV_3 = V_7 . V_11 ;\r\nif ( ! ( ( V_3 | V_7 . V_8 ) & V_9 ) )\r\nreturn V_12 ;\r\nif ( V_3 & V_13 ) {\r\nF_2 ( L_1 ) ;\r\nV_4 = V_7 . V_14 ;\r\nif ( V_15 )\r\ngoto V_16;\r\nelse if ( F_3 ( V_4 ) ) {\r\nV_17 . V_18 = V_19 ;\r\ngoto V_16;\r\n} else {\r\nV_17 . V_18 = V_20 ;\r\nV_17 . V_21 = 1 ;\r\ngoto V_6;\r\n}\r\n}\r\nif ( V_3 & V_22 ) {\r\nV_4 = V_7 . V_14 ;\r\nV_16:\r\nswitch ( V_17 . V_18 ) {\r\ncase V_19 :\r\nswitch ( V_4 ) {\r\ncase 0xF7 :\r\nV_17 . V_18 = V_23 ;\r\nV_17 . V_21 = 0 ;\r\nbreak;\r\ncase 0xF8 :\r\ncase 0xF9 :\r\ncase 0xFA :\r\ncase 0xFB :\r\nV_17 . V_18 = V_24 ;\r\nV_17 . V_21 = 1 ;\r\nV_17 . V_25 [ 0 ] = V_4 ;\r\nbreak;\r\ncase 0xFC :\r\nV_17 . V_18 = CLOCK ;\r\nV_17 . V_21 = 0 ;\r\nbreak;\r\ncase 0xFE :\r\ncase 0xFF :\r\nV_17 . V_18 = V_26 ;\r\nV_17 . V_21 = 1 ;\r\nV_17 . V_25 [ 0 ] = V_4 ;\r\nbreak;\r\ncase 0xF1 :\r\nif ( V_15 ) {\r\n++ V_15 ;\r\nV_27 = V_28 ;\r\nbreak;\r\n}\r\ndefault:\r\nV_5 = V_4 & V_29 ;\r\nV_4 &= ~ V_29 ;\r\nif ( V_15 ) {\r\nint V_30 , V_31 ;\r\nF_4 ( V_4 , V_32 ) ;\r\nV_27 = V_28 ;\r\nV_30 = V_4 ;\r\nV_31 = F_5 ( V_30 ) - 0xf0 ;\r\nV_30 = F_6 ( V_30 ) ;\r\nF_7 ( L_2 , V_4 ) ;\r\nif ( V_31 == V_33 || V_31 == V_34 ) {\r\nif ( V_30 < ' ' )\r\nF_8 ( L_3 , V_30 + '@' ) ;\r\nelse\r\nF_8 ( L_4 , V_30 ) ;\r\n}\r\nF_8 ( L_5 ) ;\r\nbreak;\r\n} else if ( F_9 ( V_4 , V_32 ) )\r\nbreak;\r\nif ( V_35 )\r\nV_35 ( ( unsigned char ) V_4 , ! V_5 ) ;\r\nbreak;\r\n}\r\nbreak;\r\ncase V_23 :\r\nV_17 . V_25 [ V_17 . V_21 ++ ] = V_4 ;\r\nif ( V_17 . V_21 == 5 ) {\r\nV_17 . V_18 = V_19 ;\r\n}\r\nbreak;\r\ncase V_24 :\r\nV_17 . V_25 [ V_17 . V_21 ++ ] = V_4 ;\r\nif ( V_17 . V_21 == 3 ) {\r\nV_17 . V_18 = V_19 ;\r\nif ( V_36 )\r\nV_36 ( V_17 . V_25 ) ;\r\n}\r\nbreak;\r\ncase V_26 :\r\nV_17 . V_25 [ 1 ] = V_4 ;\r\nV_17 . V_18 = V_19 ;\r\n#ifdef F_10\r\nF_11 ( V_17 . V_25 ) ;\r\n#endif\r\nbreak;\r\ncase CLOCK :\r\nV_17 . V_25 [ V_17 . V_21 ++ ] = V_4 ;\r\nif ( V_17 . V_21 == 6 ) {\r\nV_17 . V_18 = V_19 ;\r\n}\r\nbreak;\r\ncase V_20 :\r\nif ( V_17 . V_21 <= 0 || F_3 ( V_4 ) ) {\r\nV_17 . V_18 = V_19 ;\r\ngoto V_16;\r\n}\r\nV_17 . V_21 -- ;\r\nbreak;\r\n}\r\n}\r\n#if 0\r\nif (acia_stat & ACIA_CTS)\r\n;\r\n#endif\r\nif ( V_3 & ( V_37 | V_38 ) ) {\r\nF_12 ( L_6 ) ;\r\n}\r\ngoto V_6;\r\n}\r\nvoid F_13 ( const char * V_39 , int V_21 )\r\n{\r\nT_2 V_3 ;\r\nif ( ( V_21 < 1 ) || ( V_21 > 7 ) )\r\nF_14 ( L_7 ) ;\r\nwhile ( V_21 ) {\r\nV_3 = V_7 . V_11 ;\r\nif ( V_3 & V_40 ) {\r\nV_7 . V_14 = * V_39 ++ ;\r\nV_21 -- ;\r\n}\r\n}\r\n}\r\nvoid F_15 ( void )\r\n{\r\nstatic const char V_41 [ 2 ] = { 0x80 , 0x01 } ;\r\nF_13 ( V_41 , 2 ) ;\r\n}\r\nvoid F_16 ( int V_42 )\r\n{\r\nchar V_41 [ 2 ] = { 0x07 , V_42 } ;\r\nF_13 ( V_41 , 2 ) ;\r\n}\r\nvoid F_17 ( void )\r\n{\r\nstatic const char V_41 [ 1 ] = { 0x08 } ;\r\nF_13 ( V_41 , 1 ) ;\r\n}\r\nvoid F_18 ( int V_43 , int V_44 )\r\n{\r\nchar V_41 [ 5 ] = { 0x09 , V_43 >> 8 , V_43 & 0xFF , V_44 >> 8 , V_44 & 0xFF } ;\r\nF_13 ( V_41 , 5 ) ;\r\n}\r\nvoid F_19 ( int V_45 , int V_46 )\r\n{\r\nchar V_41 [ 3 ] = { 0x0A , V_45 , V_46 } ;\r\nF_13 ( V_41 , 3 ) ;\r\n}\r\nvoid F_20 ( int V_47 , int V_48 )\r\n{\r\nchar V_41 [ 3 ] = { 0x0B , V_47 , V_48 } ;\r\nF_13 ( V_41 , 3 ) ;\r\n}\r\nvoid F_21 ( int V_47 , int V_48 )\r\n{\r\nchar V_41 [ 3 ] = { 0x0C , V_47 , V_48 } ;\r\nF_13 ( V_41 , 3 ) ;\r\n}\r\nvoid F_22 ( int * V_47 , int * V_48 )\r\n{\r\nstatic const char V_41 [ 1 ] = { 0x0D } ;\r\nF_13 ( V_41 , 1 ) ;\r\n}\r\nvoid F_23 ( int V_47 , int V_48 )\r\n{\r\nchar V_41 [ 6 ] = { 0x0E , 0x00 , V_47 >> 8 , V_47 & 0xFF , V_48 >> 8 , V_48 & 0xFF } ;\r\nF_13 ( V_41 , 6 ) ;\r\n}\r\nvoid F_24 ( void )\r\n{\r\nstatic const char V_41 [ 1 ] = { 0x0F } ;\r\nF_13 ( V_41 , 1 ) ;\r\n}\r\nvoid F_25 ( void )\r\n{\r\nstatic const char V_41 [ 1 ] = { 0x10 } ;\r\nF_13 ( V_41 , 1 ) ;\r\n}\r\nvoid F_26 ( void )\r\n{\r\nstatic const char V_41 [ 1 ] = { 0x12 } ;\r\nF_13 ( V_41 , 1 ) ;\r\n}\r\nvoid F_27 ( void )\r\n{\r\nstatic const char V_41 [ 1 ] = { 0x14 } ;\r\nF_13 ( V_41 , 1 ) ;\r\n}\r\nvoid F_28 ( void )\r\n{\r\nstatic const char V_41 [ 1 ] = { 0x15 } ;\r\nF_13 ( V_41 , 1 ) ;\r\n}\r\nvoid F_29 ( void )\r\n{\r\nstatic const char V_41 [ 1 ] = { 0x16 } ;\r\nF_13 ( V_41 , 1 ) ;\r\n}\r\nvoid F_30 ( void )\r\n{\r\nstatic const char V_41 [ 1 ] = { 0x1A } ;\r\nF_13 ( V_41 , 1 ) ;\r\n}\r\nint F_31 ( void )\r\n{\r\nint error ;\r\nif ( V_49 )\r\nreturn 0 ;\r\nV_17 . V_18 = V_19 ;\r\nV_17 . V_21 = 0 ;\r\nerror = F_32 ( V_50 , F_1 , 0 ,\r\nL_8 , F_1 ) ;\r\nif ( error )\r\nreturn error ;\r\nF_33 ( V_50 ) ;\r\ndo {\r\nV_7 . V_11 = V_51 |\r\n( ( V_52 & V_53 ) ?\r\nV_54 : 0 ) ;\r\n( void ) V_7 . V_11 ;\r\n( void ) V_7 . V_14 ;\r\nV_7 . V_8 = V_51 |\r\n( ( V_52 & V_55 ) ?\r\nV_54 : 0 ) ;\r\n( void ) V_7 . V_8 ;\r\n( void ) V_7 . V_56 ;\r\nV_7 . V_11 = ( V_57 | V_58 | V_59 ) |\r\n( ( V_52 & V_53 ) ?\r\nV_54 : V_60 ) ;\r\nV_7 . V_8 = V_61 | V_58 |\r\n( ( V_52 & V_55 ) ?\r\nV_54 : 0 ) ;\r\n} while ( ( V_62 . V_63 & 0x10 ) == 0 );\r\nV_62 . V_64 &= ~ 0x10 ;\r\nF_34 ( V_50 ) ;\r\nV_15 = 1 ;\r\nF_15 () ;\r\nV_27 = V_28 ;\r\nwhile ( F_35 ( V_28 , V_27 + V_65 / 4 ) )\r\nF_36 () ;\r\nif ( V_15 == 1 )\r\nF_12 ( L_9 ) ;\r\nV_15 = 0 ;\r\nF_26 () ;\r\nF_30 () ;\r\n#ifdef F_10\r\nF_37 () ;\r\n#endif\r\nV_49 = 1 ;\r\nreturn 0 ;\r\n}
