Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: generator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "generator.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "generator"
Output Format                      : NGC
Target Device                      : xc3s700an-4-fgg484

---- Source Options
Top Module Name                    : generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "spi.v" in library work
Compiling verilog include file "clogb2.v"
Compiling verilog file "modulobit.v" in library work
Module <spi> compiled
Compiling verilog include file "clogb2.v"
Compiling verilog file "moduloaddr.v" in library work
Module <modulobit> compiled
Compiling verilog include file "clogb2.v"
Compiling verilog file "memory.v" in library work
Module <moduloaddr> compiled
Compiling verilog file "fsm.v" in library work
Module <memory> compiled
Compiling verilog file "clk_div.v" in library work
Module <fsm> compiled
Compiling verilog file "generator.v" in library work
Module <clk_div> compiled
Module <generator> compiled
No errors in compilation
Analysis of file <"generator.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <generator> in library <work> with parameters.
	DIV = "00000000000000001100001101010000"

Analyzing hierarchy for module <clk_div> in library <work> with parameters.
	bits = "00000000000000000000000000010000"
	div = "00000000000000001100001101010000"

Analyzing hierarchy for module <modulobit> in library <work> with parameters.
	N = "00000000000000000000000000100001"
	s = "00000000000000000000000000000110"

Analyzing hierarchy for module <moduloaddr> in library <work> with parameters.
	N = "00000000000000000000000000100000"
	s = "00000000000000000000000000000101"
	t = "00000000000000000000000000000111"

Analyzing hierarchy for module <memory> in library <work> with parameters.
	size = "00000000000000000000000000100000"

Analyzing hierarchy for module <fsm> in library <work> with parameters.
	CHANNEL = "1111"
	COMMAND = "0011"
	STATUS_INIT = "00"
	STATUS_LOAD = "01"
	STATUS_LOAD2 = "10"
	STATUS_SENDING = "11"

Analyzing hierarchy for module <spi> in library <work> with parameters.
	bdcnt = "00000000000000000000000000000101"
	bits = "00000000000000000000000000100000"
	bm = "00000000000000000000000000000011"
	d = "00000000000000000000000000000010"
	idle = "00"
	m = "00000000000000000000000000000101"
	progr = "10"
	shdown = "01"
	start = "11"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <generator>.
	DIV = 32'sb00000000000000001100001101010000
Module <generator> is correct for synthesis.
 
Analyzing module <clk_div> in library <work>.
	bits = 32'sb00000000000000000000000000010000
	div = 32'sb00000000000000001100001101010000
Module <clk_div> is correct for synthesis.
 
Analyzing module <modulobit> in library <work>.
	N = 32'sb00000000000000000000000000100001
	s = 32'sb00000000000000000000000000000110
Module <modulobit> is correct for synthesis.
 
Analyzing module <moduloaddr> in library <work>.
	N = 32'sb00000000000000000000000000100000
	s = 32'sb00000000000000000000000000000101
	t = 32'sb00000000000000000000000000000111
Module <moduloaddr> is correct for synthesis.
 
Analyzing module <memory> in library <work>.
	size = 32'sb00000000000000000000000000100000
INFO:Xst:2546 - "memory.v" line 34: reading initialization file "memory.list".
WARNING:Xst:2319 - "memory.v" line 34: Signal samples in initial block is partially initialized. The initialization will be ignored.
INFO:Xst:1433 - Contents of array <samples> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <memory> is correct for synthesis.
 
Analyzing module <fsm> in library <work>.
	CHANNEL = 4'b1111
	COMMAND = 4'b0011
	STATUS_INIT = 2'b00
	STATUS_LOAD = 2'b01
	STATUS_LOAD2 = 2'b10
	STATUS_SENDING = 2'b11
WARNING:Xst:852 - "fsm.v" line 77: Unconnected input port 'miso' of instance 'spi_impl' is tied to GND.
Module <fsm> is correct for synthesis.
 
Analyzing module <spi> in library <work>.
	bdcnt = 32'sb00000000000000000000000000000101
	bits = 32'sb00000000000000000000000000100000
	bm = 32'sb00000000000000000000000000000011
	d = 32'sb00000000000000000000000000000010
	idle = 2'b00
	m = 32'sb00000000000000000000000000000101
	progr = 2'b10
	shdown = 2'b01
	start = 2'b11
Module <spi> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_div>.
    Related source file is "clk_div.v".
    Found 1-bit register for signal <slow>.
    Found 16-bit down counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clk_div> synthesized.


Synthesizing Unit <modulobit>.
    Related source file is "modulobit.v".
    Found 6-bit up counter for signal <memory>.
    Summary:
	inferred   1 Counter(s).
Unit <modulobit> synthesized.


Synthesizing Unit <moduloaddr>.
    Related source file is "moduloaddr.v".
    Found 5-bit up counter for signal <memory>.
    Summary:
	inferred   1 Counter(s).
Unit <moduloaddr> synthesized.


Synthesizing Unit <memory>.
    Related source file is "memory.v".
WARNING:Xst:653 - Signal <samples> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000.
WARNING:Xst:646 - Signal <address_pointer> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 12-bit register for signal <output_sample>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <memory> synthesized.


Synthesizing Unit <spi>.
    Related source file is "spi.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <st> of Case statement line 50 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <st> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:1799 - State 01 is never reached in FSM <st>.
    Found finite state machine <FSM_0> for signal <st>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <data_rec>.
    Found 3-bit up counter for signal <cnt>.
    Found 6-bit down counter for signal <dcnt>.
    Found 3-bit comparator less for signal <sclk$cmp_lt0000> created at line 73.
    Found 32-bit register for signal <shr>.
    Found 1-bit register for signal <tm>.
    Found 1-bit register for signal <tmp>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  66 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <spi> synthesized.


Synthesizing Unit <fsm>.
    Related source file is "fsm.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <st> of Case statement line 55 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <st> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_1> for signal <st>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 12-bit latch for signal <value_r>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Finite State Machine(s).
Unit <fsm> synthesized.


Synthesizing Unit <generator>.
    Related source file is "generator.v".
Unit <generator> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 5
 16-bit down counter                                   : 1
 3-bit up counter                                      : 1
 5-bit up counter                                      : 1
 6-bit down counter                                    : 1
 6-bit up counter                                      : 1
# Registers                                            : 6
 1-bit register                                        : 3
 12-bit register                                       : 1
 32-bit register                                       : 2
# Latches                                              : 1
 12-bit latch                                          : 1
# Comparators                                          : 1
 3-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <fsm_inst/st/FSM> on signal <st[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <fsm_inst/spi_impl/st/FSM> on signal <st[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | unreached
 10    | 10
 11    | 11
-------------------
WARNING:Xst:1290 - Hierarchical block <moduloaddr_inst> is unconnected in block <generator>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <output_sample_0> in Unit <memory_inst> is equivalent to the following 11 FFs/Latches, which will be removed : <output_sample_1> <output_sample_2> <output_sample_3> <output_sample_4> <output_sample_5> <output_sample_6> <output_sample_7> <output_sample_8> <output_sample_9> <output_sample_10> <output_sample_11> 
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shr_7> (without init value) has a constant value of 0 in block <spi_impl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shr_6> (without init value) has a constant value of 0 in block <spi_impl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shr_5> (without init value) has a constant value of 0 in block <spi_impl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shr_4> (without init value) has a constant value of 0 in block <spi_impl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shr_3> (without init value) has a constant value of 0 in block <spi_impl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shr_2> (without init value) has a constant value of 0 in block <spi_impl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shr_1> (without init value) has a constant value of 0 in block <spi_impl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shr_0> (without init value) has a constant value of 0 in block <spi_impl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_sample_0> (without init value) has a constant value of 0 in block <memory_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <memory_inst> is unconnected in block <generator>.
   It will be removed from the design.
WARNING:Xst:2404 -  FFs/Latches <output_sample<11:0>> (without init value) have a constant value of 0 in block <memory>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Counters                                             : 5
 16-bit down counter                                   : 1
 3-bit up counter                                      : 1
 5-bit up counter                                      : 1
 6-bit down counter                                    : 1
 6-bit up counter                                      : 1
# Registers                                            : 67
 Flip-Flops                                            : 67
# Latches                                              : 1
 12-bit latch                                          : 1
# Comparators                                          : 1
 3-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <11> in Unit <LPM_LATCH_1> is equivalent to the following 11 FFs/Latches, which will be removed : <10> <9> <8> <7> <6> <5> <4> <3> <2> <1> <0> 
WARNING:Xst:1710 - FF/Latch <11> (without init value) has a constant value of 0 in block <LPM_LATCH_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shr_0> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_1> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_2> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_3> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_4> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_5> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_6> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_7> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_rec_0> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_rec_1> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_rec_2> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_rec_3> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_rec_4> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_rec_5> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_rec_6> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_rec_7> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <generator> ...

Optimizing unit <clk_div> ...

Optimizing unit <spi> ...
WARNING:Xst:2677 - Node <fsm_inst/spi_impl/data_rec_31> of sequential type is unconnected in block <generator>.
WARNING:Xst:2677 - Node <fsm_inst/spi_impl/data_rec_30> of sequential type is unconnected in block <generator>.
WARNING:Xst:2677 - Node <fsm_inst/spi_impl/data_rec_29> of sequential type is unconnected in block <generator>.
WARNING:Xst:2677 - Node <fsm_inst/spi_impl/data_rec_28> of sequential type is unconnected in block <generator>.
WARNING:Xst:2677 - Node <fsm_inst/spi_impl/data_rec_27> of sequential type is unconnected in block <generator>.
WARNING:Xst:2677 - Node <fsm_inst/spi_impl/data_rec_26> of sequential type is unconnected in block <generator>.
WARNING:Xst:2677 - Node <fsm_inst/spi_impl/data_rec_25> of sequential type is unconnected in block <generator>.
WARNING:Xst:2677 - Node <fsm_inst/spi_impl/data_rec_24> of sequential type is unconnected in block <generator>.
WARNING:Xst:2677 - Node <fsm_inst/spi_impl/data_rec_23> of sequential type is unconnected in block <generator>.
WARNING:Xst:2677 - Node <fsm_inst/spi_impl/data_rec_22> of sequential type is unconnected in block <generator>.
WARNING:Xst:2677 - Node <fsm_inst/spi_impl/data_rec_21> of sequential type is unconnected in block <generator>.
WARNING:Xst:2677 - Node <fsm_inst/spi_impl/data_rec_20> of sequential type is unconnected in block <generator>.
WARNING:Xst:2677 - Node <fsm_inst/spi_impl/data_rec_19> of sequential type is unconnected in block <generator>.
WARNING:Xst:2677 - Node <fsm_inst/spi_impl/data_rec_18> of sequential type is unconnected in block <generator>.
WARNING:Xst:2677 - Node <fsm_inst/spi_impl/data_rec_17> of sequential type is unconnected in block <generator>.
WARNING:Xst:2677 - Node <fsm_inst/spi_impl/data_rec_16> of sequential type is unconnected in block <generator>.
WARNING:Xst:2677 - Node <fsm_inst/spi_impl/data_rec_15> of sequential type is unconnected in block <generator>.
WARNING:Xst:2677 - Node <fsm_inst/spi_impl/data_rec_14> of sequential type is unconnected in block <generator>.
WARNING:Xst:2677 - Node <fsm_inst/spi_impl/data_rec_13> of sequential type is unconnected in block <generator>.
WARNING:Xst:2677 - Node <fsm_inst/spi_impl/data_rec_12> of sequential type is unconnected in block <generator>.
WARNING:Xst:2677 - Node <fsm_inst/spi_impl/data_rec_11> of sequential type is unconnected in block <generator>.
WARNING:Xst:2677 - Node <fsm_inst/spi_impl/data_rec_10> of sequential type is unconnected in block <generator>.
WARNING:Xst:2677 - Node <fsm_inst/spi_impl/data_rec_9> of sequential type is unconnected in block <generator>.
WARNING:Xst:2677 - Node <fsm_inst/spi_impl/data_rec_8> of sequential type is unconnected in block <generator>.
WARNING:Xst:2677 - Node <fsm_inst/spi_impl/tm> of sequential type is unconnected in block <generator>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block generator, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 63
 Flip-Flops                                            : 63

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : generator.ngr
Top Level Output File Name         : generator
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 142
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 1
#      LUT2                        : 45
#      LUT2_L                      : 1
#      LUT3                        : 12
#      LUT3_L                      : 2
#      LUT4                        : 25
#      LUT4_D                      : 3
#      LUT4_L                      : 1
#      MUXCY                       : 15
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 63
#      FDC                         : 23
#      FDCE                        : 32
#      FDP                         : 7
#      FDPE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 1
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-4 

 Number of Slices:                       57  out of   5888     0%  
 Number of Slice Flip Flops:             63  out of  11776     0%  
 Number of 4 input LUTs:                108  out of  11776     0%  
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    372     1%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_div_inst/slow1                 | BUFG                   | 46    |
clk                                | BUFGP                  | 17    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 63    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.917ns (Maximum Frequency: 169.005MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.873ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div_inst/slow1'
  Clock period: 5.917ns (frequency: 169.005MHz)
  Total number of paths / destination ports: 501 / 78
-------------------------------------------------------------------------
Delay:               5.917ns (Levels of Logic = 3)
  Source:            fsm_inst/spi_impl/st_FSM_FFd1 (FF)
  Destination:       fsm_inst/spi_impl/shr_31 (FF)
  Source Clock:      clk_div_inst/slow1 rising
  Destination Clock: clk_div_inst/slow1 rising

  Data Path: fsm_inst/spi_impl/st_FSM_FFd1 to fsm_inst/spi_impl/shr_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.591   0.789  fsm_inst/spi_impl/st_FSM_FFd1 (fsm_inst/spi_impl/st_FSM_FFd1)
     LUT3:I2->O            1   0.648   0.423  fsm_inst/spi_impl/Mcount_dcnt_eqn_221_SW0 (N10)
     LUT4:I3->O            3   0.648   0.611  fsm_inst/spi_impl/Mcount_dcnt_eqn_221 (fsm_inst/spi_impl/N16)
     LUT2:I1->O           24   0.643   1.252  fsm_inst/spi_impl/shr_not00011 (fsm_inst/spi_impl/shr_not0001)
     FDCE:CE                   0.312          fsm_inst/spi_impl/shr_8
    ----------------------------------------
    Total                      5.917ns (2.842ns logic, 3.075ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.694ns (frequency: 175.623MHz)
  Total number of paths / destination ports: 415 / 17
-------------------------------------------------------------------------
Delay:               5.694ns (Levels of Logic = 18)
  Source:            clk_div_inst/cnt_0 (FF)
  Destination:       clk_div_inst/cnt_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_div_inst/cnt_0 to clk_div_inst/cnt_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.674  clk_div_inst/cnt_0 (clk_div_inst/cnt_0)
     LUT1:I0->O            1   0.648   0.000  clk_div_inst/Mcount_cnt_cy<0>_rt (clk_div_inst/Mcount_cnt_cy<0>_rt)
     MUXCY:S->O            1   0.632   0.000  clk_div_inst/Mcount_cnt_cy<0> (clk_div_inst/Mcount_cnt_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  clk_div_inst/Mcount_cnt_cy<1> (clk_div_inst/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  clk_div_inst/Mcount_cnt_cy<2> (clk_div_inst/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  clk_div_inst/Mcount_cnt_cy<3> (clk_div_inst/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  clk_div_inst/Mcount_cnt_cy<4> (clk_div_inst/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  clk_div_inst/Mcount_cnt_cy<5> (clk_div_inst/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  clk_div_inst/Mcount_cnt_cy<6> (clk_div_inst/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  clk_div_inst/Mcount_cnt_cy<7> (clk_div_inst/Mcount_cnt_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  clk_div_inst/Mcount_cnt_cy<8> (clk_div_inst/Mcount_cnt_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  clk_div_inst/Mcount_cnt_cy<9> (clk_div_inst/Mcount_cnt_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  clk_div_inst/Mcount_cnt_cy<10> (clk_div_inst/Mcount_cnt_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  clk_div_inst/Mcount_cnt_cy<11> (clk_div_inst/Mcount_cnt_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  clk_div_inst/Mcount_cnt_cy<12> (clk_div_inst/Mcount_cnt_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  clk_div_inst/Mcount_cnt_cy<13> (clk_div_inst/Mcount_cnt_cy<13>)
     MUXCY:CI->O           0   0.065   0.000  clk_div_inst/Mcount_cnt_cy<14> (clk_div_inst/Mcount_cnt_cy<14>)
     XORCY:CI->O           1   0.844   0.500  clk_div_inst/Mcount_cnt_xor<15> (clk_div_inst/Result<15>)
     LUT2:I1->O            1   0.643   0.000  clk_div_inst/Mcount_cnt_eqn_151 (clk_div_inst/Mcount_cnt_eqn_15)
     FDP:D                     0.252          clk_div_inst/cnt_15
    ----------------------------------------
    Total                      5.694ns (4.520ns logic, 1.174ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div_inst/slow1'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              7.873ns (Levels of Logic = 3)
  Source:            fsm_inst/spi_impl/st_FSM_FFd1 (FF)
  Destination:       spi_sck (PAD)
  Source Clock:      clk_div_inst/slow1 rising

  Data Path: fsm_inst/spi_impl/st_FSM_FFd1 to spi_sck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.591   0.837  fsm_inst/spi_impl/st_FSM_FFd1 (fsm_inst/spi_impl/st_FSM_FFd1)
     LUT2_L:I1->LO         1   0.643   0.103  fsm_inst/spi_impl/dcnt_and000012_SW0 (N12)
     LUT4:I3->O            3   0.648   0.531  fsm_inst/spi_impl/dcnt_and000012 (spi_sck_OBUF)
     OBUF:I->O                 4.520          spi_sck_OBUF (spi_sck)
    ----------------------------------------
    Total                      7.873ns (6.402ns logic, 1.471ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.17 secs
 
--> 


Total memory usage is 520472 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   71 (   0 filtered)
Number of infos    :    7 (   0 filtered)

