[BoardGlobal]
   board_space   = 0x1000000000
   dram_count    = 1
   dram_size     = 512
   chip_count    = 1
   board_count   = 1

   dram_ce_fname = ../rmdkrnl/bin/rmdkrnl
   dram_ce_addr  = 16

   dram_xe_fname = robtests/c-graph-par/graph500
   dram_xe_addr  = 32

[chip0]
   base_addr     = 0x100000000

[DRAMglobal]
   verbose       = false

[dram0]
   base_addr     = 0x200000000
   reg_addr      = 0x2fffffb00

[ChipGlobal]
   chip_space    = 0x100000000
   unit_count    = 1
   csm_count     = 1
   csm_size      = 16384

[csm0]
   sram_addr     = 0x20000000
   reg_addr      = 0x3ffffb00

[unit0]
   base_addr     = 0x40000000

[unit1]
   base_addr     = 0x60000000

[unit2]
   base_addr     = 0x80000000

[unit3]
   base_addr     = 0xa0000000

[UnitGlobal]
   unit_space    = 0x20000000
   block_count   = 2
   usm_count     = 1
   usm_size      = 8192

[usm0]
   sram_addr     = 0x02000000
   reg_addr      = 0x03fffb00
   verbose       = false

[block0]
   base_addr     = 0x04000000

[block1]
   base_addr     = 0x06000000

[block2]
   base_addr     = 0x08000000

[block3]
   base_addr     = 0x0a000000

[block4]
   base_addr     = 0x0c000000

[block5]
   base_addr     = 0x0e000000

[block6]
   base_addr     = 0x10000000

[block7]
   base_addr     = 0x12000000

[block8]
   base_addr     = 0x14000000

[BlockGlobal]
	block_space   = 0x02000000
	agent_space   = 0x00200000
	ce_count      = 1
	xe_count      = 8
	bsm_count     = 2
	nlni_count    = 0
	lsq_depth     = 5
	verbose       = true
	verboseLevel  = 1
	logfilebase   = logs/sunshine.log
	
[MemGlobal]
	word_size     = 8

[BSMglobal]
	verbose       = false
	sram_size     = 1280

[bsm0]
	sram_addr     = 0x00200000
	reg_addr      = 0x003FFB00

[bsm1]
	sram_addr     = 0x00400000
	reg_addr      = 0x005FFB00

[CEglobal]
	qemu_args     = -kernel ../rmdkrnl/rmdkrnl
	sram_size     = 1280
	stack_size    = 64
	cache_defined = 1
	cache_size    = 0
	cache_assoc   = 4
	cache_lineSZ  = 64
	cache_policy  = 0x5
	logfile_redir = 0

[ce0]
	sram_addr     = 0x00600000
	reg_addr      = 0x007FFB00
	memport       = SWITCH0
[XEglobal]
	sram_size     = 1280
	stack_size    = 24			
	prf_size      = 512
	pmu_size      = 128
	msr_size      = 32
	arf_limit     = 64
	cache_defined = 1

[xe0]
	input         = some-XE-binary
	start_PC      = 0x100
	stop_PC       = 0xde4
	sram_addr     = 0x00800000
	reg_addr      = 0x009FFB00
	enabled       = true
	memport       = SWITCH0
[xe1]
	input         = some-XE-binary
	start_PC      = 0x100
	stop_PC       = 0xde4
	sram_addr     = 0x00a00000
	reg_addr      = 0x00bFFB00
	enabled       = true
	memport       = SWITCH0
[xe2]
	input         = some-XE-binary
	start_PC      = 0x100
	stop_PC       = 0xde4
	sram_addr     = 0x00c00000
	reg_addr      = 0x00dFFB00
	enabled       = true
	memport       = SWITCH0
[xe3]
	input         = some-XE-binary
	start_PC      = 0x100
	stop_PC       = 0xde4
	sram_addr     = 0x00e00000
	reg_addr      = 0x00fFFB00
	enabled       = true
	memport       = SWITCH0
[xe4]
	input         = some-XE-binary
	start_PC      = 0x100
	stop_PC       = 0xde4
	sram_addr     = 0x01000000
	reg_addr      = 0x011FFB00
	enabled       = true
	memport       = SWITCH0
[xe5]
	input         = some-XE-binary
	start_PC      = 0x100
	stop_PC       = 0xde4
	sram_addr     = 0x01200000
	reg_addr      = 0x013FFB00
	enabled       = true
	memport       = SWITCH0
[xe6]
	input         = some-XE-binary
	start_PC      = 0x100
	stop_PC       = 0xde4
	sram_addr     = 0x01400000
	reg_addr      = 0x015FFB00
	enabled       = true
	memport       = SWITCH0
[xe7]
	input         = some-XE-binary
	start_PC      = 0x100
	stop_PC       = 0xde4
	sram_addr     = 0x01600000
	reg_addr      = 0x017FFB00
	enabled       = true
	memport       = SWITCH0

[NLNIglobal]
	verbose       = false
	sram_size     = 0

[nlni0]
	sram_addr     = 0x00200000
	reg_addr      = 0x003FFB00

[nlni1]
	sram_addr     = 0x00400000
	reg_addr      = 0x005FFB00

[DRAM]
	type          = dram
	sram_addr     = 0xb000000
	sram_size     = 1048576
	line_length   = 8 			




[CE0LM]
	type = scratchpad
	size = 1310720
	start_address = 0x0000000

[XE0LM]
	type = scratchpad
	size = 1310720
	start_address = 0x0000000

[XE1LM]
	type = scratchpad
	size = 1310720
	start_address = 0x0000000

[XE2LM]
	type = scratchpad
	size = 1310720
	start_address = 0x0000000

[XE3LM]
	type = scratchpad
	size = 1310720
	start_address = 0x0000000

[XE4LM]
	type = scratchpad
	size = 1310720
	start_address = 0x0000000

[XE5LM]
	type = scratchpad
	size = 1310720
	start_address = 0x0000000

[XE6LM]
	type = scratchpad
	size = 1310720
	start_address = 0x0000000

[XE7LM]
	type = scratchpad
	size = 1310720
	start_address = 0x0000000

[BLOCKMEM0]
	type = scratchpad
	size = 1310720
	start_address = 0x0000000

[BLOCKMEM1]
	type = scratchpad
	size = 1310720
	start_address = 0x0000000

[SWITCH0]
	type = memswitch
	num_ports = 12
	port0 = range 0x0000000 1310270 CE0LM
	port1 = range 0x0000000 1310270 XE0LM
	port2 = range 0x0000000 1310270 XE1LM
	port3 = range 0x0000000 1310270 XE2LM
	port4 = range 0x0000000 1310270 XE3LM
	port5 = range 0x0000000 1310270 XE4LM
	port6 = range 0x0000000 1310270 XE5LM
	port7 = range 0x0000000 1310270 XE6LM
	port8 = range 0x0000000 1310270 XE7LM
	port9 = range 0x0000000 1310720 BLOCKMEM0
	port10 = range 0x0000000 1310720 BLOCKMEM1
	port11 = default DRAM

