v++ -c -t hw_emu --config zcu106.cfg -k  aes192CcmEnc -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/aes192CcmEnc.cpp -o kernels/aes192CcmEnc.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes192CcmEnc
	Log files: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/aes192CcmEnc
Running Dispatch Server on port:33347
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes192CcmEnc.xo.compile_summary, at Mon Nov 14 00:47:34 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 00:47:34 2022
Running Rule Check Server on port:36319
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes192CcmEnc/v++_compile_aes192CcmEnc_guidance.html', at Mon Nov 14 00:47:37 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes192CcmEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes192CcmEnc Log file: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/aes192CcmEnc/aes192CcmEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_66_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_70_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_74_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_74_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_78_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_5'
INFO: [v++ 204-61] Pipelining loop 'LOOP_DUP_STRM'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_DUP_STRM'
INFO: [v++ 204-61] Pipelining loop 'LOOP_AD_GEN'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_AD_GEN'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_333_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, function 'process'
INFO: [v++ 204-61] Pipelining loop 'LOOP_CIPHER_GEN'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 25, loop 'LOOP_CIPHER_GEN'
INFO: [v++ 204-61] Pipelining loop 'LOOP_AD_TAG'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 23, Depth = 25, loop 'LOOP_AD_TAG'
INFO: [v++ 204-61] Pipelining loop 'LOOP_PLD_TAG'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 23, Depth = 25, loop 'LOOP_PLD_TAG'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_51_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_52_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_52_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_55_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_56_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_56_5'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes192CcmEnc/system_estimate_aes192CcmEnc.xtxt
INFO: [v++ 60-586] Created kernels/aes192CcmEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes192CcmEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 7m 10s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l -t hw_emu --config zcu106.cfg kernels/aes192CcmEnc.xo -o test_aes192CcmEnc/test.xclbin -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link
	Log files: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link
Running Dispatch Server on port:41243
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes192CcmEnc/test.xclbin.link_summary, at Mon Nov 14 00:54:50 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 00:54:50 2022
Running Rule Check Server on port:38357
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/v++_link_test_guidance.html', at Mon Nov 14 00:54:53 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [00:54:55] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes192CcmEnc.xo -keep --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target emu --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 00:54:59 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes192CcmEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [00:55:00] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/iprepo/xilinx_com_hls_aes192CcmEnc_1_0,aes192CcmEnc -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [00:55:17] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1620.566 ; gain = 316.383 ; free physical = 14632 ; free virtual = 247956
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [00:55:17] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen -dmclkid 0 -r /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes192CcmEnc, num: 1  {aes192CcmEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192CcmEnc_1.inBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192CcmEnc_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192CcmEnc_1.nonce to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192CcmEnc_1.ADBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192CcmEnc_1.numBlockInPerMessage to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192CcmEnc_1.numBlockADPerMessage to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192CcmEnc_1.outBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192CcmEnc_1.tagBuffer to HP0
INFO: [SYSTEM_LINK 82-37] [00:55:20] cfgen finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 14632 ; free virtual = 247956
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [00:55:20] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [00:55:26] cf2bd finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 14624 ; free virtual = 247953
INFO: [v++ 60-1441] [00:55:26] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14664 ; free virtual = 247993
INFO: [v++ 60-1443] [00:55:26] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [00:55:34] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14665 ; free virtual = 247994
INFO: [v++ 60-1443] [00:55:34] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [00:55:37] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14421 ; free virtual = 247750
INFO: [v++ 60-1443] [00:55:37] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/tests/scurity_hw_emu_test/.ipcache -s --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int --log_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link --report_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link --config /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xo/ip_repo/xilinx_com_hls_aes192CcmEnc_1_0 --messageDb /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link/vpl.pb /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[00:56:05] Run vpl: Step create_project: Started
Creating Vivado project.
[00:56:25] Run vpl: Step create_project: Completed
[00:56:25] Run vpl: Step create_bd: Started
[00:56:39] Run vpl: Step create_bd: Completed
[00:56:39] Run vpl: Step update_bd: Started
[00:56:43] Run vpl: Step update_bd: Completed
[00:56:43] Run vpl: Step generate_target: Started
[00:57:58] Run vpl: Step generate_target: RUNNING...
[00:58:08] Run vpl: Step generate_target: Completed
[00:58:08] Run vpl: Step config_hw_emu.gen_scripts: Started
[00:58:52] Run vpl: Step config_hw_emu.gen_scripts: Completed
[00:58:52] Run vpl: Step config_hw_emu.compile: Started
[00:59:13] Run vpl: Step config_hw_emu.compile: Completed
[00:59:13] Run vpl: Step config_hw_emu.elaborate: Started
[01:00:29] Run vpl: Step config_hw_emu.elaborate: RUNNING...
[01:01:44] Run vpl: Step config_hw_emu.elaborate: RUNNING...
[01:01:50] Run vpl: Step config_hw_emu.elaborate: Completed
[01:01:51] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [01:01:51] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:16 ; elapsed = 00:06:14 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14461 ; free virtual = 248221
INFO: [v++ 60-1443] [01:01:51] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [01:02:17] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14441 ; free virtual = 248223
INFO: [v++ 60-1443] [01:02:17] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_DATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/consolidated.cf --add-section DEBUG_IP_LAYOUT:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes192CcmEnc/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 9508 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/consolidated.cf'

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 872 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 22765779 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3218 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 85342 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 9499 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (22885093 bytes) to the output file: /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes192CcmEnc/test.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [01:02:17] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14418 ; free virtual = 248222
INFO: [v++ 60-1443] [01:02:17] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes192CcmEnc/test.xclbin.info --input /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes192CcmEnc/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [01:02:18] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.90 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14418 ; free virtual = 248222
INFO: [v++ 60-1443] [01:02:18] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [01:02:18] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14418 ; free virtual = 248222
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/system_estimate_test.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created test_aes192CcmEnc/test.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/v++_link_test_guidance.html
	Steps Log File: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes192CcmEnc/test.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 7m 38s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  aes128CcmDec -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/aes128CcmDec.cpp -o kernels/aes128CcmDec.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes128CcmDec
	Log files: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/aes128CcmDec
Running Dispatch Server on port:36301
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes128CcmDec.xo.compile_summary, at Mon Nov 14 01:02:33 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 01:02:33 2022
Running Rule Check Server on port:36723
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes128CcmDec/v++_compile_aes128CcmDec_guidance.html', at Mon Nov 14 01:02:37 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes128CcmDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CcmDec Log file: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/aes128CcmDec/aes128CcmDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_70_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_74_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_74_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_78_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_5'
INFO: [v++ 204-61] Pipelining loop 'LOOP_DUP_STRM'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_DUP_STRM'
INFO: [v++ 204-61] Pipelining loop 'LOOP_AD_GEN'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_AD_GEN'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_451_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_451_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'LOOP_CIPHER_GEN'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'LOOP_CIPHER_GEN'
INFO: [v++ 204-61] Pipelining loop 'LOOP_AD_TAG'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 19, Depth = 21, loop 'LOOP_AD_TAG'
INFO: [v++ 204-61] Pipelining loop 'LOOP_PLD_TAG'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 19, Depth = 21, loop 'LOOP_PLD_TAG'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_51_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_52_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_52_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_55_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_56_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_56_5'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes128CcmDec/system_estimate_aes128CcmDec.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created kernels/aes128CcmDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes128CcmDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 6m 32s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l -t hw_emu --config zcu106.cfg kernels/aes128CcmDec.xo -o test_aes128CcmDec/test.xclbin -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link
	Log files: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link
Running Dispatch Server on port:38009
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128CcmDec/test.xclbin.link_summary, at Mon Nov 14 01:09:11 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 01:09:11 2022
Running Rule Check Server on port:33655
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/v++_link_test_guidance.html', at Mon Nov 14 01:09:14 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [01:09:16] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes128CcmDec.xo -keep --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target emu --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 01:09:21 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes128CcmDec.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [01:09:21] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CcmDec_1_0,aes128CcmDec -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [01:09:37] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 14871 ; free virtual = 248232
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [01:09:37] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen -dmclkid 0 -r /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128CcmDec, num: 1  {aes128CcmDec_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CcmDec_1.inBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CcmDec_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CcmDec_1.nonce to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CcmDec_1.ADBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CcmDec_1.numBlockInPerMessage to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CcmDec_1.numBlockADPerMessage to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CcmDec_1.outBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CcmDec_1.tagBuffer to HP0
INFO: [SYSTEM_LINK 82-37] [01:09:47] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 14870 ; free virtual = 248232
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [01:09:47] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [01:09:54] cf2bd finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 14862 ; free virtual = 248227
INFO: [v++ 60-1441] [01:09:54] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14900 ; free virtual = 248266
INFO: [v++ 60-1443] [01:09:54] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [01:10:03] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14899 ; free virtual = 248266
INFO: [v++ 60-1443] [01:10:03] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [01:10:06] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14634 ; free virtual = 248000
INFO: [v++ 60-1443] [01:10:06] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/tests/scurity_hw_emu_test/.ipcache -s --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int --log_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link --report_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link --config /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CcmDec_1_0 --messageDb /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link/vpl.pb /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[01:10:36] Run vpl: Step create_project: Started
Creating Vivado project.
[01:10:54] Run vpl: Step create_project: Completed
[01:10:54] Run vpl: Step create_bd: Started
[01:11:21] Run vpl: Step create_bd: Completed
[01:11:21] Run vpl: Step update_bd: Started
[01:11:32] Run vpl: Step update_bd: Completed
[01:11:32] Run vpl: Step generate_target: Started
[01:12:48] Run vpl: Step generate_target: RUNNING...
[01:12:49] Run vpl: Step generate_target: Completed
[01:12:49] Run vpl: Step config_hw_emu.gen_scripts: Started
[01:13:33] Run vpl: Step config_hw_emu.gen_scripts: Completed
[01:13:33] Run vpl: Step config_hw_emu.compile: Started
[01:13:56] Run vpl: Step config_hw_emu.compile: Completed
[01:13:56] Run vpl: Step config_hw_emu.elaborate: Started
[01:15:11] Run vpl: Step config_hw_emu.elaborate: RUNNING...
[01:16:05] Run vpl: Step config_hw_emu.elaborate: Completed
[01:16:05] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [01:16:06] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:06:00 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13780 ; free virtual = 247550
INFO: [v++ 60-1443] [01:16:06] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [01:16:28] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14437 ; free virtual = 248227
INFO: [v++ 60-1443] [01:16:28] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_DATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/consolidated.cf --add-section DEBUG_IP_LAYOUT:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128CcmDec/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 9167 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/consolidated.cf'

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 872 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 20904174 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3218 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 70922 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 9498 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (21008725 bytes) to the output file: /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128CcmDec/test.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [01:16:29] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14437 ; free virtual = 248227
INFO: [v++ 60-1443] [01:16:29] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128CcmDec/test.xclbin.info --input /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128CcmDec/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [01:16:29] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14436 ; free virtual = 248226
INFO: [v++ 60-1443] [01:16:29] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [01:16:29] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14436 ; free virtual = 248226
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/system_estimate_test.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created test_aes128CcmDec/test.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/v++_link_test_guidance.html
	Steps Log File: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128CcmDec/test.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 7m 28s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  aes128GcmEnc -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/aes128GcmEnc.cpp -o kernels/aes128GcmEnc.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes128GcmEnc
	Log files: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/aes128GcmEnc
Running Dispatch Server on port:35869
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes128GcmEnc.xo.compile_summary, at Mon Nov 14 01:16:44 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 01:16:44 2022
Running Rule Check Server on port:34407
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes128GcmEnc/v++_compile_aes128GcmEnc_guidance.html', at Mon Nov 14 01:16:47 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes128GcmEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128GcmEnc Log file: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/aes128GcmEnc/aes128GcmEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_70_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_74_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_74_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_78_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_451_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_451_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'LOOP_GEN_CIPHER'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'LOOP_GEN_CIPHER'
INFO: [v++ 204-61] Pipelining function 'GF128_mult'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'GF128_mult'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_63_1'
INFO: [v++ 204-61] Pipelining loop 'LOOP_FIRST_HALF'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_FIRST_HALF'
INFO: [v++ 204-61] Pipelining loop 'LOOP_SECOND_HALF'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SECOND_HALF'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_51_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_52_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_52_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_55_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_56_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_56_5'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes128GcmEnc/system_estimate_aes128GcmEnc.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created kernels/aes128GcmEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes128GcmEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 6m 11s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l -t hw_emu --config zcu106.cfg kernels/aes128GcmEnc.xo -o test_aes128GcmEnc/test.xclbin -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link
	Log files: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link
Running Dispatch Server on port:34371
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128GcmEnc/test.xclbin.link_summary, at Mon Nov 14 01:23:00 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 01:23:00 2022
Running Rule Check Server on port:35623
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/v++_link_test_guidance.html', at Mon Nov 14 01:23:04 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [01:23:05] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes128GcmEnc.xo -keep --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target emu --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 01:23:10 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes128GcmEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [01:23:10] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/iprepo/xilinx_com_hls_aes128GcmEnc_1_0,aes128GcmEnc -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [01:23:27] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1684.125 ; gain = 0.000 ; free physical = 14906 ; free virtual = 248248
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [01:23:27] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen -dmclkid 0 -r /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128GcmEnc, num: 1  {aes128GcmEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmEnc_1.inBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmEnc_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmEnc_1.IVBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmEnc_1.ADBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmEnc_1.numBlockInPerMessage to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmEnc_1.numBlockADPerMessage to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmEnc_1.outBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmEnc_1.tagBuffer to HP0
INFO: [SYSTEM_LINK 82-37] [01:23:36] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1684.125 ; gain = 0.000 ; free physical = 14904 ; free virtual = 248247
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [01:23:36] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [01:23:44] cf2bd finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1684.125 ; gain = 0.000 ; free physical = 14897 ; free virtual = 248244
INFO: [v++ 60-1441] [01:23:44] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14935 ; free virtual = 248282
INFO: [v++ 60-1443] [01:23:44] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [01:23:52] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14935 ; free virtual = 248283
INFO: [v++ 60-1443] [01:23:52] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [01:23:56] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14706 ; free virtual = 248053
INFO: [v++ 60-1443] [01:23:56] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/tests/scurity_hw_emu_test/.ipcache -s --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int --log_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link --report_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link --config /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128GcmEnc_1_0 --messageDb /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link/vpl.pb /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[01:24:30] Run vpl: Step create_project: Started
Creating Vivado project.
[01:24:50] Run vpl: Step create_project: Completed
[01:24:50] Run vpl: Step create_bd: Started
[01:25:17] Run vpl: Step create_bd: Completed
[01:25:17] Run vpl: Step update_bd: Started
[01:25:28] Run vpl: Step update_bd: Completed
[01:25:28] Run vpl: Step generate_target: Started
[01:26:44] Run vpl: Step generate_target: RUNNING...
[01:27:18] Run vpl: Step generate_target: Completed
[01:27:18] Run vpl: Step config_hw_emu.gen_scripts: Started
[01:27:58] Run vpl: Step config_hw_emu.gen_scripts: Completed
[01:27:58] Run vpl: Step config_hw_emu.compile: Started
[01:28:23] Run vpl: Step config_hw_emu.compile: Completed
[01:28:23] Run vpl: Step config_hw_emu.elaborate: Started
[01:29:34] Run vpl: Step config_hw_emu.elaborate: Completed
[01:29:34] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [01:29:34] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:14 ; elapsed = 00:05:39 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14516 ; free virtual = 248244
INFO: [v++ 60-1443] [01:29:34] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [01:29:59] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14498 ; free virtual = 248246
INFO: [v++ 60-1443] [01:29:59] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_DATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/consolidated.cf --add-section DEBUG_IP_LAYOUT:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128GcmEnc/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 9179 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/consolidated.cf'

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 872 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 20030631 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3221 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 20386 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 9504 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (20084663 bytes) to the output file: /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128GcmEnc/test.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [01:29:59] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14497 ; free virtual = 248244
INFO: [v++ 60-1443] [01:29:59] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128GcmEnc/test.xclbin.info --input /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128GcmEnc/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [01:30:00] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14497 ; free virtual = 248244
INFO: [v++ 60-1443] [01:30:00] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [01:30:00] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14497 ; free virtual = 248244
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/system_estimate_test.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created test_aes128GcmEnc/test.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/v++_link_test_guidance.html
	Steps Log File: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128GcmEnc/test.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 7m 9s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  aes192GcmDec -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/aes192GcmDec.cpp -o kernels/aes192GcmDec.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes192GcmDec
	Log files: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/aes192GcmDec
Running Dispatch Server on port:36337
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes192GcmDec.xo.compile_summary, at Mon Nov 14 01:30:15 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 01:30:15 2022
Running Rule Check Server on port:41151
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes192GcmDec/v++_compile_aes192GcmDec_guidance.html', at Mon Nov 14 01:30:18 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes192GcmDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes192GcmDec Log file: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/aes192GcmDec/aes192GcmDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_66_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_70_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_74_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_74_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_78_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_333_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, function 'process'
INFO: [v++ 204-61] Pipelining loop 'LOOP_GEN_PLAIN'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 25, loop 'LOOP_GEN_PLAIN'
INFO: [v++ 204-61] Pipelining function 'GF128_mult'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'GF128_mult'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_63_1'
INFO: [v++ 204-61] Pipelining loop 'LOOP_FIRST_HALF'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_FIRST_HALF'
INFO: [v++ 204-61] Pipelining loop 'LOOP_SECOND_HALF'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SECOND_HALF'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_51_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_52_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_52_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_55_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_56_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_56_5'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes192GcmDec/system_estimate_aes192GcmDec.xtxt
INFO: [v++ 60-586] Created kernels/aes192GcmDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes192GcmDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 6m 18s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l -t hw_emu --config zcu106.cfg kernels/aes192GcmDec.xo -o test_aes192GcmDec/test.xclbin -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link
	Log files: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link
Running Dispatch Server on port:36031
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes192GcmDec/test.xclbin.link_summary, at Mon Nov 14 01:36:36 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 01:36:36 2022
Running Rule Check Server on port:32957
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/v++_link_test_guidance.html', at Mon Nov 14 01:36:39 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [01:36:40] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes192GcmDec.xo -keep --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target emu --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 01:36:44 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes192GcmDec.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [01:36:45] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/iprepo/xilinx_com_hls_aes192GcmDec_1_0,aes192GcmDec -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [01:37:01] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1620.566 ; gain = 316.383 ; free physical = 14741 ; free virtual = 248229
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [01:37:01] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen -dmclkid 0 -r /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes192GcmDec, num: 1  {aes192GcmDec_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192GcmDec_1.inBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192GcmDec_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192GcmDec_1.IVBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192GcmDec_1.ADBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192GcmDec_1.numBlockInPerMessage to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192GcmDec_1.numBlockADPerMessage to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192GcmDec_1.outBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192GcmDec_1.tagBuffer to HP0
INFO: [SYSTEM_LINK 82-37] [01:37:10] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 14738 ; free virtual = 248225
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [01:37:10] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [01:37:16] cf2bd finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 14730 ; free virtual = 248222
INFO: [v++ 60-1441] [01:37:16] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1555.078 ; gain = 0.000 ; free physical = 14769 ; free virtual = 248261
INFO: [v++ 60-1443] [01:37:16] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [01:37:25] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1555.078 ; gain = 0.000 ; free physical = 14767 ; free virtual = 248259
INFO: [v++ 60-1443] [01:37:25] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [01:37:28] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1555.078 ; gain = 0.000 ; free physical = 14553 ; free virtual = 248045
INFO: [v++ 60-1443] [01:37:28] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/tests/scurity_hw_emu_test/.ipcache -s --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int --log_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link --report_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link --config /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xo/ip_repo/xilinx_com_hls_aes192GcmDec_1_0 --messageDb /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link/vpl.pb /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[01:37:58] Run vpl: Step create_project: Started
Creating Vivado project.
[01:38:10] Run vpl: Step create_project: Completed
[01:38:10] Run vpl: Step create_bd: Started
[01:38:30] Run vpl: Step create_bd: Completed
[01:38:30] Run vpl: Step update_bd: Started
[01:38:40] Run vpl: Step update_bd: Completed
[01:38:40] Run vpl: Step generate_target: Started
[01:39:56] Run vpl: Step generate_target: RUNNING...
[01:40:05] Run vpl: Step generate_target: Completed
[01:40:05] Run vpl: Step config_hw_emu.gen_scripts: Started
[01:40:39] Run vpl: Step config_hw_emu.gen_scripts: Completed
[01:40:39] Run vpl: Step config_hw_emu.compile: Started
[01:41:05] Run vpl: Step config_hw_emu.compile: Completed
[01:41:05] Run vpl: Step config_hw_emu.elaborate: Started
[01:42:20] Run vpl: Step config_hw_emu.elaborate: Completed
[01:42:20] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [01:42:20] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:04:52 . Memory (MB): peak = 1555.078 ; gain = 0.000 ; free physical = 13600 ; free virtual = 247485
INFO: [v++ 60-1443] [01:42:20] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [01:42:43] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1555.078 ; gain = 0.000 ; free physical = 14328 ; free virtual = 248234
INFO: [v++ 60-1443] [01:42:43] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_DATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/consolidated.cf --add-section DEBUG_IP_LAYOUT:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes192GcmDec/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 9520 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/consolidated.cf'

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 872 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 21339639 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3221 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 21900 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 9505 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (21395527 bytes) to the output file: /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes192GcmDec/test.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [01:42:43] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1555.078 ; gain = 0.000 ; free physical = 14305 ; free virtual = 248231
INFO: [v++ 60-1443] [01:42:43] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes192GcmDec/test.xclbin.info --input /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes192GcmDec/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [01:42:44] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1555.078 ; gain = 0.000 ; free physical = 14306 ; free virtual = 248232
INFO: [v++ 60-1443] [01:42:44] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [01:42:44] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1555.078 ; gain = 0.000 ; free physical = 14306 ; free virtual = 248232
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/system_estimate_test.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created test_aes192GcmDec/test.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/v++_link_test_guidance.html
	Steps Log File: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes192GcmDec/test.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 6m 17s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  aes128CbcEnc -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o kernels/aes128CbcEnc.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes128CbcEnc
	Log files: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/aes128CbcEnc
Running Dispatch Server on port:39393
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes128CbcEnc.xo.compile_summary, at Mon Nov 14 01:42:59 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 01:42:59 2022
Running Rule Check Server on port:44051
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes128CbcEnc/v++_compile_aes128CbcEnc_guidance.html', at Mon Nov 14 01:43:03 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcEnc Log file: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_451_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_451_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_45_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_45_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_49_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_49_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_5'
INFO: [v++ 204-61] Pipelining loop 'encryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 19, Depth = 21, loop 'encryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_34_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_41_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes128CbcEnc/system_estimate_aes128CbcEnc.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created kernels/aes128CbcEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes128CbcEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 47s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l -t hw_emu --config zcu106.cfg kernels/aes128CbcEnc.xo -o test_aes128CbcEnc/test.xclbin -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link
	Log files: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link
Running Dispatch Server on port:36703
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128CbcEnc/test.xclbin.link_summary, at Mon Nov 14 01:46:52 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 01:46:52 2022
Running Rule Check Server on port:46791
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/v++_link_test_guidance.html', at Mon Nov 14 01:46:55 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [01:46:56] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes128CbcEnc.xo -keep --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target emu --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 01:47:01 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes128CbcEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [01:47:01] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcEnc_1_0,aes128CbcEnc -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [01:47:19] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1684.125 ; gain = 0.000 ; free physical = 14743 ; free virtual = 248237
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [01:47:19] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen -dmclkid 0 -r /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128CbcEnc, num: 1  {aes128CbcEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherTextBuffer to HP0
INFO: [SYSTEM_LINK 82-37] [01:47:28] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1684.125 ; gain = 0.000 ; free physical = 14743 ; free virtual = 248237
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [01:47:28] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [01:47:35] cf2bd finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1684.125 ; gain = 0.000 ; free physical = 14738 ; free virtual = 248237
INFO: [v++ 60-1441] [01:47:35] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14775 ; free virtual = 248275
INFO: [v++ 60-1443] [01:47:35] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [01:47:44] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14775 ; free virtual = 248274
INFO: [v++ 60-1443] [01:47:44] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [01:47:47] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14532 ; free virtual = 248031
INFO: [v++ 60-1443] [01:47:47] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/tests/scurity_hw_emu_test/.ipcache -s --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int --log_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link --report_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link --config /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcEnc_1_0 --messageDb /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link/vpl.pb /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[01:48:13] Run vpl: Step create_project: Started
Creating Vivado project.
[01:48:31] Run vpl: Step create_project: Completed
[01:48:31] Run vpl: Step create_bd: Started
[01:48:57] Run vpl: Step create_bd: Completed
[01:48:57] Run vpl: Step update_bd: Started
[01:49:07] Run vpl: Step update_bd: Completed
[01:49:07] Run vpl: Step generate_target: Started
[01:50:23] Run vpl: Step generate_target: RUNNING...
[01:50:57] Run vpl: Step generate_target: Completed
[01:50:57] Run vpl: Step config_hw_emu.gen_scripts: Started
[01:51:39] Run vpl: Step config_hw_emu.gen_scripts: Completed
[01:51:39] Run vpl: Step config_hw_emu.compile: Started
[01:52:05] Run vpl: Step config_hw_emu.compile: Completed
[01:52:05] Run vpl: Step config_hw_emu.elaborate: Started
[01:53:19] Run vpl: Step config_hw_emu.elaborate: Completed
[01:53:19] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [01:53:20] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:05:33 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13727 ; free virtual = 247601
INFO: [v++ 60-1443] [01:53:20] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [01:53:44] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14339 ; free virtual = 248233
INFO: [v++ 60-1443] [01:53:44] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_DATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/consolidated.cf --add-section DEBUG_IP_LAYOUT:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128CbcEnc/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 8001 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/consolidated.cf'

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 872 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 19712122 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2577 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 4135 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 6816 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (19743854 bytes) to the output file: /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128CbcEnc/test.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [01:53:44] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14338 ; free virtual = 248231
INFO: [v++ 60-1443] [01:53:44] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128CbcEnc/test.xclbin.info --input /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128CbcEnc/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [01:53:45] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14339 ; free virtual = 248232
INFO: [v++ 60-1443] [01:53:45] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [01:53:45] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14339 ; free virtual = 248232
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/system_estimate_test.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created test_aes128CbcEnc/test.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/v++_link_test_guidance.html
	Steps Log File: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128CbcEnc/test.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 7m 4s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  aes192CcmDec -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/aes192CcmDec.cpp -o kernels/aes192CcmDec.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes192CcmDec
	Log files: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/aes192CcmDec
Running Dispatch Server on port:41659
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes192CcmDec.xo.compile_summary, at Mon Nov 14 01:54:00 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 01:54:00 2022
Running Rule Check Server on port:45601
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes192CcmDec/v++_compile_aes192CcmDec_guidance.html', at Mon Nov 14 01:54:04 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes192CcmDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes192CcmDec Log file: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/aes192CcmDec/aes192CcmDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_66_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_70_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_74_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_74_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_78_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_5'
INFO: [v++ 204-61] Pipelining loop 'LOOP_DUP_STRM'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_DUP_STRM'
INFO: [v++ 204-61] Pipelining loop 'LOOP_AD_GEN'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_AD_GEN'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_333_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, function 'process'
INFO: [v++ 204-61] Pipelining loop 'LOOP_CIPHER_GEN'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 25, loop 'LOOP_CIPHER_GEN'
INFO: [v++ 204-61] Pipelining loop 'LOOP_AD_TAG'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 23, Depth = 25, loop 'LOOP_AD_TAG'
INFO: [v++ 204-61] Pipelining loop 'LOOP_PLD_TAG'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 23, Depth = 25, loop 'LOOP_PLD_TAG'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_51_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_52_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_52_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_55_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_56_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_56_5'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes192CcmDec/system_estimate_aes192CcmDec.xtxt
INFO: [v++ 60-586] Created kernels/aes192CcmDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes192CcmDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 8m 2s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l -t hw_emu --config zcu106.cfg kernels/aes192CcmDec.xo -o test_aes192CcmDec/test.xclbin -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link
	Log files: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link
Running Dispatch Server on port:33751
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes192CcmDec/test.xclbin.link_summary, at Mon Nov 14 02:02:08 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 02:02:08 2022
Running Rule Check Server on port:33307
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/v++_link_test_guidance.html', at Mon Nov 14 02:02:11 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [02:02:13] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes192CcmDec.xo -keep --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target emu --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 02:02:15 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes192CcmDec.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [02:02:15] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/iprepo/xilinx_com_hls_aes192CcmDec_1_0,aes192CcmDec -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [02:02:29] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1620.566 ; gain = 375.984 ; free physical = 14520 ; free virtual = 248208
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [02:02:29] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen -dmclkid 0 -r /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes192CcmDec, num: 1  {aes192CcmDec_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192CcmDec_1.inBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192CcmDec_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192CcmDec_1.nonce to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192CcmDec_1.ADBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192CcmDec_1.numBlockInPerMessage to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192CcmDec_1.numBlockADPerMessage to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192CcmDec_1.outBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192CcmDec_1.tagBuffer to HP0
INFO: [SYSTEM_LINK 82-37] [02:02:38] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 14519 ; free virtual = 248206
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [02:02:38] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [02:02:44] cf2bd finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 14513 ; free virtual = 248205
INFO: [v++ 60-1441] [02:02:44] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14553 ; free virtual = 248244
INFO: [v++ 60-1443] [02:02:44] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [02:02:47] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14554 ; free virtual = 248246
INFO: [v++ 60-1443] [02:02:47] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [02:02:48] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14501 ; free virtual = 248193
INFO: [v++ 60-1443] [02:02:48] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/tests/scurity_hw_emu_test/.ipcache -s --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int --log_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link --report_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link --config /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xo/ip_repo/xilinx_com_hls_aes192CcmDec_1_0 --messageDb /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link/vpl.pb /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[02:03:20] Run vpl: Step create_project: Started
Creating Vivado project.
[02:03:40] Run vpl: Step create_project: Completed
[02:03:40] Run vpl: Step create_bd: Started
[02:04:05] Run vpl: Step create_bd: Completed
[02:04:05] Run vpl: Step update_bd: Started
[02:04:15] Run vpl: Step update_bd: Completed
[02:04:15] Run vpl: Step generate_target: Started
[02:05:23] Run vpl: Step generate_target: Completed
[02:05:23] Run vpl: Step config_hw_emu.gen_scripts: Started
[02:06:10] Run vpl: Step config_hw_emu.gen_scripts: Completed
[02:06:10] Run vpl: Step config_hw_emu.compile: Started
[02:06:29] Run vpl: Step config_hw_emu.compile: Completed
[02:06:29] Run vpl: Step config_hw_emu.elaborate: Started
[02:07:45] Run vpl: Step config_hw_emu.elaborate: RUNNING...
[02:08:36] Run vpl: Step config_hw_emu.elaborate: Completed
[02:08:36] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [02:08:36] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:13 ; elapsed = 00:05:48 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13444 ; free virtual = 247567
INFO: [v++ 60-1443] [02:08:36] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [02:08:53] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14068 ; free virtual = 248213
INFO: [v++ 60-1443] [02:08:53] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_DATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/consolidated.cf --add-section DEBUG_IP_LAYOUT:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes192CcmDec/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 9508 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/consolidated.cf'

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 872 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 22765792 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3218 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 85342 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 9499 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (22885101 bytes) to the output file: /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes192CcmDec/test.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [02:08:53] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14044 ; free virtual = 248211
INFO: [v++ 60-1443] [02:08:53] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes192CcmDec/test.xclbin.info --input /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes192CcmDec/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [02:08:54] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.91 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14044 ; free virtual = 248211
INFO: [v++ 60-1443] [02:08:54] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [02:08:54] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14044 ; free virtual = 248211
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/system_estimate_test.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created test_aes192CcmDec/test.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/v++_link_test_guidance.html
	Steps Log File: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes192CcmDec/test.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 6m 56s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  aes128GcmDec -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/aes128GcmDec.cpp -o kernels/aes128GcmDec.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes128GcmDec
	Log files: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/aes128GcmDec
Running Dispatch Server on port:33759
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes128GcmDec.xo.compile_summary, at Mon Nov 14 02:09:09 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 02:09:09 2022
Running Rule Check Server on port:43359
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes128GcmDec/v++_compile_aes128GcmDec_guidance.html', at Mon Nov 14 02:09:12 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes128GcmDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128GcmDec Log file: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/aes128GcmDec/aes128GcmDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_70_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_74_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_74_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_78_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_451_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_451_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'LOOP_GEN_PLAIN'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'LOOP_GEN_PLAIN'
INFO: [v++ 204-61] Pipelining function 'GF128_mult'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'GF128_mult'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_63_1'
INFO: [v++ 204-61] Pipelining loop 'LOOP_FIRST_HALF'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_FIRST_HALF'
INFO: [v++ 204-61] Pipelining loop 'LOOP_SECOND_HALF'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SECOND_HALF'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_51_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_52_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_52_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_55_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_56_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_56_5'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes128GcmDec/system_estimate_aes128GcmDec.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created kernels/aes128GcmDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes128GcmDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 54s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l -t hw_emu --config zcu106.cfg kernels/aes128GcmDec.xo -o test_aes128GcmDec/test.xclbin -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link
	Log files: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link
Running Dispatch Server on port:34659
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128GcmDec/test.xclbin.link_summary, at Mon Nov 14 02:12:08 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 02:12:09 2022
Running Rule Check Server on port:38689
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/v++_link_test_guidance.html', at Mon Nov 14 02:12:12 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [02:12:13] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes128GcmDec.xo -keep --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target emu --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 02:12:18 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes128GcmDec.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [02:12:18] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/iprepo/xilinx_com_hls_aes128GcmDec_1_0,aes128GcmDec -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [02:12:35] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1620.566 ; gain = 316.383 ; free physical = 14545 ; free virtual = 248225
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [02:12:35] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen -dmclkid 0 -r /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128GcmDec, num: 1  {aes128GcmDec_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmDec_1.inBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmDec_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmDec_1.IVBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmDec_1.ADBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmDec_1.numBlockInPerMessage to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmDec_1.numBlockADPerMessage to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmDec_1.outBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128GcmDec_1.tagBuffer to HP0
INFO: [SYSTEM_LINK 82-37] [02:12:44] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 14544 ; free virtual = 248224
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [02:12:44] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [02:12:52] cf2bd finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 14540 ; free virtual = 248224
INFO: [v++ 60-1441] [02:12:52] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14576 ; free virtual = 248261
INFO: [v++ 60-1443] [02:12:52] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [02:13:01] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14576 ; free virtual = 248261
INFO: [v++ 60-1443] [02:13:01] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [02:13:04] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14002 ; free virtual = 247686
INFO: [v++ 60-1443] [02:13:04] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/tests/scurity_hw_emu_test/.ipcache -s --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int --log_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link --report_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link --config /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128GcmDec_1_0 --messageDb /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link/vpl.pb /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[02:13:37] Run vpl: Step create_project: Started
Creating Vivado project.
[02:13:54] Run vpl: Step create_project: Completed
[02:13:54] Run vpl: Step create_bd: Started
[02:14:21] Run vpl: Step create_bd: Completed
[02:14:21] Run vpl: Step update_bd: Started
[02:14:32] Run vpl: Step update_bd: Completed
[02:14:32] Run vpl: Step generate_target: Started
[02:15:48] Run vpl: Step generate_target: RUNNING...
[02:16:24] Run vpl: Step generate_target: Completed
[02:16:24] Run vpl: Step config_hw_emu.gen_scripts: Started
[02:17:00] Run vpl: Step config_hw_emu.gen_scripts: Completed
[02:17:00] Run vpl: Step config_hw_emu.compile: Started
[02:17:24] Run vpl: Step config_hw_emu.compile: Completed
[02:17:24] Run vpl: Step config_hw_emu.elaborate: Started
[02:18:32] Run vpl: Step config_hw_emu.elaborate: Completed
[02:18:32] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [02:18:32] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:16 ; elapsed = 00:05:28 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13440 ; free virtual = 247506
INFO: [v++ 60-1443] [02:18:32] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [02:18:55] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14136 ; free virtual = 248222
INFO: [v++ 60-1443] [02:18:55] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_DATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/consolidated.cf --add-section DEBUG_IP_LAYOUT:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128GcmDec/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 9179 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/consolidated.cf'

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 872 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 20030589 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3221 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 20386 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 9504 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (20084623 bytes) to the output file: /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128GcmDec/test.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [02:18:55] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14136 ; free virtual = 248221
INFO: [v++ 60-1443] [02:18:55] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128GcmDec/test.xclbin.info --input /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128GcmDec/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [02:18:56] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14137 ; free virtual = 248222
INFO: [v++ 60-1443] [02:18:56] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [02:18:56] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14137 ; free virtual = 248222
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/system_estimate_test.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created test_aes128GcmDec/test.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/v++_link_test_guidance.html
	Steps Log File: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128GcmDec/test.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 6m 57s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  aes256GcmDec -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/aes256GcmDec.cpp -o kernels/aes256GcmDec.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes256GcmDec
	Log files: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/aes256GcmDec
Running Dispatch Server on port:38747
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes256GcmDec.xo.compile_summary, at Mon Nov 14 02:19:11 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 02:19:11 2022
Running Rule Check Server on port:41985
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes256GcmDec/v++_compile_aes256GcmDec_guidance.html', at Mon Nov 14 02:19:12 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes256GcmDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes256GcmDec Log file: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/aes256GcmDec/aes256GcmDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_66_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_70_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_74_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_74_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_78_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_172_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_172_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 28, function 'process'
INFO: [v++ 204-61] Pipelining loop 'LOOP_GEN_PLAIN'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 29, loop 'LOOP_GEN_PLAIN'
INFO: [v++ 204-61] Pipelining function 'GF128_mult'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'GF128_mult'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_63_1'
INFO: [v++ 204-61] Pipelining loop 'LOOP_FIRST_HALF'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_FIRST_HALF'
INFO: [v++ 204-61] Pipelining loop 'LOOP_SECOND_HALF'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SECOND_HALF'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_51_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_52_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_52_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_55_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_56_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_56_5'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes256GcmDec/system_estimate_aes256GcmDec.xtxt
INFO: [v++ 60-586] Created kernels/aes256GcmDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes256GcmDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 6m 54s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l -t hw_emu --config zcu106.cfg kernels/aes256GcmDec.xo -o test_aes256GcmDec/test.xclbin -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link
	Log files: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link
Running Dispatch Server on port:46467
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes256GcmDec/test.xclbin.link_summary, at Mon Nov 14 02:26:11 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 02:26:11 2022
Running Rule Check Server on port:45105
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/v++_link_test_guidance.html', at Mon Nov 14 02:26:14 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [02:26:16] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes256GcmDec.xo -keep --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target emu --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 02:26:17 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes256GcmDec.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [02:26:17] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/iprepo/xilinx_com_hls_aes256GcmDec_1_0,aes256GcmDec -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [02:26:35] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 14367 ; free virtual = 248190
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [02:26:35] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen -dmclkid 0 -r /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes256GcmDec, num: 1  {aes256GcmDec_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256GcmDec_1.inBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256GcmDec_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256GcmDec_1.IVBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256GcmDec_1.ADBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256GcmDec_1.numBlockInPerMessage to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256GcmDec_1.numBlockADPerMessage to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256GcmDec_1.outBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256GcmDec_1.tagBuffer to HP0
INFO: [SYSTEM_LINK 82-37] [02:26:44] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 14365 ; free virtual = 248188
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [02:26:44] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [02:26:52] cf2bd finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 14356 ; free virtual = 248183
INFO: [v++ 60-1441] [02:26:52] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14393 ; free virtual = 248220
INFO: [v++ 60-1443] [02:26:52] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [02:27:00] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14393 ; free virtual = 248221
INFO: [v++ 60-1443] [02:27:00] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [02:27:04] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14099 ; free virtual = 247927
INFO: [v++ 60-1443] [02:27:04] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/tests/scurity_hw_emu_test/.ipcache -s --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int --log_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link --report_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link --config /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xo/ip_repo/xilinx_com_hls_aes256GcmDec_1_0 --messageDb /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link/vpl.pb /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[02:27:33] Run vpl: Step create_project: Started
Creating Vivado project.
[02:27:49] Run vpl: Step create_project: Completed
[02:27:49] Run vpl: Step create_bd: Started
[02:27:57] Run vpl: Step create_bd: Completed
[02:27:57] Run vpl: Step update_bd: Started
[02:28:00] Run vpl: Step update_bd: Completed
[02:28:00] Run vpl: Step generate_target: Started
[02:29:16] Run vpl: Step generate_target: RUNNING...
[02:29:26] Run vpl: Step generate_target: Completed
[02:29:26] Run vpl: Step config_hw_emu.gen_scripts: Started
[02:30:09] Run vpl: Step config_hw_emu.gen_scripts: Completed
[02:30:09] Run vpl: Step config_hw_emu.compile: Started
[02:30:30] Run vpl: Step config_hw_emu.compile: Completed
[02:30:30] Run vpl: Step config_hw_emu.elaborate: Started
[02:31:42] Run vpl: Step config_hw_emu.elaborate: Completed
[02:31:43] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [02:31:43] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:12 ; elapsed = 00:04:39 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13949 ; free virtual = 248171
INFO: [v++ 60-1443] [02:31:43] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [02:32:05] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13931 ; free virtual = 248174
INFO: [v++ 60-1443] [02:32:05] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_DATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/consolidated.cf --add-section DEBUG_IP_LAYOUT:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes256GcmDec/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 9520 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/consolidated.cf'

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 872 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 21418690 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3221 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 21124 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 9505 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (21473807 bytes) to the output file: /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes256GcmDec/test.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [02:32:05] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13910 ; free virtual = 248173
INFO: [v++ 60-1443] [02:32:05] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes256GcmDec/test.xclbin.info --input /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes256GcmDec/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [02:32:06] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13910 ; free virtual = 248173
INFO: [v++ 60-1443] [02:32:06] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [02:32:06] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13910 ; free virtual = 248173
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/system_estimate_test.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created test_aes256GcmDec/test.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/v++_link_test_guidance.html
	Steps Log File: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes256GcmDec/test.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 6m 5s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  aes128CcmEnc -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/aes128CcmEnc.cpp -o kernels/aes128CcmEnc.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes128CcmEnc
	Log files: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/aes128CcmEnc
Running Dispatch Server on port:39249
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes128CcmEnc.xo.compile_summary, at Mon Nov 14 02:32:21 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 02:32:21 2022
Running Rule Check Server on port:41187
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes128CcmEnc/v++_compile_aes128CcmEnc_guidance.html', at Mon Nov 14 02:32:25 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes128CcmEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CcmEnc Log file: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/aes128CcmEnc/aes128CcmEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_70_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_74_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_74_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_78_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_5'
INFO: [v++ 204-61] Pipelining loop 'LOOP_DUP_STRM'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_DUP_STRM'
INFO: [v++ 204-61] Pipelining loop 'LOOP_AD_GEN'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_AD_GEN'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_451_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_451_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'LOOP_CIPHER_GEN'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'LOOP_CIPHER_GEN'
INFO: [v++ 204-61] Pipelining loop 'LOOP_AD_TAG'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 19, Depth = 21, loop 'LOOP_AD_TAG'
INFO: [v++ 204-61] Pipelining loop 'LOOP_PLD_TAG'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 19, Depth = 21, loop 'LOOP_PLD_TAG'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_51_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_52_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_52_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_55_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_56_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_56_5'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes128CcmEnc/system_estimate_aes128CcmEnc.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created kernels/aes128CcmEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes128CcmEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 6m 50s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l -t hw_emu --config zcu106.cfg kernels/aes128CcmEnc.xo -o test_aes128CcmEnc/test.xclbin -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link
	Log files: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link
Running Dispatch Server on port:39637
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128CcmEnc/test.xclbin.link_summary, at Mon Nov 14 02:39:17 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 02:39:17 2022
Running Rule Check Server on port:45103
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/v++_link_test_guidance.html', at Mon Nov 14 02:39:20 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [02:39:22] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes128CcmEnc.xo -keep --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target emu --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 02:39:26 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes128CcmEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [02:39:27] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CcmEnc_1_0,aes128CcmEnc -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [02:39:43] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 14354 ; free virtual = 248211
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [02:39:43] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen -dmclkid 0 -r /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128CcmEnc, num: 1  {aes128CcmEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CcmEnc_1.inBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CcmEnc_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CcmEnc_1.nonce to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CcmEnc_1.ADBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CcmEnc_1.numBlockInPerMessage to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CcmEnc_1.numBlockADPerMessage to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CcmEnc_1.outBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CcmEnc_1.tagBuffer to HP0
INFO: [SYSTEM_LINK 82-37] [02:39:52] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 14353 ; free virtual = 248210
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [02:39:52] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [02:40:00] cf2bd finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 14348 ; free virtual = 248210
INFO: [v++ 60-1441] [02:40:00] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14387 ; free virtual = 248249
INFO: [v++ 60-1443] [02:40:00] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [02:40:08] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14388 ; free virtual = 248250
INFO: [v++ 60-1443] [02:40:08] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [02:40:11] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14333 ; free virtual = 248196
INFO: [v++ 60-1443] [02:40:11] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/tests/scurity_hw_emu_test/.ipcache -s --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int --log_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link --report_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link --config /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CcmEnc_1_0 --messageDb /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link/vpl.pb /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[02:40:44] Run vpl: Step create_project: Started
Creating Vivado project.
[02:41:04] Run vpl: Step create_project: Completed
[02:41:04] Run vpl: Step create_bd: Started
[02:41:24] Run vpl: Step create_bd: Completed
[02:41:24] Run vpl: Step update_bd: Started
[02:41:27] Run vpl: Step update_bd: Completed
[02:41:27] Run vpl: Step generate_target: Started
[02:42:43] Run vpl: Step generate_target: RUNNING...
[02:42:54] Run vpl: Step generate_target: Completed
[02:42:54] Run vpl: Step config_hw_emu.gen_scripts: Started
[02:43:40] Run vpl: Step config_hw_emu.gen_scripts: Completed
[02:43:40] Run vpl: Step config_hw_emu.compile: Started
[02:44:04] Run vpl: Step config_hw_emu.compile: Completed
[02:44:04] Run vpl: Step config_hw_emu.elaborate: Started
[02:45:20] Run vpl: Step config_hw_emu.elaborate: RUNNING...
[02:46:12] Run vpl: Step config_hw_emu.elaborate: Completed
[02:46:12] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [02:46:12] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:12 ; elapsed = 00:06:01 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13747 ; free virtual = 248013
INFO: [v++ 60-1443] [02:46:12] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [02:46:34] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13923 ; free virtual = 248210
INFO: [v++ 60-1443] [02:46:34] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_DATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/consolidated.cf --add-section DEBUG_IP_LAYOUT:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128CcmEnc/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 9167 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/consolidated.cf'

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 872 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 20901487 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3218 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 70922 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 9498 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (21006037 bytes) to the output file: /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128CcmEnc/test.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [02:46:34] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13923 ; free virtual = 248209
INFO: [v++ 60-1443] [02:46:34] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128CcmEnc/test.xclbin.info --input /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128CcmEnc/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [02:46:35] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.79 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13922 ; free virtual = 248208
INFO: [v++ 60-1443] [02:46:35] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [02:46:35] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13922 ; free virtual = 248208
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/system_estimate_test.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created test_aes128CcmEnc/test.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/v++_link_test_guidance.html
	Steps Log File: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes128CcmEnc/test.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 7m 29s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  aes256CcmEnc -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/aes256CcmEnc.cpp -o kernels/aes256CcmEnc.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes256CcmEnc
	Log files: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/aes256CcmEnc
Running Dispatch Server on port:43657
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes256CcmEnc.xo.compile_summary, at Mon Nov 14 02:46:50 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 02:46:50 2022
Running Rule Check Server on port:42909
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes256CcmEnc/v++_compile_aes256CcmEnc_guidance.html', at Mon Nov 14 02:46:54 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes256CcmEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes256CcmEnc Log file: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/aes256CcmEnc/aes256CcmEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_66_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_70_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_74_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_74_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_78_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_5'
INFO: [v++ 204-61] Pipelining loop 'LOOP_DUP_STRM'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_DUP_STRM'
INFO: [v++ 204-61] Pipelining loop 'LOOP_AD_GEN'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_AD_GEN'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_172_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_172_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 28, function 'process'
INFO: [v++ 204-61] Pipelining loop 'LOOP_CIPHER_GEN'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 29, loop 'LOOP_CIPHER_GEN'
INFO: [v++ 204-61] Pipelining loop 'LOOP_AD_TAG'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 27, Depth = 29, loop 'LOOP_AD_TAG'
INFO: [v++ 204-61] Pipelining loop 'LOOP_PLD_TAG'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 27, Depth = 29, loop 'LOOP_PLD_TAG'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_51_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_52_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_52_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_55_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_56_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_56_5'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes256CcmEnc/system_estimate_aes256CcmEnc.xtxt
INFO: [v++ 60-586] Created kernels/aes256CcmEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes256CcmEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 9m 6s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l -t hw_emu --config zcu106.cfg kernels/aes256CcmEnc.xo -o test_aes256CcmEnc/test.xclbin -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link
	Log files: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link
Running Dispatch Server on port:45385
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes256CcmEnc/test.xclbin.link_summary, at Mon Nov 14 02:56:02 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 02:56:02 2022
Running Rule Check Server on port:36949
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/v++_link_test_guidance.html', at Mon Nov 14 02:56:05 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [02:56:07] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes256CcmEnc.xo -keep --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target emu --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 02:56:11 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes256CcmEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [02:56:12] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/iprepo/xilinx_com_hls_aes256CcmEnc_1_0,aes256CcmEnc -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [02:56:24] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 14137 ; free virtual = 248192
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [02:56:24] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen -dmclkid 0 -r /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes256CcmEnc, num: 1  {aes256CcmEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256CcmEnc_1.inBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256CcmEnc_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256CcmEnc_1.nonce to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256CcmEnc_1.ADBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256CcmEnc_1.numBlockInPerMessage to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256CcmEnc_1.numBlockADPerMessage to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256CcmEnc_1.outBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256CcmEnc_1.tagBuffer to HP0
INFO: [SYSTEM_LINK 82-37] [02:56:33] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 14136 ; free virtual = 248191
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [02:56:33] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [02:56:41] cf2bd finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 14125 ; free virtual = 248185
INFO: [v++ 60-1441] [02:56:41] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14166 ; free virtual = 248226
INFO: [v++ 60-1443] [02:56:41] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [02:56:50] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14146 ; free virtual = 248207
INFO: [v++ 60-1443] [02:56:50] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [02:56:51] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13978 ; free virtual = 248038
INFO: [v++ 60-1443] [02:56:51] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/tests/scurity_hw_emu_test/.ipcache -s --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int --log_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link --report_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link --config /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xo/ip_repo/xilinx_com_hls_aes256CcmEnc_1_0 --messageDb /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link/vpl.pb /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[02:57:24] Run vpl: Step create_project: Started
Creating Vivado project.
[02:57:43] Run vpl: Step create_project: Completed
[02:57:43] Run vpl: Step create_bd: Started
[02:58:10] Run vpl: Step create_bd: Completed
[02:58:10] Run vpl: Step update_bd: Started
[02:58:21] Run vpl: Step update_bd: Completed
[02:58:21] Run vpl: Step generate_target: Started
[02:59:37] Run vpl: Step generate_target: RUNNING...
[03:00:11] Run vpl: Step generate_target: Completed
[03:00:11] Run vpl: Step config_hw_emu.gen_scripts: Started
[03:00:50] Run vpl: Step config_hw_emu.gen_scripts: Completed
[03:00:50] Run vpl: Step config_hw_emu.compile: Started
[03:01:11] Run vpl: Step config_hw_emu.compile: Completed
[03:01:11] Run vpl: Step config_hw_emu.elaborate: Started
[03:02:26] Run vpl: Step config_hw_emu.elaborate: RUNNING...
[03:03:41] Run vpl: Step config_hw_emu.elaborate: RUNNING...
[03:04:08] Run vpl: Step config_hw_emu.elaborate: Completed
[03:04:09] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [03:04:09] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:16 ; elapsed = 00:07:18 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13657 ; free virtual = 248157
INFO: [v++ 60-1443] [03:04:09] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [03:04:31] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13636 ; free virtual = 248158
INFO: [v++ 60-1443] [03:04:31] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_DATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/consolidated.cf --add-section DEBUG_IP_LAYOUT:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes256CcmEnc/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 9508 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/consolidated.cf'

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 872 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 22960414 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3218 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 95182 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 9499 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (23089565 bytes) to the output file: /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes256CcmEnc/test.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [03:04:31] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13612 ; free virtual = 248156
INFO: [v++ 60-1443] [03:04:31] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes256CcmEnc/test.xclbin.info --input /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes256CcmEnc/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [03:04:32] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.90 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13613 ; free virtual = 248157
INFO: [v++ 60-1443] [03:04:32] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [03:04:32] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13613 ; free virtual = 248157
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/system_estimate_test.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created test_aes256CcmEnc/test.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/v++_link_test_guidance.html
	Steps Log File: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes256CcmEnc/test.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 8m 40s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  aes256GcmEnc -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/aes256GcmEnc.cpp -o kernels/aes256GcmEnc.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes256GcmEnc
	Log files: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/aes256GcmEnc
Running Dispatch Server on port:35367
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes256GcmEnc.xo.compile_summary, at Mon Nov 14 03:04:47 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 03:04:47 2022
Running Rule Check Server on port:39943
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes256GcmEnc/v++_compile_aes256GcmEnc_guidance.html', at Mon Nov 14 03:04:50 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes256GcmEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes256GcmEnc Log file: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/aes256GcmEnc/aes256GcmEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_66_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_70_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_74_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_74_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_78_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_172_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_172_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 28, function 'process'
INFO: [v++ 204-61] Pipelining loop 'LOOP_GEN_CIPHER'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 29, loop 'LOOP_GEN_CIPHER'
INFO: [v++ 204-61] Pipelining function 'GF128_mult'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'GF128_mult'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_63_1'
INFO: [v++ 204-61] Pipelining loop 'LOOP_FIRST_HALF'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_FIRST_HALF'
INFO: [v++ 204-61] Pipelining loop 'LOOP_SECOND_HALF'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SECOND_HALF'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_51_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_52_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_52_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_55_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_56_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_56_5'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes256GcmEnc/system_estimate_aes256GcmEnc.xtxt
INFO: [v++ 60-586] Created kernels/aes256GcmEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes256GcmEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 7m 33s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l -t hw_emu --config zcu106.cfg kernels/aes256GcmEnc.xo -o test_aes256GcmEnc/test.xclbin -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link
	Log files: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link
Running Dispatch Server on port:45901
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes256GcmEnc/test.xclbin.link_summary, at Mon Nov 14 03:12:26 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 03:12:26 2022
Running Rule Check Server on port:37071
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/v++_link_test_guidance.html', at Mon Nov 14 03:12:29 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [03:12:31] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes256GcmEnc.xo -keep --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target emu --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 03:12:35 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes256GcmEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [03:12:35] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/iprepo/xilinx_com_hls_aes256GcmEnc_1_0,aes256GcmEnc -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [03:12:53] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1684.125 ; gain = 0.000 ; free physical = 14011 ; free virtual = 248194
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [03:12:53] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen -dmclkid 0 -r /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes256GcmEnc, num: 1  {aes256GcmEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256GcmEnc_1.inBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256GcmEnc_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256GcmEnc_1.IVBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256GcmEnc_1.ADBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256GcmEnc_1.numBlockInPerMessage to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256GcmEnc_1.numBlockADPerMessage to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256GcmEnc_1.outBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256GcmEnc_1.tagBuffer to HP0
INFO: [SYSTEM_LINK 82-37] [03:13:02] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1684.125 ; gain = 0.000 ; free physical = 14009 ; free virtual = 248193
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [03:13:02] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [03:13:10] cf2bd finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1684.125 ; gain = 0.000 ; free physical = 14004 ; free virtual = 248192
INFO: [v++ 60-1441] [03:13:10] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14041 ; free virtual = 248229
INFO: [v++ 60-1443] [03:13:10] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [03:13:19] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 14041 ; free virtual = 248229
INFO: [v++ 60-1443] [03:13:19] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [03:13:20] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13907 ; free virtual = 248095
INFO: [v++ 60-1443] [03:13:20] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/tests/scurity_hw_emu_test/.ipcache -s --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int --log_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link --report_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link --config /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xo/ip_repo/xilinx_com_hls_aes256GcmEnc_1_0 --messageDb /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link/vpl.pb /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[03:13:45] Run vpl: Step create_project: Started
Creating Vivado project.
[03:14:05] Run vpl: Step create_project: Completed
[03:14:05] Run vpl: Step create_bd: Started
[03:14:31] Run vpl: Step create_bd: Completed
[03:14:31] Run vpl: Step update_bd: Started
[03:14:42] Run vpl: Step update_bd: Completed
[03:14:42] Run vpl: Step generate_target: Started
[03:15:57] Run vpl: Step generate_target: RUNNING...
[03:16:15] Run vpl: Step generate_target: Completed
[03:16:15] Run vpl: Step config_hw_emu.gen_scripts: Started
[03:16:52] Run vpl: Step config_hw_emu.gen_scripts: Completed
[03:16:52] Run vpl: Step config_hw_emu.compile: Started
[03:17:15] Run vpl: Step config_hw_emu.compile: Completed
[03:17:15] Run vpl: Step config_hw_emu.elaborate: Started
[03:18:31] Run vpl: Step config_hw_emu.elaborate: RUNNING...
[03:18:48] Run vpl: Step config_hw_emu.elaborate: Completed
[03:18:48] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [03:18:48] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:05:29 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13518 ; free virtual = 248109
INFO: [v++ 60-1443] [03:18:48] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [03:19:11] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13599 ; free virtual = 248210
INFO: [v++ 60-1443] [03:19:11] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_DATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/consolidated.cf --add-section DEBUG_IP_LAYOUT:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes256GcmEnc/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 9520 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/consolidated.cf'

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 872 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 21419778 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3221 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 21124 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 9505 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (21474895 bytes) to the output file: /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes256GcmEnc/test.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [03:19:12] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13577 ; free virtual = 248208
INFO: [v++ 60-1443] [03:19:12] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes256GcmEnc/test.xclbin.info --input /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes256GcmEnc/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [03:19:13] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.86 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13575 ; free virtual = 248206
INFO: [v++ 60-1443] [03:19:13] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [03:19:13] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13575 ; free virtual = 248206
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/system_estimate_test.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created test_aes256GcmEnc/test.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/v++_link_test_guidance.html
	Steps Log File: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes256GcmEnc/test.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 6m 57s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  aes192GcmEnc -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/aes192GcmEnc.cpp -o kernels/aes192GcmEnc.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes192GcmEnc
	Log files: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/aes192GcmEnc
Running Dispatch Server on port:44257
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes192GcmEnc.xo.compile_summary, at Mon Nov 14 03:19:28 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 03:19:28 2022
Running Rule Check Server on port:40885
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes192GcmEnc/v++_compile_aes192GcmEnc_guidance.html', at Mon Nov 14 03:19:31 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes192GcmEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes192GcmEnc Log file: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/aes192GcmEnc/aes192GcmEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_66_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_70_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_74_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_74_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_78_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_333_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, function 'process'
INFO: [v++ 204-61] Pipelining loop 'LOOP_GEN_CIPHER'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 25, loop 'LOOP_GEN_CIPHER'
INFO: [v++ 204-61] Pipelining function 'GF128_mult'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'GF128_mult'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_63_1'
INFO: [v++ 204-61] Pipelining loop 'LOOP_FIRST_HALF'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_FIRST_HALF'
INFO: [v++ 204-61] Pipelining loop 'LOOP_SECOND_HALF'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SECOND_HALF'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_51_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_52_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_52_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_55_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_56_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_56_5'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes192GcmEnc/system_estimate_aes192GcmEnc.xtxt
INFO: [v++ 60-586] Created kernels/aes192GcmEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes192GcmEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 6m 54s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l -t hw_emu --config zcu106.cfg kernels/aes192GcmEnc.xo -o test_aes192GcmEnc/test.xclbin -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link
	Log files: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link
Running Dispatch Server on port:37009
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes192GcmEnc/test.xclbin.link_summary, at Mon Nov 14 03:26:28 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 03:26:28 2022
Running Rule Check Server on port:36311
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/v++_link_test_guidance.html', at Mon Nov 14 03:26:31 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [03:26:33] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes192GcmEnc.xo -keep --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target emu --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 03:26:34 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes192GcmEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [03:26:35] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/iprepo/xilinx_com_hls_aes192GcmEnc_1_0,aes192GcmEnc -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [03:26:51] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1596.816 ; gain = 375.984 ; free physical = 13872 ; free virtual = 248209
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [03:26:51] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen -dmclkid 0 -r /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes192GcmEnc, num: 1  {aes192GcmEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192GcmEnc_1.inBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192GcmEnc_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192GcmEnc_1.IVBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192GcmEnc_1.ADBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192GcmEnc_1.numBlockInPerMessage to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192GcmEnc_1.numBlockADPerMessage to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192GcmEnc_1.outBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192GcmEnc_1.tagBuffer to HP0
INFO: [SYSTEM_LINK 82-37] [03:27:00] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1596.816 ; gain = 0.000 ; free physical = 13871 ; free virtual = 248208
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [03:27:00] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [03:27:08] cf2bd finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1596.816 ; gain = 0.000 ; free physical = 13863 ; free virtual = 248204
INFO: [v++ 60-1441] [03:27:08] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13900 ; free virtual = 248241
INFO: [v++ 60-1443] [03:27:08] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [03:27:17] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13900 ; free virtual = 248242
INFO: [v++ 60-1443] [03:27:17] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [03:27:17] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13846 ; free virtual = 248188
INFO: [v++ 60-1443] [03:27:17] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/tests/scurity_hw_emu_test/.ipcache -s --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int --log_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link --report_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link --config /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xo/ip_repo/xilinx_com_hls_aes192GcmEnc_1_0 --messageDb /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link/vpl.pb /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[03:27:47] Run vpl: Step create_project: Started
Creating Vivado project.
[03:28:07] Run vpl: Step create_project: Completed
[03:28:07] Run vpl: Step create_bd: Started
[03:28:34] Run vpl: Step create_bd: Completed
[03:28:34] Run vpl: Step update_bd: Started
[03:28:45] Run vpl: Step update_bd: Completed
[03:28:45] Run vpl: Step generate_target: Started
[03:30:01] Run vpl: Step generate_target: RUNNING...
[03:30:17] Run vpl: Step generate_target: Completed
[03:30:17] Run vpl: Step config_hw_emu.gen_scripts: Started
[03:31:04] Run vpl: Step config_hw_emu.gen_scripts: Completed
[03:31:04] Run vpl: Step config_hw_emu.compile: Started
[03:31:23] Run vpl: Step config_hw_emu.compile: Completed
[03:31:23] Run vpl: Step config_hw_emu.elaborate: Started
[03:32:39] Run vpl: Step config_hw_emu.elaborate: RUNNING...
[03:32:52] Run vpl: Step config_hw_emu.elaborate: Completed
[03:32:52] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [03:32:53] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:11 ; elapsed = 00:05:35 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 12840 ; free virtual = 247575
INFO: [v++ 60-1443] [03:32:53] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [03:33:15] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13446 ; free virtual = 248202
INFO: [v++ 60-1443] [03:33:15] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_DATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/consolidated.cf --add-section DEBUG_IP_LAYOUT:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes192GcmEnc/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 9520 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/consolidated.cf'

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 872 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 21340862 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3221 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 21900 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 9505 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (21396751 bytes) to the output file: /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes192GcmEnc/test.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [03:33:15] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13424 ; free virtual = 248200
INFO: [v++ 60-1443] [03:33:15] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes192GcmEnc/test.xclbin.info --input /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes192GcmEnc/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [03:33:16] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13424 ; free virtual = 248200
INFO: [v++ 60-1443] [03:33:16] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [03:33:16] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13424 ; free virtual = 248200
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/system_estimate_test.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created test_aes192GcmEnc/test.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/v++_link_test_guidance.html
	Steps Log File: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes192GcmEnc/test.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 6m 58s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  aes256CcmDec -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/aes256CcmDec.cpp -o kernels/aes256CcmDec.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes256CcmDec
	Log files: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/aes256CcmDec
Running Dispatch Server on port:43375
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes256CcmDec.xo.compile_summary, at Mon Nov 14 03:33:31 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 03:33:31 2022
Running Rule Check Server on port:37025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes256CcmDec/v++_compile_aes256CcmDec_guidance.html', at Mon Nov 14 03:33:34 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes256CcmDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes256CcmDec Log file: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/aes256CcmDec/aes256CcmDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_66_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_70_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_74_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_74_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_78_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_5'
INFO: [v++ 204-61] Pipelining loop 'LOOP_DUP_STRM'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_DUP_STRM'
INFO: [v++ 204-61] Pipelining loop 'LOOP_AD_GEN'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_AD_GEN'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_172_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_172_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 28, function 'process'
INFO: [v++ 204-61] Pipelining loop 'LOOP_CIPHER_GEN'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 29, loop 'LOOP_CIPHER_GEN'
INFO: [v++ 204-61] Pipelining loop 'LOOP_AD_TAG'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 27, Depth = 29, loop 'LOOP_AD_TAG'
INFO: [v++ 204-61] Pipelining loop 'LOOP_PLD_TAG'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 27, Depth = 29, loop 'LOOP_PLD_TAG'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_51_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_52_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_52_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_55_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_56_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_56_5'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/aes256CcmDec/system_estimate_aes256CcmDec.xtxt
INFO: [v++ 60-586] Created kernels/aes256CcmDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes256CcmDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 9m 16s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l -t hw_emu --config zcu106.cfg kernels/aes256CcmDec.xo -o test_aes256CcmDec/test.xclbin -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link
	Log files: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link
Running Dispatch Server on port:38115
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes256CcmDec/test.xclbin.link_summary, at Mon Nov 14 03:42:53 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 03:42:53 2022
Running Rule Check Server on port:35223
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/v++_link_test_guidance.html', at Mon Nov 14 03:42:56 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [03:42:58] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes256CcmDec.xo -keep --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target emu --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Nov 14 03:43:00 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/scurity_hw_emu_test/kernels/aes256CcmDec.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [03:43:00] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/iprepo/xilinx_com_hls_aes256CcmDec_1_0,aes256CcmDec -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [03:43:18] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1620.566 ; gain = 375.984 ; free physical = 13612 ; free virtual = 248180
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [03:43:18] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen -dmclkid 0 -r /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes256CcmDec, num: 1  {aes256CcmDec_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256CcmDec_1.inBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256CcmDec_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256CcmDec_1.nonce to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256CcmDec_1.ADBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256CcmDec_1.numBlockInPerMessage to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256CcmDec_1.numBlockADPerMessage to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256CcmDec_1.outBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes256CcmDec_1.tagBuffer to HP0
INFO: [SYSTEM_LINK 82-37] [03:43:28] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 13610 ; free virtual = 248178
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [03:43:28] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [03:43:35] cf2bd finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 13606 ; free virtual = 248179
INFO: [v++ 60-1441] [03:43:36] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13646 ; free virtual = 248219
INFO: [v++ 60-1443] [03:43:36] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [03:43:38] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13644 ; free virtual = 248217
INFO: [v++ 60-1443] [03:43:38] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [03:43:40] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13591 ; free virtual = 248164
INFO: [v++ 60-1443] [03:43:40] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/tests/scurity_hw_emu_test/.ipcache -s --output_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int --log_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link --report_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link --config /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xo/ip_repo/xilinx_com_hls_aes256CcmDec_1_0 --messageDb /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link/vpl.pb /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[03:44:05] Run vpl: Step create_project: Started
Creating Vivado project.
[03:44:25] Run vpl: Step create_project: Completed
[03:44:25] Run vpl: Step create_bd: Started
[03:44:51] Run vpl: Step create_bd: Completed
[03:44:51] Run vpl: Step update_bd: Started
[03:45:02] Run vpl: Step update_bd: Completed
[03:45:02] Run vpl: Step generate_target: Started
[03:46:18] Run vpl: Step generate_target: RUNNING...
[03:46:54] Run vpl: Step generate_target: Completed
[03:46:54] Run vpl: Step config_hw_emu.gen_scripts: Started
[03:47:32] Run vpl: Step config_hw_emu.gen_scripts: Completed
[03:47:32] Run vpl: Step config_hw_emu.compile: Started
[03:47:52] Run vpl: Step config_hw_emu.compile: Completed
[03:47:52] Run vpl: Step config_hw_emu.elaborate: Started
[03:49:07] Run vpl: Step config_hw_emu.elaborate: RUNNING...
[03:50:23] Run vpl: Step config_hw_emu.elaborate: RUNNING...
[03:50:48] Run vpl: Step config_hw_emu.elaborate: Completed
[03:50:49] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [03:50:49] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:12 ; elapsed = 00:07:09 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13118 ; free virtual = 248138
INFO: [v++ 60-1443] [03:50:49] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd -o /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [03:51:12] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13131 ; free virtual = 248175
INFO: [v++ 60-1443] [03:51:12] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_DATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/consolidated.cf --add-section DEBUG_IP_LAYOUT:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes256CcmDec/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 9508 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/consolidated.cf'

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 872 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 22959671 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3218 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 95182 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/test.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 9499 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (23088821 bytes) to the output file: /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes256CcmDec/test.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [03:51:12] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13108 ; free virtual = 248173
INFO: [v++ 60-1443] [03:51:12] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes256CcmDec/test.xclbin.info --input /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes256CcmDec/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [03:51:13] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13109 ; free virtual = 248175
INFO: [v++ 60-1443] [03:51:13] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/link/run_link
INFO: [v++ 60-1441] [03:51:13] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 13109 ; free virtual = 248175
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/system_estimate_test.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created test_aes256CcmDec/test.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/reports/link/v++_link_test_guidance.html
	Steps Log File: /home/jiong/bsc-project/tests/scurity_hw_emu_test/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/scurity_hw_emu_test/test_aes256CcmDec/test.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 8m 30s
INFO: [v++ 60-1653] Closing dispatch client.
