Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Jun 18 10:19:23 2020
| Host         : soccentric-ws2 running 64-bit Ubuntu 20.04 LTS
| Command      : report_utilization -file Base_Zynq_MPSoC_wrapper_utilization_placed.rpt -pb Base_Zynq_MPSoC_wrapper_utilization_placed.pb
| Design       : Base_Zynq_MPSoC_wrapper
| Device       : xczu9egffvb1156-2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 3801 |     0 |    274080 |  1.39 |
|   LUT as Logic             | 3639 |     0 |    274080 |  1.33 |
|   LUT as Memory            |  162 |     0 |    144000 |  0.11 |
|     LUT as Distributed RAM |  112 |     0 |           |       |
|     LUT as Shift Register  |   50 |     0 |           |       |
| CLB Registers              | 3752 |     0 |    548160 |  0.68 |
|   Register as Flip Flop    | 3752 |     0 |    548160 |  0.68 |
|   Register as Latch        |    0 |     0 |    548160 |  0.00 |
| CARRY8                     |    6 |     0 |     34260 |  0.02 |
| F7 Muxes                   |    0 |     0 |    137040 |  0.00 |
| F8 Muxes                   |    0 |     0 |     68520 |  0.00 |
| F9 Muxes                   |    0 |     0 |     34260 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 66    |          Yes |           - |          Set |
| 138   |          Yes |           - |        Reset |
| 56    |          Yes |         Set |            - |
| 3492  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  867 |     0 |     34260 |  2.53 |
|   CLBL                                     |  415 |     0 |           |       |
|   CLBM                                     |  452 |     0 |           |       |
| LUT as Logic                               | 3639 |     0 |    274080 |  1.33 |
|   using O5 output only                     |   94 |       |           |       |
|   using O6 output only                     | 2715 |       |           |       |
|   using O5 and O6                          |  830 |       |           |       |
| LUT as Memory                              |  162 |     0 |    144000 |  0.11 |
|   LUT as Distributed RAM                   |  112 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |  112 |       |           |       |
|   LUT as Shift Register                    |   50 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   50 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
| CLB Registers                              | 3752 |     0 |    548160 |  0.68 |
|   Register driven from within the CLB      | 1716 |       |           |       |
|   Register driven from outside the CLB     | 2036 |       |           |       |
|     LUT in front of the register is unused | 1061 |       |           |       |
|     LUT in front of the register is used   |  975 |       |           |       |
| Unique Control Sets                        |  255 |       |     68520 |  0.37 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    1 |     0 |       912 |  0.11 |
|   RAMB36/FIFO*    |    1 |     0 |       912 |  0.11 |
|     RAMB36E2 only |    1 |       |           |       |
|   RAMB18          |    0 |     0 |      1824 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2520 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    8 |     8 |       328 |  2.44 |
| HPIOB_M          |    0 |     0 |        96 |  0.00 |
| HPIOB_S          |    0 |     0 |        96 |  0.00 |
| HDIOB_M          |    4 |     4 |        60 |  6.67 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |    4 |     4 |        60 |  6.67 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       404 |  0.25 |
|   BUFGCE             |    0 |     0 |       116 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |       168 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        24 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         6 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 3492 |            Register |
| LUT6     | 1601 |                 CLB |
| LUT3     | 1012 |                 CLB |
| LUT5     |  926 |                 CLB |
| LUT4     |  547 |                 CLB |
| LUT2     |  278 |                 CLB |
| RAMD32   |  196 |                 CLB |
| FDCE     |  138 |            Register |
| LUT1     |  105 |                 CLB |
| FDPE     |   66 |            Register |
| FDSE     |   56 |            Register |
| SRLC32E  |   33 |                 CLB |
| RAMS32   |   28 |                 CLB |
| SRL16E   |   17 |                 CLB |
| OBUF     |    8 |                 I/O |
| CARRY8   |    6 |                 CLB |
| RAMB36E2 |    1 |           Block Ram |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------------+------+
|               Ref Name              | Used |
+-------------------------------------+------+
| Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0 |    1 |
| Base_Zynq_MPSoC_xbar_0              |    1 |
| Base_Zynq_MPSoC_rst_ps8_0_99M_0     |    1 |
| Base_Zynq_MPSoC_blk_mem_gen_0_0     |    1 |
| Base_Zynq_MPSoC_axi_gpio_0_0        |    1 |
| Base_Zynq_MPSoC_axi_bram_ctrl_0_0   |    1 |
| Base_Zynq_MPSoC_auto_pc_0           |    1 |
| Base_Zynq_MPSoC_auto_ds_1           |    1 |
| Base_Zynq_MPSoC_auto_ds_0           |    1 |
+-------------------------------------+------+


