# Reading pref.tcl
# do Exercicio_1_RAM_9_2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Users/Roniere\ Resende/Documents/Meus\ Documentos/Estudo\ de\ Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class\ 9/Ex_9_B/db {E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_B/db/ram_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:02 on Sep 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_B/db" E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_B/db/ram_pll_altpll.v 
# -- Compiling module RAM_PLL_altpll
# 
# Top level modules:
# 	RAM_PLL_altpll
# End time: 23:06:02 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_B/Exercicio_1_RAM_9_2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:04 on Sep 09,2021
# vcom -reportprogress 300 -2008 -work work E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_B/Exercicio_1_RAM_9_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Exercicio_1_RAM_9_2
# -- Compiling architecture behavioral of Exercicio_1_RAM_9_2
# End time: 23:06:04 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_B/RAM_PLL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:04 on Sep 09,2021
# vcom -reportprogress 300 -93 -work work E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_B/RAM_PLL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RAM_PLL
# -- Compiling architecture SYN of ram_pll
# End time: 23:06:04 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_B/Exercicio_1_RAM_9_2_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:05 on Sep 09,2021
# vcom -reportprogress 300 -93 -work work E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_B/Exercicio_1_RAM_9_2_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Exercicio_1_RAM_9_2_tb
# -- Compiling architecture behavioral of Exercicio_1_RAM_9_2_tb
# End time: 23:06:05 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  Exercicio_1_RAM_9_2_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" Exercicio_1_RAM_9_2_tb 
# Start time: 23:06:05 on Sep 09,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.exercicio_1_ram_9_2_tb(behavioral)
# Loading work.exercicio_1_ram_9_2(behavioral)
# Loading work.ram_pll(syn)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altpll(behavior)
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)
# Loading altera_mf.mf_cda_mn_cntr(behave)
# Loading altera_mf.mf_cda_scale_cntr(behave)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Roniere  Hostname: DESKTOP-FV7AOU9  ProcessID: 8696
#           Attempting to use alternate WLF file "./wlft8cgx86".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8cgx86
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ns  Iteration: 1  Instance: /exercicio_1_ram_9_2_tb/dut
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 3 ns  Iteration: 1  Instance: /exercicio_1_ram_9_2_tb/dut
# ** Note: Cyclone IV E PLL locked to incoming clock
#    Time: 3 ns  Iteration: 7  Instance: /exercicio_1_ram_9_2_tb/dut/pll_instantiate/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 1  Instance: /exercicio_1_ram_9_2_tb/dut
# ** Fatal: (vsim-3734) Index value 4 is out of range 3 downto 0.
#    Time: 7 ns  Iteration: 1  Process: /exercicio_1_ram_9_2_tb/dut/data_output_process File: E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_B/Exercicio_1_RAM_9_2.vhd
# Fatal error in Process data_output_process at E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_B/Exercicio_1_RAM_9_2.vhd line 95
# 
# HDL call sequence:
# Stopped at E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Git_Github/My_Projects/VHDL_Projets/Class 9/Ex_9_B/Exercicio_1_RAM_9_2.vhd 95 Process data_output_process
# 
# End time: 23:09:17 on Sep 09,2021, Elapsed time: 0:03:12
# Errors: 1, Warnings: 5
