{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699494258068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699494258068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 08 20:44:17 2023 " "Processing started: Wed Nov 08 20:44:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699494258068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699494258068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map lab3 -c lab3_qsim --generate_functional_sim_netlist " "Command: quartus_map lab3 -c lab3_qsim --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699494258068 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699494259755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.bdf" "" { Schematic "D:/lab3_3155/lab3/lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494259896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699494259896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699494259958 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.vhd 2 1 " "Using design file top.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-rtl " "Found design unit 1: top-rtl" {  } { { "top.vhd" "" { Text "D:/lab3_3155/lab3/top.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494260490 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "D:/lab3_3155/lab3/top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494260490 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699494260490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:inst " "Elaborating entity \"top\" for hierarchy \"top:inst\"" {  } { { "lab3.bdf" "inst" { Schematic "D:/lab3_3155/lab3/lab3.bdf" { { 96 408 624 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699494260505 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_timer_out top.vhd(9) " "VHDL Signal Declaration warning at top.vhd(9): used implicit default value for signal \"o_timer_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "D:/lab3_3155/lab3/top.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1699494260505 "|lab3|top:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_SetCounter top.vhd(14) " "Verilog HDL or VHDL warning at top.vhd(14): object \"int_SetCounter\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/lab3_3155/lab3/top.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699494260505 "|lab3|top:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "clk_div.vhd 2 1 " "Using design file clk_div.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "D:/lab3_3155/lab3/clk_div.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494260568 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "D:/lab3_3155/lab3/clk_div.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494260568 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699494260568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div top:inst\|clk_div:clock_divider " "Elaborating entity \"clk_div\" for hierarchy \"top:inst\|clk_div:clock_divider\"" {  } { { "top.vhd" "clock_divider" { Text "D:/lab3_3155/lab3/top.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699494260568 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_4bit.vhd 2 1 " "Using design file counter_4bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_4bit-rtl " "Found design unit 1: counter_4bit-rtl" {  } { { "counter_4bit.vhd" "" { Text "D:/lab3_3155/lab3/counter_4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494260630 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_4bit " "Found entity 1: counter_4bit" {  } { { "counter_4bit.vhd" "" { Text "D:/lab3_3155/lab3/counter_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494260630 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699494260630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4bit top:inst\|counter_4bit:Timer_m " "Elaborating entity \"counter_4bit\" for hierarchy \"top:inst\|counter_4bit:Timer_m\"" {  } { { "top.vhd" "Timer_m" { Text "D:/lab3_3155/lab3/top.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699494260630 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_na counter_4bit.vhd(16) " "Verilog HDL or VHDL warning at counter_4bit.vhd(16): object \"int_na\" assigned a value but never read" {  } { { "counter_4bit.vhd" "" { Text "D:/lab3_3155/lab3/counter_4bit.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699494260630 "|lab3|top:inst|counter_4bit:Timer_m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_nb counter_4bit.vhd(16) " "Verilog HDL or VHDL warning at counter_4bit.vhd(16): object \"int_nb\" assigned a value but never read" {  } { { "counter_4bit.vhd" "" { Text "D:/lab3_3155/lab3/counter_4bit.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699494260630 "|lab3|top:inst|counter_4bit:Timer_m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_nc counter_4bit.vhd(16) " "Verilog HDL or VHDL warning at counter_4bit.vhd(16): object \"int_nc\" assigned a value but never read" {  } { { "counter_4bit.vhd" "" { Text "D:/lab3_3155/lab3/counter_4bit.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699494260630 "|lab3|top:inst|counter_4bit:Timer_m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_nd counter_4bit.vhd(16) " "Verilog HDL or VHDL warning at counter_4bit.vhd(16): object \"int_nd\" assigned a value but never read" {  } { { "counter_4bit.vhd" "" { Text "D:/lab3_3155/lab3/counter_4bit.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699494260630 "|lab3|top:inst|counter_4bit:Timer_m"}
{ "Warning" "WSGN_SEARCH_FILE" "enardff_2.vhd 2 1 " "Using design file enardff_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardff_2.vhd" "" { Text "D:/lab3_3155/lab3/enardff_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494260677 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardff_2.vhd" "" { Text "D:/lab3_3155/lab3/enardff_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494260677 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699494260677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 top:inst\|counter_4bit:Timer_m\|enARdFF_2:reg_A " "Elaborating entity \"enARdFF_2\" for hierarchy \"top:inst\|counter_4bit:Timer_m\|enARdFF_2:reg_A\"" {  } { { "counter_4bit.vhd" "reg_A" { Text "D:/lab3_3155/lab3/counter_4bit.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699494260677 ""}
{ "Warning" "WSGN_SEARCH_FILE" "timer_o.vhd 2 1 " "Using design file timer_o.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_o-rtl " "Found design unit 1: timer_o-rtl" {  } { { "timer_o.vhd" "" { Text "D:/lab3_3155/lab3/timer_o.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494260740 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_o " "Found entity 1: timer_o" {  } { { "timer_o.vhd" "" { Text "D:/lab3_3155/lab3/timer_o.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494260740 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699494260740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_o top:inst\|timer_o:Timer_out " "Elaborating entity \"timer_o\" for hierarchy \"top:inst\|timer_o:Timer_out\"" {  } { { "top.vhd" "Timer_out" { Text "D:/lab3_3155/lab3/top.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699494260740 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer_2.vhd 2 1 " "Using design file debouncer_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer_2-rtl " "Found design unit 1: debouncer_2-rtl" {  } { { "debouncer_2.vhd" "" { Text "D:/lab3_3155/lab3/debouncer_2.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494260787 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer_2 " "Found entity 1: debouncer_2" {  } { { "debouncer_2.vhd" "" { Text "D:/lab3_3155/lab3/debouncer_2.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494260787 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699494260787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_2 top:inst\|debouncer_2:debouncer " "Elaborating entity \"debouncer_2\" for hierarchy \"top:inst\|debouncer_2:debouncer\"" {  } { { "top.vhd" "debouncer" { Text "D:/lab3_3155/lab3/top.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699494260787 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_q1Output debouncer_2.vhd(38) " "Verilog HDL or VHDL warning at debouncer_2.vhd(38): object \"int_q1Output\" assigned a value but never read" {  } { { "debouncer_2.vhd" "" { Text "D:/lab3_3155/lab3/debouncer_2.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699494260787 "|lab3|top:inst|debouncer_2:debouncer"}
{ "Warning" "WSGN_SEARCH_FILE" "fsm.vhd 2 1 " "Using design file fsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-rtl " "Found design unit 1: fsm-rtl" {  } { { "fsm.vhd" "" { Text "D:/lab3_3155/lab3/fsm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494260849 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "D:/lab3_3155/lab3/fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494260849 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699494260849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm top:inst\|fsm:fsm_controller " "Elaborating entity \"fsm\" for hierarchy \"top:inst\|fsm:fsm_controller\"" {  } { { "top.vhd" "fsm_controller" { Text "D:/lab3_3155/lab3/top.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699494260849 ""}
{ "Warning" "WSGN_SEARCH_FILE" "enardff_2_rr.vhd 2 1 " "Using design file enardff_2_rr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2_rr-rtl " "Found design unit 1: enARdFF_2_rr-rtl" {  } { { "enardff_2_rr.vhd" "" { Text "D:/lab3_3155/lab3/enardff_2_rr.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494260896 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2_rr " "Found entity 1: enARdFF_2_rr" {  } { { "enardff_2_rr.vhd" "" { Text "D:/lab3_3155/lab3/enardff_2_rr.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494260896 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699494260896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2_rr top:inst\|fsm:fsm_controller\|enARdFF_2_rr:reg_A " "Elaborating entity \"enARdFF_2_rr\" for hierarchy \"top:inst\|fsm:fsm_controller\|enARdFF_2_rr:reg_A\"" {  } { { "fsm.vhd" "reg_A" { Text "D:/lab3_3155/lab3/fsm.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699494260912 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fourbitcomparator.vhd 2 1 " "Using design file fourbitcomparator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitComparator-structural " "Found design unit 1: fourBitComparator-structural" {  } { { "fourbitcomparator.vhd" "" { Text "D:/lab3_3155/lab3/fourbitcomparator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494260959 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitComparator " "Found entity 1: fourBitComparator" {  } { { "fourbitcomparator.vhd" "" { Text "D:/lab3_3155/lab3/fourbitcomparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494260959 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699494260959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitComparator top:inst\|fourBitComparator:cmp " "Elaborating entity \"fourBitComparator\" for hierarchy \"top:inst\|fourBitComparator:cmp\"" {  } { { "top.vhd" "cmp" { Text "D:/lab3_3155/lab3/top.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699494260959 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EQ_Previous fourbitcomparator.vhd(12) " "Verilog HDL or VHDL warning at fourbitcomparator.vhd(12): object \"EQ_Previous\" assigned a value but never read" {  } { { "fourbitcomparator.vhd" "" { Text "D:/lab3_3155/lab3/fourbitcomparator.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699494260959 "|lab3|top:inst|fourBitComparator:cmp"}
{ "Warning" "WSGN_SEARCH_FILE" "onebitcomparator.vhd 2 1 " "Using design file onebitcomparator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "onebitcomparator.vhd" "" { Text "D:/lab3_3155/lab3/onebitcomparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494261021 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "onebitcomparator.vhd" "" { Text "D:/lab3_3155/lab3/onebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494261021 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699494261021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator top:inst\|fourBitComparator:cmp\|oneBitComparator:b3 " "Elaborating entity \"oneBitComparator\" for hierarchy \"top:inst\|fourBitComparator:cmp\|oneBitComparator:b3\"" {  } { { "fourbitcomparator.vhd" "b3" { Text "D:/lab3_3155/lab3/fourbitcomparator.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699494261021 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2to1_4.vhd 2 1 " "Using design file mux2to1_4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_4-rtl " "Found design unit 1: mux2to1_4-rtl" {  } { { "mux2to1_4.vhd" "" { Text "D:/lab3_3155/lab3/mux2to1_4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494261084 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_4 " "Found entity 1: mux2to1_4" {  } { { "mux2to1_4.vhd" "" { Text "D:/lab3_3155/lab3/mux2to1_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494261084 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699494261084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_4 top:inst\|mux2to1_4:mux " "Elaborating entity \"mux2to1_4\" for hierarchy \"top:inst\|mux2to1_4:mux\"" {  } { { "top.vhd" "mux" { Text "D:/lab3_3155/lab3/top.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699494261084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "520 " "Peak virtual memory: 520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699494261380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 08 20:44:21 2023 " "Processing ended: Wed Nov 08 20:44:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699494261380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699494261380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699494261380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699494261380 ""}
