 
set ::env(PROJECT_NAME) adc_ctrl
set ::env(DESIGN_TOP) adc_ctrl
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl.sv
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) digital_design

