{"abstract":[{"text":"The ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"type":"text","text":" code representation of the statement."}],"kind":"symbol","hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/UseStatement"]]},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/UseStatement\/rawValue"},"metadata":{"title":"rawValue","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"rawValue"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:SS","text":"String"}],"modules":[{"name":"VHDLParsing"}],"roleHeading":"Instance Property","externalID":"s:11VHDLParsing12UseStatementV8rawValueSSvp","symbolKind":"property","role":"symbol"},"schemaVersion":{"patch":0,"major":0,"minor":3},"sections":[],"primaryContentSections":[{"declarations":[{"tokens":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"rawValue","kind":"identifier"},{"text":": ","kind":"text"},{"text":"String","kind":"typeIdentifier","preciseIdentifier":"s:SS"},{"text":" { ","kind":"text"},{"text":"get","kind":"keyword"},{"text":" }","kind":"text"}],"platforms":["Linux"],"languages":["swift"]}],"kind":"declarations"}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/usestatement\/rawvalue"]}],"references":{"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/UseStatement/rawValue":{"abstract":[{"text":"The ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" code representation of the statement.","type":"text"}],"url":"\/documentation\/vhdlparsing\/usestatement\/rawvalue","type":"topic","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/UseStatement\/rawValue","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"rawValue","kind":"identifier"},{"text":": ","kind":"text"},{"text":"String","preciseIdentifier":"s:SS","kind":"typeIdentifier"}],"title":"rawValue","kind":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/UseStatement":{"url":"\/documentation\/vhdlparsing\/usestatement","fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"UseStatement","kind":"identifier"}],"type":"topic","title":"UseStatement","kind":"symbol","navigatorTitle":[{"text":"UseStatement","kind":"identifier"}],"abstract":[{"text":"An include statement that imports module from a library.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/UseStatement","role":"symbol"}}}