# _Verilog_Hw_
## _NCU 2022 Verilog Hw_
### My first try with Verilog, I try My best to make every Hw Hirachical.


![out-transparent-12](https://user-images.githubusercontent.com/100607574/157000424-6524ec44-436e-4051-9ca5-d5f002561a13.gif)
