# Reading C:/modeltech_10.4c/tcl/vsim/pref.tcl
# //  ModelSim SE 10.4c Jul 20 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do RECoP_run_msim_rtl_vhdl.do
# if ![file isdirectory vhdl_libs] {
# 	file mkdir vhdl_libs
# }
# 
# vlib vhdl_libs/altera
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera".
# 
# vmap altera ./vhdl_libs/altera
# Model Technology ModelSim SE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap altera ./vhdl_libs/altera 
# Modifying C:/modeltech_10.4c/win32/../modelsim.ini
# ** Warning: (vmap-7) Failed to open lock file "C:/modeltech_10.4c/win32/../modelsim.ini_lock" in create mode.
# 
# Permission denied. (errno = EACCES)
# vcom -93 -work altera {c:/intelfpga/18.1/quartus/eda/sim_lib/altera_syn_attributes.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:30:54 on Jun 04,2024
# vcom -reportprogress 300 -93 -work altera c:/intelfpga/18.1/quartus/eda/sim_lib/altera_syn_attributes.vhd 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 11:30:54 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/intelfpga/18.1/quartus/eda/sim_lib/altera_standard_functions.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:30:55 on Jun 04,2024
# vcom -reportprogress 300 -93 -work altera c:/intelfpga/18.1/quartus/eda/sim_lib/altera_standard_functions.vhd 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 11:30:55 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/intelfpga/18.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:30:55 on Jun 04,2024
# vcom -reportprogress 300 -93 -work altera c:/intelfpga/18.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 11:30:55 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/intelfpga/18.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:30:55 on Jun 04,2024
# vcom -reportprogress 300 -93 -work altera c:/intelfpga/18.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 11:30:55 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/intelfpga/18.1/quartus/eda/sim_lib/altera_primitives_components.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:30:56 on Jun 04,2024
# vcom -reportprogress 300 -93 -work altera c:/intelfpga/18.1/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 11:30:56 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/intelfpga/18.1/quartus/eda/sim_lib/altera_primitives.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:30:56 on Jun 04,2024
# vcom -reportprogress 300 -93 -work altera c:/intelfpga/18.1/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 11:30:56 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/lpm
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/lpm".
# 
# vmap lpm ./vhdl_libs/lpm
# Model Technology ModelSim SE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap lpm ./vhdl_libs/lpm 
# Modifying C:/modeltech_10.4c/win32/../modelsim.ini
# ** Warning: (vmap-7) Failed to open lock file "C:/modeltech_10.4c/win32/../modelsim.ini_lock" in create mode.
# 
# Permission denied. (errno = EACCES)
# vcom -93 -work lpm {c:/intelfpga/18.1/quartus/eda/sim_lib/220pack.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:30:57 on Jun 04,2024
# vcom -reportprogress 300 -93 -work lpm c:/intelfpga/18.1/quartus/eda/sim_lib/220pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# End time: 11:30:57 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work lpm {c:/intelfpga/18.1/quartus/eda/sim_lib/220model.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:30:57 on Jun 04,2024
# vcom -reportprogress 300 -93 -work lpm c:/intelfpga/18.1/quartus/eda/sim_lib/220model.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# End time: 11:30:58 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/sgate
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/sgate".
# 
# vmap sgate ./vhdl_libs/sgate
# Model Technology ModelSim SE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap sgate ./vhdl_libs/sgate 
# Modifying C:/modeltech_10.4c/win32/../modelsim.ini
# ** Warning: (vmap-7) Failed to open lock file "C:/modeltech_10.4c/win32/../modelsim.ini_lock" in create mode.
# 
# Permission denied. (errno = EACCES)
# vcom -93 -work sgate {c:/intelfpga/18.1/quartus/eda/sim_lib/sgate_pack.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:30:58 on Jun 04,2024
# vcom -reportprogress 300 -93 -work sgate c:/intelfpga/18.1/quartus/eda/sim_lib/sgate_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# End time: 11:30:59 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work sgate {c:/intelfpga/18.1/quartus/eda/sim_lib/sgate.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:30:59 on Jun 04,2024
# vcom -reportprogress 300 -93 -work sgate c:/intelfpga/18.1/quartus/eda/sim_lib/sgate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# End time: 11:31:00 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/altera_mf
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera_mf".
# 
# vmap altera_mf ./vhdl_libs/altera_mf
# Model Technology ModelSim SE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap altera_mf ./vhdl_libs/altera_mf 
# Modifying C:/modeltech_10.4c/win32/../modelsim.ini
# ** Warning: (vmap-7) Failed to open lock file "C:/modeltech_10.4c/win32/../modelsim.ini_lock" in create mode.
# 
# Permission denied. (errno = EACCES)
# vcom -93 -work altera_mf {c:/intelfpga/18.1/quartus/eda/sim_lib/altera_mf_components.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:00 on Jun 04,2024
# vcom -reportprogress 300 -93 -work altera_mf c:/intelfpga/18.1/quartus/eda/sim_lib/altera_mf_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# End time: 11:31:01 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work altera_mf {c:/intelfpga/18.1/quartus/eda/sim_lib/altera_mf.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:02 on Jun 04,2024
# vcom -reportprogress 300 -93 -work altera_mf c:/intelfpga/18.1/quartus/eda/sim_lib/altera_mf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Compiling entity stratixv_local_clk_divider
# -- Compiling architecture behavior of stratixv_local_clk_divider
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Loading entity stratixv_local_clk_divider
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling entity alt_cal_av
# -- Compiling architecture RTL of alt_cal_av
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity alt_fault_injection
# -- Compiling architecture sim_alt_fault_injection of alt_fault_injection
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# End time: 11:31:03 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/altera_lnsim
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera_lnsim".
# 
# vmap altera_lnsim ./vhdl_libs/altera_lnsim
# Model Technology ModelSim SE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap altera_lnsim ./vhdl_libs/altera_lnsim 
# Modifying C:/modeltech_10.4c/win32/../modelsim.ini
# ** Warning: (vmap-7) Failed to open lock file "C:/modeltech_10.4c/win32/../modelsim.ini_lock" in create mode.
# 
# Permission denied. (errno = EACCES)
# vlog -sv -work altera_lnsim {c:/intelfpga/18.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv}
# Model Technology ModelSim SE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:03 on Jun 04,2024
# vlog -reportprogress 300 -sv -work altera_lnsim c:/intelfpga/18.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv 
# 
# Top level modules:
# End time: 11:31:04 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work altera_lnsim {c:/intelfpga/18.1/quartus/eda/sim_lib/altera_lnsim_components.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:04 on Jun 04,2024
# vcom -reportprogress 300 -93 -work altera_lnsim c:/intelfpga/18.1/quartus/eda/sim_lib/altera_lnsim_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_lnsim_components
# End time: 11:31:04 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/cyclonev
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/cyclonev".
# 
# vmap cyclonev ./vhdl_libs/cyclonev
# Model Technology ModelSim SE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap cyclonev ./vhdl_libs/cyclonev 
# Modifying C:/modeltech_10.4c/win32/../modelsim.ini
# ** Warning: (vmap-7) Failed to open lock file "C:/modeltech_10.4c/win32/../modelsim.ini_lock" in create mode.
# 
# Permission denied. (errno = EACCES)
# vlog -vlog01compat -work cyclonev {c:/intelfpga/18.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v}
# Model Technology ModelSim SE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:05 on Jun 04,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev c:/intelfpga/18.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 11:31:06 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work cyclonev {c:/intelfpga/18.1/quartus/eda/sim_lib/cyclonev_atoms.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:06 on Jun 04,2024
# vcom -reportprogress 300 -93 -work cyclonev c:/intelfpga/18.1/quartus/eda/sim_lib/cyclonev_atoms.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package cyclonev_atom_pack
# -- Compiling package body cyclonev_atom_pack
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_pllpack
# -- Compiling package body cyclonev_pllpack
# -- Loading package cyclonev_pllpack
# -- Loading package cyclonev_atom_pack
# -- Compiling entity cyclonev_dffe
# -- Compiling architecture behave of cyclonev_dffe
# -- Compiling entity cyclonev_mux21
# -- Compiling architecture AltVITAL of cyclonev_mux21
# -- Compiling entity cyclonev_mux41
# -- Compiling architecture AltVITAL of cyclonev_mux41
# -- Compiling entity cyclonev_and1
# -- Compiling architecture AltVITAL of cyclonev_and1
# -- Loading entity cyclonev_and1
# -- Compiling entity cyclonev_ff
# -- Compiling architecture vital_lcell_ff of cyclonev_ff
# -- Loading package std_logic_arith
# -- Compiling entity cyclonev_pseudo_diff_out
# -- Compiling architecture arch of cyclonev_pseudo_diff_out
# -- Compiling entity cyclonev_lcell_comb
# -- Compiling architecture vital_lcell_comb of cyclonev_lcell_comb
# -- Compiling entity cyclonev_routing_wire
# ** Warning: c:/intelfpga/18.1/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# 
# (1076.4 section 4.3.2.1.3)
# 
# -- Compiling architecture behave of cyclonev_routing_wire
# -- Loading package altera_lnsim_components
# -- Compiling entity cyclonev_ram_block
# -- Compiling architecture block_arch of cyclonev_ram_block
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cyclonev_mlab_cell
# -- Compiling architecture trans of cyclonev_mlab_cell
# -- Compiling entity cyclonev_io_ibuf
# -- Compiling architecture arch of cyclonev_io_ibuf
# -- Compiling entity cyclonev_io_obuf
# -- Compiling architecture arch of cyclonev_io_obuf
# -- Compiling entity cyclonev_ddio_in
# -- Compiling architecture arch of cyclonev_ddio_in
# -- Compiling entity cyclonev_ddio_oe
# -- Compiling architecture arch of cyclonev_ddio_oe
# -- Compiling entity cyclonev_ddio_out
# -- Compiling architecture arch of cyclonev_ddio_out
# -- Compiling entity cyclonev_io_pad
# -- Compiling architecture arch of cyclonev_io_pad
# -- Compiling entity cyclonev_bias_logic
# -- Compiling architecture vital_bias_logic of cyclonev_bias_logic
# -- Compiling entity cyclonev_bias_generator
# -- Compiling architecture vital_bias_generator of cyclonev_bias_generator
# -- Compiling entity cyclonev_bias_block
# -- Compiling architecture vital_bias_block of cyclonev_bias_block
# -- Compiling entity cyclonev_clk_phase_select
# -- Compiling architecture behavior of cyclonev_clk_phase_select
# -- Compiling entity cyclonev_clkena
# -- Compiling architecture behavior of cyclonev_clkena
# -- Compiling entity cyclonev_clkselect
# -- Compiling architecture behavior of cyclonev_clkselect
# -- Compiling entity cyclonev_delay_chain
# -- Compiling architecture behavior of cyclonev_delay_chain
# -- Compiling entity cyclonev_dll_offset_ctrl
# -- Compiling architecture behavior of cyclonev_dll_offset_ctrl
# -- Compiling entity cyclonev_dll
# -- Compiling architecture behavior of cyclonev_dll
# -- Compiling entity cyclonev_dqs_config
# -- Compiling architecture behavior of cyclonev_dqs_config
# -- Compiling entity cyclonev_dqs_delay_chain
# -- Compiling architecture behavior of cyclonev_dqs_delay_chain
# -- Compiling entity cyclonev_dqs_enable_ctrl
# -- Compiling architecture behavior of cyclonev_dqs_enable_ctrl
# -- Compiling entity cyclonev_duty_cycle_adjustment
# -- Compiling architecture behavior of cyclonev_duty_cycle_adjustment
# -- Compiling entity cyclonev_fractional_pll
# -- Compiling architecture behavior of cyclonev_fractional_pll
# -- Compiling entity cyclonev_half_rate_input
# -- Compiling architecture behavior of cyclonev_half_rate_input
# -- Compiling entity cyclonev_input_phase_alignment
# -- Compiling architecture behavior of cyclonev_input_phase_alignment
# -- Compiling entity cyclonev_io_clock_divider
# -- Compiling architecture behavior of cyclonev_io_clock_divider
# -- Compiling entity cyclonev_io_config
# -- Compiling architecture behavior of cyclonev_io_config
# -- Compiling entity cyclonev_leveling_delay_chain
# -- Compiling architecture behavior of cyclonev_leveling_delay_chain
# -- Compiling entity cyclonev_mem_phy
# -- Compiling architecture behavior of cyclonev_mem_phy
# -- Compiling entity cyclonev_phy_clkbuf
# -- Compiling architecture behavior of cyclonev_phy_clkbuf
# -- Compiling entity cyclonev_output_alignment
# -- Compiling architecture behavior of cyclonev_output_alignment
# -- Compiling entity cyclonev_pll_dll_output
# -- Compiling architecture behavior of cyclonev_pll_dll_output
# -- Compiling entity cyclonev_pll_dpa_output
# -- Compiling architecture behavior of cyclonev_pll_dpa_output
# -- Compiling entity cyclonev_pll_extclk_output
# -- Compiling architecture behavior of cyclonev_pll_extclk_output
# -- Compiling entity cyclonev_pll_lvds_output
# -- Compiling architecture behavior of cyclonev_pll_lvds_output
# -- Compiling entity cyclonev_pll_output_counter
# -- Compiling architecture behavior of cyclonev_pll_output_counter
# -- Compiling entity cyclonev_pll_reconfig
# -- Compiling architecture behavior of cyclonev_pll_reconfig
# -- Compiling entity cyclonev_pll_refclk_select
# -- Compiling architecture behavior of cyclonev_pll_refclk_select
# -- Compiling entity cyclonev_termination_logic
# -- Compiling architecture behavior of cyclonev_termination_logic
# -- Compiling entity cyclonev_termination
# -- Compiling architecture behavior of cyclonev_termination
# -- Compiling entity cyclonev_asmiblock
# -- Compiling architecture behavior of cyclonev_asmiblock
# -- Compiling entity cyclonev_chipidblock
# -- Compiling architecture behavior of cyclonev_chipidblock
# -- Compiling entity cyclonev_controller
# -- Compiling architecture behavior of cyclonev_controller
# -- Compiling entity cyclonev_crcblock
# -- Compiling architecture behavior of cyclonev_crcblock
# -- Compiling entity cyclonev_jtag
# -- Compiling architecture behavior of cyclonev_jtag
# -- Compiling entity cyclonev_prblock
# -- Compiling architecture behavior of cyclonev_prblock
# -- Compiling entity cyclonev_rublock
# -- Compiling architecture behavior of cyclonev_rublock
# -- Compiling entity cyclonev_tsdblock
# -- Compiling architecture behavior of cyclonev_tsdblock
# -- Compiling entity cyclonev_read_fifo
# -- Compiling architecture behavior of cyclonev_read_fifo
# -- Compiling entity cyclonev_read_fifo_read_enable
# -- Compiling architecture behavior of cyclonev_read_fifo_read_enable
# -- Compiling entity cyclonev_mac
# -- Compiling architecture behavior of cyclonev_mac
# -- Compiling entity cyclonev_ir_fifo_userdes
# -- Compiling architecture behavior of cyclonev_ir_fifo_userdes
# -- Compiling entity cyclonev_oscillator
# -- Compiling architecture behavior of cyclonev_oscillator
# End time: 11:31:09 on Jun 04,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
# vcom -93 -work cyclonev {c:/intelfpga/18.1/quartus/eda/sim_lib/cyclonev_components.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:10 on Jun 04,2024
# vcom -reportprogress 300 -93 -work cyclonev c:/intelfpga/18.1/quartus/eda/sim_lib/cyclonev_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_components
# ** Error: (vcom-1935) Unable to copy temporary file H:/Documents/701/COMPSYS701/ReCOP/simulation/modelsim/cyclonev/_temp/vlogynxvqn to H:/Documents/701/COMPSYS701/ReCOP/simulation/modelsim/cyclonev/cyclonev_components/_primary.dbs.
# 
# ** Error: (vcom-1935) Unable to copy temporary file H:/Documents/701/COMPSYS701/ReCOP/simulation/modelsim/cyclonev/_temp/vlogynxvqn to H:/Documents/701/COMPSYS701/ReCOP/simulation/modelsim/cyclonev/cy?=íadíaN;íatl°
# ** Error: C:/modeltech_10.4c/win32/vcom failed.
# Error in macro ./RECoP_run_msim_rtl_vhdl.do line 39
# C:/modeltech_10.4c/win32/vcom failed.
#     while executing
# "vcom -93 -work cyclonev {c:/intelfpga/18.1/quartus/eda/sim_lib/cyclonev_components.vhd}"
vcom -reportprogress 300 -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd} {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/control_unit.vhd} {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/data_mem.vhd} {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/datapath.vhd} {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/instr_reg.vhd} {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/opcodes.vhd} {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/prog_mem.vhd} {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/recop_types.vhd} {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/registerfile.vhd} {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/various_constants.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:14 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/control_unit.vhd H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/data_mem.vhd H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/datapath.vhd H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/instr_reg.vhd H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/opcodes.vhd H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/prog_mem.vhd H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/recop_types.vhd H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/registerfile.vhd H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Loading package opcodes
# -- Compiling entity alu
# -- Compiling architecture op of alu
# ** Warning: H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd(107): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 17 is not equal to right length 16).
# 
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity control_unit
# -- Compiling architecture beh of control_unit
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# -- Compiling entity datapath
# -- Compiling architecture beh of datapath
# -- Loading entity alu
# -- Loading entity registerfile
# ** Warning: H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/datapath.vhd(110): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 16 is not equal to right length 32).
# 
# -- Compiling entity instruction_reg
# -- Compiling architecture instr_decode of instruction_reg
# ** Warning: H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/instr_reg.vhd(27): (vcom-1272) Length of expected is 32; length of slice name is 16.
# 
# -- Compiling package opcodes
# -- Compiling entity prog_mem
# -- Compiling architecture SYN of prog_mem
# -- Compiling package recop_types
# -- Compiling entity registerfile
# -- Compiling architecture SYN of registerfile
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 11:31:15 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/InvertedSevenSegment.vhd H:/Documents/701/COMPSYS701/ReCOP/RECoP.vhd H:/Documents/701/COMPSYS701/ReCOP/recop_tb.vhd H:/Documents/701/COMPSYS701/ReCOP/top_level.vhd H:/Documents/701/COMPSYS701/ReCOP/top_level_tb.vhd
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:20 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/InvertedSevenSegment.vhd H:/Documents/701/COMPSYS701/ReCOP/RECoP.vhd H:/Documents/701/COMPSYS701/ReCOP/recop_tb.vhd H:/Documents/701/COMPSYS701/ReCOP/top_level.vhd H:/Documents/701/COMPSYS701/ReCOP/top_level_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InvertedSevenSegment
# -- Compiling architecture Behavioral of InvertedSevenSegment
# -- Loading package recop_types
# -- Compiling entity recop
# -- Compiling architecture cpu of recop
# -- Loading entity datapath
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package opcodes
# -- Loading package various_constants
# -- Loading entity control_unit
# -- Loading entity prog_mem
# -- Loading entity data_mem
# -- Compiling entity recop_tb
# -- Compiling architecture sim of recop_tb
# -- Loading entity recop
# -- Compiling entity top_level
# -- Compiling architecture tb of top_level
# -- Loading entity InvertedSevenSegment
# -- Compiling entity top_level_tb
# -- Compiling architecture tb of top_level_tb
# End time: 11:31:20 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:26 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Loading package opcodes
# -- Compiling entity alu
# -- Compiling architecture op of alu
# ** Warning: H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd(107): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 17 is not equal to right length 16).
# 
# End time: 11:31:26 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/control_unit.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:26 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity control_unit
# -- Compiling architecture beh of control_unit
# End time: 11:31:26 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/data_mem.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:27 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 11:31:27 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/datapath.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:27 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity datapath
# -- Compiling architecture beh of datapath
# -- Loading package various_constants
# -- Loading package opcodes
# -- Loading entity alu
# -- Loading entity registerfile
# ** Warning: H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/datapath.vhd(110): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 16 is not equal to right length 32).
# 
# End time: 11:31:27 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/instr_reg.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:27 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/instr_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity instruction_reg
# -- Compiling architecture instr_decode of instruction_reg
# ** Warning: H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/instr_reg.vhd(27): (vcom-1272) Length of expected is 32; length of slice name is 16.
# 
# End time: 11:31:28 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
vcom -work work H:/Documents/701/COMPSYS701/ReCOP/InvertedSevenSegment.vhd
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:28 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/InvertedSevenSegment.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InvertedSevenSegment
# -- Compiling architecture Behavioral of InvertedSevenSegment
# End time: 11:31:28 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/opcodes.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:28 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 11:31:28 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/prog_mem.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:28 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/prog_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prog_mem
# -- Compiling architecture SYN of prog_mem
# End time: 11:31:29 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work H:/Documents/701/COMPSYS701/ReCOP/RECoP.vhd
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:29 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/RECoP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity recop
# -- Compiling architecture cpu of recop
# -- Loading entity datapath
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package opcodes
# -- Loading package various_constants
# -- Loading entity control_unit
# -- Loading entity prog_mem
# -- Loading entity data_mem
# End time: 11:31:29 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work H:/Documents/701/COMPSYS701/ReCOP/recop_tb.vhd
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:29 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/recop_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recop_tb
# -- Compiling architecture sim of recop_tb
# -- Loading package recop_types
# -- Loading entity recop
# End time: 11:31:30 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/recop_types.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:30 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# ** Error: (vcom-1935) Unable to copy temporary file H:/Documents/701/COMPSYS701/ReCOP/simulation/modelsim/work/_temp/vlogtmnhc3 to H:/Documents/701/COMPSYS701/ReCOP/simulation/modelsim/work/recop_types/_primary.dbs.
# 
# ** Error: (vcom-1935) Unable to copy temporary file H:/Documents/701/COMPSYS701/ReCOP/simulation/modelsim/work/_temp/vlogtmnhc3 to H:/Documents/701/COMPSYS701/ReCOP/simulation/modelsim/work/recop_type?=íadíaN;íatl°
# C:/modeltech_10.4c/win32/vcom failed.
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/registerfile.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:30 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/registerfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registerfile
# -- Compiling architecture SYN of registerfile
# End time: 11:31:30 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work H:/Documents/701/COMPSYS701/ReCOP/top_level.vhd
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:30 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/top_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_level
# -- Compiling architecture tb of top_level
# -- Loading entity InvertedSevenSegment
# ** Error: (vcom-13) Recompile work.recop because work.recop_types has changed.
# 
# ** Error (suppressible): H:/Documents/701/COMPSYS701/ReCOP/top_level.vhd(119): (vcom-1195) Cannot find expanded name "work.RECoP".
# 
# ** Error: H:/Documents/701/COMPSYS701/ReCOP/top_level.vhd(119): Unknown expanded name.
# ** Error: H:/Documents/701/COMPSYS701/ReCOP/top_level.vhd(143): VHDL Compiler exiting
# End time: 11:31:31 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# C:/modeltech_10.4c/win32/vcom failed.
vcom -work work H:/Documents/701/COMPSYS701/ReCOP/top_level_tb.vhd
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:31 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/top_level_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top_level_tb
# -- Compiling architecture tb of top_level_tb
# -- Loading entity InvertedSevenSegment
# ** Error: (vcom-13) Recompile work.recop because work.recop_types has changed.
# 
# ** Error (suppressible): H:/Documents/701/COMPSYS701/ReCOP/top_level_tb.vhd(67): (vcom-1195) Cannot find expanded name "work.RECoP".
# 
# ** Error: H:/Documents/701/COMPSYS701/ReCOP/top_level_tb.vhd(67): Unknown expanded name.
# ** Error: H:/Documents/701/COMPSYS701/ReCOP/top_level_tb.vhd(110): VHDL Compiler exiting
# End time: 11:31:31 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# C:/modeltech_10.4c/win32/vcom failed.
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/various_constants.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:31 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 11:31:31 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/recop_types.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:46 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 11:31:46 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:52 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-13) Recompile work.various_constants because work.recop_types has changed.
# 
# ** Error (suppressible): H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd(8): (vcom-1195) Cannot find expanded name "work.various_constants".
# 
# ** Error: H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd(8): Unknown expanded name.
# -- Loading package recop_types
# -- Loading package opcodes
# ** Error: H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd(11): VHDL Compiler exiting
# End time: 11:31:52 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# C:/modeltech_10.4c/win32/vcom failed.
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/control_unit.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:52 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# ** Error: (vcom-13) Recompile work.various_constants because work.recop_types has changed.
# 
# ** Error (suppressible): H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/control_unit.vhd(6): (vcom-1195) Cannot find expanded name "work.various_constants".
# 
# ** Error: H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/control_unit.vhd(6): Unknown expanded name.
# ** Error: H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/control_unit.vhd(8): VHDL Compiler exiting
# End time: 11:31:53 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# C:/modeltech_10.4c/win32/vcom failed.
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/data_mem.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:53 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 11:31:53 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/datapath.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:53 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity datapath
# -- Compiling architecture beh of datapath
# ** Error: (vcom-13) Recompile work.various_constants because work.recop_types has changed.
# 
# ** Error (suppressible): (vcom-12) Recompile work.alu after work.various_constants is recompiled.
# 
# ** Error (suppressible): H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/datapath.vhd(55): (vcom-1195) Cannot find expanded name "work.alu".
# 
# ** Error: H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/datapath.vhd(55): Unknown expanded name.
# -- Loading entity registerfile
# ** Warning: H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/datapath.vhd(110): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 16 is not equal to right length 32).
# 
# ** Error: H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/datapath.vhd(173): VHDL Compiler exiting
# End time: 11:31:53 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 5, Warnings: 1
# C:/modeltech_10.4c/win32/vcom failed.
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/instr_reg.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:53 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/instr_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity instruction_reg
# -- Compiling architecture instr_decode of instruction_reg
# ** Warning: H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/instr_reg.vhd(27): (vcom-1272) Length of expected is 32; length of slice name is 16.
# 
# End time: 11:31:53 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work H:/Documents/701/COMPSYS701/ReCOP/InvertedSevenSegment.vhd
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:54 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/InvertedSevenSegment.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InvertedSevenSegment
# -- Compiling architecture Behavioral of InvertedSevenSegment
# End time: 11:31:54 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/opcodes.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:54 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 11:31:54 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/prog_mem.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:54 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/prog_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prog_mem
# -- Compiling architecture SYN of prog_mem
# End time: 11:31:54 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work H:/Documents/701/COMPSYS701/ReCOP/RECoP.vhd
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:55 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/RECoP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity recop
# -- Compiling architecture cpu of recop
# -- Loading entity datapath
# ** Error: (vcom-13) Recompile work.various_constants because work.recop_types has changed.
# 
# ** Error (suppressible): (vcom-12) Recompile work.control_unit after work.various_constants is recompiled.
# 
# ** Error (suppressible): H:/Documents/701/COMPSYS701/ReCOP/RECoP.vhd(79): (vcom-1195) Cannot find expanded name "work.control_unit".
# 
# ** Error: H:/Documents/701/COMPSYS701/ReCOP/RECoP.vhd(79): Unknown expanded name.
# -- Loading entity prog_mem
# -- Loading entity data_mem
# ** Error: H:/Documents/701/COMPSYS701/ReCOP/RECoP.vhd(121): VHDL Compiler exiting
# End time: 11:31:55 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# C:/modeltech_10.4c/win32/vcom failed.
vcom -work work H:/Documents/701/COMPSYS701/ReCOP/recop_tb.vhd
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:55 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/recop_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recop_tb
# -- Compiling architecture sim of recop_tb
# -- Loading package recop_types
# -- Loading entity recop
# End time: 11:31:55 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/recop_types.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:55 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 11:31:55 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/registerfile.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:56 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/registerfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registerfile
# -- Compiling architecture SYN of registerfile
# End time: 11:31:56 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work H:/Documents/701/COMPSYS701/ReCOP/top_level.vhd
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:56 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/top_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_level
# -- Compiling architecture tb of top_level
# -- Loading entity InvertedSevenSegment
# -- Loading package recop_types
# -- Loading entity recop
# End time: 11:31:56 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work H:/Documents/701/COMPSYS701/ReCOP/top_level_tb.vhd
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:56 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/top_level_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top_level_tb
# -- Compiling architecture tb of top_level_tb
# -- Loading entity InvertedSevenSegment
# -- Loading package recop_types
# -- Loading entity recop
# End time: 11:31:56 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/various_constants.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:31:57 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 11:31:57 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:32:04 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Loading package opcodes
# -- Compiling entity alu
# -- Compiling architecture op of alu
# ** Warning: H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd(107): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 17 is not equal to right length 16).
# 
# End time: 11:32:04 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/control_unit.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:32:04 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity control_unit
# -- Compiling architecture beh of control_unit
# End time: 11:32:04 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/data_mem.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:32:04 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 11:32:05 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/datapath.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:32:05 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity datapath
# -- Compiling architecture beh of datapath
# -- Loading package various_constants
# -- Loading package opcodes
# -- Loading entity alu
# -- Loading entity registerfile
# ** Warning: H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/datapath.vhd(110): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 16 is not equal to right length 32).
# 
# End time: 11:32:05 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/instr_reg.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:32:05 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/instr_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity instruction_reg
# -- Compiling architecture instr_decode of instruction_reg
# ** Warning: H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/instr_reg.vhd(27): (vcom-1272) Length of expected is 32; length of slice name is 16.
# 
# End time: 11:32:06 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
vcom -work work H:/Documents/701/COMPSYS701/ReCOP/InvertedSevenSegment.vhd
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:32:06 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/InvertedSevenSegment.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InvertedSevenSegment
# -- Compiling architecture Behavioral of InvertedSevenSegment
# End time: 11:32:06 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/opcodes.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:32:06 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 11:32:06 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/prog_mem.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:32:06 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/prog_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prog_mem
# -- Compiling architecture SYN of prog_mem
# End time: 11:32:07 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work H:/Documents/701/COMPSYS701/ReCOP/RECoP.vhd
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:32:07 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/RECoP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity recop
# -- Compiling architecture cpu of recop
# -- Loading entity datapath
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package opcodes
# -- Loading package various_constants
# -- Loading entity control_unit
# -- Loading entity prog_mem
# -- Loading entity data_mem
# End time: 11:32:07 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work H:/Documents/701/COMPSYS701/ReCOP/recop_tb.vhd
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:32:07 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/recop_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recop_tb
# ** Error: (vcom-1935) Unable to copy temporary file H:/Documents/701/COMPSYS701/ReCOP/simulation/modelsim/work/_temp/vlogx3c0r8 to H:/Documents/701/COMPSYS701/ReCOP/simulation/modelsim/work/recop_tb/_primary.dbs.
# 
# ** Error: (vcom-1935) Unable to copy temporary file H:/Documents/701/COMPSYS701/ReCOP/simulation/modelsim/work/_temp/vlogx3c0r8 to H:/Documents/701/COMPSYS701/ReCOP/simulation/modelsim/work/recop_tb/_?=íadíaN;íatl°
# C:/modeltech_10.4c/win32/vcom failed.
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/recop_types.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:32:07 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 11:32:08 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/registerfile.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:32:08 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/registerfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registerfile
# -- Compiling architecture SYN of registerfile
# End time: 11:32:08 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work H:/Documents/701/COMPSYS701/ReCOP/top_level.vhd
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:32:08 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/top_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_level
# -- Compiling architecture tb of top_level
# -- Loading entity InvertedSevenSegment
# -- Loading package recop_types
# -- Loading entity recop
# End time: 11:32:08 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work H:/Documents/701/COMPSYS701/ReCOP/top_level_tb.vhd
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:32:08 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/top_level_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top_level_tb
# -- Compiling architecture tb of top_level_tb
# -- Loading entity InvertedSevenSegment
# -- Loading package recop_types
# -- Loading entity recop
# End time: 11:32:09 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/various_constants.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:32:09 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 11:32:09 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_level_tb
# vsim work.top_level_tb 
# Start time: 11:32:18 on Jun 04,2024
# ** Note: (vsim-3812) Design is being optimized...
# 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.recop_types
# Loading work.top_level_tb(tb)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.opcodes
# Loading work.various_constants
# Loading work.recop(cpu)#1
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.registerfile(syn)#2
# Loading altera_mf.altsyncram(translated)#2
# Loading altera_mf.altsyncram(translated)#3
# Loading altera_mf.altsyncram(translated)#4
add wave -position end  sim:/top_level_tb/SOP_SIGNAL
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bailey  Hostname: BAILEYCLAGU54A8  ProcessID: 4968
# 
#           Attempting to use alternate WLF file "./wlft51wqw2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft51wqw2
# 
add wave -position end  sim:/top_level_tb/LEDR
add wave -position insertpoint  \
sim:/top_level_tb/HEX4 \
sim:/top_level_tb/HEX5 \
sim:/top_level_tb/clk
run
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/recop/datapath_inst/dc_register/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/recop/datapath_inst/inst_register_file/altsyncram_component
run
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:37:27 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Loading package opcodes
# -- Compiling entity alu
# -- Compiling architecture op of alu
# ** Warning: H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd(113): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 17 is not equal to right length 16).
# 
# End time: 11:37:27 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:37:36 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Loading package opcodes
# -- Compiling entity alu
# -- Compiling architecture op of alu
# ** Warning: H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd(113): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 17 is not equal to right length 16).
# 
# End time: 11:37:36 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.top_level_tb
# End time: 11:37:42 on Jun 04,2024, Elapsed time: 0:05:24
# Errors: 0, Warnings: 6
# vsim work.top_level_tb 
# Start time: 11:37:42 on Jun 04,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.recop_types
# Loading work.top_level_tb(tb)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.opcodes
# Loading work.various_constants
# Loading work.recop(cpu)#1
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.registerfile(syn)#2
# Loading altera_mf.altsyncram(translated)#2
# Loading altera_mf.altsyncram(translated)#3
# Loading altera_mf.altsyncram(translated)#4
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bailey  Hostname: BAILEYCLAGU54A8  ProcessID: 4968
# 
#           Attempting to use alternate WLF file "./wlft88ah39".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft88ah39
# 
run
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/recop/datapath_inst/dc_register/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/recop/datapath_inst/inst_register_file/altsyncram_component
add wave -position end  sim:/top_level_tb/recop/datapath_inst/inst_alu/result
add wave -position end  sim:/top_level_tb/recop/datapath_inst/inst_alu/rx
add wave -position end  sim:/top_level_tb/recop/datapath_inst/inst_alu/rz
add wave -position end  sim:/top_level_tb/recop/datapath_inst/inst_alu/ir_operand
add wave -position end  sim:/top_level_tb/recop/datapath_inst/inst_alu/alu_operation
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# 
run
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/recop/datapath_inst/dc_register/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/recop/datapath_inst/inst_register_file/altsyncram_component
add wave -position end  sim:/top_level_tb/recop/SOP
add wave -position end  sim:/top_level_tb/recop/SIP
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# 
run
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/recop/datapath_inst/dc_register/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/recop/datapath_inst/inst_register_file/altsyncram_component
add wave -position end  sim:/top_level_tb/recop/control_unit_inst/current_stage
add wave -position end  sim:/top_level_tb/recop/control_unit_inst/instruction
run
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# 
run
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/recop/datapath_inst/dc_register/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/recop/datapath_inst/inst_register_file/altsyncram_component
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:43:25 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Loading package opcodes
# -- Compiling entity alu
# -- Compiling architecture op of alu
# ** Warning: H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd(113): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 17 is not equal to right length 16).
# 
# End time: 11:43:25 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.top_level_tb
# End time: 11:43:29 on Jun 04,2024, Elapsed time: 0:05:47
# Errors: 0, Warnings: 11
# vsim work.top_level_tb 
# Start time: 11:43:29 on Jun 04,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.recop_types
# Loading work.top_level_tb(tb)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.opcodes
# Loading work.various_constants
# Loading work.recop(cpu)#1
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.registerfile(syn)#2
# Loading altera_mf.altsyncram(translated)#2
# Loading altera_mf.altsyncram(translated)#3
# Loading altera_mf.altsyncram(translated)#4
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bailey  Hostname: BAILEYCLAGU54A8  ProcessID: 4968
# 
#           Attempting to use alternate WLF file "./wlftqt5sx4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftqt5sx4
# 
run
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/recop/datapath_inst/dc_register/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/recop/datapath_inst/inst_register_file/altsyncram_component
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:45:22 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Loading package opcodes
# -- Compiling entity alu
# -- Compiling architecture op of alu
# ** Warning: H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd(113): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 17 is not equal to right length 16).
# 
# End time: 11:45:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work {H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd}
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:45:40 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Loading package opcodes
# -- Compiling entity alu
# -- Compiling architecture op of alu
# ** Warning: H:/Documents/701/COMPSYS701/ReCOP/Selected VHDL source design files/ALU.vhd(113): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 17 is not equal to right length 16).
# 
# End time: 11:45:40 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.top_level_tb
# End time: 11:45:46 on Jun 04,2024, Elapsed time: 0:02:17
# Errors: 0, Warnings: 6
# vsim work.top_level_tb 
# Start time: 11:45:46 on Jun 04,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.recop_types
# Loading work.top_level_tb(tb)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.opcodes
# Loading work.various_constants
# Loading work.recop(cpu)#1
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.registerfile(syn)#2
# Loading altera_mf.altsyncram(translated)#2
# Loading altera_mf.altsyncram(translated)#3
# Loading altera_mf.altsyncram(translated)#4
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bailey  Hostname: BAILEYCLAGU54A8  ProcessID: 4968
# 
#           Attempting to use alternate WLF file "./wlftwj1jnf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftwj1jnf
# 
run
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/recop/datapath_inst/dc_register/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/recop/datapath_inst/inst_register_file/altsyncram_component
add wave -position end  sim:/top_level_tb/recop/SIP
vcom -work work H:/Documents/701/COMPSYS701/ReCOP/RECoP.vhd
# Model Technology ModelSim SE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 11:48:31 on Jun 04,2024
# vcom -reportprogress 300 -work work H:/Documents/701/COMPSYS701/ReCOP/RECoP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity recop
# -- Compiling architecture cpu of recop
# -- Loading entity datapath
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package opcodes
# -- Loading package various_constants
# -- Loading entity control_unit
# -- Loading entity prog_mem
# -- Loading entity data_mem
# End time: 11:48:31 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_level_tb
# End time: 11:48:46 on Jun 04,2024, Elapsed time: 0:03:00
# Errors: 0, Warnings: 4
# vsim work.top_level_tb 
# Start time: 11:48:46 on Jun 04,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.recop_types
# Loading work.top_level_tb(tb)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.opcodes
# Loading work.various_constants
# Loading work.recop(cpu)#1
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.registerfile(syn)#2
# Loading altera_mf.altsyncram(translated)#2
# Loading altera_mf.altsyncram(translated)#3
# Loading altera_mf.altsyncram(translated)#4
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bailey  Hostname: BAILEYCLAGU54A8  ProcessID: 4968
# 
#           Attempting to use alternate WLF file "./wlft3n41bj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft3n41bj
# 
run
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/recop/datapath_inst/dc_register/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/recop/datapath_inst/inst_register_file/altsyncram_component
# End time: 11:50:00 on Jun 04,2024, Elapsed time: 0:01:14
# Errors: 0, Warnings: 4
