Prathima Agrawal , Debashis Bhattacharya , Vishwani D. Agrawal, Test Generation for Path Delay Faults Using Binary Decision Diagrams, IEEE Transactions on Computers, v.44 n.3, p.434-447, March 1995[doi>10.1109/12.372035]
Diganchal Chakraborty , P. P. Chakrabarti , Arijit Mondal , Pallab Dasgupta, A framework for estimating peak power in gate-level circuits, Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation, September 13-15, 2006, Montpellier, France[doi>10.1007/11847083_56]
H. -C. Chen , D. H.-C. Du, Path sensitization in critical path problem [logic circuit design], IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.12 n.2, p.196-207, November 2006[doi>10.1109/43.205001]
Stephan EggersgluB , Gorschwin Fey , Rolf Drechsler , Andreas Glowatz , Friedrich Hapke , Juergen Schloeffel, Combining Multi-Valued Logics in SAT-based ATPG for Path Delay Faults, Proceedings of the 5th IEEE/ACM International Conference on Formal Methods and Models for Codesign, p.181-187, May 30-June 02, 2007[doi>10.1109/MEMCOD.2007.371226]
Fuchs, K., Wittmann, H., and Antreich, K.1993. Fast test pattern generation for all path delay faults consideringvarious test classes. InProceedings of the 3rd European Test Conference. 89--98.
Karl Fuchs , Michael Pabst , Torsten Rössel, RESIST: a recursive test pattern generation algorithm for path delay faults, Proceedings of the conference on European design automation, p.316-321, September 19-23, 1994, Grenoble, France
Marwan A. Gharaybeh , Michael L. Bushnell , Vishwani D. Agrawal, Classification and Test Generation for Path-Delay FaultsUsing Single Struck-at Fault Tests, Journal of Electronic Testing: Theory and Applications, v.11 n.1, p.55-67, Aug. 1997[doi>10.1023/A:1008247801050]
Huh, K., Kang, Y., and Kang, S.2003. Efficient path delay testing using scan justification.Electron. Telecomm. Res. Instit. J. 25, 3, 187.
Jayaraman, D., Flanigan, E., and Tragoudas, S.2008. Implicit identification of non-robustly unsensitizable paths using bounded delay model. InIEEE International Test Conference (ITC). 1--10.
Joonyoung Kim , Jesse Whittemore , João P. Marques-Silva , Karem Sakallah, On applying incremental satisfiability to delay fault testing, Proceedings of the conference on Design, automation and test in Europe, p.380-384, March 27-30, 2000, Paris, France[doi>10.1145/343647.343801]
Thomas H. Cormen , Charles E. Leiserson , Ronald L. Rivest , Clifford Stein, Introduction to algorithms, MIT Press, Cambridge, MA, 2001
McGeer, P., Saldanha, A., Stephan, P., Brayton, R., and Sangiovanni-Vincentelli, A.1991. Timing analysis and delay-fault test generation using path-recursive functions. InProceedings of the IEEE International Conference on Computer-Aided Design. 180--183.
A. Mondal , P. P. Chakrabarti, Reasoning about timing behavior of digital circuits using symbolic event propagation and temporal logic, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.9, p.1793-1814, September 2006[doi>10.1109/TCAD.2005.859508]
Irith Pomeranz , Sudhakar M. Reddy, Delay fault models for VLSI circuits, Integration, the VLSI Journal, v.26 n.1-2, p.21-40, Dec. 1998[doi>10.1016/S0167-9260(98)00019-4]
Suchismita Roy , P. P. Chakrabarti , Pallab Dasgupta, Event propagation for accurate circuit delay calculation using SAT, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.3, p.1-23, August 2007[doi>10.1145/1255456.1255473]
R. L. Rudell , A. Sangiovanni-Vincentelli, Multiple-Valued Minimization for PLA Optimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.6 n.5, p.727-750, November 2006[doi>10.1109/TCAD.1987.1270318]
A. Saldanha , R. K. Brayton , A. L. Sangiovanni-Vincentelli, Equivalence of robust delay-fault and single stuck-fault test generation, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.173-176, June 08-12, 1992, Anaheim, California, USA
Schulz, M., Fuchs, K., and Fink, F.1989. Advanced automatic test pattern generation techniques for pathdelay faults. InProceedings of the International Symposium on Fault-Tolerant Computing. 44--51.
Somenzi, F.2005. CUDD: CU Decision Diagram Package, Release 2.4.1, User’s Manual. http://vlsi.colorado.edu/~fabio/CUDD/.
