## Hi, I'm Amogh ğŸ‘‹ <br> 
A Digital Design and Verification Enthusiast ğŸ¤–
MS Electrical and Computer Engineering | Portland State University
Digital Design and Verification | Computer Architecture
BE Electronics and Telecommunication | SCTR's Pune Institute of Computer Technology

[![LinkedIn](https://img.shields.io/badge/LinkedIn-0A66C2?style=for-the-badge&logo=linkedin&logoColor=white)](https://www.linkedin.com/in/amogh-thakur-242822218/)
[![Email](https://img.shields.io/badge/Email%20Me-red?style=for-the-badge&logo=gmail)](mailto:amogh.thakur23@gmail.com)



ğŸ”¹ System Verilog
ğŸ”¹ Pre-Silicon Validation  
ğŸ”¹ Microprocessor System Design
ğŸ”¹ Computer Architecture 1

---

### ğŸš€ Featured Projects
- ğŸ§  **L1 Cache Simulator** â€“ Python, trace-driven analysis based on MESI protocol of coherence.  
- ğŸ”Œ **AMBA AXI-Lite Verification** â€“ SystemVerilog, self-checking TB with analysis of all the corner cases. 

---

### ğŸ› ï¸ Tech Stack
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-orange)
![C/C++](https://img.shields.io/badge/C/C++-violet)
![Python](https://img.shields.io/badge/Python-blue)
![Linux](https://img.shields.io/badge/Linux-black)

---

![Binary Animation](https://media0.giphy.com/media/v1.Y2lkPTc5MGI3NjExbmlweTRzYnh4aDhlNzdwdjM5Y25jYXA0dWJ1OGtjdjFlZTJnMnU5cCZlcD12MV9pbnRlcm5hbF9naWZfYnlfaWQmY3Q9Zw/doXBzUFJRxpaUbuaqz/giphy.gif)


<!--
**AmoghT23/AmoghT23** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ğŸ”­ Iâ€™m currently working on ...
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ‘¯ Iâ€™m looking to collaborate on ...
- ğŸ¤” Iâ€™m looking for help with ...
- ğŸ’¬ Ask me about ...
- ğŸ“« How to reach me: ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
