<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="sensor_data.xsl"?>
<!--
****************************************************************************************************
*   If you are reading this, you are not taking advantage of the XML Stylesheet                    *
*                                                                                                  *
*   Instructions for viewing XML SDAT file can be found in:                                        *
*   C:\Aptina Imaging [Dev]\sensor_data\!DevWare XML-formatted SDAT User Guide.pdf                 *
****************************************************************************************************
-->
<sensor name="ICP-HD"
	part_number="MT9F311"
	version="1"
	version_name="REV1-76"
	width="320"
	height="240"
	image_type="YCBCR"
	bits_per_clock="8"
	clocks_per_pixel="2"
	pixel_clock_polarity="1"
	full_width="2592"
	full_height="1944"
	reg_addr_size="16"
	reg_data_size="16"
	ship_base_address="0x78 0x7A">
	<demo_system>
		<version_reg_read reg="RESERVED_SYS_28" mask="0x3C0000" value="0 1"></version_reg_read>
	</demo_system>
	<addr_spaces>
		<space name="PREVIEW" type="REG" value="1" desc="Preview Registers"></space>
		<space name="SNAPSHOT" type="REG" value="2" desc="Snapshot Registers"></space>
		<space name="CONTROL" type="REG" value="3" desc="Control Registers"></space>
		<space name="SYS" type="REG" value="4" desc="System Registers"></space>
		<space name="IQCNFG" type="REG" value="5" desc="IQ Registers"></space>
		<space name="GPIO" type="SFR" value="0" desc="GPIO Registers"></space>
		<space name="HINF" type="SFR" value="0" desc="HINF Registers"></space>
		<space name="SINF" type="SFR" value="0" desc="SINF Registers"></space>
		<space name="SYS_CFG" type="SFR" value="0" desc="System Configuration Registers"></space>
	</addr_spaces>
	<registers>
		<reg  name="CHIP_VERSION_REG" addr="0x0000" space="SYS" mask="0xFFFF" display_name="chip_version_reg" range="0x0000 0xFFFF" default="0x0EC1" rw="RO"><detail>Device ID</detail></reg>
		<reg  name="RESERVED_SYS_02" addr="0x0002" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="MANUFACTURER_ID" addr="0x0004" space="SYS" mask="0xFFFF" display_name="manufacturer_id" range="0x0000 0xFFFF" default="0x0006" rw="RO"><detail>Manufacturer ID</detail></reg>
		<reg  name="AE_TV" addr="0x0006" space="SYS" mask="0xFFFF" display_name="ae_tv" range="0x8000 0x7FFF" volatile="Y" rw="RO" datatype="fixed8"><detail>Time Value</detail></reg>
		<reg  name="AE_GV" addr="0x0008" space="SYS" mask="0xFFFF" display_name="ae_gv" range="0x8000 0x7FFF" volatile="Y" rw="RO" datatype="fixed8"><detail>Total Gain Value</detail></reg>
		<reg  name="HINF_STATUS" addr="0x000A" space="SYS" mask="0xFFFF" display_name="hinf_status" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>HINF Status</detail>
			<bitfield  name="SINF_ERR" mask="0x0001" display_name="0: sinf_err" range="0x0000 0x0001" rw="RO"><detail>Bandwidth Limitation Error</detail></bitfield>
			<bitfield  name="HINF_OVR" mask="0x0002" display_name="1: hinf_ovr" range="0x0000 0x0001" rw="RO"><detail>Spoof Size Limitation Error</detail></bitfield></reg>
		<reg  name="RESERVED_SYS_0C" addr="0x000C" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_0E" addr="0x000E" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_10" addr="0x0010" space="SYS" span="2" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_14" addr="0x0014" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_16" addr="0x0016" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="AE_DV" addr="0x0018" space="SYS" mask="0xFFFF" display_name="ae_dv" range="0x8000 0x7FFF" volatile="Y" rw="RO" datatype="fixed8"><detail>Digital Gain Value</detail></reg>
		<reg  name="RESERVED_SYS_1A" addr="0x001A" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x000A" rw="RO"></reg>
		<reg  name="ASHAKE_MAX_VELO" addr="0x001C" space="SYS" span="2" mask="0xFFFFFFFF" display_name="ashake_max_velo" range="0x80000000 0x7FFFFFFF" volatile="Y" rw="RO" datatype="fixed16"><detail>Anti-shake Current Velocity</detail></reg>
		<reg  name="FLASH_ENERGY" addr="0x0020" space="SYS" span="2" mask="0xFFFFFFFF" display_name="flash_energy" range="0x00000000 0xFFFFFFFF" volatile="Y" rw="RO"><detail>Last Flash Fire Energy</detail></reg>
		<reg  name="RESERVED_SYS_24" addr="0x0024" space="SYS" span="2" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF" rw="RO"></reg>
		<reg  name="RESERVED_SYS_28" addr="0x0028" space="SYS" span="2" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2C" addr="0x002C" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2E" addr="0x002E" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_SYS_30" addr="0x0030" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_SYS_32" addr="0x0032" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_SYS_34" addr="0x0034" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_SYS_36" addr="0x0036" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_SYS_38" addr="0x0038" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_SYS_3A" addr="0x003A" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_SYS_3C" addr="0x003C" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_SYS_3E" addr="0x003E" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_SYS_40" addr="0x0040" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_SYS_42" addr="0x0042" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_SYS_44" addr="0x0044" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_SYS_46" addr="0x0046" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_SYS_48" addr="0x0048" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_SYS_4A" addr="0x004A" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_SYS_4C" addr="0x004C" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="FW_REVISION_NUMBER" addr="0x004E" space="SYS" mask="0xFFFF" display_name="fw_revision_number" range="0x0000 0xFFFF" default="0x004C" rw="RO"><detail>Firmware Revision Number</detail></reg>
		<reg  name="REVISION_NUMBER" addr="0x0050" space="SYS" mask="0xFFFF" display_name="revision_number" range="0x0000 0xFFFF" rw="RO"><detail>Revision Number</detail>
			<bitfield  name="BITS_0_7" confidential="Y" mask="0x00FF" display_name="0-7: Reserved" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="PROTO_RELEASE" mask="0x0F00" display_name="8-11: proto_release" range="0x0000 0x000F" rw="RO"><detail>Proto release</detail></bitfield>
			<bitfield  name="CHIP_VERSION" mask="0xF000" display_name="12-15: chip_version" range="0x0000 0x000F" rw="RO"><detail>Chip version</detail></bitfield></reg>
		<reg  name="CON_WP" addr="0x0052" space="SYS" mask="0xFFFF" display_name="con_wp" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Write Pointer</detail></reg>
		<reg  name="CON_SIZE" addr="0x0054" space="SYS" mask="0xFFFF" display_name="con_size" range="0x0000 0xFFFF" default="0x0200" rw="RO"><detail>Console Size</detail></reg>
		<reg  name="CON_BUF_0_1" addr="0x0056" space="SYS" mask="0xFFFF" display_name="con_buf_0_1" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_1" mask="0x00FF" display_name="0-7: con_buf_1" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_0" mask="0xFF00" display_name="8-15: con_buf_0" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_2_3" addr="0x0058" space="SYS" mask="0xFFFF" display_name="con_buf_2_3" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_3" mask="0x00FF" display_name="0-7: con_buf_3" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_2" mask="0xFF00" display_name="8-15: con_buf_2" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_4_5" addr="0x005A" space="SYS" mask="0xFFFF" display_name="con_buf_4_5" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_5" mask="0x00FF" display_name="0-7: con_buf_5" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_4" mask="0xFF00" display_name="8-15: con_buf_4" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_6_7" addr="0x005C" space="SYS" mask="0xFFFF" display_name="con_buf_6_7" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_7" mask="0x00FF" display_name="0-7: con_buf_7" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_6" mask="0xFF00" display_name="8-15: con_buf_6" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_8_9" addr="0x005E" space="SYS" mask="0xFFFF" display_name="con_buf_8_9" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_9" mask="0x00FF" display_name="0-7: con_buf_9" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_8" mask="0xFF00" display_name="8-15: con_buf_8" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_10_11" addr="0x0060" space="SYS" mask="0xFFFF" display_name="con_buf_10_11" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_11" mask="0x00FF" display_name="0-7: con_buf_11" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_10" mask="0xFF00" display_name="8-15: con_buf_10" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_12_13" addr="0x0062" space="SYS" mask="0xFFFF" display_name="con_buf_12_13" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_13" mask="0x00FF" display_name="0-7: con_buf_13" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_12" mask="0xFF00" display_name="8-15: con_buf_12" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_14_15" addr="0x0064" space="SYS" mask="0xFFFF" display_name="con_buf_14_15" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_15" mask="0x00FF" display_name="0-7: con_buf_15" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_14" mask="0xFF00" display_name="8-15: con_buf_14" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_16_17" addr="0x0066" space="SYS" mask="0xFFFF" display_name="con_buf_16_17" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_17" mask="0x00FF" display_name="0-7: con_buf_17" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_16" mask="0xFF00" display_name="8-15: con_buf_16" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_18_19" addr="0x0068" space="SYS" mask="0xFFFF" display_name="con_buf_18_19" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_19" mask="0x00FF" display_name="0-7: con_buf_19" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_18" mask="0xFF00" display_name="8-15: con_buf_18" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_20_21" addr="0x006A" space="SYS" mask="0xFFFF" display_name="con_buf_20_21" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_21" mask="0x00FF" display_name="0-7: con_buf_21" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_20" mask="0xFF00" display_name="8-15: con_buf_20" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_22_23" addr="0x006C" space="SYS" mask="0xFFFF" display_name="con_buf_22_23" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_23" mask="0x00FF" display_name="0-7: con_buf_23" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_22" mask="0xFF00" display_name="8-15: con_buf_22" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_24_25" addr="0x006E" space="SYS" mask="0xFFFF" display_name="con_buf_24_25" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_25" mask="0x00FF" display_name="0-7: con_buf_25" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_24" mask="0xFF00" display_name="8-15: con_buf_24" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_26_27" addr="0x0070" space="SYS" mask="0xFFFF" display_name="con_buf_26_27" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_27" mask="0x00FF" display_name="0-7: con_buf_27" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_26" mask="0xFF00" display_name="8-15: con_buf_26" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_28_29" addr="0x0072" space="SYS" mask="0xFFFF" display_name="con_buf_28_29" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_29" mask="0x00FF" display_name="0-7: con_buf_29" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_28" mask="0xFF00" display_name="8-15: con_buf_28" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_30_31" addr="0x0074" space="SYS" mask="0xFFFF" display_name="con_buf_30_31" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_31" mask="0x00FF" display_name="0-7: con_buf_31" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_30" mask="0xFF00" display_name="8-15: con_buf_30" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_32_33" addr="0x0076" space="SYS" mask="0xFFFF" display_name="con_buf_32_33" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_33" mask="0x00FF" display_name="0-7: con_buf_33" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_32" mask="0xFF00" display_name="8-15: con_buf_32" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_34_35" addr="0x0078" space="SYS" mask="0xFFFF" display_name="con_buf_34_35" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_35" mask="0x00FF" display_name="0-7: con_buf_35" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_34" mask="0xFF00" display_name="8-15: con_buf_34" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_36_37" addr="0x007A" space="SYS" mask="0xFFFF" display_name="con_buf_36_37" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_37" mask="0x00FF" display_name="0-7: con_buf_37" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_36" mask="0xFF00" display_name="8-15: con_buf_36" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_38_39" addr="0x007C" space="SYS" mask="0xFFFF" display_name="con_buf_38_39" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_39" mask="0x00FF" display_name="0-7: con_buf_39" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_38" mask="0xFF00" display_name="8-15: con_buf_38" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_40_41" addr="0x007E" space="SYS" mask="0xFFFF" display_name="con_buf_40_41" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_41" mask="0x00FF" display_name="0-7: con_buf_41" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_40" mask="0xFF00" display_name="8-15: con_buf_40" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_42_43" addr="0x0080" space="SYS" mask="0xFFFF" display_name="con_buf_42_43" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_43" mask="0x00FF" display_name="0-7: con_buf_43" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_42" mask="0xFF00" display_name="8-15: con_buf_42" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_44_45" addr="0x0082" space="SYS" mask="0xFFFF" display_name="con_buf_44_45" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_45" mask="0x00FF" display_name="0-7: con_buf_45" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_44" mask="0xFF00" display_name="8-15: con_buf_44" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_46_47" addr="0x0084" space="SYS" mask="0xFFFF" display_name="con_buf_46_47" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_47" mask="0x00FF" display_name="0-7: con_buf_47" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_46" mask="0xFF00" display_name="8-15: con_buf_46" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_48_49" addr="0x0086" space="SYS" mask="0xFFFF" display_name="con_buf_48_49" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_49" mask="0x00FF" display_name="0-7: con_buf_49" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_48" mask="0xFF00" display_name="8-15: con_buf_48" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_50_51" addr="0x0088" space="SYS" mask="0xFFFF" display_name="con_buf_50_51" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_51" mask="0x00FF" display_name="0-7: con_buf_51" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_50" mask="0xFF00" display_name="8-15: con_buf_50" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_52_53" addr="0x008A" space="SYS" mask="0xFFFF" display_name="con_buf_52_53" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_53" mask="0x00FF" display_name="0-7: con_buf_53" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_52" mask="0xFF00" display_name="8-15: con_buf_52" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_54_55" addr="0x008C" space="SYS" mask="0xFFFF" display_name="con_buf_54_55" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_55" mask="0x00FF" display_name="0-7: con_buf_55" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_54" mask="0xFF00" display_name="8-15: con_buf_54" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_56_57" addr="0x008E" space="SYS" mask="0xFFFF" display_name="con_buf_56_57" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_57" mask="0x00FF" display_name="0-7: con_buf_57" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_56" mask="0xFF00" display_name="8-15: con_buf_56" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_58_59" addr="0x0090" space="SYS" mask="0xFFFF" display_name="con_buf_58_59" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_59" mask="0x00FF" display_name="0-7: con_buf_59" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_58" mask="0xFF00" display_name="8-15: con_buf_58" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_60_61" addr="0x0092" space="SYS" mask="0xFFFF" display_name="con_buf_60_61" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_61" mask="0x00FF" display_name="0-7: con_buf_61" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_60" mask="0xFF00" display_name="8-15: con_buf_60" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_62_63" addr="0x0094" space="SYS" mask="0xFFFF" display_name="con_buf_62_63" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_63" mask="0x00FF" display_name="0-7: con_buf_63" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_62" mask="0xFF00" display_name="8-15: con_buf_62" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_64_65" addr="0x0096" space="SYS" mask="0xFFFF" display_name="con_buf_64_65" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_65" mask="0x00FF" display_name="0-7: con_buf_65" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_64" mask="0xFF00" display_name="8-15: con_buf_64" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_66_67" addr="0x0098" space="SYS" mask="0xFFFF" display_name="con_buf_66_67" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_67" mask="0x00FF" display_name="0-7: con_buf_67" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_66" mask="0xFF00" display_name="8-15: con_buf_66" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_68_69" addr="0x009A" space="SYS" mask="0xFFFF" display_name="con_buf_68_69" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_69" mask="0x00FF" display_name="0-7: con_buf_69" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_68" mask="0xFF00" display_name="8-15: con_buf_68" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_70_71" addr="0x009C" space="SYS" mask="0xFFFF" display_name="con_buf_70_71" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_71" mask="0x00FF" display_name="0-7: con_buf_71" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_70" mask="0xFF00" display_name="8-15: con_buf_70" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_72_73" addr="0x009E" space="SYS" mask="0xFFFF" display_name="con_buf_72_73" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_73" mask="0x00FF" display_name="0-7: con_buf_73" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_72" mask="0xFF00" display_name="8-15: con_buf_72" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_74_75" addr="0x00A0" space="SYS" mask="0xFFFF" display_name="con_buf_74_75" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_75" mask="0x00FF" display_name="0-7: con_buf_75" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_74" mask="0xFF00" display_name="8-15: con_buf_74" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_76_77" addr="0x00A2" space="SYS" mask="0xFFFF" display_name="con_buf_76_77" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_77" mask="0x00FF" display_name="0-7: con_buf_77" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_76" mask="0xFF00" display_name="8-15: con_buf_76" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_78_79" addr="0x00A4" space="SYS" mask="0xFFFF" display_name="con_buf_78_79" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_79" mask="0x00FF" display_name="0-7: con_buf_79" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_78" mask="0xFF00" display_name="8-15: con_buf_78" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_80_81" addr="0x00A6" space="SYS" mask="0xFFFF" display_name="con_buf_80_81" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_81" mask="0x00FF" display_name="0-7: con_buf_81" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_80" mask="0xFF00" display_name="8-15: con_buf_80" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_82_83" addr="0x00A8" space="SYS" mask="0xFFFF" display_name="con_buf_82_83" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_83" mask="0x00FF" display_name="0-7: con_buf_83" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_82" mask="0xFF00" display_name="8-15: con_buf_82" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_84_85" addr="0x00AA" space="SYS" mask="0xFFFF" display_name="con_buf_84_85" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_85" mask="0x00FF" display_name="0-7: con_buf_85" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_84" mask="0xFF00" display_name="8-15: con_buf_84" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_86_87" addr="0x00AC" space="SYS" mask="0xFFFF" display_name="con_buf_86_87" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_87" mask="0x00FF" display_name="0-7: con_buf_87" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_86" mask="0xFF00" display_name="8-15: con_buf_86" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_88_89" addr="0x00AE" space="SYS" mask="0xFFFF" display_name="con_buf_88_89" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_89" mask="0x00FF" display_name="0-7: con_buf_89" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_88" mask="0xFF00" display_name="8-15: con_buf_88" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_90_91" addr="0x00B0" space="SYS" mask="0xFFFF" display_name="con_buf_90_91" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_91" mask="0x00FF" display_name="0-7: con_buf_91" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_90" mask="0xFF00" display_name="8-15: con_buf_90" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_92_93" addr="0x00B2" space="SYS" mask="0xFFFF" display_name="con_buf_92_93" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_93" mask="0x00FF" display_name="0-7: con_buf_93" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_92" mask="0xFF00" display_name="8-15: con_buf_92" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_94_95" addr="0x00B4" space="SYS" mask="0xFFFF" display_name="con_buf_94_95" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_95" mask="0x00FF" display_name="0-7: con_buf_95" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_94" mask="0xFF00" display_name="8-15: con_buf_94" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_96_97" addr="0x00B6" space="SYS" mask="0xFFFF" display_name="con_buf_96_97" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_97" mask="0x00FF" display_name="0-7: con_buf_97" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_96" mask="0xFF00" display_name="8-15: con_buf_96" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_98_99" addr="0x00B8" space="SYS" mask="0xFFFF" display_name="con_buf_98_99" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_99" mask="0x00FF" display_name="0-7: con_buf_99" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_98" mask="0xFF00" display_name="8-15: con_buf_98" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_100_101" addr="0x00BA" space="SYS" mask="0xFFFF" display_name="con_buf_100_101" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_101" mask="0x00FF" display_name="0-7: con_buf_101" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_100" mask="0xFF00" display_name="8-15: con_buf_100" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_102_103" addr="0x00BC" space="SYS" mask="0xFFFF" display_name="con_buf_102_103" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_103" mask="0x00FF" display_name="0-7: con_buf_103" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_102" mask="0xFF00" display_name="8-15: con_buf_102" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_104_105" addr="0x00BE" space="SYS" mask="0xFFFF" display_name="con_buf_104_105" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_105" mask="0x00FF" display_name="0-7: con_buf_105" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_104" mask="0xFF00" display_name="8-15: con_buf_104" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_106_107" addr="0x00C0" space="SYS" mask="0xFFFF" display_name="con_buf_106_107" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_107" mask="0x00FF" display_name="0-7: con_buf_107" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_106" mask="0xFF00" display_name="8-15: con_buf_106" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_108_109" addr="0x00C2" space="SYS" mask="0xFFFF" display_name="con_buf_108_109" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_109" mask="0x00FF" display_name="0-7: con_buf_109" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_108" mask="0xFF00" display_name="8-15: con_buf_108" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_110_111" addr="0x00C4" space="SYS" mask="0xFFFF" display_name="con_buf_110_111" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_111" mask="0x00FF" display_name="0-7: con_buf_111" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_110" mask="0xFF00" display_name="8-15: con_buf_110" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_112_113" addr="0x00C6" space="SYS" mask="0xFFFF" display_name="con_buf_112_113" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_113" mask="0x00FF" display_name="0-7: con_buf_113" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_112" mask="0xFF00" display_name="8-15: con_buf_112" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_114_115" addr="0x00C8" space="SYS" mask="0xFFFF" display_name="con_buf_114_115" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_115" mask="0x00FF" display_name="0-7: con_buf_115" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_114" mask="0xFF00" display_name="8-15: con_buf_114" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_116_117" addr="0x00CA" space="SYS" mask="0xFFFF" display_name="con_buf_116_117" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_117" mask="0x00FF" display_name="0-7: con_buf_117" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_116" mask="0xFF00" display_name="8-15: con_buf_116" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_118_119" addr="0x00CC" space="SYS" mask="0xFFFF" display_name="con_buf_118_119" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_119" mask="0x00FF" display_name="0-7: con_buf_119" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_118" mask="0xFF00" display_name="8-15: con_buf_118" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_120_121" addr="0x00CE" space="SYS" mask="0xFFFF" display_name="con_buf_120_121" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_121" mask="0x00FF" display_name="0-7: con_buf_121" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_120" mask="0xFF00" display_name="8-15: con_buf_120" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_122_123" addr="0x00D0" space="SYS" mask="0xFFFF" display_name="con_buf_122_123" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_123" mask="0x00FF" display_name="0-7: con_buf_123" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_122" mask="0xFF00" display_name="8-15: con_buf_122" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_124_125" addr="0x00D2" space="SYS" mask="0xFFFF" display_name="con_buf_124_125" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_125" mask="0x00FF" display_name="0-7: con_buf_125" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_124" mask="0xFF00" display_name="8-15: con_buf_124" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_126_127" addr="0x00D4" space="SYS" mask="0xFFFF" display_name="con_buf_126_127" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_127" mask="0x00FF" display_name="0-7: con_buf_127" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_126" mask="0xFF00" display_name="8-15: con_buf_126" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_128_129" addr="0x00D6" space="SYS" mask="0xFFFF" display_name="con_buf_128_129" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_129" mask="0x00FF" display_name="0-7: con_buf_129" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_128" mask="0xFF00" display_name="8-15: con_buf_128" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_130_131" addr="0x00D8" space="SYS" mask="0xFFFF" display_name="con_buf_130_131" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_131" mask="0x00FF" display_name="0-7: con_buf_131" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_130" mask="0xFF00" display_name="8-15: con_buf_130" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_132_133" addr="0x00DA" space="SYS" mask="0xFFFF" display_name="con_buf_132_133" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_133" mask="0x00FF" display_name="0-7: con_buf_133" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_132" mask="0xFF00" display_name="8-15: con_buf_132" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_134_135" addr="0x00DC" space="SYS" mask="0xFFFF" display_name="con_buf_134_135" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_135" mask="0x00FF" display_name="0-7: con_buf_135" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_134" mask="0xFF00" display_name="8-15: con_buf_134" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_136_137" addr="0x00DE" space="SYS" mask="0xFFFF" display_name="con_buf_136_137" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_137" mask="0x00FF" display_name="0-7: con_buf_137" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_136" mask="0xFF00" display_name="8-15: con_buf_136" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_138_139" addr="0x00E0" space="SYS" mask="0xFFFF" display_name="con_buf_138_139" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_139" mask="0x00FF" display_name="0-7: con_buf_139" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_138" mask="0xFF00" display_name="8-15: con_buf_138" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_140_141" addr="0x00E2" space="SYS" mask="0xFFFF" display_name="con_buf_140_141" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_141" mask="0x00FF" display_name="0-7: con_buf_141" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_140" mask="0xFF00" display_name="8-15: con_buf_140" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_142_143" addr="0x00E4" space="SYS" mask="0xFFFF" display_name="con_buf_142_143" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_143" mask="0x00FF" display_name="0-7: con_buf_143" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_142" mask="0xFF00" display_name="8-15: con_buf_142" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_144_145" addr="0x00E6" space="SYS" mask="0xFFFF" display_name="con_buf_144_145" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_145" mask="0x00FF" display_name="0-7: con_buf_145" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_144" mask="0xFF00" display_name="8-15: con_buf_144" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_146_147" addr="0x00E8" space="SYS" mask="0xFFFF" display_name="con_buf_146_147" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_147" mask="0x00FF" display_name="0-7: con_buf_147" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_146" mask="0xFF00" display_name="8-15: con_buf_146" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_148_149" addr="0x00EA" space="SYS" mask="0xFFFF" display_name="con_buf_148_149" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_149" mask="0x00FF" display_name="0-7: con_buf_149" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_148" mask="0xFF00" display_name="8-15: con_buf_148" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_150_151" addr="0x00EC" space="SYS" mask="0xFFFF" display_name="con_buf_150_151" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_151" mask="0x00FF" display_name="0-7: con_buf_151" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_150" mask="0xFF00" display_name="8-15: con_buf_150" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_152_153" addr="0x00EE" space="SYS" mask="0xFFFF" display_name="con_buf_152_153" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_153" mask="0x00FF" display_name="0-7: con_buf_153" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_152" mask="0xFF00" display_name="8-15: con_buf_152" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_154_155" addr="0x00F0" space="SYS" mask="0xFFFF" display_name="con_buf_154_155" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_155" mask="0x00FF" display_name="0-7: con_buf_155" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_154" mask="0xFF00" display_name="8-15: con_buf_154" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_156_157" addr="0x00F2" space="SYS" mask="0xFFFF" display_name="con_buf_156_157" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_157" mask="0x00FF" display_name="0-7: con_buf_157" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_156" mask="0xFF00" display_name="8-15: con_buf_156" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_158_159" addr="0x00F4" space="SYS" mask="0xFFFF" display_name="con_buf_158_159" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_159" mask="0x00FF" display_name="0-7: con_buf_159" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_158" mask="0xFF00" display_name="8-15: con_buf_158" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_160_161" addr="0x00F6" space="SYS" mask="0xFFFF" display_name="con_buf_160_161" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_161" mask="0x00FF" display_name="0-7: con_buf_161" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_160" mask="0xFF00" display_name="8-15: con_buf_160" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_162_163" addr="0x00F8" space="SYS" mask="0xFFFF" display_name="con_buf_162_163" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_163" mask="0x00FF" display_name="0-7: con_buf_163" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_162" mask="0xFF00" display_name="8-15: con_buf_162" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_164_165" addr="0x00FA" space="SYS" mask="0xFFFF" display_name="con_buf_164_165" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_165" mask="0x00FF" display_name="0-7: con_buf_165" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_164" mask="0xFF00" display_name="8-15: con_buf_164" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_166_167" addr="0x00FC" space="SYS" mask="0xFFFF" display_name="con_buf_166_167" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_167" mask="0x00FF" display_name="0-7: con_buf_167" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_166" mask="0xFF00" display_name="8-15: con_buf_166" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_168_169" addr="0x00FE" space="SYS" mask="0xFFFF" display_name="con_buf_168_169" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_169" mask="0x00FF" display_name="0-7: con_buf_169" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_168" mask="0xFF00" display_name="8-15: con_buf_168" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_170_171" addr="0x0100" space="SYS" mask="0xFFFF" display_name="con_buf_170_171" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_171" mask="0x00FF" display_name="0-7: con_buf_171" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_170" mask="0xFF00" display_name="8-15: con_buf_170" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_172_173" addr="0x0102" space="SYS" mask="0xFFFF" display_name="con_buf_172_173" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_173" mask="0x00FF" display_name="0-7: con_buf_173" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_172" mask="0xFF00" display_name="8-15: con_buf_172" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_174_175" addr="0x0104" space="SYS" mask="0xFFFF" display_name="con_buf_174_175" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_175" mask="0x00FF" display_name="0-7: con_buf_175" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_174" mask="0xFF00" display_name="8-15: con_buf_174" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_176_177" addr="0x0106" space="SYS" mask="0xFFFF" display_name="con_buf_176_177" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_177" mask="0x00FF" display_name="0-7: con_buf_177" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_176" mask="0xFF00" display_name="8-15: con_buf_176" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_178_179" addr="0x0108" space="SYS" mask="0xFFFF" display_name="con_buf_178_179" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_179" mask="0x00FF" display_name="0-7: con_buf_179" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_178" mask="0xFF00" display_name="8-15: con_buf_178" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_180_181" addr="0x010A" space="SYS" mask="0xFFFF" display_name="con_buf_180_181" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_181" mask="0x00FF" display_name="0-7: con_buf_181" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_180" mask="0xFF00" display_name="8-15: con_buf_180" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_182_183" addr="0x010C" space="SYS" mask="0xFFFF" display_name="con_buf_182_183" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_183" mask="0x00FF" display_name="0-7: con_buf_183" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_182" mask="0xFF00" display_name="8-15: con_buf_182" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_184_185" addr="0x010E" space="SYS" mask="0xFFFF" display_name="con_buf_184_185" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_185" mask="0x00FF" display_name="0-7: con_buf_185" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_184" mask="0xFF00" display_name="8-15: con_buf_184" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_186_187" addr="0x0110" space="SYS" mask="0xFFFF" display_name="con_buf_186_187" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_187" mask="0x00FF" display_name="0-7: con_buf_187" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_186" mask="0xFF00" display_name="8-15: con_buf_186" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_188_189" addr="0x0112" space="SYS" mask="0xFFFF" display_name="con_buf_188_189" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_189" mask="0x00FF" display_name="0-7: con_buf_189" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_188" mask="0xFF00" display_name="8-15: con_buf_188" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_190_191" addr="0x0114" space="SYS" mask="0xFFFF" display_name="con_buf_190_191" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_191" mask="0x00FF" display_name="0-7: con_buf_191" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_190" mask="0xFF00" display_name="8-15: con_buf_190" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_192_193" addr="0x0116" space="SYS" mask="0xFFFF" display_name="con_buf_192_193" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_193" mask="0x00FF" display_name="0-7: con_buf_193" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_192" mask="0xFF00" display_name="8-15: con_buf_192" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_194_195" addr="0x0118" space="SYS" mask="0xFFFF" display_name="con_buf_194_195" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_195" mask="0x00FF" display_name="0-7: con_buf_195" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_194" mask="0xFF00" display_name="8-15: con_buf_194" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_196_197" addr="0x011A" space="SYS" mask="0xFFFF" display_name="con_buf_196_197" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_197" mask="0x00FF" display_name="0-7: con_buf_197" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_196" mask="0xFF00" display_name="8-15: con_buf_196" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_198_199" addr="0x011C" space="SYS" mask="0xFFFF" display_name="con_buf_198_199" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_199" mask="0x00FF" display_name="0-7: con_buf_199" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_198" mask="0xFF00" display_name="8-15: con_buf_198" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_200_201" addr="0x011E" space="SYS" mask="0xFFFF" display_name="con_buf_200_201" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_201" mask="0x00FF" display_name="0-7: con_buf_201" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_200" mask="0xFF00" display_name="8-15: con_buf_200" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_202_203" addr="0x0120" space="SYS" mask="0xFFFF" display_name="con_buf_202_203" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_203" mask="0x00FF" display_name="0-7: con_buf_203" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_202" mask="0xFF00" display_name="8-15: con_buf_202" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_204_205" addr="0x0122" space="SYS" mask="0xFFFF" display_name="con_buf_204_205" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_205" mask="0x00FF" display_name="0-7: con_buf_205" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_204" mask="0xFF00" display_name="8-15: con_buf_204" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_206_207" addr="0x0124" space="SYS" mask="0xFFFF" display_name="con_buf_206_207" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_207" mask="0x00FF" display_name="0-7: con_buf_207" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_206" mask="0xFF00" display_name="8-15: con_buf_206" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_208_209" addr="0x0126" space="SYS" mask="0xFFFF" display_name="con_buf_208_209" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_209" mask="0x00FF" display_name="0-7: con_buf_209" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_208" mask="0xFF00" display_name="8-15: con_buf_208" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_210_211" addr="0x0128" space="SYS" mask="0xFFFF" display_name="con_buf_210_211" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_211" mask="0x00FF" display_name="0-7: con_buf_211" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_210" mask="0xFF00" display_name="8-15: con_buf_210" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_212_213" addr="0x012A" space="SYS" mask="0xFFFF" display_name="con_buf_212_213" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_213" mask="0x00FF" display_name="0-7: con_buf_213" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_212" mask="0xFF00" display_name="8-15: con_buf_212" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_214_215" addr="0x012C" space="SYS" mask="0xFFFF" display_name="con_buf_214_215" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_215" mask="0x00FF" display_name="0-7: con_buf_215" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_214" mask="0xFF00" display_name="8-15: con_buf_214" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_216_217" addr="0x012E" space="SYS" mask="0xFFFF" display_name="con_buf_216_217" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_217" mask="0x00FF" display_name="0-7: con_buf_217" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_216" mask="0xFF00" display_name="8-15: con_buf_216" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_218_219" addr="0x0130" space="SYS" mask="0xFFFF" display_name="con_buf_218_219" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_219" mask="0x00FF" display_name="0-7: con_buf_219" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_218" mask="0xFF00" display_name="8-15: con_buf_218" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_220_221" addr="0x0132" space="SYS" mask="0xFFFF" display_name="con_buf_220_221" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_221" mask="0x00FF" display_name="0-7: con_buf_221" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_220" mask="0xFF00" display_name="8-15: con_buf_220" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_222_223" addr="0x0134" space="SYS" mask="0xFFFF" display_name="con_buf_222_223" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_223" mask="0x00FF" display_name="0-7: con_buf_223" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_222" mask="0xFF00" display_name="8-15: con_buf_222" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_224_225" addr="0x0136" space="SYS" mask="0xFFFF" display_name="con_buf_224_225" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_225" mask="0x00FF" display_name="0-7: con_buf_225" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_224" mask="0xFF00" display_name="8-15: con_buf_224" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_226_227" addr="0x0138" space="SYS" mask="0xFFFF" display_name="con_buf_226_227" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_227" mask="0x00FF" display_name="0-7: con_buf_227" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_226" mask="0xFF00" display_name="8-15: con_buf_226" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_228_229" addr="0x013A" space="SYS" mask="0xFFFF" display_name="con_buf_228_229" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_229" mask="0x00FF" display_name="0-7: con_buf_229" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_228" mask="0xFF00" display_name="8-15: con_buf_228" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_230_231" addr="0x013C" space="SYS" mask="0xFFFF" display_name="con_buf_230_231" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_231" mask="0x00FF" display_name="0-7: con_buf_231" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_230" mask="0xFF00" display_name="8-15: con_buf_230" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_232_233" addr="0x013E" space="SYS" mask="0xFFFF" display_name="con_buf_232_233" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_233" mask="0x00FF" display_name="0-7: con_buf_233" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_232" mask="0xFF00" display_name="8-15: con_buf_232" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_234_235" addr="0x0140" space="SYS" mask="0xFFFF" display_name="con_buf_234_235" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_235" mask="0x00FF" display_name="0-7: con_buf_235" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_234" mask="0xFF00" display_name="8-15: con_buf_234" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_236_237" addr="0x0142" space="SYS" mask="0xFFFF" display_name="con_buf_236_237" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_237" mask="0x00FF" display_name="0-7: con_buf_237" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_236" mask="0xFF00" display_name="8-15: con_buf_236" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_238_239" addr="0x0144" space="SYS" mask="0xFFFF" display_name="con_buf_238_239" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_239" mask="0x00FF" display_name="0-7: con_buf_239" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_238" mask="0xFF00" display_name="8-15: con_buf_238" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_240_241" addr="0x0146" space="SYS" mask="0xFFFF" display_name="con_buf_240_241" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_241" mask="0x00FF" display_name="0-7: con_buf_241" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_240" mask="0xFF00" display_name="8-15: con_buf_240" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_242_243" addr="0x0148" space="SYS" mask="0xFFFF" display_name="con_buf_242_243" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_243" mask="0x00FF" display_name="0-7: con_buf_243" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_242" mask="0xFF00" display_name="8-15: con_buf_242" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_244_245" addr="0x014A" space="SYS" mask="0xFFFF" display_name="con_buf_244_245" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_245" mask="0x00FF" display_name="0-7: con_buf_245" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_244" mask="0xFF00" display_name="8-15: con_buf_244" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_246_247" addr="0x014C" space="SYS" mask="0xFFFF" display_name="con_buf_246_247" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_247" mask="0x00FF" display_name="0-7: con_buf_247" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_246" mask="0xFF00" display_name="8-15: con_buf_246" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_248_249" addr="0x014E" space="SYS" mask="0xFFFF" display_name="con_buf_248_249" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_249" mask="0x00FF" display_name="0-7: con_buf_249" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_248" mask="0xFF00" display_name="8-15: con_buf_248" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_250_251" addr="0x0150" space="SYS" mask="0xFFFF" display_name="con_buf_250_251" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_251" mask="0x00FF" display_name="0-7: con_buf_251" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_250" mask="0xFF00" display_name="8-15: con_buf_250" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_252_253" addr="0x0152" space="SYS" mask="0xFFFF" display_name="con_buf_252_253" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_253" mask="0x00FF" display_name="0-7: con_buf_253" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_252" mask="0xFF00" display_name="8-15: con_buf_252" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_254_255" addr="0x0154" space="SYS" mask="0xFFFF" display_name="con_buf_254_255" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_255" mask="0x00FF" display_name="0-7: con_buf_255" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_254" mask="0xFF00" display_name="8-15: con_buf_254" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_256_257" addr="0x0156" space="SYS" mask="0xFFFF" display_name="con_buf_256_257" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_257" mask="0x00FF" display_name="0-7: con_buf_257" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_256" mask="0xFF00" display_name="8-15: con_buf_256" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_258_259" addr="0x0158" space="SYS" mask="0xFFFF" display_name="con_buf_258_259" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_259" mask="0x00FF" display_name="0-7: con_buf_259" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_258" mask="0xFF00" display_name="8-15: con_buf_258" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_260_261" addr="0x015A" space="SYS" mask="0xFFFF" display_name="con_buf_260_261" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_261" mask="0x00FF" display_name="0-7: con_buf_261" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_260" mask="0xFF00" display_name="8-15: con_buf_260" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_262_263" addr="0x015C" space="SYS" mask="0xFFFF" display_name="con_buf_262_263" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_263" mask="0x00FF" display_name="0-7: con_buf_263" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_262" mask="0xFF00" display_name="8-15: con_buf_262" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_264_265" addr="0x015E" space="SYS" mask="0xFFFF" display_name="con_buf_264_265" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_265" mask="0x00FF" display_name="0-7: con_buf_265" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_264" mask="0xFF00" display_name="8-15: con_buf_264" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_266_267" addr="0x0160" space="SYS" mask="0xFFFF" display_name="con_buf_266_267" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_267" mask="0x00FF" display_name="0-7: con_buf_267" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_266" mask="0xFF00" display_name="8-15: con_buf_266" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_268_269" addr="0x0162" space="SYS" mask="0xFFFF" display_name="con_buf_268_269" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_269" mask="0x00FF" display_name="0-7: con_buf_269" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_268" mask="0xFF00" display_name="8-15: con_buf_268" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_270_271" addr="0x0164" space="SYS" mask="0xFFFF" display_name="con_buf_270_271" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_271" mask="0x00FF" display_name="0-7: con_buf_271" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_270" mask="0xFF00" display_name="8-15: con_buf_270" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_272_273" addr="0x0166" space="SYS" mask="0xFFFF" display_name="con_buf_272_273" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_273" mask="0x00FF" display_name="0-7: con_buf_273" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_272" mask="0xFF00" display_name="8-15: con_buf_272" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_274_275" addr="0x0168" space="SYS" mask="0xFFFF" display_name="con_buf_274_275" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_275" mask="0x00FF" display_name="0-7: con_buf_275" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_274" mask="0xFF00" display_name="8-15: con_buf_274" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_276_277" addr="0x016A" space="SYS" mask="0xFFFF" display_name="con_buf_276_277" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_277" mask="0x00FF" display_name="0-7: con_buf_277" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_276" mask="0xFF00" display_name="8-15: con_buf_276" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_278_279" addr="0x016C" space="SYS" mask="0xFFFF" display_name="con_buf_278_279" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_279" mask="0x00FF" display_name="0-7: con_buf_279" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_278" mask="0xFF00" display_name="8-15: con_buf_278" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_280_281" addr="0x016E" space="SYS" mask="0xFFFF" display_name="con_buf_280_281" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_281" mask="0x00FF" display_name="0-7: con_buf_281" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_280" mask="0xFF00" display_name="8-15: con_buf_280" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_282_283" addr="0x0170" space="SYS" mask="0xFFFF" display_name="con_buf_282_283" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_283" mask="0x00FF" display_name="0-7: con_buf_283" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_282" mask="0xFF00" display_name="8-15: con_buf_282" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_284_285" addr="0x0172" space="SYS" mask="0xFFFF" display_name="con_buf_284_285" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_285" mask="0x00FF" display_name="0-7: con_buf_285" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_284" mask="0xFF00" display_name="8-15: con_buf_284" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_286_287" addr="0x0174" space="SYS" mask="0xFFFF" display_name="con_buf_286_287" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_287" mask="0x00FF" display_name="0-7: con_buf_287" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_286" mask="0xFF00" display_name="8-15: con_buf_286" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_288_289" addr="0x0176" space="SYS" mask="0xFFFF" display_name="con_buf_288_289" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_289" mask="0x00FF" display_name="0-7: con_buf_289" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_288" mask="0xFF00" display_name="8-15: con_buf_288" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_290_291" addr="0x0178" space="SYS" mask="0xFFFF" display_name="con_buf_290_291" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_291" mask="0x00FF" display_name="0-7: con_buf_291" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_290" mask="0xFF00" display_name="8-15: con_buf_290" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_292_293" addr="0x017A" space="SYS" mask="0xFFFF" display_name="con_buf_292_293" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_293" mask="0x00FF" display_name="0-7: con_buf_293" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_292" mask="0xFF00" display_name="8-15: con_buf_292" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_294_295" addr="0x017C" space="SYS" mask="0xFFFF" display_name="con_buf_294_295" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_295" mask="0x00FF" display_name="0-7: con_buf_295" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_294" mask="0xFF00" display_name="8-15: con_buf_294" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_296_297" addr="0x017E" space="SYS" mask="0xFFFF" display_name="con_buf_296_297" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_297" mask="0x00FF" display_name="0-7: con_buf_297" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_296" mask="0xFF00" display_name="8-15: con_buf_296" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_298_299" addr="0x0180" space="SYS" mask="0xFFFF" display_name="con_buf_298_299" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_299" mask="0x00FF" display_name="0-7: con_buf_299" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_298" mask="0xFF00" display_name="8-15: con_buf_298" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_300_301" addr="0x0182" space="SYS" mask="0xFFFF" display_name="con_buf_300_301" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_301" mask="0x00FF" display_name="0-7: con_buf_301" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_300" mask="0xFF00" display_name="8-15: con_buf_300" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_302_303" addr="0x0184" space="SYS" mask="0xFFFF" display_name="con_buf_302_303" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_303" mask="0x00FF" display_name="0-7: con_buf_303" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_302" mask="0xFF00" display_name="8-15: con_buf_302" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_304_305" addr="0x0186" space="SYS" mask="0xFFFF" display_name="con_buf_304_305" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_305" mask="0x00FF" display_name="0-7: con_buf_305" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_304" mask="0xFF00" display_name="8-15: con_buf_304" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_306_307" addr="0x0188" space="SYS" mask="0xFFFF" display_name="con_buf_306_307" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_307" mask="0x00FF" display_name="0-7: con_buf_307" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_306" mask="0xFF00" display_name="8-15: con_buf_306" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_308_309" addr="0x018A" space="SYS" mask="0xFFFF" display_name="con_buf_308_309" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_309" mask="0x00FF" display_name="0-7: con_buf_309" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_308" mask="0xFF00" display_name="8-15: con_buf_308" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_310_311" addr="0x018C" space="SYS" mask="0xFFFF" display_name="con_buf_310_311" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_311" mask="0x00FF" display_name="0-7: con_buf_311" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_310" mask="0xFF00" display_name="8-15: con_buf_310" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_312_313" addr="0x018E" space="SYS" mask="0xFFFF" display_name="con_buf_312_313" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_313" mask="0x00FF" display_name="0-7: con_buf_313" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_312" mask="0xFF00" display_name="8-15: con_buf_312" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_314_315" addr="0x0190" space="SYS" mask="0xFFFF" display_name="con_buf_314_315" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_315" mask="0x00FF" display_name="0-7: con_buf_315" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_314" mask="0xFF00" display_name="8-15: con_buf_314" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_316_317" addr="0x0192" space="SYS" mask="0xFFFF" display_name="con_buf_316_317" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_317" mask="0x00FF" display_name="0-7: con_buf_317" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_316" mask="0xFF00" display_name="8-15: con_buf_316" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_318_319" addr="0x0194" space="SYS" mask="0xFFFF" display_name="con_buf_318_319" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_319" mask="0x00FF" display_name="0-7: con_buf_319" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_318" mask="0xFF00" display_name="8-15: con_buf_318" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_320_321" addr="0x0196" space="SYS" mask="0xFFFF" display_name="con_buf_320_321" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_321" mask="0x00FF" display_name="0-7: con_buf_321" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_320" mask="0xFF00" display_name="8-15: con_buf_320" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_322_323" addr="0x0198" space="SYS" mask="0xFFFF" display_name="con_buf_322_323" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_323" mask="0x00FF" display_name="0-7: con_buf_323" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_322" mask="0xFF00" display_name="8-15: con_buf_322" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_324_325" addr="0x019A" space="SYS" mask="0xFFFF" display_name="con_buf_324_325" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_325" mask="0x00FF" display_name="0-7: con_buf_325" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_324" mask="0xFF00" display_name="8-15: con_buf_324" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_326_327" addr="0x019C" space="SYS" mask="0xFFFF" display_name="con_buf_326_327" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_327" mask="0x00FF" display_name="0-7: con_buf_327" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_326" mask="0xFF00" display_name="8-15: con_buf_326" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_328_329" addr="0x019E" space="SYS" mask="0xFFFF" display_name="con_buf_328_329" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_329" mask="0x00FF" display_name="0-7: con_buf_329" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_328" mask="0xFF00" display_name="8-15: con_buf_328" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_330_331" addr="0x01A0" space="SYS" mask="0xFFFF" display_name="con_buf_330_331" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_331" mask="0x00FF" display_name="0-7: con_buf_331" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_330" mask="0xFF00" display_name="8-15: con_buf_330" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_332_333" addr="0x01A2" space="SYS" mask="0xFFFF" display_name="con_buf_332_333" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_333" mask="0x00FF" display_name="0-7: con_buf_333" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_332" mask="0xFF00" display_name="8-15: con_buf_332" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_334_335" addr="0x01A4" space="SYS" mask="0xFFFF" display_name="con_buf_334_335" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_335" mask="0x00FF" display_name="0-7: con_buf_335" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_334" mask="0xFF00" display_name="8-15: con_buf_334" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_336_337" addr="0x01A6" space="SYS" mask="0xFFFF" display_name="con_buf_336_337" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_337" mask="0x00FF" display_name="0-7: con_buf_337" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_336" mask="0xFF00" display_name="8-15: con_buf_336" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_338_339" addr="0x01A8" space="SYS" mask="0xFFFF" display_name="con_buf_338_339" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_339" mask="0x00FF" display_name="0-7: con_buf_339" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_338" mask="0xFF00" display_name="8-15: con_buf_338" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_340_341" addr="0x01AA" space="SYS" mask="0xFFFF" display_name="con_buf_340_341" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_341" mask="0x00FF" display_name="0-7: con_buf_341" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_340" mask="0xFF00" display_name="8-15: con_buf_340" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_342_343" addr="0x01AC" space="SYS" mask="0xFFFF" display_name="con_buf_342_343" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_343" mask="0x00FF" display_name="0-7: con_buf_343" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_342" mask="0xFF00" display_name="8-15: con_buf_342" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_344_345" addr="0x01AE" space="SYS" mask="0xFFFF" display_name="con_buf_344_345" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_345" mask="0x00FF" display_name="0-7: con_buf_345" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_344" mask="0xFF00" display_name="8-15: con_buf_344" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_346_347" addr="0x01B0" space="SYS" mask="0xFFFF" display_name="con_buf_346_347" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_347" mask="0x00FF" display_name="0-7: con_buf_347" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_346" mask="0xFF00" display_name="8-15: con_buf_346" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_348_349" addr="0x01B2" space="SYS" mask="0xFFFF" display_name="con_buf_348_349" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_349" mask="0x00FF" display_name="0-7: con_buf_349" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_348" mask="0xFF00" display_name="8-15: con_buf_348" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_350_351" addr="0x01B4" space="SYS" mask="0xFFFF" display_name="con_buf_350_351" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_351" mask="0x00FF" display_name="0-7: con_buf_351" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_350" mask="0xFF00" display_name="8-15: con_buf_350" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_352_353" addr="0x01B6" space="SYS" mask="0xFFFF" display_name="con_buf_352_353" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_353" mask="0x00FF" display_name="0-7: con_buf_353" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_352" mask="0xFF00" display_name="8-15: con_buf_352" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_354_355" addr="0x01B8" space="SYS" mask="0xFFFF" display_name="con_buf_354_355" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_355" mask="0x00FF" display_name="0-7: con_buf_355" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_354" mask="0xFF00" display_name="8-15: con_buf_354" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_356_357" addr="0x01BA" space="SYS" mask="0xFFFF" display_name="con_buf_356_357" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_357" mask="0x00FF" display_name="0-7: con_buf_357" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_356" mask="0xFF00" display_name="8-15: con_buf_356" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_358_359" addr="0x01BC" space="SYS" mask="0xFFFF" display_name="con_buf_358_359" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_359" mask="0x00FF" display_name="0-7: con_buf_359" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_358" mask="0xFF00" display_name="8-15: con_buf_358" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_360_361" addr="0x01BE" space="SYS" mask="0xFFFF" display_name="con_buf_360_361" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_361" mask="0x00FF" display_name="0-7: con_buf_361" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_360" mask="0xFF00" display_name="8-15: con_buf_360" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_362_363" addr="0x01C0" space="SYS" mask="0xFFFF" display_name="con_buf_362_363" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_363" mask="0x00FF" display_name="0-7: con_buf_363" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_362" mask="0xFF00" display_name="8-15: con_buf_362" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_364_365" addr="0x01C2" space="SYS" mask="0xFFFF" display_name="con_buf_364_365" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_365" mask="0x00FF" display_name="0-7: con_buf_365" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_364" mask="0xFF00" display_name="8-15: con_buf_364" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_366_367" addr="0x01C4" space="SYS" mask="0xFFFF" display_name="con_buf_366_367" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_367" mask="0x00FF" display_name="0-7: con_buf_367" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_366" mask="0xFF00" display_name="8-15: con_buf_366" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_368_369" addr="0x01C6" space="SYS" mask="0xFFFF" display_name="con_buf_368_369" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_369" mask="0x00FF" display_name="0-7: con_buf_369" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_368" mask="0xFF00" display_name="8-15: con_buf_368" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_370_371" addr="0x01C8" space="SYS" mask="0xFFFF" display_name="con_buf_370_371" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_371" mask="0x00FF" display_name="0-7: con_buf_371" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_370" mask="0xFF00" display_name="8-15: con_buf_370" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_372_373" addr="0x01CA" space="SYS" mask="0xFFFF" display_name="con_buf_372_373" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_373" mask="0x00FF" display_name="0-7: con_buf_373" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_372" mask="0xFF00" display_name="8-15: con_buf_372" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_374_375" addr="0x01CC" space="SYS" mask="0xFFFF" display_name="con_buf_374_375" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_375" mask="0x00FF" display_name="0-7: con_buf_375" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_374" mask="0xFF00" display_name="8-15: con_buf_374" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_376_377" addr="0x01CE" space="SYS" mask="0xFFFF" display_name="con_buf_376_377" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_377" mask="0x00FF" display_name="0-7: con_buf_377" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_376" mask="0xFF00" display_name="8-15: con_buf_376" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_378_379" addr="0x01D0" space="SYS" mask="0xFFFF" display_name="con_buf_378_379" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_379" mask="0x00FF" display_name="0-7: con_buf_379" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_378" mask="0xFF00" display_name="8-15: con_buf_378" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_380_381" addr="0x01D2" space="SYS" mask="0xFFFF" display_name="con_buf_380_381" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_381" mask="0x00FF" display_name="0-7: con_buf_381" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_380" mask="0xFF00" display_name="8-15: con_buf_380" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_382_383" addr="0x01D4" space="SYS" mask="0xFFFF" display_name="con_buf_382_383" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_383" mask="0x00FF" display_name="0-7: con_buf_383" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_382" mask="0xFF00" display_name="8-15: con_buf_382" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_384_385" addr="0x01D6" space="SYS" mask="0xFFFF" display_name="con_buf_384_385" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_385" mask="0x00FF" display_name="0-7: con_buf_385" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_384" mask="0xFF00" display_name="8-15: con_buf_384" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_386_387" addr="0x01D8" space="SYS" mask="0xFFFF" display_name="con_buf_386_387" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_387" mask="0x00FF" display_name="0-7: con_buf_387" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_386" mask="0xFF00" display_name="8-15: con_buf_386" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_388_389" addr="0x01DA" space="SYS" mask="0xFFFF" display_name="con_buf_388_389" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_389" mask="0x00FF" display_name="0-7: con_buf_389" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_388" mask="0xFF00" display_name="8-15: con_buf_388" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_390_391" addr="0x01DC" space="SYS" mask="0xFFFF" display_name="con_buf_390_391" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_391" mask="0x00FF" display_name="0-7: con_buf_391" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_390" mask="0xFF00" display_name="8-15: con_buf_390" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_392_393" addr="0x01DE" space="SYS" mask="0xFFFF" display_name="con_buf_392_393" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_393" mask="0x00FF" display_name="0-7: con_buf_393" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_392" mask="0xFF00" display_name="8-15: con_buf_392" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_394_395" addr="0x01E0" space="SYS" mask="0xFFFF" display_name="con_buf_394_395" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_395" mask="0x00FF" display_name="0-7: con_buf_395" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_394" mask="0xFF00" display_name="8-15: con_buf_394" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_396_397" addr="0x01E2" space="SYS" mask="0xFFFF" display_name="con_buf_396_397" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_397" mask="0x00FF" display_name="0-7: con_buf_397" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_396" mask="0xFF00" display_name="8-15: con_buf_396" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_398_399" addr="0x01E4" space="SYS" mask="0xFFFF" display_name="con_buf_398_399" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_399" mask="0x00FF" display_name="0-7: con_buf_399" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_398" mask="0xFF00" display_name="8-15: con_buf_398" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_400_401" addr="0x01E6" space="SYS" mask="0xFFFF" display_name="con_buf_400_401" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_401" mask="0x00FF" display_name="0-7: con_buf_401" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_400" mask="0xFF00" display_name="8-15: con_buf_400" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_402_403" addr="0x01E8" space="SYS" mask="0xFFFF" display_name="con_buf_402_403" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_403" mask="0x00FF" display_name="0-7: con_buf_403" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_402" mask="0xFF00" display_name="8-15: con_buf_402" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_404_405" addr="0x01EA" space="SYS" mask="0xFFFF" display_name="con_buf_404_405" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_405" mask="0x00FF" display_name="0-7: con_buf_405" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_404" mask="0xFF00" display_name="8-15: con_buf_404" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_406_407" addr="0x01EC" space="SYS" mask="0xFFFF" display_name="con_buf_406_407" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_407" mask="0x00FF" display_name="0-7: con_buf_407" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_406" mask="0xFF00" display_name="8-15: con_buf_406" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_408_409" addr="0x01EE" space="SYS" mask="0xFFFF" display_name="con_buf_408_409" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_409" mask="0x00FF" display_name="0-7: con_buf_409" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_408" mask="0xFF00" display_name="8-15: con_buf_408" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_410_411" addr="0x01F0" space="SYS" mask="0xFFFF" display_name="con_buf_410_411" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_411" mask="0x00FF" display_name="0-7: con_buf_411" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_410" mask="0xFF00" display_name="8-15: con_buf_410" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_412_413" addr="0x01F2" space="SYS" mask="0xFFFF" display_name="con_buf_412_413" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_413" mask="0x00FF" display_name="0-7: con_buf_413" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_412" mask="0xFF00" display_name="8-15: con_buf_412" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_414_415" addr="0x01F4" space="SYS" mask="0xFFFF" display_name="con_buf_414_415" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_415" mask="0x00FF" display_name="0-7: con_buf_415" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_414" mask="0xFF00" display_name="8-15: con_buf_414" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_416_417" addr="0x01F6" space="SYS" mask="0xFFFF" display_name="con_buf_416_417" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_417" mask="0x00FF" display_name="0-7: con_buf_417" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_416" mask="0xFF00" display_name="8-15: con_buf_416" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_418_419" addr="0x01F8" space="SYS" mask="0xFFFF" display_name="con_buf_418_419" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_419" mask="0x00FF" display_name="0-7: con_buf_419" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_418" mask="0xFF00" display_name="8-15: con_buf_418" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_420_421" addr="0x01FA" space="SYS" mask="0xFFFF" display_name="con_buf_420_421" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_421" mask="0x00FF" display_name="0-7: con_buf_421" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_420" mask="0xFF00" display_name="8-15: con_buf_420" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_422_423" addr="0x01FC" space="SYS" mask="0xFFFF" display_name="con_buf_422_423" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_423" mask="0x00FF" display_name="0-7: con_buf_423" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_422" mask="0xFF00" display_name="8-15: con_buf_422" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_424_425" addr="0x01FE" space="SYS" mask="0xFFFF" display_name="con_buf_424_425" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_425" mask="0x00FF" display_name="0-7: con_buf_425" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_424" mask="0xFF00" display_name="8-15: con_buf_424" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_426_427" addr="0x0200" space="SYS" mask="0xFFFF" display_name="con_buf_426_427" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_427" mask="0x00FF" display_name="0-7: con_buf_427" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_426" mask="0xFF00" display_name="8-15: con_buf_426" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_428_429" addr="0x0202" space="SYS" mask="0xFFFF" display_name="con_buf_428_429" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_429" mask="0x00FF" display_name="0-7: con_buf_429" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_428" mask="0xFF00" display_name="8-15: con_buf_428" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_430_431" addr="0x0204" space="SYS" mask="0xFFFF" display_name="con_buf_430_431" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_431" mask="0x00FF" display_name="0-7: con_buf_431" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_430" mask="0xFF00" display_name="8-15: con_buf_430" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_432_433" addr="0x0206" space="SYS" mask="0xFFFF" display_name="con_buf_432_433" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_433" mask="0x00FF" display_name="0-7: con_buf_433" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_432" mask="0xFF00" display_name="8-15: con_buf_432" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_434_435" addr="0x0208" space="SYS" mask="0xFFFF" display_name="con_buf_434_435" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_435" mask="0x00FF" display_name="0-7: con_buf_435" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_434" mask="0xFF00" display_name="8-15: con_buf_434" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_436_437" addr="0x020A" space="SYS" mask="0xFFFF" display_name="con_buf_436_437" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_437" mask="0x00FF" display_name="0-7: con_buf_437" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_436" mask="0xFF00" display_name="8-15: con_buf_436" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_438_439" addr="0x020C" space="SYS" mask="0xFFFF" display_name="con_buf_438_439" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_439" mask="0x00FF" display_name="0-7: con_buf_439" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_438" mask="0xFF00" display_name="8-15: con_buf_438" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_440_441" addr="0x020E" space="SYS" mask="0xFFFF" display_name="con_buf_440_441" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_441" mask="0x00FF" display_name="0-7: con_buf_441" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_440" mask="0xFF00" display_name="8-15: con_buf_440" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_442_443" addr="0x0210" space="SYS" mask="0xFFFF" display_name="con_buf_442_443" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_443" mask="0x00FF" display_name="0-7: con_buf_443" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_442" mask="0xFF00" display_name="8-15: con_buf_442" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_444_445" addr="0x0212" space="SYS" mask="0xFFFF" display_name="con_buf_444_445" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_445" mask="0x00FF" display_name="0-7: con_buf_445" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_444" mask="0xFF00" display_name="8-15: con_buf_444" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_446_447" addr="0x0214" space="SYS" mask="0xFFFF" display_name="con_buf_446_447" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_447" mask="0x00FF" display_name="0-7: con_buf_447" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_446" mask="0xFF00" display_name="8-15: con_buf_446" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_448_449" addr="0x0216" space="SYS" mask="0xFFFF" display_name="con_buf_448_449" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_449" mask="0x00FF" display_name="0-7: con_buf_449" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_448" mask="0xFF00" display_name="8-15: con_buf_448" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_450_451" addr="0x0218" space="SYS" mask="0xFFFF" display_name="con_buf_450_451" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_451" mask="0x00FF" display_name="0-7: con_buf_451" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_450" mask="0xFF00" display_name="8-15: con_buf_450" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_452_453" addr="0x021A" space="SYS" mask="0xFFFF" display_name="con_buf_452_453" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_453" mask="0x00FF" display_name="0-7: con_buf_453" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_452" mask="0xFF00" display_name="8-15: con_buf_452" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_454_455" addr="0x021C" space="SYS" mask="0xFFFF" display_name="con_buf_454_455" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_455" mask="0x00FF" display_name="0-7: con_buf_455" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_454" mask="0xFF00" display_name="8-15: con_buf_454" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_456_457" addr="0x021E" space="SYS" mask="0xFFFF" display_name="con_buf_456_457" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_457" mask="0x00FF" display_name="0-7: con_buf_457" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_456" mask="0xFF00" display_name="8-15: con_buf_456" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_458_459" addr="0x0220" space="SYS" mask="0xFFFF" display_name="con_buf_458_459" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_459" mask="0x00FF" display_name="0-7: con_buf_459" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_458" mask="0xFF00" display_name="8-15: con_buf_458" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_460_461" addr="0x0222" space="SYS" mask="0xFFFF" display_name="con_buf_460_461" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_461" mask="0x00FF" display_name="0-7: con_buf_461" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_460" mask="0xFF00" display_name="8-15: con_buf_460" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_462_463" addr="0x0224" space="SYS" mask="0xFFFF" display_name="con_buf_462_463" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_463" mask="0x00FF" display_name="0-7: con_buf_463" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_462" mask="0xFF00" display_name="8-15: con_buf_462" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_464_465" addr="0x0226" space="SYS" mask="0xFFFF" display_name="con_buf_464_465" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_465" mask="0x00FF" display_name="0-7: con_buf_465" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_464" mask="0xFF00" display_name="8-15: con_buf_464" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_466_467" addr="0x0228" space="SYS" mask="0xFFFF" display_name="con_buf_466_467" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_467" mask="0x00FF" display_name="0-7: con_buf_467" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_466" mask="0xFF00" display_name="8-15: con_buf_466" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_468_469" addr="0x022A" space="SYS" mask="0xFFFF" display_name="con_buf_468_469" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_469" mask="0x00FF" display_name="0-7: con_buf_469" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_468" mask="0xFF00" display_name="8-15: con_buf_468" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_470_471" addr="0x022C" space="SYS" mask="0xFFFF" display_name="con_buf_470_471" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_471" mask="0x00FF" display_name="0-7: con_buf_471" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_470" mask="0xFF00" display_name="8-15: con_buf_470" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_472_473" addr="0x022E" space="SYS" mask="0xFFFF" display_name="con_buf_472_473" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_473" mask="0x00FF" display_name="0-7: con_buf_473" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_472" mask="0xFF00" display_name="8-15: con_buf_472" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_474_475" addr="0x0230" space="SYS" mask="0xFFFF" display_name="con_buf_474_475" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_475" mask="0x00FF" display_name="0-7: con_buf_475" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_474" mask="0xFF00" display_name="8-15: con_buf_474" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_476_477" addr="0x0232" space="SYS" mask="0xFFFF" display_name="con_buf_476_477" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_477" mask="0x00FF" display_name="0-7: con_buf_477" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_476" mask="0xFF00" display_name="8-15: con_buf_476" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_478_479" addr="0x0234" space="SYS" mask="0xFFFF" display_name="con_buf_478_479" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_479" mask="0x00FF" display_name="0-7: con_buf_479" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_478" mask="0xFF00" display_name="8-15: con_buf_478" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_480_481" addr="0x0236" space="SYS" mask="0xFFFF" display_name="con_buf_480_481" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_481" mask="0x00FF" display_name="0-7: con_buf_481" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_480" mask="0xFF00" display_name="8-15: con_buf_480" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_482_483" addr="0x0238" space="SYS" mask="0xFFFF" display_name="con_buf_482_483" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_483" mask="0x00FF" display_name="0-7: con_buf_483" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_482" mask="0xFF00" display_name="8-15: con_buf_482" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_484_485" addr="0x023A" space="SYS" mask="0xFFFF" display_name="con_buf_484_485" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_485" mask="0x00FF" display_name="0-7: con_buf_485" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_484" mask="0xFF00" display_name="8-15: con_buf_484" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_486_487" addr="0x023C" space="SYS" mask="0xFFFF" display_name="con_buf_486_487" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_487" mask="0x00FF" display_name="0-7: con_buf_487" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_486" mask="0xFF00" display_name="8-15: con_buf_486" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_488_489" addr="0x023E" space="SYS" mask="0xFFFF" display_name="con_buf_488_489" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_489" mask="0x00FF" display_name="0-7: con_buf_489" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_488" mask="0xFF00" display_name="8-15: con_buf_488" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_490_491" addr="0x0240" space="SYS" mask="0xFFFF" display_name="con_buf_490_491" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_491" mask="0x00FF" display_name="0-7: con_buf_491" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_490" mask="0xFF00" display_name="8-15: con_buf_490" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_492_493" addr="0x0242" space="SYS" mask="0xFFFF" display_name="con_buf_492_493" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_493" mask="0x00FF" display_name="0-7: con_buf_493" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_492" mask="0xFF00" display_name="8-15: con_buf_492" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_494_495" addr="0x0244" space="SYS" mask="0xFFFF" display_name="con_buf_494_495" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_495" mask="0x00FF" display_name="0-7: con_buf_495" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_494" mask="0xFF00" display_name="8-15: con_buf_494" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_496_497" addr="0x0246" space="SYS" mask="0xFFFF" display_name="con_buf_496_497" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_497" mask="0x00FF" display_name="0-7: con_buf_497" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_496" mask="0xFF00" display_name="8-15: con_buf_496" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_498_499" addr="0x0248" space="SYS" mask="0xFFFF" display_name="con_buf_498_499" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_499" mask="0x00FF" display_name="0-7: con_buf_499" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_498" mask="0xFF00" display_name="8-15: con_buf_498" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_500_501" addr="0x024A" space="SYS" mask="0xFFFF" display_name="con_buf_500_501" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_501" mask="0x00FF" display_name="0-7: con_buf_501" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_500" mask="0xFF00" display_name="8-15: con_buf_500" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_502_503" addr="0x024C" space="SYS" mask="0xFFFF" display_name="con_buf_502_503" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_503" mask="0x00FF" display_name="0-7: con_buf_503" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_502" mask="0xFF00" display_name="8-15: con_buf_502" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_504_505" addr="0x024E" space="SYS" mask="0xFFFF" display_name="con_buf_504_505" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_505" mask="0x00FF" display_name="0-7: con_buf_505" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_504" mask="0xFF00" display_name="8-15: con_buf_504" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_506_507" addr="0x0250" space="SYS" mask="0xFFFF" display_name="con_buf_506_507" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_507" mask="0x00FF" display_name="0-7: con_buf_507" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_506" mask="0xFF00" display_name="8-15: con_buf_506" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_508_509" addr="0x0252" space="SYS" mask="0xFFFF" display_name="con_buf_508_509" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_509" mask="0x00FF" display_name="0-7: con_buf_509" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_508" mask="0xFF00" display_name="8-15: con_buf_508" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="CON_BUF_510_511" addr="0x0254" space="SYS" mask="0xFFFF" display_name="con_buf_510_511" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Console Buffer</detail>
			<bitfield  name="CON_BUF_511" mask="0x00FF" display_name="0-7: con_buf_511" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="CON_BUF_510" mask="0xFF00" display_name="8-15: con_buf_510" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="FACE_CNT" addr="0x0256" space="SYS" mask="0xFFFF" display_name="face_cnt" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face count</detail></reg>
		<reg  name="FACE_X0_0" addr="0x0258" space="SYS" mask="0xFFFF" display_name="face_x0_0" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>X0 coordinate of the face</detail></reg>
		<reg  name="FACE_X0_1" addr="0x025A" space="SYS" mask="0xFFFF" display_name="face_x0_1" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>X0 coordinate of the face</detail></reg>
		<reg  name="FACE_X0_2" addr="0x025C" space="SYS" mask="0xFFFF" display_name="face_x0_2" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>X0 coordinate of the face</detail></reg>
		<reg  name="FACE_X0_3" addr="0x025E" space="SYS" mask="0xFFFF" display_name="face_x0_3" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>X0 coordinate of the face</detail></reg>
		<reg  name="FACE_X0_4" addr="0x0260" space="SYS" mask="0xFFFF" display_name="face_x0_4" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>X0 coordinate of the face</detail></reg>
		<reg  name="FACE_X0_5" addr="0x0262" space="SYS" mask="0xFFFF" display_name="face_x0_5" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>X0 coordinate of the face</detail></reg>
		<reg  name="FACE_X0_6" addr="0x0264" space="SYS" mask="0xFFFF" display_name="face_x0_6" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>X0 coordinate of the face</detail></reg>
		<reg  name="FACE_X0_7" addr="0x0266" space="SYS" mask="0xFFFF" display_name="face_x0_7" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>X0 coordinate of the face</detail></reg>
		<reg  name="FACE_X0_8" addr="0x0268" space="SYS" mask="0xFFFF" display_name="face_x0_8" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>X0 coordinate of the face</detail></reg>
		<reg  name="FACE_X0_9" addr="0x026A" space="SYS" mask="0xFFFF" display_name="face_x0_9" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>X0 coordinate of the face</detail></reg>
		<reg  name="FACE_Y0_0" addr="0x026C" space="SYS" mask="0xFFFF" display_name="face_y0_0" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Y0 coordinate of the face</detail></reg>
		<reg  name="FACE_Y0_1" addr="0x026E" space="SYS" mask="0xFFFF" display_name="face_y0_1" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Y0 coordinate of the face</detail></reg>
		<reg  name="FACE_Y0_2" addr="0x0270" space="SYS" mask="0xFFFF" display_name="face_y0_2" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Y0 coordinate of the face</detail></reg>
		<reg  name="FACE_Y0_3" addr="0x0272" space="SYS" mask="0xFFFF" display_name="face_y0_3" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Y0 coordinate of the face</detail></reg>
		<reg  name="FACE_Y0_4" addr="0x0274" space="SYS" mask="0xFFFF" display_name="face_y0_4" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Y0 coordinate of the face</detail></reg>
		<reg  name="FACE_Y0_5" addr="0x0276" space="SYS" mask="0xFFFF" display_name="face_y0_5" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Y0 coordinate of the face</detail></reg>
		<reg  name="FACE_Y0_6" addr="0x0278" space="SYS" mask="0xFFFF" display_name="face_y0_6" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Y0 coordinate of the face</detail></reg>
		<reg  name="FACE_Y0_7" addr="0x027A" space="SYS" mask="0xFFFF" display_name="face_y0_7" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Y0 coordinate of the face</detail></reg>
		<reg  name="FACE_Y0_8" addr="0x027C" space="SYS" mask="0xFFFF" display_name="face_y0_8" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Y0 coordinate of the face</detail></reg>
		<reg  name="FACE_Y0_9" addr="0x027E" space="SYS" mask="0xFFFF" display_name="face_y0_9" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Y0 coordinate of the face</detail></reg>
		<reg  name="FACE_X1_0" addr="0x0280" space="SYS" mask="0xFFFF" display_name="face_x1_0" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>X1 coordinate of the face</detail></reg>
		<reg  name="FACE_X1_1" addr="0x0282" space="SYS" mask="0xFFFF" display_name="face_x1_1" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>X1 coordinate of the face</detail></reg>
		<reg  name="FACE_X1_2" addr="0x0284" space="SYS" mask="0xFFFF" display_name="face_x1_2" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>X1 coordinate of the face</detail></reg>
		<reg  name="FACE_X1_3" addr="0x0286" space="SYS" mask="0xFFFF" display_name="face_x1_3" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>X1 coordinate of the face</detail></reg>
		<reg  name="FACE_X1_4" addr="0x0288" space="SYS" mask="0xFFFF" display_name="face_x1_4" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>X1 coordinate of the face</detail></reg>
		<reg  name="FACE_X1_5" addr="0x028A" space="SYS" mask="0xFFFF" display_name="face_x1_5" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>X1 coordinate of the face</detail></reg>
		<reg  name="FACE_X1_6" addr="0x028C" space="SYS" mask="0xFFFF" display_name="face_x1_6" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>X1 coordinate of the face</detail></reg>
		<reg  name="FACE_X1_7" addr="0x028E" space="SYS" mask="0xFFFF" display_name="face_x1_7" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>X1 coordinate of the face</detail></reg>
		<reg  name="FACE_X1_8" addr="0x0290" space="SYS" mask="0xFFFF" display_name="face_x1_8" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>X1 coordinate of the face</detail></reg>
		<reg  name="FACE_X1_9" addr="0x0292" space="SYS" mask="0xFFFF" display_name="face_x1_9" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>X1 coordinate of the face</detail></reg>
		<reg  name="FACE_Y1_0" addr="0x0294" space="SYS" mask="0xFFFF" display_name="face_y1_0" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Y1 coordinate of the face</detail></reg>
		<reg  name="FACE_Y1_1" addr="0x0296" space="SYS" mask="0xFFFF" display_name="face_y1_1" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Y1 coordinate of the face</detail></reg>
		<reg  name="FACE_Y1_2" addr="0x0298" space="SYS" mask="0xFFFF" display_name="face_y1_2" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Y1 coordinate of the face</detail></reg>
		<reg  name="FACE_Y1_3" addr="0x029A" space="SYS" mask="0xFFFF" display_name="face_y1_3" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Y1 coordinate of the face</detail></reg>
		<reg  name="FACE_Y1_4" addr="0x029C" space="SYS" mask="0xFFFF" display_name="face_y1_4" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Y1 coordinate of the face</detail></reg>
		<reg  name="FACE_Y1_5" addr="0x029E" space="SYS" mask="0xFFFF" display_name="face_y1_5" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Y1 coordinate of the face</detail></reg>
		<reg  name="FACE_Y1_6" addr="0x02A0" space="SYS" mask="0xFFFF" display_name="face_y1_6" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Y1 coordinate of the face</detail></reg>
		<reg  name="FACE_Y1_7" addr="0x02A2" space="SYS" mask="0xFFFF" display_name="face_y1_7" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Y1 coordinate of the face</detail></reg>
		<reg  name="FACE_Y1_8" addr="0x02A4" space="SYS" mask="0xFFFF" display_name="face_y1_8" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Y1 coordinate of the face</detail></reg>
		<reg  name="FACE_Y1_9" addr="0x02A6" space="SYS" mask="0xFFFF" display_name="face_y1_9" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Y1 coordinate of the face</detail></reg>
		<reg  name="RESERVED_SYS_2A8" addr="0x02A8" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2AA" addr="0x02AA" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2AC" addr="0x02AC" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2AE" addr="0x02AE" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2B0" addr="0x02B0" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2B2" addr="0x02B2" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2B4" addr="0x02B4" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2B6" addr="0x02B6" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2B8" addr="0x02B8" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2BA" addr="0x02BA" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2BC" addr="0x02BC" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2BE" addr="0x02BE" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2C0" addr="0x02C0" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2C2" addr="0x02C2" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2C4" addr="0x02C4" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2C6" addr="0x02C6" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2C8" addr="0x02C8" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2CA" addr="0x02CA" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2CC" addr="0x02CC" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2CE" addr="0x02CE" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2D0" addr="0x02D0" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2D2" addr="0x02D2" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2D4" addr="0x02D4" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2D6" addr="0x02D6" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2D8" addr="0x02D8" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2DA" addr="0x02DA" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2DC" addr="0x02DC" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2DE" addr="0x02DE" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2E0" addr="0x02E0" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="RESERVED_SYS_2E2" addr="0x02E2" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO"></reg>
		<reg  name="FACE_SMILE_RATE_0" addr="0x02E4" space="SYS" mask="0xFFFF" display_name="face_smile_rate_0" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Smile rate</detail></reg>
		<reg  name="FACE_SMILE_RATE_1" addr="0x02E6" space="SYS" mask="0xFFFF" display_name="face_smile_rate_1" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Smile rate</detail></reg>
		<reg  name="FACE_SMILE_RATE_2" addr="0x02E8" space="SYS" mask="0xFFFF" display_name="face_smile_rate_2" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Smile rate</detail></reg>
		<reg  name="FACE_SMILE_RATE_3" addr="0x02EA" space="SYS" mask="0xFFFF" display_name="face_smile_rate_3" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Smile rate</detail></reg>
		<reg  name="FACE_SMILE_RATE_4" addr="0x02EC" space="SYS" mask="0xFFFF" display_name="face_smile_rate_4" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Smile rate</detail></reg>
		<reg  name="FACE_SMILE_RATE_5" addr="0x02EE" space="SYS" mask="0xFFFF" display_name="face_smile_rate_5" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Smile rate</detail></reg>
		<reg  name="FACE_SMILE_RATE_6" addr="0x02F0" space="SYS" mask="0xFFFF" display_name="face_smile_rate_6" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Smile rate</detail></reg>
		<reg  name="FACE_SMILE_RATE_7" addr="0x02F2" space="SYS" mask="0xFFFF" display_name="face_smile_rate_7" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Smile rate</detail></reg>
		<reg  name="FACE_SMILE_RATE_8" addr="0x02F4" space="SYS" mask="0xFFFF" display_name="face_smile_rate_8" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Smile rate</detail></reg>
		<reg  name="FACE_SMILE_RATE_9" addr="0x02F6" space="SYS" mask="0xFFFF" display_name="face_smile_rate_9" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Smile rate</detail></reg>
		<reg  name="FACE_LEO_RATE_0" addr="0x02F8" space="SYS" mask="0xFFFF" display_name="face_leo_rate_0" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Left eye open rate</detail></reg>
		<reg  name="FACE_LEO_RATE_1" addr="0x02FA" space="SYS" mask="0xFFFF" display_name="face_leo_rate_1" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Left eye open rate</detail></reg>
		<reg  name="FACE_LEO_RATE_2" addr="0x02FC" space="SYS" mask="0xFFFF" display_name="face_leo_rate_2" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Left eye open rate</detail></reg>
		<reg  name="FACE_LEO_RATE_3" addr="0x02FE" space="SYS" mask="0xFFFF" display_name="face_leo_rate_3" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Left eye open rate</detail></reg>
		<reg  name="FACE_LEO_RATE_4" addr="0x0300" space="SYS" mask="0xFFFF" display_name="face_leo_rate_4" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Left eye open rate</detail></reg>
		<reg  name="FACE_LEO_RATE_5" addr="0x0302" space="SYS" mask="0xFFFF" display_name="face_leo_rate_5" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Left eye open rate</detail></reg>
		<reg  name="FACE_LEO_RATE_6" addr="0x0304" space="SYS" mask="0xFFFF" display_name="face_leo_rate_6" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Left eye open rate</detail></reg>
		<reg  name="FACE_LEO_RATE_7" addr="0x0306" space="SYS" mask="0xFFFF" display_name="face_leo_rate_7" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Left eye open rate</detail></reg>
		<reg  name="FACE_LEO_RATE_8" addr="0x0308" space="SYS" mask="0xFFFF" display_name="face_leo_rate_8" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Left eye open rate</detail></reg>
		<reg  name="FACE_LEO_RATE_9" addr="0x030A" space="SYS" mask="0xFFFF" display_name="face_leo_rate_9" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Left eye open rate</detail></reg>
		<reg  name="FACE_REO_RATE_0" addr="0x030C" space="SYS" mask="0xFFFF" display_name="face_reo_rate_0" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Right eye open rate</detail></reg>
		<reg  name="FACE_REO_RATE_1" addr="0x030E" space="SYS" mask="0xFFFF" display_name="face_reo_rate_1" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Right eye open rate</detail></reg>
		<reg  name="FACE_REO_RATE_2" addr="0x0310" space="SYS" mask="0xFFFF" display_name="face_reo_rate_2" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Right eye open rate</detail></reg>
		<reg  name="FACE_REO_RATE_3" addr="0x0312" space="SYS" mask="0xFFFF" display_name="face_reo_rate_3" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Right eye open rate</detail></reg>
		<reg  name="FACE_REO_RATE_4" addr="0x0314" space="SYS" mask="0xFFFF" display_name="face_reo_rate_4" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Right eye open rate</detail></reg>
		<reg  name="FACE_REO_RATE_5" addr="0x0316" space="SYS" mask="0xFFFF" display_name="face_reo_rate_5" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Right eye open rate</detail></reg>
		<reg  name="FACE_REO_RATE_6" addr="0x0318" space="SYS" mask="0xFFFF" display_name="face_reo_rate_6" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Right eye open rate</detail></reg>
		<reg  name="FACE_REO_RATE_7" addr="0x031A" space="SYS" mask="0xFFFF" display_name="face_reo_rate_7" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Right eye open rate</detail></reg>
		<reg  name="FACE_REO_RATE_8" addr="0x031C" space="SYS" mask="0xFFFF" display_name="face_reo_rate_8" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Right eye open rate</detail></reg>
		<reg  name="FACE_REO_RATE_9" addr="0x031E" space="SYS" mask="0xFFFF" display_name="face_reo_rate_9" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Right eye open rate</detail></reg>
		<reg  name="FACE_MO_RATE_0" addr="0x0320" space="SYS" mask="0xFFFF" display_name="face_mo_rate_0" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Mouth open rate</detail></reg>
		<reg  name="FACE_MO_RATE_1" addr="0x0322" space="SYS" mask="0xFFFF" display_name="face_mo_rate_1" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Mouth open rate</detail></reg>
		<reg  name="FACE_MO_RATE_2" addr="0x0324" space="SYS" mask="0xFFFF" display_name="face_mo_rate_2" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Mouth open rate</detail></reg>
		<reg  name="FACE_MO_RATE_3" addr="0x0326" space="SYS" mask="0xFFFF" display_name="face_mo_rate_3" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Mouth open rate</detail></reg>
		<reg  name="FACE_MO_RATE_4" addr="0x0328" space="SYS" mask="0xFFFF" display_name="face_mo_rate_4" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Mouth open rate</detail></reg>
		<reg  name="FACE_MO_RATE_5" addr="0x032A" space="SYS" mask="0xFFFF" display_name="face_mo_rate_5" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Mouth open rate</detail></reg>
		<reg  name="FACE_MO_RATE_6" addr="0x032C" space="SYS" mask="0xFFFF" display_name="face_mo_rate_6" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Mouth open rate</detail></reg>
		<reg  name="FACE_MO_RATE_7" addr="0x032E" space="SYS" mask="0xFFFF" display_name="face_mo_rate_7" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Mouth open rate</detail></reg>
		<reg  name="FACE_MO_RATE_8" addr="0x0330" space="SYS" mask="0xFFFF" display_name="face_mo_rate_8" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Mouth open rate</detail></reg>
		<reg  name="FACE_MO_RATE_9" addr="0x0332" space="SYS" mask="0xFFFF" display_name="face_mo_rate_9" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Mouth open rate</detail></reg>
		<reg  name="FACE_LECX_0" addr="0x0334" space="SYS" mask="0xFFFF" display_name="face_lecx_0" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Left eye center X</detail></reg>
		<reg  name="FACE_LECX_1" addr="0x0336" space="SYS" mask="0xFFFF" display_name="face_lecx_1" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Left eye center X</detail></reg>
		<reg  name="FACE_LECX_2" addr="0x0338" space="SYS" mask="0xFFFF" display_name="face_lecx_2" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Left eye center X</detail></reg>
		<reg  name="FACE_LECX_3" addr="0x033A" space="SYS" mask="0xFFFF" display_name="face_lecx_3" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Left eye center X</detail></reg>
		<reg  name="FACE_LECX_4" addr="0x033C" space="SYS" mask="0xFFFF" display_name="face_lecx_4" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Left eye center X</detail></reg>
		<reg  name="FACE_LECX_5" addr="0x033E" space="SYS" mask="0xFFFF" display_name="face_lecx_5" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Left eye center X</detail></reg>
		<reg  name="FACE_LECX_6" addr="0x0340" space="SYS" mask="0xFFFF" display_name="face_lecx_6" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Left eye center X</detail></reg>
		<reg  name="FACE_LECX_7" addr="0x0342" space="SYS" mask="0xFFFF" display_name="face_lecx_7" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Left eye center X</detail></reg>
		<reg  name="FACE_LECX_8" addr="0x0344" space="SYS" mask="0xFFFF" display_name="face_lecx_8" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Left eye center X</detail></reg>
		<reg  name="FACE_LECX_9" addr="0x0346" space="SYS" mask="0xFFFF" display_name="face_lecx_9" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Left eye center X</detail></reg>
		<reg  name="FACE_LECY_0" addr="0x0348" space="SYS" mask="0xFFFF" display_name="face_lecy_0" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Left eye center Y</detail></reg>
		<reg  name="FACE_LECY_1" addr="0x034A" space="SYS" mask="0xFFFF" display_name="face_lecy_1" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Left eye center Y</detail></reg>
		<reg  name="FACE_LECY_2" addr="0x034C" space="SYS" mask="0xFFFF" display_name="face_lecy_2" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Left eye center Y</detail></reg>
		<reg  name="FACE_LECY_3" addr="0x034E" space="SYS" mask="0xFFFF" display_name="face_lecy_3" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Left eye center Y</detail></reg>
		<reg  name="FACE_LECY_4" addr="0x0350" space="SYS" mask="0xFFFF" display_name="face_lecy_4" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Left eye center Y</detail></reg>
		<reg  name="FACE_LECY_5" addr="0x0352" space="SYS" mask="0xFFFF" display_name="face_lecy_5" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Left eye center Y</detail></reg>
		<reg  name="FACE_LECY_6" addr="0x0354" space="SYS" mask="0xFFFF" display_name="face_lecy_6" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Left eye center Y</detail></reg>
		<reg  name="FACE_LECY_7" addr="0x0356" space="SYS" mask="0xFFFF" display_name="face_lecy_7" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Left eye center Y</detail></reg>
		<reg  name="FACE_LECY_8" addr="0x0358" space="SYS" mask="0xFFFF" display_name="face_lecy_8" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Left eye center Y</detail></reg>
		<reg  name="FACE_LECY_9" addr="0x035A" space="SYS" mask="0xFFFF" display_name="face_lecy_9" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Left eye center Y</detail></reg>
		<reg  name="FACE_RECX_0" addr="0x035C" space="SYS" mask="0xFFFF" display_name="face_recx_0" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Right eye center X</detail></reg>
		<reg  name="FACE_RECX_1" addr="0x035E" space="SYS" mask="0xFFFF" display_name="face_recx_1" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Right eye center X</detail></reg>
		<reg  name="FACE_RECX_2" addr="0x0360" space="SYS" mask="0xFFFF" display_name="face_recx_2" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Right eye center X</detail></reg>
		<reg  name="FACE_RECX_3" addr="0x0362" space="SYS" mask="0xFFFF" display_name="face_recx_3" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Right eye center X</detail></reg>
		<reg  name="FACE_RECX_4" addr="0x0364" space="SYS" mask="0xFFFF" display_name="face_recx_4" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Right eye center X</detail></reg>
		<reg  name="FACE_RECX_5" addr="0x0366" space="SYS" mask="0xFFFF" display_name="face_recx_5" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Right eye center X</detail></reg>
		<reg  name="FACE_RECX_6" addr="0x0368" space="SYS" mask="0xFFFF" display_name="face_recx_6" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Right eye center X</detail></reg>
		<reg  name="FACE_RECX_7" addr="0x036A" space="SYS" mask="0xFFFF" display_name="face_recx_7" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Right eye center X</detail></reg>
		<reg  name="FACE_RECX_8" addr="0x036C" space="SYS" mask="0xFFFF" display_name="face_recx_8" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Right eye center X</detail></reg>
		<reg  name="FACE_RECX_9" addr="0x036E" space="SYS" mask="0xFFFF" display_name="face_recx_9" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Right eye center X</detail></reg>
		<reg  name="FACE_RECY_0" addr="0x0370" space="SYS" mask="0xFFFF" display_name="face_recy_0" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Right eye center Y</detail></reg>
		<reg  name="FACE_RECY_1" addr="0x0372" space="SYS" mask="0xFFFF" display_name="face_recy_1" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Right eye center Y</detail></reg>
		<reg  name="FACE_RECY_2" addr="0x0374" space="SYS" mask="0xFFFF" display_name="face_recy_2" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Right eye center Y</detail></reg>
		<reg  name="FACE_RECY_3" addr="0x0376" space="SYS" mask="0xFFFF" display_name="face_recy_3" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Right eye center Y</detail></reg>
		<reg  name="FACE_RECY_4" addr="0x0378" space="SYS" mask="0xFFFF" display_name="face_recy_4" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Right eye center Y</detail></reg>
		<reg  name="FACE_RECY_5" addr="0x037A" space="SYS" mask="0xFFFF" display_name="face_recy_5" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Right eye center Y</detail></reg>
		<reg  name="FACE_RECY_6" addr="0x037C" space="SYS" mask="0xFFFF" display_name="face_recy_6" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Right eye center Y</detail></reg>
		<reg  name="FACE_RECY_7" addr="0x037E" space="SYS" mask="0xFFFF" display_name="face_recy_7" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Right eye center Y</detail></reg>
		<reg  name="FACE_RECY_8" addr="0x0380" space="SYS" mask="0xFFFF" display_name="face_recy_8" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Right eye center Y</detail></reg>
		<reg  name="FACE_RECY_9" addr="0x0382" space="SYS" mask="0xFFFF" display_name="face_recy_9" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Right eye center Y</detail></reg>
		<reg  name="FACE_MCX_0" addr="0x0384" space="SYS" mask="0xFFFF" display_name="face_mcx_0" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Mouth center X</detail></reg>
		<reg  name="FACE_MCX_1" addr="0x0386" space="SYS" mask="0xFFFF" display_name="face_mcx_1" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Mouth center X</detail></reg>
		<reg  name="FACE_MCX_2" addr="0x0388" space="SYS" mask="0xFFFF" display_name="face_mcx_2" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Mouth center X</detail></reg>
		<reg  name="FACE_MCX_3" addr="0x038A" space="SYS" mask="0xFFFF" display_name="face_mcx_3" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Mouth center X</detail></reg>
		<reg  name="FACE_MCX_4" addr="0x038C" space="SYS" mask="0xFFFF" display_name="face_mcx_4" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Mouth center X</detail></reg>
		<reg  name="FACE_MCX_5" addr="0x038E" space="SYS" mask="0xFFFF" display_name="face_mcx_5" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Mouth center X</detail></reg>
		<reg  name="FACE_MCX_6" addr="0x0390" space="SYS" mask="0xFFFF" display_name="face_mcx_6" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Mouth center X</detail></reg>
		<reg  name="FACE_MCX_7" addr="0x0392" space="SYS" mask="0xFFFF" display_name="face_mcx_7" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Mouth center X</detail></reg>
		<reg  name="FACE_MCX_8" addr="0x0394" space="SYS" mask="0xFFFF" display_name="face_mcx_8" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Mouth center X</detail></reg>
		<reg  name="FACE_MCX_9" addr="0x0396" space="SYS" mask="0xFFFF" display_name="face_mcx_9" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Mouth center X</detail></reg>
		<reg  name="FACE_MCY_0" addr="0x0398" space="SYS" mask="0xFFFF" display_name="face_mcy_0" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Mouth center Y</detail></reg>
		<reg  name="FACE_MCY_1" addr="0x039A" space="SYS" mask="0xFFFF" display_name="face_mcy_1" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Mouth center Y</detail></reg>
		<reg  name="FACE_MCY_2" addr="0x039C" space="SYS" mask="0xFFFF" display_name="face_mcy_2" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Mouth center Y</detail></reg>
		<reg  name="FACE_MCY_3" addr="0x039E" space="SYS" mask="0xFFFF" display_name="face_mcy_3" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Mouth center Y</detail></reg>
		<reg  name="FACE_MCY_4" addr="0x03A0" space="SYS" mask="0xFFFF" display_name="face_mcy_4" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Mouth center Y</detail></reg>
		<reg  name="FACE_MCY_5" addr="0x03A2" space="SYS" mask="0xFFFF" display_name="face_mcy_5" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Mouth center Y</detail></reg>
		<reg  name="FACE_MCY_6" addr="0x03A4" space="SYS" mask="0xFFFF" display_name="face_mcy_6" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Mouth center Y</detail></reg>
		<reg  name="FACE_MCY_7" addr="0x03A6" space="SYS" mask="0xFFFF" display_name="face_mcy_7" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Mouth center Y</detail></reg>
		<reg  name="FACE_MCY_8" addr="0x03A8" space="SYS" mask="0xFFFF" display_name="face_mcy_8" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Mouth center Y</detail></reg>
		<reg  name="FACE_MCY_9" addr="0x03AA" space="SYS" mask="0xFFFF" display_name="face_mcy_9" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Mouth center Y</detail></reg>
		<reg  name="RESERVED_SYS_3AC" addr="0x03AC" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3AE" addr="0x03AE" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3B0" addr="0x03B0" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3B2" addr="0x03B2" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3B4" addr="0x03B4" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3B6" addr="0x03B6" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3B8" addr="0x03B8" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3BA" addr="0x03BA" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3BC" addr="0x03BC" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3BE" addr="0x03BE" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3C0" addr="0x03C0" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3C2" addr="0x03C2" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3C4" addr="0x03C4" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3C6" addr="0x03C6" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3C8" addr="0x03C8" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3CA" addr="0x03CA" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3CC" addr="0x03CC" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3CE" addr="0x03CE" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3D0" addr="0x03D0" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3D2" addr="0x03D2" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3D4" addr="0x03D4" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3D6" addr="0x03D6" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3D8" addr="0x03D8" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3DA" addr="0x03DA" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3DC" addr="0x03DC" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3DE" addr="0x03DE" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3E0" addr="0x03E0" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3E2" addr="0x03E2" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3E4" addr="0x03E4" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3E6" addr="0x03E6" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3E8" addr="0x03E8" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3EA" addr="0x03EA" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3EC" addr="0x03EC" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3EE" addr="0x03EE" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3F0" addr="0x03F0" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3F2" addr="0x03F2" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3F4" addr="0x03F4" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3F6" addr="0x03F6" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3F8" addr="0x03F8" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3FA" addr="0x03FA" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3FC" addr="0x03FC" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_3FE" addr="0x03FE" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_400" addr="0x0400" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_402" addr="0x0402" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_404" addr="0x0404" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_406" addr="0x0406" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_408" addr="0x0408" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_40A" addr="0x040A" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_40C" addr="0x040C" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_40E" addr="0x040E" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_410" addr="0x0410" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_412" addr="0x0412" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_414" addr="0x0414" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_416" addr="0x0416" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_418" addr="0x0418" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_41A" addr="0x041A" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_41C" addr="0x041C" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_41E" addr="0x041E" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_420" addr="0x0420" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_422" addr="0x0422" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_424" addr="0x0424" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_426" addr="0x0426" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_428" addr="0x0428" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_42A" addr="0x042A" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_42C" addr="0x042C" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_42E" addr="0x042E" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_430" addr="0x0430" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_432" addr="0x0432" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_434" addr="0x0434" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_436" addr="0x0436" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_438" addr="0x0438" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_43A" addr="0x043A" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_43C" addr="0x043C" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_43E" addr="0x043E" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_440" addr="0x0440" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_442" addr="0x0442" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_444" addr="0x0444" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_446" addr="0x0446" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_448" addr="0x0448" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_44A" addr="0x044A" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_44C" addr="0x044C" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_44E" addr="0x044E" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_450" addr="0x0450" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_452" addr="0x0452" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_454" addr="0x0454" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_456" addr="0x0456" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_458" addr="0x0458" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_45A" addr="0x045A" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_45C" addr="0x045C" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_45E" addr="0x045E" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_460" addr="0x0460" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_462" addr="0x0462" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_464" addr="0x0464" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_466" addr="0x0466" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_468" addr="0x0468" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_46A" addr="0x046A" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_46C" addr="0x046C" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_46E" addr="0x046E" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_470" addr="0x0470" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_472" addr="0x0472" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_474" addr="0x0474" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_476" addr="0x0476" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_478" addr="0x0478" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_47A" addr="0x047A" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_47C" addr="0x047C" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_47E" addr="0x047E" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_480" addr="0x0480" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_482" addr="0x0482" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_484" addr="0x0484" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_486" addr="0x0486" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_488" addr="0x0488" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_48A" addr="0x048A" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_48C" addr="0x048C" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_48E" addr="0x048E" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_490" addr="0x0490" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_492" addr="0x0492" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_494" addr="0x0494" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_496" addr="0x0496" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_498" addr="0x0498" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="RESERVED_SYS_49A" addr="0x049A" space="SYS" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"></reg>
		<reg  name="FACE_YAW_0" addr="0x049C" space="SYS" mask="0xFFFF" display_name="face_yaw_0" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face yaw</detail></reg>
		<reg  name="FACE_YAW_1" addr="0x049E" space="SYS" mask="0xFFFF" display_name="face_yaw_1" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face yaw</detail></reg>
		<reg  name="FACE_YAW_2" addr="0x04A0" space="SYS" mask="0xFFFF" display_name="face_yaw_2" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face yaw</detail></reg>
		<reg  name="FACE_YAW_3" addr="0x04A2" space="SYS" mask="0xFFFF" display_name="face_yaw_3" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face yaw</detail></reg>
		<reg  name="FACE_YAW_4" addr="0x04A4" space="SYS" mask="0xFFFF" display_name="face_yaw_4" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face yaw</detail></reg>
		<reg  name="FACE_YAW_5" addr="0x04A6" space="SYS" mask="0xFFFF" display_name="face_yaw_5" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face yaw</detail></reg>
		<reg  name="FACE_YAW_6" addr="0x04A8" space="SYS" mask="0xFFFF" display_name="face_yaw_6" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face yaw</detail></reg>
		<reg  name="FACE_YAW_7" addr="0x04AA" space="SYS" mask="0xFFFF" display_name="face_yaw_7" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face yaw</detail></reg>
		<reg  name="FACE_YAW_8" addr="0x04AC" space="SYS" mask="0xFFFF" display_name="face_yaw_8" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face yaw</detail></reg>
		<reg  name="FACE_YAW_9" addr="0x04AE" space="SYS" mask="0xFFFF" display_name="face_yaw_9" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face yaw</detail></reg>
		<reg  name="FACE_ROLL_0" addr="0x04B0" space="SYS" mask="0xFFFF" display_name="face_roll_0" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face roll</detail></reg>
		<reg  name="FACE_ROLL_1" addr="0x04B2" space="SYS" mask="0xFFFF" display_name="face_roll_1" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face roll</detail></reg>
		<reg  name="FACE_ROLL_2" addr="0x04B4" space="SYS" mask="0xFFFF" display_name="face_roll_2" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face roll</detail></reg>
		<reg  name="FACE_ROLL_3" addr="0x04B6" space="SYS" mask="0xFFFF" display_name="face_roll_3" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face roll</detail></reg>
		<reg  name="FACE_ROLL_4" addr="0x04B8" space="SYS" mask="0xFFFF" display_name="face_roll_4" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face roll</detail></reg>
		<reg  name="FACE_ROLL_5" addr="0x04BA" space="SYS" mask="0xFFFF" display_name="face_roll_5" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face roll</detail></reg>
		<reg  name="FACE_ROLL_6" addr="0x04BC" space="SYS" mask="0xFFFF" display_name="face_roll_6" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face roll</detail></reg>
		<reg  name="FACE_ROLL_7" addr="0x04BE" space="SYS" mask="0xFFFF" display_name="face_roll_7" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face roll</detail></reg>
		<reg  name="FACE_ROLL_8" addr="0x04C0" space="SYS" mask="0xFFFF" display_name="face_roll_8" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face roll</detail></reg>
		<reg  name="FACE_ROLL_9" addr="0x04C2" space="SYS" mask="0xFFFF" display_name="face_roll_9" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face roll</detail></reg>
		<reg  name="FACE_PITCH_0" addr="0x04C4" space="SYS" mask="0xFFFF" display_name="face_pitch_0" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face pitch</detail></reg>
		<reg  name="FACE_PITCH_1" addr="0x04C6" space="SYS" mask="0xFFFF" display_name="face_pitch_1" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face pitch</detail></reg>
		<reg  name="FACE_PITCH_2" addr="0x04C8" space="SYS" mask="0xFFFF" display_name="face_pitch_2" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face pitch</detail></reg>
		<reg  name="FACE_PITCH_3" addr="0x04CA" space="SYS" mask="0xFFFF" display_name="face_pitch_3" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face pitch</detail></reg>
		<reg  name="FACE_PITCH_4" addr="0x04CC" space="SYS" mask="0xFFFF" display_name="face_pitch_4" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face pitch</detail></reg>
		<reg  name="FACE_PITCH_5" addr="0x04CE" space="SYS" mask="0xFFFF" display_name="face_pitch_5" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face pitch</detail></reg>
		<reg  name="FACE_PITCH_6" addr="0x04D0" space="SYS" mask="0xFFFF" display_name="face_pitch_6" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face pitch</detail></reg>
		<reg  name="FACE_PITCH_7" addr="0x04D2" space="SYS" mask="0xFFFF" display_name="face_pitch_7" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face pitch</detail></reg>
		<reg  name="FACE_PITCH_8" addr="0x04D4" space="SYS" mask="0xFFFF" display_name="face_pitch_8" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face pitch</detail></reg>
		<reg  name="FACE_PITCH_9" addr="0x04D6" space="SYS" mask="0xFFFF" display_name="face_pitch_9" range="0x0000 0xFFFF" volatile="Y" rw="RO"><detail>Face pitch</detail></reg>
		<reg  name="MAN_CON_WP" addr="0x04D8" space="SYS" span="2" mask="0xFFFFFFFF" display_name="man_con_wp" range="0x00000000 0xFFFFFFFF" volatile="Y" rw="RO"><detail>Manual Console Write Pointer Address</detail></reg>
		<reg  name="MAN_CON_RP" addr="0x04DC" space="SYS" span="2" mask="0xFFFFFFFF" display_name="man_con_rp" range="0x00000000 0xFFFFFFFF" rw="RO"><detail>Manual Console Read Pointer Address</detail></reg>
		<reg  name="MAN_CON_OVF" addr="0x04E0" space="SYS" span="2" mask="0xFFFFFFFF" display_name="man_con_ovf" range="0x00000000 0xFFFFFFFF" volatile="Y" rw="RO"><detail>Manual Console Overflow Address</detail></reg>
		<reg  name="MAN_CON_SIZE" addr="0x04E4" space="SYS" span="2" mask="0xFFFFFFFF" display_name="man_con_size" range="0x00000000 0xFFFFFFFF" rw="RO"><detail>Manual Console Size Address</detail></reg>
		<reg  name="MAN_CON_BLOCK" addr="0x04E8" space="SYS" span="2" mask="0xFFFFFFFF" display_name="man_con_block" range="0x00000000 0xFFFFFFFF" volatile="Y" rw="RO"><detail>Manual Console Block Address</detail></reg>
		<reg  name="MAN_CON_BUF" addr="0x04EC" space="SYS" span="2" mask="0xFFFFFFFF" display_name="man_con_buf" range="0x00000000 0xFFFFFFFF" volatile="Y" rw="RO"><detail>Manual Console Buffer Address</detail></reg>
		<reg  name="FACE_ROI_X0_0" addr="0x04F0" space="SYS" mask="0xFFFF" display_name="face_roi_x0_0" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>X0 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_X0_1" addr="0x04F2" space="SYS" mask="0xFFFF" display_name="face_roi_x0_1" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>X0 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_X0_2" addr="0x04F4" space="SYS" mask="0xFFFF" display_name="face_roi_x0_2" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>X0 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_X0_3" addr="0x04F6" space="SYS" mask="0xFFFF" display_name="face_roi_x0_3" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>X0 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_X0_4" addr="0x04F8" space="SYS" mask="0xFFFF" display_name="face_roi_x0_4" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>X0 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_X0_5" addr="0x04FA" space="SYS" mask="0xFFFF" display_name="face_roi_x0_5" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>X0 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_X0_6" addr="0x04FC" space="SYS" mask="0xFFFF" display_name="face_roi_x0_6" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>X0 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_X0_7" addr="0x04FE" space="SYS" mask="0xFFFF" display_name="face_roi_x0_7" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>X0 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_X0_8" addr="0x0500" space="SYS" mask="0xFFFF" display_name="face_roi_x0_8" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>X0 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_X0_9" addr="0x0502" space="SYS" mask="0xFFFF" display_name="face_roi_x0_9" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>X0 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_Y0_0" addr="0x0504" space="SYS" mask="0xFFFF" display_name="face_roi_y0_0" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Y0 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_Y0_1" addr="0x0506" space="SYS" mask="0xFFFF" display_name="face_roi_y0_1" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Y0 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_Y0_2" addr="0x0508" space="SYS" mask="0xFFFF" display_name="face_roi_y0_2" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Y0 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_Y0_3" addr="0x050A" space="SYS" mask="0xFFFF" display_name="face_roi_y0_3" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Y0 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_Y0_4" addr="0x050C" space="SYS" mask="0xFFFF" display_name="face_roi_y0_4" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Y0 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_Y0_5" addr="0x050E" space="SYS" mask="0xFFFF" display_name="face_roi_y0_5" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Y0 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_Y0_6" addr="0x0510" space="SYS" mask="0xFFFF" display_name="face_roi_y0_6" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Y0 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_Y0_7" addr="0x0512" space="SYS" mask="0xFFFF" display_name="face_roi_y0_7" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Y0 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_Y0_8" addr="0x0514" space="SYS" mask="0xFFFF" display_name="face_roi_y0_8" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Y0 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_Y0_9" addr="0x0516" space="SYS" mask="0xFFFF" display_name="face_roi_y0_9" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Y0 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_X1_0" addr="0x0518" space="SYS" mask="0xFFFF" display_name="face_roi_x1_0" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>X1 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_X1_1" addr="0x051A" space="SYS" mask="0xFFFF" display_name="face_roi_x1_1" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>X1 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_X1_2" addr="0x051C" space="SYS" mask="0xFFFF" display_name="face_roi_x1_2" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>X1 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_X1_3" addr="0x051E" space="SYS" mask="0xFFFF" display_name="face_roi_x1_3" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>X1 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_X1_4" addr="0x0520" space="SYS" mask="0xFFFF" display_name="face_roi_x1_4" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>X1 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_X1_5" addr="0x0522" space="SYS" mask="0xFFFF" display_name="face_roi_x1_5" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>X1 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_X1_6" addr="0x0524" space="SYS" mask="0xFFFF" display_name="face_roi_x1_6" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>X1 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_X1_7" addr="0x0526" space="SYS" mask="0xFFFF" display_name="face_roi_x1_7" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>X1 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_X1_8" addr="0x0528" space="SYS" mask="0xFFFF" display_name="face_roi_x1_8" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>X1 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_X1_9" addr="0x052A" space="SYS" mask="0xFFFF" display_name="face_roi_x1_9" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>X1 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_Y1_0" addr="0x052C" space="SYS" mask="0xFFFF" display_name="face_roi_y1_0" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Y1 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_Y1_1" addr="0x052E" space="SYS" mask="0xFFFF" display_name="face_roi_y1_1" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Y1 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_Y1_2" addr="0x0530" space="SYS" mask="0xFFFF" display_name="face_roi_y1_2" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Y1 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_Y1_3" addr="0x0532" space="SYS" mask="0xFFFF" display_name="face_roi_y1_3" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Y1 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_Y1_4" addr="0x0534" space="SYS" mask="0xFFFF" display_name="face_roi_y1_4" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Y1 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_Y1_5" addr="0x0536" space="SYS" mask="0xFFFF" display_name="face_roi_y1_5" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Y1 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_Y1_6" addr="0x0538" space="SYS" mask="0xFFFF" display_name="face_roi_y1_6" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Y1 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_Y1_7" addr="0x053A" space="SYS" mask="0xFFFF" display_name="face_roi_y1_7" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Y1 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_Y1_8" addr="0x053C" space="SYS" mask="0xFFFF" display_name="face_roi_y1_8" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Y1 coordinate of the face</detail></reg>
		<reg  name="FACE_ROI_Y1_9" addr="0x053E" space="SYS" mask="0xFFFF" display_name="face_roi_y1_9" range="0x0000 0xFFFF" volatile="Y" rw="RO" datatype="ufixed16"><detail>Y1 coordinate of the face</detail></reg>
		<reg  name="CTRL" addr="0x1000" space="IQCNFG" mask="0xFFFF" display_name="ctrl" range="0x0000 0xFFFF"><detail>Chip Control Register</detail>
			<bitfield  name="CNTX" mask="0x0001" display_name="0: cntx" range="0x0000 0x0001"><detail>Context Select</detail></bitfield>
			<bitfield  name="ST" mask="0x000C" display_name="2-3: st" range="0x0000 0x0003"><detail>Sequence Trigger</detail></bitfield>
			<bitfield  name="STS" mask="0x0010" display_name="4: sts" range="0x0000 0x0001"><detail>Sequence Trigger Status</detail></bitfield>
			<bitfield  name="UPDATE" mask="0x2000" display_name="13: update" range="0x0000 0x0001"><detail>Force Update Format</detail></bitfield>
			<bitfield  name="ATOMIC" mask="0xC000" display_name="14-15: atomic" range="0x0000 0x0003"><detail>Atomic Operation Control</detail></bitfield></reg>
		<reg  name="S1_CTRL" addr="0x1002" space="IQCNFG" mask="0xFFFF" display_name="s1_ctrl" range="0x0000 0xFFFF" default="0x03F9"><detail>S1 Control</detail>
			<bitfield  name="AF" mask="0x0001" display_name="0: af" range="0x0000 0x0001"><detail>S1 AF control</detail></bitfield>
			<bitfield  name="LOCK" mask="0x0008" display_name="3: lock" range="0x0000 0x0001"><detail>S1 Auto Function Lock control</detail></bitfield>
			<bitfield  name="MARK" mask="0x0010" display_name="4: mark" range="0x0000 0x0001"><detail>S1 Marker control</detail></bitfield>
			<bitfield  name="TORCH_OFF" mask="0x0020" display_name="5: torch_off" range="0x0000 0x0001"><detail>S1 Disable Torch</detail></bitfield>
			<bitfield  name="AE_LOCK" mask="0x0040" display_name="6: ae_lock" range="0x0000 0x0001"><detail>AE Lock Wait</detail></bitfield>
			<bitfield  name="AE_LOCK_WAIT" mask="0x0080" display_name="7: ae_lock_wait" range="0x0000 0x0001"><detail>AE Lock Wait For Torch</detail></bitfield>
			<bitfield  name="LOCK_AF" mask="0x0100" display_name="8: lock_af" range="0x0000 0x0001"><detail>S1 Auto Function Lock control</detail></bitfield>
			<bitfield  name="DOCK" mask="0x0200" display_name="9: dock" range="0x0000 0x0001"><detail>S1 Exit Dock Actuator</detail></bitfield></reg>
		<reg  name="S2_CTRL" addr="0x1004" space="IQCNFG" mask="0xFFFF" display_name="s2_ctrl" range="0x0000 0xFFFF" default="0x0128"><detail>S2 Control</detail>
			<bitfield  name="FACES" mask="0x0001" display_name="0: faces" range="0x0000 0x0001"><detail>S2 Face Count Shutter Release Control</detail></bitfield>
			<bitfield  name="SMILE" mask="0x0002" display_name="1: smile" range="0x0000 0x0001"><detail>S2 Smile Shutter Release Control</detail></bitfield>
			<bitfield  name="BLINK" mask="0x0004" display_name="2: blink" range="0x0000 0x0001"><detail>S2 Blink Shutter Release Control</detail></bitfield>
			<bitfield  name="FACE_CNT" mask="0x0008" display_name="3: face_cnt" range="0x0000 0x0001"><detail>S2 Copy Face Count during S2</detail></bitfield>
			<bitfield  name="LOCK" mask="0x0020" display_name="5: lock" range="0x0000 0x0001"><detail>S2 Auto Function Lock control</detail></bitfield>
			<bitfield  name="LEN" mask="0x0F00" display_name="8-11: len" range="0x0000 0x000F"><detail>Sequence Length</detail></bitfield></reg>
		<reg  name="ENABLE" addr="0x1006" space="IQCNFG" mask="0xFFFF" display_name="enable" range="0x0000 0xFFFF" default="0x5FFF"><detail>Enable</detail>
			<bitfield  name="RESERVED" mask="0x0003" display_name="0-1: reserved" range="0x0000 0x0003"><detail>Undefined on read, must be cleared on write</detail></bitfield>
			<bitfield  name="ATMG" mask="0x0004" display_name="2: atmg" range="0x0000 0x0001"><detail>Adaptive Tone Mapping Gaining Enable</detail></bitfield>
			<bitfield  name="ATM" mask="0x0008" display_name="3: atm" range="0x0000 0x0001"><detail>Adaptive Tone Mapping Enable</detail></bitfield>
			<bitfield  name="FLARE" mask="0x0010" display_name="4: flare" range="0x0000 0x0001"><detail>Flare Removal Enable</detail></bitfield>
			<bitfield  name="FD" mask="0x0020" display_name="5: fd" range="0x0000 0x0001"><detail>Flicker Detection Enable</detail></bitfield>
			<bitfield  name="SHUTTER" mask="0x0040" display_name="6: shutter" range="0x0000 0x0001"><detail>Mechanical Shutter Control Enable</detail></bitfield>
			<bitfield  name="CDEN" mask="0x0080" display_name="7: cden" range="0x0000 0x0001"><detail>Chroma de-noise Enable</detail></bitfield>
			<bitfield  name="BPC" mask="0x0100" display_name="8: bpc" range="0x0000 0x0001"><detail>Bad Pixel Correction Enable</detail></bitfield>
			<bitfield  name="G1G2" mask="0x0200" display_name="9: g1g2" range="0x0000 0x0001"><detail>G1G2 Enable</detail></bitfield>
			<bitfield  name="LSC" mask="0x0400" display_name="10: lsc" range="0x0000 0x0001"><detail>Lens Shading Correction Enable</detail></bitfield>
			<bitfield  name="SH" mask="0x0800" display_name="11: sh" range="0x0000 0x0001"><detail>Sharpening Enable</detail></bitfield>
			<bitfield  name="DEN" mask="0x1000" display_name="12: den" range="0x0000 0x0001"><detail>De-noise Enable</detail></bitfield>
			<bitfield  name="XP" mask="0x2000" display_name="13: xp" range="0x0000 0x0001"><detail>Extrapolation Enable</detail></bitfield>
			<bitfield  name="LTM" mask="0x4000" display_name="14: ltm" range="0x0000 0x0001"><detail>Local Tone Mapping Enable</detail></bitfield>
			<bitfield  name="CMAP" mask="0x8000" display_name="15: cmap" range="0x0000 0x0001"><detail>Color Mapping Enable</detail></bitfield></reg>
		<reg  name="ORIENTATION" addr="0x1008" space="IQCNFG" mask="0xFFFF" display_name="orientation" range="0x0000 0xFFFF"><detail>Orientation</detail>
			<bitfield  name="FLIP_H" mask="0x0001" display_name="0: flip_h" range="0x0000 0x0001"><detail>Horizontal Flip</detail></bitfield>
			<bitfield  name="FLIP_V" mask="0x0002" display_name="1: flip_v" range="0x0000 0x0001"><detail>Vertical Flip</detail></bitfield></reg>
		<reg  name="DZ_CURR_FCT" addr="0x100A" space="IQCNFG" mask="0xFFFF" display_name="dz_curr_fct" range="0x8000 0x7FFF" default="0x0100" volatile="Y" datatype="fixed8"><detail>Current Digital Zoom Factor</detail></reg>
		<reg  name="DZ_TGT_FCT" addr="0x100C" space="IQCNFG" mask="0xFFFF" display_name="dz_tgt_fct" range="0x8000 0x7FFF" default="0x0100" datatype="fixed8"><detail>Target Digital Zoom Factor</detail></reg>
		<reg  name="DZ_STEP_FCT" addr="0x100E" space="IQCNFG" mask="0xFFFF" display_name="dz_step_fct" range="0x8000 0x7FFF" default="0x7FFF" datatype="fixed8"><detail>Smooth Zoom Step Factor</detail></reg>
		<reg  name="OZ_CURR_FCT" addr="0x1010" space="IQCNFG" mask="0xFFFF" display_name="oz_curr_fct" range="0x0000 0xFFFF" default="0x0100"><detail>Optical Zoom Current Position</detail></reg>
		<reg  name="SFX_MODE" addr="0x1012" space="IQCNFG" mask="0xFFFF" display_name="sfx_mode" range="0x0000 0xFFFF"><detail>SFX Mode</detail>
			<bitfield  name="SFX" mask="0x00FF" display_name="0-7: sfx" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="JPEG_CTRL" addr="0x1014" space="IQCNFG" mask="0xFFFF" display_name="jpeg_ctrl" range="0x0000 0xFFFF" default="0x44E0" volatile="Y"><detail>JPEG Control</detail>
			<bitfield  name="QUAL_REDUCE" mask="0x000F" display_name="0-3: qual_reduce" range="0x0000 0x000F"><detail>Reduce JPEG Quality on Overflow</detail></bitfield>
			<bitfield  name="QUAL" mask="0x00F0" display_name="4-7: qual" range="0x0000 0x000F"><detail>JPEG Quality</detail></bitfield>
			<bitfield  name="TAB_LUMA" mask="0x0F00" display_name="8-11: tab_luma" range="0x0000 0x000F"><detail>Luma Quantization Table</detail></bitfield>
			<bitfield  name="TAB_CHROMA" mask="0x7000" display_name="12-14: tab_chroma" range="0x0000 0x0007"><detail>Chroma Quantization Table</detail></bitfield></reg>
		<reg  name="JPEG_R" addr="0x1016" space="IQCNFG" mask="0xFFFF" display_name="jpeg_r" range="0x0000 0xFFFF" default="0x0020"><detail>JPEG Restart Marker Interval</detail></reg>
		<reg  name="JPEGQ_0_1" addr="0x1018" space="IQCNFG" mask="0xFFFF" display_name="jpegq_0_1" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_1" mask="0x00FF" display_name="0-7: jpegq_1" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_0" mask="0xFF00" display_name="8-15: jpegq_0" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_2_3" addr="0x101A" space="IQCNFG" mask="0xFFFF" display_name="jpegq_2_3" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_3" mask="0x00FF" display_name="0-7: jpegq_3" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_2" mask="0xFF00" display_name="8-15: jpegq_2" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_4_5" addr="0x101C" space="IQCNFG" mask="0xFFFF" display_name="jpegq_4_5" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_5" mask="0x00FF" display_name="0-7: jpegq_5" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_4" mask="0xFF00" display_name="8-15: jpegq_4" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_6_7" addr="0x101E" space="IQCNFG" mask="0xFFFF" display_name="jpegq_6_7" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_7" mask="0x00FF" display_name="0-7: jpegq_7" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_6" mask="0xFF00" display_name="8-15: jpegq_6" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_8_9" addr="0x1020" space="IQCNFG" mask="0xFFFF" display_name="jpegq_8_9" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_9" mask="0x00FF" display_name="0-7: jpegq_9" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_8" mask="0xFF00" display_name="8-15: jpegq_8" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_10_11" addr="0x1022" space="IQCNFG" mask="0xFFFF" display_name="jpegq_10_11" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_11" mask="0x00FF" display_name="0-7: jpegq_11" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_10" mask="0xFF00" display_name="8-15: jpegq_10" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_12_13" addr="0x1024" space="IQCNFG" mask="0xFFFF" display_name="jpegq_12_13" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_13" mask="0x00FF" display_name="0-7: jpegq_13" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_12" mask="0xFF00" display_name="8-15: jpegq_12" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_14_15" addr="0x1026" space="IQCNFG" mask="0xFFFF" display_name="jpegq_14_15" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_15" mask="0x00FF" display_name="0-7: jpegq_15" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_14" mask="0xFF00" display_name="8-15: jpegq_14" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_16_17" addr="0x1028" space="IQCNFG" mask="0xFFFF" display_name="jpegq_16_17" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_17" mask="0x00FF" display_name="0-7: jpegq_17" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_16" mask="0xFF00" display_name="8-15: jpegq_16" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_18_19" addr="0x102A" space="IQCNFG" mask="0xFFFF" display_name="jpegq_18_19" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_19" mask="0x00FF" display_name="0-7: jpegq_19" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_18" mask="0xFF00" display_name="8-15: jpegq_18" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_20_21" addr="0x102C" space="IQCNFG" mask="0xFFFF" display_name="jpegq_20_21" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_21" mask="0x00FF" display_name="0-7: jpegq_21" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_20" mask="0xFF00" display_name="8-15: jpegq_20" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_22_23" addr="0x102E" space="IQCNFG" mask="0xFFFF" display_name="jpegq_22_23" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_23" mask="0x00FF" display_name="0-7: jpegq_23" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_22" mask="0xFF00" display_name="8-15: jpegq_22" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_24_25" addr="0x1030" space="IQCNFG" mask="0xFFFF" display_name="jpegq_24_25" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_25" mask="0x00FF" display_name="0-7: jpegq_25" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_24" mask="0xFF00" display_name="8-15: jpegq_24" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_26_27" addr="0x1032" space="IQCNFG" mask="0xFFFF" display_name="jpegq_26_27" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_27" mask="0x00FF" display_name="0-7: jpegq_27" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_26" mask="0xFF00" display_name="8-15: jpegq_26" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_28_29" addr="0x1034" space="IQCNFG" mask="0xFFFF" display_name="jpegq_28_29" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_29" mask="0x00FF" display_name="0-7: jpegq_29" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_28" mask="0xFF00" display_name="8-15: jpegq_28" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_30_31" addr="0x1036" space="IQCNFG" mask="0xFFFF" display_name="jpegq_30_31" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_31" mask="0x00FF" display_name="0-7: jpegq_31" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_30" mask="0xFF00" display_name="8-15: jpegq_30" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_32_33" addr="0x1038" space="IQCNFG" mask="0xFFFF" display_name="jpegq_32_33" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_33" mask="0x00FF" display_name="0-7: jpegq_33" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_32" mask="0xFF00" display_name="8-15: jpegq_32" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_34_35" addr="0x103A" space="IQCNFG" mask="0xFFFF" display_name="jpegq_34_35" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_35" mask="0x00FF" display_name="0-7: jpegq_35" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_34" mask="0xFF00" display_name="8-15: jpegq_34" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_36_37" addr="0x103C" space="IQCNFG" mask="0xFFFF" display_name="jpegq_36_37" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_37" mask="0x00FF" display_name="0-7: jpegq_37" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_36" mask="0xFF00" display_name="8-15: jpegq_36" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_38_39" addr="0x103E" space="IQCNFG" mask="0xFFFF" display_name="jpegq_38_39" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_39" mask="0x00FF" display_name="0-7: jpegq_39" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_38" mask="0xFF00" display_name="8-15: jpegq_38" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_40_41" addr="0x1040" space="IQCNFG" mask="0xFFFF" display_name="jpegq_40_41" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_41" mask="0x00FF" display_name="0-7: jpegq_41" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_40" mask="0xFF00" display_name="8-15: jpegq_40" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_42_43" addr="0x1042" space="IQCNFG" mask="0xFFFF" display_name="jpegq_42_43" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_43" mask="0x00FF" display_name="0-7: jpegq_43" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_42" mask="0xFF00" display_name="8-15: jpegq_42" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_44_45" addr="0x1044" space="IQCNFG" mask="0xFFFF" display_name="jpegq_44_45" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_45" mask="0x00FF" display_name="0-7: jpegq_45" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_44" mask="0xFF00" display_name="8-15: jpegq_44" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_46_47" addr="0x1046" space="IQCNFG" mask="0xFFFF" display_name="jpegq_46_47" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_47" mask="0x00FF" display_name="0-7: jpegq_47" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_46" mask="0xFF00" display_name="8-15: jpegq_46" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_48_49" addr="0x1048" space="IQCNFG" mask="0xFFFF" display_name="jpegq_48_49" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_49" mask="0x00FF" display_name="0-7: jpegq_49" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_48" mask="0xFF00" display_name="8-15: jpegq_48" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_50_51" addr="0x104A" space="IQCNFG" mask="0xFFFF" display_name="jpegq_50_51" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_51" mask="0x00FF" display_name="0-7: jpegq_51" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_50" mask="0xFF00" display_name="8-15: jpegq_50" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_52_53" addr="0x104C" space="IQCNFG" mask="0xFFFF" display_name="jpegq_52_53" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_53" mask="0x00FF" display_name="0-7: jpegq_53" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_52" mask="0xFF00" display_name="8-15: jpegq_52" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_54_55" addr="0x104E" space="IQCNFG" mask="0xFFFF" display_name="jpegq_54_55" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_55" mask="0x00FF" display_name="0-7: jpegq_55" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_54" mask="0xFF00" display_name="8-15: jpegq_54" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_56_57" addr="0x1050" space="IQCNFG" mask="0xFFFF" display_name="jpegq_56_57" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_57" mask="0x00FF" display_name="0-7: jpegq_57" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_56" mask="0xFF00" display_name="8-15: jpegq_56" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_58_59" addr="0x1052" space="IQCNFG" mask="0xFFFF" display_name="jpegq_58_59" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_59" mask="0x00FF" display_name="0-7: jpegq_59" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_58" mask="0xFF00" display_name="8-15: jpegq_58" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_60_61" addr="0x1054" space="IQCNFG" mask="0xFFFF" display_name="jpegq_60_61" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_61" mask="0x00FF" display_name="0-7: jpegq_61" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_60" mask="0xFF00" display_name="8-15: jpegq_60" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_62_63" addr="0x1056" space="IQCNFG" mask="0xFFFF" display_name="jpegq_62_63" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_63" mask="0x00FF" display_name="0-7: jpegq_63" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_62" mask="0xFF00" display_name="8-15: jpegq_62" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_64_65" addr="0x1058" space="IQCNFG" mask="0xFFFF" display_name="jpegq_64_65" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_65" mask="0x00FF" display_name="0-7: jpegq_65" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_64" mask="0xFF00" display_name="8-15: jpegq_64" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_66_67" addr="0x105A" space="IQCNFG" mask="0xFFFF" display_name="jpegq_66_67" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_67" mask="0x00FF" display_name="0-7: jpegq_67" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_66" mask="0xFF00" display_name="8-15: jpegq_66" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_68_69" addr="0x105C" space="IQCNFG" mask="0xFFFF" display_name="jpegq_68_69" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_69" mask="0x00FF" display_name="0-7: jpegq_69" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_68" mask="0xFF00" display_name="8-15: jpegq_68" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_70_71" addr="0x105E" space="IQCNFG" mask="0xFFFF" display_name="jpegq_70_71" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_71" mask="0x00FF" display_name="0-7: jpegq_71" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_70" mask="0xFF00" display_name="8-15: jpegq_70" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_72_73" addr="0x1060" space="IQCNFG" mask="0xFFFF" display_name="jpegq_72_73" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_73" mask="0x00FF" display_name="0-7: jpegq_73" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_72" mask="0xFF00" display_name="8-15: jpegq_72" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_74_75" addr="0x1062" space="IQCNFG" mask="0xFFFF" display_name="jpegq_74_75" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_75" mask="0x00FF" display_name="0-7: jpegq_75" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_74" mask="0xFF00" display_name="8-15: jpegq_74" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_76_77" addr="0x1064" space="IQCNFG" mask="0xFFFF" display_name="jpegq_76_77" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_77" mask="0x00FF" display_name="0-7: jpegq_77" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_76" mask="0xFF00" display_name="8-15: jpegq_76" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_78_79" addr="0x1066" space="IQCNFG" mask="0xFFFF" display_name="jpegq_78_79" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_79" mask="0x00FF" display_name="0-7: jpegq_79" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_78" mask="0xFF00" display_name="8-15: jpegq_78" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_80_81" addr="0x1068" space="IQCNFG" mask="0xFFFF" display_name="jpegq_80_81" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_81" mask="0x00FF" display_name="0-7: jpegq_81" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_80" mask="0xFF00" display_name="8-15: jpegq_80" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_82_83" addr="0x106A" space="IQCNFG" mask="0xFFFF" display_name="jpegq_82_83" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_83" mask="0x00FF" display_name="0-7: jpegq_83" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_82" mask="0xFF00" display_name="8-15: jpegq_82" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_84_85" addr="0x106C" space="IQCNFG" mask="0xFFFF" display_name="jpegq_84_85" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_85" mask="0x00FF" display_name="0-7: jpegq_85" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_84" mask="0xFF00" display_name="8-15: jpegq_84" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_86_87" addr="0x106E" space="IQCNFG" mask="0xFFFF" display_name="jpegq_86_87" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_87" mask="0x00FF" display_name="0-7: jpegq_87" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_86" mask="0xFF00" display_name="8-15: jpegq_86" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_88_89" addr="0x1070" space="IQCNFG" mask="0xFFFF" display_name="jpegq_88_89" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_89" mask="0x00FF" display_name="0-7: jpegq_89" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_88" mask="0xFF00" display_name="8-15: jpegq_88" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_90_91" addr="0x1072" space="IQCNFG" mask="0xFFFF" display_name="jpegq_90_91" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_91" mask="0x00FF" display_name="0-7: jpegq_91" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_90" mask="0xFF00" display_name="8-15: jpegq_90" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_92_93" addr="0x1074" space="IQCNFG" mask="0xFFFF" display_name="jpegq_92_93" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_93" mask="0x00FF" display_name="0-7: jpegq_93" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_92" mask="0xFF00" display_name="8-15: jpegq_92" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_94_95" addr="0x1076" space="IQCNFG" mask="0xFFFF" display_name="jpegq_94_95" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_95" mask="0x00FF" display_name="0-7: jpegq_95" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_94" mask="0xFF00" display_name="8-15: jpegq_94" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_96_97" addr="0x1078" space="IQCNFG" mask="0xFFFF" display_name="jpegq_96_97" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_97" mask="0x00FF" display_name="0-7: jpegq_97" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_96" mask="0xFF00" display_name="8-15: jpegq_96" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_98_99" addr="0x107A" space="IQCNFG" mask="0xFFFF" display_name="jpegq_98_99" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_99" mask="0x00FF" display_name="0-7: jpegq_99" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_98" mask="0xFF00" display_name="8-15: jpegq_98" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_100_101" addr="0x107C" space="IQCNFG" mask="0xFFFF" display_name="jpegq_100_101" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_101" mask="0x00FF" display_name="0-7: jpegq_101" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_100" mask="0xFF00" display_name="8-15: jpegq_100" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_102_103" addr="0x107E" space="IQCNFG" mask="0xFFFF" display_name="jpegq_102_103" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_103" mask="0x00FF" display_name="0-7: jpegq_103" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_102" mask="0xFF00" display_name="8-15: jpegq_102" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_104_105" addr="0x1080" space="IQCNFG" mask="0xFFFF" display_name="jpegq_104_105" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_105" mask="0x00FF" display_name="0-7: jpegq_105" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_104" mask="0xFF00" display_name="8-15: jpegq_104" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_106_107" addr="0x1082" space="IQCNFG" mask="0xFFFF" display_name="jpegq_106_107" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_107" mask="0x00FF" display_name="0-7: jpegq_107" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_106" mask="0xFF00" display_name="8-15: jpegq_106" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_108_109" addr="0x1084" space="IQCNFG" mask="0xFFFF" display_name="jpegq_108_109" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_109" mask="0x00FF" display_name="0-7: jpegq_109" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_108" mask="0xFF00" display_name="8-15: jpegq_108" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_110_111" addr="0x1086" space="IQCNFG" mask="0xFFFF" display_name="jpegq_110_111" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_111" mask="0x00FF" display_name="0-7: jpegq_111" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_110" mask="0xFF00" display_name="8-15: jpegq_110" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_112_113" addr="0x1088" space="IQCNFG" mask="0xFFFF" display_name="jpegq_112_113" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_113" mask="0x00FF" display_name="0-7: jpegq_113" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_112" mask="0xFF00" display_name="8-15: jpegq_112" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_114_115" addr="0x108A" space="IQCNFG" mask="0xFFFF" display_name="jpegq_114_115" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_115" mask="0x00FF" display_name="0-7: jpegq_115" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_114" mask="0xFF00" display_name="8-15: jpegq_114" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_116_117" addr="0x108C" space="IQCNFG" mask="0xFFFF" display_name="jpegq_116_117" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_117" mask="0x00FF" display_name="0-7: jpegq_117" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_116" mask="0xFF00" display_name="8-15: jpegq_116" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_118_119" addr="0x108E" space="IQCNFG" mask="0xFFFF" display_name="jpegq_118_119" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_119" mask="0x00FF" display_name="0-7: jpegq_119" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_118" mask="0xFF00" display_name="8-15: jpegq_118" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_120_121" addr="0x1090" space="IQCNFG" mask="0xFFFF" display_name="jpegq_120_121" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_121" mask="0x00FF" display_name="0-7: jpegq_121" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_120" mask="0xFF00" display_name="8-15: jpegq_120" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_122_123" addr="0x1092" space="IQCNFG" mask="0xFFFF" display_name="jpegq_122_123" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_123" mask="0x00FF" display_name="0-7: jpegq_123" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_122" mask="0xFF00" display_name="8-15: jpegq_122" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_124_125" addr="0x1094" space="IQCNFG" mask="0xFFFF" display_name="jpegq_124_125" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_125" mask="0x00FF" display_name="0-7: jpegq_125" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_124" mask="0xFF00" display_name="8-15: jpegq_124" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_126_127" addr="0x1096" space="IQCNFG" mask="0xFFFF" display_name="jpegq_126_127" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_127" mask="0x00FF" display_name="0-7: jpegq_127" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_126" mask="0xFF00" display_name="8-15: jpegq_126" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_128_129" addr="0x1098" space="IQCNFG" mask="0xFFFF" display_name="jpegq_128_129" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_129" mask="0x00FF" display_name="0-7: jpegq_129" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_128" mask="0xFF00" display_name="8-15: jpegq_128" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_130_131" addr="0x109A" space="IQCNFG" mask="0xFFFF" display_name="jpegq_130_131" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_131" mask="0x00FF" display_name="0-7: jpegq_131" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_130" mask="0xFF00" display_name="8-15: jpegq_130" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_132_133" addr="0x109C" space="IQCNFG" mask="0xFFFF" display_name="jpegq_132_133" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_133" mask="0x00FF" display_name="0-7: jpegq_133" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_132" mask="0xFF00" display_name="8-15: jpegq_132" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_134_135" addr="0x109E" space="IQCNFG" mask="0xFFFF" display_name="jpegq_134_135" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_135" mask="0x00FF" display_name="0-7: jpegq_135" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_134" mask="0xFF00" display_name="8-15: jpegq_134" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_136_137" addr="0x10A0" space="IQCNFG" mask="0xFFFF" display_name="jpegq_136_137" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_137" mask="0x00FF" display_name="0-7: jpegq_137" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_136" mask="0xFF00" display_name="8-15: jpegq_136" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_138_139" addr="0x10A2" space="IQCNFG" mask="0xFFFF" display_name="jpegq_138_139" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_139" mask="0x00FF" display_name="0-7: jpegq_139" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_138" mask="0xFF00" display_name="8-15: jpegq_138" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_140_141" addr="0x10A4" space="IQCNFG" mask="0xFFFF" display_name="jpegq_140_141" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_141" mask="0x00FF" display_name="0-7: jpegq_141" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_140" mask="0xFF00" display_name="8-15: jpegq_140" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_142_143" addr="0x10A6" space="IQCNFG" mask="0xFFFF" display_name="jpegq_142_143" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_143" mask="0x00FF" display_name="0-7: jpegq_143" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_142" mask="0xFF00" display_name="8-15: jpegq_142" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_144_145" addr="0x10A8" space="IQCNFG" mask="0xFFFF" display_name="jpegq_144_145" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_145" mask="0x00FF" display_name="0-7: jpegq_145" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_144" mask="0xFF00" display_name="8-15: jpegq_144" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_146_147" addr="0x10AA" space="IQCNFG" mask="0xFFFF" display_name="jpegq_146_147" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_147" mask="0x00FF" display_name="0-7: jpegq_147" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_146" mask="0xFF00" display_name="8-15: jpegq_146" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_148_149" addr="0x10AC" space="IQCNFG" mask="0xFFFF" display_name="jpegq_148_149" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_149" mask="0x00FF" display_name="0-7: jpegq_149" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_148" mask="0xFF00" display_name="8-15: jpegq_148" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_150_151" addr="0x10AE" space="IQCNFG" mask="0xFFFF" display_name="jpegq_150_151" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_151" mask="0x00FF" display_name="0-7: jpegq_151" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_150" mask="0xFF00" display_name="8-15: jpegq_150" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_152_153" addr="0x10B0" space="IQCNFG" mask="0xFFFF" display_name="jpegq_152_153" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_153" mask="0x00FF" display_name="0-7: jpegq_153" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_152" mask="0xFF00" display_name="8-15: jpegq_152" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_154_155" addr="0x10B2" space="IQCNFG" mask="0xFFFF" display_name="jpegq_154_155" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_155" mask="0x00FF" display_name="0-7: jpegq_155" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_154" mask="0xFF00" display_name="8-15: jpegq_154" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_156_157" addr="0x10B4" space="IQCNFG" mask="0xFFFF" display_name="jpegq_156_157" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_157" mask="0x00FF" display_name="0-7: jpegq_157" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_156" mask="0xFF00" display_name="8-15: jpegq_156" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_158_159" addr="0x10B6" space="IQCNFG" mask="0xFFFF" display_name="jpegq_158_159" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_159" mask="0x00FF" display_name="0-7: jpegq_159" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_158" mask="0xFF00" display_name="8-15: jpegq_158" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_160_161" addr="0x10B8" space="IQCNFG" mask="0xFFFF" display_name="jpegq_160_161" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_161" mask="0x00FF" display_name="0-7: jpegq_161" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_160" mask="0xFF00" display_name="8-15: jpegq_160" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_162_163" addr="0x10BA" space="IQCNFG" mask="0xFFFF" display_name="jpegq_162_163" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_163" mask="0x00FF" display_name="0-7: jpegq_163" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_162" mask="0xFF00" display_name="8-15: jpegq_162" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_164_165" addr="0x10BC" space="IQCNFG" mask="0xFFFF" display_name="jpegq_164_165" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_165" mask="0x00FF" display_name="0-7: jpegq_165" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_164" mask="0xFF00" display_name="8-15: jpegq_164" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_166_167" addr="0x10BE" space="IQCNFG" mask="0xFFFF" display_name="jpegq_166_167" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_167" mask="0x00FF" display_name="0-7: jpegq_167" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_166" mask="0xFF00" display_name="8-15: jpegq_166" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_168_169" addr="0x10C0" space="IQCNFG" mask="0xFFFF" display_name="jpegq_168_169" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_169" mask="0x00FF" display_name="0-7: jpegq_169" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_168" mask="0xFF00" display_name="8-15: jpegq_168" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_170_171" addr="0x10C2" space="IQCNFG" mask="0xFFFF" display_name="jpegq_170_171" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_171" mask="0x00FF" display_name="0-7: jpegq_171" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_170" mask="0xFF00" display_name="8-15: jpegq_170" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_172_173" addr="0x10C4" space="IQCNFG" mask="0xFFFF" display_name="jpegq_172_173" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_173" mask="0x00FF" display_name="0-7: jpegq_173" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_172" mask="0xFF00" display_name="8-15: jpegq_172" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_174_175" addr="0x10C6" space="IQCNFG" mask="0xFFFF" display_name="jpegq_174_175" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_175" mask="0x00FF" display_name="0-7: jpegq_175" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_174" mask="0xFF00" display_name="8-15: jpegq_174" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_176_177" addr="0x10C8" space="IQCNFG" mask="0xFFFF" display_name="jpegq_176_177" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_177" mask="0x00FF" display_name="0-7: jpegq_177" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_176" mask="0xFF00" display_name="8-15: jpegq_176" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_178_179" addr="0x10CA" space="IQCNFG" mask="0xFFFF" display_name="jpegq_178_179" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_179" mask="0x00FF" display_name="0-7: jpegq_179" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_178" mask="0xFF00" display_name="8-15: jpegq_178" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_180_181" addr="0x10CC" space="IQCNFG" mask="0xFFFF" display_name="jpegq_180_181" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_181" mask="0x00FF" display_name="0-7: jpegq_181" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_180" mask="0xFF00" display_name="8-15: jpegq_180" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_182_183" addr="0x10CE" space="IQCNFG" mask="0xFFFF" display_name="jpegq_182_183" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_183" mask="0x00FF" display_name="0-7: jpegq_183" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_182" mask="0xFF00" display_name="8-15: jpegq_182" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_184_185" addr="0x10D0" space="IQCNFG" mask="0xFFFF" display_name="jpegq_184_185" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_185" mask="0x00FF" display_name="0-7: jpegq_185" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_184" mask="0xFF00" display_name="8-15: jpegq_184" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_186_187" addr="0x10D2" space="IQCNFG" mask="0xFFFF" display_name="jpegq_186_187" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_187" mask="0x00FF" display_name="0-7: jpegq_187" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_186" mask="0xFF00" display_name="8-15: jpegq_186" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_188_189" addr="0x10D4" space="IQCNFG" mask="0xFFFF" display_name="jpegq_188_189" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_189" mask="0x00FF" display_name="0-7: jpegq_189" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_188" mask="0xFF00" display_name="8-15: jpegq_188" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_190_191" addr="0x10D6" space="IQCNFG" mask="0xFFFF" display_name="jpegq_190_191" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_191" mask="0x00FF" display_name="0-7: jpegq_191" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_190" mask="0xFF00" display_name="8-15: jpegq_190" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_192_193" addr="0x10D8" space="IQCNFG" mask="0xFFFF" display_name="jpegq_192_193" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_193" mask="0x00FF" display_name="0-7: jpegq_193" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_192" mask="0xFF00" display_name="8-15: jpegq_192" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_194_195" addr="0x10DA" space="IQCNFG" mask="0xFFFF" display_name="jpegq_194_195" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_195" mask="0x00FF" display_name="0-7: jpegq_195" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_194" mask="0xFF00" display_name="8-15: jpegq_194" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_196_197" addr="0x10DC" space="IQCNFG" mask="0xFFFF" display_name="jpegq_196_197" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_197" mask="0x00FF" display_name="0-7: jpegq_197" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_196" mask="0xFF00" display_name="8-15: jpegq_196" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_198_199" addr="0x10DE" space="IQCNFG" mask="0xFFFF" display_name="jpegq_198_199" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_199" mask="0x00FF" display_name="0-7: jpegq_199" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_198" mask="0xFF00" display_name="8-15: jpegq_198" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_200_201" addr="0x10E0" space="IQCNFG" mask="0xFFFF" display_name="jpegq_200_201" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_201" mask="0x00FF" display_name="0-7: jpegq_201" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_200" mask="0xFF00" display_name="8-15: jpegq_200" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_202_203" addr="0x10E2" space="IQCNFG" mask="0xFFFF" display_name="jpegq_202_203" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_203" mask="0x00FF" display_name="0-7: jpegq_203" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_202" mask="0xFF00" display_name="8-15: jpegq_202" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_204_205" addr="0x10E4" space="IQCNFG" mask="0xFFFF" display_name="jpegq_204_205" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_205" mask="0x00FF" display_name="0-7: jpegq_205" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_204" mask="0xFF00" display_name="8-15: jpegq_204" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_206_207" addr="0x10E6" space="IQCNFG" mask="0xFFFF" display_name="jpegq_206_207" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_207" mask="0x00FF" display_name="0-7: jpegq_207" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_206" mask="0xFF00" display_name="8-15: jpegq_206" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_208_209" addr="0x10E8" space="IQCNFG" mask="0xFFFF" display_name="jpegq_208_209" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_209" mask="0x00FF" display_name="0-7: jpegq_209" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_208" mask="0xFF00" display_name="8-15: jpegq_208" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_210_211" addr="0x10EA" space="IQCNFG" mask="0xFFFF" display_name="jpegq_210_211" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_211" mask="0x00FF" display_name="0-7: jpegq_211" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_210" mask="0xFF00" display_name="8-15: jpegq_210" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_212_213" addr="0x10EC" space="IQCNFG" mask="0xFFFF" display_name="jpegq_212_213" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_213" mask="0x00FF" display_name="0-7: jpegq_213" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_212" mask="0xFF00" display_name="8-15: jpegq_212" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_214_215" addr="0x10EE" space="IQCNFG" mask="0xFFFF" display_name="jpegq_214_215" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_215" mask="0x00FF" display_name="0-7: jpegq_215" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_214" mask="0xFF00" display_name="8-15: jpegq_214" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_216_217" addr="0x10F0" space="IQCNFG" mask="0xFFFF" display_name="jpegq_216_217" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_217" mask="0x00FF" display_name="0-7: jpegq_217" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_216" mask="0xFF00" display_name="8-15: jpegq_216" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_218_219" addr="0x10F2" space="IQCNFG" mask="0xFFFF" display_name="jpegq_218_219" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_219" mask="0x00FF" display_name="0-7: jpegq_219" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_218" mask="0xFF00" display_name="8-15: jpegq_218" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_220_221" addr="0x10F4" space="IQCNFG" mask="0xFFFF" display_name="jpegq_220_221" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_221" mask="0x00FF" display_name="0-7: jpegq_221" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_220" mask="0xFF00" display_name="8-15: jpegq_220" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_222_223" addr="0x10F6" space="IQCNFG" mask="0xFFFF" display_name="jpegq_222_223" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_223" mask="0x00FF" display_name="0-7: jpegq_223" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_222" mask="0xFF00" display_name="8-15: jpegq_222" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_224_225" addr="0x10F8" space="IQCNFG" mask="0xFFFF" display_name="jpegq_224_225" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_225" mask="0x00FF" display_name="0-7: jpegq_225" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_224" mask="0xFF00" display_name="8-15: jpegq_224" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_226_227" addr="0x10FA" space="IQCNFG" mask="0xFFFF" display_name="jpegq_226_227" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_227" mask="0x00FF" display_name="0-7: jpegq_227" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_226" mask="0xFF00" display_name="8-15: jpegq_226" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_228_229" addr="0x10FC" space="IQCNFG" mask="0xFFFF" display_name="jpegq_228_229" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_229" mask="0x00FF" display_name="0-7: jpegq_229" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_228" mask="0xFF00" display_name="8-15: jpegq_228" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_230_231" addr="0x10FE" space="IQCNFG" mask="0xFFFF" display_name="jpegq_230_231" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_231" mask="0x00FF" display_name="0-7: jpegq_231" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_230" mask="0xFF00" display_name="8-15: jpegq_230" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_232_233" addr="0x1100" space="IQCNFG" mask="0xFFFF" display_name="jpegq_232_233" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_233" mask="0x00FF" display_name="0-7: jpegq_233" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_232" mask="0xFF00" display_name="8-15: jpegq_232" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_234_235" addr="0x1102" space="IQCNFG" mask="0xFFFF" display_name="jpegq_234_235" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_235" mask="0x00FF" display_name="0-7: jpegq_235" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_234" mask="0xFF00" display_name="8-15: jpegq_234" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_236_237" addr="0x1104" space="IQCNFG" mask="0xFFFF" display_name="jpegq_236_237" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_237" mask="0x00FF" display_name="0-7: jpegq_237" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_236" mask="0xFF00" display_name="8-15: jpegq_236" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_238_239" addr="0x1106" space="IQCNFG" mask="0xFFFF" display_name="jpegq_238_239" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_239" mask="0x00FF" display_name="0-7: jpegq_239" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_238" mask="0xFF00" display_name="8-15: jpegq_238" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_240_241" addr="0x1108" space="IQCNFG" mask="0xFFFF" display_name="jpegq_240_241" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_241" mask="0x00FF" display_name="0-7: jpegq_241" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_240" mask="0xFF00" display_name="8-15: jpegq_240" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_242_243" addr="0x110A" space="IQCNFG" mask="0xFFFF" display_name="jpegq_242_243" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_243" mask="0x00FF" display_name="0-7: jpegq_243" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_242" mask="0xFF00" display_name="8-15: jpegq_242" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_244_245" addr="0x110C" space="IQCNFG" mask="0xFFFF" display_name="jpegq_244_245" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_245" mask="0x00FF" display_name="0-7: jpegq_245" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_244" mask="0xFF00" display_name="8-15: jpegq_244" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_246_247" addr="0x110E" space="IQCNFG" mask="0xFFFF" display_name="jpegq_246_247" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_247" mask="0x00FF" display_name="0-7: jpegq_247" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_246" mask="0xFF00" display_name="8-15: jpegq_246" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_248_249" addr="0x1110" space="IQCNFG" mask="0xFFFF" display_name="jpegq_248_249" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_249" mask="0x00FF" display_name="0-7: jpegq_249" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_248" mask="0xFF00" display_name="8-15: jpegq_248" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_250_251" addr="0x1112" space="IQCNFG" mask="0xFFFF" display_name="jpegq_250_251" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_251" mask="0x00FF" display_name="0-7: jpegq_251" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_250" mask="0xFF00" display_name="8-15: jpegq_250" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_252_253" addr="0x1114" space="IQCNFG" mask="0xFFFF" display_name="jpegq_252_253" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_253" mask="0x00FF" display_name="0-7: jpegq_253" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_252" mask="0xFF00" display_name="8-15: jpegq_252" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="JPEGQ_254_255" addr="0x1116" space="IQCNFG" mask="0xFFFF" display_name="jpegq_254_255" range="0x0000 0xFFFF"><detail>JPEG chroma quant table 3</detail>
			<bitfield  name="JPEGQ_255" mask="0x00FF" display_name="0-7: jpegq_255" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield>
			<bitfield  name="JPEGQ_254" mask="0xFF00" display_name="8-15: jpegq_254" range="0x0000 0x00FF"><detail>JPEG chroma quant table 3</detail></bitfield></reg>
		<reg  name="OSD_TEXT_POS" addr="0x1118" space="IQCNFG" mask="0xFFFF" display_name="osd_text_pos" range="0x0000 0xFFFF"><detail>OSD Text Y Position</detail>
			<bitfield  name="POS_X0" mask="0x00FF" display_name="0-7: pos_x0" range="0x0000 0x00FF"><detail>OSD Start Text X position</detail></bitfield>
			<bitfield  name="POS_Y0" mask="0xFF00" display_name="8-15: pos_y0" range="0x0000 0x00FF"><detail>OSD Start Text Y position</detail></bitfield></reg>
		<reg  name="OSD_MARKER_TIME" addr="0x111A" space="IQCNFG" mask="0xFFFF" display_name="osd_marker_time" range="0x0000 0xFFFF" default="0x07D0"><detail>OSD Marker Display time</detail></reg>
		<reg  name="OSD_TEXT_0_1" addr="0x111C" space="IQCNFG" mask="0xFFFF" display_name="osd_text_0_1" range="0x0000 0xFFFF">
			<bitfield  name="OSD_TEXT_1" mask="0x00FF" display_name="0-7: osd_text_1" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="OSD_TEXT_0" mask="0xFF00" display_name="8-15: osd_text_0" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="OSD_TEXT_2_3" addr="0x111E" space="IQCNFG" mask="0xFFFF" display_name="osd_text_2_3" range="0x0000 0xFFFF">
			<bitfield  name="OSD_TEXT_3" mask="0x00FF" display_name="0-7: osd_text_3" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="OSD_TEXT_2" mask="0xFF00" display_name="8-15: osd_text_2" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="OSD_TEXT_4_5" addr="0x1120" space="IQCNFG" mask="0xFFFF" display_name="osd_text_4_5" range="0x0000 0xFFFF">
			<bitfield  name="OSD_TEXT_5" mask="0x00FF" display_name="0-7: osd_text_5" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="OSD_TEXT_4" mask="0xFF00" display_name="8-15: osd_text_4" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="OSD_TEXT_6_7" addr="0x1122" space="IQCNFG" mask="0xFFFF" display_name="osd_text_6_7" range="0x0000 0xFFFF">
			<bitfield  name="OSD_TEXT_7" mask="0x00FF" display_name="0-7: osd_text_7" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="OSD_TEXT_6" mask="0xFF00" display_name="8-15: osd_text_6" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="OSD_TEXT_8_9" addr="0x1124" space="IQCNFG" mask="0xFFFF" display_name="osd_text_8_9" range="0x0000 0xFFFF">
			<bitfield  name="OSD_TEXT_9" mask="0x00FF" display_name="0-7: osd_text_9" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="OSD_TEXT_8" mask="0xFF00" display_name="8-15: osd_text_8" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="OSD_TEXT_10_11" addr="0x1126" space="IQCNFG" mask="0xFFFF" display_name="osd_text_10_11" range="0x0000 0xFFFF">
			<bitfield  name="OSD_TEXT_11" mask="0x00FF" display_name="0-7: osd_text_11" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="OSD_TEXT_10" mask="0xFF00" display_name="8-15: osd_text_10" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="OSD_TEXT_12_13" addr="0x1128" space="IQCNFG" mask="0xFFFF" display_name="osd_text_12_13" range="0x0000 0xFFFF">
			<bitfield  name="OSD_TEXT_13" mask="0x00FF" display_name="0-7: osd_text_13" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="OSD_TEXT_12" mask="0xFF00" display_name="8-15: osd_text_12" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="OSD_TEXT_14_15" addr="0x112A" space="IQCNFG" mask="0xFFFF" display_name="osd_text_14_15" range="0x0000 0xFFFF">
			<bitfield  name="OSD_TEXT_15" mask="0x00FF" display_name="0-7: osd_text_15" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="OSD_TEXT_14" mask="0xFF00" display_name="8-15: osd_text_14" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="OSD_TEXT_16_17" addr="0x112C" space="IQCNFG" mask="0xFFFF" display_name="osd_text_16_17" range="0x0000 0xFFFF">
			<bitfield  name="OSD_TEXT_17" mask="0x00FF" display_name="0-7: osd_text_17" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="OSD_TEXT_16" mask="0xFF00" display_name="8-15: osd_text_16" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="OSD_TEXT_18_19" addr="0x112E" space="IQCNFG" mask="0xFFFF" display_name="osd_text_18_19" range="0x0000 0xFFFF">
			<bitfield  name="OSD_TEXT_19" mask="0x00FF" display_name="0-7: osd_text_19" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="OSD_TEXT_18" mask="0xFF00" display_name="8-15: osd_text_18" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="OSD_TEXT_20_21" addr="0x1130" space="IQCNFG" mask="0xFFFF" display_name="osd_text_20_21" range="0x0000 0xFFFF">
			<bitfield  name="OSD_TEXT_21" mask="0x00FF" display_name="0-7: osd_text_21" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="OSD_TEXT_20" mask="0xFF00" display_name="8-15: osd_text_20" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="OSD_TEXT_22_23" addr="0x1132" space="IQCNFG" mask="0xFFFF" display_name="osd_text_22_23" range="0x0000 0xFFFF">
			<bitfield  name="OSD_TEXT_23" mask="0x00FF" display_name="0-7: osd_text_23" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="OSD_TEXT_22" mask="0xFF00" display_name="8-15: osd_text_22" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="OSD_TEXT_24_25" addr="0x1134" space="IQCNFG" mask="0xFFFF" display_name="osd_text_24_25" range="0x0000 0xFFFF">
			<bitfield  name="OSD_TEXT_25" mask="0x00FF" display_name="0-7: osd_text_25" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="OSD_TEXT_24" mask="0xFF00" display_name="8-15: osd_text_24" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="OSD_TEXT_26_27" addr="0x1136" space="IQCNFG" mask="0xFFFF" display_name="osd_text_26_27" range="0x0000 0xFFFF">
			<bitfield  name="OSD_TEXT_27" mask="0x00FF" display_name="0-7: osd_text_27" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="OSD_TEXT_26" mask="0xFF00" display_name="8-15: osd_text_26" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="OSD_TEXT_28_29" addr="0x1138" space="IQCNFG" mask="0xFFFF" display_name="osd_text_28_29" range="0x0000 0xFFFF">
			<bitfield  name="OSD_TEXT_29" mask="0x00FF" display_name="0-7: osd_text_29" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="OSD_TEXT_28" mask="0xFF00" display_name="8-15: osd_text_28" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="OSD_TEXT_30_31" addr="0x113A" space="IQCNFG" mask="0xFFFF" display_name="osd_text_30_31" range="0x0000 0xFFFF">
			<bitfield  name="OSD_TEXT_31" mask="0x00FF" display_name="0-7: osd_text_31" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="OSD_TEXT_30" mask="0xFF00" display_name="8-15: osd_text_30" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="RESERVED_IQCNFG_113C" addr="0x113C" space="IQCNFG" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x00C0"></reg>
		<reg  name="RESERVED_IQCNFG_113E" addr="0x113E" space="IQCNFG" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x00C0"></reg>
		<reg  name="RESERVED_IQCNFG_1140" addr="0x1140" space="IQCNFG" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x00C0"></reg>
		<reg  name="RESERVED_IQCNFG_1142" addr="0x1142" space="IQCNFG" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_IQCNFG_1144" addr="0x1144" space="IQCNFG" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="S2_BLINK_TH" addr="0x1146" space="IQCNFG" mask="0xFFFF" display_name="s2_blink_th" range="0x0000 0xFFFF" default="0x00D2"><detail>S2 Blink Threshold</detail></reg>
		<reg  name="S2_SMILE_TH" addr="0x1148" space="IQCNFG" mask="0xFFFF" display_name="s2_smile_th" range="0x0000 0xFFFF" default="0x0028"><detail>S2 Smile Threshold</detail></reg>
		<reg  name="OSD_RECT_X0_0" addr="0x114A" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_x0_0" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle X Start</detail></reg>
		<reg  name="OSD_RECT_X0_1" addr="0x114C" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_x0_1" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle X Start</detail></reg>
		<reg  name="OSD_RECT_X0_2" addr="0x114E" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_x0_2" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle X Start</detail></reg>
		<reg  name="OSD_RECT_X0_3" addr="0x1150" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_x0_3" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle X Start</detail></reg>
		<reg  name="OSD_RECT_X0_4" addr="0x1152" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_x0_4" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle X Start</detail></reg>
		<reg  name="OSD_RECT_X0_5" addr="0x1154" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_x0_5" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle X Start</detail></reg>
		<reg  name="OSD_RECT_X0_6" addr="0x1156" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_x0_6" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle X Start</detail></reg>
		<reg  name="OSD_RECT_X0_7" addr="0x1158" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_x0_7" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle X Start</detail></reg>
		<reg  name="OSD_RECT_Y0_0" addr="0x115A" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_y0_0" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle Y Start</detail></reg>
		<reg  name="OSD_RECT_Y0_1" addr="0x115C" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_y0_1" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle Y Start</detail></reg>
		<reg  name="OSD_RECT_Y0_2" addr="0x115E" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_y0_2" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle Y Start</detail></reg>
		<reg  name="OSD_RECT_Y0_3" addr="0x1160" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_y0_3" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle Y Start</detail></reg>
		<reg  name="OSD_RECT_Y0_4" addr="0x1162" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_y0_4" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle Y Start</detail></reg>
		<reg  name="OSD_RECT_Y0_5" addr="0x1164" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_y0_5" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle Y Start</detail></reg>
		<reg  name="OSD_RECT_Y0_6" addr="0x1166" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_y0_6" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle Y Start</detail></reg>
		<reg  name="OSD_RECT_Y0_7" addr="0x1168" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_y0_7" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle Y Start</detail></reg>
		<reg  name="OSD_RECT_X1_0" addr="0x116A" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_x1_0" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle X End</detail></reg>
		<reg  name="OSD_RECT_X1_1" addr="0x116C" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_x1_1" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle X End</detail></reg>
		<reg  name="OSD_RECT_X1_2" addr="0x116E" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_x1_2" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle X End</detail></reg>
		<reg  name="OSD_RECT_X1_3" addr="0x1170" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_x1_3" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle X End</detail></reg>
		<reg  name="OSD_RECT_X1_4" addr="0x1172" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_x1_4" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle X End</detail></reg>
		<reg  name="OSD_RECT_X1_5" addr="0x1174" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_x1_5" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle X End</detail></reg>
		<reg  name="OSD_RECT_X1_6" addr="0x1176" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_x1_6" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle X End</detail></reg>
		<reg  name="OSD_RECT_X1_7" addr="0x1178" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_x1_7" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle X End</detail></reg>
		<reg  name="OSD_RECT_Y1_0" addr="0x117A" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_y1_0" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle Y End</detail></reg>
		<reg  name="OSD_RECT_Y1_1" addr="0x117C" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_y1_1" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle Y End</detail></reg>
		<reg  name="OSD_RECT_Y1_2" addr="0x117E" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_y1_2" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle Y End</detail></reg>
		<reg  name="OSD_RECT_Y1_3" addr="0x1180" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_y1_3" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle Y End</detail></reg>
		<reg  name="OSD_RECT_Y1_4" addr="0x1182" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_y1_4" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle Y End</detail></reg>
		<reg  name="OSD_RECT_Y1_5" addr="0x1184" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_y1_5" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle Y End</detail></reg>
		<reg  name="OSD_RECT_Y1_6" addr="0x1186" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_y1_6" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle Y End</detail></reg>
		<reg  name="OSD_RECT_Y1_7" addr="0x1188" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_y1_7" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed16"><detail>OSD Rectangle Y End</detail></reg>
		<reg  name="OSD_RECT_SAB_0" addr="0x118A" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_sab_0" range="0x0000 0xFFFF" volatile="Y"><detail>OSD Rectangle Smile and Blink Indicator</detail>
			<bitfield  name="SMILE" mask="0x0007" display_name="0-2: smile" range="0x0000 0x0007"><detail>Smile Indicator</detail></bitfield>
			<bitfield  name="BLINK" mask="0x0030" display_name="4-5: blink" range="0x0000 0x0003"><detail>Blink Indicator</detail></bitfield></reg>
		<reg  name="OSD_RECT_SAB_1" addr="0x118C" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_sab_1" range="0x0000 0xFFFF" volatile="Y"><detail>OSD Rectangle Smile and Blink Indicator</detail>
			<bitfield  name="SMILE" mask="0x0007" display_name="0-2: smile" range="0x0000 0x0007"><detail>Smile Indicator</detail></bitfield>
			<bitfield  name="BLINK" mask="0x0030" display_name="4-5: blink" range="0x0000 0x0003"><detail>Blink Indicator</detail></bitfield></reg>
		<reg  name="OSD_RECT_SAB_2" addr="0x118E" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_sab_2" range="0x0000 0xFFFF" volatile="Y"><detail>OSD Rectangle Smile and Blink Indicator</detail>
			<bitfield  name="SMILE" mask="0x0007" display_name="0-2: smile" range="0x0000 0x0007"><detail>Smile Indicator</detail></bitfield>
			<bitfield  name="BLINK" mask="0x0030" display_name="4-5: blink" range="0x0000 0x0003"><detail>Blink Indicator</detail></bitfield></reg>
		<reg  name="OSD_RECT_SAB_3" addr="0x1190" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_sab_3" range="0x0000 0xFFFF" volatile="Y"><detail>OSD Rectangle Smile and Blink Indicator</detail>
			<bitfield  name="SMILE" mask="0x0007" display_name="0-2: smile" range="0x0000 0x0007"><detail>Smile Indicator</detail></bitfield>
			<bitfield  name="BLINK" mask="0x0030" display_name="4-5: blink" range="0x0000 0x0003"><detail>Blink Indicator</detail></bitfield></reg>
		<reg  name="OSD_RECT_SAB_4" addr="0x1192" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_sab_4" range="0x0000 0xFFFF" volatile="Y"><detail>OSD Rectangle Smile and Blink Indicator</detail>
			<bitfield  name="SMILE" mask="0x0007" display_name="0-2: smile" range="0x0000 0x0007"><detail>Smile Indicator</detail></bitfield>
			<bitfield  name="BLINK" mask="0x0030" display_name="4-5: blink" range="0x0000 0x0003"><detail>Blink Indicator</detail></bitfield></reg>
		<reg  name="OSD_RECT_SAB_5" addr="0x1194" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_sab_5" range="0x0000 0xFFFF" volatile="Y"><detail>OSD Rectangle Smile and Blink Indicator</detail>
			<bitfield  name="SMILE" mask="0x0007" display_name="0-2: smile" range="0x0000 0x0007"><detail>Smile Indicator</detail></bitfield>
			<bitfield  name="BLINK" mask="0x0030" display_name="4-5: blink" range="0x0000 0x0003"><detail>Blink Indicator</detail></bitfield></reg>
		<reg  name="OSD_RECT_SAB_6" addr="0x1196" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_sab_6" range="0x0000 0xFFFF" volatile="Y"><detail>OSD Rectangle Smile and Blink Indicator</detail>
			<bitfield  name="SMILE" mask="0x0007" display_name="0-2: smile" range="0x0000 0x0007"><detail>Smile Indicator</detail></bitfield>
			<bitfield  name="BLINK" mask="0x0030" display_name="4-5: blink" range="0x0000 0x0003"><detail>Blink Indicator</detail></bitfield></reg>
		<reg  name="OSD_RECT_SAB_7" addr="0x1198" space="IQCNFG" mask="0xFFFF" display_name="osd_rect_sab_7" range="0x0000 0xFFFF" volatile="Y"><detail>OSD Rectangle Smile and Blink Indicator</detail>
			<bitfield  name="SMILE" mask="0x0007" display_name="0-2: smile" range="0x0000 0x0007"><detail>Smile Indicator</detail></bitfield>
			<bitfield  name="BLINK" mask="0x0030" display_name="4-5: blink" range="0x0000 0x0003"><detail>Blink Indicator</detail></bitfield></reg>
		<reg  name="BRAC_NUM_STEPS" addr="0x119A" space="IQCNFG" mask="0xFFFF" display_name="brac_num_steps" range="0x0000 0xFFFF"><detail>Number of Bracketing Steps</detail></reg>
		<reg  name="BRAC_STEP" addr="0x119C" space="IQCNFG" mask="0xFFFF" display_name="brac_step" range="0x0000 0xFFFF" default="0x0032"><detail>Bracketing step size</detail></reg>
		<reg  name="RESERVED_IQCNFG_119E" addr="0x119E" space="IQCNFG" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="BRAC_PARAM_SEL" addr="0x11A0" space="IQCNFG" mask="0xFFFF" display_name="brac_param_sel" range="0x0000 0xFFFF"><detail>Bracketing Parameter Select</detail></reg>
		<reg  name="BRAC_DUP" addr="0x11A2" space="IQCNFG" mask="0xFFFF" display_name="brac_dup" range="0x0000 0xFFFF"><detail>Bracketing Frame Duplicate</detail></reg>
		<reg  name="S2_FACE_CNT_TH" addr="0x11A4" space="IQCNFG" mask="0xFFFF" display_name="s2_face_cnt_th" range="0x0000 0xFFFF"><detail>Shutter Release Frame Count</detail></reg>
		<reg  name="S2_WAIT" addr="0x11A6" space="IQCNFG" mask="0xFFFF" display_name="s2_wait" range="0x0000 0xFFFF"><detail>Shutter Release Wait</detail></reg>
		<reg  name="S2_BLINK_SIZE_TH" addr="0x11A8" space="IQCNFG" mask="0xFFFF" display_name="s2_blink_size_th" range="0x0000 0xFFFF" default="0x0016"><detail>S2 Blink Face Size Threshold</detail></reg>
		<reg  name="OZ_TGT_FCT" addr="0x11AA" space="IQCNFG" mask="0xFFFF" display_name="oz_tgt_fct" range="0x8000 0x7FFF" default="0x0100" datatype="fixed8"><detail>Optical Zoom Target Position</detail></reg>
		<reg  name="PREVIEW_WIDTH" addr="0x2000" space="PREVIEW" mask="0xFFFF" display_name="preview_width" range="0x0000 0xFFFF" default="0x0280"><detail>Context Preview/Video Width</detail></reg>
		<reg  name="PREVIEW_HEIGHT" addr="0x2002" space="PREVIEW" mask="0xFFFF" display_name="preview_height" range="0x0000 0xFFFF" default="0x01E0"><detail>Context Preview/Video Height</detail></reg>
		<reg  name="PREVIEW_DVS_SR" addr="0x2004" space="PREVIEW" mask="0xFFFF" display_name="preview_dvs_sr" range="0x0000 0xFFFF" default="0x0030"><detail>DVS Search Range</detail></reg>
		<reg  name="DVS_FILTER_LEN" addr="0x2006" space="PREVIEW" mask="0xFFFF" display_name="dvs_filter_len" range="0x0000 0xFFFF" default="0x0005"><detail>DVS Filter Length</detail></reg>
		<reg  name="PREVIEW_ROI_X0" addr="0x2008" space="PREVIEW" mask="0xFFFF" display_name="preview_roi_x0" range="0x0000 0xFFFF"><detail>ROI x start</detail></reg>
		<reg  name="PREVIEW_ROI_X1" addr="0x200A" space="PREVIEW" mask="0xFFFF" display_name="preview_roi_x1" range="0x0000 0xFFFF" default="0xFFFF"><detail>ROI x end</detail></reg>
		<reg  name="PREVIEW_ROI_Y0" addr="0x200C" space="PREVIEW" mask="0xFFFF" display_name="preview_roi_y0" range="0x0000 0xFFFF"><detail>ROI y start</detail></reg>
		<reg  name="PREVIEW_ROI_Y1" addr="0x200E" space="PREVIEW" mask="0xFFFF" display_name="preview_roi_y1" range="0x0000 0xFFFF" default="0xFFFF"><detail>ROI y end</detail></reg>
		<reg  name="PREVIEW_ASPECT_FACTOR" addr="0x2010" space="PREVIEW" mask="0xFFFF" display_name="preview_aspect_factor" range="0x0000 0xFFFF" default="0x1000" datatype="ufixed12"><detail>Context Preview/Video Aspect Factor</detail></reg>
		<reg  name="PREVIEW_CTRL" addr="0x2012" space="PREVIEW" mask="0xFFFF" display_name="preview_ctrl" range="0x0000 0xFFFF" default="0x00C0"><detail>Preview Control</detail>
			<bitfield  name="ASHAKE" mask="0x0002" display_name="1: ashake" range="0x0000 0x0001"><detail>Anti-shake Enable</detail></bitfield>
			<bitfield  name="DVS" mask="0x000C" display_name="2-3: dvs" range="0x0000 0x0003"><detail>Digital Video Stabilization Enable</detail></bitfield>
			<bitfield  name="FACED" mask="0x0010" display_name="4: faced" range="0x0000 0x0001"><detail>Face Detection Enable</detail></bitfield>
			<bitfield  name="SMILE" mask="0x0020" display_name="5: smile" range="0x0000 0x0001"><detail>Smile Detection Enable</detail></bitfield>
			<bitfield  name="FACEO" mask="0x0040" display_name="6: faceo" range="0x0000 0x0001"><detail>Face Box Overlay Enable</detail></bitfield>
			<bitfield  name="FACES" mask="0x0080" display_name="7: faces" range="0x0000 0x0001"><detail>Face Box Overlay Smooth</detail></bitfield>
			<bitfield  name="BLINK" mask="0x0100" display_name="8: blink" range="0x0000 0x0001"><detail>Blink Detection Enable</detail></bitfield>
			<bitfield  name="FFD" mask="0x0200" display_name="9: ffd" range="0x0000 0x0001"><detail>Facial Feature (yaw, pitch, roll, ...) Detection Enable</detail></bitfield>
			<bitfield  name="FACEDF" mask="0x0400" display_name="10: facedf" range="0x0000 0x0001"><detail>Face detection low pass filter</detail></bitfield></reg>
		<reg  name="PREVIEW_LOCK" addr="0x2014" space="PREVIEW" mask="0xFFFF" display_name="preview_lock" range="0x0000 0xFFFF"><detail>Preview Lock</detail>
			<bitfield  name="AWB" mask="0x0001" display_name="0: awb" range="0x0000 0x0001"><detail>Automatic White Balance Lock</detail></bitfield>
			<bitfield  name="AE" mask="0x0002" display_name="1: ae" range="0x0000 0x0001"><detail>Automatic Exposure Lock</detail></bitfield>
			<bitfield  name="ATM" mask="0x0008" display_name="3: atm" range="0x0000 0x0001"><detail>Adaptive Tone Mapping Lock</detail></bitfield>
			<bitfield  name="FLARE" mask="0x0010" display_name="4: flare" range="0x0000 0x0001"><detail>Flare Lock</detail></bitfield>
			<bitfield  name="FD" mask="0x0020" display_name="5: fd" range="0x0000 0x0001"><detail>Flicker Detection Lock</detail></bitfield>
			<bitfield  name="VAR" mask="0x0040" display_name="6: var" range="0x0000 0x0001"><detail>Scratchpad Program Lock</detail></bitfield></reg>
		<reg  name="PREVIEW_ENABLE" addr="0x2016" space="PREVIEW" mask="0xFFFF" display_name="preview_enable" range="0x0000 0xFFFF" default="0x0001"><detail>Context Preview Enable Register</detail>
			<bitfield  name="MARK" mask="0x0001" display_name="0: mark" range="0x0000 0x0001"><detail>Marker Enable</detail></bitfield>
			<bitfield  name="TXT" mask="0x0002" display_name="1: txt" range="0x0000 0x0001"><detail>Text Enable</detail></bitfield></reg>
		<reg  name="PREVIEW_OUT_FMT" addr="0x2018" space="PREVIEW" mask="0xFFFF" display_name="preview_out_fmt" range="0x0000 0xFFFF" default="0x0062"><detail>Preview Output Format</detail>
			<bitfield  name="FST" mask="0x0007" display_name="0-2: fst" range="0x0000 0x0007"><detail>Context Preview Output Format Subtype Select</detail></bitfield>
			<bitfield  name="FT" mask="0x00F0" display_name="4-7: ft" range="0x0000 0x000F"><detail>Context Preview Output Format Type Select</detail></bitfield>
			<bitfield  name="SS" mask="0x1000" display_name="12: ss" range="0x0000 0x0001"><detail>Context Preview Status Structure</detail></bitfield>
			<bitfield  name="DVS" mask="0x2000" display_name="13: dvs" range="0x0000 0x0001"><detail>DVS Assist Info Enable</detail></bitfield></reg>
		<reg  name="PREVIEW_SENSOR_MODE" addr="0x201A" space="PREVIEW" mask="0xFFFF" display_name="preview_sensor_mode" range="0x0000 0xFFFF" default="0x0001"><detail>Preview Sensor Mode</detail>
			<bitfield  name="SENSOR_MODE" mask="0x000F" display_name="0-3: sensor_mode" range="0x0000 0x000F"><detail>Normal Sensor Mode</detail></bitfield>
			<bitfield  name="GLOBAL_RST" mask="0x0010" display_name="4: global_rst" range="0x0000 0x0001"><detail>Global Reset Enable</detail></bitfield>
			<bitfield  name="CAPTURE_SUBSAMPLE_X" mask="0x0F00" display_name="8-11: capture_subsample_x" range="0x0000 0x000F"><detail>Capture subsample X</detail></bitfield>
			<bitfield  name="CAPTURE_SUBSAMPLE_Y" mask="0xF000" display_name="12-15: capture_subsample_y" range="0x0000 0x000F"><detail>Capture subsample Y</detail></bitfield></reg>
		<reg  name="PREVIEW_MIPI_CTRL" addr="0x201C" space="PREVIEW" mask="0xFFFF" display_name="preview_mipi_ctrl" range="0x0000 0xFFFF" default="0x303F"><detail>Preview Host MIPI Interface Control Register</detail>
			<bitfield  name="IMG_TYPE" mask="0x003F" display_name="0-5: img_type" range="0x0000 0x003F"><detail>Preview Image Data Type</detail></bitfield>
			<bitfield  name="IMG_VC" mask="0x00C0" display_name="6-7: img_vc" range="0x0000 0x0003"><detail>Preview Image Virtual Channel</detail></bitfield>
			<bitfield  name="SS_TYPE" mask="0x3F00" display_name="8-13: ss_type" range="0x0000 0x003F"><detail>Preview Status Structure Data Type</detail></bitfield>
			<bitfield  name="SS_VC" mask="0xC000" display_name="14-15: ss_vc" range="0x0000 0x0003"><detail>Preview Status Structure Virtual Channel</detail></bitfield></reg>
		<reg  name="PREVIEW_ISO" addr="0x201E" space="PREVIEW" mask="0xFFFF" display_name="preview_iso" range="0x0000 0xFFFF" volatile="Y"><detail>AE ISO</detail></reg>
		<reg  name="PREVIEW_MAX_FPS" addr="0x2020" space="PREVIEW" mask="0xFFFF" display_name="preview_max_fps" range="0x0000 0xFFFF" default="0x1E00" datatype="ufixed8"><detail>Maximum Frame Rate</detail></reg>
		<reg  name="PREVIEW_AE_USG" addr="0x2022" space="PREVIEW" mask="0xFFFF" display_name="preview_ae_usg" range="0x0000 0xFFFF" default="0x0800" datatype="ufixed8"><detail>Auto Exposure Upper Sensor Gain</detail></reg>
		<reg  name="PREVIEW_AE_UPPER_ET" addr="0x2024" space="PREVIEW" span="2" mask="0xFFFFFFFF" display_name="preview_ae_upper_et" range="0x00000000 0xFFFFFFFF" default="0x00007530"><detail>Auto Exposure Upper Exposure Time</detail></reg>
		<reg  name="PREVIEW_AE_MAX_ET" addr="0x2028" space="PREVIEW" span="2" mask="0xFFFFFFFF" display_name="preview_ae_max_et" range="0x00000000 0xFFFFFFFF" default="0x000249F0"><detail>Auto Exposure Maximum Exposure Time</detail></reg>
		<reg  name="ROT" addr="0x202C" space="PREVIEW" mask="0xFFFF" display_name="rot" range="0x0000 0xFFFF" default="0x000A"><detail>Rotate Control</detail>
			<bitfield  name="ENABLE" mask="0x0001" display_name="0: enable" range="0x0000 0x0001"><detail>Rotate Enable</detail></bitfield>
			<bitfield  name="MODE" mask="0x000E" display_name="1-3: mode" range="0x0000 0x0007"><detail>Rotate Mode</detail></bitfield>
			<bitfield  name="STATUS" mask="0x8000" display_name="15: status" range="0x0000 0x0001"><detail>Rotate Status</detail></bitfield></reg>
		<reg  name="RESERVED_PREVIEW_202E" addr="0x202E" space="PREVIEW" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0520"></reg>
		<reg  name="PREVIEW_SS" addr="0x2030" space="PREVIEW" mask="0xFFFF" display_name="preview_ss" range="0x0000 0xFFFF" default="0x01F8"><detail>Preview Status Structure control</detail>
			<bitfield  name="FACED" mask="0x000F" display_name="0-3: faced" range="0x0000 0x000F"><detail>Number of Faces Reported</detail></bitfield>
			<bitfield  name="HISTOGRAM" mask="0x0010" display_name="4: histogram" range="0x0000 0x0001"><detail>Histogram Enable</detail></bitfield>
			<bitfield  name="FRAME_INFO" mask="0x0020" display_name="5: frame_info" range="0x0000 0x0001"><detail>Frame Information Enable</detail></bitfield>
			<bitfield  name="POINTERS" mask="0x0040" display_name="6: pointers" range="0x0000 0x0001"><detail>Postview Pointers</detail></bitfield>
			<bitfield  name="RESERVED" mask="0x0080" display_name="7: reserved" range="0x0000 0x003F"><detail>Undefined on read, must be cleared on write</detail></bitfield>
			<bitfield  name="SOSI" mask="0x0100" display_name="8: sosi" range="0x0000 0x0001"><detail>SOSI Enable</detail></bitfield>
			<bitfield  name="FFD" mask="0x0200" display_name="9: ffd" range="0x0000 0x0001"><detail>Facial Feature (eye and mouth center, eye and mouth corners) Detection Information Enable</detail></bitfield></reg>
		<reg  name="DVS_STATS_HEIGHT" addr="0x2032" space="PREVIEW" mask="0xFFFF" display_name="dvs_stats_height" range="0x8000 0x7FFF" default="0x0800" datatype="fixed12"><detail>DVS Stats Height</detail></reg>
		<reg  name="S1_SENSOR_MODE" addr="0x2034" space="PREVIEW" mask="0xFFFF" display_name="s1_sensor_mode" range="0x0000 0xFFFF" default="0x0001">
			<bitfield  name="SENSOR_MODE" mask="0x000F" display_name="0-3: sensor_mode" range="0x0000 0x000F"><detail>Normal Sensor Mode</detail></bitfield>
			<bitfield  name="GLOBAL_RST" mask="0x0010" display_name="4: global_rst" range="0x0000 0x0001"><detail>Global Reset Enable</detail></bitfield>
			<bitfield  name="CAPTURE_SUBSAMPLE_X" mask="0x0F00" display_name="8-11: capture_subsample_x" range="0x0000 0x000F"><detail>Capture subsample X</detail></bitfield>
			<bitfield  name="CAPTURE_SUBSAMPLE_Y" mask="0xF000" display_name="12-15: capture_subsample_y" range="0x0000 0x000F"><detail>Capture subsample Y</detail></bitfield></reg>
		<reg  name="PREVIEW_HINF_CTRL" addr="0x2036" space="PREVIEW" mask="0xFFFF" display_name="preview_hinf_ctrl" range="0x0000 0xFFFF" default="0x0010"><detail>Host Interface Control Register</detail>
			<bitfield  name="MIPI" mask="0x0007" display_name="0-2: mipi" range="0x0000 0x0007"><detail>MIPI Enable</detail></bitfield>
			<bitfield  name="MIPI_MODE" mask="0x0008" display_name="3: mipi_mode" range="0x0000 0x0001"><detail>MIPI Mode</detail></bitfield>
			<bitfield  name="SPOOF" mask="0x0010" display_name="4: spoof" range="0x0000 0x0001"><detail>Parallel interface timing mode</detail></bitfield>
			<bitfield  name="PAR_FQ" mask="0x0020" display_name="5: par_fq" range="0x0000 0x0001"><detail>Parallel interface frequency mode</detail></bitfield>
			<bitfield  name="FV_POL" mask="0x0040" display_name="6: fv_pol" range="0x0000 0x0001"><detail>Frame Valid Polarity</detail></bitfield>
			<bitfield  name="LV_POL" mask="0x0080" display_name="7: lv_pol" range="0x0000 0x0001"><detail>Line Valid Polarity</detail></bitfield>
			<bitfield  name="MUX_DELAY" mask="0x3F00" display_name="8-13: mux_delay" range="0x0000 0x003F"><detail>Adaptive Frequency Switch Delay</detail></bitfield>
			<bitfield  name="RETRANSMIT" mask="0x4000" display_name="14: retransmit" range="0x0000 0x0001"><detail>Retransmit Frame</detail></bitfield>
			<bitfield  name="F_OVERLAP" mask="0x8000" display_name="15: f_overlap" range="0x0000 0x0001"><detail>Overlap Frames</detail></bitfield></reg>
		<reg  name="PREVIEW_HINF_SPOOF_W" addr="0x2038" space="PREVIEW" mask="0xFFFF" display_name="preview_hinf_spoof_w" range="0x0000 0xFFFF"><detail>Spoof Width Register</detail></reg>
		<reg  name="PREVIEW_HINF_SPOOF_H" addr="0x203A" space="PREVIEW" mask="0xFFFF" display_name="preview_hinf_spoof_h" range="0x0000 0xFFFF"><detail>Spoof Height Register</detail></reg>
		<reg  name="PREVIEW_HINF_FV_LV" addr="0x203C" space="PREVIEW" mask="0xFFFF" display_name="preview_hinf_fv_lv" range="0x0000 0xFFFF"><detail>FV-LV Delay Register</detail></reg>
		<reg  name="PREVIEW_HINF_LV_FV" addr="0x203E" space="PREVIEW" mask="0xFFFF" display_name="preview_hinf_lv_fv" range="0x0000 0xFFFF" default="0x0004"><detail>LV-FV Delay Register</detail></reg>
		<reg  name="PREVIEW_HINF_MIN_LV_LV" addr="0x2040" space="PREVIEW" mask="0xFFFF" display_name="preview_hinf_min_lv_lv" range="0x0000 0xFFFF" default="0x0004"><detail>Min. LV-LV Delay Register</detail></reg>
		<reg  name="PREVIEW_HINF_MIN_FV_FV" addr="0x2042" space="PREVIEW" mask="0xFFFF" display_name="preview_hinf_min_fv_fv" range="0x0000 0xFFFF" default="0x0004"><detail>Min. FV-FV Delay Register</detail></reg>
		<reg  name="PREVIEW_HINF_TH0U" addr="0x2044" space="PREVIEW" mask="0xFFFF" display_name="preview_hinf_th0u" range="0x0000 0xFFFF" default="0xFFFF"><detail>HINF Zone 0 Upwards Threshold Settings</detail></reg>
		<reg  name="PREVIEW_HINF_TH1U" addr="0x2046" space="PREVIEW" mask="0xFFFF" display_name="preview_hinf_th1u" range="0x0000 0xFFFF" default="0xFFFF"><detail>HINF Zone 1 Upwards Threshold Settings</detail></reg>
		<reg  name="PREVIEW_HINF_TH1D" addr="0x2048" space="PREVIEW" mask="0xFFFF" display_name="preview_hinf_th1d" range="0x0000 0xFFFF" default="0xFFFF"><detail>HINF Zone 1 Downwards Threshold Settings</detail></reg>
		<reg  name="PREVIEW_HINF_TH2D" addr="0x204A" space="PREVIEW" mask="0xFFFF" display_name="preview_hinf_th2d" range="0x0000 0xFFFF" default="0xFFFF"><detail>HINF Zone 2 Downwards Threshold Settings</detail></reg>
		<reg  name="PREVIEW_HINF_CLK0" addr="0x204C" space="PREVIEW" mask="0xFFFF" display_name="preview_hinf_clk0" range="0x0000 0xFFFF"><detail>HINF Zone 0 Clock Settings</detail>
			<bitfield  name="CLK" mask="0x00FF" display_name="0-7: clk" range="0x0000 0x00FF"><detail>Clock Divider</detail></bitfield>
			<bitfield  name="SLEW" mask="0xFF00" display_name="8-15: slew" range="0x0000 0x00FF"><detail>Slew Rate</detail></bitfield></reg>
		<reg  name="PREVIEW_HINF_CLK1" addr="0x204E" space="PREVIEW" mask="0xFFFF" display_name="preview_hinf_clk1" range="0x0000 0xFFFF"><detail>HINF Zone 1 Clock Settings</detail>
			<bitfield  name="CLK" mask="0x00FF" display_name="0-7: clk" range="0x0000 0x00FF"><detail>Clock Divider</detail></bitfield>
			<bitfield  name="SLEW" mask="0xFF00" display_name="8-15: slew" range="0x0000 0x00FF"><detail>Slew Rate</detail></bitfield></reg>
		<reg  name="PREVIEW_HINF_CLK2" addr="0x2050" space="PREVIEW" mask="0xFFFF" display_name="preview_hinf_clk2" range="0x0000 0xFFFF"><detail>HINF Zone 2 Clock Settings</detail>
			<bitfield  name="CLK" mask="0x00FF" display_name="0-7: clk" range="0x0000 0x00FF"><detail>Clock Divider</detail></bitfield>
			<bitfield  name="SLEW" mask="0xFF00" display_name="8-15: slew" range="0x0000 0x00FF"><detail>Slew Rate</detail></bitfield></reg>
		<reg  name="DVS_ERR_FLAT" addr="0x2052" space="PREVIEW" mask="0xFFFF" display_name="dvs_err_flat" range="0x0000 0xFFFF" default="0x00C0"><detail>DVS Flat Threshold</detail></reg>
		<reg  name="DVS_ERR_REL" addr="0x2054" space="PREVIEW" mask="0xFFFF" display_name="dvs_err_rel" range="0x0000 0xFFFF" default="0x0300"><detail>DVS Maximum relative error change</detail></reg>
		<reg  name="DVS_ERR_ABS" addr="0x2056" space="PREVIEW" mask="0xFFFF" display_name="dvs_err_abs" range="0x0000 0xFFFF" default="0x4000"><detail>DVS Maximum absolute error</detail></reg>
		<reg  name="PREVIEW_CLK0" addr="0x2058" space="PREVIEW" span="2" mask="0xFFFFFFFF" display_name="preview_clk0" range="0x00000000 0xFFFFFFFF"><detail>Preview Clock 0</detail>
			<bitfield  name="SENSOR_0_DIV" mask="0x000000FF" display_name="0-7: sensor_0_div" range="0x00000000 0x000000FF"><detail>Preview Primary Sensor Divider</detail></bitfield>
			<bitfield  name="SENSOR_1_DIV" mask="0x0000FF00" display_name="8-15: sensor_1_div" range="0x00000000 0x000000FF"><detail>Preview Secondary Sensor Divider</detail></bitfield>
			<bitfield  name="SYS1X_DIV" mask="0x00FF0000" display_name="16-23: sys1x_div" range="0x00000000 0x000000FF"><detail>Preview System 1x Divider</detail></bitfield>
			<bitfield  name="HOST_DIV_0" mask="0xFF000000" display_name="24-31: host_div_0" range="0x00000000 0x000000FF"><detail>Preview Host Divider 0</detail></bitfield></reg>
		<reg  name="PREVIEW_CLK1" addr="0x205C" space="PREVIEW" span="2" mask="0xFFFFFFFF" display_name="preview_clk1" range="0x00000000 0xFFFFFFFF"><detail>Preview Clock 1</detail>
			<bitfield  name="SPI_DIV" mask="0x000000FF" display_name="0-7: spi_div" range="0x00000000 0x000000FF"><detail>Preview Primary SPI Divider</detail></bitfield>
			<bitfield  name="MIPI_DIV" mask="0x0000FF00" display_name="8-15: mipi_div" range="0x00000000 0x000000FF"><detail>Preview MIPI Divider</detail></bitfield>
			<bitfield  name="SYSNX_DIV" mask="0x00FF0000" display_name="16-23: sysnx_div" range="0x00000000 0x000000FF"><detail>Preview System Nx Divider</detail></bitfield>
			<bitfield  name="SYSNX1X_CLK_RATIO" mask="0x07000000" display_name="24-26: sysnx1x_clk_ratio" range="0x00000000 0x00000007"><detail>Preview Nx1x Clock Ratio</detail></bitfield>
			<bitfield  name="SENSOR_0_CLK_ON" mask="0x08000000" display_name="27: sensor_0_clk_on" range="0x00000000 0x00000001"><detail>Preview Primary Sensor Clock Enable</detail></bitfield>
			<bitfield  name="SENSOR_1_CLK_ON" mask="0x10000000" display_name="28: sensor_1_clk_on" range="0x00000000 0x00000001"><detail>Preview Secondary Sensor Clock Enable</detail></bitfield></reg>
		<reg  name="PREVIEW_CLK2" addr="0x2060" space="PREVIEW" span="2" mask="0xFFFFFFFF" display_name="preview_clk2" range="0x00000000 0xFFFFFFFF" default="0x45000000"><detail>Preview Clock 2</detail>
			<bitfield  name="HOST_DIV_1" mask="0x0000FF00" display_name="8-15: host_div_1" range="0x00000000 0x000000FF"><detail>Preview Host Divider 1</detail></bitfield>
			<bitfield  name="HOST_DIV_2" mask="0x00FF0000" display_name="16-23: host_div_2" range="0x00000000 0x000000FF"><detail>Preview Host Divider 2</detail></bitfield>
			<bitfield  name="HOST_DIV_MUX_DELAY" mask="0x3F000000" display_name="24-29: host_div_mux_delay" range="0x00000000 0x0000003F"><detail>Preview Host Divider Mux Delay</detail></bitfield>
			<bitfield  name="HOST_DIV_MUX_BYPASS" mask="0x40000000" display_name="30: host_div_mux_bypass" range="0x00000000 0x00000001"><detail>Preview Primary Sensor Clock Enable</detail></bitfield></reg>
		<reg  name="PREVIEW_SYS_FREQ" addr="0x2064" space="PREVIEW" span="2" mask="0xFFFFFFFF" display_name="preview_sys_freq" range="0x80000000 0x7FFFFFFF" default="0x00300000" datatype="fixed16"><detail>Preview System Frequency</detail></reg>
		<reg  name="SNAPSHOT_WIDTH" addr="0x3000" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_width" range="0x0000 0xFFFF"><detail>Context Snapshot Width</detail></reg>
		<reg  name="SNAPSHOT_HEIGHT" addr="0x3002" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_height" range="0x0000 0xFFFF"><detail>Context Snapshot Height</detail></reg>
		<reg  name="SNAPSHOT_TMB_WIDTH" addr="0x3004" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_tmb_width" range="0x0000 0xFFFF" default="0x00A0"><detail>Thumbnail Width</detail></reg>
		<reg  name="SNAPSHOT_TMB_HEIGHT" addr="0x3006" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_tmb_height" range="0x0000 0xFFFF" default="0x0078"><detail>Thumbnail Height</detail></reg>
		<reg  name="SNAPSHOT_ROI_X0" addr="0x3008" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_roi_x0" range="0x0000 0xFFFF"><detail>ROI x start</detail></reg>
		<reg  name="SNAPSHOT_ROI_X1" addr="0x300A" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_roi_x1" range="0x0000 0xFFFF" default="0xFFFF"><detail>ROI x end</detail></reg>
		<reg  name="SNAPSHOT_ROI_Y0" addr="0x300C" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_roi_y0" range="0x0000 0xFFFF"><detail>ROI y start</detail></reg>
		<reg  name="SNAPSHOT_ROI_Y1" addr="0x300E" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_roi_y1" range="0x0000 0xFFFF" default="0xFFFF"><detail>ROI y end</detail></reg>
		<reg  name="SNAPSHOT_ASPECT_FACTOR" addr="0x3010" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_aspect_factor" range="0x0000 0xFFFF" default="0x1000" datatype="ufixed12"><detail>Context Snapshot Aspect Factor</detail></reg>
		<reg  name="SNAPSHOT_CTRL" addr="0x3012" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_ctrl" range="0x0000 0xFFFF" default="0x0004"><detail>Snapshot Control</detail>
			<bitfield  name="ASHAKE" mask="0x0001" display_name="0: ashake" range="0x0000 0x0001"><detail>Anti-shake Enable</detail></bitfield>
			<bitfield  name="RESERVED" mask="0x0006" display_name="1-2: reserved" range="0x0000 0x00FF"><detail>Undefined on read, must be cleared on write</detail></bitfield>
			<bitfield  name="SMILE" mask="0x0008" display_name="3: smile" range="0x0000 0x0001"><detail>Smile Detection Enable</detail></bitfield>
			<bitfield  name="FFD" mask="0x0080" display_name="7: ffd" range="0x0000 0x0001"><detail>Facial Feature (yaw, pitch, roll, ...) Detection Enable</detail></bitfield></reg>
		<reg  name="SNAPSHOT_LOCK" addr="0x3014" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_lock" range="0x0000 0xFFFF" default="0x00A0">
			<bitfield  name="AWB" mask="0x0001" display_name="0: awb" range="0x0000 0x0001"><detail>Automatic White Balance Lock</detail></bitfield>
			<bitfield  name="AE" mask="0x0002" display_name="1: ae" range="0x0000 0x0001"><detail>Automatic Exposure Lock</detail></bitfield>
			<bitfield  name="ATM" mask="0x0008" display_name="3: atm" range="0x0000 0x0001"><detail>Adaptive Tone Mapping Lock</detail></bitfield>
			<bitfield  name="FLARE" mask="0x0010" display_name="4: flare" range="0x0000 0x0001"><detail>Flare Lock</detail></bitfield>
			<bitfield  name="FD" mask="0x0020" display_name="5: fd" range="0x0000 0x0001"><detail>Flicker Detection Lock</detail></bitfield>
			<bitfield  name="VAR" mask="0x0040" display_name="6: var" range="0x0000 0x0001"><detail>Scratchpad Program Lock</detail></bitfield>
			<bitfield  name="FACED" mask="0x0080" display_name="7: faced" range="0x0000 0x0001"><detail>Face Detection Lock</detail></bitfield></reg>
		<reg  name="SNAPSHOT_ENABLE" addr="0x3016" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_enable" range="0x0000 0xFFFF" default="0x0002"><detail>Context Snapshot Enable Register</detail>
			<bitfield  name="MARK" mask="0x0001" display_name="0: mark" range="0x0000 0x0001"><detail>Marker Enable</detail></bitfield>
			<bitfield  name="TXT" mask="0x0002" display_name="1: txt" range="0x0000 0x0001"><detail>Text Enable</detail></bitfield></reg>
		<reg  name="SNAPSHOT_OUT_FMT" addr="0x3018" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_out_fmt" range="0x0000 0xFFFF" default="0x0001">
			<bitfield  name="FST" mask="0x0007" display_name="0-2: fst" range="0x0000 0x0007"><detail>Context Snapshot Output Format Subtype Select</detail></bitfield>
			<bitfield  name="PV" mask="0x0008" display_name="3: pv" range="0x0000 0x0001"><detail>Context Snapshot Postview Select</detail></bitfield>
			<bitfield  name="FT" mask="0x00F0" display_name="4-7: ft" range="0x0000 0x000F"><detail>Context Snapshot Output Format Type Select</detail></bitfield>
			<bitfield  name="IMODE" mask="0x0100" display_name="8: imode" range="0x0000 0x0001"><detail>Interleave mode</detail></bitfield>
			<bitfield  name="SS" mask="0x1000" display_name="12: ss" range="0x0000 0x0001"><detail>Context Snapshot Status Structure</detail></bitfield></reg>
		<reg  name="SNAPSHOT_SENSOR_MODE" addr="0x301A" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_sensor_mode" range="0x0000 0xFFFF">
			<bitfield  name="SENSOR_MODE" mask="0x000F" display_name="0-3: sensor_mode" range="0x0000 0x000F"><detail>Normal Sensor Mode</detail></bitfield>
			<bitfield  name="GLOBAL_RST" mask="0x0010" display_name="4: global_rst" range="0x0000 0x0001"><detail>Global Reset Enable</detail></bitfield>
			<bitfield  name="CAPTURE_SUBSAMPLE_X" mask="0x0F00" display_name="8-11: capture_subsample_x" range="0x0000 0x000F"><detail>Capture subsample X</detail></bitfield>
			<bitfield  name="CAPTURE_SUBSAMPLE_Y" mask="0xF000" display_name="12-15: capture_subsample_y" range="0x0000 0x000F"><detail>Capture subsample Y</detail></bitfield></reg>
		<reg  name="SNAPSHOT_MIPI_CTRL" addr="0x301C" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_mipi_ctrl" range="0x0000 0xFFFF" default="0x307F"><detail>Snapshot Host MIPI Interface Control Register</detail>
			<bitfield  name="IMG_TYPE" mask="0x003F" display_name="0-5: img_type" range="0x0000 0x003F"><detail>Snapshot Image Data Type</detail></bitfield>
			<bitfield  name="IMG_VC" mask="0x00C0" display_name="6-7: img_vc" range="0x0000 0x0003"><detail>Snapshot Image Virtual Channel</detail></bitfield>
			<bitfield  name="SS_TYPE" mask="0x3F00" display_name="8-13: ss_type" range="0x0000 0x003F"><detail>Snapshot Status Structure Data Type</detail></bitfield>
			<bitfield  name="SS_VC" mask="0xC000" display_name="14-15: ss_vc" range="0x0000 0x0003"><detail>Snapshot Status Structure Virtual Channel</detail></bitfield></reg>
		<reg  name="SNAPSHOT_MIPI_PV_CTRL" addr="0x301E" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_mipi_pv_ctrl" range="0x0000 0xFFFF" default="0x003F"><detail>Snapshot Host MIPI Interface Control Register</detail>
			<bitfield  name="PV_TYPE" mask="0x003F" display_name="0-5: pv_type" range="0x0000 0x003F"><detail>Postview Data Type</detail></bitfield>
			<bitfield  name="PV_ID" mask="0x00C0" display_name="6-7: pv_id" range="0x0000 0x0003"><detail>Postview Virtual Channel ID</detail></bitfield></reg>
		<reg  name="SNAPSHOT_MAX_FPS" addr="0x3020" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_max_fps" range="0x0000 0xFFFF" default="0x1E00" datatype="ufixed8"><detail>Maximum Frame Rate</detail></reg>
		<reg  name="SNAPSHOT_AE_USG" addr="0x3022" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_ae_usg" range="0x0000 0xFFFF" default="0x0800" datatype="ufixed8"><detail>Auto Exposure Upper Sensor Gain</detail></reg>
		<reg  name="SNAPSHOT_AE_UPPER_ET" addr="0x3024" space="SNAPSHOT" span="2" mask="0xFFFFFFFF" display_name="snapshot_ae_upper_et" range="0x00000000 0xFFFFFFFF" default="0x000101D0"><detail>Auto Exposure Upper Exposure Time</detail></reg>
		<reg  name="SNAPSHOT_AE_MAX_ET" addr="0x3028" space="SNAPSHOT" span="2" mask="0xFFFFFFFF" display_name="snapshot_ae_max_et" range="0x00000000 0xFFFFFFFF" default="0x000493E0"><detail>Auto Exposure Maximum Exposure Time</detail></reg>
		<reg  name="SNAPSHOT_SS" addr="0x302C" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_ss" range="0x0000 0xFFFF" default="0x01F8"><detail>Snapshot Status Structure control</detail>
			<bitfield  name="FACED" mask="0x000F" display_name="0-3: faced" range="0x0000 0x000F"><detail>Number of Faces Reported</detail></bitfield>
			<bitfield  name="HISTOGRAM" mask="0x0010" display_name="4: histogram" range="0x0000 0x0001"><detail>Histogram Enable</detail></bitfield>
			<bitfield  name="FRAME_INFO" mask="0x0020" display_name="5: frame_info" range="0x0000 0x0001"><detail>Frame Information Enable</detail></bitfield>
			<bitfield  name="POINTERS" mask="0x0040" display_name="6: pointers" range="0x0000 0x0001"><detail>Postview Pointers</detail></bitfield>
			<bitfield  name="RESERVED" mask="0x0080" display_name="7: reserved" range="0x0000 0x003F"><detail>Undefined on read, must be cleared on write</detail></bitfield>
			<bitfield  name="SOSI" mask="0x0100" display_name="8: sosi" range="0x0000 0x0001"><detail>SOSI Enable</detail></bitfield>
			<bitfield  name="FFD" mask="0x0200" display_name="9: ffd" range="0x0000 0x0001"><detail>Facial Feature (eye and mouth center, eye and mouth corners) Detection Information Enable</detail></bitfield></reg>
		<reg  name="SNAPSHOT_HINF_CTRL" addr="0x302E" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_hinf_ctrl" range="0x0000 0xFFFF"><detail>Host Interface Control Register</detail>
			<bitfield  name="MIPI" mask="0x0007" display_name="0-2: mipi" range="0x0000 0x0007"><detail>MIPI Enable</detail></bitfield>
			<bitfield  name="MIPI_MODE" mask="0x0008" display_name="3: mipi_mode" range="0x0000 0x0001"><detail>MIPI Mode</detail></bitfield>
			<bitfield  name="SPOOF" mask="0x0010" display_name="4: spoof" range="0x0000 0x0001"><detail>Parallel interface timing mode</detail></bitfield>
			<bitfield  name="PAR_FQ" mask="0x0020" display_name="5: par_fq" range="0x0000 0x0001"><detail>Parallel interface frequency mode</detail></bitfield>
			<bitfield  name="FV_POL" mask="0x0040" display_name="6: fv_pol" range="0x0000 0x0001"><detail>Frame Valid Polarity</detail></bitfield>
			<bitfield  name="LV_POL" mask="0x0080" display_name="7: lv_pol" range="0x0000 0x0001"><detail>Line Valid Polarity</detail></bitfield>
			<bitfield  name="MUX_DELAY" mask="0x3F00" display_name="8-13: mux_delay" range="0x0000 0x003F"><detail>Adaptive Frequency Switch Delay</detail></bitfield>
			<bitfield  name="RETRANSMIT" mask="0x4000" display_name="14: retransmit" range="0x0000 0x0001"><detail>Retransmit Frame</detail></bitfield>
			<bitfield  name="F_OVERLAP" mask="0x8000" display_name="15: f_overlap" range="0x0000 0x0001"><detail>Overlap Frames</detail></bitfield></reg>
		<reg  name="SNAPSHOT_HINF_SPOOF_W" addr="0x3030" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_hinf_spoof_w" range="0x0000 0xFFFF"><detail>Spoof Width Register</detail></reg>
		<reg  name="SNAPSHOT_HINF_SPOOF_H" addr="0x3032" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_hinf_spoof_h" range="0x0000 0xFFFF"><detail>Spoof Height Register</detail></reg>
		<reg  name="SNAPSHOT_HINF_FV_LV" addr="0x3034" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_hinf_fv_lv" range="0x0000 0xFFFF"><detail>FV-LV Delay Register</detail></reg>
		<reg  name="SNAPSHOT_HINF_LV_FV" addr="0x3036" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_hinf_lv_fv" range="0x0000 0xFFFF" default="0x0004"><detail>LV-FV Delay Register</detail></reg>
		<reg  name="SNAPSHOT_HINF_MIN_LV_LV" addr="0x3038" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_hinf_min_lv_lv" range="0x0000 0xFFFF" default="0x0004"><detail>Min. LV-LV Delay Register</detail></reg>
		<reg  name="SNAPSHOT_HINF_MIN_FV_FV" addr="0x303A" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_hinf_min_fv_fv" range="0x0000 0xFFFF" default="0x0004"><detail>Min. FV-FV Delay Register</detail></reg>
		<reg  name="SNAPSHOT_HINF_TH0U" addr="0x303C" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_hinf_th0u" range="0x0000 0xFFFF" default="0xFFFF"><detail>HINF Zone 0 Upwards Threshold Settings</detail></reg>
		<reg  name="SNAPSHOT_HINF_TH1U" addr="0x303E" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_hinf_th1u" range="0x0000 0xFFFF" default="0xFFFF"><detail>HINF Zone 1 Upwards Threshold Settings</detail></reg>
		<reg  name="SNAPSHOT_HINF_TH1D" addr="0x3040" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_hinf_th1d" range="0x0000 0xFFFF" default="0xFFFF"><detail>HINF Zone 1 Downwards Threshold Settings</detail></reg>
		<reg  name="SNAPSHOT_HINF_TH2D" addr="0x3042" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_hinf_th2d" range="0x0000 0xFFFF" default="0xFFFF"><detail>HINF Zone 2 Downwards Threshold Settings</detail></reg>
		<reg  name="SNAPSHOT_HINF_CLK0" addr="0x3044" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_hinf_clk0" range="0x0000 0xFFFF"><detail>HINF Zone 0 Clock Settings</detail>
			<bitfield  name="CLK" mask="0x00FF" display_name="0-7: clk" range="0x0000 0x00FF"><detail>Clock Divider</detail></bitfield>
			<bitfield  name="SLEW" mask="0xFF00" display_name="8-15: slew" range="0x0000 0x00FF"><detail>Slew Rate</detail></bitfield></reg>
		<reg  name="SNAPSHOT_HINF_CLK1" addr="0x3046" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_hinf_clk1" range="0x0000 0xFFFF"><detail>HINF Zone 1 Clock Settings</detail>
			<bitfield  name="CLK" mask="0x00FF" display_name="0-7: clk" range="0x0000 0x00FF"><detail>Clock Divider</detail></bitfield>
			<bitfield  name="SLEW" mask="0xFF00" display_name="8-15: slew" range="0x0000 0x00FF"><detail>Slew Rate</detail></bitfield></reg>
		<reg  name="SNAPSHOT_HINF_CLK2" addr="0x3048" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_hinf_clk2" range="0x0000 0xFFFF"><detail>HINF Zone 2 Clock Settings</detail>
			<bitfield  name="CLK" mask="0x00FF" display_name="0-7: clk" range="0x0000 0x00FF"><detail>Clock Divider</detail></bitfield>
			<bitfield  name="SLEW" mask="0xFF00" display_name="8-15: slew" range="0x0000 0x00FF"><detail>Slew Rate</detail></bitfield></reg>
		<reg  name="SNAPSHOT_ISO" addr="0x304A" space="SNAPSHOT" mask="0xFFFF" display_name="snapshot_iso" range="0x0000 0xFFFF" volatile="Y"><detail>AE ISO</detail></reg>
		<reg  name="SNAPSHOT_CLK0" addr="0x304C" space="SNAPSHOT" span="2" mask="0xFFFFFFFF" display_name="snapshot_clk0" range="0x00000000 0xFFFFFFFF"><detail>Snapshot Clock 0</detail>
			<bitfield  name="SENSOR_0_DIV" mask="0x000000FF" display_name="0-7: sensor_0_div" range="0x00000000 0x000000FF"><detail>Snapshot Primary Sensor Divider</detail></bitfield>
			<bitfield  name="SENSOR_1_DIV" mask="0x0000FF00" display_name="8-15: sensor_1_div" range="0x00000000 0x000000FF"><detail>Snapshot Secondary Sensor Divider</detail></bitfield>
			<bitfield  name="SYS1X_DIV" mask="0x00FF0000" display_name="16-23: sys1x_div" range="0x00000000 0x000000FF"><detail>Snapshot System 1x Divider</detail></bitfield>
			<bitfield  name="HOST_DIV_0" mask="0xFF000000" display_name="24-31: host_div_0" range="0x00000000 0x000000FF"><detail>Snapshot Host Divider 0</detail></bitfield></reg>
		<reg  name="SNAPSHOT_CLK1" addr="0x3050" space="SNAPSHOT" span="2" mask="0xFFFFFFFF" display_name="snapshot_clk1" range="0x00000000 0xFFFFFFFF"><detail>Snapshot Clock 1</detail>
			<bitfield  name="SPI_DIV" mask="0x000000FF" display_name="0-7: spi_div" range="0x00000000 0x000000FF"><detail>Snapshot Primary SPI Divider</detail></bitfield>
			<bitfield  name="MIPI_DIV" mask="0x0000FF00" display_name="8-15: mipi_div" range="0x00000000 0x000000FF"><detail>Snapshot MIPI Divider</detail></bitfield>
			<bitfield  name="SYSNX_DIV" mask="0x00FF0000" display_name="16-23: sysnx_div" range="0x00000000 0x000000FF"><detail>Snapshot System Nx Divider</detail></bitfield>
			<bitfield  name="SYSNX1X_CLK_RATIO" mask="0x07000000" display_name="24-26: sysnx1x_clk_ratio" range="0x00000000 0x00000007"><detail>Snapshot Nx1x Clock Ratio</detail></bitfield>
			<bitfield  name="SENSOR_0_CLK_ON" mask="0x08000000" display_name="27: sensor_0_clk_on" range="0x00000000 0x00000001"><detail>Snapshot Primary Sensor Clock Enable</detail></bitfield>
			<bitfield  name="SENSOR_1_CLK_ON" mask="0x10000000" display_name="28: sensor_1_clk_on" range="0x00000000 0x00000001"><detail>Snapshot Secondary Sensor Clock Enable</detail></bitfield></reg>
		<reg  name="SNAPSHOT_CLK2" addr="0x3054" space="SNAPSHOT" span="2" mask="0xFFFFFFFF" display_name="snapshot_clk2" range="0x00000000 0xFFFFFFFF" default="0x45000000"><detail>Snapshot Clock 2</detail>
			<bitfield  name="HOST_DIV_1" mask="0x0000FF00" display_name="8-15: host_div_1" range="0x00000000 0x000000FF"><detail>Snapshot Host Divider 1</detail></bitfield>
			<bitfield  name="HOST_DIV_2" mask="0x00FF0000" display_name="16-23: host_div_2" range="0x00000000 0x000000FF"><detail>Snapshot Host Divider 2</detail></bitfield>
			<bitfield  name="HOST_DIV_MUX_DELAY" mask="0x3F000000" display_name="24-29: host_div_mux_delay" range="0x00000000 0x0000003F"><detail>Snapshot Host Divider Mux Delay</detail></bitfield>
			<bitfield  name="HOST_DIV_MUX_BYPASS" mask="0x40000000" display_name="30: host_div_mux_bypass" range="0x00000000 0x00000001"><detail>Snapshot Primary Sensor Clock Enable</detail></bitfield></reg>
		<reg  name="SNAPSHOT_SYS_FREQ" addr="0x3058" space="SNAPSHOT" span="2" mask="0xFFFFFFFF" display_name="snapshot_sys_freq" range="0x80000000 0x7FFFFFFF" default="0x00300000" datatype="fixed16"><detail>Snapshot System Frequency</detail></reg>
		<reg  name="SNR" addr="0x4000" space="CONTROL" mask="0xFFFF" display_name="snr" range="0x8000 0x7FFF" default="0x0A00" volatile="Y" datatype="fixed8"><detail>Signal-to-noise ratio</detail></reg>
		<reg  name="SCENE_MODE" addr="0x4002" space="CONTROL" mask="0xFFFF" display_name="scene_mode" range="0x0000 0xFFFF" default="0x7F00" volatile="Y"><detail>Scene Mode Control</detail>
			<bitfield  name="MODE" mask="0x000F" display_name="0-3: mode" range="0x0000 0x000F"><detail>Scene Mode</detail></bitfield>
			<bitfield  name="ADJUST_ISO" mask="0x0100" display_name="8: adjust_iso" range="0x0000 0x0001"><detail>Auto Scene Modes Exp. Time Control</detail></bitfield>
			<bitfield  name="ADJUST_ET" mask="0x0200" display_name="9: adjust_et" range="0x0000 0x0001"><detail>Auto Scene Modes Exp. Time Control</detail></bitfield>
			<bitfield  name="ADJUST_AWB" mask="0x0400" display_name="10: adjust_awb" range="0x0000 0x0001"><detail>Auto Scene Modes AWB Control</detail></bitfield>
			<bitfield  name="ADJUST_AF" mask="0x0800" display_name="11: adjust_af" range="0x0000 0x0001"><detail>Auto Scene Modes Auto Focus Control</detail></bitfield>
			<bitfield  name="ADJUST_FLASH" mask="0x1000" display_name="12: adjust_flash" range="0x0000 0x0001"><detail>Auto Scene Modes Flash Control</detail></bitfield>
			<bitfield  name="ADJUST_CONTROL" mask="0x2000" display_name="13: adjust_control" range="0x0000 0x0001"><detail>Auto Scene Modes General Control</detail></bitfield>
			<bitfield  name="ADJUST_IQ" mask="0x4000" display_name="14: adjust_iq" range="0x0000 0x0001"><detail>Auto Scene Modes Quality Control</detail></bitfield>
			<bitfield  name="AUTO" mask="0x8000" display_name="15: auto" range="0x0000 0x0001"><detail>Auto Scene Modes</detail></bitfield></reg>
		<reg  name="AF_MODE" addr="0x4004" space="CONTROL" mask="0xFFFF" display_name="af_mode" range="0x0000 0xFFFF" default="0x00E0">
			<bitfield  name="MODE" mask="0x000F" display_name="0-3: mode" range="0x0000 0x000F"><detail>Auto Focus Mode</detail></bitfield>
			<bitfield  name="MANUAL_ROI_ENABLE" mask="0x0010" display_name="4: manual_roi_enable" range="0x0000 0x0001"><detail>AF Manual ROI Enabled</detail></bitfield>
			<bitfield  name="FACE_ROI_ENABLE" mask="0x0020" display_name="5: face_roi_enable" range="0x0000 0x0001"><detail>AF Face ROI Enabled</detail></bitfield>
			<bitfield  name="CENTER_ROI_ENABLE" mask="0x0040" display_name="6: center_roi_enable" range="0x0000 0x0001"><detail>AF Center ROI Enabled</detail></bitfield>
			<bitfield  name="RESERVED" mask="0xFF80" display_name="7-15: reserved" range="0x0000 0x01FF"><detail>Undefined on read, must be cleared on write</detail></bitfield></reg>
		<reg  name="AF_POS" addr="0x4006" space="CONTROL" mask="0xFFFF" display_name="af_pos" range="0x0000 0xFFFF" volatile="Y">
			<bitfield  name="POS" mask="0x00FF" display_name="0-7: pos" range="0x0000 0x00FF"><detail>Focus Position</detail></bitfield>
			<bitfield  name="OBJ_X" mask="0x0F00" display_name="8-11: obj_x" range="0x0000 0x000F"><detail>Focus Object X Position</detail></bitfield>
			<bitfield  name="OBJ_Y" mask="0xF000" display_name="12-15: obj_y" range="0x0000 0x000F"><detail>Focus Object Y Position</detail></bitfield></reg>
		<reg  name="AF_SLOTS" addr="0x4008" space="CONTROL" mask="0xFFFF" display_name="af_slots" range="0x0000 0xFFFF" default="0x003B"><detail>AF slots</detail>
			<bitfield  name="FIRST_PASS" mask="0x000F" display_name="0-3: first_pass" range="0x0000 0x000F"><detail>AF slots for first pass</detail></bitfield>
			<bitfield  name="SECOND_PASS" mask="0x00F0" display_name="4-7: second_pass" range="0x0000 0x000F"><detail>AF slots for second pass</detail></bitfield></reg>
		<reg  name="AE_BV" addr="0x400A" space="CONTROL" mask="0xFFFF" display_name="ae_bv" range="0x8000 0x7FFF" default="0x0800" volatile="Y" datatype="fixed8"><detail>Brightness Value</detail></reg>
		<reg  name="AE_BV_MIN" addr="0x400C" space="CONTROL" mask="0xFFFF" display_name="ae_bv_min" range="0x8000 0x7FFF" default="0xFC00" datatype="fixed8"><detail>Auto Exposure Minimum Brightness Value</detail></reg>
		<reg  name="AE_BV_MAX" addr="0x400E" space="CONTROL" mask="0xFFFF" display_name="ae_bv_max" range="0x8000 0x7FFF" default="0x0C00" datatype="fixed8"><detail>Auto Exposure Maximum Brightness Value</detail></reg>
		<reg  name="AE_BV_OFF" addr="0x4010" space="CONTROL" mask="0xFFFF" display_name="ae_bv_off" range="0x8000 0x7FFF" datatype="fixed8"><detail>Brightness Value Offset</detail></reg>
		<reg  name="AE_BV_BIAS" addr="0x4012" space="CONTROL" mask="0xFFFF" display_name="ae_bv_bias" range="0x8000 0x7FFF" volatile="Y" datatype="fixed8"><detail>Brightness Value Bias</detail></reg>
		<reg  name="AE_MODE" addr="0x4014" space="CONTROL" mask="0xFFFF" display_name="ae_mode" range="0x0000 0xFFFF" default="0x0003">
			<bitfield  name="AUTO" mask="0x0001" display_name="0: auto" range="0x0000 0x0001"><detail>Auto Exposure Mode</detail></bitfield>
			<bitfield  name="AUTO_TIME" mask="0x0002" display_name="1: auto_time" range="0x0000 0x0001"><detail>Auto Exposure Time Mode</detail></bitfield>
			<bitfield  name="PISO" mask="0x0004" display_name="2: piso" range="0x0000 0x0001"><detail>Preview Manual ISO Enable</detail></bitfield>
			<bitfield  name="SISO" mask="0x0008" display_name="3: siso" range="0x0000 0x0001"><detail>Snapshot Manual ISO Enable</detail></bitfield>
			<bitfield  name="IMM" mask="0x0010" display_name="4: imm" range="0x0000 0x0001"><detail>Converge Immediately</detail></bitfield>
			<bitfield  name="STATUS" mask="0x00C0" display_name="6-7: status" range="0x0000 0x0003"><detail>Converged</detail></bitfield>
			<bitfield  name="FACE_BOUND" mask="0x0100" display_name="8: face_bound" range="0x0000 0x0001"><detail>Face Bound Exposure</detail></bitfield>
			<bitfield  name="FACE_LOCK" mask="0x0200" display_name="9: face_lock" range="0x0000 0x0001"><detail>Face Bound Exposure Lock</detail></bitfield></reg>
		<reg  name="RESERVED_CONTROL_4016" addr="0x4016" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="AE_PV_TARGET" addr="0x4018" space="CONTROL" mask="0xFFFF" display_name="ae_pv_target" range="0x8000 0x7FFF" default="0xFE1A" datatype="fixed8"><detail>AE PV target</detail></reg>
		<reg  name="AE_BACKLIGHT" addr="0x401A" space="CONTROL" mask="0xFFFF" display_name="ae_backlight" range="0x8000 0x7FFF" default="0x0080" datatype="fixed8"><detail>AE Backlight Compensation</detail></reg>
		<reg  name="AE_SPEED" addr="0x401C" space="CONTROL" mask="0xFFFF" display_name="ae_speed" range="0x8000 0x7FFF" default="0x00E7" datatype="fixed12"><detail>AE convergence speed</detail></reg>
		<reg  name="AE_MIN_STEP" addr="0x401E" space="CONTROL" mask="0xFFFF" display_name="ae_min_step" range="0x8000 0x7FFF" default="0x0080" datatype="fixed8"><detail>AE BV step</detail></reg>
		<reg  name="RESERVED_CONTROL_4020" addr="0x4020" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x8000 0x7FFF" default="0x00E7" datatype="fixed12"></reg>
		<reg  name="AE_UNLOCK_TH" addr="0x4022" space="CONTROL" mask="0xFFFF" display_name="ae_unlock_th" range="0x8000 0x7FFF" default="0x004C" datatype="fixed8"><detail>AE BV unlock threshold</detail></reg>
		<reg  name="AE_LOCK_TH" addr="0x4024" space="CONTROL" mask="0xFFFF" display_name="ae_lock_th" range="0x8000 0x7FFF" default="0x0005" datatype="fixed8"><detail>AE BV lock threshold</detail></reg>
		<reg  name="RESERVED_CONTROL_4026" addr="0x4026" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0042"></reg>
		<reg  name="RESERVED_CONTROL_4028" addr="0x4028" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x03E8"></reg>
		<reg  name="RESERVED_CONTROL_402A" addr="0x402A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0004"></reg>
		<reg  name="AE_FLICKER_HIST" addr="0x402C" space="CONTROL" mask="0xFFFF" display_name="ae_flicker_hist" range="0x8000 0x7FFF" default="0x0080" datatype="fixed8"><detail>flicker ET histeresys</detail></reg>
		<reg  name="AE_MAX_SENSOR_GAIN" addr="0x402E" space="CONTROL" mask="0xFFFF" display_name="ae_max_sensor_gain" range="0x8000 0x7FFF" default="0x1000" datatype="fixed8"><detail>AE max sensor gain</detail></reg>
		<reg  name="AWB_MODE" addr="0x4030" space="CONTROL" mask="0xFFFF" display_name="awb_mode" range="0x0000 0xFFFF" default="0x01DF" volatile="Y">
			<bitfield  name="MODE" mask="0x000F" display_name="0-3: mode" range="0x0000 0x000F"><detail>Auto White Balance Mode</detail></bitfield>
			<bitfield  name="RECALC" mask="0x0010" display_name="4: recalc" range="0x0000 0x0001"><detail>Recalculate AWB parameters</detail></bitfield>
			<bitfield  name="IMM" mask="0x0020" display_name="5: imm" range="0x0000 0x0001"><detail>Converge Immediately</detail></bitfield>
			<bitfield  name="FACE" mask="0x0040" display_name="6: face" range="0x0000 0x0001"><detail>Auto White Balance Face Correction Enable</detail></bitfield>
			<bitfield  name="FLASH" mask="0x0080" display_name="7: flash" range="0x0000 0x0001"><detail>Auto White Balance Flash Enable</detail></bitfield>
			<bitfield  name="BIT_8" confidential="Y" mask="0x0100" display_name="8: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="STATUS" mask="0x0C00" display_name="10-11: status" range="0x0000 0x0003"><detail>Converged</detail></bitfield>
			<bitfield  name="EX_MODE" mask="0x1000" display_name="12: ex_mode" range="0x0000 0x0001"><detail>Auto White Balance Extended Mode</detail></bitfield></reg>
		<reg  name="AWB_TEMP" addr="0x4032" space="CONTROL" mask="0xFFFF" display_name="awb_temp" range="0x0000 0xFFFF" default="0x1388" volatile="Y"><detail>Illumination Temperature</detail></reg>
		<reg  name="AWB_GGAIN" addr="0x4034" space="CONTROL" mask="0xFFFF" display_name="awb_ggain" range="0x0000 0xFFFF" default="0x1000" volatile="Y" datatype="ufixed12"><detail>Illumination Green Gain</detail></reg>
		<reg  name="AWB_TEMP_OFF" addr="0x4036" space="CONTROL" mask="0xFFFF" display_name="awb_temp_off" range="0x8000 0x7FFF" datatype="signed"><detail>Illumination Temperature Offset</detail></reg>
		<reg  name="AWB_GGAIN_OFF" addr="0x4038" space="CONTROL" mask="0xFFFF" display_name="awb_ggain_off" range="0x8000 0x7FFF" default="0x1000" datatype="fixed12"><detail>Illumination Green Gain Offset</detail></reg>
		<reg  name="AWB_SATURATION" addr="0x403A" space="CONTROL" mask="0xFFFF" display_name="awb_saturation" range="0x8000 0x7FFF" default="0x0100" volatile="Y" datatype="fixed8"><detail>AWB Saturation Bias Value</detail></reg>
		<reg  name="AWB_SPEED" addr="0x403C" space="CONTROL" mask="0xFFFF" display_name="awb_speed" range="0x8000 0x7FFF" default="0x00FF" datatype="fixed12"><detail>AWB convergence speed</detail></reg>
		<reg  name="AWB_MIN_TEMP" addr="0x403E" space="CONTROL" mask="0xFFFF" display_name="awb_min_temp" range="0x0000 0xFFFF" default="0x08FC" volatile="Y"><detail>AWB min temp</detail></reg>
		<reg  name="AWB_MAX_TEMP" addr="0x4040" space="CONTROL" mask="0xFFFF" display_name="awb_max_temp" range="0x0000 0xFFFF" default="0x2328" volatile="Y"><detail>AWB max temp</detail></reg>
		<reg  name="AWB_DEFAULT_TEMP" addr="0x4042" space="CONTROL" mask="0xFFFF" display_name="awb_default_temp" range="0x0000 0xFFFF" default="0x1388" volatile="Y"><detail>AWB default temp</detail></reg>
		<reg  name="RESERVED_CONTROL_4044" addr="0x4044" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_4046" addr="0x4046" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="AE_MET" addr="0x4048" space="CONTROL" mask="0xFFFF" display_name="ae_met" range="0x0000 0xFFFF" default="0x0001"><detail>Auto Exposure Metering Mode</detail></reg>
		<reg  name="AF_DOCK" addr="0x404A" space="CONTROL" mask="0xFFFF" display_name="af_dock" range="0x0000 0xFFFF">
			<bitfield  name="POS" mask="0x00FF" display_name="0-7: pos" range="0x0000 0x00FF"><detail>Default Focus Position</detail></bitfield></reg>
		<reg  name="RESERVED_CONTROL_404C" addr="0x404C" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_404E" addr="0x404E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_4050" addr="0x4050" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_4052" addr="0x4052" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="AWB_MINRG" addr="0x4054" space="CONTROL" mask="0xFFFF" display_name="awb_minrg" range="0x0000 0xFFFF" default="0xFFFF" volatile="Y"><detail>AWB Statistics Min R/G Value</detail></reg>
		<reg  name="AWB_MAXRG" addr="0x4056" space="CONTROL" mask="0xFFFF" display_name="awb_maxrg" range="0x0000 0xFFFF" default="0xFFFF" volatile="Y"><detail>AWB Statistics Max R/G Value</detail></reg>
		<reg  name="AWB_MINBG" addr="0x4058" space="CONTROL" mask="0xFFFF" display_name="awb_minbg" range="0x0000 0xFFFF" default="0xFFFF" volatile="Y"><detail>AWB Statistics Min B/G Value</detail></reg>
		<reg  name="AWB_MAXBG" addr="0x405A" space="CONTROL" mask="0xFFFF" display_name="awb_maxbg" range="0x0000 0xFFFF" default="0xFFFF" volatile="Y"><detail>AWB Statistics Max B/G Value</detail></reg>
		<reg  name="AWB_MINV" addr="0x405C" space="CONTROL" mask="0xFFFF" display_name="awb_minv" range="0x0000 0xFFFF" default="0x0020"><detail>AWB Statistics Min RGB Value</detail></reg>
		<reg  name="AWB_MAXV" addr="0x405E" space="CONTROL" mask="0xFFFF" display_name="awb_maxv" range="0x0000 0xFFFF" default="0x03D4"><detail>AWB Statistics Max RGB Value</detail></reg>
		<reg  name="AWB_POST_GAINR" addr="0x4060" space="CONTROL" mask="0xFFFF" display_name="awb_post_gainr" range="0x0000 0xFFFF" default="0x1000"><detail>AWB Post R Gain</detail></reg>
		<reg  name="AWB_POST_GAING" addr="0x4062" space="CONTROL" mask="0xFFFF" display_name="awb_post_gaing" range="0x0000 0xFFFF" default="0x1000"><detail>AWB Post G Gain</detail></reg>
		<reg  name="AWB_POST_GAINB" addr="0x4064" space="CONTROL" mask="0xFFFF" display_name="awb_post_gainb" range="0x0000 0xFFFF" default="0x1000"><detail>AWB Post B Gain</detail></reg>
		<reg  name="AWB_CC_0" addr="0x4066" space="CONTROL" mask="0xFFFF" display_name="awb_cc_0" range="0x8000 0x7FFF" volatile="Y" datatype="fixed12"><detail>AWB Color Correction Matrix</detail></reg>
		<reg  name="AWB_CC_1" addr="0x4068" space="CONTROL" mask="0xFFFF" display_name="awb_cc_1" range="0x8000 0x7FFF" volatile="Y" datatype="fixed12"><detail>AWB Color Correction Matrix</detail></reg>
		<reg  name="AWB_CC_2" addr="0x406A" space="CONTROL" mask="0xFFFF" display_name="awb_cc_2" range="0x8000 0x7FFF" volatile="Y" datatype="fixed12"><detail>AWB Color Correction Matrix</detail></reg>
		<reg  name="AWB_CC_3" addr="0x406C" space="CONTROL" mask="0xFFFF" display_name="awb_cc_3" range="0x8000 0x7FFF" volatile="Y" datatype="fixed12"><detail>AWB Color Correction Matrix</detail></reg>
		<reg  name="AWB_CC_4" addr="0x406E" space="CONTROL" mask="0xFFFF" display_name="awb_cc_4" range="0x8000 0x7FFF" volatile="Y" datatype="fixed12"><detail>AWB Color Correction Matrix</detail></reg>
		<reg  name="AWB_CC_5" addr="0x4070" space="CONTROL" mask="0xFFFF" display_name="awb_cc_5" range="0x8000 0x7FFF" volatile="Y" datatype="fixed12"><detail>AWB Color Correction Matrix</detail></reg>
		<reg  name="AWB_CC_6" addr="0x4072" space="CONTROL" mask="0xFFFF" display_name="awb_cc_6" range="0x8000 0x7FFF" volatile="Y" datatype="fixed12"><detail>AWB Color Correction Matrix</detail></reg>
		<reg  name="AWB_CC_7" addr="0x4074" space="CONTROL" mask="0xFFFF" display_name="awb_cc_7" range="0x8000 0x7FFF" volatile="Y" datatype="fixed12"><detail>AWB Color Correction Matrix</detail></reg>
		<reg  name="AWB_CC_8" addr="0x4076" space="CONTROL" mask="0xFFFF" display_name="awb_cc_8" range="0x8000 0x7FFF" volatile="Y" datatype="fixed12"><detail>AWB Color Correction Matrix</detail></reg>
		<reg  name="AWB_CALIB_TEMP_0" addr="0x4078" space="CONTROL" mask="0xFFFF" display_name="awb_calib_temp_0" range="0x0000 0xFFFF"><detail>AWB Calibration Temperature</detail></reg>
		<reg  name="AWB_CALIB_TEMP_1" addr="0x407A" space="CONTROL" mask="0xFFFF" display_name="awb_calib_temp_1" range="0x0000 0xFFFF"><detail>AWB Calibration Temperature</detail></reg>
		<reg  name="AWB_CALIB_TEMP_2" addr="0x407C" space="CONTROL" mask="0xFFFF" display_name="awb_calib_temp_2" range="0x0000 0xFFFF"><detail>AWB Calibration Temperature</detail></reg>
		<reg  name="AWB_CALIB_TEMP_3" addr="0x407E" space="CONTROL" mask="0xFFFF" display_name="awb_calib_temp_3" range="0x0000 0xFFFF"><detail>AWB Calibration Temperature</detail></reg>
		<reg  name="AWB_CALIB_TEMP_4" addr="0x4080" space="CONTROL" mask="0xFFFF" display_name="awb_calib_temp_4" range="0x0000 0xFFFF"><detail>AWB Calibration Temperature</detail></reg>
		<reg  name="AWB_CALIB_TEMP_5" addr="0x4082" space="CONTROL" mask="0xFFFF" display_name="awb_calib_temp_5" range="0x0000 0xFFFF"><detail>AWB Calibration Temperature</detail></reg>
		<reg  name="AWB_CALIB_TEMP_6" addr="0x4084" space="CONTROL" mask="0xFFFF" display_name="awb_calib_temp_6" range="0x0000 0xFFFF"><detail>AWB Calibration Temperature</detail></reg>
		<reg  name="AWB_CALIB_TEMP_7" addr="0x4086" space="CONTROL" mask="0xFFFF" display_name="awb_calib_temp_7" range="0x0000 0xFFFF"><detail>AWB Calibration Temperature</detail></reg>
		<reg  name="AWB_CALIB_RG_0" addr="0x4088" space="CONTROL" mask="0xFFFF" display_name="awb_calib_rg_0" range="0x0000 0xFFFF" datatype="ufixed12"><detail>AWB R Gain</detail></reg>
		<reg  name="AWB_CALIB_RG_1" addr="0x408A" space="CONTROL" mask="0xFFFF" display_name="awb_calib_rg_1" range="0x0000 0xFFFF" datatype="ufixed12"><detail>AWB R Gain</detail></reg>
		<reg  name="AWB_CALIB_RG_2" addr="0x408C" space="CONTROL" mask="0xFFFF" display_name="awb_calib_rg_2" range="0x0000 0xFFFF" datatype="ufixed12"><detail>AWB R Gain</detail></reg>
		<reg  name="AWB_CALIB_RG_3" addr="0x408E" space="CONTROL" mask="0xFFFF" display_name="awb_calib_rg_3" range="0x0000 0xFFFF" datatype="ufixed12"><detail>AWB R Gain</detail></reg>
		<reg  name="AWB_CALIB_RG_4" addr="0x4090" space="CONTROL" mask="0xFFFF" display_name="awb_calib_rg_4" range="0x0000 0xFFFF" datatype="ufixed12"><detail>AWB R Gain</detail></reg>
		<reg  name="AWB_CALIB_RG_5" addr="0x4092" space="CONTROL" mask="0xFFFF" display_name="awb_calib_rg_5" range="0x0000 0xFFFF" datatype="ufixed12"><detail>AWB R Gain</detail></reg>
		<reg  name="AWB_CALIB_RG_6" addr="0x4094" space="CONTROL" mask="0xFFFF" display_name="awb_calib_rg_6" range="0x0000 0xFFFF" datatype="ufixed12"><detail>AWB R Gain</detail></reg>
		<reg  name="AWB_CALIB_RG_7" addr="0x4096" space="CONTROL" mask="0xFFFF" display_name="awb_calib_rg_7" range="0x0000 0xFFFF" datatype="ufixed12"><detail>AWB R Gain</detail></reg>
		<reg  name="AWB_CALIB_BG_0" addr="0x4098" space="CONTROL" mask="0xFFFF" display_name="awb_calib_bg_0" range="0x0000 0xFFFF" datatype="ufixed12"><detail>AWB B Gain</detail></reg>
		<reg  name="AWB_CALIB_BG_1" addr="0x409A" space="CONTROL" mask="0xFFFF" display_name="awb_calib_bg_1" range="0x0000 0xFFFF" datatype="ufixed12"><detail>AWB B Gain</detail></reg>
		<reg  name="AWB_CALIB_BG_2" addr="0x409C" space="CONTROL" mask="0xFFFF" display_name="awb_calib_bg_2" range="0x0000 0xFFFF" datatype="ufixed12"><detail>AWB B Gain</detail></reg>
		<reg  name="AWB_CALIB_BG_3" addr="0x409E" space="CONTROL" mask="0xFFFF" display_name="awb_calib_bg_3" range="0x0000 0xFFFF" datatype="ufixed12"><detail>AWB B Gain</detail></reg>
		<reg  name="AWB_CALIB_BG_4" addr="0x40A0" space="CONTROL" mask="0xFFFF" display_name="awb_calib_bg_4" range="0x0000 0xFFFF" datatype="ufixed12"><detail>AWB B Gain</detail></reg>
		<reg  name="AWB_CALIB_BG_5" addr="0x40A2" space="CONTROL" mask="0xFFFF" display_name="awb_calib_bg_5" range="0x0000 0xFFFF" datatype="ufixed12"><detail>AWB B Gain</detail></reg>
		<reg  name="AWB_CALIB_BG_6" addr="0x40A4" space="CONTROL" mask="0xFFFF" display_name="awb_calib_bg_6" range="0x0000 0xFFFF" datatype="ufixed12"><detail>AWB B Gain</detail></reg>
		<reg  name="AWB_CALIB_BG_7" addr="0x40A6" space="CONTROL" mask="0xFFFF" display_name="awb_calib_bg_7" range="0x0000 0xFFFF" datatype="ufixed12"><detail>AWB B Gain</detail></reg>
		<reg  name="AWB_CALIB_GMIN_0" addr="0x40A8" space="CONTROL" mask="0xFFFF" display_name="awb_calib_gmin_0" range="0x8000 0x7FFF" datatype="fixed12"><detail>AWB Min Green Gain</detail></reg>
		<reg  name="AWB_CALIB_GMIN_1" addr="0x40AA" space="CONTROL" mask="0xFFFF" display_name="awb_calib_gmin_1" range="0x8000 0x7FFF" datatype="fixed12"><detail>AWB Min Green Gain</detail></reg>
		<reg  name="AWB_CALIB_GMIN_2" addr="0x40AC" space="CONTROL" mask="0xFFFF" display_name="awb_calib_gmin_2" range="0x8000 0x7FFF" datatype="fixed12"><detail>AWB Min Green Gain</detail></reg>
		<reg  name="AWB_CALIB_GMIN_3" addr="0x40AE" space="CONTROL" mask="0xFFFF" display_name="awb_calib_gmin_3" range="0x8000 0x7FFF" datatype="fixed12"><detail>AWB Min Green Gain</detail></reg>
		<reg  name="AWB_CALIB_GMIN_4" addr="0x40B0" space="CONTROL" mask="0xFFFF" display_name="awb_calib_gmin_4" range="0x8000 0x7FFF" datatype="fixed12"><detail>AWB Min Green Gain</detail></reg>
		<reg  name="AWB_CALIB_GMIN_5" addr="0x40B2" space="CONTROL" mask="0xFFFF" display_name="awb_calib_gmin_5" range="0x8000 0x7FFF" datatype="fixed12"><detail>AWB Min Green Gain</detail></reg>
		<reg  name="AWB_CALIB_GMIN_6" addr="0x40B4" space="CONTROL" mask="0xFFFF" display_name="awb_calib_gmin_6" range="0x8000 0x7FFF" datatype="fixed12"><detail>AWB Min Green Gain</detail></reg>
		<reg  name="AWB_CALIB_GMIN_7" addr="0x40B6" space="CONTROL" mask="0xFFFF" display_name="awb_calib_gmin_7" range="0x8000 0x7FFF" datatype="fixed12"><detail>AWB Min Green Gain</detail></reg>
		<reg  name="AWB_CALIB_GMAX_0" addr="0x40B8" space="CONTROL" mask="0xFFFF" display_name="awb_calib_gmax_0" range="0x8000 0x7FFF" datatype="fixed12"><detail>AWB Max Green Gain</detail></reg>
		<reg  name="AWB_CALIB_GMAX_1" addr="0x40BA" space="CONTROL" mask="0xFFFF" display_name="awb_calib_gmax_1" range="0x8000 0x7FFF" datatype="fixed12"><detail>AWB Max Green Gain</detail></reg>
		<reg  name="AWB_CALIB_GMAX_2" addr="0x40BC" space="CONTROL" mask="0xFFFF" display_name="awb_calib_gmax_2" range="0x8000 0x7FFF" datatype="fixed12"><detail>AWB Max Green Gain</detail></reg>
		<reg  name="AWB_CALIB_GMAX_3" addr="0x40BE" space="CONTROL" mask="0xFFFF" display_name="awb_calib_gmax_3" range="0x8000 0x7FFF" datatype="fixed12"><detail>AWB Max Green Gain</detail></reg>
		<reg  name="AWB_CALIB_GMAX_4" addr="0x40C0" space="CONTROL" mask="0xFFFF" display_name="awb_calib_gmax_4" range="0x8000 0x7FFF" datatype="fixed12"><detail>AWB Max Green Gain</detail></reg>
		<reg  name="AWB_CALIB_GMAX_5" addr="0x40C2" space="CONTROL" mask="0xFFFF" display_name="awb_calib_gmax_5" range="0x8000 0x7FFF" datatype="fixed12"><detail>AWB Max Green Gain</detail></reg>
		<reg  name="AWB_CALIB_GMAX_6" addr="0x40C4" space="CONTROL" mask="0xFFFF" display_name="awb_calib_gmax_6" range="0x8000 0x7FFF" datatype="fixed12"><detail>AWB Max Green Gain</detail></reg>
		<reg  name="AWB_CALIB_GMAX_7" addr="0x40C6" space="CONTROL" mask="0xFFFF" display_name="awb_calib_gmax_7" range="0x8000 0x7FFF" datatype="fixed12"><detail>AWB Max Green Gain</detail></reg>
		<reg  name="FLASH_MODE" addr="0x40C8" space="CONTROL" mask="0xFFFF" display_name="flash_mode" range="0x0000 0xFFFF" default="0x9D0E"><detail>Flash Mode</detail>
			<bitfield  name="PULSE_EN" mask="0x0001" display_name="0: pulse_en" range="0x0000 0x0001"><detail>Pulse Flash Enable</detail></bitfield>
			<bitfield  name="SWITCH_STRONG" mask="0x0002" display_name="1: switch_strong" range="0x0000 0x0001"><detail>Switch from Pulse to Long</detail></bitfield>
			<bitfield  name="CALC_STR" mask="0x0004" display_name="2: calc_str" range="0x0000 0x0001"><detail>Calculate Flash Strength</detail></bitfield>
			<bitfield  name="CALC_RATIO" mask="0x0008" display_name="3: calc_ratio" range="0x0000 0x0001"><detail>Calculate Flash Strength</detail></bitfield>
			<bitfield  name="MODE" mask="0x0300" display_name="8-9: mode" range="0x0000 0x0003"><detail>S2 Flash control</detail></bitfield>
			<bitfield  name="ZONE_MET" mask="0x0400" display_name="10: zone_met" range="0x0000 0x0001"><detail>Zone Metering</detail></bitfield>
			<bitfield  name="FACED" mask="0x0800" display_name="11: faced" range="0x0000 0x0001"><detail>Use Face Detection Information</detail></bitfield>
			<bitfield  name="LOOKUP_STR" mask="0x1000" display_name="12: lookup_str" range="0x0000 0x0001"><detail>Flash Strength Lookup Enable</detail></bitfield>
			<bitfield  name="BACK_CURTAIN" mask="0x2000" display_name="13: back_curtain" range="0x0000 0x0001"><detail>Back-Curtain Enable</detail></bitfield>
			<bitfield  name="BIT_14" confidential="Y" mask="0x4000" display_name="14: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="PULSE_VAR" mask="0x8000" display_name="15: pulse_var" range="0x0000 0x0001"><detail>Flash Strength Adjusts Pulse Time</detail></bitfield></reg>
		<reg  name="FLASH_RATIO" addr="0x40CA" space="CONTROL" mask="0xFFFF" display_name="flash_ratio" range="0x8000 0x7FFF" volatile="Y" datatype="fixed12"><detail>Flash ratio</detail></reg>
		<reg  name="FLASH_GAIN_TORCH_0" addr="0x40CC" space="CONTROL" mask="0xFFFF" display_name="flash_gain_torch_0" range="0x8000 0x7FFF" datatype="fixed12"><detail>Flash white point R/G gains for torch/long flash</detail></reg>
		<reg  name="FLASH_GAIN_TORCH_1" addr="0x40CE" space="CONTROL" mask="0xFFFF" display_name="flash_gain_torch_1" range="0x8000 0x7FFF" datatype="fixed12"><detail>Flash white point R/G gains for torch/long flash</detail></reg>
		<reg  name="FLASH_GAIN_TORCH_2" addr="0x40D0" space="CONTROL" mask="0xFFFF" display_name="flash_gain_torch_2" range="0x8000 0x7FFF" datatype="fixed12"><detail>Flash white point R/G gains for torch/long flash</detail></reg>
		<reg  name="ATM_SPEED" addr="0x40D2" space="CONTROL" mask="0xFFFF" display_name="atm_speed" range="0x8000 0x7FFF" default="0x0080" datatype="fixed8"><detail>ATM convergence speed</detail></reg>
		<reg  name="ATM_SAT_SPEED" addr="0x40D4" space="CONTROL" mask="0xFFFF" display_name="atm_sat_speed" range="0x8000 0x7FFF" default="0x0067" datatype="fixed8"><detail>ATM saturation convergence speed</detail></reg>
		<reg  name="ATM_SC_GSHIFT" addr="0x40D6" space="CONTROL" mask="0xFFFF" display_name="atm_sc_gshift" range="0x8000 0x7FFF" datatype="fixed8"><detail>S-curve shift</detail></reg>
		<reg  name="ATM_SC_CONTRAST" addr="0x40D8" space="CONTROL" mask="0xFFFF" display_name="atm_sc_contrast" range="0x8000 0x7FFF" default="0x0980" datatype="fixed8"><detail>S-curve contrast offset</detail></reg>
		<reg  name="LTM_STR" addr="0x40DA" space="CONTROL" mask="0xFFFF" display_name="ltm_str" range="0x0000 0xFFFF" default="0x0100"><detail>LTM Strength</detail></reg>
		<reg  name="ATM_MAX_VALUE" addr="0x40DC" space="CONTROL" mask="0xFFFF" display_name="atm_max_value" range="0x8000 0x7FFF" default="0x0200" datatype="fixed8"><detail>max. ATM value</detail></reg>
		<reg  name="ATM_PPM" addr="0x40DE" space="CONTROL" mask="0xFFFF" display_name="atm_ppm" range="0x0000 0xFFFF" default="0x0DAC"><detail>atm saturated pixels</detail></reg>
		<reg  name="EXTRAPOLATE_MIN_GAIN" addr="0x40E0" space="CONTROL" mask="0xFFFF" display_name="extrapolate_min_gain" range="0x8000 0x7FFF" default="0x0140" datatype="fixed8"><detail>min. extrapolate gain</detail></reg>
		<reg  name="EXTRAPOLATE_MAX_GAIN" addr="0x40E2" space="CONTROL" mask="0xFFFF" display_name="extrapolate_max_gain" range="0x8000 0x7FFF" default="0x0200" datatype="fixed8"><detail>max. extrapolate gain</detail></reg>
		<reg  name="FLARE_SPEED" addr="0x40E4" space="CONTROL" mask="0xFFFF" display_name="flare_speed" range="0x8000 0x7FFF" default="0x00CD" datatype="fixed8"><detail>Flare LPF coeff</detail></reg>
		<reg  name="FLARE_MAXR" addr="0x40E6" space="CONTROL" mask="0xFFFF" display_name="flare_maxr" range="0x8000 0x7FFF" default="0x0014" datatype="fixed8"><detail>Flare max</detail></reg>
		<reg  name="FLARE_OFFR" addr="0x40E8" space="CONTROL" mask="0xFFFF" display_name="flare_offr" range="0x8000 0x7FFF" default="0x0033" datatype="fixed8"><detail>Flare max black</detail></reg>
		<reg  name="FLARE_LAVG_W" addr="0x40EA" space="CONTROL" mask="0xFFFF" display_name="flare_lavg_w" range="0x8000 0x7FFF" default="0x001A" datatype="fixed8"><detail>Flare luma calc</detail></reg>
		<reg  name="FLARE_OUTL_W" addr="0x40EC" space="CONTROL" mask="0xFFFF" display_name="flare_outl_w" range="0x8000 0x7FFF" default="0x0029" datatype="fixed8"><detail>Flare luma weight</detail></reg>
		<reg  name="FLARE_CDIFF" addr="0x40EE" space="CONTROL" mask="0xFFFF" display_name="flare_cdiff" range="0x8000 0x7FFF" default="0x011C" datatype="fixed8"><detail>Flare max difference between the colors</detail></reg>
		<reg  name="RESERVED_CONTROL_40F0" addr="0x40F0" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="FLARE_PPM" addr="0x40F2" space="CONTROL" mask="0xFFFF" display_name="flare_ppm" range="0x0000 0xFFFF" default="0x0640"><detail>Flare pixel cut</detail></reg>
		<reg  name="FLARE_OFFSET" addr="0x40F4" space="CONTROL" mask="0xFFFF" display_name="flare_offset" range="0x0000 0xFFFF" default="0x003C" datatype="signed">
			<bitfield  name="FLARE_OFFSET" mask="0x3FFF" display_name="0-13: flare_offset" range="0x0000 0x7FFF" datatype="signed"><detail>Flare output offset</detail></bitfield></reg>
		<reg  name="FD_FREQ" addr="0x40F6" space="CONTROL" mask="0xFFFF" display_name="fd_freq" range="0x0000 0xFFFF" volatile="Y">
			<bitfield  name="FREQ" mask="0x00FF" display_name="0-7: freq" range="0x0000 0x00FF"><detail>Flicker Frequency</detail></bitfield></reg>
		<reg  name="FD_BV_THRESHOLD" addr="0x40F8" space="CONTROL" mask="0xFFFF" display_name="fd_bv_threshold" range="0x8000 0x7FFF" default="0x0800" datatype="fixed8"><detail>FD BV off</detail></reg>
		<reg  name="FD_UTH" addr="0x40FA" space="CONTROL" mask="0xFFFF" display_name="fd_uth" range="0x8000 0x7FFF" default="0x0100" datatype="fixed8"><detail>Flicker BV Threshold Upper</detail></reg>
		<reg  name="FD_LTH" addr="0x40FC" space="CONTROL" mask="0xFFFF" display_name="fd_lth" range="0x8000 0x7FFF" default="0x0166" datatype="fixed8"><detail>Flicker BV Threshold Lower</detail></reg>
		<reg  name="FD_LOCK" addr="0x40FE" space="CONTROL" mask="0xFFFF" display_name="fd_lock" range="0x0000 0xFFFF" default="0x0006">
			<bitfield  name="FD_LOCK" mask="0x00FF" display_name="0-7: fd_lock" range="0x0000 0x00FF"><detail>FD samples</detail></bitfield></reg>
		<reg  name="FD_FOUND" addr="0x4100" space="CONTROL" mask="0xFFFF" display_name="fd_found" range="0x0000 0xFFFF" default="0x0003">
			<bitfield  name="FD_FOUND" mask="0x00FF" display_name="0-7: fd_found" range="0x0000 0x00FF"><detail>FD hits</detail></bitfield></reg>
		<reg  name="FLASH_BV_TH" addr="0x4102" space="CONTROL" mask="0xFFFF" display_name="flash_bv_th" range="0x0000 0xFFFF" default="0x0380"><detail>Flash Auto Enable BV</detail></reg>
		<reg  name="AE_PV_FACE_LO" addr="0x4104" space="CONTROL" mask="0xFFFF" display_name="ae_pv_face_lo" range="0x0000 0xFFFF" default="0xFF80"><detail>AE PV Face Low Bound</detail></reg>
		<reg  name="AE_PV_FACE_HI" addr="0x4106" space="CONTROL" mask="0xFFFF" display_name="ae_pv_face_hi" range="0x0000 0xFFFF" default="0x0080"><detail>AE PV Face Low Bound</detail></reg>
		<reg  name="AE_FACE_RATIO" addr="0x4108" space="CONTROL" mask="0xFFFF" display_name="ae_face_ratio" range="0x0000 0xFFFF" default="0x0C00"><detail>AE Face Correction Ratio</detail></reg>
		<reg  name="AE_FACE_SPEED" addr="0x410A" space="CONTROL" mask="0xFFFF" display_name="ae_face_speed" range="0x0000 0xFFFF" default="0x00C0"><detail>AE face convergence speed</detail></reg>
		<reg  name="FLASH_STR" addr="0x410C" space="CONTROL" mask="0xFFFF" display_name="flash_str" range="0x0000 0xFFFF" default="0x1000" volatile="Y"><detail>Flash Strength</detail></reg>
		<reg  name="AWB_FACE_RG" addr="0x410E" space="CONTROL" mask="0xFFFF" display_name="awb_face_rg" range="0x8000 0x7FFF" default="0x0B45" datatype="fixed12"><detail>AWB Face G/R</detail></reg>
		<reg  name="AWB_FACE_BG" addr="0x4110" space="CONTROL" mask="0xFFFF" display_name="awb_face_bg" range="0x8000 0x7FFF" default="0x1383" datatype="fixed12"><detail>AWB Face G/B</detail></reg>
		<reg  name="AF_POS_BOUND" addr="0x4112" space="CONTROL" mask="0xFFFF" display_name="af_pos_bound" range="0x0000 0xFFFF" default="0xC000">
			<bitfield  name="MIN" mask="0x00FF" display_name="0-7: min" range="0x0000 0x00FF"><detail>Min Focus Position</detail></bitfield>
			<bitfield  name="MAX" mask="0xFF00" display_name="8-15: max" range="0x0000 0x00FF"><detail>Max Focus Position</detail></bitfield></reg>
		<reg  name="FLASH_MAX_TV" addr="0x4114" space="CONTROL" mask="0xFFFF" display_name="flash_max_tv" range="0x0000 0xFFFF" default="0x0400"><detail>Flash Snapshot TV</detail></reg>
		<reg  name="FLASH_FILL_MAX" addr="0x4116" space="CONTROL" mask="0xFFFF" display_name="flash_fill_max" range="0x8000 0x7FFF" default="0x7FFF" datatype="fixed8"><detail>Flash Fill Max Value</detail></reg>
		<reg  name="FLASH_CTRL" addr="0x4118" space="CONTROL" mask="0xFFFF" display_name="flash_ctrl" range="0x0000 0xFFFF" volatile="Y"><detail>Flash Ctrl</detail>
			<bitfield  name="TORCH" mask="0x0001" display_name="0: torch" range="0x0000 0x0001"><detail>Torch Enable</detail></bitfield>
			<bitfield  name="LONG" mask="0x0002" display_name="1: long" range="0x0000 0x0001"><detail>Long Flash Enable</detail></bitfield>
			<bitfield  name="PULSE_CHARGE" mask="0x0004" display_name="2: pulse_charge" range="0x0000 0x0001"><detail>Pulse Flash Charge Enable</detail></bitfield>
			<bitfield  name="PULSE_FIRE" mask="0x0008" display_name="3: pulse_fire" range="0x0000 0x0001"><detail>Pulse Flash Ignition Enable</detail></bitfield>
			<bitfield  name="PULSE_READY" mask="0x0010" display_name="4: pulse_ready" range="0x0000 0x0001"><detail>Pulse Flash Charged</detail></bitfield>
			<bitfield  name="TORCH_READY" mask="0x0020" display_name="5: torch_ready" range="0x0000 0x0001"><detail>Torch Ready</detail></bitfield></reg>
		<reg  name="AE_GAIN" addr="0x411A" space="CONTROL" mask="0xFFFF" display_name="ae_gain" range="0x8000 0x7FFF" default="0x0100" volatile="Y" datatype="fixed8"><detail>Current AE Gain</detail></reg>
		<reg  name="AE_EXP_TIME" addr="0x411C" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="ae_exp_time" range="0x00000000 0xFFFFFFFF" volatile="Y"><detail>Current Exposure Time</detail></reg>
		<reg  name="RESERVED_CONTROL_4120" addr="0x4120" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x8000 0x7FFF" datatype="fixed12"></reg>
		<reg  name="RESERVED_CONTROL_4122" addr="0x4122" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x8000 0x7FFF" datatype="fixed12"></reg>
		<reg  name="RESERVED_CONTROL_4124" addr="0x4124" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x8000 0x7FFF" datatype="fixed12"></reg>
		<reg  name="RESERVED_CONTROL_4126" addr="0x4126" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x8000 0x7FFF" datatype="fixed12"></reg>
		<reg  name="RESERVED_CONTROL_4128" addr="0x4128" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x8000 0x7FFF" datatype="fixed12"></reg>
		<reg  name="RESERVED_CONTROL_412A" addr="0x412A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x8000 0x7FFF" datatype="fixed12"></reg>
		<reg  name="RESERVED_CONTROL_412C" addr="0x412C" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x8000 0x7FFF" datatype="fixed12"></reg>
		<reg  name="RESERVED_CONTROL_412E" addr="0x412E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x8000 0x7FFF" datatype="fixed12"></reg>
		<reg  name="RESERVED_CONTROL_4130" addr="0x4130" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x8000 0x7FFF" datatype="fixed12"></reg>
		<reg  name="AWB_SKY_TH_0_1" addr="0x4132" space="CONTROL" mask="0xFFFF" display_name="awb_sky_th_0_1" range="0x0000 0xFFFF"><detail>AWB sky detection threshold</detail>
			<bitfield  name="AWB_SKY_TH_1" mask="0x00FF" display_name="0-7: awb_sky_th_1" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="AWB_SKY_TH_0" mask="0xFF00" display_name="8-15: awb_sky_th_0" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="AWB_SKY_OFF" addr="0x4134" space="CONTROL" mask="0xFFFF" display_name="awb_sky_off" range="0x0000 0xFFFF" datatype="signed"><detail>AWB sky blue offset</detail></reg>
		<reg  name="TORCH_BV_TH" addr="0x4136" space="CONTROL" mask="0xFFFF" display_name="torch_bv_th" range="0x0000 0xFFFF" default="0x0300"><detail>S1 Auto Enable Torch</detail></reg>
		<reg  name="AWB_SKY_DTEMPMAX" addr="0x4138" space="CONTROL" mask="0xFFFF" display_name="awb_sky_dtempmax" range="0x0000 0xFFFF" default="0x05DC"><detail>AWB maximum sky and WP temperature difference</detail></reg>
		<reg  name="SCENE_SPEED" addr="0x413A" space="CONTROL" mask="0xFFFF" display_name="scene_speed" range="0x8000 0x7FFF" default="0x0080" datatype="fixed8"><detail>Scene Detection Convergence Speed</detail></reg>
		<reg  name="SCENE_HYSTERESIS" addr="0x413C" space="CONTROL" mask="0xFFFF" display_name="scene_hysteresis" range="0x8000 0x7FFF" default="0x119A" datatype="fixed12"><detail>Scene Detection Hysteresis</detail></reg>
		<reg  name="RESERVED_CONTROL_413E" addr="0x413E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_4140" addr="0x4140" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_4142" addr="0x4142" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_4144" addr="0x4144" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_4146" addr="0x4146" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_4148" addr="0x4148" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_414A" addr="0x414A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_414C" addr="0x414C" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="FLASH_PV_MARGIN" addr="0x414E" space="CONTROL" mask="0xFFFF" display_name="flash_pv_margin" range="0x8000 0x7FFF" datatype="fixed8"><detail>Flash Pixel Value Margin</detail></reg>
		<reg  name="FLASH_LONG_TIME_SETUP" addr="0x4150" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="flash_long_time_setup" range="0x00000000 0xFFFFFFFF" default="0x000003E8"><detail>Flash Long Setup Time</detail></reg>
		<reg  name="FLASH_LONG_TIME_MARGIN" addr="0x4154" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="flash_long_time_margin" range="0x00000000 0xFFFFFFFF" default="0x000061A8"><detail>Flash Long Margin Time</detail></reg>
		<reg  name="FLASH_PULSE_TIME" addr="0x4158" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="flash_pulse_time" range="0x00000000 0xFFFFFFFF" default="0x000000C8"><detail>Flash Pulse Nominal Time</detail></reg>
		<reg  name="FLASH_PULSE_TIME_MARGIN" addr="0x415C" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="flash_pulse_time_margin" range="0x00000000 0xFFFFFFFF" default="0x000003E8"><detail>Flash Pulse Margin Time</detail></reg>
		<reg  name="FLASH_TORCH_LUX" addr="0x4160" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="flash_torch_lux" range="0x00000000 0xFFFFFFFF" default="0x00000005"><detail>Flash Torch Lux Level</detail></reg>
		<reg  name="FLASH_LONG_LUX" addr="0x4164" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="flash_long_lux" range="0x00000000 0xFFFFFFFF" default="0x0000000B"><detail>Flash Long Lux Level</detail></reg>
		<reg  name="FLASH_PULSE_LUX" addr="0x4168" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="flash_pulse_lux" range="0x00000000 0xFFFFFFFF" default="0x00030D40"><detail>Flash Pulse Lux Level</detail></reg>
		<reg  name="FLASH_PULSE_MULTIPLIER" addr="0x416C" space="CONTROL" mask="0xFFFF" display_name="flash_pulse_multiplier" range="0x8000 0x7FFF" default="0x014D" datatype="fixed8"><detail>Flash Pulse Correction Factor</detail></reg>
		<reg  name="SCENE_DETECT_TH" addr="0x416E" space="CONTROL" mask="0xFFFF" display_name="scene_detect_th" range="0x0000 0xFFFF" default="0x09C4"><detail>Scene Detection Threshold</detail></reg>
		<reg  name="SCENE_PORTRAIT_SCALE" addr="0x4170" space="CONTROL" mask="0xFFFF" display_name="scene_portrait_scale" range="0x0000 0xFFFF" default="0x61A8"><detail>Scene Detection Portrait Scale Weight</detail></reg>
		<reg  name="RESERVED_CONTROL_4172" addr="0x4172" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="SCENE_PORTRAIT_BV" addr="0x4174" space="CONTROL" mask="0xFFFF" display_name="scene_portrait_bv" range="0x0000 0xFFFF" default="0x0300"><detail>Scene Detection Portrait BV</detail></reg>
		<reg  name="SCENE_OUTDOOR_BV" addr="0x4176" space="CONTROL" mask="0xFFFF" display_name="scene_outdoor_bv" range="0x0000 0xFFFF" default="0x0400"><detail>Scene Detection Landscape BV</detail></reg>
		<reg  name="SCENE_DAWN_BV" addr="0x4178" space="CONTROL" mask="0xFFFF" display_name="scene_dawn_bv" range="0x0000 0xFFFF" default="0x0700"><detail>Scene Detection Twilight BV</detail></reg>
		<reg  name="SCENE_TWILIGHT_GREEN" addr="0x417A" space="CONTROL" mask="0xFFFF" display_name="scene_twilight_green" range="0x8000 0x7FFF" default="0x0E00" datatype="fixed12"><detail>Scene Detection Twilight Green Color</detail></reg>
		<reg  name="DARK_SNOW_BLUE" addr="0x417C" space="CONTROL" mask="0xFFFF" display_name="dark_snow_blue" range="0x0000 0xFFFF" default="0x1000"><detail>Scene Detection Dark Snow Blue Amount</detail></reg>
		<reg  name="SCENE_BACKLIGHT_BV" addr="0x417E" space="CONTROL" mask="0xFFFF" display_name="scene_backlight_bv" range="0x0000 0xFFFF" default="0x0800"><detail>Scene Detection Backlight BV</detail></reg>
		<reg  name="SCENE_NIGHT_BV" addr="0x4180" space="CONTROL" mask="0xFFFF" display_name="scene_night_bv" range="0x0000 0xFFFF" default="0x0100"><detail>Scene Detection Night BV</detail></reg>
		<reg  name="SNOW_BV" addr="0x4182" space="CONTROL" mask="0xFFFF" display_name="snow_bv" range="0x0000 0xFFFF" default="0x0900"><detail>Snow Detection BV Threshold</detail></reg>
		<reg  name="SCENE_NIGHT_MAX_EXP_TIME" addr="0x4184" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="scene_night_max_exp_time" range="0x00000000 0xFFFFFFFF" default="0x000F4240"><detail>Scene Night Max. Exposure Time</detail></reg>
		<reg  name="SCENE_NPORTRAIT_MAX_EXP_TIME" addr="0x4188" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="scene_nportrait_max_exp_time" range="0x00000000 0xFFFFFFFF" default="0x000F4240"><detail>Scene Night Portrait Max. Exposure Time</detail></reg>
		<reg  name="SCENE_FIREWORKS_MAX_EXP_TIME" addr="0x418C" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="scene_fireworks_max_exp_time" range="0x00000000 0xFFFFFFFF" default="0x000F4240"><detail>Scene Fireworks Max. Exposure Time</detail></reg>
		<reg  name="SCENE_HIGH_SENSITIVE_SENSOR_MODE" addr="0x4190" space="CONTROL" mask="0xFFFF" display_name="scene_high_sensitive_sensor_mode" range="0x0000 0xFFFF" default="0x0001"><detail>Scene Detection High Sensitive Sensor Mode</detail></reg>
		<reg  name="SCENE_BACKLIGHT_FLASH_FILL_MAX" addr="0x4192" space="CONTROL" mask="0xFFFF" display_name="scene_backlight_flash_fill_max" range="0x0000 0xFFFF" default="0x0100"><detail>Scene Backlight Flash Fill</detail></reg>
		<reg  name="SCENE_NPORTRAIT_FLASH_FILL_MAX" addr="0x4194" space="CONTROL" mask="0xFFFF" display_name="scene_nportrait_flash_fill_max" range="0x0000 0xFFFF" default="0x0300"><detail>Scene Night Portrait Flash Fill</detail></reg>
		<reg  name="SCENE_PARTY_FLASH_FILL_MAX" addr="0x4196" space="CONTROL" mask="0xFFFF" display_name="scene_party_flash_fill_max" range="0x0000 0xFFFF" default="0x0300"><detail>Scene Party Flash Fill</detail></reg>
		<reg  name="SCENE_LANDSCAPE_MIN_TEMP" addr="0x4198" space="CONTROL" mask="0xFFFF" display_name="scene_landscape_min_temp" range="0x0000 0xFFFF" default="0x1388"><detail>Scene Landscape Min. Color Temperature</detail></reg>
		<reg  name="SCENE_LANDSCAPE_MAX_TEMP" addr="0x419A" space="CONTROL" mask="0xFFFF" display_name="scene_landscape_max_temp" range="0x0000 0xFFFF" default="0x1964"><detail>Scene Landscape Max. Color Temperature</detail></reg>
		<reg  name="SCENE_NIGHT_MIN_TEMP" addr="0x419C" space="CONTROL" mask="0xFFFF" display_name="scene_night_min_temp" range="0x0000 0xFFFF" default="0x0FA0"><detail>Scene Night Min. Color Temperature</detail></reg>
		<reg  name="SCENE_NIGHT_MAX_TEMP" addr="0x419E" space="CONTROL" mask="0xFFFF" display_name="scene_night_max_temp" range="0x0000 0xFFFF" default="0x1388"><detail>Scene Night Max. Color Temperature</detail></reg>
		<reg  name="SCENE_BEACH_MIN_TEMP" addr="0x41A0" space="CONTROL" mask="0xFFFF" display_name="scene_beach_min_temp" range="0x0000 0xFFFF" default="0x1388"><detail>Scene Beach Min. Color Temperature</detail></reg>
		<reg  name="SCENE_BEACH_MAX_TEMP" addr="0x41A2" space="CONTROL" mask="0xFFFF" display_name="scene_beach_max_temp" range="0x0000 0xFFFF" default="0x2134"><detail>Scene Beach Max. Color Temperature</detail></reg>
		<reg  name="SCENE_SUNSET_MIN_TEMP" addr="0x41A4" space="CONTROL" mask="0xFFFF" display_name="scene_sunset_min_temp" range="0x0000 0xFFFF" default="0x0FA0"><detail>Scene Sunset Min. Color Temperature</detail></reg>
		<reg  name="SCENE_SUNSET_MAX_TEMP" addr="0x41A6" space="CONTROL" mask="0xFFFF" display_name="scene_sunset_max_temp" range="0x0000 0xFFFF" default="0x1388"><detail>Scene Sunset Max. Color Temperature</detail></reg>
		<reg  name="SCENE_LANDSCAPE_AF_POS_BOUND" addr="0x41A8" space="CONTROL" mask="0xFFFF" display_name="scene_landscape_af_pos_bound" range="0x0000 0xFFFF" default="0xC000"><detail>Scene Landscape AF Search Range</detail>
			<bitfield  name="MIN" mask="0x00FF" display_name="0-7: min" range="0x0000 0x00FF"><detail>Min Focus Position</detail></bitfield>
			<bitfield  name="MAX" mask="0xFF00" display_name="8-15: max" range="0x0000 0x00FF"><detail>Max Focus Position</detail></bitfield></reg>
		<reg  name="SCENE_SPORT_AF_POS_BOUND" addr="0x41AA" space="CONTROL" mask="0xFFFF" display_name="scene_sport_af_pos_bound" range="0x0000 0xFFFF" default="0xC000"><detail>Scene Sport AF Search Range</detail>
			<bitfield  name="MIN" mask="0x00FF" display_name="0-7: min" range="0x0000 0x00FF"><detail>Min Focus Position</detail></bitfield>
			<bitfield  name="MAX" mask="0xFF00" display_name="8-15: max" range="0x0000 0x00FF"><detail>Max Focus Position</detail></bitfield></reg>
		<reg  name="SCENE_NIGHT_AF_POS_BOUND" addr="0x41AC" space="CONTROL" mask="0xFFFF" display_name="scene_night_af_pos_bound" range="0x0000 0xFFFF" default="0xC000"><detail>Scene Night AF Search Range</detail>
			<bitfield  name="MIN" mask="0x00FF" display_name="0-7: min" range="0x0000 0x00FF"><detail>Min Focus Position</detail></bitfield>
			<bitfield  name="MAX" mask="0xFF00" display_name="8-15: max" range="0x0000 0x00FF"><detail>Max Focus Position</detail></bitfield></reg>
		<reg  name="SCENE_FIREWORKS_AF_POS_BOUND" addr="0x41AE" space="CONTROL" mask="0xFFFF" display_name="scene_fireworks_af_pos_bound" range="0x0000 0xFFFF" default="0xC000"><detail>Scene Fireworks AF Search Range</detail>
			<bitfield  name="MIN" mask="0x00FF" display_name="0-7: min" range="0x0000 0x00FF"><detail>Min Focus Position</detail></bitfield>
			<bitfield  name="MAX" mask="0xFF00" display_name="8-15: max" range="0x0000 0x00FF"><detail>Max Focus Position</detail></bitfield></reg>
		<reg  name="SCENE_MACRO_AF_POS_BOUND" addr="0x41B0" space="CONTROL" mask="0xFFFF" display_name="scene_macro_af_pos_bound" range="0x0000 0xFFFF" default="0xFF80"><detail>Scene Macro AF Search Range</detail>
			<bitfield  name="MIN" mask="0x00FF" display_name="0-7: min" range="0x0000 0x00FF"><detail>Min Focus Position</detail></bitfield>
			<bitfield  name="MAX" mask="0xFF00" display_name="8-15: max" range="0x0000 0x00FF"><detail>Max Focus Position</detail></bitfield></reg>
		<reg  name="SCENE_SHARPEN_0" addr="0x41B2" space="CONTROL" mask="0xFFFF" display_name="scene_sharpen_0" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Sharpen Gain</detail></reg>
		<reg  name="SCENE_SHARPEN_1" addr="0x41B4" space="CONTROL" mask="0xFFFF" display_name="scene_sharpen_1" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Sharpen Gain</detail></reg>
		<reg  name="SCENE_SHARPEN_2" addr="0x41B6" space="CONTROL" mask="0xFFFF" display_name="scene_sharpen_2" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Sharpen Gain</detail></reg>
		<reg  name="SCENE_SHARPEN_3" addr="0x41B8" space="CONTROL" mask="0xFFFF" display_name="scene_sharpen_3" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Sharpen Gain</detail></reg>
		<reg  name="SCENE_SHARPEN_4" addr="0x41BA" space="CONTROL" mask="0xFFFF" display_name="scene_sharpen_4" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Sharpen Gain</detail></reg>
		<reg  name="SCENE_SHARPEN_5" addr="0x41BC" space="CONTROL" mask="0xFFFF" display_name="scene_sharpen_5" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Sharpen Gain</detail></reg>
		<reg  name="SCENE_SHARPEN_6" addr="0x41BE" space="CONTROL" mask="0xFFFF" display_name="scene_sharpen_6" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Sharpen Gain</detail></reg>
		<reg  name="SCENE_SHARPEN_7" addr="0x41C0" space="CONTROL" mask="0xFFFF" display_name="scene_sharpen_7" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Sharpen Gain</detail></reg>
		<reg  name="SCENE_SHARPEN_8" addr="0x41C2" space="CONTROL" mask="0xFFFF" display_name="scene_sharpen_8" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Sharpen Gain</detail></reg>
		<reg  name="SCENE_SHARPEN_9" addr="0x41C4" space="CONTROL" mask="0xFFFF" display_name="scene_sharpen_9" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Sharpen Gain</detail></reg>
		<reg  name="SCENE_SHARPEN_10" addr="0x41C6" space="CONTROL" mask="0xFFFF" display_name="scene_sharpen_10" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Sharpen Gain</detail></reg>
		<reg  name="SCENE_SHARPEN_11" addr="0x41C8" space="CONTROL" mask="0xFFFF" display_name="scene_sharpen_11" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Sharpen Gain</detail></reg>
		<reg  name="SCENE_SHARPEN_12" addr="0x41CA" space="CONTROL" mask="0xFFFF" display_name="scene_sharpen_12" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Sharpen Gain</detail></reg>
		<reg  name="SCENE_SHARPEN_13" addr="0x41CC" space="CONTROL" mask="0xFFFF" display_name="scene_sharpen_13" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Sharpen Gain</detail></reg>
		<reg  name="SCENE_SHARPEN_14" addr="0x41CE" space="CONTROL" mask="0xFFFF" display_name="scene_sharpen_14" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Sharpen Gain</detail></reg>
		<reg  name="SCENE_SHARPEN_15" addr="0x41D0" space="CONTROL" mask="0xFFFF" display_name="scene_sharpen_15" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Sharpen Gain</detail></reg>
		<reg  name="SCENE_DENOISE_0" addr="0x41D2" space="CONTROL" mask="0xFFFF" display_name="scene_denoise_0" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Denoise Gain</detail></reg>
		<reg  name="SCENE_DENOISE_1" addr="0x41D4" space="CONTROL" mask="0xFFFF" display_name="scene_denoise_1" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Denoise Gain</detail></reg>
		<reg  name="SCENE_DENOISE_2" addr="0x41D6" space="CONTROL" mask="0xFFFF" display_name="scene_denoise_2" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Denoise Gain</detail></reg>
		<reg  name="SCENE_DENOISE_3" addr="0x41D8" space="CONTROL" mask="0xFFFF" display_name="scene_denoise_3" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Denoise Gain</detail></reg>
		<reg  name="SCENE_DENOISE_4" addr="0x41DA" space="CONTROL" mask="0xFFFF" display_name="scene_denoise_4" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Denoise Gain</detail></reg>
		<reg  name="SCENE_DENOISE_5" addr="0x41DC" space="CONTROL" mask="0xFFFF" display_name="scene_denoise_5" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Denoise Gain</detail></reg>
		<reg  name="SCENE_DENOISE_6" addr="0x41DE" space="CONTROL" mask="0xFFFF" display_name="scene_denoise_6" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Denoise Gain</detail></reg>
		<reg  name="SCENE_DENOISE_7" addr="0x41E0" space="CONTROL" mask="0xFFFF" display_name="scene_denoise_7" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Denoise Gain</detail></reg>
		<reg  name="SCENE_DENOISE_8" addr="0x41E2" space="CONTROL" mask="0xFFFF" display_name="scene_denoise_8" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Denoise Gain</detail></reg>
		<reg  name="SCENE_DENOISE_9" addr="0x41E4" space="CONTROL" mask="0xFFFF" display_name="scene_denoise_9" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Denoise Gain</detail></reg>
		<reg  name="SCENE_DENOISE_10" addr="0x41E6" space="CONTROL" mask="0xFFFF" display_name="scene_denoise_10" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Denoise Gain</detail></reg>
		<reg  name="SCENE_DENOISE_11" addr="0x41E8" space="CONTROL" mask="0xFFFF" display_name="scene_denoise_11" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Denoise Gain</detail></reg>
		<reg  name="SCENE_DENOISE_12" addr="0x41EA" space="CONTROL" mask="0xFFFF" display_name="scene_denoise_12" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Denoise Gain</detail></reg>
		<reg  name="SCENE_DENOISE_13" addr="0x41EC" space="CONTROL" mask="0xFFFF" display_name="scene_denoise_13" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Denoise Gain</detail></reg>
		<reg  name="SCENE_DENOISE_14" addr="0x41EE" space="CONTROL" mask="0xFFFF" display_name="scene_denoise_14" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Denoise Gain</detail></reg>
		<reg  name="SCENE_DENOISE_15" addr="0x41F0" space="CONTROL" mask="0xFFFF" display_name="scene_denoise_15" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Denoise Gain</detail></reg>
		<reg  name="SCENE_SATURATION_0" addr="0x41F2" space="CONTROL" mask="0xFFFF" display_name="scene_saturation_0" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Saturation Gain</detail></reg>
		<reg  name="SCENE_SATURATION_1" addr="0x41F4" space="CONTROL" mask="0xFFFF" display_name="scene_saturation_1" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Saturation Gain</detail></reg>
		<reg  name="SCENE_SATURATION_2" addr="0x41F6" space="CONTROL" mask="0xFFFF" display_name="scene_saturation_2" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Saturation Gain</detail></reg>
		<reg  name="SCENE_SATURATION_3" addr="0x41F8" space="CONTROL" mask="0xFFFF" display_name="scene_saturation_3" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Saturation Gain</detail></reg>
		<reg  name="SCENE_SATURATION_4" addr="0x41FA" space="CONTROL" mask="0xFFFF" display_name="scene_saturation_4" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Saturation Gain</detail></reg>
		<reg  name="SCENE_SATURATION_5" addr="0x41FC" space="CONTROL" mask="0xFFFF" display_name="scene_saturation_5" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Saturation Gain</detail></reg>
		<reg  name="SCENE_SATURATION_6" addr="0x41FE" space="CONTROL" mask="0xFFFF" display_name="scene_saturation_6" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Saturation Gain</detail></reg>
		<reg  name="SCENE_SATURATION_7" addr="0x4200" space="CONTROL" mask="0xFFFF" display_name="scene_saturation_7" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Saturation Gain</detail></reg>
		<reg  name="SCENE_SATURATION_8" addr="0x4202" space="CONTROL" mask="0xFFFF" display_name="scene_saturation_8" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Saturation Gain</detail></reg>
		<reg  name="SCENE_SATURATION_9" addr="0x4204" space="CONTROL" mask="0xFFFF" display_name="scene_saturation_9" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Saturation Gain</detail></reg>
		<reg  name="SCENE_SATURATION_10" addr="0x4206" space="CONTROL" mask="0xFFFF" display_name="scene_saturation_10" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Saturation Gain</detail></reg>
		<reg  name="SCENE_SATURATION_11" addr="0x4208" space="CONTROL" mask="0xFFFF" display_name="scene_saturation_11" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Saturation Gain</detail></reg>
		<reg  name="SCENE_SATURATION_12" addr="0x420A" space="CONTROL" mask="0xFFFF" display_name="scene_saturation_12" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Saturation Gain</detail></reg>
		<reg  name="SCENE_SATURATION_13" addr="0x420C" space="CONTROL" mask="0xFFFF" display_name="scene_saturation_13" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Saturation Gain</detail></reg>
		<reg  name="SCENE_SATURATION_14" addr="0x420E" space="CONTROL" mask="0xFFFF" display_name="scene_saturation_14" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Saturation Gain</detail></reg>
		<reg  name="SCENE_SATURATION_15" addr="0x4210" space="CONTROL" mask="0xFFFF" display_name="scene_saturation_15" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Saturation Gain</detail></reg>
		<reg  name="SCENE_CONTRAST_0" addr="0x4212" space="CONTROL" mask="0xFFFF" display_name="scene_contrast_0" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Contrast Offset</detail></reg>
		<reg  name="SCENE_CONTRAST_1" addr="0x4214" space="CONTROL" mask="0xFFFF" display_name="scene_contrast_1" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Contrast Offset</detail></reg>
		<reg  name="SCENE_CONTRAST_2" addr="0x4216" space="CONTROL" mask="0xFFFF" display_name="scene_contrast_2" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Contrast Offset</detail></reg>
		<reg  name="SCENE_CONTRAST_3" addr="0x4218" space="CONTROL" mask="0xFFFF" display_name="scene_contrast_3" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Contrast Offset</detail></reg>
		<reg  name="SCENE_CONTRAST_4" addr="0x421A" space="CONTROL" mask="0xFFFF" display_name="scene_contrast_4" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Contrast Offset</detail></reg>
		<reg  name="SCENE_CONTRAST_5" addr="0x421C" space="CONTROL" mask="0xFFFF" display_name="scene_contrast_5" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Contrast Offset</detail></reg>
		<reg  name="SCENE_CONTRAST_6" addr="0x421E" space="CONTROL" mask="0xFFFF" display_name="scene_contrast_6" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Contrast Offset</detail></reg>
		<reg  name="SCENE_CONTRAST_7" addr="0x4220" space="CONTROL" mask="0xFFFF" display_name="scene_contrast_7" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Contrast Offset</detail></reg>
		<reg  name="SCENE_CONTRAST_8" addr="0x4222" space="CONTROL" mask="0xFFFF" display_name="scene_contrast_8" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Contrast Offset</detail></reg>
		<reg  name="SCENE_CONTRAST_9" addr="0x4224" space="CONTROL" mask="0xFFFF" display_name="scene_contrast_9" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Contrast Offset</detail></reg>
		<reg  name="SCENE_CONTRAST_10" addr="0x4226" space="CONTROL" mask="0xFFFF" display_name="scene_contrast_10" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Contrast Offset</detail></reg>
		<reg  name="SCENE_CONTRAST_11" addr="0x4228" space="CONTROL" mask="0xFFFF" display_name="scene_contrast_11" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Contrast Offset</detail></reg>
		<reg  name="SCENE_CONTRAST_12" addr="0x422A" space="CONTROL" mask="0xFFFF" display_name="scene_contrast_12" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Contrast Offset</detail></reg>
		<reg  name="SCENE_CONTRAST_13" addr="0x422C" space="CONTROL" mask="0xFFFF" display_name="scene_contrast_13" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Contrast Offset</detail></reg>
		<reg  name="SCENE_CONTRAST_14" addr="0x422E" space="CONTROL" mask="0xFFFF" display_name="scene_contrast_14" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Contrast Offset</detail></reg>
		<reg  name="SCENE_CONTRAST_15" addr="0x4230" space="CONTROL" mask="0xFFFF" display_name="scene_contrast_15" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Contrast Offset</detail></reg>
		<reg  name="SCENE_TEMP_OFF_0" addr="0x4232" space="CONTROL" mask="0xFFFF" display_name="scene_temp_off_0" range="0x8000 0x7FFF" datatype="signed"><detail>Scene Color Temperature Offset</detail></reg>
		<reg  name="SCENE_TEMP_OFF_1" addr="0x4234" space="CONTROL" mask="0xFFFF" display_name="scene_temp_off_1" range="0x8000 0x7FFF" datatype="signed"><detail>Scene Color Temperature Offset</detail></reg>
		<reg  name="SCENE_TEMP_OFF_2" addr="0x4236" space="CONTROL" mask="0xFFFF" display_name="scene_temp_off_2" range="0x8000 0x7FFF" datatype="signed"><detail>Scene Color Temperature Offset</detail></reg>
		<reg  name="SCENE_TEMP_OFF_3" addr="0x4238" space="CONTROL" mask="0xFFFF" display_name="scene_temp_off_3" range="0x8000 0x7FFF" datatype="signed"><detail>Scene Color Temperature Offset</detail></reg>
		<reg  name="SCENE_TEMP_OFF_4" addr="0x423A" space="CONTROL" mask="0xFFFF" display_name="scene_temp_off_4" range="0x8000 0x7FFF" datatype="signed"><detail>Scene Color Temperature Offset</detail></reg>
		<reg  name="SCENE_TEMP_OFF_5" addr="0x423C" space="CONTROL" mask="0xFFFF" display_name="scene_temp_off_5" range="0x8000 0x7FFF" datatype="signed"><detail>Scene Color Temperature Offset</detail></reg>
		<reg  name="SCENE_TEMP_OFF_6" addr="0x423E" space="CONTROL" mask="0xFFFF" display_name="scene_temp_off_6" range="0x8000 0x7FFF" datatype="signed"><detail>Scene Color Temperature Offset</detail></reg>
		<reg  name="SCENE_TEMP_OFF_7" addr="0x4240" space="CONTROL" mask="0xFFFF" display_name="scene_temp_off_7" range="0x8000 0x7FFF" datatype="signed"><detail>Scene Color Temperature Offset</detail></reg>
		<reg  name="SCENE_TEMP_OFF_8" addr="0x4242" space="CONTROL" mask="0xFFFF" display_name="scene_temp_off_8" range="0x8000 0x7FFF" datatype="signed"><detail>Scene Color Temperature Offset</detail></reg>
		<reg  name="SCENE_TEMP_OFF_9" addr="0x4244" space="CONTROL" mask="0xFFFF" display_name="scene_temp_off_9" range="0x8000 0x7FFF" datatype="signed"><detail>Scene Color Temperature Offset</detail></reg>
		<reg  name="SCENE_TEMP_OFF_10" addr="0x4246" space="CONTROL" mask="0xFFFF" display_name="scene_temp_off_10" range="0x8000 0x7FFF" datatype="signed"><detail>Scene Color Temperature Offset</detail></reg>
		<reg  name="SCENE_TEMP_OFF_11" addr="0x4248" space="CONTROL" mask="0xFFFF" display_name="scene_temp_off_11" range="0x8000 0x7FFF" datatype="signed"><detail>Scene Color Temperature Offset</detail></reg>
		<reg  name="SCENE_TEMP_OFF_12" addr="0x424A" space="CONTROL" mask="0xFFFF" display_name="scene_temp_off_12" range="0x8000 0x7FFF" datatype="signed"><detail>Scene Color Temperature Offset</detail></reg>
		<reg  name="SCENE_TEMP_OFF_13" addr="0x424C" space="CONTROL" mask="0xFFFF" display_name="scene_temp_off_13" range="0x8000 0x7FFF" datatype="signed"><detail>Scene Color Temperature Offset</detail></reg>
		<reg  name="SCENE_TEMP_OFF_14" addr="0x424E" space="CONTROL" mask="0xFFFF" display_name="scene_temp_off_14" range="0x8000 0x7FFF" datatype="signed"><detail>Scene Color Temperature Offset</detail></reg>
		<reg  name="SCENE_TEMP_OFF_15" addr="0x4250" space="CONTROL" mask="0xFFFF" display_name="scene_temp_off_15" range="0x8000 0x7FFF" datatype="signed"><detail>Scene Color Temperature Offset</detail></reg>
		<reg  name="SCENE_BV_OFF_0" addr="0x4252" space="CONTROL" mask="0xFFFF" display_name="scene_bv_off_0" range="0x8000 0x7FFF" datatype="fixed8"><detail>Scene BV Offset</detail></reg>
		<reg  name="SCENE_BV_OFF_1" addr="0x4254" space="CONTROL" mask="0xFFFF" display_name="scene_bv_off_1" range="0x8000 0x7FFF" datatype="fixed8"><detail>Scene BV Offset</detail></reg>
		<reg  name="SCENE_BV_OFF_2" addr="0x4256" space="CONTROL" mask="0xFFFF" display_name="scene_bv_off_2" range="0x8000 0x7FFF" datatype="fixed8"><detail>Scene BV Offset</detail></reg>
		<reg  name="SCENE_BV_OFF_3" addr="0x4258" space="CONTROL" mask="0xFFFF" display_name="scene_bv_off_3" range="0x8000 0x7FFF" datatype="fixed8"><detail>Scene BV Offset</detail></reg>
		<reg  name="SCENE_BV_OFF_4" addr="0x425A" space="CONTROL" mask="0xFFFF" display_name="scene_bv_off_4" range="0x8000 0x7FFF" datatype="fixed8"><detail>Scene BV Offset</detail></reg>
		<reg  name="SCENE_BV_OFF_5" addr="0x425C" space="CONTROL" mask="0xFFFF" display_name="scene_bv_off_5" range="0x8000 0x7FFF" datatype="fixed8"><detail>Scene BV Offset</detail></reg>
		<reg  name="SCENE_BV_OFF_6" addr="0x425E" space="CONTROL" mask="0xFFFF" display_name="scene_bv_off_6" range="0x8000 0x7FFF" datatype="fixed8"><detail>Scene BV Offset</detail></reg>
		<reg  name="SCENE_BV_OFF_7" addr="0x4260" space="CONTROL" mask="0xFFFF" display_name="scene_bv_off_7" range="0x8000 0x7FFF" datatype="fixed8"><detail>Scene BV Offset</detail></reg>
		<reg  name="SCENE_BV_OFF_8" addr="0x4262" space="CONTROL" mask="0xFFFF" display_name="scene_bv_off_8" range="0x8000 0x7FFF" datatype="fixed8"><detail>Scene BV Offset</detail></reg>
		<reg  name="SCENE_BV_OFF_9" addr="0x4264" space="CONTROL" mask="0xFFFF" display_name="scene_bv_off_9" range="0x8000 0x7FFF" datatype="fixed8"><detail>Scene BV Offset</detail></reg>
		<reg  name="SCENE_BV_OFF_10" addr="0x4266" space="CONTROL" mask="0xFFFF" display_name="scene_bv_off_10" range="0x8000 0x7FFF" datatype="fixed8"><detail>Scene BV Offset</detail></reg>
		<reg  name="SCENE_BV_OFF_11" addr="0x4268" space="CONTROL" mask="0xFFFF" display_name="scene_bv_off_11" range="0x8000 0x7FFF" datatype="fixed8"><detail>Scene BV Offset</detail></reg>
		<reg  name="SCENE_BV_OFF_12" addr="0x426A" space="CONTROL" mask="0xFFFF" display_name="scene_bv_off_12" range="0x8000 0x7FFF" datatype="fixed8"><detail>Scene BV Offset</detail></reg>
		<reg  name="SCENE_BV_OFF_13" addr="0x426C" space="CONTROL" mask="0xFFFF" display_name="scene_bv_off_13" range="0x8000 0x7FFF" datatype="fixed8"><detail>Scene BV Offset</detail></reg>
		<reg  name="SCENE_BV_OFF_14" addr="0x426E" space="CONTROL" mask="0xFFFF" display_name="scene_bv_off_14" range="0x8000 0x7FFF" datatype="fixed8"><detail>Scene BV Offset</detail></reg>
		<reg  name="SCENE_BV_OFF_15" addr="0x4270" space="CONTROL" mask="0xFFFF" display_name="scene_bv_off_15" range="0x8000 0x7FFF" datatype="fixed8"><detail>Scene BV Offset</detail></reg>
		<reg  name="SCENE_ISO_0" addr="0x4272" space="CONTROL" mask="0xFFFF" display_name="scene_iso_0" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene ISO Modifier</detail></reg>
		<reg  name="SCENE_ISO_1" addr="0x4274" space="CONTROL" mask="0xFFFF" display_name="scene_iso_1" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene ISO Modifier</detail></reg>
		<reg  name="SCENE_ISO_2" addr="0x4276" space="CONTROL" mask="0xFFFF" display_name="scene_iso_2" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene ISO Modifier</detail></reg>
		<reg  name="SCENE_ISO_3" addr="0x4278" space="CONTROL" mask="0xFFFF" display_name="scene_iso_3" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene ISO Modifier</detail></reg>
		<reg  name="SCENE_ISO_4" addr="0x427A" space="CONTROL" mask="0xFFFF" display_name="scene_iso_4" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene ISO Modifier</detail></reg>
		<reg  name="SCENE_ISO_5" addr="0x427C" space="CONTROL" mask="0xFFFF" display_name="scene_iso_5" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene ISO Modifier</detail></reg>
		<reg  name="SCENE_ISO_6" addr="0x427E" space="CONTROL" mask="0xFFFF" display_name="scene_iso_6" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene ISO Modifier</detail></reg>
		<reg  name="SCENE_ISO_7" addr="0x4280" space="CONTROL" mask="0xFFFF" display_name="scene_iso_7" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene ISO Modifier</detail></reg>
		<reg  name="SCENE_ISO_8" addr="0x4282" space="CONTROL" mask="0xFFFF" display_name="scene_iso_8" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene ISO Modifier</detail></reg>
		<reg  name="SCENE_ISO_9" addr="0x4284" space="CONTROL" mask="0xFFFF" display_name="scene_iso_9" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene ISO Modifier</detail></reg>
		<reg  name="SCENE_ISO_10" addr="0x4286" space="CONTROL" mask="0xFFFF" display_name="scene_iso_10" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene ISO Modifier</detail></reg>
		<reg  name="SCENE_ISO_11" addr="0x4288" space="CONTROL" mask="0xFFFF" display_name="scene_iso_11" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene ISO Modifier</detail></reg>
		<reg  name="SCENE_ISO_12" addr="0x428A" space="CONTROL" mask="0xFFFF" display_name="scene_iso_12" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene ISO Modifier</detail></reg>
		<reg  name="SCENE_ISO_13" addr="0x428C" space="CONTROL" mask="0xFFFF" display_name="scene_iso_13" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene ISO Modifier</detail></reg>
		<reg  name="SCENE_ISO_14" addr="0x428E" space="CONTROL" mask="0xFFFF" display_name="scene_iso_14" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene ISO Modifier</detail></reg>
		<reg  name="SCENE_ISO_15" addr="0x4290" space="CONTROL" mask="0xFFFF" display_name="scene_iso_15" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene ISO Modifier</detail></reg>
		<reg  name="AE_ROI" addr="0x4292" space="CONTROL" mask="0xFFFF" display_name="ae_roi" range="0x0000 0xFFFF" default="0xFF00"><detail>AE Region of Interest</detail>
			<bitfield  name="X0" mask="0x000F" display_name="0-3: x0" range="0x0000 0x000F"><detail>AE ROI X0</detail></bitfield>
			<bitfield  name="Y0" mask="0x00F0" display_name="4-7: y0" range="0x0000 0x000F"><detail>AE ROI Y0</detail></bitfield>
			<bitfield  name="X1" mask="0x0F00" display_name="8-11: x1" range="0x0000 0x000F"><detail>AE ROI X1</detail></bitfield>
			<bitfield  name="Y1" mask="0xF000" display_name="12-15: y1" range="0x0000 0x000F"><detail>AE ROI Y1</detail></bitfield></reg>
		<reg  name="FACED_SR_X0" addr="0x4294" space="CONTROL" mask="0xFFFF" display_name="faced_sr_x0" range="0x0000 0xFFFF"><detail>Face Detection Search Range X0 coordinate</detail></reg>
		<reg  name="FACED_SR_XSIZE" addr="0x4296" space="CONTROL" mask="0xFFFF" display_name="faced_sr_xsize" range="0x0000 0xFFFF" default="0x0140"><detail>Face Detection Search Range X Size</detail></reg>
		<reg  name="FACED_SR_Y0" addr="0x4298" space="CONTROL" mask="0xFFFF" display_name="faced_sr_y0" range="0x0000 0xFFFF"><detail>Face Detection Search Range Y0 coordinate</detail></reg>
		<reg  name="FACED_SR_YSIZE" addr="0x429A" space="CONTROL" mask="0xFFFF" display_name="faced_sr_ysize" range="0x0000 0xFFFF" default="0x00F0"><detail>Face Detection Search Range Y Size</detail></reg>
		<reg  name="FACED_MINSIZE" addr="0x429C" space="CONTROL" mask="0xFFFF" display_name="faced_minsize" range="0x0000 0xFFFF"><detail>Face Detection Minimum Size</detail></reg>
		<reg  name="FACED_DIR" addr="0x429E" space="CONTROL" mask="0xFFFF" display_name="faced_dir" range="0x0000 0xFFFF" default="0x0007"><detail>Face Detection Direction</detail>
			<bitfield  name="UP" mask="0x0001" display_name="0: up" range="0x0000 0x0001"><detail>Detect Up</detail></bitfield>
			<bitfield  name="LEFT" mask="0x0002" display_name="1: left" range="0x0000 0x0001"><detail>Detect Left</detail></bitfield>
			<bitfield  name="RIGHT" mask="0x0004" display_name="2: right" range="0x0000 0x0001"><detail>Detect Right</detail></bitfield>
			<bitfield  name="DOWN" mask="0x0008" display_name="3: down" range="0x0000 0x0001"><detail>Detect Down</detail></bitfield></reg>
		<reg  name="FACED_TH" addr="0x42A0" space="CONTROL" mask="0xFFFF" display_name="faced_th" range="0x0000 0xFFFF" default="0x0483"><detail>Face Detection Threshold</detail>
			<bitfield  name="DETECT" mask="0x000F" display_name="0-3: detect" range="0x0000 0x000F"><detail>Face Detection Selection Threshold</detail></bitfield>
			<bitfield  name="KEEP" mask="0x00F0" display_name="4-7: keep" range="0x0000 0x000F"><detail>Face Detection Keep Threshold</detail></bitfield>
			<bitfield  name="FIRST" mask="0x0F00" display_name="8-11: first" range="0x0000 0x000F"><detail>Face Detection First Detection Threshold</detail></bitfield></reg>
		<reg  name="FACED_SPEED" addr="0x42A2" space="CONTROL" mask="0xFFFF" display_name="faced_speed" range="0x0000 0xFFFF" default="0x08F0"><detail>Face Detection Tracking Speed</detail>
			<bitfield  name="A_BIG" mask="0x00FF" display_name="0-7: a_big" range="0x0000 0x00FF"><detail>Face Detection Face Movement Speed</detail></bitfield>
			<bitfield  name="A_MIN" mask="0xFF00" display_name="8-15: a_min" range="0x0000 0x00FF"><detail>Face Detection Granted Tracking Speed</detail></bitfield></reg>
		<reg  name="FLASH_GAIN_PULSE_0" addr="0x42A4" space="CONTROL" mask="0xFFFF" display_name="flash_gain_pulse_0" range="0x8000 0x7FFF" datatype="fixed12"><detail>Flash white point R/G gains for pulse flash</detail></reg>
		<reg  name="FLASH_GAIN_PULSE_1" addr="0x42A6" space="CONTROL" mask="0xFFFF" display_name="flash_gain_pulse_1" range="0x8000 0x7FFF" datatype="fixed12"><detail>Flash white point R/G gains for pulse flash</detail></reg>
		<reg  name="FLASH_GAIN_PULSE_2" addr="0x42A8" space="CONTROL" mask="0xFFFF" display_name="flash_gain_pulse_2" range="0x8000 0x7FFF" datatype="fixed12"><detail>Flash white point R/G gains for pulse flash</detail></reg>
		<reg  name="ASHAKE_NFRAMES" addr="0x42AA" space="CONTROL" mask="0xFFFF" display_name="ashake_nframes" range="0x0000 0xFFFF"><detail>Anti-Shake Number of Frames</detail></reg>
		<reg  name="ASHAKE_MAX_GAIN" addr="0x42AC" space="CONTROL" mask="0xFFFF" display_name="ashake_max_gain" range="0x0000 0xFFFF" default="0x0800" datatype="ufixed8"><detail>Anti-Shake Max. Gain</detail></reg>
		<reg  name="ASHAKE_TARGET_DIST" addr="0x42AE" space="CONTROL" mask="0xFFFF" display_name="ashake_target_dist" range="0x8000 0x7FFF" default="0x0100" datatype="fixed8"><detail>Anti-Shake Allowed Blur</detail></reg>
		<reg  name="ASHAKE_VELO_ATTENUATE" addr="0x42B0" space="CONTROL" mask="0xFFFF" display_name="ashake_velo_attenuate" range="0x0000 0xFFFF" default="0xC800" datatype="ufixed16"><detail>Anti-Shake Velocity Attenuation</detail></reg>
		<reg  name="ASHAKE_MIN_CHANGE" addr="0x42B2" space="CONTROL" mask="0xFFFF" display_name="ashake_min_change" range="0x0000 0xFFFF" default="0x0CCD" datatype="ufixed16"><detail>Anti-Shake Min. Exposure Change</detail></reg>
		<reg  name="ASHAKE_MAX_CHANGE" addr="0x42B4" space="CONTROL" mask="0xFFFF" display_name="ashake_max_change" range="0x0000 0xFFFF" default="0x199A" datatype="ufixed16"><detail>Anti-Shake Max. Exposure Change</detail></reg>
		<reg  name="ASHAKE_EDGE_MUL" addr="0x42B6" space="CONTROL" mask="0xFFFF" display_name="ashake_edge_mul" range="0x8000 0x7FFF" default="0x3000" datatype="fixed8"><detail>Anti-Shake Sub-Pixel Sensitivity</detail></reg>
		<reg  name="SKY_BG_TH_LO" addr="0x42B8" space="CONTROL" mask="0xFFFF" display_name="sky_bg_th_lo" range="0x0000 0xFFFF" default="0x01EB"><detail>Sky Detection B/G Threshold Low</detail></reg>
		<reg  name="SKY_BG_TH_HI" addr="0x42BA" space="CONTROL" mask="0xFFFF" display_name="sky_bg_th_hi" range="0x0000 0xFFFF" default="0x0266"><detail>Sky Detection B/G Threshold High</detail></reg>
		<reg  name="SNOW_ZONES_TH" addr="0x42BC" space="CONTROL" mask="0xFFFF" display_name="snow_zones_th" range="0x0000 0xFFFF" default="0x0333" datatype="ufixed12"><detail>Snow Detection Min Zones</detail></reg>
		<reg  name="SCENE_BIAS_0" addr="0x42BE" space="CONTROL" mask="0xFFFF" display_name="scene_bias_0" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Detection Bias</detail></reg>
		<reg  name="SCENE_BIAS_1" addr="0x42C0" space="CONTROL" mask="0xFFFF" display_name="scene_bias_1" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Detection Bias</detail></reg>
		<reg  name="SCENE_BIAS_2" addr="0x42C2" space="CONTROL" mask="0xFFFF" display_name="scene_bias_2" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Detection Bias</detail></reg>
		<reg  name="SCENE_BIAS_3" addr="0x42C4" space="CONTROL" mask="0xFFFF" display_name="scene_bias_3" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Detection Bias</detail></reg>
		<reg  name="SCENE_BIAS_4" addr="0x42C6" space="CONTROL" mask="0xFFFF" display_name="scene_bias_4" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Detection Bias</detail></reg>
		<reg  name="SCENE_BIAS_5" addr="0x42C8" space="CONTROL" mask="0xFFFF" display_name="scene_bias_5" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Detection Bias</detail></reg>
		<reg  name="SCENE_BIAS_6" addr="0x42CA" space="CONTROL" mask="0xFFFF" display_name="scene_bias_6" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Detection Bias</detail></reg>
		<reg  name="SCENE_BIAS_7" addr="0x42CC" space="CONTROL" mask="0xFFFF" display_name="scene_bias_7" range="0x8000 0x7FFF" datatype="fixed12"><detail>Scene Detection Bias</detail></reg>
		<reg  name="RESERVED_CONTROL_42CE" addr="0x42CE" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_42D0" addr="0x42D0" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_42D2" addr="0x42D2" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_42D4" addr="0x42D4" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_42D6" addr="0x42D6" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_42D8" addr="0x42D8" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_42DA" addr="0x42DA" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_42DC" addr="0x42DC" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="BRIGHTNESS" addr="0x5000" space="CONTROL" mask="0xFFFF" display_name="brightness" range="0x8000 0x7FFF" datatype="fixed12"><detail>Brightness Value</detail></reg>
		<reg  name="CONTRAST" addr="0x5002" space="CONTROL" mask="0xFFFF" display_name="contrast" range="0x8000 0x7FFF" datatype="fixed12"><detail>Contrast Value</detail></reg>
		<reg  name="SATURATION" addr="0x5004" space="CONTROL" mask="0xFFFF" display_name="saturation" range="0x8000 0x7FFF" default="0x1000" volatile="Y" datatype="fixed12"><detail>Saturation Value</detail></reg>
		<reg  name="GAMMA" addr="0x5006" space="CONTROL" mask="0xFFFF" display_name="gamma" range="0x8000 0x7FFF" datatype="fixed12"><detail>Gamma Value</detail></reg>
		<reg  name="DENOISE_VALUE" addr="0x5008" space="CONTROL" mask="0x7FFF" display_name="denoise_value" range="0x8000 0x7FFF" volatile="Y" datatype="fixed12"><detail>Denoise Control</detail></reg>
		<reg  name="SHARPEN_VALUE" addr="0x500A" space="CONTROL" mask="0xFFFF" display_name="sharpen_value" range="0x8000 0x7FFF" volatile="Y" datatype="fixed12"><detail>Sharpening Control</detail></reg>
		<reg  name="BPC_ENABLE" addr="0x500C" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="bpc_enable" range="0x00000000 0xFFFFFFFF" default="0x0040E5F7"><detail>BPC enable</detail>
			<bitfield  name="MF" mask="0x00000001" display_name="0: mf" range="0x00000000 0x00000001"><detail>BPC Use In-plane</detail></bitfield>
			<bitfield  name="MM" mask="0x00000002" display_name="1: mm" range="0x00000000 0x00000001"><detail>BPC Correct Defective</detail></bitfield>
			<bitfield  name="MEDM" mask="0x00000004" display_name="2: medm" range="0x00000000 0x00000001"><detail>BPC Level Estimation</detail></bitfield>
			<bitfield  name="GONLY" mask="0x00000008" display_name="3: gonly" range="0x00000000 0x00000001"><detail>BPC Geometric Pixels Only</detail></bitfield>
			<bitfield  name="THU" mask="0x00000010" display_name="4: thu" range="0x00000000 0x00000001"><detail>BPC flat threshold enable</detail></bitfield>
			<bitfield  name="THS" mask="0x00000020" display_name="5: ths" range="0x00000000 0x00000001"><detail>BPC gradient threshold enable</detail></bitfield>
			<bitfield  name="THB" mask="0x00000040" display_name="6: thb" range="0x00000000 0x00000001"><detail>BPC min gradient threshold enable</detail></bitfield>
			<bitfield  name="THMAX" mask="0x00000080" display_name="7: thmax" range="0x00000000 0x00000001"><detail>reserved</detail></bitfield>
			<bitfield  name="TAGGED" mask="0x00000100" display_name="8: tagged" range="0x00000000 0x00000001"><detail>BPC tagged correction enable</detail></bitfield>
			<bitfield  name="MARKED_BAD" mask="0x00000200" display_name="9: marked_bad" range="0x00000000 0x00000001"><detail>BPC In-plane detection enable</detail></bitfield>
			<bitfield  name="ROWCOL_STD" mask="0x00000400" display_name="10: rowcol_std" range="0x00000000 0x00000001"><detail>BPC Row/Column correction enable</detail></bitfield>
			<bitfield  name="ALL_BAD" mask="0x00000800" display_name="11: all_bad" range="0x00000000 0x00000001"><detail>BPC correct all</detail></bitfield>
			<bitfield  name="MARK_REQ" mask="0x00001000" display_name="12: mark_req" range="0x00000000 0x00000001"><detail>reserved</detail></bitfield>
			<bitfield  name="CORR" mask="0x00002000" display_name="13: corr" range="0x00000000 0x00000001"><detail>BPC correction enable</detail></bitfield>
			<bitfield  name="ADV_CORR" mask="0x00004000" display_name="14: adv_corr" range="0x00000000 0x00000001"><detail>BPC advanced correction enable</detail></bitfield>
			<bitfield  name="ADV_CORR_TAGGED" mask="0x00008000" display_name="15: adv_corr_tagged" range="0x00000000 0x00000001"><detail>BPC advanced correction tagged enable</detail></bitfield>
			<bitfield  name="CLUSTH" mask="0x00010000" display_name="16: clusth" range="0x00000000 0x00000001"><detail>BPC cluster 5x2 detection enable</detail></bitfield>
			<bitfield  name="CLUSTV" mask="0x00020000" display_name="17: clustv" range="0x00000000 0x00000001"><detail>BPC cluster 2x5 detection enable</detail></bitfield>
			<bitfield  name="CLUST3" mask="0x00040000" display_name="18: clust3" range="0x00000000 0x00000001"><detail>BPC cluster 3x3 detection enable</detail></bitfield>
			<bitfield  name="CLUST5" mask="0x00080000" display_name="19: clust5" range="0x00000000 0x00000001"><detail>BPC cluster 5x5 detection enable</detail></bitfield>
			<bitfield  name="RESERVED" mask="0xFFF00000" display_name="20-31: reserved" range="0x00000000 0x00000FFF"><detail>Undefined on read, must be cleared on write</detail></bitfield></reg>
		<reg  name="BPCM_ABS" addr="0x5010" space="CONTROL" mask="0xFFFF" display_name="bpcm_abs" range="0x0000 0xFFFF" default="0x000A" volatile="Y" datatype="ufixed10">
			<bitfield  name="BPCM_ABS" mask="0x03FF" display_name="0-9: bpcm_abs" range="0x0000 0x03FF" datatype="ufixed10"><detail>BPC in-plane absolute threshold</detail></bitfield></reg>
		<reg  name="BPCM_REL" addr="0x5012" space="CONTROL" mask="0xFFFF" display_name="bpcm_rel" range="0x0000 0xFFFF" default="0x0040" volatile="Y" datatype="ufixed8">
			<bitfield  name="BPCM_REL" mask="0x00FF" display_name="0-7: bpcm_rel" range="0x0000 0x00FF" datatype="ufixed8"><detail>BPC in-plane relative threshold</detail></bitfield></reg>
		<reg  name="BPCM_THU" addr="0x5014" space="CONTROL" mask="0xFFFF" display_name="bpcm_thu" range="0x0000 0xFFFF" default="0x000D" volatile="Y" datatype="ufixed1">
			<bitfield  name="BPCM_THU" mask="0x000F" display_name="0-3: bpcm_thu" range="0x0000 0x000F" datatype="ufixed1"><detail>BPC in-plane flat threshold</detail></bitfield></reg>
		<reg  name="BPCM_THS" addr="0x5016" space="CONTROL" mask="0xFFFF" display_name="bpcm_ths" range="0x0000 0xFFFF" default="0x0004" volatile="Y" datatype="ufixed1">
			<bitfield  name="BPCM_THS" mask="0x000F" display_name="0-3: bpcm_ths" range="0x0000 0x000F" datatype="ufixed1"><detail>BPC in-plane gradient threshold</detail></bitfield></reg>
		<reg  name="BPCB_ABS" addr="0x5018" space="CONTROL" mask="0xFFFF" display_name="bpcb_abs" range="0x0000 0xFFFF" default="0x0014" volatile="Y" datatype="ufixed10">
			<bitfield  name="ABS" mask="0x03FF" display_name="0-9: abs" range="0x0000 0x03FF" datatype="ufixed10"><detail>BPC in-plane absolute threshold</detail></bitfield></reg>
		<reg  name="BPCB_REL" addr="0x501A" space="CONTROL" mask="0xFFFF" display_name="bpcb_rel" range="0x0000 0xFFFF" default="0x0030" volatile="Y" datatype="ufixed8">
			<bitfield  name="REL" mask="0x00FF" display_name="0-7: rel" range="0x0000 0x00FF" datatype="ufixed8"><detail>BPC in-plane relative threshold</detail></bitfield></reg>
		<reg  name="BPCB_GRAD" addr="0x501C" space="CONTROL" mask="0xFFFF" display_name="bpcb_grad" range="0x0000 0xFFFF" default="0x00C0" volatile="Y" datatype="ufixed8">
			<bitfield  name="GRAD" mask="0x00FF" display_name="0-7: grad" range="0x0000 0x07FF" datatype="ufixed8"><detail>BPC in-plane gradient threshold</detail></bitfield></reg>
		<reg  name="BPCB_GRMAX" addr="0x501E" space="CONTROL" mask="0xFFFF" display_name="bpcb_grmax" range="0x0000 0xFFFF" default="0x0100" volatile="Y" datatype="ufixed8">
			<bitfield  name="GRMAX" mask="0x00FF" display_name="0-7: grmax" range="0x0000 0x07FF" datatype="ufixed8"><detail>BPC in-plane gradient max threshold</detail></bitfield>
			<bitfield  name="RESERVED" mask="0xFF00" display_name="8-15: reserved" range="0x0000 0x00FF"><detail>Undefined on read, must be cleared on write</detail></bitfield></reg>
		<reg  name="BPCF_TH" addr="0x5020" space="CONTROL" mask="0xFFFF" display_name="bpcf_th" range="0x0000 0xFFFF" default="0x0010" volatile="Y">
			<bitfield  name="TH" mask="0x001F" display_name="0-4: th" range="0x0000 0x001F"><detail>BPC in-plane far detection threshold multiplier</detail></bitfield></reg>
		<reg  name="BPCF_STR" addr="0x5022" space="CONTROL" mask="0xFFFF" display_name="bpcf_str" range="0x0000 0xFFFF" default="0x0010" volatile="Y">
			<bitfield  name="STR" mask="0x001F" display_name="0-4: str" range="0x0000 0x001F"><detail>BPC in-plane far detection threshold offset</detail></bitfield></reg>
		<reg  name="BPCP_ABS" addr="0x5024" space="CONTROL" mask="0xFFFF" display_name="bpcp_abs" range="0x0000 0xFFFF" default="0x000A" volatile="Y" datatype="ufixed10">
			<bitfield  name="BPCP_ABS" mask="0x03FF" display_name="0-9: bpcp_abs" range="0x0000 0x03FF" datatype="ufixed10"><detail>BPC absolute threshold</detail></bitfield></reg>
		<reg  name="BPCP_REL" addr="0x5026" space="CONTROL" mask="0xFFFF" display_name="bpcp_rel" range="0x0000 0xFFFF" default="0x0040" volatile="Y" datatype="ufixed8">
			<bitfield  name="BPCP_REL" mask="0x00FF" display_name="0-7: bpcp_rel" range="0x0000 0x00FF" datatype="ufixed8"><detail>BPC relative threshold</detail></bitfield></reg>
		<reg  name="BPCP_GRAD" addr="0x5028" space="CONTROL" mask="0xFFFF" display_name="bpcp_grad" range="0x0000 0xFFFF" default="0x0040" volatile="Y" datatype="ufixed8">
			<bitfield  name="BPCP_GRAD" mask="0x00FF" display_name="0-7: bpcp_grad" range="0x0000 0x07FF" datatype="ufixed8"><detail>BPC gradient threshold</detail></bitfield></reg>
		<reg  name="BPCP_GRMAX" addr="0x502A" space="CONTROL" mask="0xFFFF" display_name="bpcp_grmax" range="0x0000 0xFFFF" default="0x0080" volatile="Y" datatype="ufixed8">
			<bitfield  name="BPCP_GRMAX" mask="0x00FF" display_name="0-7: bpcp_grmax" range="0x0000 0x07FF" datatype="ufixed8"><detail>BPC gradient max threshold</detail></bitfield></reg>
		<reg  name="BPCP_THU" addr="0x502C" space="CONTROL" mask="0xFFFF" display_name="bpcp_thu" range="0x0000 0xFFFF" default="0x0070" volatile="Y" datatype="ufixed4">
			<bitfield  name="BPCP_THU" mask="0x007F" display_name="0-6: bpcp_thu" range="0x0000 0x007F" datatype="ufixed4"><detail>BPC flat threshold</detail></bitfield></reg>
		<reg  name="BPCP_THS" addr="0x502E" space="CONTROL" mask="0xFFFF" display_name="bpcp_ths" range="0x0000 0xFFFF" default="0x0060" volatile="Y" datatype="ufixed4">
			<bitfield  name="BPCP_THS" mask="0x007F" display_name="0-6: bpcp_ths" range="0x0000 0x007F" datatype="ufixed4"><detail>BPC gradient threshold</detail></bitfield></reg>
		<reg  name="BPCP_THB" addr="0x5030" space="CONTROL" mask="0xFFFF" display_name="bpcp_thb" range="0x0000 0xFFFF" default="0x0030" volatile="Y" datatype="ufixed4">
			<bitfield  name="BPCP_THB" mask="0x007F" display_name="0-6: bpcp_thb" range="0x0000 0x007F" datatype="ufixed4"><detail>BPC min gradient threshold</detail></bitfield></reg>
		<reg  name="BPCP_THM" addr="0x5032" space="CONTROL" mask="0xFFFF" display_name="bpcp_thm" range="0x0000 0xFFFF" default="0x0008" volatile="Y" datatype="ufixed4">
			<bitfield  name="BPCP_THM" mask="0x007F" display_name="0-6: bpcp_thm" range="0x0000 0x001F" datatype="ufixed4"><detail>BPC in-plane detected preference threshold</detail></bitfield></reg>
		<reg  name="BPCP_DARK" addr="0x5034" space="CONTROL" mask="0xFFFF" display_name="bpcp_dark" range="0x0000 0xFFFF" default="0x000A" volatile="Y" datatype="ufixed3">
			<bitfield  name="BPCP_DARK" mask="0x000F" display_name="0-3: bpcp_dark" range="0x0000 0x000F" datatype="ufixed3"><detail>BPC dark preference</detail></bitfield></reg>
		<reg  name="BPCP_CSMUL" addr="0x5036" space="CONTROL" mask="0xFFFF" display_name="bpcp_csmul" range="0x0000 0xFFFF" default="0x0008" volatile="Y">
			<bitfield  name="BPCP_CSMUL" mask="0x000F" display_name="0-3: bpcp_csmul" range="0x0000 0x000F"><detail>BPC slow correction slope</detail></bitfield></reg>
		<reg  name="BPCP_GM_HI" addr="0x5038" space="CONTROL" mask="0xFFFF" display_name="bpcp_gm_hi" range="0x0000 0xFFFF" default="0x0006" volatile="Y">
			<bitfield  name="BPCP_GM_HI" mask="0x0007" display_name="0-2: bpcp_gm_hi" range="0x0000 0x0007"><detail>BPC gradient prediction hot</detail></bitfield></reg>
		<reg  name="BPCP_GM_LO" addr="0x503A" space="CONTROL" mask="0xFFFF" display_name="bpcp_gm_lo" range="0x0000 0xFFFF" default="0x0002" volatile="Y">
			<bitfield  name="BPCP_GM_LO" mask="0x0007" display_name="0-2: bpcp_gm_lo" range="0x0000 0x0007"><detail>BPC gradient prediction cold</detail></bitfield></reg>
		<reg  name="BPCC_ABS_LO" addr="0x503C" space="CONTROL" mask="0xFFFF" display_name="bpcc_abs_lo" range="0x0000 0xFFFF" default="0x0001" volatile="Y">
			<bitfield  name="BPCC_ABS_LO" mask="0x03FF" display_name="0-9: bpcc_abs_lo" range="0x0000 0x03FF"><detail>BPC cluster detection absolute threshold cold</detail></bitfield></reg>
		<reg  name="BPCC_REL_LO" addr="0x503E" space="CONTROL" mask="0xFFFF" display_name="bpcc_rel_lo" range="0x0000 0xFFFF" default="0x0041" volatile="Y" datatype="ufixed8">
			<bitfield  name="BPCC_REL_LO" mask="0x00FF" display_name="0-7: bpcc_rel_lo" range="0x0000 0x00FF" datatype="ufixed8"><detail>BPC cluster detection relative threshold cold</detail></bitfield></reg>
		<reg  name="BPCC_ABS_HI" addr="0x5040" space="CONTROL" mask="0xFFFF" display_name="bpcc_abs_hi" range="0x0000 0xFFFF" default="0x03FF" volatile="Y" datatype="ufixed10">
			<bitfield  name="BPCC_ABS_HI" mask="0x03FF" display_name="0-9: bpcc_abs_hi" range="0x0000 0x03FF" datatype="ufixed10"><detail>BPC cluster detection absolute threshold hot</detail></bitfield></reg>
		<reg  name="BPCC_REL_HI" addr="0x5042" space="CONTROL" mask="0xFFFF" display_name="bpcc_rel_hi" range="0x0000 0xFFFF" default="0x00FF" volatile="Y" datatype="ufixed8">
			<bitfield  name="BPCC_REL_HI" mask="0x00FF" display_name="0-7: bpcc_rel_hi" range="0x0000 0x00FF" datatype="ufixed8"><detail>BPC cluster detection relative threshold hot</detail></bitfield></reg>
		<reg  name="BPCR_REL" addr="0x5044" space="CONTROL" mask="0xFFFF" display_name="bpcr_rel" range="0x0000 0xFFFF" default="0x000D" volatile="Y" datatype="ufixed8">
			<bitfield  name="REL" mask="0x00FF" display_name="0-7: rel" range="0x0000 0x00FF" datatype="ufixed8"><detail>BPC row/col relative threshold</detail></bitfield></reg>
		<reg  name="BPCR_GRADR" addr="0x5046" space="CONTROL" mask="0xFFFF" display_name="bpcr_gradr" range="0x0000 0xFFFF" default="0x000D" volatile="Y" datatype="ufixed4">
			<bitfield  name="GRAD" mask="0x00FF" display_name="0-7: grad" range="0x0000 0x001F" datatype="ufixed4"><detail>BPC row edge strength</detail></bitfield></reg>
		<reg  name="BPCR_GRADC" addr="0x5048" space="CONTROL" mask="0xFFFF" display_name="bpcr_gradc" range="0x0000 0xFFFF" default="0x000D" volatile="Y" datatype="ufixed4">
			<bitfield  name="GRAD" mask="0x00FF" display_name="0-7: grad" range="0x0000 0x001F" datatype="ufixed4"><detail>BPC column edge strength</detail></bitfield></reg>
		<reg  name="BPCR_ABSR_LO" addr="0x504A" space="CONTROL" mask="0xFFFF" display_name="bpcr_absr_lo" range="0x0000 0xFFFF" default="0x000A" volatile="Y" datatype="ufixed10">
			<bitfield  name="TH" mask="0x03FF" display_name="0-9: th" range="0x0000 0x03FF" datatype="ufixed10"><detail>BPC row absolute threshold lo</detail></bitfield></reg>
		<reg  name="BPCR_ABSR_HI" addr="0x504C" space="CONTROL" mask="0xFFFF" display_name="bpcr_absr_hi" range="0x0000 0xFFFF" default="0x000A" volatile="Y" datatype="ufixed10">
			<bitfield  name="TH" mask="0x03FF" display_name="0-9: th" range="0x0000 0x03FF" datatype="ufixed10"><detail>BPC row absolute threshold hi</detail></bitfield></reg>
		<reg  name="BPCR_ABSC_LO" addr="0x504E" space="CONTROL" mask="0xFFFF" display_name="bpcr_absc_lo" range="0x0000 0xFFFF" default="0x000A" volatile="Y" datatype="ufixed10">
			<bitfield  name="TH" mask="0x03FF" display_name="0-9: th" range="0x0000 0x03FF" datatype="ufixed10"><detail>BPC column absolute threshold lo</detail></bitfield></reg>
		<reg  name="BPCR_ABSC_HI" addr="0x5050" space="CONTROL" mask="0xFFFF" display_name="bpcr_absc_hi" range="0x0000 0xFFFF" default="0x000A" volatile="Y" datatype="ufixed10">
			<bitfield  name="TH" mask="0x03FF" display_name="0-9: th" range="0x0000 0x03FF" datatype="ufixed10"><detail>BPC column absolute threshold hi</detail></bitfield></reg>
		<reg  name="BPCDEN_MAX_ABS" addr="0x5052" space="CONTROL" mask="0xFFFF" display_name="bpcden_max_abs" range="0x0000 0xFFFF" default="0x0002" volatile="Y" datatype="ufixed10">
			<bitfield  name="BPCDEN_MAX_ABS" mask="0x03FF" display_name="0-9: bpcden_max_abs" range="0x0000 0x03FF" datatype="ufixed10"><detail>BPC denoise absolute noise level</detail></bitfield></reg>
		<reg  name="BPCDEN_MAX_REL" addr="0x5054" space="CONTROL" mask="0xFFFF" display_name="bpcden_max_rel" range="0x0000 0xFFFF" default="0x0002" volatile="Y" datatype="ufixed8">
			<bitfield  name="BPCDEN_MAX_REL" mask="0x00FF" display_name="0-7: bpcden_max_rel" range="0x0000 0x00FF" datatype="ufixed8"><detail>BPC denoise relative noise level</detail></bitfield></reg>
		<reg  name="BPCDEN_OFF_ABS" addr="0x5056" space="CONTROL" mask="0xFFFF" display_name="bpcden_off_abs" range="0x0000 0xFFFF" default="0x0020" volatile="Y" datatype="ufixed10">
			<bitfield  name="BPCDEN_OFF_ABS" mask="0x03FF" display_name="0-9: bpcden_off_abs" range="0x0000 0x03FF" datatype="ufixed10"><detail>BPC denoise absolute feature level</detail></bitfield></reg>
		<reg  name="BPCDEN_OFF_REL" addr="0x5058" space="CONTROL" mask="0xFFFF" display_name="bpcden_off_rel" range="0x0000 0xFFFF" default="0x0002" volatile="Y" datatype="ufixed8">
			<bitfield  name="BPCDEN_OFF_REL" mask="0x00FF" display_name="0-7: bpcden_off_rel" range="0x0000 0x00FF" datatype="ufixed8"><detail>BPC denoise relative feature level</detail></bitfield></reg>
		<reg  name="BPCTRI_MAX_ABS" addr="0x505A" space="CONTROL" mask="0xFFFF" display_name="bpctri_max_abs" range="0x0000 0xFFFF" default="0x0008" volatile="Y" datatype="ufixed10">
			<bitfield  name="BPCTRI_MAX_ABS" mask="0x03FF" display_name="0-9: bpctri_max_abs" range="0x0000 0x03FF" datatype="ufixed10"><detail>BPC gradient denoise absolute noise level</detail></bitfield></reg>
		<reg  name="BPCTRI_MAX_REL" addr="0x505C" space="CONTROL" mask="0xFFFF" display_name="bpctri_max_rel" range="0x0000 0xFFFF" default="0x0008" volatile="Y" datatype="ufixed8">
			<bitfield  name="BPCTRI_MAX_REL" mask="0x00FF" display_name="0-7: bpctri_max_rel" range="0x0000 0x00FF" datatype="ufixed8"><detail>BPC gradient denoise relative noise level</detail></bitfield></reg>
		<reg  name="BPCTRI_OFF_ABS" addr="0x505E" space="CONTROL" mask="0xFFFF" display_name="bpctri_off_abs" range="0x0000 0xFFFF" default="0x0040" volatile="Y" datatype="ufixed10">
			<bitfield  name="BPCTRI_OFF_ABS" mask="0x03FF" display_name="0-9: bpctri_off_abs" range="0x0000 0x03FF" datatype="ufixed10"><detail>BPC gradient denoise absolute feature level</detail></bitfield></reg>
		<reg  name="BPCTRI_OFF_REL" addr="0x5060" space="CONTROL" mask="0xFFFF" display_name="bpctri_off_rel" range="0x0000 0xFFFF" default="0x0008" volatile="Y" datatype="ufixed8">
			<bitfield  name="BPCTRI_OFF_REL" mask="0x00FF" display_name="0-7: bpctri_off_rel" range="0x0000 0x00FF" datatype="ufixed8"><detail>BPC gradient denoise relative feature level</detail></bitfield></reg>
		<reg  name="BPCDEN_W_STR" addr="0x5062" space="CONTROL" mask="0xFFFF" display_name="bpcden_w_str" range="0x0000 0xFFFF" default="0x000A" volatile="Y" datatype="ufixed6">
			<bitfield  name="BPCDEN_W_STR" mask="0x003F" display_name="0-5: bpcden_w_str" range="0x0000 0x003F" datatype="ufixed6"><detail>BPC denoise wide relative strength</detail></bitfield></reg>
		<reg  name="BPCDEN_BYP" addr="0x5064" space="CONTROL" mask="0xFFFF" display_name="bpcden_byp" range="0x0000 0xFFFF" default="0x0008" volatile="Y" datatype="ufixed4">
			<bitfield  name="BPCDEN_BYP" mask="0x001F" display_name="0-4: bpcden_byp" range="0x0000 0x001F" datatype="ufixed4"><detail>BPC denoise bypass</detail></bitfield></reg>
		<reg  name="GRGB_TH_ABS" addr="0x5066" space="CONTROL" mask="0xFFFF" display_name="grgb_th_abs" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed8">
			<bitfield  name="TH_ABS" mask="0x00FF" display_name="0-7: th_abs" range="0x0000 0x00FF" datatype="ufixed8"><detail>GrGb absolute threshold</detail></bitfield></reg>
		<reg  name="GRGB_TH_REL" addr="0x5068" space="CONTROL" mask="0xFFFF" display_name="grgb_th_rel" range="0x0000 0xFFFF" default="0x000A" volatile="Y" datatype="ufixed6">
			<bitfield  name="TH_REL" mask="0x003F" display_name="0-5: th_rel" range="0x0000 0x003F" datatype="ufixed6"><detail>GrGb relative threshold</detail></bitfield></reg>
		<reg  name="GRGB_TH_MAX" addr="0x506A" space="CONTROL" mask="0xFFFF" display_name="grgb_th_max" range="0x0000 0xFFFF" default="0x0080" volatile="Y" datatype="ufixed10">
			<bitfield  name="TH_MAX" mask="0x03FF" display_name="0-9: th_max" range="0x0000 0x03FF" datatype="ufixed10"><detail>GrGb max correction threshold</detail></bitfield></reg>
		<reg  name="CDEN_TH_REL" addr="0x506C" space="CONTROL" mask="0xFFFF" display_name="cden_th_rel" range="0x0000 0xFFFF" default="0x0005" volatile="Y" datatype="ufixed4">
			<bitfield  name="TH_REL" mask="0x00FF" display_name="0-7: th_rel" range="0x0000 0x00FF" datatype="ufixed4"><detail>Chroma denoise relative threshold</detail></bitfield></reg>
		<reg  name="CDEN_TH_ABS" addr="0x506E" space="CONTROL" mask="0xFFFF" display_name="cden_th_abs" range="0x0000 0xFFFF" default="0x000F" volatile="Y" datatype="ufixed10">
			<bitfield  name="TH_ABS" mask="0x03FF" display_name="0-9: th_abs" range="0x0000 0x03FF" datatype="ufixed10"><detail>Chroma denoise absolute threshold</detail></bitfield></reg>
		<reg  name="CDEN_MIN" addr="0x5070" space="CONTROL" mask="0xFFFF" display_name="cden_min" range="0x0000 0xFFFF" default="0x0002" volatile="Y">
			<bitfield  name="MIN" mask="0x000F" display_name="0-3: min" range="0x0000 0x000F"><detail>Chroma denoise min spread size</detail></bitfield></reg>
		<reg  name="CDEN_MAX" addr="0x5072" space="CONTROL" mask="0xFFFF" display_name="cden_max" range="0x0000 0xFFFF" default="0x000E" volatile="Y">
			<bitfield  name="MAX" mask="0x000F" display_name="0-3: max" range="0x0000 0x000F"><detail>Chroma denoise max spread size</detail></bitfield></reg>
		<reg  name="PM_LLDESAT_TH" addr="0x5074" space="CONTROL" mask="0xFFFF" display_name="pm_lldesat_th" range="0x0000 0xFFFF" default="0x0040" volatile="Y" datatype="ufixed10">
			<bitfield  name="PM_LLDESAT_TH" mask="0x03FF" display_name="0-9: pm_lldesat_th" range="0x0000 0x03FF" datatype="ufixed10"><detail>Low-light desaturation threshold</detail></bitfield></reg>
		<reg  name="PM_LLDESAT_K" addr="0x5076" space="CONTROL" mask="0xFFFF" display_name="pm_lldesat_k" range="0x0000 0xFFFF" default="0x0020" volatile="Y" datatype="ufixed4">
			<bitfield  name="PM_LLDESAT_K" mask="0x00FF" display_name="0-7: pm_lldesat_k" range="0x0000 0x00FF" datatype="ufixed4"><detail>Low-light desaturation threshold slope</detail></bitfield></reg>
		<reg  name="PM_LLDECC_TH" addr="0x5078" space="CONTROL" mask="0xFFFF" display_name="pm_lldecc_th" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed10">
			<bitfield  name="PM_LLDECC_TH" mask="0x03FF" display_name="0-9: pm_lldecc_th" range="0x0000 0x03FF" datatype="ufixed10"><detail>Low-light decolorization threshold</detail></bitfield></reg>
		<reg  name="PM_LLDECC_K" addr="0x507A" space="CONTROL" mask="0xFFFF" display_name="pm_lldecc_k" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed4">
			<bitfield  name="PM_LLDECC_K" mask="0x00FF" display_name="0-7: pm_lldecc_k" range="0x0000 0x00FF" datatype="ufixed4"><detail>Low-light decolorization threshold slope</detail></bitfield></reg>
		<reg  name="PM_HLDE_MAXTH" addr="0x507C" space="CONTROL" mask="0xFFFF" display_name="pm_hlde_maxth" range="0x0000 0xFFFF" default="0x02EE" volatile="Y" datatype="ufixed10">
			<bitfield  name="PM_HLDE_MAXTH" mask="0x03FF" display_name="0-9: pm_hlde_maxth" range="0x0000 0x03FF" datatype="ufixed10"><detail>High-light decolorization max threshold</detail></bitfield></reg>
		<reg  name="PM_HLDE_MAXK" addr="0x507E" space="CONTROL" mask="0xFFFF" display_name="pm_hlde_maxk" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed4">
			<bitfield  name="PM_HLDE_MAXK" mask="0x00FF" display_name="0-7: pm_hlde_maxk" range="0x0000 0x00FF" datatype="ufixed4"><detail>High-light decolorization max threshold slope</detail></bitfield></reg>
		<reg  name="PM_HLDE_MEDTH" addr="0x5080" space="CONTROL" mask="0xFFFF" display_name="pm_hlde_medth" range="0x0000 0xFFFF" default="0x01C2" volatile="Y" datatype="ufixed10">
			<bitfield  name="PM_HLDE_MEDTH" mask="0x03FF" display_name="0-9: pm_hlde_medth" range="0x0000 0x03FF" datatype="ufixed10"><detail>High-light decolorization med threshold</detail></bitfield></reg>
		<reg  name="PM_HLDE_MEDK" addr="0x5082" space="CONTROL" mask="0xFFFF" display_name="pm_hlde_medk" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed4">
			<bitfield  name="PM_HLDE_MEDK" mask="0x00FF" display_name="0-7: pm_hlde_medk" range="0x0000 0x00FF" datatype="ufixed4"><detail>High-light decolorization med threshold slope</detail></bitfield></reg>
		<reg  name="PM_CHC_OFF" addr="0x5084" space="CONTROL" mask="0xFFFF" display_name="pm_chc_off" range="0x0000 0xFFFF" default="0x0120" volatile="Y" datatype="ufixed9">
			<bitfield  name="PM_CHC_OFF" mask="0x1FFF" display_name="0-12: pm_chc_off" range="0x0000 0x1FFF" datatype="ufixed9"><detail>Chroma coring offset</detail></bitfield></reg>
		<reg  name="PM_CHC_SH" addr="0x5086" space="CONTROL" mask="0xFFFF" display_name="pm_chc_sh" range="0x0000 0xFFFF" default="0x0004" volatile="Y">
			<bitfield  name="PM_CHC_SH" mask="0x000F" display_name="0-3: pm_chc_sh" range="0x0000 0x000F"><detail>Chroma coring slope</detail></bitfield></reg>
		<reg  name="PM_GAMC_TH" addr="0x5088" space="CONTROL" mask="0xFFFF" display_name="pm_gamc_th" range="0x0000 0xFFFF" default="0x0006" volatile="Y" datatype="ufixed7">
			<bitfield  name="PM_GAMC_TH" mask="0x007F" display_name="0-6: pm_gamc_th" range="0x0000 0x007F" datatype="ufixed7"><detail>Gamut compression threshold</detail></bitfield></reg>
		<reg  name="PM_GAMC_SLOPE" addr="0x508A" space="CONTROL" mask="0xFFFF" display_name="pm_gamc_slope" range="0x0000 0xFFFF" default="0x0008" volatile="Y">
			<bitfield  name="PM_GAMC_SLOPE" mask="0x000F" display_name="0-3: pm_gamc_slope" range="0x0000 0x000F"><detail>gamut compression slope</detail></bitfield></reg>
		<reg  name="PM_LSHS0" addr="0x508C" space="CONTROL" mask="0xFFFF" display_name="pm_lshs0" range="0x0000 0xFFFF" default="0x0008" volatile="Y" datatype="ufixed4">
			<bitfield  name="PM_LSHS0" mask="0x003F" display_name="0-5: pm_lshs0" range="0x0000 0x007F" datatype="ufixed4"><detail>Linear sharpening sigma small</detail></bitfield></reg>
		<reg  name="PM_LSHS1" addr="0x508E" space="CONTROL" mask="0xFFFF" display_name="pm_lshs1" range="0x0000 0xFFFF" default="0x0020" volatile="Y" datatype="ufixed4">
			<bitfield  name="PM_LSHS1" mask="0x003F" display_name="0-5: pm_lshs1" range="0x0000 0x007F" datatype="ufixed4"><detail>Linear sharpening sigma big</detail></bitfield></reg>
		<reg  name="PM_LSHSTR" addr="0x5090" space="CONTROL" mask="0xFFFF" display_name="pm_lshstr" range="0x0000 0xFFFF" default="0x0038" volatile="Y" datatype="ufixed6">
			<bitfield  name="PM_LSHSTR" mask="0x00FF" display_name="0-7: pm_lshstr" range="0x0000 0x00FF" datatype="ufixed6"><detail>Linear sharpening strength</detail></bitfield></reg>
		<reg  name="PM_LSH_RTH" addr="0x5092" space="CONTROL" mask="0xFFFF" display_name="pm_lsh_rth" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed8">
			<bitfield  name="PM_LSH_RTH" mask="0x00FF" display_name="0-7: pm_lsh_rth" range="0x0000 0x00FF" datatype="ufixed8"><detail>Linear sharpening relative threshold</detail></bitfield></reg>
		<reg  name="PM_LSH_ATH" addr="0x5094" space="CONTROL" mask="0xFFFF" display_name="pm_lsh_ath" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed10">
			<bitfield  name="PM_LSH_ATH" mask="0x00FF" display_name="0-7: pm_lsh_ath" range="0x0000 0x03FF" datatype="ufixed10"><detail>Linear sharpening absolute threshold</detail></bitfield></reg>
		<reg  name="PM_LSHMAX_REL" addr="0x5096" space="CONTROL" mask="0xFFFF" display_name="pm_lshmax_rel" range="0x0000 0xFFFF" default="0x000E" volatile="Y" datatype="ufixed6">
			<bitfield  name="PM_LSHMAX_REL" mask="0x003F" display_name="0-5: pm_lshmax_rel" range="0x0000 0x003F" datatype="ufixed6"><detail>Linear sharpening relative strength</detail></bitfield></reg>
		<reg  name="PM_LSHMAX_ABS" addr="0x5098" space="CONTROL" mask="0xFFFF" display_name="pm_lshmax_abs" range="0x0000 0xFFFF" default="0x0004" volatile="Y" datatype="ufixed10">
			<bitfield  name="PM_LSHMAX_ABS" mask="0x03FF" display_name="0-9: pm_lshmax_abs" range="0x0000 0x03FF" datatype="ufixed10"><detail>Linear sharpening absolute strength</detail></bitfield></reg>
		<reg  name="PM_LSMTHS0" addr="0x509A" space="CONTROL" mask="0xFFFF" display_name="pm_lsmths0" range="0x0000 0xFFFF" default="0x0008" volatile="Y" datatype="ufixed4">
			<bitfield  name="PM_LSMTHS0" mask="0x003F" display_name="0-5: pm_lsmths0" range="0x0000 0x007F" datatype="ufixed4"><detail>Luma smoothing sigma big</detail></bitfield></reg>
		<reg  name="PM_LSMTHS1" addr="0x509C" space="CONTROL" mask="0xFFFF" display_name="pm_lsmths1" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed4">
			<bitfield  name="PM_LSMTHS1" mask="0x003F" display_name="0-5: pm_lsmths1" range="0x0000 0x007F" datatype="ufixed4"><detail>Luma smoothing sigma small</detail></bitfield></reg>
		<reg  name="PM_LSMTHS_RTH" addr="0x509E" space="CONTROL" mask="0xFFFF" display_name="pm_lsmths_rth" range="0x0000 0xFFFF" default="0x0008" volatile="Y" datatype="ufixed10">
			<bitfield  name="PM_LSMTHS_RTH" mask="0x03FF" display_name="0-9: pm_lsmths_rth" range="0x0000 0x03FF" datatype="ufixed10"><detail>Luma smoothing relative threshold</detail></bitfield></reg>
		<reg  name="PM_LSMTHS_ATH" addr="0x50A0" space="CONTROL" mask="0xFFFF" display_name="pm_lsmths_ath" range="0x0000 0xFFFF" default="0x0008" volatile="Y" datatype="ufixed10">
			<bitfield  name="PM_LSMTHS_ATH" mask="0x03FF" display_name="0-9: pm_lsmths_ath" range="0x0000 0x03FF" datatype="ufixed10"><detail>Luma smoothing absolute threshold</detail></bitfield></reg>
		<reg  name="PM_LSMTHS_K" addr="0x50A2" space="CONTROL" mask="0xFFFF" display_name="pm_lsmths_k" range="0x0000 0xFFFF" default="0x0020" volatile="Y" datatype="ufixed4">
			<bitfield  name="PM_LSMTHS_K" mask="0x003F" display_name="0-5: pm_lsmths_k" range="0x0000 0x003F" datatype="ufixed4"><detail>Luma smoothing relative strength</detail></bitfield></reg>
		<reg  name="PM_CHS0" addr="0x50A4" space="CONTROL" mask="0xFFFF" display_name="pm_chs0" range="0x0000 0xFFFF" default="0x0020" volatile="Y" datatype="ufixed4">
			<bitfield  name="PM_CHS0" mask="0x003F" display_name="0-5: pm_chs0" range="0x0000 0x007F" datatype="ufixed4"><detail>Chroma smoothing sigma big</detail></bitfield></reg>
		<reg  name="PM_CHS1" addr="0x50A6" space="CONTROL" mask="0xFFFF" display_name="pm_chs1" range="0x0000 0xFFFF" volatile="Y" datatype="ufixed4">
			<bitfield  name="PM_CHS1" mask="0x003F" display_name="0-5: pm_chs1" range="0x0000 0x007F" datatype="ufixed4"><detail>Chroma smoothing sigma small</detail></bitfield></reg>
		<reg  name="PM_CHSMTHS_RTH" addr="0x50A8" space="CONTROL" mask="0xFFFF" display_name="pm_chsmths_rth" range="0x0000 0xFFFF" default="0x0008" volatile="Y">
			<bitfield  name="PM_CHSMTHS_RTH" mask="0x00FF" display_name="0-7: pm_chsmths_rth" range="0x0000 0x00FF"><detail>Chroma smoothing relative threshold</detail></bitfield></reg>
		<reg  name="PM_CHSMTHS_ATH" addr="0x50AA" space="CONTROL" mask="0xFFFF" display_name="pm_chsmths_ath" range="0x0000 0xFFFF" default="0x0008" volatile="Y" datatype="ufixed10">
			<bitfield  name="PM_CHSMTHS_ATH" mask="0x03FF" display_name="0-9: pm_chsmths_ath" range="0x0000 0x03FF" datatype="ufixed10"><detail>Chroma smoothing absolute threshold</detail></bitfield></reg>
		<reg  name="PM_CHSMTHS_K" addr="0x50AC" space="CONTROL" mask="0xFFFF" display_name="pm_chsmths_k" range="0x0000 0xFFFF" default="0x0020" volatile="Y" datatype="ufixed4">
			<bitfield  name="PM_CHSMTHS_K" mask="0x003F" display_name="0-5: pm_chsmths_k" range="0x0000 0x003F" datatype="ufixed4"><detail>Chroma smoothing relative strength</detail></bitfield></reg>
		<reg  name="CM_STR" addr="0x50AE" space="CONTROL" mask="0xFFFF" display_name="cm_str" range="0x0000 0xFFFF" default="0x0100" volatile="Y" datatype="ufixed8">
			<bitfield  name="STR" mask="0x01FF" display_name="0-8: str" range="0x0000 0x01FF" datatype="ufixed8"><detail>Color mapping strength</detail></bitfield></reg>
		<reg  name="DEN_SH_Y_BYPASS" addr="0x50B0" space="CONTROL" mask="0xFFFF" display_name="den_sh_y_bypass" range="0x0000 0xFFFF" default="0x0002" volatile="Y" datatype="ufixed4">
			<bitfield  name="DEN_SH_Y_BYPASS" mask="0x001F" display_name="0-4: den_sh_y_bypass" range="0x0000 0x001F" datatype="ufixed4"><detail>DENSH Luma bypass</detail></bitfield></reg>
		<reg  name="DEN_SH_GDW_LLUT_OFS" addr="0x50B2" space="CONTROL" mask="0xFFFF" display_name="den_sh_gdw_llut_ofs" range="0x0000 0xFFFF" default="0x01C2" volatile="Y" datatype="fixed9">
			<bitfield  name="DEN_SH_GDW_LLUT_OFS" mask="0x1FFF" display_name="0-12: den_sh_gdw_llut_ofs" range="0x0000 0x1FFF" datatype="fixed9"><detail>DENSH gradient/flat denoise absolute strength</detail></bitfield></reg>
		<reg  name="DEN_SH_GDW_LLUT_G" addr="0x50B4" space="CONTROL" mask="0xFFFF" display_name="den_sh_gdw_llut_g" range="0x0000 0xFFFF" default="0x0005" volatile="Y" datatype="ufixed5">
			<bitfield  name="DEN_SH_GDW_LLUT_G" mask="0x00FF" display_name="0-7: den_sh_gdw_llut_g" range="0x0000 0x00FF" datatype="ufixed5"><detail>DENSH gradient/flat denoise relative strength</detail></bitfield></reg>
		<reg  name="DEN_SH_EDW_LLUT_OFS" addr="0x50B6" space="CONTROL" mask="0xFFFF" display_name="den_sh_edw_llut_ofs" range="0x8000 0x7FFF" volatile="Y" datatype="fixed12"><detail>DENSH edge denoise absolute strength</detail>
			<bitfield  name="DEN_SH_EDW_LLUT_OFS" mask="0x1FFF" display_name="0-12: den_sh_edw_llut_ofs" range="0x0000 0x1FFF" datatype="fixed9"><detail>DENSH edge denoise absolute strength</detail></bitfield></reg>
		<reg  name="DEN_SH_EDW_LLUT_G" addr="0x50B8" space="CONTROL" mask="0xFFFF" display_name="den_sh_edw_llut_g" range="0x0000 0xFFFF" default="0x0012" volatile="Y" datatype="ufixed5">
			<bitfield  name="DEN_SH_EDW_LLUT_G" mask="0x00FF" display_name="0-7: den_sh_edw_llut_g" range="0x0000 0x00FF" datatype="ufixed5"><detail>DENSH edge denoise relative strength</detail></bitfield></reg>
		<reg  name="DEN_SH_SHEDW_LLUT_OFS" addr="0x50BA" space="CONTROL" mask="0xFFFF" display_name="den_sh_shedw_llut_ofs" range="0x8000 0x7FFF" volatile="Y" datatype="fixed12"><detail>DENSH edge sharpening absolute strength</detail>
			<bitfield  name="DEN_SH_SHEDW_LLUT_OFS" mask="0x1FFF" display_name="0-12: den_sh_shedw_llut_ofs" range="0x0000 0x1FFF" datatype="fixed9"><detail>DENSH edge sharpening absolute strength</detail></bitfield></reg>
		<reg  name="DEN_SH_SHEDW_LLUT_G" addr="0x50BC" space="CONTROL" mask="0xFFFF" display_name="den_sh_shedw_llut_g" range="0x0000 0xFFFF" default="0x000B" volatile="Y" datatype="ufixed5">
			<bitfield  name="DEN_SH_SHEDW_LLUT_G" mask="0x00FF" display_name="0-7: den_sh_shedw_llut_g" range="0x0000 0x00FF" datatype="ufixed5"><detail>DENSH edge sharpening relative strength</detail></bitfield></reg>
		<reg  name="DEN_SH_SHMAX" addr="0x50BE" space="CONTROL" mask="0xFFFF" display_name="den_sh_shmax" range="0x0000 0xFFFF" default="0x0018" volatile="Y" datatype="ufixed6">
			<bitfield  name="DEN_SH_SHMAX" mask="0x003F" display_name="0-5: den_sh_shmax" range="0x0000 0x003F" datatype="ufixed6"><detail>DENSH edge sharpening max</detail></bitfield></reg>
		<reg  name="CURVE_STR" addr="0x50C0" space="CONTROL" mask="0xFFFF" display_name="curve_str" range="0x0000 0xFFFF" default="0x0100" volatile="Y" datatype="fixed8">
			<bitfield  name="OFF" mask="0x3FFF" display_name="0-13: off" range="0x0000 0x3FFF" datatype="fixed8"><detail>Curve offset</detail></bitfield>
			<bitfield  name="DIST" mask="0x4000" display_name="14: dist" range="0x0000 0x0001"><detail>Non-equidistant Curve Table</detail></bitfield>
			<bitfield  name="MANUAL" mask="0x8000" display_name="15: manual" range="0x0000 0x0001"><detail>Manual Curve Table</detail></bitfield></reg>
		<reg  name="RESERVED_CONTROL_50C2" addr="0x50C2" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="CURVE_0_1" addr="0x50C4" space="CONTROL" mask="0xFFFF" display_name="curve_0_1" range="0x0000 0xFFFF"><detail>Curve Table</detail>
			<bitfield  name="CURVE_1" mask="0x00FF" display_name="0-7: curve_1" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="CURVE_0" mask="0xFF00" display_name="8-15: curve_0" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="CURVE_2_3" addr="0x50C6" space="CONTROL" mask="0xFFFF" display_name="curve_2_3" range="0x0000 0xFFFF"><detail>Curve Table</detail>
			<bitfield  name="CURVE_3" mask="0x00FF" display_name="0-7: curve_3" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="CURVE_2" mask="0xFF00" display_name="8-15: curve_2" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="CURVE_4_5" addr="0x50C8" space="CONTROL" mask="0xFFFF" display_name="curve_4_5" range="0x0000 0xFFFF"><detail>Curve Table</detail>
			<bitfield  name="CURVE_5" mask="0x00FF" display_name="0-7: curve_5" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="CURVE_4" mask="0xFF00" display_name="8-15: curve_4" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="CURVE_6_7" addr="0x50CA" space="CONTROL" mask="0xFFFF" display_name="curve_6_7" range="0x0000 0xFFFF"><detail>Curve Table</detail>
			<bitfield  name="CURVE_7" mask="0x00FF" display_name="0-7: curve_7" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="CURVE_6" mask="0xFF00" display_name="8-15: curve_6" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="CURVE_8_9" addr="0x50CC" space="CONTROL" mask="0xFFFF" display_name="curve_8_9" range="0x0000 0xFFFF"><detail>Curve Table</detail>
			<bitfield  name="CURVE_9" mask="0x00FF" display_name="0-7: curve_9" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="CURVE_8" mask="0xFF00" display_name="8-15: curve_8" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="CURVE_10_11" addr="0x50CE" space="CONTROL" mask="0xFFFF" display_name="curve_10_11" range="0x0000 0xFFFF"><detail>Curve Table</detail>
			<bitfield  name="CURVE_11" mask="0x00FF" display_name="0-7: curve_11" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="CURVE_10" mask="0xFF00" display_name="8-15: curve_10" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="CURVE_12_13" addr="0x50D0" space="CONTROL" mask="0xFFFF" display_name="curve_12_13" range="0x0000 0xFFFF"><detail>Curve Table</detail>
			<bitfield  name="CURVE_13" mask="0x00FF" display_name="0-7: curve_13" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="CURVE_12" mask="0xFF00" display_name="8-15: curve_12" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="CURVE_14_15" addr="0x50D2" space="CONTROL" mask="0xFFFF" display_name="curve_14_15" range="0x0000 0xFFFF"><detail>Curve Table</detail>
			<bitfield  name="CURVE_15" mask="0x00FF" display_name="0-7: curve_15" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="CURVE_14" mask="0xFF00" display_name="8-15: curve_14" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="CURVE_16_17" addr="0x50D4" space="CONTROL" mask="0xFFFF" display_name="curve_16_17" range="0x0000 0xFFFF"><detail>Curve Table</detail>
			<bitfield  name="CURVE_17" mask="0x00FF" display_name="0-7: curve_17" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="CURVE_16" mask="0xFF00" display_name="8-15: curve_16" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="CURVE_18_19" addr="0x50D6" space="CONTROL" mask="0xFFFF" display_name="curve_18_19" range="0x0000 0xFFFF"><detail>Curve Table</detail>
			<bitfield  name="CURVE_19" mask="0x00FF" display_name="0-7: curve_19" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="CURVE_18" mask="0xFF00" display_name="8-15: curve_18" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="CURVE_20_21" addr="0x50D8" space="CONTROL" mask="0xFFFF" display_name="curve_20_21" range="0x0000 0xFFFF"><detail>Curve Table</detail>
			<bitfield  name="CURVE_21" mask="0x00FF" display_name="0-7: curve_21" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="CURVE_20" mask="0xFF00" display_name="8-15: curve_20" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="CURVE_22_23" addr="0x50DA" space="CONTROL" mask="0xFFFF" display_name="curve_22_23" range="0x0000 0xFFFF"><detail>Curve Table</detail>
			<bitfield  name="CURVE_23" mask="0x00FF" display_name="0-7: curve_23" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="CURVE_22" mask="0xFF00" display_name="8-15: curve_22" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="CURVE_24_25" addr="0x50DC" space="CONTROL" mask="0xFFFF" display_name="curve_24_25" range="0x0000 0xFFFF"><detail>Curve Table</detail>
			<bitfield  name="CURVE_25" mask="0x00FF" display_name="0-7: curve_25" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="CURVE_24" mask="0xFF00" display_name="8-15: curve_24" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="CURVE_26_27" addr="0x50DE" space="CONTROL" mask="0xFFFF" display_name="curve_26_27" range="0x0000 0xFFFF"><detail>Curve Table</detail>
			<bitfield  name="CURVE_27" mask="0x00FF" display_name="0-7: curve_27" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="CURVE_26" mask="0xFF00" display_name="8-15: curve_26" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="CURVE_28_29" addr="0x50E0" space="CONTROL" mask="0xFFFF" display_name="curve_28_29" range="0x0000 0xFFFF"><detail>Curve Table</detail>
			<bitfield  name="CURVE_29" mask="0x00FF" display_name="0-7: curve_29" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="CURVE_28" mask="0xFF00" display_name="8-15: curve_28" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="CURVE_30_31" addr="0x50E2" space="CONTROL" mask="0xFFFF" display_name="curve_30_31" range="0x0000 0xFFFF"><detail>Curve Table</detail>
			<bitfield  name="CURVE_31" mask="0x00FF" display_name="0-7: curve_31" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="CURVE_30" mask="0xFF00" display_name="8-15: curve_30" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="CDEN_BIAS_GR" addr="0x50E4" space="CONTROL" mask="0xFFFF" display_name="cden_bias_gr" range="0x8000 0x7FFF" default="0x0100" volatile="Y" datatype="fixed8"><detail>Chroma Denoise Bias Gr</detail></reg>
		<reg  name="CDEN_BIAS_R" addr="0x50E6" space="CONTROL" mask="0xFFFF" display_name="cden_bias_r" range="0x8000 0x7FFF" default="0x0100" volatile="Y" datatype="fixed8"><detail>Chroma Denoise Bias R</detail></reg>
		<reg  name="CDEN_BIAS_B" addr="0x50E8" space="CONTROL" mask="0xFFFF" display_name="cden_bias_b" range="0x8000 0x7FFF" default="0x0100" volatile="Y" datatype="fixed8"><detail>Chroma Denoise Bias B</detail></reg>
		<reg  name="CDEN_BIAS_GB" addr="0x50EA" space="CONTROL" mask="0xFFFF" display_name="cden_bias_gb" range="0x8000 0x7FFF" default="0x0100" volatile="Y" datatype="fixed8"><detail>Chroma Denoise Bias Gb</detail></reg>
		<reg  name="RESERVED_CONTROL_50EC" addr="0x50EC" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_50EE" addr="0x50EE" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_50F0" addr="0x50F0" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_50F2" addr="0x50F2" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_50F4" addr="0x50F4" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_50F6" addr="0x50F6" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_50F8" addr="0x50F8" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_50FA" addr="0x50FA" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_50FC" addr="0x50FC" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_50FE" addr="0x50FE" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5100" addr="0x5100" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5102" addr="0x5102" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5104" addr="0x5104" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5106" addr="0x5106" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5108" addr="0x5108" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_510A" addr="0x510A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_510C" addr="0x510C" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_510E" addr="0x510E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5110" addr="0x5110" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5112" addr="0x5112" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5114" addr="0x5114" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5116" addr="0x5116" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5118" addr="0x5118" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_511A" addr="0x511A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_511C" addr="0x511C" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_511E" addr="0x511E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5120" addr="0x5120" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5122" addr="0x5122" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5124" addr="0x5124" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5126" addr="0x5126" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5128" addr="0x5128" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_512A" addr="0x512A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_512C" addr="0x512C" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_512E" addr="0x512E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5130" addr="0x5130" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5132" addr="0x5132" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5134" addr="0x5134" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5136" addr="0x5136" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5138" addr="0x5138" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_513A" addr="0x513A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_513C" addr="0x513C" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_513E" addr="0x513E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5140" addr="0x5140" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5142" addr="0x5142" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5144" addr="0x5144" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5146" addr="0x5146" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5148" addr="0x5148" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_514A" addr="0x514A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_514C" addr="0x514C" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_514E" addr="0x514E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5150" addr="0x5150" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5152" addr="0x5152" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5154" addr="0x5154" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5156" addr="0x5156" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5158" addr="0x5158" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_515A" addr="0x515A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_515C" addr="0x515C" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_515E" addr="0x515E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5160" addr="0x5160" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5162" addr="0x5162" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="BL_OFF" addr="0x5164" space="CONTROL" mask="0xFFFF" display_name="bl_off" range="0x0000 0xFFFF" default="0x00A8" datatype="fixed12">
			<bitfield  name="OFF" mask="0x1FFF" display_name="0-12: off" range="0x0000 0x1FFF" datatype="fixed12"><detail>BL offset</detail></bitfield></reg>
		<reg  name="LIFT" addr="0x5166" space="CONTROL" mask="0xFFFF" display_name="lift" range="0x0000 0xFFFF" datatype="fixed14">
			<bitfield  name="OFF" mask="0x7FFF" display_name="0-14: off" range="0x0000 0x7FFF" datatype="fixed14"><detail>lift offset</detail></bitfield></reg>
		<reg  name="APERTURE_VALUE" addr="0x5168" space="CONTROL" mask="0xFFFF" display_name="aperture_value" range="0x8000 0x7FFF" default="0x0300" datatype="fixed8"><detail>Aperture Value</detail></reg>
		<reg  name="SENSOR_VALUE" addr="0x516A" space="CONTROL" mask="0xFFFF" display_name="sensor_value" range="0x8000 0x7FFF" default="0x03C0" datatype="fixed8"><detail>Sensor Value</detail></reg>
		<reg  name="SENSOR_VALUE_OFF" addr="0x516C" space="CONTROL" mask="0xFFFF" display_name="sensor_value_off" range="0x8000 0x7FFF" datatype="fixed8"><detail>Sensor Value Offset</detail></reg>
		<reg  name="SENSOR_GAIN_CORRECTION" addr="0x516E" space="CONTROL" mask="0xFFFF" display_name="sensor_gain_correction" range="0x8000 0x7FFF" default="0x0100" datatype="fixed8"><detail>Sensor Linearity Correction</detail></reg>
		<reg  name="LSC_CTRL" addr="0x5170" space="CONTROL" mask="0xFFFF" display_name="lsc_ctrl" range="0x0000 0xFFFF" default="0x0002"><detail>This field has to be set to 2.</detail></reg>
		<reg  name="LSC_TEMP" addr="0x5172" space="CONTROL" mask="0xFFFF" display_name="lsc_temp" range="0x0000 0xFFFF" default="0x1388" volatile="Y"><detail>Illumination Temperature</detail></reg>
		<reg  name="LSC_STR" addr="0x5174" space="CONTROL" mask="0xFFFF" display_name="lsc_str" range="0x8000 0x7FFF" default="0x0100" volatile="Y" datatype="fixed8"><detail>LSC strength</detail>
			<bitfield  name="STR" mask="0x01FF" display_name="0-8: str" range="0x0000 0x01FF"><detail>LSC strength</detail></bitfield></reg>
		<reg  name="LSC_NZ" addr="0x5176" space="CONTROL" mask="0xFFFF" display_name="lsc_nz" range="0x0000 0xFFFF" default="0x0707"><detail>Lens Points</detail>
			<bitfield  name="NZX" mask="0x00FF" display_name="0-7: nzx" range="0x0000 0x00FF"><detail>Number of Horizontal Points</detail></bitfield>
			<bitfield  name="NZY" mask="0xFF00" display_name="8-15: nzy" range="0x0000 0x00FF"><detail>Number of Vertical Points</detail></bitfield></reg>
		<reg  name="RESERVED_CONTROL_5178" addr="0x5178" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0A00"></reg>
		<reg  name="RESERVED_CONTROL_517A" addr="0x517A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0782"></reg>
		<reg  name="RESERVED_CONTROL_517C" addr="0x517C" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0200"></reg>
		<reg  name="RESERVED_CONTROL_517E" addr="0x517E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0180"></reg>
		<reg  name="RESERVED_CONTROL_5180" addr="0x5180" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5182" addr="0x5182" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5184" addr="0x5184" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5186" addr="0x5186" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5188" addr="0x5188" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_518A" addr="0x518A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_518C" addr="0x518C" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_518E" addr="0x518E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5190" addr="0x5190" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5192" addr="0x5192" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5194" addr="0x5194" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5196" addr="0x5196" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5198" addr="0x5198" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_519A" addr="0x519A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_519C" addr="0x519C" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_519E" addr="0x519E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51A0" addr="0x51A0" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51A2" addr="0x51A2" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51A4" addr="0x51A4" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51A6" addr="0x51A6" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51A8" addr="0x51A8" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51AA" addr="0x51AA" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51AC" addr="0x51AC" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51AE" addr="0x51AE" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51B0" addr="0x51B0" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51B2" addr="0x51B2" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51B4" addr="0x51B4" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51B6" addr="0x51B6" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51B8" addr="0x51B8" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51BA" addr="0x51BA" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51BC" addr="0x51BC" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51BE" addr="0x51BE" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51C0" addr="0x51C0" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51C2" addr="0x51C2" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51C4" addr="0x51C4" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51C6" addr="0x51C6" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51C8" addr="0x51C8" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51CA" addr="0x51CA" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51CC" addr="0x51CC" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51CE" addr="0x51CE" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51D0" addr="0x51D0" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51D2" addr="0x51D2" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51D4" addr="0x51D4" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51D6" addr="0x51D6" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51D8" addr="0x51D8" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51DA" addr="0x51DA" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51DC" addr="0x51DC" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51DE" addr="0x51DE" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51E0" addr="0x51E0" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51E2" addr="0x51E2" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51E4" addr="0x51E4" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51E6" addr="0x51E6" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51E8" addr="0x51E8" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51EA" addr="0x51EA" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51EC" addr="0x51EC" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51EE" addr="0x51EE" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51F0" addr="0x51F0" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51F2" addr="0x51F2" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51F4" addr="0x51F4" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51F6" addr="0x51F6" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51F8" addr="0x51F8" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51FA" addr="0x51FA" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51FC" addr="0x51FC" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_51FE" addr="0x51FE" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5200" addr="0x5200" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5202" addr="0x5202" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5204" addr="0x5204" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5206" addr="0x5206" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5208" addr="0x5208" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_520A" addr="0x520A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_520C" addr="0x520C" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_520E" addr="0x520E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5210" addr="0x5210" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5212" addr="0x5212" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5214" addr="0x5214" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5216" addr="0x5216" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5218" addr="0x5218" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_521A" addr="0x521A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_521C" addr="0x521C" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_521E" addr="0x521E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5220" addr="0x5220" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5222" addr="0x5222" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5224" addr="0x5224" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5226" addr="0x5226" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5228" addr="0x5228" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_522A" addr="0x522A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_522C" addr="0x522C" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_522E" addr="0x522E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5230" addr="0x5230" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5232" addr="0x5232" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5234" addr="0x5234" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5236" addr="0x5236" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5238" addr="0x5238" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_523A" addr="0x523A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_523C" addr="0x523C" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_523E" addr="0x523E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5240" addr="0x5240" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5242" addr="0x5242" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5244" addr="0x5244" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5246" addr="0x5246" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5248" addr="0x5248" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_524A" addr="0x524A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_524C" addr="0x524C" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_524E" addr="0x524E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5250" addr="0x5250" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5252" addr="0x5252" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5254" addr="0x5254" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5256" addr="0x5256" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5258" addr="0x5258" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_525A" addr="0x525A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_525C" addr="0x525C" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_525E" addr="0x525E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5260" addr="0x5260" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5262" addr="0x5262" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5264" addr="0x5264" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5266" addr="0x5266" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5268" addr="0x5268" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_526A" addr="0x526A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_526C" addr="0x526C" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_526E" addr="0x526E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5270" addr="0x5270" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5272" addr="0x5272" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5274" addr="0x5274" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5276" addr="0x5276" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5278" addr="0x5278" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_527A" addr="0x527A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_527C" addr="0x527C" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_527E" addr="0x527E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5280" addr="0x5280" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5282" addr="0x5282" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5284" addr="0x5284" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5286" addr="0x5286" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5288" addr="0x5288" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_528A" addr="0x528A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_528C" addr="0x528C" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_528E" addr="0x528E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5290" addr="0x5290" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5292" addr="0x5292" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5294" addr="0x5294" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5296" addr="0x5296" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5298" addr="0x5298" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_529A" addr="0x529A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_529C" addr="0x529C" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_529E" addr="0x529E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52A0" addr="0x52A0" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52A2" addr="0x52A2" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52A4" addr="0x52A4" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52A6" addr="0x52A6" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52A8" addr="0x52A8" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52AA" addr="0x52AA" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52AC" addr="0x52AC" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52AE" addr="0x52AE" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52B0" addr="0x52B0" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52B2" addr="0x52B2" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52B4" addr="0x52B4" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52B6" addr="0x52B6" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52B8" addr="0x52B8" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52BA" addr="0x52BA" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52BC" addr="0x52BC" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52BE" addr="0x52BE" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52C0" addr="0x52C0" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52C2" addr="0x52C2" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52C4" addr="0x52C4" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52C6" addr="0x52C6" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52C8" addr="0x52C8" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52CA" addr="0x52CA" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52CC" addr="0x52CC" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52CE" addr="0x52CE" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52D0" addr="0x52D0" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52D2" addr="0x52D2" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52D4" addr="0x52D4" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52D6" addr="0x52D6" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52D8" addr="0x52D8" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52DA" addr="0x52DA" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52DC" addr="0x52DC" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52DE" addr="0x52DE" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52E0" addr="0x52E0" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52E2" addr="0x52E2" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52E4" addr="0x52E4" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52E6" addr="0x52E6" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52E8" addr="0x52E8" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52EA" addr="0x52EA" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52EC" addr="0x52EC" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52EE" addr="0x52EE" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52F0" addr="0x52F0" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52F2" addr="0x52F2" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52F4" addr="0x52F4" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52F6" addr="0x52F6" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52F8" addr="0x52F8" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52FA" addr="0x52FA" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52FC" addr="0x52FC" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_52FE" addr="0x52FE" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5300" addr="0x5300" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5302" addr="0x5302" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5304" addr="0x5304" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5306" addr="0x5306" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5308" addr="0x5308" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_530A" addr="0x530A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_530C" addr="0x530C" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_530E" addr="0x530E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5310" addr="0x5310" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5312" addr="0x5312" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5314" addr="0x5314" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5316" addr="0x5316" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_5318" addr="0x5318" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_531A" addr="0x531A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="BPC_TABLE" addr="0x531C" space="CONTROL" mask="0xFFFF" display_name="bpc_table" range="0x0000 0xFFFF"><detail>Bad Pixel Defect Table Address</detail></reg>
		<reg  name="BPC_TABLE_SIZE" addr="0x531E" space="CONTROL" mask="0xFFFF" display_name="bpc_table_size" range="0x0000 0xFFFF"><detail>Bad Pixel Defect Table Size</detail></reg>
		<reg  name="BPC_TAG" addr="0x5320" space="CONTROL" mask="0xFFFF" display_name="bpc_tag" range="0x0000 0xFFFF" default="0xE000"><detail>BPC Tagging</detail>
			<bitfield  name="BAD_VALUE_IN" mask="0x0FFF" display_name="0-11: bad_value_in" range="0x0000 0x0FFF"><detail>BPC Tagged Value In</detail></bitfield>
			<bitfield  name="BAD_TAGGED_EN" mask="0x1000" display_name="12: bad_tagged_en" range="0x0000 0x0001"><detail>BPC Tagged Value In Enable</detail></bitfield>
			<bitfield  name="BAD_TABLED_EN" mask="0x2000" display_name="13: bad_tabled_en" range="0x0000 0x0001"><detail>BPC Tabled Enable</detail></bitfield>
			<bitfield  name="BAD_ROWCOL_EN" mask="0x4000" display_name="14: bad_rowcol_en" range="0x0000 0x0001"><detail>BPC Row/Column Tabled Enable</detail></bitfield>
			<bitfield  name="RESERVED" mask="0x8000" display_name="15: reserved" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="RESERVED_CONTROL_6000" addr="0x6000" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0F00"></reg>
		<reg  name="RESERVED_CONTROL_6002" addr="0x6002" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_6004" addr="0x6004" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_6006" addr="0x6006" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_6008" addr="0x6008" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="SENSOR_SELECT" addr="0x600A" space="CONTROL" mask="0xFFFF" display_name="sensor_select" range="0x0000 0xFFFF" default="0x0201"><detail>Sensor Select</detail>
			<bitfield  name="SENSOR" mask="0x0003" display_name="0-1: sensor" range="0x0000 0x0003"><detail>Sensor Select</detail></bitfield>
			<bitfield  name="YUV" mask="0x0004" display_name="2: yuv" range="0x0000 0x0001"><detail>Sensor type</detail></bitfield>
			<bitfield  name="SINF1" mask="0x0010" display_name="4: sinf1" range="0x0000 0x0001"><detail>Sensor Interface</detail></bitfield>
			<bitfield  name="PATTERN_ON" mask="0x0080" display_name="7: pattern_on" range="0x0000 0x0001"><detail>Enable Pattern</detail></bitfield>
			<bitfield  name="TP_MODE" mask="0x0F00" display_name="8-11: tp_mode" range="0x0000 0x000F"><detail>Test Pattern Mode</detail></bitfield></reg>
		<reg  name="SENSOR_FSM_DELAY" addr="0x600C" space="CONTROL" mask="0xFFFF" display_name="sensor_fsm_delay" range="0x0000 0xFFFF" default="0x07AE" datatype="ufixed16"><detail>Script Program Start Address</detail></reg>
		<reg  name="RESERVED_CONTROL_600E" addr="0x600E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_6010" addr="0x6010" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="VAR_ADR" addr="0x6012" space="CONTROL" mask="0xFFFF" display_name="var_adr" range="0x0000 0xFFFF"><detail>Script Program Start Address</detail></reg>
		<reg  name="MEM_WAKEUP" addr="0x6014" space="CONTROL" mask="0xFFFF" display_name="mem_wakeup" range="0x0000 0xFFFF" default="0x0010"><detail>Memory Wakeup Time</detail></reg>
		<reg  name="SYS_STAT" addr="0x6016" space="CONTROL" mask="0xFFFF" display_name="sys_stat" range="0x0000 0xFFFF" volatile="Y">
			<bitfield  name="STAT" mask="0x00FF" display_name="0-7: stat" range="0x0000 0x00FF"><detail>System Status</detail></bitfield></reg>
		<reg  name="RESERVED_CONTROL_6018" addr="0x6018" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="SYS_START" addr="0x601A" space="CONTROL" mask="0xFFFF" display_name="sys_start" range="0x0000 0xFFFF" volatile="Y"><detail>System Start Control</detail>
			<bitfield  name="PLL_INIT" mask="0x0001" display_name="0: pll_init" range="0x0000 0x0001"><detail>PLL Init</detail></bitfield>
			<bitfield  name="P_RUN" mask="0x0002" display_name="1: p_run" range="0x0000 0x0001"><detail>Patch Run</detail></bitfield>
			<bitfield  name="BIT_3" confidential="Y" mask="0x0008" display_name="3: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="GO" mask="0x0010" display_name="4: go" range="0x0000 0x0001"><detail>Start</detail></bitfield>
			<bitfield  name="STALL_MODE" mask="0x00C0" display_name="6-7: stall_mode" range="0x0000 0x0003"><detail>Stall Mode</detail></bitfield>
			<bitfield  name="STALL_EN" mask="0x0100" display_name="8: stall_en" range="0x0000 0x0001"><detail>Stall Enable</detail></bitfield>
			<bitfield  name="STALL_STATUS" mask="0x0200" display_name="9: stall_status" range="0x0000 0x0001"><detail>Stall Status</detail></bitfield>
			<bitfield  name="DEVEL_ENABLE" mask="0x0400" display_name="10: devel_enable" range="0x0000 0x0001"><detail>Devel Enable</detail></bitfield>
			<bitfield  name="RESTART_ERROR" mask="0x0800" display_name="11: restart_error" range="0x0000 0x0001"><detail>Error Restart Enable</detail></bitfield></reg>
		<reg  name="PATCH_ADR" addr="0x601C" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="patch_adr" range="0x00000000 0xFFFFFFFF" volatile="Y"><detail>Patch Address</detail></reg>
		<reg  name="CLK0_CONF" addr="0x6020" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="clk0_conf" range="0x00000000 0xFFFFFFFF" default="0xFFFFFFFF"><detail>Output Divider</detail></reg>
		<reg  name="CLK1_CONF" addr="0x6024" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="clk1_conf" range="0x00000000 0xFFFFFFFF" default="0xFFFFFFFF"><detail>Output Divider</detail></reg>
		<reg  name="RESERVED_CONTROL_6028" addr="0x6028" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_602A" addr="0x602A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="SENSOR_FREQ" addr="0x602C" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="sensor_freq" range="0x80000000 0x7FFFFFFF" default="0x00300000" datatype="fixed16"><detail>Sensor Frequency</detail></reg>
		<reg  name="RESERVED_CONTROL_6030" addr="0x6030" space="CONTROL" span="2" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF" default="0x00001D7E"></reg>
		<reg  name="SIPM_FREQ" addr="0x6034" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="sipm_freq" range="0x80000000 0x7FFFFFFF" default="0x00001999" datatype="fixed16"><detail>SIP Master Frequency</detail></reg>
		<reg  name="PLL_CONF0" addr="0x6038" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="pll_conf0" range="0x00000000 0xFFFFFFFF" default="0xFFFFFFFF"><detail>Output Divider</detail></reg>
		<reg  name="PLL_CONF1" addr="0x603C" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="pll_conf1" range="0x00000000 0xFFFFFFFF" default="0xFFFFFFFF"><detail>Output Divider</detail></reg>
		<reg  name="PLL_LOCK_CNT" addr="0x6040" space="CONTROL" mask="0xFFFF" display_name="pll_lock_cnt" range="0x0000 0xFFFF"><detail>Clock Lock Cycles</detail></reg>
		<reg  name="SCRATCHPAD_SIZE" addr="0x6042" space="CONTROL" mask="0xFFFF" display_name="scratchpad_size" range="0x0000 0xFFFF" default="0x2000"><detail>Scratchpad Memory Size</detail></reg>
		<reg  name="PRIMARY_SENSOR_SIP" addr="0x6044" space="CONTROL" mask="0xFFFF" display_name="primary_sensor_sip" range="0x0000 0xFFFF" default="0x036C"><detail>Primary Sensor SIP configuration</detail>
			<bitfield  name="ID" mask="0x00FE" display_name="1-7: id" range="0x0000 0x007F"><detail>SIP ID</detail></bitfield>
			<bitfield  name="AW" mask="0x0100" display_name="8: aw" range="0x0000 0x0001"><detail>Address width</detail></bitfield>
			<bitfield  name="DW" mask="0x0200" display_name="9: dw" range="0x0000 0x0001"><detail>Address width</detail></bitfield>
			<bitfield  name="INIT" mask="0x8000" display_name="15: init" range="0x0000 0x0001"><detail>Host initialization</detail></bitfield></reg>
		<reg  name="SECONDARY_SENSOR_SIP" addr="0x6046" space="CONTROL" mask="0xFFFF" display_name="secondary_sensor_sip" range="0x0000 0xFFFF" default="0x036C"><detail>Secondary Sensor SIP configuration</detail>
			<bitfield  name="ID" mask="0x00FE" display_name="1-7: id" range="0x0000 0x007F"><detail>SIP ID</detail></bitfield>
			<bitfield  name="AW" mask="0x0100" display_name="8: aw" range="0x0000 0x0001"><detail>Address width</detail></bitfield>
			<bitfield  name="DW" mask="0x0200" display_name="9: dw" range="0x0000 0x0001"><detail>Address width</detail></bitfield>
			<bitfield  name="INIT" mask="0x8000" display_name="15: init" range="0x0000 0x0001"><detail>Host initialization</detail></bitfield></reg>
		<reg  name="PRIMARY_ACTUATOR_SIP" addr="0x6048" space="CONTROL" mask="0xFFFF" display_name="primary_actuator_sip" range="0x0000 0xFFFF" default="0x0018"><detail>Primary Actuator SIP configuration</detail>
			<bitfield  name="ID" mask="0x00FE" display_name="1-7: id" range="0x0000 0x007F"><detail>SIP ID</detail></bitfield>
			<bitfield  name="AW" mask="0x0100" display_name="8: aw" range="0x0000 0x0001"><detail>Address width</detail></bitfield>
			<bitfield  name="DW" mask="0x0200" display_name="9: dw" range="0x0000 0x0001"><detail>Address width</detail></bitfield></reg>
		<reg  name="DRIVER_ENABLE" addr="0x604A" space="CONTROL" mask="0xFFFF" display_name="driver_enable" range="0x0000 0xFFFF" default="0x0007"><detail>Driver Configuration</detail>
			<bitfield  name="MT9P012" mask="0x0001" display_name="0: mt9p012" range="0x0000 0x0001"><detail>mt9p012</detail></bitfield>
			<bitfield  name="VC_AD5398" mask="0x0002" display_name="1: vc_ad5398" range="0x0000 0x0001"><detail>vc_ad5398</detail></bitfield>
			<bitfield  name="FL_PWM" mask="0x0004" display_name="2: fl_pwm" range="0x0000 0x0001"><detail>fl_pwm</detail></bitfield>
			<bitfield  name="MT9P013" mask="0x0008" display_name="3: mt9p013" range="0x0000 0x0001"><detail>mt9p013</detail></bitfield>
			<bitfield  name="MT9V113" mask="0x0010" display_name="4: mt9v113" range="0x0000 0x0001"><detail>mt9v113</detail></bitfield>
			<bitfield  name="MT9V114" mask="0x0020" display_name="5: mt9v114" range="0x0000 0x0001"><detail>mt9v114</detail></bitfield>
			<bitfield  name="MT9E013" mask="0x0040" display_name="6: mt9e013" range="0x0000 0x0001"><detail>mt9e013</detail></bitfield>
			<bitfield  name="MT9F001" mask="0x0080" display_name="7: mt9f001" range="0x0000 0x0001"><detail>mt9f001</detail></bitfield>
			<bitfield  name="VC_D88" mask="0x0100" display_name="8: vc_d88" range="0x0000 0x0001"><detail>vc_d88</detail></bitfield>
			<bitfield  name="FL_GPIO" mask="0x0200" display_name="9: fl_gpio" range="0x0000 0x0001"><detail>fl_gpio</detail></bitfield>
			<bitfield  name="FL_CAPX" mask="0x0400" display_name="10: fl_capx" range="0x0000 0x0001"><detail>fl_capx</detail></bitfield></reg>
		<reg  name="ACT_DAMPER_V0" addr="0x604C" space="CONTROL" mask="0xFFFF" display_name="act_damper_v0" range="0x8000 0x7FFF" default="0x0097" datatype="fixed8"><detail>This field determines actuator damper step values in s7.8.</detail></reg>
		<reg  name="ACT_DAMPER_V1" addr="0x604E" space="CONTROL" mask="0xFFFF" display_name="act_damper_v1" range="0x8000 0x7FFF" default="0x00FC" datatype="fixed8"><detail>This field determines actuator damper step values in s7.8.</detail></reg>
		<reg  name="ACT_DAMPER_T0" addr="0x6050" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="act_damper_t0" range="0x00000000 0xFFFFFFFF" default="0x000018A1"></reg>
		<reg  name="ACT_DAMPER_T1" addr="0x6054" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="act_damper_t1" range="0x00000000 0xFFFFFFFF" default="0x00000414"></reg>
		<reg  name="ACT_ABS_MTIME" addr="0x6058" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="act_abs_mtime" range="0x00000000 0xFFFFFFFF" default="0x00007530"><detail>Actuator stabilization time</detail></reg>
		<reg  name="RESERVED_CONTROL_605C" addr="0x605C" space="CONTROL" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x8000 0x7FFF" default="0x10000" datatype="fixed8"></reg>
		<reg  name="RESERVED_CONTROL_6060" addr="0x6060" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_6062" addr="0x6062" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_6064" addr="0x6064" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_6066" addr="0x6066" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_6068" addr="0x6068" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_606A" addr="0x606A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_606C" addr="0x606C" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_606E" addr="0x606E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_6070" addr="0x6070" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_6072" addr="0x6072" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_6074" addr="0x6074" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_6076" addr="0x6076" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_6078" addr="0x6078" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_607A" addr="0x607A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_607C" addr="0x607C" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_607E" addr="0x607E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_6080" addr="0x6080" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="DEVEL_NCMD" addr="0x6082" space="CONTROL" mask="0xFFFF" display_name="devel_ncmd" range="0x0000 0xFFFF"><detail>Development command</detail></reg>
		<reg  name="DEVEL_VALUE" addr="0x6084" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="devel_value" range="0x00000000 0xFFFFFFFF"><detail>Development Value</detail></reg>
		<reg  name="DEVEL_STATUS" addr="0x6088" space="CONTROL" mask="0xFFFF" display_name="devel_status" range="0x0000 0xFFFF"><detail>Development Status</detail>
			<bitfield  name="DEVEL_STATUS" mask="0x00FF" display_name="0-7: devel_status" range="0x0000 0x00FF"><detail>Development Status</detail></bitfield></reg>
		<reg  name="CON_RP" addr="0x608A" space="CONTROL" mask="0xFFFF" display_name="con_rp" range="0x0000 0xFFFF" default="0xFFFF"><detail>Console Read Pointer</detail></reg>
		<reg  name="DMA_SRC" addr="0x608C" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="dma_src" range="0x00000000 0xFFFFFFFF"><detail>DMA Source Address/Data</detail></reg>
		<reg  name="DMA_DST" addr="0x6090" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="dma_dst" range="0x00000000 0xFFFFFFFF"><detail>DMA Destination Address</detail></reg>
		<reg  name="DMA_SIZE" addr="0x6094" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="dma_size" range="0x00000000 0xFFFFFFFF"><detail>DMA Transfer Size</detail></reg>
		<reg  name="DMA_CTRL" addr="0x6098" space="CONTROL" mask="0xFFFF" display_name="dma_ctrl" range="0x0000 0xFFFF" volatile="Y"><detail>DMA Control Register</detail>
			<bitfield  name="MODE" mask="0x0007" display_name="0-2: mode" range="0x0000 0x0007"><detail>DMA transfer mode</detail></bitfield>
			<bitfield  name="MODE_32BIT" mask="0x0008" display_name="3: mode_32bit" range="0x0000 0x0001"><detail>Enable 32-bit transfers</detail></bitfield>
			<bitfield  name="SRC" mask="0x00F0" display_name="4-7: src" range="0x0000 0x000F"><detail>DMA Source Select</detail></bitfield>
			<bitfield  name="DST" mask="0x0F00" display_name="8-11: dst" range="0x0000 0x000F"><detail>DMA Destination Select</detail></bitfield>
			<bitfield  name="SCH_OPT" mask="0x3000" display_name="12-13: sch_opt" range="0x0000 0x0003"><detail>DMA Scheduler options</detail></bitfield></reg>
		<reg  name="RESERVED_CONTROL_609A" addr="0x609A" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x2000"></reg>
		<reg  name="RESERVED_CONTROL_609C" addr="0x609C" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CONTROL_609E" addr="0x609E" space="CONTROL" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="SENSOR0_CONF_0" addr="0x60A0" space="CONTROL" mask="0xFFFF" display_name="sensor0_conf_0" range="0x0000 0xFFFF"><detail>Primary Sensor Configuration Pointers</detail></reg>
		<reg  name="SENSOR0_CONF_1" addr="0x60A2" space="CONTROL" mask="0xFFFF" display_name="sensor0_conf_1" range="0x0000 0xFFFF"><detail>Primary Sensor Configuration Pointers</detail></reg>
		<reg  name="SENSOR0_CONF_2" addr="0x60A4" space="CONTROL" mask="0xFFFF" display_name="sensor0_conf_2" range="0x0000 0xFFFF"><detail>Primary Sensor Configuration Pointers</detail></reg>
		<reg  name="SENSOR0_CONF_3" addr="0x60A6" space="CONTROL" mask="0xFFFF" display_name="sensor0_conf_3" range="0x0000 0xFFFF"><detail>Primary Sensor Configuration Pointers</detail></reg>
		<reg  name="SENSOR0_CONF_4" addr="0x60A8" space="CONTROL" mask="0xFFFF" display_name="sensor0_conf_4" range="0x0000 0xFFFF"><detail>Primary Sensor Configuration Pointers</detail></reg>
		<reg  name="SENSOR0_CONF_5" addr="0x60AA" space="CONTROL" mask="0xFFFF" display_name="sensor0_conf_5" range="0x0000 0xFFFF"><detail>Primary Sensor Configuration Pointers</detail></reg>
		<reg  name="SENSOR0_CONF_6" addr="0x60AC" space="CONTROL" mask="0xFFFF" display_name="sensor0_conf_6" range="0x0000 0xFFFF"><detail>Primary Sensor Configuration Pointers</detail></reg>
		<reg  name="SENSOR0_CONF_7" addr="0x60AE" space="CONTROL" mask="0xFFFF" display_name="sensor0_conf_7" range="0x0000 0xFFFF"><detail>Primary Sensor Configuration Pointers</detail></reg>
		<reg  name="SENSOR1_CONF_0" addr="0x60B0" space="CONTROL" mask="0xFFFF" display_name="sensor1_conf_0" range="0x0000 0xFFFF"><detail>Secondary Sensor Configuration Pointers</detail></reg>
		<reg  name="SENSOR1_CONF_1" addr="0x60B2" space="CONTROL" mask="0xFFFF" display_name="sensor1_conf_1" range="0x0000 0xFFFF"><detail>Secondary Sensor Configuration Pointers</detail></reg>
		<reg  name="SENSOR1_CONF_2" addr="0x60B4" space="CONTROL" mask="0xFFFF" display_name="sensor1_conf_2" range="0x0000 0xFFFF"><detail>Secondary Sensor Configuration Pointers</detail></reg>
		<reg  name="SENSOR1_CONF_3" addr="0x60B6" space="CONTROL" mask="0xFFFF" display_name="sensor1_conf_3" range="0x0000 0xFFFF"><detail>Secondary Sensor Configuration Pointers</detail></reg>
		<reg  name="SENSOR1_CONF_4" addr="0x60B8" space="CONTROL" mask="0xFFFF" display_name="sensor1_conf_4" range="0x0000 0xFFFF"><detail>Secondary Sensor Configuration Pointers</detail></reg>
		<reg  name="SENSOR1_CONF_5" addr="0x60BA" space="CONTROL" mask="0xFFFF" display_name="sensor1_conf_5" range="0x0000 0xFFFF"><detail>Secondary Sensor Configuration Pointers</detail></reg>
		<reg  name="SENSOR1_CONF_6" addr="0x60BC" space="CONTROL" mask="0xFFFF" display_name="sensor1_conf_6" range="0x0000 0xFFFF"><detail>Secondary Sensor Configuration Pointers</detail></reg>
		<reg  name="SENSOR1_CONF_7" addr="0x60BE" space="CONTROL" mask="0xFFFF" display_name="sensor1_conf_7" range="0x0000 0xFFFF"><detail>Secondary Sensor Configuration Pointers</detail></reg>
		<reg  name="EXIF_ORIENT" addr="0x7000" space="CONTROL" mask="0xFFFF" display_name="exif_orient" range="0x0000 0xFFFF" default="0x0001">
			<bitfield  name="ORIENT" mask="0x00FF" display_name="0-7: orient" range="0x0000 0x00FF"><detail>EXIF Image Orientation</detail></bitfield></reg>
		<reg  name="EXIF_TIME_YYMM" addr="0x7002" space="CONTROL" mask="0xFFFF" display_name="exif_time_yymm" range="0x0000 0xFFFF" default="0x0001">
			<bitfield  name="MM" mask="0x00FF" display_name="0-7: mm" range="0x0000 0x00FF"><detail>EXIF Time Month</detail></bitfield>
			<bitfield  name="YY" mask="0xFF00" display_name="8-15: yy" range="0x0000 0x00FF"><detail>EXIF Time Year</detail></bitfield></reg>
		<reg  name="EXIF_TIME_DDHH" addr="0x7004" space="CONTROL" mask="0xFFFF" display_name="exif_time_ddhh" range="0x0000 0xFFFF" default="0x0100">
			<bitfield  name="HH" mask="0x00FF" display_name="0-7: hh" range="0x0000 0x00FF"><detail>EXIF Time Hour</detail></bitfield>
			<bitfield  name="DD" mask="0xFF00" display_name="8-15: dd" range="0x0000 0x00FF"><detail>EXIF Time Day</detail></bitfield></reg>
		<reg  name="EXIF_TIME_MMSS" addr="0x7006" space="CONTROL" mask="0xFFFF" display_name="exif_time_mmss" range="0x0000 0xFFFF">
			<bitfield  name="SS" mask="0x00FF" display_name="0-7: ss" range="0x0000 0x00FF"><detail>EXIF Time Second</detail></bitfield>
			<bitfield  name="MM" mask="0xFF00" display_name="8-15: mm" range="0x0000 0x00FF"><detail>EXIF Time Minute</detail></bitfield></reg>
		<reg  name="EXIF_GPS_REF" addr="0x7008" space="CONTROL" mask="0xFFFF" display_name="exif_gps_ref" range="0x0000 0xFFFF"><detail>EXIF GPS Reference</detail></reg>
		<reg  name="EXIF_GPS_LAT" addr="0x700A" space="CONTROL" mask="0xFFFF" display_name="exif_gps_lat" range="0x0000 0xFFFF">
			<bitfield  name="DEG" mask="0x00FF" display_name="0-7: deg" range="0x0000 0x00FF"><detail>EXIF GPS Latitudinal Degrees</detail></bitfield>
			<bitfield  name="MIN" mask="0xFF00" display_name="8-15: min" range="0x0000 0x00FF"><detail>EXIF GPS Latitudinal Minutes</detail></bitfield></reg>
		<reg  name="EXIF_GPS_LAT_SEC" addr="0x700C" space="CONTROL" mask="0xFFFF" display_name="exif_gps_lat_sec" range="0x0000 0xFFFF" datatype="ufixed8"><detail>EXIF GPS Latitudinal Seconds</detail></reg>
		<reg  name="EXIF_GPS_LON" addr="0x700E" space="CONTROL" mask="0xFFFF" display_name="exif_gps_lon" range="0x0000 0xFFFF">
			<bitfield  name="DEG" mask="0x00FF" display_name="0-7: deg" range="0x0000 0x00FF"><detail>EXIF GPS Latitudinal Degrees</detail></bitfield>
			<bitfield  name="MIN" mask="0xFF00" display_name="8-15: min" range="0x0000 0x00FF"><detail>EXIF GPS Longitudinal Minutes</detail></bitfield></reg>
		<reg  name="EXIF_GPS_LON_SEC" addr="0x7010" space="CONTROL" mask="0xFFFF" display_name="exif_gps_lon_sec" range="0x0000 0xFFFF" datatype="ufixed8"><detail>EXIF GPS Longitudinal Seconds</detail></reg>
		<reg  name="EXIF_GPS_ALT" addr="0x7012" space="CONTROL" mask="0xFFFF" display_name="exif_gps_alt" range="0x0000 0xFFFF"><detail>EXIF GPS Altitude</detail></reg>
		<reg  name="EXIF_MAKE_0_1" addr="0x7014" space="CONTROL" mask="0xFFFF" display_name="exif_make_0_1" range="0x0000 0xFFFF"><detail>exif_make</detail>
			<bitfield  name="EXIF_MAKE_1" mask="0x00FF" display_name="0-7: exif_make_1" range="0x0000 0x00FF"><detail>exif_make</detail></bitfield>
			<bitfield  name="EXIF_MAKE_0" mask="0xFF00" display_name="8-15: exif_make_0" range="0x0000 0x00FF"><detail>exif_make</detail></bitfield></reg>
		<reg  name="EXIF_MAKE_2_3" addr="0x7016" space="CONTROL" mask="0xFFFF" display_name="exif_make_2_3" range="0x0000 0xFFFF"><detail>exif_make</detail>
			<bitfield  name="EXIF_MAKE_3" mask="0x00FF" display_name="0-7: exif_make_3" range="0x0000 0x00FF"><detail>exif_make</detail></bitfield>
			<bitfield  name="EXIF_MAKE_2" mask="0xFF00" display_name="8-15: exif_make_2" range="0x0000 0x00FF"><detail>exif_make</detail></bitfield></reg>
		<reg  name="EXIF_MAKE_4_5" addr="0x7018" space="CONTROL" mask="0xFFFF" display_name="exif_make_4_5" range="0x0000 0xFFFF"><detail>exif_make</detail>
			<bitfield  name="EXIF_MAKE_5" mask="0x00FF" display_name="0-7: exif_make_5" range="0x0000 0x00FF"><detail>exif_make</detail></bitfield>
			<bitfield  name="EXIF_MAKE_4" mask="0xFF00" display_name="8-15: exif_make_4" range="0x0000 0x00FF"><detail>exif_make</detail></bitfield></reg>
		<reg  name="EXIF_MAKE_6_7" addr="0x701A" space="CONTROL" mask="0xFFFF" display_name="exif_make_6_7" range="0x0000 0xFFFF"><detail>exif_make</detail>
			<bitfield  name="EXIF_MAKE_7" mask="0x00FF" display_name="0-7: exif_make_7" range="0x0000 0x00FF"><detail>exif_make</detail></bitfield>
			<bitfield  name="EXIF_MAKE_6" mask="0xFF00" display_name="8-15: exif_make_6" range="0x0000 0x00FF"><detail>exif_make</detail></bitfield></reg>
		<reg  name="EXIF_MAKE_8_9" addr="0x701C" space="CONTROL" mask="0xFFFF" display_name="exif_make_8_9" range="0x0000 0xFFFF"><detail>exif_make</detail>
			<bitfield  name="EXIF_MAKE_9" mask="0x00FF" display_name="0-7: exif_make_9" range="0x0000 0x00FF"><detail>exif_make</detail></bitfield>
			<bitfield  name="EXIF_MAKE_8" mask="0xFF00" display_name="8-15: exif_make_8" range="0x0000 0x00FF"><detail>exif_make</detail></bitfield></reg>
		<reg  name="EXIF_MAKE_10_11" addr="0x701E" space="CONTROL" mask="0xFFFF" display_name="exif_make_10_11" range="0x0000 0xFFFF"><detail>exif_make</detail>
			<bitfield  name="EXIF_MAKE_11" mask="0x00FF" display_name="0-7: exif_make_11" range="0x0000 0x00FF"><detail>exif_make</detail></bitfield>
			<bitfield  name="EXIF_MAKE_10" mask="0xFF00" display_name="8-15: exif_make_10" range="0x0000 0x00FF"><detail>exif_make</detail></bitfield></reg>
		<reg  name="EXIF_MAKE_12_13" addr="0x7020" space="CONTROL" mask="0xFFFF" display_name="exif_make_12_13" range="0x0000 0xFFFF"><detail>exif_make</detail>
			<bitfield  name="EXIF_MAKE_13" mask="0x00FF" display_name="0-7: exif_make_13" range="0x0000 0x00FF"><detail>exif_make</detail></bitfield>
			<bitfield  name="EXIF_MAKE_12" mask="0xFF00" display_name="8-15: exif_make_12" range="0x0000 0x00FF"><detail>exif_make</detail></bitfield></reg>
		<reg  name="EXIF_MAKE_14_15" addr="0x7022" space="CONTROL" mask="0xFFFF" display_name="exif_make_14_15" range="0x0000 0xFFFF"><detail>exif_make</detail>
			<bitfield  name="EXIF_MAKE_15" mask="0x00FF" display_name="0-7: exif_make_15" range="0x0000 0x00FF"><detail>exif_make</detail></bitfield>
			<bitfield  name="EXIF_MAKE_14" mask="0xFF00" display_name="8-15: exif_make_14" range="0x0000 0x00FF"><detail>exif_make</detail></bitfield></reg>
		<reg  name="EXIF_MODEL_0_1" addr="0x7024" space="CONTROL" mask="0xFFFF" display_name="exif_model_0_1" range="0x0000 0xFFFF"><detail>exif_model</detail>
			<bitfield  name="EXIF_MODEL_1" mask="0x00FF" display_name="0-7: exif_model_1" range="0x0000 0x00FF"><detail>exif_model</detail></bitfield>
			<bitfield  name="EXIF_MODEL_0" mask="0xFF00" display_name="8-15: exif_model_0" range="0x0000 0x00FF"><detail>exif_model</detail></bitfield></reg>
		<reg  name="EXIF_MODEL_2_3" addr="0x7026" space="CONTROL" mask="0xFFFF" display_name="exif_model_2_3" range="0x0000 0xFFFF"><detail>exif_model</detail>
			<bitfield  name="EXIF_MODEL_3" mask="0x00FF" display_name="0-7: exif_model_3" range="0x0000 0x00FF"><detail>exif_model</detail></bitfield>
			<bitfield  name="EXIF_MODEL_2" mask="0xFF00" display_name="8-15: exif_model_2" range="0x0000 0x00FF"><detail>exif_model</detail></bitfield></reg>
		<reg  name="EXIF_MODEL_4_5" addr="0x7028" space="CONTROL" mask="0xFFFF" display_name="exif_model_4_5" range="0x0000 0xFFFF"><detail>exif_model</detail>
			<bitfield  name="EXIF_MODEL_5" mask="0x00FF" display_name="0-7: exif_model_5" range="0x0000 0x00FF"><detail>exif_model</detail></bitfield>
			<bitfield  name="EXIF_MODEL_4" mask="0xFF00" display_name="8-15: exif_model_4" range="0x0000 0x00FF"><detail>exif_model</detail></bitfield></reg>
		<reg  name="EXIF_MODEL_6_7" addr="0x702A" space="CONTROL" mask="0xFFFF" display_name="exif_model_6_7" range="0x0000 0xFFFF"><detail>exif_model</detail>
			<bitfield  name="EXIF_MODEL_7" mask="0x00FF" display_name="0-7: exif_model_7" range="0x0000 0x00FF"><detail>exif_model</detail></bitfield>
			<bitfield  name="EXIF_MODEL_6" mask="0xFF00" display_name="8-15: exif_model_6" range="0x0000 0x00FF"><detail>exif_model</detail></bitfield></reg>
		<reg  name="EXIF_MODEL_8_9" addr="0x702C" space="CONTROL" mask="0xFFFF" display_name="exif_model_8_9" range="0x0000 0xFFFF"><detail>exif_model</detail>
			<bitfield  name="EXIF_MODEL_9" mask="0x00FF" display_name="0-7: exif_model_9" range="0x0000 0x00FF"><detail>exif_model</detail></bitfield>
			<bitfield  name="EXIF_MODEL_8" mask="0xFF00" display_name="8-15: exif_model_8" range="0x0000 0x00FF"><detail>exif_model</detail></bitfield></reg>
		<reg  name="EXIF_MODEL_10_11" addr="0x702E" space="CONTROL" mask="0xFFFF" display_name="exif_model_10_11" range="0x0000 0xFFFF"><detail>exif_model</detail>
			<bitfield  name="EXIF_MODEL_11" mask="0x00FF" display_name="0-7: exif_model_11" range="0x0000 0x00FF"><detail>exif_model</detail></bitfield>
			<bitfield  name="EXIF_MODEL_10" mask="0xFF00" display_name="8-15: exif_model_10" range="0x0000 0x00FF"><detail>exif_model</detail></bitfield></reg>
		<reg  name="EXIF_MODEL_12_13" addr="0x7030" space="CONTROL" mask="0xFFFF" display_name="exif_model_12_13" range="0x0000 0xFFFF"><detail>exif_model</detail>
			<bitfield  name="EXIF_MODEL_13" mask="0x00FF" display_name="0-7: exif_model_13" range="0x0000 0x00FF"><detail>exif_model</detail></bitfield>
			<bitfield  name="EXIF_MODEL_12" mask="0xFF00" display_name="8-15: exif_model_12" range="0x0000 0x00FF"><detail>exif_model</detail></bitfield></reg>
		<reg  name="EXIF_MODEL_14_15" addr="0x7032" space="CONTROL" mask="0xFFFF" display_name="exif_model_14_15" range="0x0000 0xFFFF"><detail>exif_model</detail>
			<bitfield  name="EXIF_MODEL_15" mask="0x00FF" display_name="0-7: exif_model_15" range="0x0000 0x00FF"><detail>exif_model</detail></bitfield>
			<bitfield  name="EXIF_MODEL_14" mask="0xFF00" display_name="8-15: exif_model_14" range="0x0000 0x00FF"><detail>exif_model</detail></bitfield></reg>
		<reg  name="EXIF_SW_0_1" addr="0x7034" space="CONTROL" mask="0xFFFF" display_name="exif_sw_0_1" range="0x0000 0xFFFF"><detail>exif_sw</detail>
			<bitfield  name="EXIF_SW_1" mask="0x00FF" display_name="0-7: exif_sw_1" range="0x0000 0x00FF"><detail>exif_sw</detail></bitfield>
			<bitfield  name="EXIF_SW_0" mask="0xFF00" display_name="8-15: exif_sw_0" range="0x0000 0x00FF"><detail>exif_sw</detail></bitfield></reg>
		<reg  name="EXIF_SW_2_3" addr="0x7036" space="CONTROL" mask="0xFFFF" display_name="exif_sw_2_3" range="0x0000 0xFFFF"><detail>exif_sw</detail>
			<bitfield  name="EXIF_SW_3" mask="0x00FF" display_name="0-7: exif_sw_3" range="0x0000 0x00FF"><detail>exif_sw</detail></bitfield>
			<bitfield  name="EXIF_SW_2" mask="0xFF00" display_name="8-15: exif_sw_2" range="0x0000 0x00FF"><detail>exif_sw</detail></bitfield></reg>
		<reg  name="EXIF_SW_4_5" addr="0x7038" space="CONTROL" mask="0xFFFF" display_name="exif_sw_4_5" range="0x0000 0xFFFF"><detail>exif_sw</detail>
			<bitfield  name="EXIF_SW_5" mask="0x00FF" display_name="0-7: exif_sw_5" range="0x0000 0x00FF"><detail>exif_sw</detail></bitfield>
			<bitfield  name="EXIF_SW_4" mask="0xFF00" display_name="8-15: exif_sw_4" range="0x0000 0x00FF"><detail>exif_sw</detail></bitfield></reg>
		<reg  name="EXIF_SW_6_7" addr="0x703A" space="CONTROL" mask="0xFFFF" display_name="exif_sw_6_7" range="0x0000 0xFFFF"><detail>exif_sw</detail>
			<bitfield  name="EXIF_SW_7" mask="0x00FF" display_name="0-7: exif_sw_7" range="0x0000 0x00FF"><detail>exif_sw</detail></bitfield>
			<bitfield  name="EXIF_SW_6" mask="0xFF00" display_name="8-15: exif_sw_6" range="0x0000 0x00FF"><detail>exif_sw</detail></bitfield></reg>
		<reg  name="EXIF_SW_8_9" addr="0x703C" space="CONTROL" mask="0xFFFF" display_name="exif_sw_8_9" range="0x0000 0xFFFF"><detail>exif_sw</detail>
			<bitfield  name="EXIF_SW_9" mask="0x00FF" display_name="0-7: exif_sw_9" range="0x0000 0x00FF"><detail>exif_sw</detail></bitfield>
			<bitfield  name="EXIF_SW_8" mask="0xFF00" display_name="8-15: exif_sw_8" range="0x0000 0x00FF"><detail>exif_sw</detail></bitfield></reg>
		<reg  name="EXIF_SW_10_11" addr="0x703E" space="CONTROL" mask="0xFFFF" display_name="exif_sw_10_11" range="0x0000 0xFFFF"><detail>exif_sw</detail>
			<bitfield  name="EXIF_SW_11" mask="0x00FF" display_name="0-7: exif_sw_11" range="0x0000 0x00FF"><detail>exif_sw</detail></bitfield>
			<bitfield  name="EXIF_SW_10" mask="0xFF00" display_name="8-15: exif_sw_10" range="0x0000 0x00FF"><detail>exif_sw</detail></bitfield></reg>
		<reg  name="EXIF_SW_12_13" addr="0x7040" space="CONTROL" mask="0xFFFF" display_name="exif_sw_12_13" range="0x0000 0xFFFF"><detail>exif_sw</detail>
			<bitfield  name="EXIF_SW_13" mask="0x00FF" display_name="0-7: exif_sw_13" range="0x0000 0x00FF"><detail>exif_sw</detail></bitfield>
			<bitfield  name="EXIF_SW_12" mask="0xFF00" display_name="8-15: exif_sw_12" range="0x0000 0x00FF"><detail>exif_sw</detail></bitfield></reg>
		<reg  name="EXIF_SW_14_15" addr="0x7042" space="CONTROL" mask="0xFFFF" display_name="exif_sw_14_15" range="0x0000 0xFFFF"><detail>exif_sw</detail>
			<bitfield  name="EXIF_SW_15" mask="0x00FF" display_name="0-7: exif_sw_15" range="0x0000 0x00FF"><detail>exif_sw</detail></bitfield>
			<bitfield  name="EXIF_SW_14" mask="0xFF00" display_name="8-15: exif_sw_14" range="0x0000 0x00FF"><detail>exif_sw</detail></bitfield></reg>
		<reg  name="ADV_REG_START" addr="0xE000" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="adv_reg_start" range="0x00000000 0xFFFFFFFF"><detail>Advanced Registers Start</detail></reg>
		<reg  name="RESERVED_CONTROL_F000" addr="0xF000" space="CONTROL" span="2" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF" default="0x7F80007E"></reg>
		<reg  name="RESERVED_CONTROL_F004" addr="0xF004" space="CONTROL" span="2" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF"></reg>
		<reg  name="RESERVED_CONTROL_F008" addr="0xF008" space="CONTROL" span="2" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF"></reg>
		<reg  name="RESERVED_CONTROL_F00C" addr="0xF00C" space="CONTROL" span="2" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF"></reg>
		<reg  name="RESERVED_CONTROL_F010" addr="0xF010" space="CONTROL" span="2" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF"></reg>
		<reg  name="RESERVED_CONTROL_F014" addr="0xF014" space="CONTROL" span="2" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF"></reg>
		<reg  name="RESERVED_CONTROL_F018" addr="0xF018" space="CONTROL" span="2" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF"></reg>
		<reg  name="RESERVED_CONTROL_F01C" addr="0xF01C" space="CONTROL" span="2" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF"></reg>
		<reg  name="RESERVED_CONTROL_F020" addr="0xF020" space="CONTROL" span="2" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF"></reg>
		<reg  name="RESERVED_CONTROL_F024" addr="0xF024" space="CONTROL" span="2" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF"></reg>
		<reg  name="RESERVED_CONTROL_F028" addr="0xF028" space="CONTROL" span="2" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF"></reg>
		<reg  name="RESERVED_CONTROL_F02C" addr="0xF02C" space="CONTROL" span="2" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF"></reg>
		<reg  name="RESERVED_CONTROL_F030" addr="0xF030" space="CONTROL" span="2" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF"></reg>
		<reg  name="RESERVED_CONTROL_F034" addr="0xF034" space="CONTROL" span="2" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF"></reg>
		<reg  name="RESERVED_CONTROL_F038" addr="0xF038" space="CONTROL" span="2" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF"></reg>
		<reg  name="ADVANCED_BASE" addr="0xF03C" space="CONTROL" span="2" mask="0xFFFFFFFF" display_name="advanced_base" range="0x00000000 0xFFFFFFFF"><detail>SIPS Page Start Address</detail>
			<bitfield  name="ADR" mask="0x000FFFFF" display_name="0-19: adr" range="0x00000000 0x000FFFFF"><detail>Page Start Address</detail></bitfield></reg>
		<reg  name="RESERVED_CONTROL_F040" addr="0xF040" space="CONTROL" span="2" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF"></reg>
		<reg  name="RESERVED_CONTROL_F044" addr="0xF044" space="CONTROL" span="2" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF"></reg>
		<reg  name="RESERVED_CONTROL_F048" addr="0xF048" space="CONTROL" span="2" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF"></reg>

		<reg  name="SYS_CTRL" addr="0x00082000" space="SYS_CFG" span="2" mask="0xFFFFFFFF" display_name="sys_ctrl" range="0x00000000 0xFFFFFFFF" default="0x00220001">
			<bitfield  name="HINF_ON" mask="0x0001" display_name="0: hinf_on" range="0x0000 0x0001"><detail>Host interface enable</detail></bitfield>
			<bitfield  name="JPEG_ON" mask="0x0002" display_name="1: jpeg_on" range="0x0000 0x0001"><detail>JPEG encoder enable</detail></bitfield>
			<bitfield  name="IPIPE_ON" mask="0x0004" display_name="2: ipipe_on" range="0x0000 0x0001"><detail>Image pipe enable</detail></bitfield>
			<bitfield  name="PATT_ON" mask="0x0008" display_name="3: patt_on" range="0x0000 0x0001"><detail>Test pattern enable</detail></bitfield>
			<bitfield  name="RES_ON" mask="0x0010" display_name="4: res_on" range="0x0000 0x0001"><detail>Resample enable</detail></bitfield>
			<bitfield  name="OSD_ON" mask="0x0020" display_name="5: osd_on" range="0x0000 0x0001"><detail>OSD enable</detail></bitfield>
			<bitfield  name="SFX_ON" mask="0x0040" display_name="6: sfx_on" range="0x0000 0x0001"><detail>SFX enable</detail></bitfield>
			<bitfield  name="HINF_MIPI_ON" mask="0x0080" display_name="7: hinf_mipi_on" range="0x0000 0x0001"><detail>Host serial interface enable</detail></bitfield>
			<bitfield  name="SINF_MIPI_ON" mask="0x0100" display_name="8: sinf_mipi_on" range="0x0000 0x0001"><detail>Sensor serial interface enable</detail></bitfield>
			<bitfield  name="IP_ON" mask="0x0200" display_name="9: ip_on" range="0x0000 0x0001"><detail>Image Processor enable</detail></bitfield>
			<bitfield  name="IP_CCONV_ON" mask="0x0400" display_name="10: ip_cconv_on" range="0x0000 0x0001"><detail>Color Conversion enable</detail></bitfield>
			<bitfield  name="IP_FD_ON" mask="0x0800" display_name="11: ip_fd_on" range="0x0000 0x0001"><detail>Face detection enable</detail></bitfield>
			<bitfield  name="IP_DVS_ON" mask="0x1000" display_name="12: ip_dvs_on" range="0x0000 0x0001"><detail>DVS enable</detail></bitfield>
			<bitfield  name="IP_ROT_ON" mask="0x2000" display_name="13: ip_rot_on" range="0x0000 0x0001"><detail>Rotation enable</detail></bitfield>
			<bitfield  name="IP_RES_ON" mask="0x4000" display_name="14: ip_res_on" range="0x0000 0x0001"><detail>IP Resample enable</detail></bitfield>
			<bitfield  name="EDOF_ON" mask="0x8000" display_name="15: edof_on" range="0x0000 0x0001"><detail>EDOF enable</detail></bitfield>
			<bitfield  name="CM_ON" mask="0x00010000" display_name="16: cm_on" range="0x00000000 0x00000001"><detail>Color mapping enable</detail></bitfield>
			<bitfield  name="PER_ON" mask="0x00020000" display_name="17: per_on" range="0x00000000 0x00000001"><detail>Peripheral enable</detail></bitfield>
			<bitfield  name="SINF_BT656_ON" mask="0x00040000" display_name="18: sinf_bt656_on" range="0x00000000 0x00000001"><detail>Sensor parallel interface enable</detail></bitfield>
			<bitfield  name="HINF_BT656_ON" mask="0x00080000" display_name="19: hinf_bt656_on" range="0x00000000 0x00000001"><detail>Host parallel interface enable</detail></bitfield>
			<bitfield  name="SINF_MIPI_S1_ON" mask="0x00100000" display_name="20: sinf_mipi_s1_on" range="0x00000000 0x00000001"><detail>Secondary sensor serial interface enable</detail></bitfield>
			<bitfield  name="INTERLEAVE_ON" mask="0x00200000" display_name="21: interleave_on" range="0x00000000 0x00000001"><detail>Interleave enable</detail></bitfield>
			<bitfield  name="LHFD_ON" mask="0x00400000" display_name="22: lhfd_on" range="0x00000000 0x00000001"><detail>LHFD enable</detail></bitfield></reg>
		<reg  name="SYS_SIPS_CTRL" addr="0x00082004" space="SYS_CFG" span="2" mask="0xFFFFFFFF" display_name="sys_sips_ctrl" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="SIPS_ID" mask="0x00FE" display_name="1-7: sips_id" range="0x0000 0x007F"><detail>SIP slave ID</detail></bitfield>
			<bitfield  name="SIPS_FILTER_EN" mask="0x0100" display_name="8: sips_filter_en" range="0x0000 0x0001"><detail>SIPS Filter</detail></bitfield>
			<bitfield  name="SIPS_FILTER_SDA_DLY_CTL" mask="0x0600" display_name="9-10: sips_filter_sda_dly_ctl" range="0x0000 0x0003"><detail>SIPS Delay</detail></bitfield>
			<bitfield  name="SIPS_FILTER_DIV" mask="0x00FF0000" display_name="16-23: sips_filter_div" range="0x00000000 0x000000FF"><detail>SIPS Divider</detail></bitfield></reg>
		<reg  name="SYS_CPU_CTL" addr="0x00082008" space="SYS_CFG" span="2" mask="0xFFFFFFFF" display_name="sys_cpu_ctl" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="CPU_HALT" mask="0x0001" display_name="0: cpu_halt" range="0x0000 0x0001"><detail>CPU halt</detail></bitfield>
			<bitfield  name="CPU_RST_CTRL" mask="0x0002" display_name="1: cpu_rst_ctrl" range="0x0000 0x0001"><detail>CPU reset</detail></bitfield></reg>
		<reg  name="SYS_MEM" addr="0x0008200C" space="SYS_CFG" span="2" mask="0xFFFFFFFF" display_name="sys_mem" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="CPU_RAM_ON_ROM" mask="0x0001" display_name="0: cpu_ram_on_rom" range="0x0000 0x0001"><detail>RAM to ROM position</detail></bitfield>
			<bitfield  name="CPU_ROM_DO_REG_BP" mask="0x0002" display_name="1: cpu_rom_do_reg_bp" range="0x0000 0x0001"><detail>ROM data output register bypass</detail></bitfield>
			<bitfield  name="CPU_RAM_DO_REG_BP" mask="0x0004" display_name="2: cpu_ram_do_reg_bp" range="0x0000 0x0001"><detail>CPU RAM data output register bypass</detail></bitfield>
			<bitfield  name="IP_ROM_DO_REG_BP" mask="0x0008" display_name="3: ip_rom_do_reg_bp" range="0x0000 0x0001"><detail>IP ROM data output register bypass</detail></bitfield></reg>
		<reg  name="SYS_VREG" addr="0x00082010" space="SYS_CFG" span="2" mask="0xFFFFFFFF" display_name="sys_vreg" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="VR_CORE_BG_ADJ" mask="0x0003" display_name="0-1: vr_core_bg_adj" range="0x0000 0x0003"><detail>VR Bandgap Adjust</detail></bitfield>
			<bitfield  name="VR_CORE_BGTC_ADJ" mask="0x000C" display_name="2-3: vr_core_bgtc_adj" range="0x0000 0x0003"><detail>VR Bandgap Temperature Coefficient</detail></bitfield>
			<bitfield  name="VR_BG_ADJ_CLK" mask="0x0010" display_name="4: vr_bg_adj_clk" range="0x0000 0x0001"><detail>VR Bandgap Adjust Latch</detail></bitfield>
			<bitfield  name="VR_CORE_VDD_ADJ" mask="0x0700" display_name="8-10: vr_core_vdd_adj" range="0x0000 0x0007"><detail>Core VDD Adjust</detail></bitfield>
			<bitfield  name="VR_VDD_ADJ_CLK" mask="0x0800" display_name="11: vr_vdd_adj_clk" range="0x0000 0x0001"><detail>Core VDD Adjust Latch</detail></bitfield>
			<bitfield  name="VR_CORE_OSC_ADJ" mask="0x3000" display_name="12-13: vr_core_osc_adj" range="0x0000 0x0003"><detail>Oscillator Frequency Adjust</detail></bitfield>
			<bitfield  name="VR_OSC_ADJ_CLK" mask="0x4000" display_name="14: vr_osc_adj_clk" range="0x0000 0x0001"><detail>Oscillator Frequency Adjust Latch</detail></bitfield>
			<bitfield  name="VR_SILC_OSC_ADJ" mask="0x00030000" display_name="16-17: vr_silc_osc_adj" range="0x00000000 0x00000003"><detail>Oscillator Frequency Adjust for low current mode</detail></bitfield>
			<bitfield  name="VR_SILC_OSC_CLK" mask="0x00040000" display_name="18: vr_silc_osc_clk" range="0x00000000 0x00000001"><detail>Oscillator Frequency Adjust for low current mode Latch</detail></bitfield>
			<bitfield  name="VR_SILC_PZ_ADJ" mask="0x00300000" display_name="20-21: vr_silc_pz_adj" range="0x00000000 0x00000003"><detail>PoleZero adjust for low current mode</detail></bitfield>
			<bitfield  name="VR_SILC_PZ_CLK" mask="0x00400000" display_name="22: vr_silc_pz_clk" range="0x00000000 0x00000001"><detail>PoleZero adjust for low current mode Latch</detail></bitfield>
			<bitfield  name="VR_PFM_DIS" mask="0x01000000" display_name="24: vr_pfm_dis" range="0x00000000 0x00000001"><detail>PFM Mode</detail></bitfield>
			<bitfield  name="VR_SEL_OSC_OUT" mask="0x10000000" display_name="28: vr_sel_osc_out" range="0x00000000 0x00000001"><detail>Oscillator Test Clock Control</detail></bitfield>
			<bitfield  name="VR_SEL_VCTRL_OUT" mask="0x20000000" display_name="29: vr_sel_vctrl_out" range="0x00000000 0x00000001"><detail>Test Output Voltage Control</detail></bitfield>
			<bitfield  name="VR_SEL_BG_OUT" mask="0x40000000" display_name="30: vr_sel_bg_out" range="0x00000000 0x00000001"><detail>Test Bandgap Voltage Control</detail></bitfield>
			<bitfield  name="VR_OSC_TSTCLK_EN" mask="0x80000000" display_name="31: vr_osc_tstclk_en" range="0x00000000 0x00000001"><detail>Oscillator Test Clock Enable</detail></bitfield></reg>
		<reg  name="SYS_IO0" addr="0x00082014" space="SYS_CFG" span="2" mask="0xFFFFFFFF" display_name="sys_io0" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="IO_18V_S" mask="0x0001" display_name="0: io_18v_s" range="0x0000 0x0001"><detail>1.8V sensor IO control</detail></bitfield>
			<bitfield  name="IO_18V_G" mask="0x0002" display_name="1: io_18v_g" range="0x0000 0x0001"><detail>1.8V GPIO[15:12] control</detail></bitfield>
			<bitfield  name="IO_SLEW" mask="0x00C0" display_name="6-7: io_slew" range="0x0000 0x0003"><detail>GPIO[11:4] slew rate control</detail></bitfield>
			<bitfield  name="IO_18V" mask="0x0100" display_name="8: io_18v" range="0x0000 0x0001"><detail>1.8V IO host IO control</detail></bitfield>
			<bitfield  name="IO_PD_H" mask="0x0200" display_name="9: io_pd_h" range="0x0000 0x0001"><detail>Pulldown control HINF</detail></bitfield>
			<bitfield  name="IO_PD_G" mask="0x0400" display_name="10: io_pd_g" range="0x0000 0x0001"><detail>Pulldown control GPIO[11:4]</detail></bitfield></reg>
		<reg  name="SYS_CLK0" addr="0x00082080" space="SYS_CFG" span="2" mask="0xFFFFFFFF" display_name="sys_clk0" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="CLGEN_SENSOR_0_DIV" mask="0x007F" display_name="0-6: clgen_sensor_0_div" range="0x0000 0x007F"><detail>Sensor 0 clock divider</detail></bitfield>
			<bitfield  name="CLGEN_SENSOR_1_DIV" mask="0x7F00" display_name="8-14: clgen_sensor_1_div" range="0x0000 0x007F"><detail>Sensor 1 clock divider</detail></bitfield>
			<bitfield  name="CLGEN_SYS1X_DIV" mask="0x003F0000" display_name="16-21: clgen_sys1x_div" range="0x00000000 0x0000003F"><detail>System 1x clock divider</detail></bitfield>
			<bitfield  name="CLGEN_HOST_DIV_0" mask="0x3F000000" display_name="24-29: clgen_host_div_0" range="0x00000000 0x0000003F"><detail>Host clock divider 0</detail></bitfield></reg>
		<reg  name="SYS_PLL0" addr="0x00082084" space="SYS_CFG" span="2" mask="0xFFFFFFFF" display_name="sys_pll0" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="CLGEN_PLL_DIV_OD" mask="0x0001" display_name="0: clgen_pll_div_od" range="0x0000 0x0001"><detail>PLL output divider</detail></bitfield>
			<bitfield  name="CLGEN_PLL_DIV_R" mask="0x0700" display_name="8-10: clgen_pll_div_r" range="0x0000 0x0007"><detail>PLL reference divider</detail></bitfield>
			<bitfield  name="CLGEN_PLL_DIV_F" mask="0x003F0000" display_name="16-21: clgen_pll_div_f" range="0x00000000 0x0000003F"><detail>PLL feedback divider</detail></bitfield>
			<bitfield  name="CLGEN_PLL_BYPASS" mask="0x80000000" display_name="31: clgen_pll_bypass" range="0x00000000 0x00000001"><detail>PLL Bypass</detail></bitfield></reg>
		<reg  name="SYS_CLK1" addr="0x00082088" space="SYS_CFG" span="2" mask="0xFFFFFFFF" display_name="sys_clk1" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="CLGEN_SPI_DIV" mask="0x003F" display_name="0-5: clgen_spi_div" range="0x0000 0x003F"><detail>SPI clock divider</detail></bitfield>
			<bitfield  name="CLGEN_MIPI_DIV" mask="0x3F00" display_name="8-13: clgen_mipi_div" range="0x0000 0x003F"><detail>MIPI TX clock divider</detail></bitfield>
			<bitfield  name="CLGEN_SYSNX_DIV" mask="0x003F0000" display_name="16-21: clgen_sysnx_div" range="0x00000000 0x0000003F"><detail>System Nx clock divider</detail></bitfield>
			<bitfield  name="CLGEN_SYSNX1X_RATIO" mask="0x07000000" display_name="24-26: clgen_sysnx1x_ratio" range="0x00000000 0x00000007"><detail>System Nx:1x clock ratio</detail></bitfield>
			<bitfield  name="CLGEN_SENSOR_0_CLK_ON" mask="0x08000000" display_name="27: clgen_sensor_0_clk_on" range="0x00000000 0x00000001"><detail>Sensor 0 clock enable</detail></bitfield>
			<bitfield  name="CLGEN_SENSOR_1_CLK_ON" mask="0x10000000" display_name="28: clgen_sensor_1_clk_on" range="0x00000000 0x00000001"><detail>Sensor 1 clock enable</detail></bitfield>
			<bitfield  name="CLGEN_DIV_CHANGE_EN" mask="0x80000000" display_name="31: clgen_div_change_en" range="0x00000000 0x00000001"><detail>Change enable</detail></bitfield></reg>
		<reg  name="SYS_MEM_SLCTRL" addr="0x0008208C" space="SYS_CFG" span="2" mask="0xFFFFFFFF" display_name="sys_mem_slctrl" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MEM_SLCTRL_REG" mask="0x00FFFFFF" display_name="0-23: mem_slctrl_reg" range="0x00000000 0x00FFFFFF"><detail>Memory sleep enable</detail></bitfield>
			<bitfield  name="MEM_SLCTRL_REG_24" mask="0x80000000" display_name="31: mem_slctrl_reg_24" range="0x00000000 0x00000001"><detail>Global memory sleep enable</detail></bitfield></reg>
		<reg  name="SYS_CLK2" addr="0x00082090" space="SYS_CFG" span="2" mask="0xFFFFFFFF" display_name="sys_clk2" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="CLGEN_SYS2X_DIV" mask="0x003F" display_name="0-5: clgen_sys2x_div" range="0x0000 0x003F"><detail>System 2x clock divider</detail></bitfield>
			<bitfield  name="CLGEN_HOST_DIV_1" mask="0x3F00" display_name="8-13: clgen_host_div_1" range="0x0000 0x003F"><detail>Host clock divider 1</detail></bitfield>
			<bitfield  name="CLGEN_HOST_DIV_2" mask="0x003F0000" display_name="16-21: clgen_host_div_2" range="0x00000000 0x0000003F"><detail>Host clock divider 2</detail></bitfield>
			<bitfield  name="HOST_DIV_MUX_DELAY" mask="0x3F000000" display_name="24-29: host_div_mux_delay" range="0x00000000 0x0000003F"><detail>Host divider mux delay</detail></bitfield>
			<bitfield  name="HOST_DIV_MUX_BYPASS" mask="0x40000000" display_name="30: host_div_mux_bypass" range="0x00000000 0x00000001"><detail>Host divider multiplexer bypass</detail></bitfield></reg>
		<reg  name="SYS_PLL1" addr="0x00082094" space="SYS_CFG" span="2" mask="0xFFFFFFFF" display_name="sys_pll1" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="CLGEN_PLL_SSRATE" mask="0x03FF" display_name="0-9: clgen_pll_ssrate" range="0x0000 0x03FF"><detail>Modulation rate</detail></bitfield>
			<bitfield  name="CLGEN_PLL_SSFREQ" mask="0x3000" display_name="12-13: clgen_pll_ssfreq" range="0x0000 0x0003"><detail>Modulation frequency</detail></bitfield>
			<bitfield  name="CLGEN_PLL_SSMODE" mask="0x00010000" display_name="16: clgen_pll_ssmode" range="0x00000000 0x00000001"><detail>Modulation mode</detail></bitfield>
			<bitfield  name="CLGEN_PLL_SSEN" mask="0x00020000" display_name="17: clgen_pll_ssen" range="0x00000000 0x00000001"><detail>Spread spectrum enable</detail></bitfield></reg>
		<reg  name="SYS_VER" addr="0x000821F8" space="SYS_CFG" span="2" mask="0xFFFFFFFF" display_name="sys_ver" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="RTL_VER" mask="0x00FF" display_name="0-7: rtl_ver" range="0x0000 0x00FF"><detail>RTL version</detail></bitfield>
			<bitfield  name="FPGA_VER" mask="0xFF00" display_name="8-15: fpga_ver" range="0x0000 0x00FF"><detail>FPGA version</detail></bitfield></reg>
		<reg  name="SINF_FDEC" addr="0x00083000" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_fdec" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="F_TOSS" mask="0x000F" display_name="0-3: f_toss" range="0x0000 0x000F"><detail>Frame toss</detail></bitfield>
			<bitfield  name="F_KEEP" mask="0x00F0" display_name="4-7: f_keep" range="0x0000 0x000F"><detail>Frame keep</detail></bitfield></reg>
		<reg  name="SINF_FCNT" addr="0x00083004" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_fcnt" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="F_CNT" mask="0xFFFF" display_name="0-15: f_cnt" range="0x0000 0xFFFF"><detail>Frame counter</detail></bitfield>
			<bitfield  name="F_CNT_CMP" mask="0xFFFF0000" display_name="16-31: f_cnt_cmp" range="0x00000000 0x0000FFFF"><detail>Frame counter compare</detail></bitfield></reg>
		<reg  name="SINF_INTE" addr="0x00083008" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_inte" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="F_CNT_INTE" mask="0x0001" display_name="0: f_cnt_inte" range="0x0000 0x0001"><detail>Frame counter interrupt enable</detail></bitfield></reg>
		<reg  name="SINF_INTS" addr="0x0008300C" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_ints" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="F_CNT_INT" mask="0x0001" display_name="0: f_cnt_int" range="0x0000 0x0001"><detail>Frame counter interrupt status</detail></bitfield></reg>
		<reg  name="SINF_BT656_CLK" addr="0x00083040" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_bt656_clk" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="CLGEN_SENSOR_CLK_EDGE" mask="0x0001" display_name="0: clgen_sensor_clk_edge" range="0x0000 0x0001"><detail>Clock edge sampling</detail></bitfield>
			<bitfield  name="BT656_SCGE" mask="0x0002" display_name="1: bt656_scge" range="0x0000 0x0001"><detail>Sensor clock gate enable</detail></bitfield></reg>
		<reg  name="SINF_BT656_FMT" addr="0x00083044" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_bt656_fmt" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="BT656_WIDTH" mask="0x0007" display_name="0-2: bt656_width" range="0x0000 0x0007"><detail>Pixel width</detail></bitfield>
			<bitfield  name="BT656_PACK" mask="0x0008" display_name="3: bt656_pack" range="0x0000 0x0001"><detail>Pixel pack</detail></bitfield>
			<bitfield  name="BT656_MSB_8B" mask="0x0010" display_name="4: bt656_msb_8b" range="0x0000 0x0001"><detail>Pixel divide</detail></bitfield>
			<bitfield  name="BT656_MSB_FIRST" mask="0x0020" display_name="5: bt656_msb_first" range="0x0000 0x0001"><detail>Pixel order</detail></bitfield>
			<bitfield  name="BT656_BYTE" mask="0x0040" display_name="6: bt656_byte" range="0x0000 0x0001"><detail>Byte mode</detail></bitfield>
			<bitfield  name="BT656_FLIP_V" mask="0x0080" display_name="7: bt656_flip_v" range="0x0000 0x0001"><detail>Byte format</detail></bitfield>
			<bitfield  name="BT656_FLIP_H" mask="0x0100" display_name="8: bt656_flip_h" range="0x0000 0x0001"><detail>Byte format</detail></bitfield>
			<bitfield  name="BT656_DLY" mask="0x7E00" display_name="9-14: bt656_dly" range="0x0000 0x003F"><detail>Byte format</detail></bitfield>
			<bitfield  name="BT656_LV_POL" mask="0x8000" display_name="15: bt656_lv_pol" range="0x0000 0x0001"><detail>LV Polarity</detail></bitfield>
			<bitfield  name="BT656_FV_POL" mask="0x00010000" display_name="16: bt656_fv_pol" range="0x00000000 0x00000001"><detail>FV Polarity</detail></bitfield>
			<bitfield  name="BT656_PULSE" mask="0x00020000" display_name="17: bt656_pulse" range="0x00000000 0x00000001"><detail>FV/LV pulse mode</detail></bitfield></reg>
		<reg  name="SINF_MIPI_CTL" addr="0x00083080" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_mipi_ctl" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_FORMAT_SEL" mask="0x000F" display_name="0-3: mipi_format_sel" range="0x0000 0x000F"><detail>Format select</detail></bitfield>
			<bitfield  name="MIPI_ECC_BYP" mask="0x0040" display_name="6: mipi_ecc_byp" range="0x0000 0x0001"><detail>ECC bypass</detail></bitfield>
			<bitfield  name="MIPI_DATA_STROBE" mask="0x0080" display_name="7: mipi_data_strobe" range="0x0000 0x0001"><detail>Data strobe</detail></bitfield>
			<bitfield  name="MIPI_SHUTDOWN_0" mask="0x0100" display_name="8: mipi_shutdown_0" range="0x0000 0x0001"><detail>Shutdown lane 0</detail></bitfield>
			<bitfield  name="MIPI_SHUTDOWN_1" mask="0x0200" display_name="9: mipi_shutdown_1" range="0x0000 0x0001"><detail>Shutdown lane 1</detail></bitfield>
			<bitfield  name="MIPI_SHUTDOWN_2" mask="0x0400" display_name="10: mipi_shutdown_2" range="0x0000 0x0001"><detail>Shutdown lane 2</detail></bitfield>
			<bitfield  name="MIPI_SHUTDOWN_3" mask="0x0800" display_name="11: mipi_shutdown_3" range="0x0000 0x0001"><detail>Shutdown lane 3</detail></bitfield>
			<bitfield  name="MIPI_SHUTDOWN_CLK" mask="0x1000" display_name="12: mipi_shutdown_clk" range="0x0000 0x0001"><detail>Shutdown lane clock</detail></bitfield>
			<bitfield  name="MIPI_ULP_AUTO_0" mask="0x00010000" display_name="16: mipi_ulp_auto_0" range="0x00000000 0x00000001"><detail>Auto Ultra Low Power lane 0</detail></bitfield>
			<bitfield  name="MIPI_ULP_AUTO_1" mask="0x00020000" display_name="17: mipi_ulp_auto_1" range="0x00000000 0x00000001"><detail>Auto Ultra Low Power lane 1</detail></bitfield>
			<bitfield  name="MIPI_ULP_AUTO_2" mask="0x00040000" display_name="18: mipi_ulp_auto_2" range="0x00000000 0x00000001"><detail>Auto Ultra Low Power lane 2</detail></bitfield>
			<bitfield  name="MIPI_ULP_AUTO_3" mask="0x00080000" display_name="19: mipi_ulp_auto_3" range="0x00000000 0x00000001"><detail>Auto Ultra Low Power lane 3</detail></bitfield>
			<bitfield  name="MIPI_ULP_AUTO_CLK" mask="0x00100000" display_name="20: mipi_ulp_auto_clk" range="0x00000000 0x00000001"><detail>Auto Ultra Low Power lane clock</detail></bitfield>
			<bitfield  name="MIPI_ULP_MANUAL_0" mask="0x01000000" display_name="24: mipi_ulp_manual_0" range="0x00000000 0x00000001"><detail>Manual Ultra Low Power lane 0</detail></bitfield>
			<bitfield  name="MIPI_ULP_MANUAL_1" mask="0x02000000" display_name="25: mipi_ulp_manual_1" range="0x00000000 0x00000001"><detail>Manual Ultra Low Power lane 1</detail></bitfield>
			<bitfield  name="MIPI_ULP_MANUAL_2" mask="0x04000000" display_name="26: mipi_ulp_manual_2" range="0x00000000 0x00000001"><detail>Manual Ultra Low Power lane 2</detail></bitfield>
			<bitfield  name="MIPI_ULP_MANUAL_3" mask="0x08000000" display_name="27: mipi_ulp_manual_3" range="0x00000000 0x00000001"><detail>Manual Ultra Low Power lane 3</detail></bitfield>
			<bitfield  name="MIPI_ULP_MANUAL_CLK" mask="0x10000000" display_name="28: mipi_ulp_manual_clk" range="0x00000000 0x00000001"><detail>Manual Ultra Low Power lane clock</detail></bitfield></reg>
		<reg  name="SINF_MIPI_LP" addr="0x00083084" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_mipi_lp" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_SAMPLE_TRESHOLD" mask="0x001F" display_name="0-4: mipi_sample_treshold" range="0x0000 0x001F"><detail>MIPI Sample treshold</detail></bitfield>
			<bitfield  name="MIPI_SAMPLE_NR" mask="0x1F00" display_name="8-12: mipi_sample_nr" range="0x0000 0x001F"><detail>MIPI Sample number</detail></bitfield>
			<bitfield  name="MIPI_SAMPLE_DIV" mask="0x00FF0000" display_name="16-23: mipi_sample_div" range="0x00000000 0x000000FF"><detail>MIPI Sample divider</detail></bitfield></reg>
		<reg  name="SINF_MIPI_T0" addr="0x00083088" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_mipi_t0" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_T_TA_GET" mask="0x00FF" display_name="0-7: mipi_t_ta_get" range="0x0000 0x00FF"><detail>T_ta_get time</detail></bitfield>
			<bitfield  name="MIPI_T_TA_GO" mask="0xFF00" display_name="8-15: mipi_t_ta_go" range="0x0000 0x00FF"><detail>T_ta_go time</detail></bitfield>
			<bitfield  name="MIPI_T_LPX" mask="0x00FF0000" display_name="16-23: mipi_t_lpx" range="0x00000000 0x000000FF"><detail>T_lpx time</detail></bitfield></reg>
		<reg  name="SINF_MIPI_T1" addr="0x0008308C" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_mipi_t1" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_T_WAKEUP" mask="0x000FFFFF" display_name="0-19: mipi_t_wakeup" range="0x00000000 0x000FFFFF"><detail>T_wakeup time</detail></bitfield></reg>
		<reg  name="SINF_MIPI_T2" addr="0x00083090" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_mipi_t2" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_T_CLK_SETTLE" mask="0x00FF" display_name="0-7: mipi_t_clk_settle" range="0x0000 0x00FF"><detail>T_clk_settle time</detail></bitfield>
			<bitfield  name="MIPI_T_TA_SURE" mask="0xFF00" display_name="8-15: mipi_t_ta_sure" range="0x0000 0x00FF"><detail>T_ta_sure time</detail></bitfield>
			<bitfield  name="MIPI_T_HS_SETTLE" mask="0x00FF0000" display_name="16-23: mipi_t_hs_settle" range="0x00000000 0x000000FF"><detail>T_hs_settle time</detail></bitfield></reg>
		<reg  name="SINF_MIPI_DESC0" addr="0x00083094" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_mipi_desc0" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_INT_SEL_0" mask="0x0007" display_name="0-2: mipi_int_sel_0" range="0x0000 0x0007"><detail>Interrupt line select descriptor 0</detail></bitfield>
			<bitfield  name="MIPI_TO_MEM_0" mask="0x0008" display_name="3: mipi_to_mem_0" range="0x0000 0x0001"><detail>Route to memory select - descriptor 0</detail></bitfield>
			<bitfield  name="MIPI_TO_PIPE_0" mask="0x0010" display_name="4: mipi_to_pipe_0" range="0x0000 0x0001"><detail>Route to IPIPE select - descriptor 0</detail></bitfield>
			<bitfield  name="MIPI_TYPE_0" mask="0x3F00" display_name="8-13: mipi_type_0" range="0x0000 0x003F"><detail>High Speed Reception packet Type - descriptor 0</detail></bitfield>
			<bitfield  name="MIPI_ID_0" mask="0xC000" display_name="14-15: mipi_id_0" range="0x0000 0x0003"><detail>High Speed Reception packet ID - descriptor 0</detail></bitfield>
			<bitfield  name="MIPI_INT_SEL_1" mask="0x00070000" display_name="16-18: mipi_int_sel_1" range="0x00000000 0x00000007"><detail>Interrupt line select descriptor 1</detail></bitfield>
			<bitfield  name="MIPI_TO_MEM_1" mask="0x00080000" display_name="19: mipi_to_mem_1" range="0x00000000 0x00000001"><detail>Route to memory select - descriptor 1</detail></bitfield>
			<bitfield  name="MIPI_TO_PIPE_1" mask="0x00100000" display_name="20: mipi_to_pipe_1" range="0x00000000 0x00000001"><detail>Route to IPIPE select - descriptor 1</detail></bitfield>
			<bitfield  name="MIPI_TYPE_1" mask="0x3F000000" display_name="24-29: mipi_type_1" range="0x00000000 0x0000003F"><detail>High Speed Reception packet Type - descriptor 1</detail></bitfield>
			<bitfield  name="MIPI_ID_1" mask="0xC0000000" display_name="30-31: mipi_id_1" range="0x00000000 0x00000003"><detail>High Speed Reception packet Type - descriptor 1</detail></bitfield></reg>
		<reg  name="SINF_MIPI_DESC1" addr="0x00083098" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_mipi_desc1" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_INT_SEL_2" mask="0x0007" display_name="0-2: mipi_int_sel_2" range="0x0000 0x0007"><detail>Interrupt line select descriptor 2</detail></bitfield>
			<bitfield  name="MIPI_TO_MEM_2" mask="0x0008" display_name="3: mipi_to_mem_2" range="0x0000 0x0001"><detail>Route to memory select - descriptor 2</detail></bitfield>
			<bitfield  name="MIPI_TO_PIPE_2" mask="0x0010" display_name="4: mipi_to_pipe_2" range="0x0000 0x0001"><detail>Route to IPIPE select - descriptor 2</detail></bitfield>
			<bitfield  name="MIPI_TYPE_2" mask="0x3F00" display_name="8-13: mipi_type_2" range="0x0000 0x003F"><detail>High Speed Reception packet Type - descriptor 2</detail></bitfield>
			<bitfield  name="MIPI_ID_2" mask="0xC000" display_name="14-15: mipi_id_2" range="0x0000 0x0003"><detail>High Speed Reception packet ID - descriptor 2</detail></bitfield>
			<bitfield  name="MIPI_INT_SEL_3" mask="0x00070000" display_name="16-18: mipi_int_sel_3" range="0x00000000 0x00000007"><detail>Interrupt line select descriptor 3</detail></bitfield>
			<bitfield  name="MIPI_TO_MEM_3" mask="0x00080000" display_name="19: mipi_to_mem_3" range="0x00000000 0x00000001"><detail>Route to memory select - descriptor 3</detail></bitfield>
			<bitfield  name="MIPI_TO_PIPE_3" mask="0x00100000" display_name="20: mipi_to_pipe_3" range="0x00000000 0x00000001"><detail>Route to IPIPE select - descriptor 3</detail></bitfield>
			<bitfield  name="MIPI_TYPE_3" mask="0x3F000000" display_name="24-29: mipi_type_3" range="0x00000000 0x0000003F"><detail>High Speed Reception packet Type - descriptor 3</detail></bitfield>
			<bitfield  name="MIPI_ID_3" mask="0xC0000000" display_name="30-31: mipi_id_3" range="0x00000000 0x00000003"><detail>High Speed Reception packet ID - descriptor 3</detail></bitfield></reg>
		<reg  name="SINF_MIPI_DESC2" addr="0x0008309C" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_mipi_desc2" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_INT_SEL_4" mask="0x0007" display_name="0-2: mipi_int_sel_4" range="0x0000 0x0007"><detail>Interrupt line select descriptor 4</detail></bitfield>
			<bitfield  name="MIPI_TO_MEM_4" mask="0x0008" display_name="3: mipi_to_mem_4" range="0x0000 0x0001"><detail>Route to memory select - descriptor 4</detail></bitfield>
			<bitfield  name="MIPI_TO_PIPE_4" mask="0x0010" display_name="4: mipi_to_pipe_4" range="0x0000 0x0001"><detail>Route to IPIPE select - descriptor 4</detail></bitfield>
			<bitfield  name="MIPI_TYPE_4" mask="0x3F00" display_name="8-13: mipi_type_4" range="0x0000 0x003F"><detail>High Speed Reception packet Type - descriptor 4</detail></bitfield>
			<bitfield  name="MIPI_ID_4" mask="0xC000" display_name="14-15: mipi_id_4" range="0x0000 0x0003"><detail>High Speed Reception packet ID - descriptor 4</detail></bitfield>
			<bitfield  name="MIPI_INT_SEL_5" mask="0x00070000" display_name="16-18: mipi_int_sel_5" range="0x00000000 0x00000007"><detail>Interrupt line select descriptor 5</detail></bitfield>
			<bitfield  name="MIPI_TO_MEM_5" mask="0x00080000" display_name="19: mipi_to_mem_5" range="0x00000000 0x00000001"><detail>Route to memory select - descriptor 5</detail></bitfield>
			<bitfield  name="MIPI_TO_PIPE_5" mask="0x00100000" display_name="20: mipi_to_pipe_5" range="0x00000000 0x00000001"><detail>Route to IPIPE select - descriptor 5</detail></bitfield>
			<bitfield  name="MIPI_TYPE_5" mask="0x3F000000" display_name="24-29: mipi_type_5" range="0x00000000 0x0000003F"><detail>High Speed Reception packet Type - descriptor 5</detail></bitfield>
			<bitfield  name="MIPI_ID_5" mask="0xC0000000" display_name="30-31: mipi_id_5" range="0x00000000 0x00000003"><detail>High Speed Reception packet ID - descriptor 5</detail></bitfield></reg>
		<reg  name="SINF_MIPI_DESC3" addr="0x000830A0" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_mipi_desc3" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_INT_SEL_6" mask="0x0007" display_name="0-2: mipi_int_sel_6" range="0x0000 0x0007"><detail>Interrupt line select descriptor 6</detail></bitfield>
			<bitfield  name="MIPI_TO_MEM_6" mask="0x0008" display_name="3: mipi_to_mem_6" range="0x0000 0x0001"><detail>Route to memory select - descriptor 6</detail></bitfield>
			<bitfield  name="MIPI_TO_PIPE_6" mask="0x0010" display_name="4: mipi_to_pipe_6" range="0x0000 0x0001"><detail>Route to IPIPE select - descriptor 6</detail></bitfield>
			<bitfield  name="MIPI_TYPE_6" mask="0x3F00" display_name="8-13: mipi_type_6" range="0x0000 0x003F"><detail>High Speed Reception packet Type - descriptor 6</detail></bitfield>
			<bitfield  name="MIPI_ID_6" mask="0xC000" display_name="14-15: mipi_id_6" range="0x0000 0x0003"><detail>High Speed Reception packet ID - descriptor 6</detail></bitfield>
			<bitfield  name="MIPI_INT_SEL_7" mask="0x00070000" display_name="16-18: mipi_int_sel_7" range="0x00000000 0x00000007"><detail>Interrupt line select descriptor 7</detail></bitfield>
			<bitfield  name="MIPI_TO_MEM_7" mask="0x00080000" display_name="19: mipi_to_mem_7" range="0x00000000 0x00000001"><detail>Route to memory select - descriptor 7</detail></bitfield>
			<bitfield  name="MIPI_TO_PIPE_7" mask="0x00100000" display_name="20: mipi_to_pipe_7" range="0x00000000 0x00000001"><detail>Route to IPIPE select - descriptor 7</detail></bitfield>
			<bitfield  name="MIPI_TYPE_7" mask="0x3F000000" display_name="24-29: mipi_type_7" range="0x00000000 0x0000003F"><detail>High Speed Reception packet Type - descriptor 7</detail></bitfield>
			<bitfield  name="MIPI_ID_7" mask="0xC0000000" display_name="30-31: mipi_id_7" range="0x00000000 0x00000003"><detail>High Speed Reception packet ID - descriptor 7</detail></bitfield></reg>
		<reg  name="SINF_MIPI_M_BASE" addr="0x000830A4" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_mipi_m_base" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_MEM_BASE" mask="0x000FFFFC" display_name="2-19: mipi_mem_base" range="0x00000000 0x0003FFFF"><detail>MIPI memory base address</detail></bitfield></reg>
		<reg  name="SINF_MIPI_M_LEN" addr="0x000830A8" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_mipi_m_len" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_MEM_LENGTH" mask="0x000FFFFC" display_name="2-19: mipi_mem_length" range="0x00000000 0x0003FFFF"><detail>MIPI memory length</detail></bitfield></reg>
		<reg  name="SINF_MIPI_M_RP" addr="0x000830AC" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_mipi_m_rp" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_MEM_RP" mask="0x000FFFFC" display_name="2-19: mipi_mem_rp" range="0x00000000 0x0003FFFF"><detail>MIPI memory read pointer</detail></bitfield></reg>
		<reg  name="SINF_MIPI_M_WP" addr="0x000830B0" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_mipi_m_wp" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_MEM_WP" mask="0x000FFFFC" display_name="2-19: mipi_mem_wp" range="0x00000000 0x0003FFFF"><detail>MIPI memory write pointer</detail></bitfield></reg>
		<reg  name="SINF_MIPI_INTE" addr="0x000830B4" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_mipi_inte" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_INTE_0" mask="0x0001" display_name="0: mipi_inte_0" range="0x0000 0x0001"><detail>MIPI interrupt enable 0</detail></bitfield>
			<bitfield  name="MIPI_INTE_1" mask="0x0002" display_name="1: mipi_inte_1" range="0x0000 0x0001"><detail>MIPI interrupt enable 1</detail></bitfield>
			<bitfield  name="MIPI_INTE_2" mask="0x0004" display_name="2: mipi_inte_2" range="0x0000 0x0001"><detail>MIPI interrupt enable 2</detail></bitfield>
			<bitfield  name="MIPI_INTE_3" mask="0x0008" display_name="3: mipi_inte_3" range="0x0000 0x0001"><detail>MIPI interrupt enable 3</detail></bitfield>
			<bitfield  name="MIPI_INTE_4" mask="0x0100" display_name="8: mipi_inte_4" range="0x0000 0x0001"><detail>MIPI interrupt enable 4</detail></bitfield>
			<bitfield  name="MIPI_INTE_5" mask="0x00010000" display_name="16: mipi_inte_5" range="0x00000000 0x00000001"><detail>MIPI interrupt enable 5</detail></bitfield>
			<bitfield  name="MIPI_INTE_6" mask="0x00020000" display_name="17: mipi_inte_6" range="0x00000000 0x00000001"><detail>MIPI interrupt enable 6</detail></bitfield>
			<bitfield  name="MIPI_INTE_7" mask="0x00040000" display_name="18: mipi_inte_7" range="0x00000000 0x00000001"><detail>MIPI interrupt enable 7</detail></bitfield>
			<bitfield  name="MIPI_INTE_8" mask="0x00080000" display_name="19: mipi_inte_8" range="0x00000000 0x00000001"><detail>MIPI interrupt enable 8</detail></bitfield></reg>
		<reg  name="SINF_MIPI_INTS" addr="0x000830B8" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_mipi_ints" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_INT_0" mask="0x0001" display_name="0: mipi_int_0" range="0x0000 0x0001"><detail>MIPI interrupt status 0</detail></bitfield>
			<bitfield  name="MIPI_INT_1" mask="0x0002" display_name="1: mipi_int_1" range="0x0000 0x0001"><detail>MIPI interrupt status 1</detail></bitfield>
			<bitfield  name="MIPI_INT_2" mask="0x0004" display_name="2: mipi_int_2" range="0x0000 0x0001"><detail>MIPI interrupt status 2</detail></bitfield>
			<bitfield  name="MIPI_INT_3" mask="0x0008" display_name="3: mipi_int_3" range="0x0000 0x0001"><detail>MIPI interrupt status 3</detail></bitfield>
			<bitfield  name="MIPI_INT_4" mask="0x0100" display_name="8: mipi_int_4" range="0x0000 0x0001"><detail>MIPI interrupt status 4</detail></bitfield>
			<bitfield  name="MIPI_INT_5" mask="0x00010000" display_name="16: mipi_int_5" range="0x00000000 0x00000001"><detail>MIPI interrupt status 5</detail></bitfield>
			<bitfield  name="MIPI_INT_6" mask="0x00020000" display_name="17: mipi_int_6" range="0x00000000 0x00000001"><detail>MIPI interrupt status 6</detail></bitfield>
			<bitfield  name="MIPI_INT_7" mask="0x00040000" display_name="18: mipi_int_7" range="0x00000000 0x00000001"><detail>MIPI interrupt status 7</detail></bitfield>
			<bitfield  name="MIPI_INT_8" mask="0x00080000" display_name="19: mipi_int_8" range="0x00000000 0x00000001"><detail>MIPI interrupt status 8</detail></bitfield></reg>
		<reg  name="SINF_MIPI_CLK_INTE" addr="0x000830BC" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_mipi_clk_inte" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_ERROR_INTE_CLK" mask="0x0004" display_name="2: mipi_error_inte_clk" range="0x0000 0x0001"><detail>MIPI clock error interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_ABORT_INTE_CLK" mask="0x0008" display_name="3: mipi_abort_inte_clk" range="0x0000 0x0001"><detail>MIPI clock abort interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_STATE_CHANGE_INTE_CLK" mask="0x0100" display_name="8: mipi_state_change_inte_clk" range="0x0000 0x0001"><detail>MIPI clock state change interrupt enable</detail></bitfield></reg>
		<reg  name="SINF_MIPI_CLK_INTS" addr="0x000830C0" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_mipi_clk_ints" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_ERROR_INT_CLK" mask="0x0004" display_name="2: mipi_error_int_clk" range="0x0000 0x0001"><detail>MIPI clock error interrupt status</detail></bitfield>
			<bitfield  name="MIPI_ABORT_INT_CLK" mask="0x0008" display_name="3: mipi_abort_int_clk" range="0x0000 0x0001"><detail>MIPI clock abort interrupt status</detail></bitfield>
			<bitfield  name="MIPI_STATE_CHANGE_INT_CLK" mask="0x0100" display_name="8: mipi_state_change_int_clk" range="0x0000 0x0001"><detail>MIPI clock state change interrupt status</detail></bitfield></reg>
		<reg  name="SINF_MIPI_L0_INTE" addr="0x000830C4" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_mipi_l0_inte" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_CONTENTION_CD_INTE_0" mask="0x0001" display_name="0: mipi_contention_cd_inte_0" range="0x0000 0x0001"><detail>MIPI lane 0 contention cd interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_CONTENTION_RX_INTE_0" mask="0x0002" display_name="1: mipi_contention_rx_inte_0" range="0x0000 0x0001"><detail>MIPI lane 0 contention rx interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_ERROR_INTE_0" mask="0x0004" display_name="2: mipi_error_inte_0" range="0x0000 0x0001"><detail>MIPI lane 0 error interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_ABORT_INTE_0" mask="0x0008" display_name="3: mipi_abort_inte_0" range="0x0000 0x0001"><detail>MIPI lane 0 abort interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_STATE_CHANGE_INTE_0" mask="0x0100" display_name="8: mipi_state_change_inte_0" range="0x0000 0x0001"><detail>MIPI lane 0 state change interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_MODE_CHANGE_INTE_0" mask="0x0200" display_name="9: mipi_mode_change_inte_0" range="0x0000 0x0001"><detail>MIPI lane 0 mode change interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_TX_END_INTE_0" mask="0x0400" display_name="10: mipi_tx_end_inte_0" range="0x0000 0x0001"><detail>MIPI lane 0 transmit end interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_FIFO_OVF_INTE_0" mask="0x00010000" display_name="16: mipi_fifo_ovf_inte_0" range="0x00000000 0x00000001"><detail>MIPI lane 0 FIFO overflow interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_FIFO_EMPTY_INTE_0" mask="0x00020000" display_name="17: mipi_fifo_empty_inte_0" range="0x00000000 0x00000001"><detail>MIPI lane 0 FIFO empty interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_DATA_READY_INTE_0" mask="0x00040000" display_name="18: mipi_data_ready_inte_0" range="0x00000000 0x00000001"><detail>MIPI lane 0 data ready interrupt enable</detail></bitfield></reg>
		<reg  name="SINF_MIPI_L0_INTS" addr="0x000830C8" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_mipi_l0_ints" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_CONTENTION_CD_INT_0" mask="0x0001" display_name="0: mipi_contention_cd_int_0" range="0x0000 0x0001"><detail>MIPI lane 0 contention cd interrupt status</detail></bitfield>
			<bitfield  name="MIPI_CONTENTION_RX_INT_0" mask="0x0002" display_name="1: mipi_contention_rx_int_0" range="0x0000 0x0001"><detail>MIPI lane 0 contention rx interrupt status</detail></bitfield>
			<bitfield  name="MIPI_ERROR_INT_0" mask="0x0004" display_name="2: mipi_error_int_0" range="0x0000 0x0001"><detail>MIPI lane 0 error interrupt status</detail></bitfield>
			<bitfield  name="MIPI_ABORT_INT_0" mask="0x0008" display_name="3: mipi_abort_int_0" range="0x0000 0x0001"><detail>MIPI lane 0 abort interrupt status</detail></bitfield>
			<bitfield  name="MIPI_STATE_CHANGE_INT_0" mask="0x0100" display_name="8: mipi_state_change_int_0" range="0x0000 0x0001"><detail>MIPI lane 0 state change interrupt status</detail></bitfield>
			<bitfield  name="MIPI_MODE_CHANGE_INT_0" mask="0x0200" display_name="9: mipi_mode_change_int_0" range="0x0000 0x0001"><detail>MIPI lane 0 mode change interrupt status</detail></bitfield>
			<bitfield  name="MIPI_TX_END_INT_0" mask="0x0400" display_name="10: mipi_tx_end_int_0" range="0x0000 0x0001"><detail>MIPI lane 0 transmit end interrupt status</detail></bitfield>
			<bitfield  name="MIPI_FIFO_OVF_INT_0" mask="0x00010000" display_name="16: mipi_fifo_ovf_int_0" range="0x00000000 0x00000001"><detail>MIPI lane 0 FIFO overflow interrupt status</detail></bitfield>
			<bitfield  name="MIPI_FIFO_EMPTY_INT_0" mask="0x00020000" display_name="17: mipi_fifo_empty_int_0" range="0x00000000 0x00000001"><detail>MIPI lane 0 FIFO empty interrupt status</detail></bitfield>
			<bitfield  name="MIPI_DATA_READY_INT_0" mask="0x00040000" display_name="18: mipi_data_ready_int_0" range="0x00000000 0x00000001"><detail>MIPI lane 0 data ready interrupt status</detail></bitfield></reg>
		<reg  name="SINF_MIPI_L1_INTE" addr="0x000830CC" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_mipi_l1_inte" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_CONTENTION_CD_INTE_1" mask="0x0001" display_name="0: mipi_contention_cd_inte_1" range="0x0000 0x0001"><detail>MIPI lane 1 contention cd interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_CONTENTION_RX_INTE_1" mask="0x0002" display_name="1: mipi_contention_rx_inte_1" range="0x0000 0x0001"><detail>MIPI lane 1 contention rx interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_ERROR_INTE_1" mask="0x0004" display_name="2: mipi_error_inte_1" range="0x0000 0x0001"><detail>MIPI lane 1 error interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_ABORT_INTE_1" mask="0x0008" display_name="3: mipi_abort_inte_1" range="0x0000 0x0001"><detail>MIPI lane 1 abort interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_STATE_CHANGE_INTE_1" mask="0x0100" display_name="8: mipi_state_change_inte_1" range="0x0000 0x0001"><detail>MIPI lane 1 state change interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_MODE_CHANGE_INTE_1" mask="0x0200" display_name="9: mipi_mode_change_inte_1" range="0x0000 0x0001"><detail>MIPI lane 1 mode change interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_TX_END_INTE_1" mask="0x0400" display_name="10: mipi_tx_end_inte_1" range="0x0000 0x0001"><detail>MIPI lane 1 transmit end interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_FIFO_OVF_INTE_1" mask="0x00010000" display_name="16: mipi_fifo_ovf_inte_1" range="0x00000000 0x00000001"><detail>MIPI lane 1 FIFO overflow interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_FIFO_EMPTY_INTE_1" mask="0x00020000" display_name="17: mipi_fifo_empty_inte_1" range="0x00000000 0x00000001"><detail>MIPI lane 1 FIFO empty interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_DATA_READY_INTE_1" mask="0x00040000" display_name="18: mipi_data_ready_inte_1" range="0x00000000 0x00000001"><detail>MIPI lane 1 data ready interrupt enable</detail></bitfield></reg>
		<reg  name="SINF_MIPI_L1_INTS" addr="0x000830D0" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_mipi_l1_ints" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_CONTENTION_CD_INT_1" mask="0x0001" display_name="0: mipi_contention_cd_int_1" range="0x0000 0x0001"><detail>MIPI lane 1 contention cd interrupt status</detail></bitfield>
			<bitfield  name="MIPI_CONTENTION_RX_INT_1" mask="0x0002" display_name="1: mipi_contention_rx_int_1" range="0x0000 0x0001"><detail>MIPI lane 1 contention rx interrupt status</detail></bitfield>
			<bitfield  name="MIPI_ERROR_INT_1" mask="0x0004" display_name="2: mipi_error_int_1" range="0x0000 0x0001"><detail>MIPI lane 1 error interrupt status</detail></bitfield>
			<bitfield  name="MIPI_ABORT_INT_1" mask="0x0008" display_name="3: mipi_abort_int_1" range="0x0000 0x0001"><detail>MIPI lane 1 abort interrupt status</detail></bitfield>
			<bitfield  name="MIPI_STATE_CHANGE_INT_1" mask="0x0100" display_name="8: mipi_state_change_int_1" range="0x0000 0x0001"><detail>MIPI lane 1 state change interrupt status</detail></bitfield>
			<bitfield  name="MIPI_MODE_CHANGE_INT_1" mask="0x0200" display_name="9: mipi_mode_change_int_1" range="0x0000 0x0001"><detail>MIPI lane 1 mode change interrupt status</detail></bitfield>
			<bitfield  name="MIPI_TX_END_INT_1" mask="0x0400" display_name="10: mipi_tx_end_int_1" range="0x0000 0x0001"><detail>MIPI lane 1 transmit end interrupt status</detail></bitfield>
			<bitfield  name="MIPI_FIFO_OVF_INT_1" mask="0x00010000" display_name="16: mipi_fifo_ovf_int_1" range="0x00000000 0x00000001"><detail>MIPI lane 1 FIFO overflow interrupt status</detail></bitfield>
			<bitfield  name="MIPI_FIFO_EMPTY_INT_1" mask="0x00020000" display_name="17: mipi_fifo_empty_int_1" range="0x00000000 0x00000001"><detail>MIPI lane 1 FIFO empty interrupt status</detail></bitfield>
			<bitfield  name="MIPI_DATA_READY_INT_1" mask="0x00040000" display_name="18: mipi_data_ready_int_1" range="0x00000000 0x00000001"><detail>MIPI lane 1 data ready interrupt status</detail></bitfield></reg>
		<reg  name="SINF_MIPI_L2_INTE" addr="0x000830D4" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_mipi_l2_inte" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_CONTENTION_CD_INTE_2" mask="0x0001" display_name="0: mipi_contention_cd_inte_2" range="0x0000 0x0001"><detail>MIPI lane 2 contention cd interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_CONTENTION_RX_INTE_2" mask="0x0002" display_name="1: mipi_contention_rx_inte_2" range="0x0000 0x0001"><detail>MIPI lane 2 contention rx interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_ERROR_INTE_2" mask="0x0004" display_name="2: mipi_error_inte_2" range="0x0000 0x0001"><detail>MIPI lane 2 error interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_ABORT_INTE_2" mask="0x0008" display_name="3: mipi_abort_inte_2" range="0x0000 0x0001"><detail>MIPI lane 2 abort interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_STATE_CHANGE_INTE_2" mask="0x0100" display_name="8: mipi_state_change_inte_2" range="0x0000 0x0001"><detail>MIPI lane 2 state change interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_MODE_CHANGE_INTE_2" mask="0x0200" display_name="9: mipi_mode_change_inte_2" range="0x0000 0x0001"><detail>MIPI lane 2 mode change interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_TX_END_INTE_2" mask="0x0400" display_name="10: mipi_tx_end_inte_2" range="0x0000 0x0001"><detail>MIPI lane 2 transmit end interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_FIFO_OVF_INTE_2" mask="0x00010000" display_name="16: mipi_fifo_ovf_inte_2" range="0x00000000 0x00000001"><detail>MIPI lane 2 FIFO overflow interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_FIFO_EMPTY_INTE_2" mask="0x00020000" display_name="17: mipi_fifo_empty_inte_2" range="0x00000000 0x00000001"><detail>MIPI lane 2 FIFO empty interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_DATA_READY_INTE_2" mask="0x00040000" display_name="18: mipi_data_ready_inte_2" range="0x00000000 0x00000001"><detail>MIPI lane 2 data ready interrupt enable</detail></bitfield></reg>
		<reg  name="SINF_MIPI_L2_INTS" addr="0x000830D8" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_mipi_l2_ints" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_CONTENTION_CD_INT_2" mask="0x0001" display_name="0: mipi_contention_cd_int_2" range="0x0000 0x0001"><detail>MIPI lane 2 contention cd interrupt status</detail></bitfield>
			<bitfield  name="MIPI_CONTENTION_RX_INT_2" mask="0x0002" display_name="1: mipi_contention_rx_int_2" range="0x0000 0x0001"><detail>MIPI lane 2 contention rx interrupt status</detail></bitfield>
			<bitfield  name="MIPI_ERROR_INT_2" mask="0x0004" display_name="2: mipi_error_int_2" range="0x0000 0x0001"><detail>MIPI lane 2 error interrupt status</detail></bitfield>
			<bitfield  name="MIPI_ABORT_INT_2" mask="0x0008" display_name="3: mipi_abort_int_2" range="0x0000 0x0001"><detail>MIPI lane 2 abort interrupt status</detail></bitfield>
			<bitfield  name="MIPI_STATE_CHANGE_INT_2" mask="0x0100" display_name="8: mipi_state_change_int_2" range="0x0000 0x0001"><detail>MIPI lane 2 state change interrupt status</detail></bitfield>
			<bitfield  name="MIPI_MODE_CHANGE_INT_2" mask="0x0200" display_name="9: mipi_mode_change_int_2" range="0x0000 0x0001"><detail>MIPI lane 2 mode change interrupt status</detail></bitfield>
			<bitfield  name="MIPI_TX_END_INT_2" mask="0x0400" display_name="10: mipi_tx_end_int_2" range="0x0000 0x0001"><detail>MIPI lane 2 transmit end interrupt status</detail></bitfield>
			<bitfield  name="MIPI_FIFO_OVF_INT_2" mask="0x00010000" display_name="16: mipi_fifo_ovf_int_2" range="0x00000000 0x00000001"><detail>MIPI lane 2 FIFO overflow interrupt status</detail></bitfield>
			<bitfield  name="MIPI_FIFO_EMPTY_INT_2" mask="0x00020000" display_name="17: mipi_fifo_empty_int_2" range="0x00000000 0x00000001"><detail>MIPI lane 2 FIFO empty interrupt status</detail></bitfield>
			<bitfield  name="MIPI_DATA_READY_INT_2" mask="0x00040000" display_name="18: mipi_data_ready_int_2" range="0x00000000 0x00000001"><detail>MIPI lane 2 data ready interrupt status</detail></bitfield></reg>
		<reg  name="SINF_MIPI_L3_INTE" addr="0x000830DC" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_mipi_l3_inte" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_CONTENTION_CD_INTE_3" mask="0x0001" display_name="0: mipi_contention_cd_inte_3" range="0x0000 0x0001"><detail>MIPI lane 3 contention cd interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_CONTENTION_RX_INTE_3" mask="0x0002" display_name="1: mipi_contention_rx_inte_3" range="0x0000 0x0001"><detail>MIPI lane 3 contention rx interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_ERROR_INTE_3" mask="0x0004" display_name="2: mipi_error_inte_3" range="0x0000 0x0001"><detail>MIPI lane 3 error interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_ABORT_INTE_3" mask="0x0008" display_name="3: mipi_abort_inte_3" range="0x0000 0x0001"><detail>MIPI lane 3 abort interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_STATE_CHANGE_INTE_3" mask="0x0100" display_name="8: mipi_state_change_inte_3" range="0x0000 0x0001"><detail>MIPI lane 3 state change interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_MODE_CHANGE_INTE_3" mask="0x0200" display_name="9: mipi_mode_change_inte_3" range="0x0000 0x0001"><detail>MIPI lane 3 mode change interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_TX_END_INTE_3" mask="0x0400" display_name="10: mipi_tx_end_inte_3" range="0x0000 0x0001"><detail>MIPI lane 3 transmit end interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_FIFO_OVF_INTE_3" mask="0x00010000" display_name="16: mipi_fifo_ovf_inte_3" range="0x00000000 0x00000001"><detail>MIPI lane 3 FIFO overflow interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_FIFO_EMPTY_INTE_3" mask="0x00020000" display_name="17: mipi_fifo_empty_inte_3" range="0x00000000 0x00000001"><detail>MIPI lane 3 FIFO empty interrupt enable</detail></bitfield>
			<bitfield  name="MIPI_DATA_READY_INTE_3" mask="0x00040000" display_name="18: mipi_data_ready_inte_3" range="0x00000000 0x00000001"><detail>MIPI lane 3 data ready interrupt enable</detail></bitfield></reg>
		<reg  name="SINF_MIPI_L3_INTS" addr="0x000830E0" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_mipi_l3_ints" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_CONTENTION_CD_INT_3" mask="0x0001" display_name="0: mipi_contention_cd_int_3" range="0x0000 0x0001"><detail>MIPI lane 3 contention cd interrupt status</detail></bitfield>
			<bitfield  name="MIPI_CONTENTION_RX_INT_3" mask="0x0002" display_name="1: mipi_contention_rx_int_3" range="0x0000 0x0001"><detail>MIPI lane 3 contention rx interrupt status</detail></bitfield>
			<bitfield  name="MIPI_ERROR_INT_3" mask="0x0004" display_name="2: mipi_error_int_3" range="0x0000 0x0001"><detail>MIPI lane 3 error interrupt status</detail></bitfield>
			<bitfield  name="MIPI_ABORT_INT_3" mask="0x0008" display_name="3: mipi_abort_int_3" range="0x0000 0x0001"><detail>MIPI lane 3 abort interrupt status</detail></bitfield>
			<bitfield  name="MIPI_STATE_CHANGE_INT_3" mask="0x0100" display_name="8: mipi_state_change_int_3" range="0x0000 0x0001"><detail>MIPI lane 3 state change interrupt status</detail></bitfield>
			<bitfield  name="MIPI_MODE_CHANGE_INT_3" mask="0x0200" display_name="9: mipi_mode_change_int_3" range="0x0000 0x0001"><detail>MIPI lane 3 mode change interrupt status</detail></bitfield>
			<bitfield  name="MIPI_TX_END_INT_3" mask="0x0400" display_name="10: mipi_tx_end_int_3" range="0x0000 0x0001"><detail>MIPI lane 3 transmit end interrupt status</detail></bitfield>
			<bitfield  name="MIPI_FIFO_OVF_INT_3" mask="0x00010000" display_name="16: mipi_fifo_ovf_int_3" range="0x00000000 0x00000001"><detail>MIPI lane 3 FIFO overflow interrupt status</detail></bitfield>
			<bitfield  name="MIPI_FIFO_EMPTY_INT_3" mask="0x00020000" display_name="17: mipi_fifo_empty_int_3" range="0x00000000 0x00000001"><detail>MIPI lane 3 FIFO empty interrupt status</detail></bitfield>
			<bitfield  name="MIPI_DATA_READY_INT_3" mask="0x00040000" display_name="18: mipi_data_ready_int_3" range="0x00000000 0x00000001"><detail>MIPI lane 3 data ready interrupt status</detail></bitfield></reg>
		<reg  name="SINF_DUMMY" addr="0x000830E4" space="SINF" span="2" mask="0xFFFFFFFF" display_name="sinf_dummy" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="DUMMY" mask="0x00FF" display_name="0-7: dummy" range="0x0000 0x00FF"><detail>Dummy 8-bit register</detail></bitfield></reg>
		<reg  name="HINF_MIPI_L1_FIFO" addr="0x00083820" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_l1_fifo" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="FIFO" mask="0x00FF" display_name="0-7: fifo" range="0x0000 0x00FF"><detail>Low power transmit/receive FIFO</detail></bitfield></reg>
		<reg  name="HINF_MIPI_L1_FIFO_STAT" addr="0x00083824" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_l1_fifo_stat" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="EMPTY" mask="0x0001" display_name="0: empty" range="0x0000 0x0001"><detail>Low Power Transmit/Receive FIFO empty</detail></bitfield>
			<bitfield  name="FULL" mask="0x0002" display_name="1: full" range="0x0000 0x0001"><detail>Low Power Transmit/Receive FIFO full</detail></bitfield>
			<bitfield  name="OVF" mask="0x0004" display_name="2: ovf" range="0x0000 0x0001"><detail>Low Power Transmit/Receive FIFO overflow</detail></bitfield>
			<bitfield  name="TX_END" mask="0x0008" display_name="3: tx_end" range="0x0000 0x0001"><detail>Transmit end</detail></bitfield>
			<bitfield  name="CLR" mask="0x00010000" display_name="16: clr" range="0x00000000 0x00000001"><detail>Low Power Transmit/Receive FIFO clear</detail></bitfield></reg>
		<reg  name="HINF_MIPI_L1_STAT" addr="0x00083828" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_l1_stat" range="0x00000000 0xFFFFFFFF" default="0x0000000C">
			<bitfield  name="STATE" mask="0x000F" display_name="0-3: state" range="0x0000 0x000F"><detail>Lane 1 state</detail></bitfield>
			<bitfield  name="LP_VAL" mask="0x00C0" display_name="6-7: lp_val" range="0x0000 0x0003"><detail>Low Power line value</detail></bitfield>
			<bitfield  name="MATCH" mask="0x0F00" display_name="8-11: match" range="0x0000 0x000F"><detail>Lane Match</detail></bitfield>
			<bitfield  name="MATCH_EN" mask="0x8000" display_name="15: match_en" range="0x0000 0x0001"><detail>Lane Match Enable</detail></bitfield>
			<bitfield  name="STATE_CH" mask="0x00010000" display_name="16: state_ch" range="0x00000000 0x00000001"><detail>Lane Control State Change</detail></bitfield>
			<bitfield  name="ABORT" mask="0x00020000" display_name="17: abort" range="0x00000000 0x00000001"><detail>Abort</detail></bitfield>
			<bitfield  name="ERR" mask="0x00040000" display_name="18: err" range="0x00000000 0x00000001"><detail>Error</detail></bitfield>
			<bitfield  name="ERR_STATE" mask="0x0F000000" display_name="24-27: err_state" range="0x00000000 0x0000000F"><detail>Error state</detail></bitfield>
			<bitfield  name="ERR_LP_VAL" mask="0xC0000000" display_name="30-31: err_lp_val" range="0x00000000 0x00000003"><detail>Error Low Power Line Value</detail></bitfield></reg>
		<reg  name="HINF_MIPI_L1_MODE" addr="0x0008382C" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_l1_mode" range="0x00000000 0xFFFFFFFF" default="0x00000101">
			<bitfield  name="MODE" mask="0x0003" display_name="0-1: mode" range="0x0000 0x0003"><detail>Lane 1 Mode</detail></bitfield>
			<bitfield  name="MODE_RQ" mask="0x0300" display_name="8-9: mode_rq" range="0x0000 0x0003"><detail>Lane 1 Mode Request</detail></bitfield>
			<bitfield  name="MODE_CH" mask="0x00010000" display_name="16: mode_ch" range="0x00000000 0x00000001"><detail>Lane 1 Mode Change</detail></bitfield>
			<bitfield  name="CONT" mask="0x00020000" display_name="17: cont" range="0x00000000 0x00000001"><detail>Lane 1 Contention</detail></bitfield></reg>
		<reg  name="HINF_MIPI_L2_FIFO" addr="0x00083840" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_l2_fifo" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="FIFO" mask="0x00FF" display_name="0-7: fifo" range="0x0000 0x00FF"><detail>Low power transmit/receive FIFO</detail></bitfield></reg>
		<reg  name="HINF_MIPI_L2_FIFO_STAT" addr="0x00083844" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_l2_fifo_stat" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="EMPTY" mask="0x0001" display_name="0: empty" range="0x0000 0x0001"><detail>Low Power Transmit/Receive FIFO empty</detail></bitfield>
			<bitfield  name="FULL" mask="0x0002" display_name="1: full" range="0x0000 0x0001"><detail>Low Power Transmit/Receive FIFO full</detail></bitfield>
			<bitfield  name="OVF" mask="0x0004" display_name="2: ovf" range="0x0000 0x0001"><detail>Low Power Transmit/Receive FIFO overflow</detail></bitfield>
			<bitfield  name="TX_END" mask="0x0008" display_name="3: tx_end" range="0x0000 0x0001"><detail>Transmit end</detail></bitfield>
			<bitfield  name="CLR" mask="0x00010000" display_name="16: clr" range="0x00000000 0x00000001"><detail>Low Power Transmit/Receive FIFO clear</detail></bitfield></reg>
		<reg  name="HINF_MIPI_L2_STAT" addr="0x00083848" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_l2_stat" range="0x00000000 0xFFFFFFFF" default="0x0000000C">
			<bitfield  name="STATE" mask="0x000F" display_name="0-3: state" range="0x0000 0x000F"><detail>Lane 2 state</detail></bitfield>
			<bitfield  name="LP_VAL" mask="0x00C0" display_name="6-7: lp_val" range="0x0000 0x0003"><detail>Low Power line value</detail></bitfield>
			<bitfield  name="MATCH" mask="0x0F00" display_name="8-11: match" range="0x0000 0x000F"><detail>Lane Match</detail></bitfield>
			<bitfield  name="MATCH_EN" mask="0x8000" display_name="15: match_en" range="0x0000 0x0001"><detail>Lane Match Enable</detail></bitfield>
			<bitfield  name="STATE_CH" mask="0x00010000" display_name="16: state_ch" range="0x00000000 0x00000001"><detail>Lane Control State Change</detail></bitfield>
			<bitfield  name="ABORT" mask="0x00020000" display_name="17: abort" range="0x00000000 0x00000001"><detail>Abort</detail></bitfield>
			<bitfield  name="ERR" mask="0x00040000" display_name="18: err" range="0x00000000 0x00000001"><detail>Error</detail></bitfield>
			<bitfield  name="ERR_STATE" mask="0x0F000000" display_name="24-27: err_state" range="0x00000000 0x0000000F"><detail>Error state</detail></bitfield>
			<bitfield  name="ERR_LP_VAL" mask="0xC0000000" display_name="30-31: err_lp_val" range="0x00000000 0x00000003"><detail>Error Low Power Line Value</detail></bitfield></reg>
		<reg  name="HINF_MIPI_L2_MODE" addr="0x0008384C" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_l2_mode" range="0x00000000 0xFFFFFFFF" default="0x00000101">
			<bitfield  name="MODE" mask="0x0003" display_name="0-1: mode" range="0x0000 0x0003"><detail>Lane 2 Mode</detail></bitfield>
			<bitfield  name="MODE_RQ" mask="0x0300" display_name="8-9: mode_rq" range="0x0000 0x0003"><detail>Lane 2 Mode Request</detail></bitfield>
			<bitfield  name="MODE_CH" mask="0x00010000" display_name="16: mode_ch" range="0x00000000 0x00000001"><detail>Lane 2 Mode Change</detail></bitfield>
			<bitfield  name="CONT" mask="0x00020000" display_name="17: cont" range="0x00000000 0x00000001"><detail>Lane 2 Contention</detail></bitfield></reg>
		<reg  name="HINF_MIPI_L3_FIFO" addr="0x00083860" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_l3_fifo" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="FIFO" mask="0x00FF" display_name="0-7: fifo" range="0x0000 0x00FF"><detail>Low power transmit/receive FIFO</detail></bitfield></reg>
		<reg  name="HINF_MIPI_L3_FIFO_STAT" addr="0x00083864" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_l3_fifo_stat" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="EMPTY" mask="0x0001" display_name="0: empty" range="0x0000 0x0001"><detail>Low Power Transmit/Receive FIFO empty</detail></bitfield>
			<bitfield  name="FULL" mask="0x0002" display_name="1: full" range="0x0000 0x0001"><detail>Low Power Transmit/Receive FIFO full</detail></bitfield>
			<bitfield  name="OVF" mask="0x0004" display_name="2: ovf" range="0x0000 0x0001"><detail>Low Power Transmit/Recive FIFO overflow</detail></bitfield>
			<bitfield  name="TX_END" mask="0x0008" display_name="3: tx_end" range="0x0000 0x0001"><detail>Transmit end</detail></bitfield>
			<bitfield  name="CLR" mask="0x00010000" display_name="16: clr" range="0x00000000 0x00000001"><detail>Low Power Transmit/Receive FIFO clear</detail></bitfield></reg>
		<reg  name="HINF_MIPI_L3_STAT" addr="0x00083868" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_l3_stat" range="0x00000000 0xFFFFFFFF" default="0x0000000C">
			<bitfield  name="STATE" mask="0x000F" display_name="0-3: state" range="0x0000 0x000F"><detail>Lane 3 state</detail></bitfield>
			<bitfield  name="LP_VAL" mask="0x00C0" display_name="6-7: lp_val" range="0x0000 0x0003"><detail>Low Power line value</detail></bitfield>
			<bitfield  name="MATCH" mask="0x0F00" display_name="8-11: match" range="0x0000 0x000F"><detail>Lane Match</detail></bitfield>
			<bitfield  name="MATCH_EN" mask="0x8000" display_name="15: match_en" range="0x0000 0x0001"><detail>Lane Match Enable</detail></bitfield>
			<bitfield  name="STATE_CH" mask="0x00010000" display_name="16: state_ch" range="0x00000000 0x00000001"><detail>Lane Control State Change</detail></bitfield>
			<bitfield  name="ABORT" mask="0x00020000" display_name="17: abort" range="0x00000000 0x00000001"><detail>Abort</detail></bitfield>
			<bitfield  name="ERR" mask="0x00040000" display_name="18: err" range="0x00000000 0x00000001"><detail>Error</detail></bitfield>
			<bitfield  name="ERR_STATE" mask="0x0F000000" display_name="24-27: err_state" range="0x00000000 0x0000000F"><detail>Error state</detail></bitfield>
			<bitfield  name="ERR_LP_VAL" mask="0xC0000000" display_name="30-31: err_lp_val" range="0x00000000 0x00000003"><detail>Error Low Power Line Value</detail></bitfield></reg>
		<reg  name="HINF_MIPI_L3_MODE" addr="0x0008386C" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_l3_mode" range="0x00000000 0xFFFFFFFF" default="0x00000101">
			<bitfield  name="MODE" mask="0x0003" display_name="0-1: mode" range="0x0000 0x0003"><detail>Lane 3 Mode</detail></bitfield>
			<bitfield  name="MODE_RQ" mask="0x0300" display_name="8-9: mode_rq" range="0x0000 0x0003"><detail>Lane 3 Mode Request</detail></bitfield>
			<bitfield  name="MODE_CH" mask="0x00010000" display_name="16: mode_ch" range="0x00000000 0x00000001"><detail>Lane 3 Mode Change</detail></bitfield>
			<bitfield  name="CONT" mask="0x00020000" display_name="17: cont" range="0x00000000 0x00000001"><detail>Lane 3 Contention</detail></bitfield></reg>
		<reg  name="GPIO_DO" addr="0x00095000" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_do" range="0x00000000 0xFFFFFFFF" default="0x000080F0">
			<bitfield  name="OUT_DAT" mask="0x000FFFFF" display_name="0-19: out_dat" range="0x00000000 0x0000FFFF"><detail>GPIO output data</detail></bitfield></reg>
		<reg  name="GPIO_DOE" addr="0x00095004" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_doe" range="0x00000000 0xFFFFFFFF" default="0x00008FF0">
			<bitfield  name="OUT_DAT_EN" mask="0x000FFFFF" display_name="0-19: out_dat_en" range="0x00000000 0x000FFFFF"><detail>output data enable</detail></bitfield></reg>
		<reg  name="GPIO_DI" addr="0x00095008" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_di" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="IN_DAT" mask="0x000FFFFF" display_name="0-19: in_dat" range="0x00000000 0x0000FFFF"><detail>GPIO input data</detail></bitfield></reg>
		<reg  name="GPIO_MODE" addr="0x0009500C" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_mode" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MODE" mask="0x0FFF" display_name="0-11: mode" range="0x0000 0x0FFF"><detail>GPIO function mode</detail></bitfield></reg>
		<reg  name="GPIO_CNT_CTL" addr="0x00095010" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cnt_ctl" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="CNT_0_EN" mask="0x0001" display_name="0: cnt_0_en" range="0x0000 0x0001"><detail>Counter 0 enable</detail></bitfield>
			<bitfield  name="CNT_1_EN" mask="0x0002" display_name="1: cnt_1_en" range="0x0000 0x0001"><detail>Counter 1 enable</detail></bitfield>
			<bitfield  name="CNT_2_EN" mask="0x0004" display_name="2: cnt_2_en" range="0x0000 0x0001"><detail>Counter 2 enable</detail></bitfield></reg>
		<reg  name="GPIO_CNT0" addr="0x00095020" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cnt0" range="0x00000000 0xFFFFFFFF"><detail>Counter 0</detail></reg>
		<reg  name="GPIO_CNT1" addr="0x00095024" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cnt1" range="0x00000000 0xFFFFFFFF"><detail>Counter 1</detail></reg>
		<reg  name="GPIO_CNT2" addr="0x00095028" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cnt2" range="0x00000000 0xFFFFFFFF"><detail>Counter 2</detail></reg>
		<reg  name="GPIO_DAT0" addr="0x00095030" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_dat0" range="0x00000000 0xFFFFFFFF"></reg>
		<reg  name="GPIO_DAT1" addr="0x00095034" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_dat1" range="0x00000000 0xFFFFFFFF"></reg>
		<reg  name="GPIO_DAT2" addr="0x00095038" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_dat2" range="0x00000000 0xFFFFFFFF"></reg>
		<reg  name="GPIO_CMP0_0" addr="0x00095080" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cmp0_0" range="0x00000000 0xFFFFFFFF"><detail>Comparator 0_0</detail></reg>
		<reg  name="GPIO_CMP0_1" addr="0x00095084" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cmp0_1" range="0x00000000 0xFFFFFFFF"><detail>Comparator 0_1</detail></reg>
		<reg  name="GPIO_CMP0_2" addr="0x00095088" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cmp0_2" range="0x00000000 0xFFFFFFFF"><detail>Comparator 0_2</detail></reg>
		<reg  name="GPIO_CMP0_3" addr="0x0009508C" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cmp0_3" range="0x00000000 0xFFFFFFFF"><detail>Comparator 0_3</detail></reg>
		<reg  name="GPIO_CMP0_4" addr="0x00095090" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cmp0_4" range="0x00000000 0xFFFFFFFF"><detail>Comparator 0_4</detail></reg>
		<reg  name="GPIO_CMP0_5" addr="0x00095094" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cmp0_5" range="0x00000000 0xFFFFFFFF"><detail>Comparator 0_5</detail></reg>
		<reg  name="GPIO_CMP0_6" addr="0x00095098" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cmp0_6" range="0x00000000 0xFFFFFFFF"><detail>Comparator 0_6</detail></reg>
		<reg  name="GPIO_CMP0_7" addr="0x0009509C" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cmp0_7" range="0x00000000 0xFFFFFFFF"><detail>Comparator 0_7</detail></reg>
		<reg  name="GPIO_CMP1_0" addr="0x000950A0" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cmp1_0" range="0x00000000 0xFFFFFFFF"><detail>Comparator 1_0</detail></reg>
		<reg  name="GPIO_CMP1_1" addr="0x000950A4" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cmp1_1" range="0x00000000 0xFFFFFFFF"><detail>Comparator 1_1</detail></reg>
		<reg  name="GPIO_CMP1_2" addr="0x000950A8" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cmp1_2" range="0x00000000 0xFFFFFFFF"><detail>Comparator 1_2</detail></reg>
		<reg  name="GPIO_CMP1_3" addr="0x000950AC" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cmp1_3" range="0x00000000 0xFFFFFFFF"><detail>Comparator 1_3</detail></reg>
		<reg  name="GPIO_CMP1_4" addr="0x000950B0" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cmp1_4" range="0x00000000 0xFFFFFFFF"><detail>Comparator 1_4</detail></reg>
		<reg  name="GPIO_CMP1_5" addr="0x000950B4" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cmp1_5" range="0x00000000 0xFFFFFFFF"><detail>Comparator 1_5</detail></reg>
		<reg  name="GPIO_CMP1_6" addr="0x000950B8" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cmp1_6" range="0x00000000 0xFFFFFFFF"><detail>Comparator 1_6</detail></reg>
		<reg  name="GPIO_CMP1_7" addr="0x000950BC" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cmp1_7" range="0x00000000 0xFFFFFFFF"><detail>Comparator 1_7</detail></reg>
		<reg  name="GPIO_CMP2_0" addr="0x000950C0" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cmp2_0" range="0x00000000 0xFFFFFFFF"><detail>Comparator 2_0</detail></reg>
		<reg  name="GPIO_CMP2_1" addr="0x000950C4" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cmp2_1" range="0x00000000 0xFFFFFFFF"><detail>Comparator 2_1</detail></reg>
		<reg  name="GPIO_CMP2_2" addr="0x000950C8" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cmp2_2" range="0x00000000 0xFFFFFFFF"><detail>Comparator 2_2</detail></reg>
		<reg  name="GPIO_CMP2_3" addr="0x000950CC" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cmp2_3" range="0x00000000 0xFFFFFFFF"><detail>Comparator 2_3</detail></reg>
		<reg  name="GPIO_CMP2_4" addr="0x000950D0" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cmp2_4" range="0x00000000 0xFFFFFFFF"><detail>Comparator 2_4</detail></reg>
		<reg  name="GPIO_CMP2_5" addr="0x000950D4" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cmp2_5" range="0x00000000 0xFFFFFFFF"><detail>Comparator 2_5</detail></reg>
		<reg  name="GPIO_CMP2_6" addr="0x000950D8" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cmp2_6" range="0x00000000 0xFFFFFFFF"><detail>Comparator 2_6</detail></reg>
		<reg  name="GPIO_CMP2_7" addr="0x000950DC" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_cmp2_7" range="0x00000000 0xFFFFFFFF"><detail>Comparator 2_7</detail></reg>
		<reg  name="GPIO_INTE0" addr="0x00095100" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_inte0" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="PIN_INTE" mask="0x000FFFFF" display_name="0-19: pin_inte" range="0x00000000 0x0000FFFF"><detail>Pin interrupt enable</detail></bitfield></reg>
		<reg  name="GPIO_INTS0" addr="0x00095104" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_ints0" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="PIN_INTS" mask="0x000FFFFF" display_name="0-19: pin_ints" range="0x00000000 0x0000FFFF"><detail>Pin interrupt status</detail></bitfield></reg>
		<reg  name="GPIO_INTE1" addr="0x00095108" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_inte1" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="CNT_INTE" mask="0x00FFFFFF" display_name="0-23: cnt_inte" range="0x00000000 0x00FFFFFF"><detail>Counter interrupt enable</detail></bitfield></reg>
		<reg  name="GPIO_INTS1" addr="0x0009510C" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_ints1" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="CNT_INTS" mask="0x00FFFFFF" display_name="0-23: cnt_ints" range="0x00000000 0x00FFFFFF"><detail>Counter interrupt status</detail></bitfield></reg>
		<reg  name="GPIO_S_DO" addr="0x00095110" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_s_do" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="OUT_DAT" mask="0x07FFFFFF" display_name="0-26: out_dat" range="0x00000000 0x07FFFFFF"><detail>Secondary GPIO output data</detail></bitfield></reg>
		<reg  name="GPIO_S_DIR" addr="0x00095114" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_s_dir" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="OUT_DAT_EN" mask="0x07FFFFFF" display_name="0-26: out_dat_en" range="0x00000000 0x07FFFFFF"><detail>Secondary GPIO output data enable</detail></bitfield></reg>
		<reg  name="GPIO_S_DI" addr="0x00095118" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_s_di" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="IN_DAT" mask="0x07FFFFFF" display_name="0-26: in_dat" range="0x00000000 0x07FFFFFF"><detail>Secondary GPIO input data</detail></bitfield></reg>
		<reg  name="GPIO_S_MODE" addr="0x0009511C" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_s_mode" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MODE" mask="0x07FFFFFF" display_name="0-26: mode" range="0x00000000 0x07FFFFFF"><detail>Secondary GPIO function mode</detail></bitfield></reg>
		<reg  name="GPIO_S_EN" addr="0x00095120" space="GPIO" span="2" mask="0xFFFFFFFF" display_name="gpio_s_en" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="EN" mask="0x07FFFFFF" display_name="0-26: en" range="0x00000000 0x07FFFFFF"><detail>Secondary GPIO enable</detail></bitfield></reg>
		<reg  name="HINF_MIPI_L0_FIFO" addr="0x00098000" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_l0_fifo" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="FIFO" mask="0x00FF" display_name="0-7: fifo" range="0x0000 0x00FF"><detail>Low power transmit/receive FIFO</detail></bitfield></reg>
		<reg  name="HINF_MIPI_L0_FIFO_STAT" addr="0x00098004" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_l0_fifo_stat" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="EMPTY" mask="0x0001" display_name="0: empty" range="0x0000 0x0001"><detail>Low Power Transmit/Receive FIFO empty</detail></bitfield>
			<bitfield  name="FULL" mask="0x0002" display_name="1: full" range="0x0000 0x0001"><detail>Low Power Transmit/Receive FIFO full</detail></bitfield>
			<bitfield  name="OVF" mask="0x0004" display_name="2: ovf" range="0x0000 0x0001"><detail>Low Power Transmit/Receive FIFO overflow</detail></bitfield>
			<bitfield  name="TX_END" mask="0x0008" display_name="3: tx_end" range="0x0000 0x0001"><detail>Transmit end</detail></bitfield>
			<bitfield  name="CLR" mask="0x00010000" display_name="16: clr" range="0x00000000 0x00000001"><detail>Low Power Transmit/Receive FIFO clear</detail></bitfield></reg>
		<reg  name="HINF_MIPI_L0_STAT" addr="0x00098008" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_l0_stat" range="0x00000000 0xFFFFFFFF" default="0x0000000C">
			<bitfield  name="STATE" mask="0x000F" display_name="0-3: state" range="0x0000 0x000F"><detail>Lane 0 state</detail></bitfield>
			<bitfield  name="LP_VAL" mask="0x00C0" display_name="6-7: lp_val" range="0x0000 0x0003"><detail>Low Power line value</detail></bitfield>
			<bitfield  name="MATCH" mask="0x0F00" display_name="8-11: match" range="0x0000 0x000F"><detail>Lane Match</detail></bitfield>
			<bitfield  name="MATCH_EN" mask="0x8000" display_name="15: match_en" range="0x0000 0x0001"><detail>Lane Match Enable</detail></bitfield>
			<bitfield  name="STATE_CH" mask="0x00010000" display_name="16: state_ch" range="0x00000000 0x00000001"><detail>Lane Control State Change</detail></bitfield>
			<bitfield  name="ABORT" mask="0x00020000" display_name="17: abort" range="0x00000000 0x00000001"><detail>Abort</detail></bitfield>
			<bitfield  name="ERR" mask="0x00040000" display_name="18: err" range="0x00000000 0x00000001"><detail>Error</detail></bitfield>
			<bitfield  name="ERR_STATE" mask="0x0F000000" display_name="24-27: err_state" range="0x00000000 0x0000000F"><detail>Error state</detail></bitfield>
			<bitfield  name="ERR_LP_VAL" mask="0xC0000000" display_name="30-31: err_lp_val" range="0x00000000 0x00000003"><detail>Error Low Power Line Value</detail></bitfield></reg>
		<reg  name="HINF_MIPI_L0_MODE" addr="0x0009800C" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_l0_mode" range="0x00000000 0xFFFFFFFF" default="0x00000101">
			<bitfield  name="MODE" mask="0x0003" display_name="0-1: mode" range="0x0000 0x0003"><detail>Lane 0 Mode</detail></bitfield>
			<bitfield  name="MODE_RQ" mask="0x0300" display_name="8-9: mode_rq" range="0x0000 0x0003"><detail>Lane 0 Mode Request</detail></bitfield>
			<bitfield  name="MODE_CH" mask="0x00010000" display_name="16: mode_ch" range="0x00000000 0x00000001"><detail>Lane 0 Mode Change</detail></bitfield>
			<bitfield  name="CONT" mask="0x00020000" display_name="17: cont" range="0x00000000 0x00000001"><detail>Lane 0 Contention</detail></bitfield></reg>
		<reg  name="HINF_MIPI_CLK" addr="0x000980C8" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_clk" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MODE" mask="0x0003" display_name="0-1: mode" range="0x0000 0x0003"><detail>Lane mode</detail></bitfield>
			<bitfield  name="MODE_RQ" mask="0x0300" display_name="8-9: mode_rq" range="0x0000 0x0003"><detail>Mode request</detail></bitfield>
			<bitfield  name="MODE_CH" mask="0x00010000" display_name="16: mode_ch" range="0x00000000 0x00000001"><detail>Mode change</detail></bitfield></reg>
		<reg  name="HINF_BT656_CTL" addr="0x0009A000" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_bt656_ctl" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="SPOOF_EN" mask="0x0001" display_name="0: spoof_en" range="0x0000 0x0001"><detail>Spoof Enable</detail></bitfield>
			<bitfield  name="OE" mask="0x0002" display_name="1: oe" range="0x0000 0x0001"><detail>Output Enable</detail></bitfield>
			<bitfield  name="LV_POL" mask="0x0004" display_name="2: lv_pol" range="0x0000 0x0001"><detail>Line Valid Polarity</detail></bitfield>
			<bitfield  name="FV_POL" mask="0x0008" display_name="3: fv_pol" range="0x0000 0x0001"><detail>Frame Valid Polarity</detail></bitfield>
			<bitfield  name="BT656_OUT_16BIT_LE" mask="0x0010" display_name="4: bt656_out_16bit_le" range="0x0000 0x0001"><detail>16bit Little endian</detail></bitfield>
			<bitfield  name="BT656_OUT_16BIT_EN" mask="0x0020" display_name="5: bt656_out_16bit_en" range="0x0000 0x0001"><detail>16bit enable</detail></bitfield>
			<bitfield  name="GATE_IPIPE_LAST" mask="0x0040" display_name="6: gate_ipipe_last" range="0x0000 0x0001"><detail>Gate last IPIPE byte</detail></bitfield>
			<bitfield  name="DVS_CROP_START_EN" mask="0x0080" display_name="7: dvs_crop_start_en" range="0x0000 0x0001"><detail>DVS crop enable</detail></bitfield>
			<bitfield  name="FIFO_PARSER_EN" mask="0x0100" display_name="8: fifo_parser_en" range="0x0000 0x0001"><detail>FIFO parser enable</detail></bitfield>
			<bitfield  name="BT656_OUT_10BIT_EN" mask="0x0200" display_name="9: bt656_out_10bit_en" range="0x0000 0x0001"><detail>BT656 10bit Interface Enable</detail></bitfield>
			<bitfield  name="BT656_BUFFER_LEVEL" mask="0xFFFF0000" display_name="16-31: bt656_buffer_level" range="0x00000000 0x0000FFFF"><detail>BT656 Buffer Level</detail></bitfield></reg>
		<reg  name="HINF_BT656_CLK" addr="0x0009A004" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_bt656_clk" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="CLGEN_HOST_CLK_EDGE" mask="0x0001" display_name="0: clgen_host_clk_edge" range="0x0000 0x0001"><detail>Tx clock edge</detail></bitfield>
			<bitfield  name="BT656_PCLK_NODATA_ENABLE" mask="0x0002" display_name="1: bt656_pclk_nodata_enable" range="0x0000 0x0001"><detail>Pixel clock enable no LV</detail></bitfield>
			<bitfield  name="BT656_PCLK_NOFV_ENABLE" mask="0x0004" display_name="2: bt656_pclk_nofv_enable" range="0x0000 0x0001"><detail>Pixel clock enable no FV</detail></bitfield>
			<bitfield  name="BT656_CLK_SI_2X_EN" mask="0x0008" display_name="3: bt656_clk_si_2x_en" range="0x0000 0x0001"><detail>Host clock vs SYS_1X is 2</detail></bitfield></reg>
		<reg  name="HINF_BT656_WIDTH" addr="0x0009A008" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_bt656_width" range="0x00000000 0xFFFFFFFF"><detail>Output Width</detail></reg>
		<reg  name="HINF_BT656_HEIGHT" addr="0x0009A00C" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_bt656_height" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="PADD_FRAME_HEIGHT" mask="0xFFFF" display_name="0-15: padd_frame_height" range="0x0000 0xFFFF"><detail>Output height</detail></bitfield></reg>
		<reg  name="HINF_BT656_STATUS" addr="0x0009A010" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_bt656_status" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="STATUS_REMINDER" mask="0xFFFF" display_name="0-15: status_reminder" range="0x0000 0xFFFF"><detail>HINF status</detail></bitfield>
			<bitfield  name="STATUS_LINES" mask="0xFFFF0000" display_name="16-31: status_lines" range="0x00000000 0x0000FFFF"><detail>HINF data line</detail></bitfield></reg>
		<reg  name="HINF_BT656_DVS" addr="0x0009A014" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_bt656_dvs" range="0x00000000 0xFFFFFFFF"><detail>DVS crop start</detail></reg>
		<reg  name="HINF_BT656_FMT0" addr="0x0009A018" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_bt656_fmt0" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="BT656_LV_FV" mask="0xFFFF" display_name="0-15: bt656_lv_fv" range="0x0000 0xFFFF"><detail>LV_FV delay</detail></bitfield>
			<bitfield  name="BT656_FV_LV" mask="0xFFFF0000" display_name="16-31: bt656_fv_lv" range="0x00000000 0x0000FFFF"><detail>FV_LV delay</detail></bitfield></reg>
		<reg  name="HINF_BT656_FMT1" addr="0x0009A01C" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_bt656_fmt1" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="BT656_MIN_FV_FV" mask="0xFFFF" display_name="0-15: bt656_min_fv_fv" range="0x0000 0xFFFF"><detail>Minimum FV FV delay</detail></bitfield>
			<bitfield  name="BT656_MIN_LV_LV" mask="0xFFFF0000" display_name="16-31: bt656_min_lv_lv" range="0x00000000 0x0000FFFF"><detail>Minimum LV LV delay</detail></bitfield></reg>
		<reg  name="HINF_BT656_CLK_TH0" addr="0x0009A020" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_bt656_clk_th0" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="BT656_CLK_LEVEL_0_UP_TH" mask="0xFFFF" display_name="0-15: bt656_clk_level_0_up_th" range="0x0000 0xFFFF"><detail>FIFO level threshold 0 up</detail></bitfield>
			<bitfield  name="BT656_CLK_LEVEL_1_UP_TH" mask="0xFFFF0000" display_name="16-31: bt656_clk_level_1_up_th" range="0x00000000 0x0000FFFF"><detail>FIFO level threshold 0 down</detail></bitfield></reg>
		<reg  name="HINF_BT656_CLK_TH1" addr="0x0009A024" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_bt656_clk_th1" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="BT656_CLK_LEVEL_1_DOWN_TH" mask="0xFFFF" display_name="0-15: bt656_clk_level_1_down_th" range="0x0000 0xFFFF"><detail>FIFO level threshold 1 up</detail></bitfield>
			<bitfield  name="BT656_CLK_LEVEL_2_DOWN_TH" mask="0xFFFF0000" display_name="16-31: bt656_clk_level_2_down_th" range="0x00000000 0x0000FFFF"><detail>FIFO level threshold 1 down</detail></bitfield></reg>
		<reg  name="HINF_BT656_SPOOF_WIDTH" addr="0x0009A028" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_bt656_spoof_width" range="0x00000000 0xFFFFFFFF"><detail>Spoof width</detail></reg>
		<reg  name="HINF_MIPI_CTL" addr="0x0009A080" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_ctl" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_LANE_SEL" mask="0x000F" display_name="0-3: mipi_lane_sel" range="0x0000 0x000F"><detail>Lane select</detail></bitfield>
			<bitfield  name="MIPI_DATA_STROBE" mask="0x0080" display_name="7: mipi_data_strobe" range="0x0000 0x0001"><detail>Data strobe</detail></bitfield>
			<bitfield  name="MIPI_SHUTDOWN_0" mask="0x0100" display_name="8: mipi_shutdown_0" range="0x0000 0x0001"><detail>Shutdown lane 0</detail></bitfield>
			<bitfield  name="MIPI_SHUTDOWN_1" mask="0x0200" display_name="9: mipi_shutdown_1" range="0x0000 0x0001"><detail>Shutdown lane 1</detail></bitfield>
			<bitfield  name="MIPI_SHUTDOWN_2" mask="0x0400" display_name="10: mipi_shutdown_2" range="0x0000 0x0001"><detail>Shutdown lane 2</detail></bitfield>
			<bitfield  name="MIPI_SHUTDOWN_3" mask="0x0800" display_name="11: mipi_shutdown_3" range="0x0000 0x0001"><detail>Shutdown lane 3</detail></bitfield>
			<bitfield  name="MIPI_SHUTDOWN_CLK" mask="0x1000" display_name="12: mipi_shutdown_clk" range="0x0000 0x0001"><detail>Shutdown lane clock</detail></bitfield>
			<bitfield  name="MIPI_ULP_AUTO_0" mask="0x00010000" display_name="16: mipi_ulp_auto_0" range="0x00000000 0x00000001"><detail>Auto Ultra Low Power lane 0</detail></bitfield>
			<bitfield  name="MIPI_ULP_AUTO_1" mask="0x00020000" display_name="17: mipi_ulp_auto_1" range="0x00000000 0x00000001"><detail>Auto Ultra Low Power lane 1</detail></bitfield>
			<bitfield  name="MIPI_ULP_AUTO_2" mask="0x00040000" display_name="18: mipi_ulp_auto_2" range="0x00000000 0x00000001"><detail>Auto Ultra Low Power lane 2</detail></bitfield>
			<bitfield  name="MIPI_ULP_AUTO_3" mask="0x00080000" display_name="19: mipi_ulp_auto_3" range="0x00000000 0x00000001"><detail>Auto Ultra Low Power lane 3</detail></bitfield>
			<bitfield  name="MIPI_ULP_MANUAL_0" mask="0x01000000" display_name="24: mipi_ulp_manual_0" range="0x00000000 0x00000001"><detail>Manual Ultra Low Power lane 0</detail></bitfield>
			<bitfield  name="MIPI_ULP_MANUAL_1" mask="0x02000000" display_name="25: mipi_ulp_manual_1" range="0x00000000 0x00000001"><detail>Manual Ultra Low Power lane 1</detail></bitfield>
			<bitfield  name="MIPI_ULP_MANUAL_2" mask="0x04000000" display_name="26: mipi_ulp_manual_2" range="0x00000000 0x00000001"><detail>Manual Ultra Low Power lane 2</detail></bitfield>
			<bitfield  name="MIPI_ULP_MANUAL_3" mask="0x08000000" display_name="27: mipi_ulp_manual_3" range="0x00000000 0x00000001"><detail>Manual Ultra Low Power lane 3</detail></bitfield></reg>
		<reg  name="HINF_MIPI_LP" addr="0x0009A084" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_lp" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_SAMPLE_TRESHOLD" mask="0x001F" display_name="0-4: mipi_sample_treshold" range="0x0000 0x001F"><detail>MIPI Sample treshold</detail></bitfield>
			<bitfield  name="MIPI_SAMPLE_NR" mask="0x1F00" display_name="8-12: mipi_sample_nr" range="0x0000 0x001F"><detail>MIPI Sample number</detail></bitfield>
			<bitfield  name="MIPI_SAMPLE_DIV" mask="0x00FF0000" display_name="16-23: mipi_sample_div" range="0x00000000 0x000000FF"><detail>MIPI Sample divider</detail></bitfield></reg>
		<reg  name="HINF_MIPI_T0" addr="0x0009A088" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_t0" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_T_HS_TRAIL" mask="0x00FF" display_name="0-7: mipi_t_hs_trail" range="0x0000 0x00FF"><detail>T_hs_trail time</detail></bitfield>
			<bitfield  name="MIPI_T_HS_ZERO" mask="0xFF00" display_name="8-15: mipi_t_hs_zero" range="0x0000 0x00FF"><detail>T_hs_zero time</detail></bitfield>
			<bitfield  name="MIPI_T_HS_PREPARE" mask="0x00FF0000" display_name="16-23: mipi_t_hs_prepare" range="0x00000000 0x000000FF"><detail>T_hs_prepare time</detail></bitfield>
			<bitfield  name="MIPI_T_LPX" mask="0xFF000000" display_name="24-31: mipi_t_lpx" range="0x00000000 0x000000FF"><detail>T_lpx time</detail></bitfield></reg>
		<reg  name="HINF_MIPI_T1" addr="0x0009A08C" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_t1" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_T_CLK_TRAIL" mask="0x00FF" display_name="0-7: mipi_t_clk_trail" range="0x0000 0x00FF"><detail>T_clk_trail time</detail></bitfield>
			<bitfield  name="MIPI_T_TA_GET" mask="0xFF00" display_name="8-15: mipi_t_ta_get" range="0x0000 0x00FF"><detail>T_ta_get time</detail></bitfield>
			<bitfield  name="MIPI_T_TA_GO" mask="0x00FF0000" display_name="16-23: mipi_t_ta_go" range="0x00000000 0x000000FF"><detail>T_ta_go time</detail></bitfield>
			<bitfield  name="MIPI_T_HS_EXIT" mask="0xFF000000" display_name="24-31: mipi_t_hs_exit" range="0x00000000 0x000000FF"><detail>T_hs_exit time</detail></bitfield></reg>
		<reg  name="HINF_MIPI_T2" addr="0x0009A090" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_t2" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_T_HS_SETTLE" mask="0x00FF" display_name="0-7: mipi_t_hs_settle" range="0x0000 0x00FF"><detail>T_hs_settle time</detail></bitfield>
			<bitfield  name="MIPI_T_CLK_POST" mask="0xFF00" display_name="8-15: mipi_t_clk_post" range="0x0000 0x00FF"><detail>T_clk_post time</detail></bitfield>
			<bitfield  name="MIPI_T_CLK_PRE" mask="0x00FF0000" display_name="16-23: mipi_t_clk_pre" range="0x00000000 0x000000FF"><detail>T_clk_pre time</detail></bitfield>
			<bitfield  name="MIPI_T_CLK_ZERO" mask="0xFF000000" display_name="24-31: mipi_t_clk_zero" range="0x00000000 0x000000FF"><detail>T_clk_zero time</detail></bitfield></reg>
		<reg  name="HINF_MIPI_T3" addr="0x0009A094" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_t3" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIPI_T_WAKEUP" mask="0x000FFFFF" display_name="0-19: mipi_t_wakeup" range="0x00000000 0x000FFFFF"><detail>T_wakeup time</detail></bitfield>
			<bitfield  name="MIPI_T_TA_SURE" mask="0xFF000000" display_name="24-31: mipi_t_ta_sure" range="0x00000000 0x000000FF"><detail>T_ta_sure time</detail></bitfield></reg>
		<reg  name="HINF_MIPI_FRM0_DESC0" addr="0x0009A098" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_frm0_desc0" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="NEXT" mask="0x0007" display_name="0-2: next" range="0x0000 0x0007"><detail>High Speed Transmission packet Next descriptor</detail></bitfield>
			<bitfield  name="LAST" mask="0x0100" display_name="8: last" range="0x0000 0x0001"><detail>High Speed Transmission packet Last descriptor</detail></bitfield>
			<bitfield  name="INCR" mask="0x000F0000" display_name="16-19: incr" range="0x00000000 0x0000000F"><detail>High Speed Transmission packet Increment descriptor</detail></bitfield>
			<bitfield  name="TYPE" mask="0x3F000000" display_name="24-29: type" range="0x00000000 0x0000003F"><detail>High Speed Transmission packet Type descriptor</detail></bitfield>
			<bitfield  name="ID_0" mask="0xC0000000" display_name="30-31: id_0" range="0x00000000 0x00000003"><detail>High Speed Transmission packet ID descriptor</detail></bitfield></reg>
		<reg  name="HINF_MIPI_FRM0_DESC1" addr="0x0009A09C" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_frm0_desc1" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="PAC_NR" mask="0xFFFF" display_name="0-15: pac_nr" range="0x0000 0xFFFF"><detail>High Speed Transmission packet Number descriptor [0:7]</detail></bitfield>
			<bitfield  name="PAC_LEN" mask="0xFFFF0000" display_name="16-31: pac_len" range="0x00000000 0x0000FFFF"><detail>High Speed Transmission packet Length descriptor [0:7]</detail></bitfield></reg>
		<reg  name="HINF_MIPI_FRM0_DESC2" addr="0x0009A0A0" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_frm0_desc2" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="PAC_CNT" mask="0xFFFF" display_name="0-15: pac_cnt" range="0x0000 0xFFFF"><detail>High Speed Transmission packet Counter descriptor [0:7]</detail></bitfield>
			<bitfield  name="TRESHOLD" mask="0xFFFF0000" display_name="16-31: treshold" range="0x00000000 0x0000FFFF"><detail>High Speed Transmission packet Treshold descriptor [0:7]</detail></bitfield></reg>
		<reg  name="HINF_MIPI_PAD0" addr="0x0009A0F8" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_pad0" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="PADDING_LE" mask="0xFFFF0000" display_name="16-31: padding_le" range="0x00000000 0x0000FFFF"><detail>Padding line end</detail></bitfield></reg>
		<reg  name="HINF_MIPI_PAD1" addr="0x0009A0FC" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_pad1" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="PADDING_L" mask="0xFFFF" display_name="0-15: padding_l" range="0x0000 0xFFFF"><detail>Padding line</detail></bitfield></reg>
		<reg  name="HINF_MIPI_INTS" addr="0x0009A100" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_ints" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="FRM0_UNDERFLOW_INTS" mask="0x0001" display_name="0: frm0_underflow_ints" range="0x0000 0x0001"><detail>frm0 underflow interrupt status</detail></bitfield>
			<bitfield  name="FRM0_OVERFLOW_INTS" mask="0x0002" display_name="1: frm0_overflow_ints" range="0x0000 0x0001"><detail>frm0 spoof overflow interrupt status</detail></bitfield>
			<bitfield  name="FRM0_END_OF_CYCLE_INTS" mask="0x0100" display_name="8: frm0_end_of_cycle_ints" range="0x0000 0x0001"><detail>frm0 end of cycle interrupt status</detail></bitfield>
			<bitfield  name="FRM1_UNDERFLOW_INTS" mask="0x00010000" display_name="16: frm1_underflow_ints" range="0x00000000 0x00000001"><detail>frm1 underflow interrupt status</detail></bitfield>
			<bitfield  name="FRM1_OVERFLOW_INTS" mask="0x00020000" display_name="17: frm1_overflow_ints" range="0x00000000 0x00000001"><detail>frm1 spoof overflow interrupt status</detail></bitfield>
			<bitfield  name="FRM1_END_OF_CYCLE_INTS" mask="0x01000000" display_name="24: frm1_end_of_cycle_ints" range="0x00000000 0x00000001"><detail>frm1 end of cycle interrupt status</detail></bitfield></reg>
		<reg  name="HINF_MIPI_INTE" addr="0x0009A104" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_inte" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="FRM0_UNDERFLOW_INTE" mask="0x0001" display_name="0: frm0_underflow_inte" range="0x0000 0x0001"><detail>frm0 underflow interrupt enable</detail></bitfield>
			<bitfield  name="FRM0_OVERFLOW_INTE" mask="0x0002" display_name="1: frm0_overflow_inte" range="0x0000 0x0001"><detail>frm0 spoof overflow interrupt enable</detail></bitfield>
			<bitfield  name="FRM0_END_OF_CYCLE_INTE" mask="0x0100" display_name="8: frm0_end_of_cycle_inte" range="0x0000 0x0001"><detail>frm0 end of cycle interrupt enable</detail></bitfield>
			<bitfield  name="FRM1_UNDERFLOW_INTE" mask="0x00010000" display_name="16: frm1_underflow_inte" range="0x00000000 0x00000001"><detail>frm1 underflow interrupt enable</detail></bitfield>
			<bitfield  name="FRM1_OVERFLOW_INTE" mask="0x00020000" display_name="17: frm1_overflow_inte" range="0x00000000 0x00000001"><detail>frm1 spoof overflow interrupt enable</detail></bitfield>
			<bitfield  name="FRM1_END_OF_CYCLE_INTE" mask="0x01000000" display_name="24: frm1_end_of_cycle_inte" range="0x00000000 0x00000001"><detail>frm1 end of cycle interrupt enable</detail></bitfield></reg>
		<reg  name="HINF_MIPI_CLK_INTS" addr="0x0009A108" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_clk_ints" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MODE_CHANGE_CLK_INTS" mask="0x0200" display_name="9: mode_change_clk_ints" range="0x0000 0x0001"><detail>Lane clock mode change interrupt status</detail></bitfield></reg>
		<reg  name="HINF_MIPI_CLK_INTE" addr="0x0009A10C" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_clk_inte" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MODE_CHANGE_CLK_INTE" mask="0x0200" display_name="9: mode_change_clk_inte" range="0x0000 0x0001"><detail>Lane clock mode change interrupt enable</detail></bitfield></reg>
		<reg  name="HINF_MIPI_L0_INTS" addr="0x0009A110" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_l0_ints" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="CONTENTION_CD_INT" mask="0x0001" display_name="0: contention_cd_int" range="0x0000 0x0001"><detail>lane 0 contention cd interrupt status</detail></bitfield>
			<bitfield  name="CONTENTION_RX_INT" mask="0x0002" display_name="1: contention_rx_int" range="0x0000 0x0001"><detail>MIPI lane contention rx interrupt status</detail></bitfield>
			<bitfield  name="ERROR_INT" mask="0x0004" display_name="2: error_int" range="0x0000 0x0001"><detail>MIPI lane error interrupt status</detail></bitfield>
			<bitfield  name="ABORT_INT" mask="0x0008" display_name="3: abort_int" range="0x0000 0x0001"><detail>MIPI lane abort interrupt status</detail></bitfield>
			<bitfield  name="STATE_CHANGE_INT" mask="0x0100" display_name="8: state_change_int" range="0x0000 0x0001"><detail>MIPI lane state change interrupt status</detail></bitfield>
			<bitfield  name="MODE_CHANGE_INT" mask="0x0200" display_name="9: mode_change_int" range="0x0000 0x0001"><detail>MIPI lane mode change interrupt status</detail></bitfield>
			<bitfield  name="TX_END_INT" mask="0x0400" display_name="10: tx_end_int" range="0x0000 0x0001"><detail>MIPI lane transmit end interrupt status</detail></bitfield>
			<bitfield  name="FIFO_OVF_INT" mask="0x00010000" display_name="16: fifo_ovf_int" range="0x00000000 0x00000001"><detail>MIPI lane FIFO overflow interrupt status</detail></bitfield>
			<bitfield  name="FIFO_EMPTY_INT" mask="0x00020000" display_name="17: fifo_empty_int" range="0x00000000 0x00000001"><detail>MIPI lane FIFO empty interrupt status</detail></bitfield>
			<bitfield  name="DATA_READY_INT" mask="0x00040000" display_name="18: data_ready_int" range="0x00000000 0x00000001"><detail>MIPI lane data ready interrupt status</detail></bitfield></reg>
		<reg  name="HINF_MIPI_L1_INTS" addr="0x0009A114" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_l1_ints" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="CONTENTION_CD_INT" mask="0x0001" display_name="0: contention_cd_int" range="0x0000 0x0001"><detail>lane 0 contention cd interrupt status</detail></bitfield>
			<bitfield  name="CONTENTION_RX_INT" mask="0x0002" display_name="1: contention_rx_int" range="0x0000 0x0001"><detail>MIPI lane contention rx interrupt status</detail></bitfield>
			<bitfield  name="ERROR_INT" mask="0x0004" display_name="2: error_int" range="0x0000 0x0001"><detail>MIPI lane error interrupt status</detail></bitfield>
			<bitfield  name="ABORT_INT" mask="0x0008" display_name="3: abort_int" range="0x0000 0x0001"><detail>MIPI lane abort interrupt status</detail></bitfield>
			<bitfield  name="STATE_CHANGE_INT" mask="0x0100" display_name="8: state_change_int" range="0x0000 0x0001"><detail>MIPI lane state change interrupt status</detail></bitfield>
			<bitfield  name="MODE_CHANGE_INT" mask="0x0200" display_name="9: mode_change_int" range="0x0000 0x0001"><detail>MIPI lane mode change interrupt status</detail></bitfield>
			<bitfield  name="TX_END_INT" mask="0x0400" display_name="10: tx_end_int" range="0x0000 0x0001"><detail>MIPI lane transmit end interrupt status</detail></bitfield>
			<bitfield  name="FIFO_OVF_INT" mask="0x00010000" display_name="16: fifo_ovf_int" range="0x00000000 0x00000001"><detail>MIPI lane FIFO overflow interrupt status</detail></bitfield>
			<bitfield  name="FIFO_EMPTY_INT" mask="0x00020000" display_name="17: fifo_empty_int" range="0x00000000 0x00000001"><detail>MIPI lane FIFO empty interrupt status</detail></bitfield>
			<bitfield  name="DATA_READY_INT" mask="0x00040000" display_name="18: data_ready_int" range="0x00000000 0x00000001"><detail>MIPI lane data ready interrupt status</detail></bitfield></reg>
		<reg  name="HINF_MIPI_L2_INTS" addr="0x0009A118" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_l2_ints" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="CONTENTION_CD_INT" mask="0x0001" display_name="0: contention_cd_int" range="0x0000 0x0001"><detail>lane 0 contention cd interrupt status</detail></bitfield>
			<bitfield  name="CONTENTION_RX_INT" mask="0x0002" display_name="1: contention_rx_int" range="0x0000 0x0001"><detail>MIPI lane contention rx interrupt status</detail></bitfield>
			<bitfield  name="ERROR_INT" mask="0x0004" display_name="2: error_int" range="0x0000 0x0001"><detail>MIPI lane error interrupt status</detail></bitfield>
			<bitfield  name="ABORT_INT" mask="0x0008" display_name="3: abort_int" range="0x0000 0x0001"><detail>MIPI lane abort interrupt status</detail></bitfield>
			<bitfield  name="STATE_CHANGE_INT" mask="0x0100" display_name="8: state_change_int" range="0x0000 0x0001"><detail>MIPI lane state change interrupt status</detail></bitfield>
			<bitfield  name="MODE_CHANGE_INT" mask="0x0200" display_name="9: mode_change_int" range="0x0000 0x0001"><detail>MIPI lane mode change interrupt status</detail></bitfield>
			<bitfield  name="TX_END_INT" mask="0x0400" display_name="10: tx_end_int" range="0x0000 0x0001"><detail>MIPI lane transmit end interrupt status</detail></bitfield>
			<bitfield  name="FIFO_OVF_INT" mask="0x00010000" display_name="16: fifo_ovf_int" range="0x00000000 0x00000001"><detail>MIPI lane FIFO overflow interrupt status</detail></bitfield>
			<bitfield  name="FIFO_EMPTY_INT" mask="0x00020000" display_name="17: fifo_empty_int" range="0x00000000 0x00000001"><detail>MIPI lane FIFO empty interrupt status</detail></bitfield>
			<bitfield  name="DATA_READY_INT" mask="0x00040000" display_name="18: data_ready_int" range="0x00000000 0x00000001"><detail>MIPI lane data ready interrupt status</detail></bitfield></reg>
		<reg  name="HINF_MIPI_L3_INTS" addr="0x0009A11C" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_l3_ints" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="CONTENTION_CD_INT" mask="0x0001" display_name="0: contention_cd_int" range="0x0000 0x0001"><detail>lane 0 contention cd interrupt status</detail></bitfield>
			<bitfield  name="CONTENTION_RX_INT" mask="0x0002" display_name="1: contention_rx_int" range="0x0000 0x0001"><detail>MIPI lane contention rx interrupt status</detail></bitfield>
			<bitfield  name="ERROR_INT" mask="0x0004" display_name="2: error_int" range="0x0000 0x0001"><detail>MIPI lane error interrupt status</detail></bitfield>
			<bitfield  name="ABORT_INT" mask="0x0008" display_name="3: abort_int" range="0x0000 0x0001"><detail>MIPI lane abort interrupt status</detail></bitfield>
			<bitfield  name="STATE_CHANGE_INT" mask="0x0100" display_name="8: state_change_int" range="0x0000 0x0001"><detail>MIPI lane state change interrupt status</detail></bitfield>
			<bitfield  name="MODE_CHANGE_INT" mask="0x0200" display_name="9: mode_change_int" range="0x0000 0x0001"><detail>MIPI lane mode change interrupt status</detail></bitfield>
			<bitfield  name="TX_END_INT" mask="0x0400" display_name="10: tx_end_int" range="0x0000 0x0001"><detail>MIPI lane transmit end interrupt status</detail></bitfield>
			<bitfield  name="FIFO_OVF_INT" mask="0x00010000" display_name="16: fifo_ovf_int" range="0x00000000 0x00000001"><detail>MIPI lane FIFO overflow interrupt status</detail></bitfield>
			<bitfield  name="FIFO_EMPTY_INT" mask="0x00020000" display_name="17: fifo_empty_int" range="0x00000000 0x00000001"><detail>MIPI lane FIFO empty interrupt status</detail></bitfield>
			<bitfield  name="DATA_READY_INT" mask="0x00040000" display_name="18: data_ready_int" range="0x00000000 0x00000001"><detail>MIPI lane data ready interrupt status</detail></bitfield></reg>
		<reg  name="HINF_MIPI_L0_INTE" addr="0x0009A120" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_l0_inte" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="CONTENTION_CD_INTE" mask="0x0001" display_name="0: contention_cd_inte" range="0x0000 0x0001"><detail>MIPI lane contention cd interrupt enable</detail></bitfield>
			<bitfield  name="CONTENTION_RX_INTE" mask="0x0002" display_name="1: contention_rx_inte" range="0x0000 0x0001"><detail>MIPI lane contention rx interrupt enable</detail></bitfield>
			<bitfield  name="ERROR_INTE" mask="0x0004" display_name="2: error_inte" range="0x0000 0x0001"><detail>MIPI lane error interrupt enable</detail></bitfield>
			<bitfield  name="ABORT_INTE" mask="0x0008" display_name="3: abort_inte" range="0x0000 0x0001"><detail>MIPI lane abort interrupt enable</detail></bitfield>
			<bitfield  name="STATE_CHANGE_INTE" mask="0x0100" display_name="8: state_change_inte" range="0x0000 0x0001"><detail>MIPI lane state change interrupt enable</detail></bitfield>
			<bitfield  name="MODE_CHANGE_INTE" mask="0x0200" display_name="9: mode_change_inte" range="0x0000 0x0001"><detail>MIPI lane mode change interrupt enable</detail></bitfield>
			<bitfield  name="TX_END_INTE" mask="0x0400" display_name="10: tx_end_inte" range="0x0000 0x0001"><detail>MIPI lane transmit end interrupt enable</detail></bitfield>
			<bitfield  name="FIFO_OVF_INTE" mask="0x00010000" display_name="16: fifo_ovf_inte" range="0x00000000 0x00000001"><detail>MIPI lane FIFO overflow interrupt enable</detail></bitfield>
			<bitfield  name="FIFO_EMPTY_INTE" mask="0x00020000" display_name="17: fifo_empty_inte" range="0x00000000 0x00000001"><detail>MIPI lane FIFO empty interrupt enable</detail></bitfield>
			<bitfield  name="DATA_READY_INTE" mask="0x00040000" display_name="18: data_ready_inte" range="0x00000000 0x00000001"><detail>MIPI lane data ready interrupt enable</detail></bitfield></reg>
		<reg  name="HINF_MIPI_L1_INTE" addr="0x0009A124" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_l1_inte" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="CONTENTION_CD_INTE" mask="0x0001" display_name="0: contention_cd_inte" range="0x0000 0x0001"><detail>MIPI lane contention cd interrupt enable</detail></bitfield>
			<bitfield  name="CONTENTION_RX_INTE" mask="0x0002" display_name="1: contention_rx_inte" range="0x0000 0x0001"><detail>MIPI lane contention rx interrupt enable</detail></bitfield>
			<bitfield  name="ERROR_INTE" mask="0x0004" display_name="2: error_inte" range="0x0000 0x0001"><detail>MIPI lane error interrupt enable</detail></bitfield>
			<bitfield  name="ABORT_INTE" mask="0x0008" display_name="3: abort_inte" range="0x0000 0x0001"><detail>MIPI lane abort interrupt enable</detail></bitfield>
			<bitfield  name="STATE_CHANGE_INTE" mask="0x0100" display_name="8: state_change_inte" range="0x0000 0x0001"><detail>MIPI lane state change interrupt enable</detail></bitfield>
			<bitfield  name="MODE_CHANGE_INTE" mask="0x0200" display_name="9: mode_change_inte" range="0x0000 0x0001"><detail>MIPI lane mode change interrupt enable</detail></bitfield>
			<bitfield  name="TX_END_INTE" mask="0x0400" display_name="10: tx_end_inte" range="0x0000 0x0001"><detail>MIPI lane transmit end interrupt enable</detail></bitfield>
			<bitfield  name="FIFO_OVF_INTE" mask="0x00010000" display_name="16: fifo_ovf_inte" range="0x00000000 0x00000001"><detail>MIPI lane FIFO overflow interrupt enable</detail></bitfield>
			<bitfield  name="FIFO_EMPTY_INTE" mask="0x00020000" display_name="17: fifo_empty_inte" range="0x00000000 0x00000001"><detail>MIPI lane FIFO empty interrupt enable</detail></bitfield>
			<bitfield  name="DATA_READY_INTE" mask="0x00040000" display_name="18: data_ready_inte" range="0x00000000 0x00000001"><detail>MIPI lane data ready interrupt enable</detail></bitfield></reg>
		<reg  name="HINF_MIPI_L2_INTE" addr="0x0009A128" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_l2_inte" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="CONTENTION_CD_INTE" mask="0x0001" display_name="0: contention_cd_inte" range="0x0000 0x0001"><detail>MIPI lane contention cd interrupt enable</detail></bitfield>
			<bitfield  name="CONTENTION_RX_INTE" mask="0x0002" display_name="1: contention_rx_inte" range="0x0000 0x0001"><detail>MIPI lane contention rx interrupt enable</detail></bitfield>
			<bitfield  name="ERROR_INTE" mask="0x0004" display_name="2: error_inte" range="0x0000 0x0001"><detail>MIPI lane error interrupt enable</detail></bitfield>
			<bitfield  name="ABORT_INTE" mask="0x0008" display_name="3: abort_inte" range="0x0000 0x0001"><detail>MIPI lane abort interrupt enable</detail></bitfield>
			<bitfield  name="STATE_CHANGE_INTE" mask="0x0100" display_name="8: state_change_inte" range="0x0000 0x0001"><detail>MIPI lane state change interrupt enable</detail></bitfield>
			<bitfield  name="MODE_CHANGE_INTE" mask="0x0200" display_name="9: mode_change_inte" range="0x0000 0x0001"><detail>MIPI lane mode change interrupt enable</detail></bitfield>
			<bitfield  name="TX_END_INTE" mask="0x0400" display_name="10: tx_end_inte" range="0x0000 0x0001"><detail>MIPI lane transmit end interrupt enable</detail></bitfield>
			<bitfield  name="FIFO_OVF_INTE" mask="0x00010000" display_name="16: fifo_ovf_inte" range="0x00000000 0x00000001"><detail>MIPI lane FIFO overflow interrupt enable</detail></bitfield>
			<bitfield  name="FIFO_EMPTY_INTE" mask="0x00020000" display_name="17: fifo_empty_inte" range="0x00000000 0x00000001"><detail>MIPI lane FIFO empty interrupt enable</detail></bitfield>
			<bitfield  name="DATA_READY_INTE" mask="0x00040000" display_name="18: data_ready_inte" range="0x00000000 0x00000001"><detail>MIPI lane data ready interrupt enable</detail></bitfield></reg>
		<reg  name="HINF_MIPI_L3_INTE" addr="0x0009A12C" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_mipi_l3_inte" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="CONTENTION_CD_INTE" mask="0x0001" display_name="0: contention_cd_inte" range="0x0000 0x0001"><detail>MIPI lane contention cd interrupt enable</detail></bitfield>
			<bitfield  name="CONTENTION_RX_INTE" mask="0x0002" display_name="1: contention_rx_inte" range="0x0000 0x0001"><detail>MIPI lane contention rx interrupt enable</detail></bitfield>
			<bitfield  name="ERROR_INTE" mask="0x0004" display_name="2: error_inte" range="0x0000 0x0001"><detail>MIPI lane error interrupt enable</detail></bitfield>
			<bitfield  name="ABORT_INTE" mask="0x0008" display_name="3: abort_inte" range="0x0000 0x0001"><detail>MIPI lane abort interrupt enable</detail></bitfield>
			<bitfield  name="STATE_CHANGE_INTE" mask="0x0100" display_name="8: state_change_inte" range="0x0000 0x0001"><detail>MIPI lane state change interrupt enable</detail></bitfield>
			<bitfield  name="MODE_CHANGE_INTE" mask="0x0200" display_name="9: mode_change_inte" range="0x0000 0x0001"><detail>MIPI lane mode change interrupt enable</detail></bitfield>
			<bitfield  name="TX_END_INTE" mask="0x0400" display_name="10: tx_end_inte" range="0x0000 0x0001"><detail>MIPI lane transmit end interrupt enable</detail></bitfield>
			<bitfield  name="FIFO_OVF_INTE" mask="0x00010000" display_name="16: fifo_ovf_inte" range="0x00000000 0x00000001"><detail>MIPI lane FIFO overflow interrupt enable</detail></bitfield>
			<bitfield  name="FIFO_EMPTY_INTE" mask="0x00020000" display_name="17: fifo_empty_inte" range="0x00000000 0x00000001"><detail>MIPI lane FIFO empty interrupt enable</detail></bitfield>
			<bitfield  name="DATA_READY_INTE" mask="0x00040000" display_name="18: data_ready_inte" range="0x00000000 0x00000001"><detail>MIPI lane data ready interrupt enable</detail></bitfield></reg>
		<reg  name="HINF_DUMMY" addr="0x0009A130" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_dummy" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="DUMMY" mask="0xFFFF" display_name="0-15: dummy" range="0x0000 0xFFFF"><detail>Dummy 16-bit register</detail></bitfield></reg>
		<reg  name="HINF_SWIDTH" addr="0x0009A134" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_swidth" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="SWIDTH" mask="0xFFFF" display_name="0-15: swidth" range="0x0000 0xFFFF"><detail>Spoof Width</detail></bitfield></reg>
		<reg  name="HINF_SHEIGHT" addr="0x0009A138" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_sheight" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="SHEIGHT" mask="0xFFFF" display_name="0-15: sheight" range="0x0000 0xFFFF"><detail>Spoof Height</detail></bitfield>
			<bitfield  name="IGNORE_SHEIGHT" mask="0x80000000" display_name="31: ignore_sheight" range="0x00000000 0x00000001"><detail>Ignore Spoof Height</detail></bitfield></reg>
		<reg  name="HINF_FIFO_LEVEL" addr="0x0009A13C" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_fifo_level" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="DOWN" mask="0xFFFF" display_name="0-15: down" range="0x0000 0xFFFF"><detail>Output FIFO Level 1</detail></bitfield>
			<bitfield  name="UP" mask="0xFFFF0000" display_name="16-31: up" range="0x00000000 0x0000FFFF"><detail>Output FIFO Level 2</detail></bitfield></reg>
		<reg  name="HINF_IO" addr="0x0009A140" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_io" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="PAD" mask="0x00FF" display_name="0-7: pad" range="0x0000 0x00FF"><detail>Pad value</detail></bitfield>
			<bitfield  name="PAD_LAST" mask="0xFF00" display_name="8-15: pad_last" range="0x0000 0x00FF"><detail>Line end pad value</detail></bitfield>
			<bitfield  name="PAD_NOLV" mask="0xFFFF0000" display_name="16-31: pad_nolv" range="0x00000000 0x0000FFFF"><detail>Pad no LV</detail></bitfield></reg>
		<reg  name="HINF_STAT" addr="0x0009A144" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_stat" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="LAST_OUT" mask="0x0001" display_name="0: last_out" range="0x0000 0x0001"><detail>Last Out</detail></bitfield>
			<bitfield  name="ALL_OUT" mask="0x0002" display_name="1: all_out" range="0x0000 0x0001"><detail>Transfer All Done</detail></bitfield>
			<bitfield  name="FIFO_OVF" mask="0x0004" display_name="2: fifo_ovf" range="0x0000 0x0001"><detail>FIFO Overflow</detail></bitfield>
			<bitfield  name="SPOOF_OVF" mask="0x0008" display_name="3: spoof_ovf" range="0x0000 0x0001"><detail>Spoof Overflow</detail></bitfield>
			<bitfield  name="EMPTY" mask="0x0010" display_name="4: empty" range="0x0000 0x0001"><detail>Empty</detail></bitfield>
			<bitfield  name="LEVEL_UP" mask="0x0020" display_name="5: level_up" range="0x0000 0x0001"><detail>Level Up Value Reached</detail></bitfield>
			<bitfield  name="LEVEL_DOWN" mask="0x0040" display_name="6: level_down" range="0x0000 0x0001"><detail>Level Down Value Reached</detail></bitfield>
			<bitfield  name="OVER_IN_FIFO" mask="0x0080" display_name="7: over_in_fifo" range="0x0000 0x0001"><detail>Over In FIFO</detail></bitfield>
			<bitfield  name="ERROR_STATE" mask="0x0100" display_name="8: error_state" range="0x0000 0x0001"><detail>Error State</detail></bitfield>
			<bitfield  name="UNDERRUN" mask="0x0200" display_name="9: underrun" range="0x0000 0x0001"><detail>Underrun</detail></bitfield></reg>
		<reg  name="HINF_BCNT" addr="0x0009A148" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_bcnt" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="BCNT" mask="0x00FFFFFF" display_name="0-23: bcnt" range="0x00000000 0x00FFFFFF"><detail>Output Byte Count</detail></bitfield></reg>
		<reg  name="HINF_FIFO_CTL" addr="0x0009A14C" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_fifo_ctl" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="WP_LAST" mask="0x0FFF" display_name="0-11: wp_last" range="0x0000 0x0FFF"><detail>Write Pointer Last</detail></bitfield>
			<bitfield  name="LAST_FIFO" mask="0x4000" display_name="14: last_fifo" range="0x0000 0x0001"><detail>Last Fifo</detail></bitfield></reg>
		<reg  name="HINF_FIFO_WP" addr="0x0009A150" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_fifo_wp" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="WP" mask="0x1FFF" display_name="0-12: wp" range="0x0000 0x1FFF"><detail>Write Pointer</detail></bitfield>
			<bitfield  name="LEVEL" mask="0x1FFF0000" display_name="16-28: level" range="0x00000000 0x00001FFF"><detail>Level</detail></bitfield></reg>
		<reg  name="HINF_FIFO_RP" addr="0x0009A154" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_fifo_rp" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="RP" mask="0x1FFF" display_name="0-12: rp" range="0x0000 0x1FFF"><detail>Read Pointer</detail></bitfield>
			<bitfield  name="LEVEL" mask="0x1FFF0000" display_name="16-28: level" range="0x00000000 0x00001FFF"><detail>Level</detail></bitfield></reg>
		<reg  name="HINF_BCNT_IN" addr="0x0009A158" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_bcnt_in" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="BCNTIN" mask="0x00FFFFFF" display_name="0-23: bcntin" range="0x00000000 0x00FFFFFF"><detail>Input Byte Count</detail></bitfield></reg>
		<reg  name="HINF_PAR_CLK" addr="0x0009A15C" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_par_clk" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="NEG_EDGE" mask="0x0001" display_name="0: neg_edge" range="0x0000 0x0001"><detail>Negative Edge Data Valid</detail></bitfield>
			<bitfield  name="PCLK_NOLV" mask="0x0002" display_name="1: pclk_nolv" range="0x0000 0x0001"><detail>Host Pixel Clock Running when No H_LV</detail></bitfield>
			<bitfield  name="PCLK_NOFV" mask="0x0004" display_name="2: pclk_nofv" range="0x0000 0x0001"><detail>Host Pixel Clock Running when No H_FV</detail></bitfield>
			<bitfield  name="PCLK_VAR" mask="0x0008" display_name="3: pclk_var" range="0x0000 0x0001"><detail>Host Pixel Clock Variable Frequency Enable</detail></bitfield></reg>
		<reg  name="HINF_PAR_LEVEL" addr="0x0009A160" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_par_level" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="LEVEL1" mask="0xFFFF" display_name="0-15: level1" range="0x0000 0xFFFF"><detail>Output FIFO Level 1</detail></bitfield>
			<bitfield  name="LEVEL2" mask="0xFFFF0000" display_name="16-31: level2" range="0x00000000 0x0000FFFF"><detail>Output FIFO Level 2</detail></bitfield></reg>
		<reg  name="HINF_PAR_IO" addr="0x0009A164" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_par_io" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="SLEW0" mask="0x00FF" display_name="0-7: slew0" range="0x0000 0x00FF"><detail>IO slew rate 0</detail></bitfield>
			<bitfield  name="SLEW1" mask="0xFF00" display_name="8-15: slew1" range="0x0000 0x00FF"><detail>IO slew rate 1</detail></bitfield>
			<bitfield  name="SLEW2" mask="0x00FF0000" display_name="16-23: slew2" range="0x00000000 0x000000FF"><detail>IO slew rate 2</detail></bitfield></reg>
		<reg  name="HINF_PAR_FORMAT0" addr="0x0009A168" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_par_format0" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="MIN_FV_FV" mask="0xFFFF" display_name="0-15: min_fv_fv" range="0x0000 0xFFFF"><detail>Minimum FV to FV delay</detail></bitfield>
			<bitfield  name="MIN_LV_LV" mask="0xFFFF0000" display_name="16-31: min_lv_lv" range="0x00000000 0x0000FFFF"><detail>Minimum LV to LV delay</detail></bitfield></reg>
		<reg  name="HINF_PAR_FORMAT1" addr="0x0009A16C" space="HINF" span="2" mask="0xFFFFFFFF" display_name="hinf_par_format1" range="0x00000000 0xFFFFFFFF">
			<bitfield  name="FV_LV" mask="0xFFFF" display_name="0-15: fv_lv" range="0x0000 0xFFFF"><detail>FV to LV delay</detail></bitfield>
			<bitfield  name="LV_FV" mask="0xFFFF0000" display_name="16-31: lv_fv" range="0x00000000 0x0000FFFF"><detail>LV to FV delay</detail></bitfield></reg>

	</registers>

<copyright>
  Copyright (c) 2011 Aptina Imaging Corporation.   All rights reserved.


  No permission to use, copy, modify, or distribute this software and/or
  its documentation for any purpose has been granted by Aptina Imaging Corporation.
  If any such permission has been granted ( by separate agreement ), it
  is required that the above copyright notice appear in all copies and
  that both that copyright notice and this permission notice appear in
  supporting documentation, and that the name of Aptina Imaging Corporation or any
  of its trademarks may not be used in advertising or publicity pertaining
  to distribution of the software without specific, written prior permission.


  This software and any associated documentation are provided AS IS and
  without warranty of any kind.   APTINA IMAGING CORPORATION EXPRESSLY DISCLAIMS
  ALL WARRANTIES EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO, NONINFRINGEMENT
  OF THIRD PARTY RIGHTS, AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS
  FOR A PARTICULAR PURPOSE.  APTINA DOES NOT WARRANT THAT THE FUNCTIONS CONTAINED
  IN THIS SOFTWARE WILL MEET YOUR REQUIREMENTS, OR THAT THE OPERATION OF THIS SOFTWARE
  WILL BE UNINTERRUPTED OR ERROR-FREE.  FURTHERMORE, APTINA DOES NOT WARRANT OR
  MAKE ANY REPRESENTATIONS REGARDING THE USE OR THE RESULTS OF THE USE OF ANY
  ACCOMPANYING DOCUMENTATION IN TERMS OF ITS CORRECTNESS, ACCURACY, RELIABILITY,
  OR OTHERWISE.
</copyright>
<revision>
// $Revision: 28101 $
// $Date: 2011-05-25 16:07:26 -0700 (Wed, 25 May 2011) $
//
// product last modified: 2010-09-01 08:31:05   version last modified: 2011-03-15 09:23:28   register last modified: 2011-02-11 14:48:35 
</revision>
</sensor>
