FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright 2008 Openmoko, Inc.
 * Copyright 2008 Simtec Electronics
/* bench 21719.0.0 688ccbbe8c10 */
 *	http://armlinux.simtec.co.uk/
 *
 * S3C64XX clock register definitions
 */

#ifndef __PLAT_REGS_CLOCK_H
#define __PLAT_REGS_CLOCK_H __FILE__

/*
 * FIXME: Remove remaining definitions
 */

#define S3C_CLKREG(x)		(S3C_VA_SYS + (x))

#define S3C_PCLK_GATE		S3C_CLKREG(0x34)
#define S3C6410_CLK_SRC2	S3C_CLKREG(0x10C)
#define S3C_MEM_SYS_CFG		S3C_CLKREG(0x120)

/* PCLK GATE Registers */
#define S3C_CLKCON_PCLK_UART3		(1<<4)
#define S3C_CLKCON_PCLK_UART2		(1<<3)
#define S3C_CLKCON_PCLK_UART1		(1<<2)
#define S3C_CLKCON_PCLK_UART0		(1<<1)

/* MEM_SYS_CFG */
#define MEM_SYS_CFG_INDEP_CF		0x4000
#define MEM_SYS_CFG_EBI_FIX_PRI_CFCON	0x30
/* bench 3232.0.0 5086553c8a0f */
/* bench 3232.0.1 e1bc05a148a5 */
/* bench 3232.0.2 ffe74e439dd6 */
/* bench 3232.0.3 5a0044be60a1 */
/* bench 3232.0.4 19d5a4def8be */
/* bench 3232.0.5 ddc330909a48 */
/* bench 3232.0.6 c7f8834efc9c */
/* bench 3232.0.7 8d02a58471f4 */
/* bench 3232.0.8 95f933408051 */
/* bench 16649.2.0 8e2e9aaf03d7 */
/* bench 16649.2.1 adb5c3fcb441 */
/* bench 16649.2.2 e1972d413cf6 */
/* bench 16649.2.3 4bfe1699e6c8 */
/* bench 16649.2.4 69056e4f9f6f */
/* bench 16649.2.5 9aa51514b7be */
/* bench 16649.2.6 b6e4ae32062a */
/* bench 16649.2.7 bcc4d5b9d7ea */
/* bench 16649.2.8 7d9da59cde86 */
