// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="pcie_read_req_multiplexer,hls_ip_2017_4_op,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.416417,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=467,HLS_SYN_LUT=632}" *)

module pcie_read_req_multiplexer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        pcie_read_req_V_num_din,
        pcie_read_req_V_num_full_n,
        pcie_read_req_V_num_write,
        pcie_read_req_V_addr_din,
        pcie_read_req_V_addr_full_n,
        pcie_read_req_V_addr_write,
        device_pcie_read_req_V_num_dout,
        device_pcie_read_req_V_num_empty_n,
        device_pcie_read_req_V_num_read,
        device_pcie_read_req_V_addr_dout,
        device_pcie_read_req_V_addr_empty_n,
        device_pcie_read_req_V_addr_read,
        host_pcie_read_req_V_num_dout,
        host_pcie_read_req_V_num_empty_n,
        host_pcie_read_req_V_num_read,
        host_pcie_read_req_V_addr_dout,
        host_pcie_read_req_V_addr_empty_n,
        host_pcie_read_req_V_addr_read,
        cosim_dramA_read_req_V_num_dout,
        cosim_dramA_read_req_V_num_empty_n,
        cosim_dramA_read_req_V_num_read,
        cosim_dramA_read_req_V_addr_dout,
        cosim_dramA_read_req_V_addr_empty_n,
        cosim_dramA_read_req_V_addr_read,
        cosim_dramB_read_req_V_num_dout,
        cosim_dramB_read_req_V_num_empty_n,
        cosim_dramB_read_req_V_num_read,
        cosim_dramB_read_req_V_addr_dout,
        cosim_dramB_read_req_V_addr_empty_n,
        cosim_dramB_read_req_V_addr_read,
        cosim_dramC_read_req_V_num_dout,
        cosim_dramC_read_req_V_num_empty_n,
        cosim_dramC_read_req_V_num_read,
        cosim_dramC_read_req_V_addr_dout,
        cosim_dramC_read_req_V_addr_empty_n,
        cosim_dramC_read_req_V_addr_read,
        cosim_dramD_read_req_V_num_dout,
        cosim_dramD_read_req_V_num_empty_n,
        cosim_dramD_read_req_V_num_read,
        cosim_dramD_read_req_V_addr_dout,
        cosim_dramD_read_req_V_addr_empty_n,
        cosim_dramD_read_req_V_addr_read,
        pcie_read_mux_context_V_din,
        pcie_read_mux_context_V_full_n,
        pcie_read_mux_context_V_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
output  [7:0] pcie_read_req_V_num_din;
input   pcie_read_req_V_num_full_n;
output   pcie_read_req_V_num_write;
output  [63:0] pcie_read_req_V_addr_din;
input   pcie_read_req_V_addr_full_n;
output   pcie_read_req_V_addr_write;
input  [7:0] device_pcie_read_req_V_num_dout;
input   device_pcie_read_req_V_num_empty_n;
output   device_pcie_read_req_V_num_read;
input  [63:0] device_pcie_read_req_V_addr_dout;
input   device_pcie_read_req_V_addr_empty_n;
output   device_pcie_read_req_V_addr_read;
input  [7:0] host_pcie_read_req_V_num_dout;
input   host_pcie_read_req_V_num_empty_n;
output   host_pcie_read_req_V_num_read;
input  [63:0] host_pcie_read_req_V_addr_dout;
input   host_pcie_read_req_V_addr_empty_n;
output   host_pcie_read_req_V_addr_read;
input  [7:0] cosim_dramA_read_req_V_num_dout;
input   cosim_dramA_read_req_V_num_empty_n;
output   cosim_dramA_read_req_V_num_read;
input  [63:0] cosim_dramA_read_req_V_addr_dout;
input   cosim_dramA_read_req_V_addr_empty_n;
output   cosim_dramA_read_req_V_addr_read;
input  [7:0] cosim_dramB_read_req_V_num_dout;
input   cosim_dramB_read_req_V_num_empty_n;
output   cosim_dramB_read_req_V_num_read;
input  [63:0] cosim_dramB_read_req_V_addr_dout;
input   cosim_dramB_read_req_V_addr_empty_n;
output   cosim_dramB_read_req_V_addr_read;
input  [7:0] cosim_dramC_read_req_V_num_dout;
input   cosim_dramC_read_req_V_num_empty_n;
output   cosim_dramC_read_req_V_num_read;
input  [63:0] cosim_dramC_read_req_V_addr_dout;
input   cosim_dramC_read_req_V_addr_empty_n;
output   cosim_dramC_read_req_V_addr_read;
input  [7:0] cosim_dramD_read_req_V_num_dout;
input   cosim_dramD_read_req_V_num_empty_n;
output   cosim_dramD_read_req_V_num_read;
input  [63:0] cosim_dramD_read_req_V_addr_dout;
input   cosim_dramD_read_req_V_addr_empty_n;
output   cosim_dramD_read_req_V_addr_read;
output  [7:0] pcie_read_mux_context_V_din;
input   pcie_read_mux_context_V_full_n;
output   pcie_read_mux_context_V_write;

reg ap_idle;
reg pcie_read_mux_context_V_write;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    pcie_read_req_V_num_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] has_read_req_s_reg_351;
reg    pcie_read_req_V_addr_blk_n;
reg    pcie_read_mux_context_V_blk_n;
reg   [7:0] reg_632;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    pcie_read_req_V_num1_status;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] empty_n_18_fu_736_p1;
wire   [0:0] empty_n_19_fu_748_p1;
wire   [0:0] tmp_2_fu_763_p2;
wire   [0:0] tmp_4_fu_769_p2;
wire   [0:0] tmp_8_fu_775_p2;
wire   [0:0] tmp_s_fu_781_p2;
wire   [0:0] grp_fu_585_p1;
wire   [0:0] grp_fu_569_p1;
wire   [0:0] empty_n_20_fu_553_p1;
reg   [63:0] reg_640;
reg   [7:0] reg_644;
wire   [0:0] grp_fu_537_p1;
reg   [63:0] reg_652;
reg   [7:0] reg_656;
wire   [0:0] grp_fu_549_p1;
reg   [63:0] reg_664;
reg   [7:0] reg_668;
wire   [0:0] grp_fu_565_p1;
reg   [63:0] reg_676;
wire   [63:0] grp_fu_680_p2;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] empty_n_18_reg_821;
reg   [0:0] empty_n_19_reg_835;
reg   [0:0] tmp_2_reg_859;
reg   [0:0] tmp_4_reg_863;
reg   [0:0] tmp_8_reg_867;
reg   [0:0] tmp_s_reg_871;
reg   [0:0] empty_n_29_reg_875;
reg   [0:0] empty_n_32_reg_879;
reg   [0:0] empty_n_34_reg_883;
reg   [0:0] empty_n_35_reg_887;
reg   [0:0] empty_n_25_reg_891;
reg   [0:0] empty_n_22_reg_907;
reg   [0:0] empty_n_24_reg_911;
reg   [0:0] empty_n_20_reg_923;
reg   [0:0] empty_n_21_reg_927;
reg   [0:0] empty_n_23_reg_931;
wire   [63:0] grp_fu_686_p2;
reg   [0:0] empty_n_28_reg_895;
reg   [0:0] empty_n_31_reg_899;
reg   [0:0] empty_n_33_reg_903;
wire   [63:0] grp_fu_692_p2;
reg   [0:0] empty_n_27_reg_915;
reg   [0:0] empty_n_30_reg_919;
wire   [63:0] grp_fu_698_p2;
reg   [0:0] empty_n_26_reg_935;
wire   [0:0] empty_n_35_fu_581_p1;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_reg_pp0_iter1_has_read_req_s_reg_351;
wire   [0:0] ap_phi_reg_pp0_iter0_has_read_req_s_reg_351;
wire   [63:0] ap_phi_reg_pp0_iter0_tmp_addr_reg_428;
reg   [63:0] ap_phi_reg_pp0_iter1_tmp_addr_reg_428;
reg   [63:0] ap_phi_reg_pp0_iter2_tmp_addr_reg_428;
wire   [7:0] ap_phi_reg_pp0_iter0_tmp_num_reg_480;
reg   [7:0] ap_phi_reg_pp0_iter1_tmp_num_reg_480;
reg   [7:0] ap_phi_reg_pp0_iter2_tmp_num_reg_480;
reg    device_pcie_read_req_V_num0_update;
wire   [0:0] empty_n_nbread_fu_286_p3_0;
reg    host_pcie_read_req_V_num0_update;
wire   [0:0] empty_n_1_nbread_fu_294_p3_0;
reg    cosim_dramA_read_req_V_num0_update;
wire   [0:0] grp_nbread_fu_302_p3_0;
reg    cosim_dramB_read_req_V_num0_update;
wire   [0:0] grp_nbread_fu_310_p3_0;
reg    cosim_dramC_read_req_V_num0_update;
wire   [0:0] grp_nbread_fu_318_p3_0;
reg    cosim_dramD_read_req_V_num0_update;
wire   [0:0] grp_nbread_fu_326_p3_0;
reg    ap_block_pp0_stage0_01001;
reg    pcie_read_req_V_num1_update;
reg   [7:0] tmp_fu_278;
reg   [3:0] last_context_fu_282;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_2_fu_763_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_537_p1 == 1'd0) & (empty_n_20_fu_553_p1 == 1'd0) & (grp_fu_569_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_fu_769_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_549_p1 == 1'd0) & (grp_fu_537_p1 == 1'd0) & (grp_fu_569_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_fu_775_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_565_p1 == 1'd0) & (grp_fu_549_p1 == 1'd0) & (grp_fu_537_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_781_p2 == 1'd0) & (tmp_8_fu_775_p2 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_fu_781_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_35_fu_581_p1 == 1'd0) & (grp_fu_565_p1 == 1'd0) & (grp_fu_549_p1 == 1'd0) & (grp_fu_537_p1 == 1'd0) & (tmp_8_fu_775_p2 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_has_read_req_s_reg_351 <= 1'd0;
    end else if ((((empty_n_18_fu_736_p1 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_19_fu_748_p1 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_has_read_req_s_reg_351 <= 1'd1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_has_read_req_s_reg_351 <= ap_phi_reg_pp0_iter0_has_read_req_s_reg_351;
    end
end

always @ (posedge ap_clk) begin
    if ((((empty_n_19_fu_748_p1 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_2_fu_763_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_537_p1 == 1'd0) & (empty_n_20_fu_553_p1 == 1'd0) & (grp_fu_569_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_fu_769_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_549_p1 == 1'd0) & (grp_fu_537_p1 == 1'd0) & (grp_fu_569_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_fu_775_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_565_p1 == 1'd0) & (grp_fu_549_p1 == 1'd0) & (grp_fu_537_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_781_p2 == 1'd0) & (tmp_8_fu_775_p2 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_fu_781_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_35_fu_581_p1 == 1'd0) & (grp_fu_565_p1 == 1'd0) & (grp_fu_549_p1 == 1'd0) & (grp_fu_537_p1 == 1'd0) & (tmp_8_fu_775_p2 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_tmp_addr_reg_428 <= host_pcie_read_req_V_addr_dout;
    end else if (((empty_n_18_fu_736_p1 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_tmp_addr_reg_428 <= device_pcie_read_req_V_addr_dout;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_tmp_addr_reg_428 <= ap_phi_reg_pp0_iter0_tmp_addr_reg_428;
    end
end

always @ (posedge ap_clk) begin
    if ((((empty_n_19_fu_748_p1 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_2_fu_763_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_537_p1 == 1'd0) & (empty_n_20_fu_553_p1 == 1'd0) & (grp_fu_569_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_fu_769_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_549_p1 == 1'd0) & (grp_fu_537_p1 == 1'd0) & (grp_fu_569_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_fu_775_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_565_p1 == 1'd0) & (grp_fu_549_p1 == 1'd0) & (grp_fu_537_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_781_p2 == 1'd0) & (tmp_8_fu_775_p2 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_fu_781_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_35_fu_581_p1 == 1'd0) & (grp_fu_565_p1 == 1'd0) & (grp_fu_549_p1 == 1'd0) & (grp_fu_537_p1 == 1'd0) & (tmp_8_fu_775_p2 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_tmp_num_reg_480 <= host_pcie_read_req_V_num_dout;
    end else if (((empty_n_18_fu_736_p1 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_tmp_num_reg_480 <= device_pcie_read_req_V_num_dout;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_tmp_num_reg_480 <= ap_phi_reg_pp0_iter0_tmp_num_reg_480;
    end
end

always @ (posedge ap_clk) begin
    if ((((empty_n_26_reg_935 == 1'd1) & (tmp_2_reg_859 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_23_reg_931 == 1'd0) & (empty_n_21_reg_927 == 1'd0) & (empty_n_20_reg_923 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_27_reg_915 == 1'd1) & (tmp_4_reg_863 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_24_reg_911 == 1'd0) & (empty_n_22_reg_907 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_28_reg_895 == 1'd1) & (tmp_8_reg_867 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_25_reg_891 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_29_reg_875 == 1'd1) & (tmp_s_reg_871 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_reg_867 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_tmp_addr_reg_428 <= grp_fu_698_p2;
    end else if ((((empty_n_23_reg_931 == 1'd1) & (tmp_2_reg_859 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_21_reg_927 == 1'd0) & (empty_n_20_reg_923 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_24_reg_911 == 1'd1) & (tmp_4_reg_863 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_22_reg_907 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_25_reg_891 == 1'd1) & (tmp_8_reg_867 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_35_reg_887 == 1'd1) & (tmp_s_reg_871 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_34_reg_883 == 1'd0) & (empty_n_32_reg_879 == 1'd0) & (empty_n_29_reg_875 == 1'd0) & (tmp_8_reg_867 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_tmp_addr_reg_428 <= grp_fu_680_p2;
    end else if ((((empty_n_21_reg_927 == 1'd1) & (tmp_2_reg_859 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_20_reg_923 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_22_reg_907 == 1'd1) & (tmp_4_reg_863 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_33_reg_903 == 1'd1) & (tmp_8_reg_867 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_31_reg_899 == 1'd0) & (empty_n_28_reg_895 == 1'd0) & (empty_n_25_reg_891 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_34_reg_883 == 1'd1) & (tmp_s_reg_871 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_32_reg_879 == 1'd0) & (empty_n_29_reg_875 == 1'd0) & (tmp_8_reg_867 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_tmp_addr_reg_428 <= grp_fu_686_p2;
    end else if ((((empty_n_20_reg_923 == 1'd1) & (tmp_2_reg_859 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_30_reg_919 == 1'd1) & (tmp_4_reg_863 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_27_reg_915 == 1'd0) & (empty_n_24_reg_911 == 1'd0) & (empty_n_22_reg_907 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_31_reg_899 == 1'd1) & (tmp_8_reg_867 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_28_reg_895 == 1'd0) & (empty_n_25_reg_891 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_32_reg_879 == 1'd1) & (tmp_s_reg_871 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_29_reg_875 == 1'd0) & (tmp_8_reg_867 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_tmp_addr_reg_428 <= grp_fu_692_p2;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_tmp_addr_reg_428 <= ap_phi_reg_pp0_iter1_tmp_addr_reg_428;
    end
end

always @ (posedge ap_clk) begin
    if ((((empty_n_26_reg_935 == 1'd1) & (tmp_2_reg_859 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_23_reg_931 == 1'd0) & (empty_n_21_reg_927 == 1'd0) & (empty_n_20_reg_923 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_27_reg_915 == 1'd1) & (tmp_4_reg_863 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_24_reg_911 == 1'd0) & (empty_n_22_reg_907 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_28_reg_895 == 1'd1) & (tmp_8_reg_867 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_25_reg_891 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_29_reg_875 == 1'd1) & (tmp_s_reg_871 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_reg_867 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_tmp_num_reg_480 <= reg_632;
    end else if ((((empty_n_23_reg_931 == 1'd1) & (tmp_2_reg_859 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_21_reg_927 == 1'd0) & (empty_n_20_reg_923 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_24_reg_911 == 1'd1) & (tmp_4_reg_863 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_22_reg_907 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_25_reg_891 == 1'd1) & (tmp_8_reg_867 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_35_reg_887 == 1'd1) & (tmp_s_reg_871 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_34_reg_883 == 1'd0) & (empty_n_32_reg_879 == 1'd0) & (empty_n_29_reg_875 == 1'd0) & (tmp_8_reg_867 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_tmp_num_reg_480 <= reg_668;
    end else if ((((empty_n_21_reg_927 == 1'd1) & (tmp_2_reg_859 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_20_reg_923 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_22_reg_907 == 1'd1) & (tmp_4_reg_863 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_33_reg_903 == 1'd1) & (tmp_8_reg_867 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_31_reg_899 == 1'd0) & (empty_n_28_reg_895 == 1'd0) & (empty_n_25_reg_891 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_34_reg_883 == 1'd1) & (tmp_s_reg_871 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_32_reg_879 == 1'd0) & (empty_n_29_reg_875 == 1'd0) & (tmp_8_reg_867 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_tmp_num_reg_480 <= reg_656;
    end else if ((((empty_n_20_reg_923 == 1'd1) & (tmp_2_reg_859 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_30_reg_919 == 1'd1) & (tmp_4_reg_863 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_27_reg_915 == 1'd0) & (empty_n_24_reg_911 == 1'd0) & (empty_n_22_reg_907 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_31_reg_899 == 1'd1) & (tmp_8_reg_867 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_28_reg_895 == 1'd0) & (empty_n_25_reg_891 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_32_reg_879 == 1'd1) & (tmp_s_reg_871 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_29_reg_875 == 1'd0) & (tmp_8_reg_867 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_tmp_num_reg_480 <= reg_644;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_tmp_num_reg_480 <= ap_phi_reg_pp0_iter1_tmp_num_reg_480;
    end
end

always @ (posedge ap_clk) begin
    if ((((empty_n_20_reg_923 == 1'd1) & (tmp_2_reg_859 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_21_reg_927 == 1'd1) & (tmp_2_reg_859 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_20_reg_923 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_26_reg_935 == 1'd1) & (tmp_2_reg_859 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_23_reg_931 == 1'd0) & (empty_n_21_reg_927 == 1'd0) & (empty_n_20_reg_923 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_23_reg_931 == 1'd1) & (tmp_2_reg_859 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_21_reg_927 == 1'd0) & (empty_n_20_reg_923 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_22_reg_907 == 1'd1) & (tmp_4_reg_863 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_27_reg_915 == 1'd1) & (tmp_4_reg_863 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_24_reg_911 == 1'd0) & (empty_n_22_reg_907 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_30_reg_919 == 1'd1) & (tmp_4_reg_863 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_27_reg_915 == 1'd0) & (empty_n_24_reg_911 == 1'd0) & (empty_n_22_reg_907 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_24_reg_911 == 1'd1) & (tmp_4_reg_863 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_22_reg_907 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_28_reg_895 == 1'd1) & (tmp_8_reg_867 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_25_reg_891 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_31_reg_899 == 1'd1) & (tmp_8_reg_867 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_28_reg_895 == 1'd0) & (empty_n_25_reg_891 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_33_reg_903 == 1'd1) & (tmp_8_reg_867 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_31_reg_899 == 1'd0) & (empty_n_28_reg_895 == 1'd0) & (empty_n_25_reg_891 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_25_reg_891 == 1'd1) & (tmp_8_reg_867 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_29_reg_875 == 1'd1) & (tmp_s_reg_871 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_reg_867 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_32_reg_879 == 1'd1) & (tmp_s_reg_871 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_29_reg_875 == 1'd0) & (tmp_8_reg_867 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_34_reg_883 == 1'd1) & (tmp_s_reg_871 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_32_reg_879 == 1'd0) & (empty_n_29_reg_875 == 1'd0) & (tmp_8_reg_867 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_35_reg_887 == 1'd1) & (tmp_s_reg_871 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_34_reg_883 == 1'd0) & (empty_n_32_reg_879 == 1'd0) & (empty_n_29_reg_875 == 1'd0) & (tmp_8_reg_867 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        has_read_req_s_reg_351 <= 1'd1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        has_read_req_s_reg_351 <= ap_phi_reg_pp0_iter1_has_read_req_s_reg_351;
    end
end

always @ (posedge ap_clk) begin
    if ((((empty_n_20_fu_553_p1 == 1'd1) & (tmp_2_fu_763_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_fu_549_p1 == 1'd1) & (tmp_4_fu_769_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_537_p1 == 1'd0) & (grp_fu_569_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_fu_769_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_549_p1 == 1'd0) & (grp_fu_537_p1 == 1'd0) & (grp_fu_569_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_fu_549_p1 == 1'd1) & (tmp_8_fu_775_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_537_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_fu_549_p1 == 1'd1) & (tmp_s_fu_781_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_537_p1 == 1'd0) & (tmp_8_fu_775_p2 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
                last_context_fu_282[0] <= 1'b1;
        last_context_fu_282[1] <= 1'b1;
        last_context_fu_282[2] <= 1'b0;
    end else if ((((grp_fu_569_p1 == 1'd1) & (tmp_2_fu_763_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_20_fu_553_p1 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_fu_569_p1 == 1'd1) & (tmp_4_fu_769_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_fu_565_p1 == 1'd1) & (tmp_8_fu_775_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_549_p1 == 1'd0) & (grp_fu_537_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_fu_775_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_565_p1 == 1'd0) & (grp_fu_549_p1 == 1'd0) & (grp_fu_537_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_fu_565_p1 == 1'd1) & (tmp_s_fu_781_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_549_p1 == 1'd0) & (grp_fu_537_p1 == 1'd0) & (tmp_8_fu_775_p2 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
                last_context_fu_282[0] <= 1'b0;
        last_context_fu_282[1] <= 1'b0;
        last_context_fu_282[2] <= 1'b1;
    end else if ((((grp_fu_585_p1 == 1'd1) & (tmp_2_fu_763_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_20_fu_553_p1 == 1'd0) & (grp_fu_569_p1 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_fu_585_p1 == 1'd1) & (tmp_4_fu_769_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_569_p1 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_fu_585_p1 == 1'd1) & (tmp_8_fu_775_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_35_fu_581_p1 == 1'd1) & (tmp_s_fu_781_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_565_p1 == 1'd0) & (grp_fu_549_p1 == 1'd0) & (grp_fu_537_p1 == 1'd0) & (tmp_8_fu_775_p2 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_fu_781_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_35_fu_581_p1 == 1'd0) & (grp_fu_565_p1 == 1'd0) & (grp_fu_549_p1 == 1'd0) & (grp_fu_537_p1 == 1'd0) & (tmp_8_fu_775_p2 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
                last_context_fu_282[0] <= 1'b1;
        last_context_fu_282[1] <= 1'b0;
        last_context_fu_282[2] <= 1'b1;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_537_p1 == 1'd1) & (tmp_2_fu_763_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_20_fu_553_p1 == 1'd0) & (grp_fu_569_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_2_fu_763_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_537_p1 == 1'd0) & (empty_n_20_fu_553_p1 == 1'd0) & (grp_fu_569_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_fu_537_p1 == 1'd1) & (tmp_4_fu_769_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_569_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_fu_537_p1 == 1'd1) & (tmp_8_fu_775_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_585_p1 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_fu_537_p1 == 1'd1) & (tmp_s_fu_781_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_fu_775_p2 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
                last_context_fu_282[0] <= 1'b0;
        last_context_fu_282[1] <= 1'b1;
        last_context_fu_282[2] <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_18_reg_821 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
                tmp_fu_278[0] <= 1'b0;
        tmp_fu_278[1] <= 1'b0;
        tmp_fu_278[2] <= 1'b0;
    end else if (((empty_n_19_reg_835 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
                tmp_fu_278[0] <= 1'b1;
        tmp_fu_278[1] <= 1'b0;
        tmp_fu_278[2] <= 1'b0;
    end else if ((((empty_n_26_reg_935 == 1'd1) & (tmp_2_reg_859 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_23_reg_931 == 1'd0) & (empty_n_21_reg_927 == 1'd0) & (empty_n_20_reg_923 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_27_reg_915 == 1'd1) & (tmp_4_reg_863 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_24_reg_911 == 1'd0) & (empty_n_22_reg_907 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_28_reg_895 == 1'd1) & (tmp_8_reg_867 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_25_reg_891 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_29_reg_875 == 1'd1) & (tmp_s_reg_871 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_reg_867 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
                tmp_fu_278[0] <= 1'b0;
        tmp_fu_278[1] <= 1'b1;
        tmp_fu_278[2] <= 1'b0;
    end else if ((((empty_n_20_reg_923 == 1'd1) & (tmp_2_reg_859 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_30_reg_919 == 1'd1) & (tmp_4_reg_863 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_27_reg_915 == 1'd0) & (empty_n_24_reg_911 == 1'd0) & (empty_n_22_reg_907 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_31_reg_899 == 1'd1) & (tmp_8_reg_867 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_28_reg_895 == 1'd0) & (empty_n_25_reg_891 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_32_reg_879 == 1'd1) & (tmp_s_reg_871 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_29_reg_875 == 1'd0) & (tmp_8_reg_867 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
                tmp_fu_278[0] <= 1'b1;
        tmp_fu_278[1] <= 1'b1;
        tmp_fu_278[2] <= 1'b0;
    end else if ((((empty_n_21_reg_927 == 1'd1) & (tmp_2_reg_859 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_20_reg_923 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_22_reg_907 == 1'd1) & (tmp_4_reg_863 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_33_reg_903 == 1'd1) & (tmp_8_reg_867 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_31_reg_899 == 1'd0) & (empty_n_28_reg_895 == 1'd0) & (empty_n_25_reg_891 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_34_reg_883 == 1'd1) & (tmp_s_reg_871 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_32_reg_879 == 1'd0) & (empty_n_29_reg_875 == 1'd0) & (tmp_8_reg_867 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
                tmp_fu_278[0] <= 1'b0;
        tmp_fu_278[1] <= 1'b0;
        tmp_fu_278[2] <= 1'b1;
    end else if ((((empty_n_23_reg_931 == 1'd1) & (tmp_2_reg_859 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_21_reg_927 == 1'd0) & (empty_n_20_reg_923 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_24_reg_911 == 1'd1) & (tmp_4_reg_863 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_22_reg_907 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_25_reg_891 == 1'd1) & (tmp_8_reg_867 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_35_reg_887 == 1'd1) & (tmp_s_reg_871 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_34_reg_883 == 1'd0) & (empty_n_32_reg_879 == 1'd0) & (empty_n_29_reg_875 == 1'd0) & (tmp_8_reg_867 == 1'd0) & (tmp_4_reg_863 == 1'd0) & (tmp_2_reg_859 == 1'd0) & (empty_n_19_reg_835 == 1'd0) & (empty_n_18_reg_821 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
                tmp_fu_278[0] <= 1'b1;
        tmp_fu_278[1] <= 1'b0;
        tmp_fu_278[2] <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_18_reg_821 <= empty_n_nbread_fu_286_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_19_reg_835 <= empty_n_1_nbread_fu_294_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_20_reg_923 <= grp_nbread_fu_310_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_fu_763_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_20_fu_553_p1 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_21_reg_927 <= grp_nbread_fu_318_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_fu_769_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_22_reg_907 <= grp_nbread_fu_318_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_fu_763_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_20_fu_553_p1 == 1'd0) & (grp_fu_569_p1 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_23_reg_931 <= grp_nbread_fu_326_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_fu_769_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_569_p1 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_24_reg_911 <= grp_nbread_fu_326_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_8_fu_775_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_25_reg_891 <= grp_nbread_fu_326_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_fu_763_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_20_fu_553_p1 == 1'd0) & (grp_fu_569_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_26_reg_935 <= grp_nbread_fu_302_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_fu_769_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_569_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_27_reg_915 <= grp_nbread_fu_302_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_8_fu_775_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_585_p1 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_28_reg_895 <= grp_nbread_fu_302_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_781_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_fu_775_p2 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_29_reg_875 <= grp_nbread_fu_302_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_fu_769_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_537_p1 == 1'd0) & (grp_fu_569_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_30_reg_919 <= grp_nbread_fu_310_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_8_fu_775_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_537_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_31_reg_899 <= grp_nbread_fu_310_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_781_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_537_p1 == 1'd0) & (tmp_8_fu_775_p2 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_32_reg_879 <= grp_nbread_fu_310_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_8_fu_775_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_549_p1 == 1'd0) & (grp_fu_537_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_33_reg_903 <= grp_nbread_fu_318_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_781_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_549_p1 == 1'd0) & (grp_fu_537_p1 == 1'd0) & (tmp_8_fu_775_p2 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_34_reg_883 <= grp_nbread_fu_318_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_781_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_565_p1 == 1'd0) & (grp_fu_549_p1 == 1'd0) & (grp_fu_537_p1 == 1'd0) & (tmp_8_fu_775_p2 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_35_reg_887 <= grp_nbread_fu_326_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_2_fu_763_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_20_fu_553_p1 == 1'd0) & (grp_fu_569_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_fu_769_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_569_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_fu_775_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_585_p1 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_fu_781_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_fu_775_p2 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_632 <= cosim_dramA_read_req_V_num_dout;
        reg_640 <= cosim_dramA_read_req_V_addr_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_2_fu_763_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_fu_769_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_537_p1 == 1'd0) & (grp_fu_569_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_fu_775_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_537_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_fu_781_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_537_p1 == 1'd0) & (tmp_8_fu_775_p2 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_644 <= cosim_dramB_read_req_V_num_dout;
        reg_652 <= cosim_dramB_read_req_V_addr_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_2_fu_763_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_20_fu_553_p1 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_fu_769_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_fu_775_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_549_p1 == 1'd0) & (grp_fu_537_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_fu_781_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_549_p1 == 1'd0) & (grp_fu_537_p1 == 1'd0) & (tmp_8_fu_775_p2 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_656 <= cosim_dramC_read_req_V_num_dout;
        reg_664 <= cosim_dramC_read_req_V_addr_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_2_fu_763_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_20_fu_553_p1 == 1'd0) & (grp_fu_569_p1 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_fu_769_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_569_p1 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_fu_775_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_fu_781_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_565_p1 == 1'd0) & (grp_fu_549_p1 == 1'd0) & (grp_fu_537_p1 == 1'd0) & (tmp_8_fu_775_p2 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_668 <= cosim_dramD_read_req_V_num_dout;
        reg_676 <= cosim_dramD_read_req_V_addr_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_2_reg_859 <= tmp_2_fu_763_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_4_reg_863 <= tmp_4_fu_769_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_8_reg_867 <= tmp_8_fu_775_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_fu_775_p2 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_s_reg_871 <= tmp_s_fu_781_p2;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((cosim_dramA_read_req_V_num_empty_n & cosim_dramA_read_req_V_addr_empty_n) == 1'b1) & (((tmp_2_fu_763_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_20_fu_553_p1 == 1'd0) & (grp_fu_569_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_fu_769_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_569_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_fu_775_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_585_p1 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_fu_781_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_fu_775_p2 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        cosim_dramA_read_req_V_num0_update = 1'b1;
    end else begin
        cosim_dramA_read_req_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((cosim_dramB_read_req_V_num_empty_n & cosim_dramB_read_req_V_addr_empty_n) == 1'b1) & (((tmp_2_fu_763_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_fu_769_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_537_p1 == 1'd0) & (grp_fu_569_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_fu_775_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_537_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_fu_781_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_537_p1 == 1'd0) & (tmp_8_fu_775_p2 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        cosim_dramB_read_req_V_num0_update = 1'b1;
    end else begin
        cosim_dramB_read_req_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((cosim_dramC_read_req_V_num_empty_n & cosim_dramC_read_req_V_addr_empty_n) == 1'b1) & (((tmp_2_fu_763_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_20_fu_553_p1 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_fu_769_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_fu_775_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_549_p1 == 1'd0) & (grp_fu_537_p1 == 1'd0) & (grp_fu_585_p1 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_fu_781_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_549_p1 == 1'd0) & (grp_fu_537_p1 == 1'd0) & (tmp_8_fu_775_p2 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        cosim_dramC_read_req_V_num0_update = 1'b1;
    end else begin
        cosim_dramC_read_req_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((cosim_dramD_read_req_V_num_empty_n & cosim_dramD_read_req_V_addr_empty_n) == 1'b1) & (((tmp_2_fu_763_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_20_fu_553_p1 == 1'd0) & (grp_fu_569_p1 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_fu_769_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_569_p1 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_fu_775_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_fu_781_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_565_p1 == 1'd0) & (grp_fu_549_p1 == 1'd0) & (grp_fu_537_p1 == 1'd0) & (tmp_8_fu_775_p2 == 1'd0) & (tmp_4_fu_769_p2 == 1'd0) & (tmp_2_fu_763_p2 == 1'd0) & (empty_n_19_fu_748_p1 == 1'd0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        cosim_dramD_read_req_V_num0_update = 1'b1;
    end else begin
        cosim_dramD_read_req_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((device_pcie_read_req_V_num_empty_n & device_pcie_read_req_V_addr_empty_n) == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        device_pcie_read_req_V_num0_update = 1'b1;
    end else begin
        device_pcie_read_req_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((host_pcie_read_req_V_num_empty_n & host_pcie_read_req_V_addr_empty_n) == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_18_fu_736_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        host_pcie_read_req_V_num0_update = 1'b1;
    end else begin
        host_pcie_read_req_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((has_read_req_s_reg_351 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pcie_read_mux_context_V_blk_n = pcie_read_mux_context_V_full_n;
    end else begin
        pcie_read_mux_context_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((has_read_req_s_reg_351 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pcie_read_mux_context_V_write = 1'b1;
    end else begin
        pcie_read_mux_context_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((has_read_req_s_reg_351 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pcie_read_req_V_addr_blk_n = pcie_read_req_V_addr_full_n;
    end else begin
        pcie_read_req_V_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((has_read_req_s_reg_351 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pcie_read_req_V_num1_update = 1'b1;
    end else begin
        pcie_read_req_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if (((has_read_req_s_reg_351 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pcie_read_req_V_num_blk_n = pcie_read_req_V_num_full_n;
    end else begin
        pcie_read_req_V_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (((has_read_req_s_reg_351 == 1'd1) & (pcie_read_req_V_num1_status == 1'b0)) | ((has_read_req_s_reg_351 == 1'd1) & (pcie_read_mux_context_V_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (((has_read_req_s_reg_351 == 1'd1) & (pcie_read_req_V_num1_status == 1'b0)) | ((has_read_req_s_reg_351 == 1'd1) & (pcie_read_mux_context_V_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter2 == 1'b1) & (((has_read_req_s_reg_351 == 1'd1) & (pcie_read_req_V_num1_status == 1'b0)) | ((has_read_req_s_reg_351 == 1'd1) & (pcie_read_mux_context_V_full_n == 1'b0))));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = (((has_read_req_s_reg_351 == 1'd1) & (pcie_read_req_V_num1_status == 1'b0)) | ((has_read_req_s_reg_351 == 1'd1) & (pcie_read_mux_context_V_full_n == 1'b0)));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_has_read_req_s_reg_351 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_addr_reg_428 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_num_reg_480 = 'bx;

assign ap_ready = 1'b0;

assign cosim_dramA_read_req_V_addr_read = cosim_dramA_read_req_V_num0_update;

assign cosim_dramA_read_req_V_num_read = cosim_dramA_read_req_V_num0_update;

assign cosim_dramB_read_req_V_addr_read = cosim_dramB_read_req_V_num0_update;

assign cosim_dramB_read_req_V_num_read = cosim_dramB_read_req_V_num0_update;

assign cosim_dramC_read_req_V_addr_read = cosim_dramC_read_req_V_num0_update;

assign cosim_dramC_read_req_V_num_read = cosim_dramC_read_req_V_num0_update;

assign cosim_dramD_read_req_V_addr_read = cosim_dramD_read_req_V_num0_update;

assign cosim_dramD_read_req_V_num_read = cosim_dramD_read_req_V_num0_update;

assign device_pcie_read_req_V_addr_read = device_pcie_read_req_V_num0_update;

assign device_pcie_read_req_V_num_read = device_pcie_read_req_V_num0_update;

assign empty_n_18_fu_736_p1 = empty_n_nbread_fu_286_p3_0;

assign empty_n_19_fu_748_p1 = empty_n_1_nbread_fu_294_p3_0;

assign empty_n_1_nbread_fu_294_p3_0 = (host_pcie_read_req_V_num_empty_n & host_pcie_read_req_V_addr_empty_n);

assign empty_n_20_fu_553_p1 = grp_nbread_fu_310_p3_0;

assign empty_n_35_fu_581_p1 = grp_nbread_fu_326_p3_0;

assign empty_n_nbread_fu_286_p3_0 = (device_pcie_read_req_V_num_empty_n & device_pcie_read_req_V_addr_empty_n);

assign grp_fu_537_p1 = grp_nbread_fu_302_p3_0;

assign grp_fu_549_p1 = grp_nbread_fu_310_p3_0;

assign grp_fu_565_p1 = grp_nbread_fu_318_p3_0;

assign grp_fu_569_p1 = grp_nbread_fu_318_p3_0;

assign grp_fu_585_p1 = grp_nbread_fu_326_p3_0;

assign grp_fu_680_p2 = (reg_676 + 64'd68719476736);

assign grp_fu_686_p2 = (reg_664 + 64'd51539607552);

assign grp_fu_692_p2 = (reg_652 + 64'd34359738368);

assign grp_fu_698_p2 = (reg_640 + 64'd17179869184);

assign grp_nbread_fu_302_p3_0 = (cosim_dramA_read_req_V_num_empty_n & cosim_dramA_read_req_V_addr_empty_n);

assign grp_nbread_fu_310_p3_0 = (cosim_dramB_read_req_V_num_empty_n & cosim_dramB_read_req_V_addr_empty_n);

assign grp_nbread_fu_318_p3_0 = (cosim_dramC_read_req_V_num_empty_n & cosim_dramC_read_req_V_addr_empty_n);

assign grp_nbread_fu_326_p3_0 = (cosim_dramD_read_req_V_num_empty_n & cosim_dramD_read_req_V_addr_empty_n);

assign host_pcie_read_req_V_addr_read = host_pcie_read_req_V_num0_update;

assign host_pcie_read_req_V_num_read = host_pcie_read_req_V_num0_update;

assign pcie_read_mux_context_V_din = tmp_fu_278;

assign pcie_read_req_V_addr_din = ap_phi_reg_pp0_iter2_tmp_addr_reg_428;

assign pcie_read_req_V_addr_write = pcie_read_req_V_num1_update;

assign pcie_read_req_V_num1_status = (pcie_read_req_V_num_full_n & pcie_read_req_V_addr_full_n);

assign pcie_read_req_V_num_din = ap_phi_reg_pp0_iter2_tmp_num_reg_480;

assign pcie_read_req_V_num_write = pcie_read_req_V_num1_update;

assign tmp_2_fu_763_p2 = ((last_context_fu_282 == 4'd2) ? 1'b1 : 1'b0);

assign tmp_4_fu_769_p2 = ((last_context_fu_282 == 4'd3) ? 1'b1 : 1'b0);

assign tmp_8_fu_775_p2 = ((last_context_fu_282 == 4'd4) ? 1'b1 : 1'b0);

assign tmp_s_fu_781_p2 = ((last_context_fu_282 == 4'd5) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    tmp_fu_278[7:3] <= 5'b00000;
    last_context_fu_282[3] <= 1'b0;
end

endmodule //pcie_read_req_multiplexer
