Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 08:51:00 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_37_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 Delay1No22_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 1.140ns (34.122%)  route 2.201ns (65.878%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 7.231 - 4.000 ) 
    Source Clock Delay      (SCD):    3.827ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.876ns (routing 1.802ns, distribution 1.074ns)
  Clock Net Delay (Destination): 2.571ns (routing 1.636ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=13945, routed)       2.876     3.827    Delay1No22_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X156Y182       FDCE                                         r  Delay1No22_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y182       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.905 r  Delay1No22_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.577     4.482    Delay1No22_instance/Q[0]
    SLICE_X162Y202       LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.582 r  Delay1No22_instance/geqOp_carry_i_16__3/O
                         net (fo=1, routed)           0.013     4.595    Sum10_7_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X162Y202       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.787 r  Sum10_7_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.813    Sum10_7_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X162Y203       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.828 r  Sum10_7_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.854    Sum10_7_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X162Y204       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.906 r  Sum10_7_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.519     5.425    Delay1No23_instance/CO[0]
    SLICE_X158Y211       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.096     5.521 f  Delay1No23_instance/shiftedFracY_d1[12]_i_4__3/O
                         net (fo=3, routed)           0.180     5.701    Delay1No22_instance/Y_reg[23]_0[0]
    SLICE_X158Y211       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     5.825 f  Delay1No22_instance/shiftedFracY_d1[32]_i_9__3/O
                         net (fo=3, routed)           0.095     5.920    Delay1No22_instance/shiftedFracY_d1[32]_i_9__3_n_0
    SLICE_X159Y211       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     6.009 r  Delay1No22_instance/shiftedFracY_d1[49]_i_7__3/O
                         net (fo=32, routed)          0.393     6.402    Delay1No23_instance/Y_reg[23]_0
    SLICE_X161Y201       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     6.551 r  Delay1No23_instance/shiftedFracY_d1[34]_i_2__3/O
                         net (fo=4, routed)           0.220     6.771    Delay1No23_instance/Sum10_7_impl_instance/level2[11]
    SLICE_X159Y205       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     6.894 r  Delay1No23_instance/shiftedFracY_d1[30]_i_3__3/O
                         net (fo=2, routed)           0.103     6.997    Delay1No22_instance/Y_reg[26]_0[7]
    SLICE_X159Y205       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     7.119 r  Delay1No22_instance/shiftedFracY_d1[14]_i_1__3/O
                         net (fo=1, routed)           0.049     7.168    Sum10_7_impl_instance/FPAddSubOp_instance/D[3]
    SLICE_X159Y205       FDRE                                         r  Sum10_7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=13945, routed)       2.571     7.231    Sum10_7_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X159Y205       FDRE                                         r  Sum10_7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/C
                         clock pessimism              0.510     7.741    
                         clock uncertainty           -0.035     7.706    
    SLICE_X159Y205       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.731    Sum10_7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]
  -------------------------------------------------------------------
                         required time                          7.731    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  0.563    




