 
****************************************
Report : qor
Design : FullModule_RiscV
Version: O-2018.06-SP1
Date   : Wed Aug  6 04:03:41 2025
****************************************


  Timing Path Group 'scan_clk'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          5.74
  Critical Path Slack:          93.60
  Critical Path Clk Period:    100.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         22
  Hierarchical Port Count:       1623
  Leaf Cell Count:              24161
  Buf/Inv Cell Count:           13305
  Buf Cell Count:               11149
  Inv Cell Count:                2156
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     21114
  Sequential Cell Count:         3047
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   255167.997167
  Noncombinational Area: 92726.783493
  Buf/Inv Area:         171896.829733
  Total Buffer Area:        159975.01
  Total Inverter Area:       11921.82
  Macro/Black Box Area:      0.000000
  Net Area:              12071.220994
  -----------------------------------
  Cell Area:            347894.780660
  Design Area:          359966.001654


  Design Rules
  -----------------------------------
  Total Number of Nets:         27354
  Nets With Violations:            16
  Max Trans Violations:             0
  Max Cap Violations:              16
  Max Fanout Violations:            1
  -----------------------------------


  Hostname: IC_EDA

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.84
  Logic Optimization:                 11.08
  Mapping Optimization:               64.57
  -----------------------------------------
  Overall Compile Time:               84.27
  Overall Compile Wall Clock Time:    84.60

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
