# ESE-345-Final-Project
Hierarchical gate-level and dataflow/RTL design of the pipelined multimedia Cell-Lite unit with the VHDL
