Warning (10268): Verilog HDL information at slave_port.v(106): always construct contains both blocking and non-blocking assignments File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_port.v Line: 106
Info (10281): Verilog HDL Declaration information at lcdlab3.v(3): object "rst" differs only in case from object "RST" in the same scope File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/lcdlab3.v Line: 3
Info (10281): Verilog HDL Declaration information at lcdlab3.v(47): object "HEX1" differs only in case from object "hex1" in the same scope File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/lcdlab3.v Line: 47
Info (10281): Verilog HDL Declaration information at lcdlab3.v(47): object "HEX0" differs only in case from object "hex0" in the same scope File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/lcdlab3.v Line: 47
Info (10281): Verilog HDL Declaration information at increment.v(14): object "DELAY_COUNT" differs only in case from object "delay_count" in the same scope File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/increment.v Line: 14
Warning (10268): Verilog HDL information at Bus_Arbiter.v(69): always construct contains both blocking and non-blocking assignments File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_Arbiter.v Line: 69
Warning (10268): Verilog HDL information at Bus_Arbiter.v(112): always construct contains both blocking and non-blocking assignments File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_Arbiter.v Line: 112
