<!doctype html><html lang=en><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge,chrome=1"><title>Seminar: Architectural Synthesis - COMP4601 Musings</title><meta name=renderer content="webkit"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1"><meta http-equiv=cache-control content="no-transform"><meta http-equiv=cache-control content="no-siteapp"><meta name=theme-color content="#f8f5ec"><meta name=msapplication-navbutton-color content="#f8f5ec"><meta name=apple-mobile-web-app-capable content="yes"><meta name=apple-mobile-web-app-status-bar-style content="#f8f5ec"><meta name=author content="z5206677"><meta name=description content="Scope  State Machines Component Connectivity   I/O  Input  Resources Constraints Sequencing Graph   Output  Source Schedule RTL     Sequencing Graphs Node-like tree which describes the structure"><meta name=keywords content="featherbear,COMP4601,UNSW"><meta name=generator content="Hugo 0.68.3 with theme even"><link rel=canonical href=../../lectures/seminar-architectural-synthesis/><link rel=apple-touch-icon sizes=180x180 href=../../apple-touch-icon.png><link rel=icon type=image/png sizes=32x32 href=../../favicon-32x32.png><link rel=icon type=image/png sizes=16x16 href=../../favicon-16x16.png><link rel=manifest href=../../manifest.json><link rel=mask-icon href=../../safari-pinned-tab.svg color=#5bbad5><link href=../../sass/main.min.651e6917abb0239242daa570c2bec9867267bbcd83646da5a850afe573347b44.css rel=stylesheet><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.1.20/dist/jquery.fancybox.min.css integrity="sha256-7TyXnr2YU040zfSP+rEcz29ggW4j56/ujTPwjMzyqFY=" crossorigin=anonymous><link rel=stylesheet href=../../css/typedjs.shortcode.css><link rel=stylesheet href=../../css/fixDetails.css><link rel=stylesheet href=../../css/fancyBox.css><meta property="og:title" content="Seminar: Architectural Synthesis"><meta property="og:description" content="Scope  State Machines Component Connectivity   I/O  Input  Resources Constraints Sequencing Graph   Output  Source Schedule RTL     Sequencing Graphs Node-like tree which describes the structure"><meta property="og:type" content="article"><meta property="og:url" content="/lectures/seminar-architectural-synthesis/"><meta property="article:published_time" content="2022-07-13T01:52:24+00:00"><meta property="article:modified_time" content="2022-07-20T01:11:44+00:00"><meta itemprop=name content="Seminar: Architectural Synthesis"><meta itemprop=description content="Scope  State Machines Component Connectivity   I/O  Input  Resources Constraints Sequencing Graph   Output  Source Schedule RTL     Sequencing Graphs Node-like tree which describes the structure"><meta itemprop=datePublished content="2022-07-13T01:52:24+00:00"><meta itemprop=dateModified content="2022-07-20T01:11:44+00:00"><meta itemprop=wordCount content="168"><meta itemprop=keywords content><meta name=twitter:card content="summary"><meta name=twitter:title content="Seminar: Architectural Synthesis"><meta name=twitter:description content="Scope  State Machines Component Connectivity   I/O  Input  Resources Constraints Sequencing Graph   Output  Source Schedule RTL     Sequencing Graphs Node-like tree which describes the structure"><!--[if lte IE 9]><script src=https://cdnjs.cloudflare.com/ajax/libs/classlist/1.1.20170427/classList.min.js></script><![endif]--><!--[if lt IE 9]><script src=https://cdn.jsdelivr.net/npm/html5shiv@3.7.3/dist/html5shiv.min.js></script><script src=https://cdn.jsdelivr.net/npm/respond.js@1.4.2/dest/respond.min.js></script><![endif]--></head><body><div id=mobile-navbar class=mobile-navbar><div class=mobile-header-logo><a href=../../ class=logo>COMP4601 Musings</a></div><div class=mobile-navbar-icon><span></span><span></span><span></span></div></div><nav id=mobile-menu class="mobile-menu slideout-menu"><ul class=mobile-menu-list><a href=../../><li class=mobile-menu-item>Home</li></a><a href=https://raw.githubusercontent.com/featherbear/UNSW-COMP4601/master/textbook/kastner-parallel-processing-fpgas.pdf><li class=mobile-menu-item>Textbook</li></a><a href=https://raw.githubusercontent.com/featherbear/UNSW-COMP4601/master/tutorials/ug871-vivado-high-level-synthesis-tutorial.pdf><li class=mobile-menu-item>Tutorials</li></a></ul></nav><div class=container id=mobile-panel><header id=header class=header><div class=logo-wrapper><a href=../../ class=logo>COMP4601 Musings</a></div><nav class=site-navbar><ul id=menu class=menu><li class=menu-item><a class=menu-item-link href=../../>Home</a></li><li class=menu-item><a class=menu-item-link href=https://raw.githubusercontent.com/featherbear/UNSW-COMP4601/master/textbook/kastner-parallel-processing-fpgas.pdf>Textbook</a></li><li class=menu-item><a class=menu-item-link href=https://raw.githubusercontent.com/featherbear/UNSW-COMP4601/master/tutorials/ug871-vivado-high-level-synthesis-tutorial.pdf>Tutorials</a></li></ul></nav></header><main id=main class=main><div class=content-wrapper><div id=content class=content><article class=post><header class=post-header><h1 class=post-title>Seminar: Architectural Synthesis</h1><div class=post-meta><span class=post-time>2022-07-13</span></div></header><div class=post-toc id=post-toc><h2 class=post-toc-title>Contents</h2><div class="post-toc-content always-active"><nav id=TableOfContents><ul><li><a href=#scope>Scope</a></li><li><a href=#io>I/O</a></li><li><a href=#sequencing-graphs>Sequencing Graphs</a></li><li><a href=#building-blocks-in-architectural-synthesis>Building blocks in Architectural Synthesis</a><ul><li><a href=#constraints>Constraints</a></li></ul></li><li><a href=#scheduling-temporal-synthesis>Scheduling (temporal synthesis)</a></li><li><a href=#binding-spatial-synthesis>Binding (spatial synthesis)</a></li><li><a href=#optimisation-problems>Optimisation Problems</a></li><li><a href=#a-blank-timeslot>A blank timeslot?</a></li><li><a href=#data-path-designs>Data-path Designs</a></li><li><a href=#control-unit-synthesis>Control Unit Synthesis</a></li></ul></nav></div></div><div class=post-content><h1 id=scope>Scope</h1><ul><li>State Machines</li><li>Component Connectivity</li></ul><hr><h1 id=io>I/O</h1><ul><li>Input<ul><li>Resources</li><li>Constraints</li><li>Sequencing Graph</li></ul></li><li>Output<ul><li>Source</li><li>Schedule</li><li>RTL</li></ul></li></ul><hr><h1 id=sequencing-graphs>Sequencing Graphs</h1><p>Node-like tree which describes the structure</p><h1 id=building-blocks-in-architectural-synthesis>Building blocks in Architectural Synthesis</h1><ul><li>Functional Resources</li><li>Memory Resources</li><li>Interface Resources</li></ul><h2 id=constraints>Constraints</h2><ul><li>Interface constraints - e.g. format and timing of I/O data transfers</li><li>Implementation constraints - e.g. area and latency</li></ul><hr><h1 id=scheduling-temporal-synthesis>Scheduling (temporal synthesis)</h1><p>Planning when each operation will run</p><h1 id=binding-spatial-synthesis>Binding (spatial synthesis)</h1><p>Planning of which resources should be assigned or co-assigned (for resource efficiency) to what operations</p><hr><h1 id=optimisation-problems>Optimisation Problems</h1><p><img src=../../uploads/snipaste_2022-07-13_11-55-53.jpg alt></p><p>Unbounded nodes have an arbitrary delay which prevent synthesis from accurate scheduling it within the design. The design can be partitioned into different steps to try maximise the efficiency where possible</p><hr><ul><li>Aggressively optimises for II (#cycles) - i.e. throughput</li><li><em>Then</em> optimises for latency (#cycles)</li><li><em>Then</em> optimises for area</li></ul><hr><h1 id=a-blank-timeslot>A blank timeslot?</h1><p><img src=../../uploads/snipaste_2022-07-13_12-06-45.jpg alt></p><p>It's pipelined, and allows us to tile it!</p><hr><h1 id=data-path-designs>Data-path Designs</h1><ul><li>Bus-oriented</li><li>Macro-cell based</li><li>Array based</li></ul><hr><h1 id=control-unit-synthesis>Control Unit Synthesis</h1><ul><li>Microcode - instructions that tell the control unit how to operate<ul><li>Each codeword is <code>log n</code> bits?</li><li></li></ul></li></ul></div><footer class=post-footer><nav class=post-nav><a class=prev href=../../lectures/fast-fourier-transform/><i class="iconfont icon-left"></i><span class="prev-text nav-default">Fast Fourier Transform</span>
<span class="prev-text nav-mobile">Prev</span></a>
<a class=next href=../../lectures/seminar-technology-mapping/><span class="next-text nav-default">Seminar: Technology Mapping</span>
<span class="next-text nav-mobile">Next</span>
<i class="iconfont icon-right"></i></a></nav></footer></article></div></div></main><footer id=footer class=footer><div class=social-links><a href=mailto:z5206677@student.unsw.edu.au class="iconfont icon-email" title=email></a><a href=https://www.linkedin.com/in/andrewjinmengwong/ class="iconfont icon-linkedin" title=linkedin></a><a href=https://github.com/featherbear class="iconfont icon-github" title=github></a><a href=https://www.instagram.com/_andrewjwong/ class="iconfont icon-instagram" title=instagram></a><a href=../../index.xml type=application/rss+xml class="iconfont icon-rss" title=rss></a></div><div class=copyright><span class=power-by>Powered by <a class=hexo-link href=https://gohugo.io>Hugo</a></span>
<span class=division>|</span>
<span class=theme-info>Theme -
<a class=theme-link href=https://github.com/olOwOlo/hugo-theme-even>Even</a></span>
<span class=copyright-year>&copy;
2022
<span class=heart><i class="iconfont icon-heart"></i></span><span class=author>Andrew Wong (z5206677)</span></span></div></footer><div class=back-to-top id=back-to-top><i class="iconfont icon-up"></i></div></div><script src=https://cdn.jsdelivr.net/npm/jquery@3.2.1/dist/jquery.min.js integrity="sha256-hwg4gsxgFZhOsEEamdOYGBf13FyQuiTwlAQgxVSNgt4=" crossorigin=anonymous></script><script src=https://cdn.jsdelivr.net/npm/slideout@1.0.1/dist/slideout.min.js integrity="sha256-t+zJ/g8/KXIJMjSVQdnibt4dlaDxc9zXr/9oNPeWqdg=" crossorigin=anonymous></script><script src=https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.1.20/dist/jquery.fancybox.min.js integrity="sha256-XVLffZaxoWfGUEbdzuLi7pwaUJv1cecsQJQqGLe7axY=" crossorigin=anonymous></script><script type=text/javascript src=../../js/main.min.d7b7ada643c9c1a983026e177f141f7363b4640d619caf01d8831a6718cd44ea.js></script><script type=application/javascript>var doNotTrack=false;if(!doNotTrack){window.ga=window.ga||function(){(ga.q=ga.q||[]).push(arguments)};ga.l=+new Date;ga('create','UA-107434487-2','auto');ga('send','pageview');}</script><script async src=https://www.google-analytics.com/analytics.js></script><script src=../../js/typed.js@2.0.9></script><script src=../../js/typedjs.shortcode.js></script></body></html>