
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.415613                       # Number of seconds simulated
sim_ticks                                415612575000                       # Number of ticks simulated
final_tick                               1121679375500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 148156                       # Simulator instruction rate (inst/s)
host_op_rate                                   157179                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               30787851                       # Simulator tick rate (ticks/s)
host_mem_usage                                2246156                       # Number of bytes of host memory used
host_seconds                                 13499.24                       # Real time elapsed on the host
sim_insts                                  2000000006                       # Number of instructions simulated
sim_ops                                    2121795553                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1121679375500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        92480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     24995264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25087744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        92480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         92480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8892096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8892096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       390551                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              391996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        138939                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             138939                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       222515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     60140779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              60363294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       222515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           222515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        21395156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             21395156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        21395156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       222515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     60140779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             81758450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      391996                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     138939                       # Number of write requests accepted
system.mem_ctrls.readBursts                    391996                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   138939                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               25063616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   24128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8890240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25087744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8892096                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    377                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             24772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             23130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             23288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             23592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            23975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            23937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9243                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  415611397500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                391996                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               138939                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  334510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       142203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.769871                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.766819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.582624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        58187     40.92%     40.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        50518     35.53%     76.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7034      4.95%     81.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5962      4.19%     85.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3357      2.36%     87.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2900      2.04%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2945      2.07%     92.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2069      1.45%     93.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9231      6.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       142203                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8169                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.812951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.816140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    313.880018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          8126     99.47%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            7      0.09%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            4      0.05%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           10      0.12%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            2      0.02%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            2      0.02%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.01%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.01%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            4      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            7      0.09%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8169                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.004529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.973864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.023047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4087     50.03%     50.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              112      1.37%     51.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3830     46.88%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              127      1.55%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.15%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8169                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  12243477250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             19586333500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1958095000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31263.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50013.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        60.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        21.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     60.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   273168                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  115157                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.88                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     782791.49                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                536242560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                285019680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1385774040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              360435780                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         25972842480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           9922998330                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1148861280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     83429364990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     29322878880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      34994682255                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           187365732885                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            450.818247                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         390844441000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1882375750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   11024854000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 131524229000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  76362378000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   11859354750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 182959383500                       # Time in different power states
system.mem_ctrls_1.actEnergy                479094000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                254640705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1410385620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              364674420                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         22266563280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           8780865960                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            914798880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     75035660700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     23926641120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      42666516135                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           176108944830                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            423.733434                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         393952272250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1422814750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    9448060000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 167092918500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  62308913750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   10788412750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 164551455250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1121679375500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1121679375500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1121679375500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1121679375500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1121679375500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1121679375500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1121679375500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           6566479                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           379350751                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6567503                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             57.761793                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.157338                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.842662                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000154                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999846                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          706                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         799185263                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        799185263                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1121679375500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    260934009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       260934009                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    117996244                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      117996244                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data            6                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    378930253                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        378930253                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    378930253                       # number of overall hits
system.cpu.dcache.overall_hits::total       378930253                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     16300793                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      16300793                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1078334                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1078334                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     17379127                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       17379127                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     17379127                       # number of overall misses
system.cpu.dcache.overall_misses::total      17379127                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 215282949000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 215282949000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  68326745672                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  68326745672                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       214000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       214000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 283609694672                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 283609694672                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 283609694672                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 283609694672                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    277234802                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    277234802                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    119074578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    119074578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    396309380                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    396309380                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    396309380                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    396309380                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.058798                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058798                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.009056                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009056                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.500000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.500000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.043852                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043852                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.043852                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043852                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 13206.900364                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13206.900364                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 63363.248930                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63363.248930                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 71333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 16318.983955                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16318.983955                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 16318.983955                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16318.983955                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       265420                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          376                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             22538                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.776555                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          188                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3619296                       # number of writebacks
system.cpu.dcache.writebacks::total           3619296                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      9934497                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      9934497                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       878154                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       878154                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     10812651                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10812651                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     10812651                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10812651                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      6366296                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6366296                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       200180                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       200180                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      6566476                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6566476                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      6566476                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6566476                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 101689067500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 101689067500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  10664135426                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10664135426                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       211000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       211000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 112353202926                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 112353202926                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 112353202926                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 112353202926                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.022964                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022964                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001681                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001681                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.500000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.016569                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016569                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.016569                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016569                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 15973.034791                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15973.034791                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 53272.731671                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53272.731671                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 70333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 17110.121613                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17110.121613                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 17110.121613                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17110.121613                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1121679375500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1881                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1032081794                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2393                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          431292.015880                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   243.353442                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   268.646558                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.475300                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.524700                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         511504013                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        511504013                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1121679375500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    255748813                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       255748813                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    255748813                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        255748813                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    255748813                       # number of overall hits
system.cpu.icache.overall_hits::total       255748813                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         2253                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2253                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         2253                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2253                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         2253                       # number of overall misses
system.cpu.icache.overall_misses::total          2253                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    189529499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    189529499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    189529499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    189529499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    189529499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    189529499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    255751066                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    255751066                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    255751066                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    255751066                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    255751066                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    255751066                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 84123.168664                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84123.168664                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 84123.168664                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84123.168664                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 84123.168664                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84123.168664                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          173                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    86.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1881                       # number of writebacks
system.cpu.icache.writebacks::total              1881                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          372                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          372                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          372                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          372                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          372                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          372                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         1881                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1881                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         1881                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1881                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         1881                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1881                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    158357000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    158357000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    158357000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    158357000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    158357000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    158357000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 84187.666135                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84187.666135                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 84187.666135                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84187.666135                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 84187.666135                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84187.666135                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1121679375500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    393536                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    22544948                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    426304                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     52.884674                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       63.131114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          7.435087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       8280.711653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    48.881666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 24367.840480                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.252707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.001492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.743647                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          370                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3713                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28643                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 105469552                       # Number of tag accesses
system.l2.tags.data_accesses                105469552                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1121679375500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3619296                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3619296                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         1880                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1880                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       101968                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                101968                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst          433                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                433                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      6073957                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6073957                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst           433                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       6175925                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6176358                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst          433                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      6175925                       # number of overall hits
system.l2.overall_hits::total                 6176358                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data        98212                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               98212                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst         1448                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1448                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data       292342                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          292342                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst         1448                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       390554                       # number of demand (read+write) misses
system.l2.demand_misses::total                 392002                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1448                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       390554                       # number of overall misses
system.l2.overall_misses::total                392002                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data   9283998000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9283998000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst    150804500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    150804500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data  28059813500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  28059813500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    150804500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  37343811500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37494616000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    150804500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  37343811500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37494616000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3619296                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3619296                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         1880                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1880                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       200180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            200180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst         1881                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1881                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      6366299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6366299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         1881                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      6566479                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6568360                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         1881                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      6566479                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6568360                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.490618                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.490618                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.769803                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.769803                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.045920                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.045920                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.769803                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.059477                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059680                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.769803                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.059477                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059680                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 94530.179611                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94530.179611                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 104146.754144                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104146.754144                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 95982.833462                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95982.833462                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 104146.754144                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 95617.536884                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95649.042607                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 104146.754144                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 95617.536884                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95649.042607                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               138939                       # number of writebacks
system.l2.writebacks::total                    138939                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data        98212                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          98212                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst         1445                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1445                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data       292339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       292339                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       390551                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            391996                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       390551                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           391996                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   8301878000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8301878000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst    136148500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    136148500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data  25136257500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  25136257500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    136148500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  33438135500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33574284000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    136148500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  33438135500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33574284000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.490618                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.490618                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.768208                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.768208                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.045920                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.045920                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.768208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.059476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059679                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.768208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.059476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059679                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 84530.179611                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84530.179611                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 94220.415225                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 94220.415225                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 85983.250610                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85983.250610                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 94220.415225                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 85617.846325                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85649.557649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 94220.415225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 85617.846325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85649.557649                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        783890                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       391949                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1121679375500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             293784                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       138939                       # Transaction distribution
system.membus.trans_dist::CleanEvict           252955                       # Transaction distribution
system.membus.trans_dist::ReadExReq             98212                       # Transaction distribution
system.membus.trans_dist::ReadExResp            98212                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        293784                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1175886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1175886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     33979840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33979840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            391996                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  391996    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              391996                       # Request fanout histogram
system.membus.reqLayer0.occupancy           669823000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1055678000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        43712223                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     40660592                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      1739520                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     21265592                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        16640566                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     78.251130                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          180051                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups          268                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits          111                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses          157                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted           81                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1121679375500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1121679375500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1121679375500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1121679375500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1121679375500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                831225151                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    256845809                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1050956047                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            43712223                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     16820728                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             572433273                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         3502002                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          137                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         255751066                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        595761                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    831030234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.280010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.280007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        332618543     40.02%     40.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        197495183     23.77%     63.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         36517512      4.39%     68.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        264398996     31.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    831030234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.052588                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.264346                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        229397305                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     126004851                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         456244775                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      17632788                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        1750505                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     15507731                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           551                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1047863992                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       4408383                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        1750505                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        240605207                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        64165419                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         4455                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         461485482                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      63019158                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1041188760                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       2708909                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      11828217                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         594947                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       38685398                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       12033730                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents           48                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1514286450                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8262569587                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    671294316                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    938172273                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1471139075                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         43147293                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts           17                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts           18                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          35553379                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    292341208                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    120907496                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      4922723                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2568656                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1039305935                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded           32                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1030780860                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       492613                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     28439212                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     69657507                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    831030234                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.240365                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.228873                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    314599920     37.86%     37.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    192337419     23.14%     61.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    170515614     20.52%     81.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    126240490     15.19%     96.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     18572831      2.23%     98.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      8309299      1.00%     99.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       356486      0.04%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        71392      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        26783      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    831030234                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        19386283     29.58%     29.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           6523      0.01%     29.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv              22      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd     11204591     17.10%     46.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     46.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp       363817      0.56%     47.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt       238288      0.36%     47.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv        95367      0.15%     47.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc      1903118      2.90%     50.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      7642394     11.66%     62.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      1519798      2.32%     64.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt      3263795      4.98%     69.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       16217701     24.75%     94.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3691117      5.63%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     192380559     18.66%     18.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       427150      0.04%     18.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            33      0.00%     18.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     18.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     18.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     18.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     18.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     18.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     18.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     18.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     18.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     18.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     18.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     18.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     18.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     18.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     18.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     18.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     18.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     18.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     18.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     18.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd    175925438     17.07%     35.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     35.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp     18770527      1.82%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4230516      0.41%     38.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv     15915531      1.54%     39.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     24943030      2.42%     41.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult    128913275     12.51%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     43009104      4.17%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt     15632111      1.52%     60.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     67125874      6.51%     66.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     21917407      2.13%     68.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    223653578     21.70%     90.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     97936727      9.50%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1030780860                       # Type of FU issued
system.switch_cpus.iq.rate                   1.240074                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            65532814                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.063576                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   1472132112                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    332198579                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    296696701                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1486485263                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    735559730                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    729433471                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      339998590                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       756315084                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     11735471                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     10385666                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        14160                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        13159                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      1767251                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          854                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        55006                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        1750505                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        21303537                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      13450318                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1039305987                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     292341208                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    120907496                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts           17                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          82706                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      13219611                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        13159                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       880565                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1010726                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      1891291                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1027685680                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     289110764                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3095174                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                    20                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            408746011                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         39130203                       # Number of branches executed
system.switch_cpus.iew.exec_stores          119635247                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.236351                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1026243364                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1026130172                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         484477324                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         659543311                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.234479                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.734565                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     25661887                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           27                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      1739024                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    826936148                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.222424                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.117087                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    513650163     62.11%     62.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     68258748      8.25%     70.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     97548510     11.80%     82.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     63114889      7.63%     89.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     13636002      1.65%     91.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     15819088      1.91%     93.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      4464688      0.54%     93.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      5813759      0.70%     94.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     44630301      5.40%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    826936148                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000019                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1010866732                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              401095779                       # Number of memory references committed
system.switch_cpus.commit.loads             281955534                       # Number of loads committed
system.switch_cpus.commit.membars                  12                       # Number of memory barriers committed
system.switch_cpus.commit.branches           37219807                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          728430353                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         550203137                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       160940                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    183214808     18.12%     18.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       425768      0.04%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           21      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd    175724153     17.38%     35.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     35.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp     18365572      1.82%     37.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4212182      0.42%     37.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv     15915490      1.57%     39.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     24475261      2.42%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult    128865138     12.75%     54.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     42940452      4.25%     58.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt     15632108      1.55%     60.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     59220798      5.86%     66.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     21209412      2.10%     68.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    222734736     22.03%     90.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     97930833      9.69%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1010866732                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      44630301                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1818834349                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2077159117                       # The number of ROB writes
system.switch_cpus.timesIdled                    1976                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  194917                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000005                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1010866718                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.831225                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.831225                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.203043                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.203043                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        656495200                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       194263207                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         934419846                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        617032679                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        3970585841                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        278970776                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      5950776661                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      401650826                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     13136720                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6568361                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2218                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1642                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1642                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1121679375500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6368180                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3758235                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1881                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3201780                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           200180                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          200180                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1881                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6366299                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5643                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19699437                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19705080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       240768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    651889600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              652130368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          393536                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8892096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6961896                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000555                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023543                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6958035     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3861      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6961896                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10189537000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2825492                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9849721494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
