TRACE::2025-04-23.19:23:44::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:44::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:44::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:44::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:44::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:44::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-04-23.19:23:50::SCWPlatform::Opened new HwDB with name base_5
TRACE::2025-04-23.19:23:50::SCWWriter::formatted JSON is {
	"platformName":	"base_uart",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"base_uart",
	"platHandOff":	"D:/GitHub/753-FPGA/spi_controller/base_uart.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_uart.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2025-04-23.19:23:50::SCWWriter::formatted JSON is {
	"platformName":	"base_uart",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"base_uart",
	"platHandOff":	"D:/GitHub/753-FPGA/spi_controller/base_uart.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_uart.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"base_uart",
	"systems":	[{
			"systemName":	"base_uart",
			"systemDesc":	"base_uart",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"base_uart"
		}]
}
TRACE::2025-04-23.19:23:50::SCWPlatform::Boot application domains not present, creating them
TRACE::2025-04-23.19:23:50::SCWDomain::checking for install qemu data   : 
TRACE::2025-04-23.19:23:50::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-04-23.19:23:50::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-04-23.19:23:50::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-04-23.19:23:50::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:50::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:50::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:50::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:50::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:50::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:50::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:50::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:50::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:50::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:50::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:50::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:50::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:50::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:50::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:50::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:50::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:50::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:50::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:50::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:50::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:50::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:50::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:50::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:50::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2025-04-23.19:23:50::SCWPlatform::Generating the sources  .
TRACE::2025-04-23.19:23:50::SCWBDomain::Generating boot domain sources.
TRACE::2025-04-23.19:23:50::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2025-04-23.19:23:50::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:50::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:50::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:50::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:50::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:50::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:50::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:50::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:50::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:50::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.19:23:50::SCWMssOS::No sw design opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:50::SCWMssOS::mss does not exists at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:50::SCWMssOS::Creating sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:50::SCWMssOS::Adding the swdes entry, created swdb D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:50::SCWMssOS::updating the scw layer changes to swdes at   D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:50::SCWMssOS::Writing mss at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:50::SCWMssOS::Completed writing the mss file at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2025-04-23.19:23:50::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-04-23.19:23:51::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-04-23.19:23:51::SCWBDomain::Completed writing the mss file at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2025-04-23.19:23:54::SCWPlatform::Generating sources Done.
TRACE::2025-04-23.19:23:54::SCWDomain::checking for install qemu data   : 
TRACE::2025-04-23.19:23:54::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-04-23.19:23:54::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-04-23.19:23:54::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-04-23.19:23:54::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:54::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:54::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:54::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:54::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:54::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:54::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:54::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:54::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2025-04-23.19:23:54::SCWPlatform::Generating the sources  .
TRACE::2025-04-23.19:23:54::SCWBDomain::Generating boot domain sources.
TRACE::2025-04-23.19:23:54::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2025-04-23.19:23:54::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:54::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:54::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:54::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:54::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:54::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:54::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:54::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:54::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:54::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.19:23:54::SCWMssOS::No sw design opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:54::SCWMssOS::mss does not exists at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:54::SCWMssOS::Creating sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:55::SCWMssOS::Adding the swdes entry, created swdb D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:55::SCWMssOS::updating the scw layer changes to swdes at   D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:55::SCWMssOS::Writing mss at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:55::SCWMssOS::Completed writing the mss file at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2025-04-23.19:23:55::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-04-23.19:23:55::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-04-23.19:23:55::SCWBDomain::Completed writing the mss file at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2025-04-23.19:23:57::SCWPlatform::Generating sources Done.
TRACE::2025-04-23.19:23:57::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:57::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:57::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:57::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:57::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.19:23:57::SCWMssOS::No sw design opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWMssOS::mss exists loading the mss file  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWMssOS::Opened the sw design from mss  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWMssOS::Adding the swdes entry D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system_2
TRACE::2025-04-23.19:23:57::SCWMssOS::updating the scw layer about changes
TRACE::2025-04-23.19:23:57::SCWMssOS::Opened the sw design.  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:57::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:57::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:57::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:57::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||

TRACE::2025-04-23.19:23:57::SCWMssOS::No sw design opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWMssOS::mss exists loading the mss file  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWMssOS::Opened the sw design from mss  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWMssOS::Adding the swdes entry D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_3
TRACE::2025-04-23.19:23:57::SCWMssOS::updating the scw layer about changes
TRACE::2025-04-23.19:23:57::SCWMssOS::Opened the sw design.  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.19:23:57::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.19:23:57::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.19:23:57::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.19:23:57::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.19:23:57::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.19:23:57::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:57::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:57::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:57::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:57::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:23:57::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:57::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:57::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:57::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:57::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:23:57::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:57::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:57::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:57::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:57::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:23:57::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:57::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:57::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:57::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:57::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:23:57::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:57::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:57::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:57::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:57::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:23:57::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:57::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:57::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:57::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:57::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:23:57::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWWriter::formatted JSON is {
	"platformName":	"base_uart",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"base_uart",
	"platHandOff":	"D:/GitHub/753-FPGA/spi_controller/base_uart.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_uart.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"base_uart",
	"systems":	[{
			"systemName":	"base_uart",
			"systemDesc":	"base_uart",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"base_uart",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"d5259f811172ccde5dfcd210cc4c02f0",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"8fd3446b86f7233915bbe5b0fc00517d",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-04-23.19:23:57::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:57::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:57::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:57::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:57::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:57::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:57::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:57::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:57::SCWDomain::checking for install qemu data   : 
TRACE::2025-04-23.19:23:57::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-04-23.19:23:57::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-04-23.19:23:57::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-04-23.19:23:57::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:57::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:57::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:57::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:57::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:57::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:57::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:57::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:57::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2025-04-23.19:23:57::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:57::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:57::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:57::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:57::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:57::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:23:57::SCWMssOS::No sw design opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWMssOS::mss does not exists at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWMssOS::Creating sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWMssOS::Adding the swdes entry, created swdb D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWMssOS::updating the scw layer changes to swdes at   D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWMssOS::Writing mss at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:23:57::SCWMssOS::Completed writing the mss file at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp
TRACE::2025-04-23.19:23:57::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-04-23.19:23:57::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-04-23.19:23:57::SCWMssOS::Completed writing the mss file at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp
TRACE::2025-04-23.19:23:57::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-04-23.19:23:59::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.19:23:59::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.19:23:59::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.19:23:59::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.19:23:59::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.19:23:59::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.19:23:59::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2025-04-23.19:23:59::SCWMssOS::Writing the mss file completed D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:59::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:59::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:23:59::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:59::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:59::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:23:59::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:59::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:59::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:23:59::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:59::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:59::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:23:59::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:59::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:59::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:23:59::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:59::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:59::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:23:59::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:59::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:59::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:23:59::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:59::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:59::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:23:59::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:59::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:59::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:23:59::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWWriter::formatted JSON is {
	"platformName":	"base_uart",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"base_uart",
	"platHandOff":	"D:/GitHub/753-FPGA/spi_controller/base_uart.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_uart.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"base_uart",
	"systems":	[{
			"systemName":	"base_uart",
			"systemDesc":	"base_uart",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"base_uart",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"d5259f811172ccde5dfcd210cc4c02f0",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"8fd3446b86f7233915bbe5b0fc00517d",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/base_uart/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/base_uart/standalone_domain/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/base_uart/standalone_domain/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3965600867bd6de6eb45505c3cf135df",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-04-23.19:23:59::SCWPlatform::Started generating the artifacts platform base_uart
TRACE::2025-04-23.19:23:59::SCWPlatform::Sanity checking of platform is completed
LOG::2025-04-23.19:23:59::SCWPlatform::Started generating the artifacts for system configuration base_uart
LOG::2025-04-23.19:23:59::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2025-04-23.19:23:59::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2025-04-23.19:23:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-04-23.19:23:59::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2025-04-23.19:23:59::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2025-04-23.19:23:59::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2025-04-23.19:23:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-04-23.19:23:59::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2025-04-23.19:23:59::SCWSystem::Checking the domain standalone_domain
LOG::2025-04-23.19:23:59::SCWSystem::Not a boot domain 
LOG::2025-04-23.19:23:59::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-04-23.19:23:59::SCWDomain::Generating domain artifcats
TRACE::2025-04-23.19:23:59::SCWMssOS::Generating standalone artifcats
TRACE::2025-04-23.19:23:59::SCWMssOS::Copying the qemu file from  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/resources/base_uart/standalone_domain/qemu_args.txt To D:/GitHub/753-FPGA/spi_controller/ws/base_uart/export/base_uart/sw/base_uart/qemu/
TRACE::2025-04-23.19:23:59::SCWMssOS::Copying the qemu file from  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/resources/base_uart/standalone_domain/qemu_args.txt To D:/GitHub/753-FPGA/spi_controller/ws/base_uart/export/base_uart/sw/base_uart/qemu/
TRACE::2025-04-23.19:23:59::SCWMssOS::Copying the qemu file from  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/resources/base_uart/standalone_domain/qemu_args.txt To D:/GitHub/753-FPGA/spi_controller/ws/base_uart/export/base_uart/sw/base_uart/standalone_domain/qemu/
TRACE::2025-04-23.19:23:59::SCWMssOS::Copying the qemu file from  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/resources/base_uart/standalone_domain/qemu_args.txt To D:/GitHub/753-FPGA/spi_controller/ws/base_uart/export/base_uart/sw/base_uart/standalone_domain/qemu/
TRACE::2025-04-23.19:23:59::SCWMssOS:: Copying the user libraries. 
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:59::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:59::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:23:59::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::Completed writing the mss file at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp
TRACE::2025-04-23.19:23:59::SCWMssOS::Mss edits present, copying mssfile into export location D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-04-23.19:23:59::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-04-23.19:23:59::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2025-04-23.19:23:59::SCWMssOS::skipping the bsp build ... 
TRACE::2025-04-23.19:23:59::SCWMssOS::Copying to export directory.
TRACE::2025-04-23.19:23:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-04-23.19:23:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2025-04-23.19:23:59::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2025-04-23.19:23:59::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-04-23.19:23:59::SCWSystem::Completed Processing the sysconfig base_uart
LOG::2025-04-23.19:23:59::SCWPlatform::Completed generating the artifacts for system configuration base_uart
TRACE::2025-04-23.19:23:59::SCWPlatform::Started preparing the platform 
TRACE::2025-04-23.19:23:59::SCWSystem::Writing the bif file for system config base_uart
TRACE::2025-04-23.19:23:59::SCWSystem::dir created 
TRACE::2025-04-23.19:23:59::SCWSystem::Writing the bif 
TRACE::2025-04-23.19:23:59::SCWPlatform::Started writing the spfm file 
TRACE::2025-04-23.19:23:59::SCWPlatform::Started writing the xpfm file 
TRACE::2025-04-23.19:23:59::SCWPlatform::Completed generating the platform
TRACE::2025-04-23.19:23:59::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.19:23:59::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.19:23:59::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.19:23:59::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.19:23:59::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.19:23:59::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.19:23:59::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.19:23:59::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.19:23:59::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:59::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:59::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:23:59::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:59::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:59::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:23:59::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:59::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:59::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:23:59::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:59::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:59::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:23:59::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:59::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:59::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:23:59::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:59::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:59::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:23:59::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:59::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:59::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:23:59::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:59::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:59::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:23:59::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:23:59::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:23:59::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:23:59::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:23:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:23:59::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:23:59::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:23:59::SCWWriter::formatted JSON is {
	"platformName":	"base_uart",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"base_uart",
	"platHandOff":	"D:/GitHub/753-FPGA/spi_controller/base_uart.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_uart.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"base_uart",
	"systems":	[{
			"systemName":	"base_uart",
			"systemDesc":	"base_uart",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"base_uart",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"d5259f811172ccde5dfcd210cc4c02f0",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"8fd3446b86f7233915bbe5b0fc00517d",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/base_uart/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/base_uart/standalone_domain/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/base_uart/standalone_domain/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3965600867bd6de6eb45505c3cf135df",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-04-23.19:23:59::SCWPlatform::updated the xpfm file.
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.19:24:00::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.19:24:00::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.19:24:00::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.19:24:00::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.19:24:00::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.19:24:00::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.19:24:00::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.19:24:00::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWWriter::formatted JSON is {
	"platformName":	"base_uart",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"base_uart",
	"platHandOff":	"D:/GitHub/753-FPGA/spi_controller/base_uart.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_uart.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"base_uart",
	"systems":	[{
			"systemName":	"base_uart",
			"systemDesc":	"base_uart",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"base_uart",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"d5259f811172ccde5dfcd210cc4c02f0",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"8fd3446b86f7233915bbe5b0fc00517d",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/base_uart/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/base_uart/standalone_domain/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/base_uart/standalone_domain/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3965600867bd6de6eb45505c3cf135df",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.19:24:00::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.19:24:00::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.19:24:00::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.19:24:00::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.19:24:00::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.19:24:00::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.19:24:00::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.19:24:00::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWWriter::formatted JSON is {
	"platformName":	"base_uart",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"base_uart",
	"platHandOff":	"D:/GitHub/753-FPGA/spi_controller/base_uart.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_uart.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"base_uart",
	"systems":	[{
			"systemName":	"base_uart",
			"systemDesc":	"base_uart",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"base_uart",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"d5259f811172ccde5dfcd210cc4c02f0",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"8fd3446b86f7233915bbe5b0fc00517d",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/base_uart/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/base_uart/standalone_domain/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/base_uart/standalone_domain/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3965600867bd6de6eb45505c3cf135df",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-04-23.19:24:00::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.19:24:00::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.19:24:00::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.19:24:00::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.19:24:00::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.19:24:00::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.19:24:00::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.19:24:00::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.19:24:00::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to set the existing hwdb with name base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Opened existing hwdb base_5
TRACE::2025-04-23.19:24:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:00::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:00::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWWriter::formatted JSON is {
	"platformName":	"base_uart",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"base_uart",
	"platHandOff":	"D:/GitHub/753-FPGA/spi_controller/base_uart.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_uart.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"base_uart",
	"systems":	[{
			"systemName":	"base_uart",
			"systemDesc":	"base_uart",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"base_uart",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"d5259f811172ccde5dfcd210cc4c02f0",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"8fd3446b86f7233915bbe5b0fc00517d",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/base_uart/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/base_uart/standalone_domain/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/base_uart/standalone_domain/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3965600867bd6de6eb45505c3cf135df",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-04-23.19:24:00::SCWPlatform::Clearing the existing platform
TRACE::2025-04-23.19:24:00::SCWSystem::Clearing the existing sysconfig
TRACE::2025-04-23.19:24:00::SCWBDomain::clearing the fsbl build
TRACE::2025-04-23.19:24:00::SCWMssOS::Removing the swdes entry for  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWBDomain::clearing the pmufw build
TRACE::2025-04-23.19:24:00::SCWMssOS::Removing the swdes entry for  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWMssOS::Removing the swdes entry for  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:00::SCWSystem::Clearing the domains completed.
TRACE::2025-04-23.19:24:00::SCWPlatform::Clearing the opened hw db.
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform location is D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Removing the HwDB with name D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:00::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:00::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened new HwDB with name base_6
TRACE::2025-04-23.19:24:06::SCWReader::Active system found as  base_uart
TRACE::2025-04-23.19:24:06::SCWReader::Handling sysconfig base_uart
TRACE::2025-04-23.19:24:06::SCWDomain::checking for install qemu data   : 
TRACE::2025-04-23.19:24:06::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-04-23.19:24:06::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-04-23.19:24:06::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-04-23.19:24:06::SCWMssOS::No sw design opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::mss exists loading the mss file  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::Opened the sw design from mss  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::Adding the swdes entry D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system_2
TRACE::2025-04-23.19:24:06::SCWMssOS::updating the scw layer about changes
TRACE::2025-04-23.19:24:06::SCWMssOS::Opened the sw design.  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||

TRACE::2025-04-23.19:24:06::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||

TRACE::2025-04-23.19:24:06::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS:: library already available in sw design:  xilsecure:5.1
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||

TRACE::2025-04-23.19:24:06::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS:: library already available in sw design:  xilpm:5.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||

TRACE::2025-04-23.19:24:06::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||

TRACE::2025-04-23.19:24:06::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||

TRACE::2025-04-23.19:24:06::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||

TRACE::2025-04-23.19:24:06::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||

TRACE::2025-04-23.19:24:06::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||

TRACE::2025-04-23.19:24:06::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||

TRACE::2025-04-23.19:24:06::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||

TRACE::2025-04-23.19:24:06::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.19:24:06::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.19:24:06::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.19:24:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-04-23.19:24:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||

TRACE::2025-04-23.19:24:06::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWReader::No isolation master present  
TRACE::2025-04-23.19:24:06::SCWDomain::checking for install qemu data   : 
TRACE::2025-04-23.19:24:06::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-04-23.19:24:06::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-04-23.19:24:06::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||

TRACE::2025-04-23.19:24:06::SCWMssOS::No sw design opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::mss exists loading the mss file  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::Opened the sw design from mss  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::Adding the swdes entry D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_3
TRACE::2025-04-23.19:24:06::SCWMssOS::updating the scw layer about changes
TRACE::2025-04-23.19:24:06::SCWMssOS::Opened the sw design.  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:06::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS:: library already available in sw design:  xilfpga:6.4
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:06::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS:: library already available in sw design:  xilsecure:5.1
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:06::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS:: library already available in sw design:  xilskey:7.4
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:06::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:06::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.19:24:06::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.19:24:06::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.19:24:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-04-23.19:24:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:06::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWReader::No isolation master present  
TRACE::2025-04-23.19:24:06::SCWDomain::checking for install qemu data   : 
TRACE::2025-04-23.19:24:06::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-04-23.19:24:06::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-04-23.19:24:06::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:06::SCWMssOS::No sw design opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::mss exists loading the mss file  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::Opened the sw design from mss  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::Adding the swdes entry D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2025-04-23.19:24:06::SCWMssOS::updating the scw layer about changes
TRACE::2025-04-23.19:24:06::SCWMssOS::Opened the sw design.  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.19:24:06::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.19:24:06::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.19:24:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-04-23.19:24:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:06::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:06::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:06::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:06::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:06::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:06::SCWReader::No isolation master present  
LOG::2025-04-23.19:24:14::SCWPlatform::Started generating the artifacts platform base_uart
TRACE::2025-04-23.19:24:14::SCWPlatform::Sanity checking of platform is completed
LOG::2025-04-23.19:24:14::SCWPlatform::Started generating the artifacts for system configuration base_uart
LOG::2025-04-23.19:24:14::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2025-04-23.19:24:14::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2025-04-23.19:24:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-04-23.19:24:14::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2025-04-23.19:24:14::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:14::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:14::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:14::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:14::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:14::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:14::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:14::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:14::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:14::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:14::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:14::SCWBDomain::Completed writing the mss file at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2025-04-23.19:24:14::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-04-23.19:24:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-04-23.19:24:14::SCWBDomain::System Command Ran  D:&  cd  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl& make -C  zynqmp_fsbl_bsp & make 
TRACE::2025-04-23.19:24:14::SCWBDomain::make: Entering directory 'D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2025-04-23.19:24:14::SCWBDomain::make --no-print-directory seq_libs

TRACE::2025-04-23.19:24:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2025-04-23.19:24:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:14::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.19:24:14::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2025-04-23.19:24:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:14::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.19:24:14::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-04-23.19:24:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2025-04-23.19:24:14::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2025-04-23.19:24:14::SCWBDomain::tribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2025-04-23.19:24:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2025-04-23.19:24:14::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2025-04-23.19:24:14::SCWBDomain::ibute-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2025-04-23.19:24:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:14::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.19:24:14::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:15::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-04-23.19:24:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:15::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.19:24:15::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:15::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2025-04-23.19:24:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:15::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.19:24:15::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:15::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_17/src"

TRACE::2025-04-23.19:24:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.19:24:15::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-04-23.19:24:15::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:15::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-04-23.19:24:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:15::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.19:24:15::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:15::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_17/src"

TRACE::2025-04-23.19:24:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2025-04-23.19:24:15::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-04-23.19:24:15::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:15::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2025-04-23.19:24:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:15::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.19:24:15::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:15::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-04-23.19:24:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:15::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.19:24:15::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:15::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2025-04-23.19:24:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.19:24:15::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-04-23.19:24:15::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:15::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/spips_v3_8/src"

TRACE::2025-04-23.19:24:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-04-23.19:24:15::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-04-23.19:24:15::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:15::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v8_1/src"

TRACE::2025-04-23.19:24:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2025-04-23.19:24:15::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-04-23.19:24:15::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:16::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-04-23.19:24:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2025-04-23.19:24:16::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-04-23.19:24:16::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:16::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_17/src"

TRACE::2025-04-23.19:24:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.19:24:16::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-04-23.19:24:16::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:16::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2025-04-23.19:24:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:16::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.19:24:16::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:16::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2025-04-23.19:24:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-04-23.19:24:16::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-04-23.19:24:16::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:16::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v5_0/src"

TRACE::2025-04-23.19:24:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v5_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.19:24:16::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-04-23.19:24:16::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:16::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v5_0/src"

TRACE::2025-04-23.19:24:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v5_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-04-23.19:24:16::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-04-23.19:24:16::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:16::SCWBDomain::"Include files for this library have already been copied."

TRACE::2025-04-23.19:24:16::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v5_1/src"

TRACE::2025-04-23.19:24:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2025-04-23.19:24:16::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-04-23.19:24:16::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:17::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2025-04-23.19:24:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-04-23.19:24:17::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-04-23.19:24:17::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:17::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v5_0/src"

TRACE::2025-04-23.19:24:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v5_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-04-23.19:24:17::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2025-04-23.19:24:17::SCWBDomain::rns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:17::SCWBDomain::"Compiling xilpm library"

TRACE::2025-04-23.19:24:18::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v5_1/src"

TRACE::2025-04-23.19:24:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v5_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.19:24:18::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-04-23.19:24:18::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:18::SCWBDomain::"Compiling XilSecure Library"

TRACE::2025-04-23.19:24:19::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2025-04-23.19:24:19::SCWBDomain::make -j 14 --no-print-directory par_libs

TRACE::2025-04-23.19:24:19::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2025-04-23.19:24:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:19::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.19:24:19::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:19::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2025-04-23.19:24:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:19::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.19:24:19::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:19::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-04-23.19:24:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2025-04-23.19:24:19::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2025-04-23.19:24:19::SCWBDomain::tribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:19::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2025-04-23.19:24:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2025-04-23.19:24:19::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2025-04-23.19:24:19::SCWBDomain::ibute-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:19::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2025-04-23.19:24:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:19::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.19:24:19::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:19::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-04-23.19:24:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:19::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.19:24:19::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:19::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2025-04-23.19:24:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:19::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.19:24:19::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:19::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_17/src"

TRACE::2025-04-23.19:24:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.19:24:19::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-04-23.19:24:19::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-04-23.19:24:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:20::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.19:24:20::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_17/src"

TRACE::2025-04-23.19:24:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2025-04-23.19:24:20::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-04-23.19:24:20::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2025-04-23.19:24:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:20::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.19:24:20::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-04-23.19:24:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:20::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.19:24:20::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2025-04-23.19:24:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.19:24:20::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-04-23.19:24:20::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/spips_v3_8/src"

TRACE::2025-04-23.19:24:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-04-23.19:24:20::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-04-23.19:24:20::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v8_1/src"

TRACE::2025-04-23.19:24:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2025-04-23.19:24:20::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-04-23.19:24:20::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-04-23.19:24:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2025-04-23.19:24:20::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-04-23.19:24:20::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_17/src"

TRACE::2025-04-23.19:24:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.19:24:20::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-04-23.19:24:20::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2025-04-23.19:24:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:20::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.19:24:20::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2025-04-23.19:24:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-04-23.19:24:20::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-04-23.19:24:20::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v5_0/src"

TRACE::2025-04-23.19:24:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v5_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.19:24:20::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-04-23.19:24:20::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v5_0/src"

TRACE::2025-04-23.19:24:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v5_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-04-23.19:24:20::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-04-23.19:24:20::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v5_1/src"

TRACE::2025-04-23.19:24:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2025-04-23.19:24:20::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-04-23.19:24:20::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2025-04-23.19:24:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-04-23.19:24:20::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-04-23.19:24:20::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:20::SCWBDomain::"Include files for this library have already been copied."

TRACE::2025-04-23.19:24:20::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2025-04-23.19:24:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.19:24:20::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-04-23.19:24:20::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:20::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2025-04-23.19:24:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.19:24:20::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-04-23.19:24:20::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:20::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-04-23.19:24:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2025-04-23.19:24:20::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2025-04-23.19:24:20::SCWBDomain::bute-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:20::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2025-04-23.19:24:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2025-04-23.19:24:20::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-04-23.19:24:20::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:20::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2025-04-23.19:24:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.19:24:20::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-04-23.19:24:20::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:20::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-04-23.19:24:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.19:24:20::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-04-23.19:24:20::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:20::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2025-04-23.19:24:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.19:24:20::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-04-23.19:24:20::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:20::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_17/src"

TRACE::2025-04-23.19:24:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-04-23.19:24:20::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2025-04-23.19:24:20::SCWBDomain::erns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:21::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-04-23.19:24:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.19:24:21::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-04-23.19:24:21::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:21::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_17/src"

TRACE::2025-04-23.19:24:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_17/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-04-23.19:24:21::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-04-23.19:24:21::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:21::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2025-04-23.19:24:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.19:24:21::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-04-23.19:24:21::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:21::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-04-23.19:24:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.19:24:21::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-04-23.19:24:21::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:21::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2025-04-23.19:24:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-04-23.19:24:21::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2025-04-23.19:24:21::SCWBDomain::erns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:21::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/spips_v3_8/src"

TRACE::2025-04-23.19:24:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-04-23.19:24:21::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2025-04-23.19:24:21::SCWBDomain::rns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:22::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v8_1/src"

TRACE::2025-04-23.19:24:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:22::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.19:24:22::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:22::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-04-23.19:24:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.19:24:22::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-04-23.19:24:22::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:22::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_17/src"

TRACE::2025-04-23.19:24:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-04-23.19:24:22::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2025-04-23.19:24:22::SCWBDomain::erns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:22::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2025-04-23.19:24:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.19:24:22::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-04-23.19:24:22::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:22::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2025-04-23.19:24:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-04-23.19:24:22::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2025-04-23.19:24:22::SCWBDomain::rns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:22::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilffs_v5_0/src"

TRACE::2025-04-23.19:24:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v5_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-04-23.19:24:22::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2025-04-23.19:24:22::SCWBDomain::erns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:23::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2025-04-23.19:24:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-04-23.19:24:23::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2025-04-23.19:24:23::SCWBDomain::rns -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:24::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2025-04-23.19:24:24::SCWBDomain::make --no-print-directory archive

TRACE::2025-04-23.19:24:24::SCWBDomain::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/li
TRACE::2025-04-23.19:24:24::SCWBDomain::b/_sbrk.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/close.o 
TRACE::2025-04-23.19:24:24::SCWBDomain::psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cor
TRACE::2025-04-23.19:24:24::SCWBDomain::texa53_0/lib/getentropy.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/initialise_monitor_hand
TRACE::2025-04-23.19:24:24::SCWBDomain::les.o psu_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/open.o psu_cortex
TRACE::2025-04-23.19:24:24::SCWBDomain::a53_0/lib/outbyte.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/sbr
TRACE::2025-04-23.19:24:24::SCWBDomain::k.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/time.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o
TRACE::2025-04-23.19:24:24::SCWBDomain:: psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_g.o psu_
TRACE::2025-04-23.19:24:24::SCWBDomain::cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xcl
TRACE::2025-04-23.19:24:24::SCWBDomain::ockps_divider.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xclockps_gate.o
TRACE::2025-04-23.19:24:24::SCWBDomain:: psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib
TRACE::2025-04-23.19:24:24::SCWBDomain::/xcoresightpsdcc.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa
TRACE::2025-04-23.19:24:24::SCWBDomain::53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xgpiops_g.o p
TRACE::2025-04-23.19:24:24::SCWBDomain::su_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/x
TRACE::2025-04-23.19:24:24::SCWBDomain::gpiops_sinit.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/
TRACE::2025-04-23.19:24:24::SCWBDomain::xiicps_intr.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/xiicps_selftest.o ps
TRACE::2025-04-23.19:24:24::SCWBDomain::u_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xil-c
TRACE::2025-04-23.19:24:24::SCWBDomain::rt0.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/x
TRACE::2025-04-23.19:24:24::SCWBDomain::il_exception.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib
TRACE::2025-04-23.19:24:24::SCWBDomain::/xil_sleepcommon.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xil_spinlock.o psu_co
TRACE::2025-04-23.19:24:24::SCWBDomain::rtexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o
TRACE::2025-04-23.19:24:24::SCWBDomain:: psu_cortexa53_0/lib/xinterrupt_wrap.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xipi
TRACE::2025-04-23.19:24:24::SCWBDomain::psu_g.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xpm_counter.o psu_cortexa5
TRACE::2025-04-23.19:24:24::SCWBDomain::3_0/lib/xqspipsu.o psu_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53_0/lib/xqspipsu_hw.o ps
TRACE::2025-04-23.19:24:24::SCWBDomain::u_cortexa53_0/lib/xqspipsu_options.o psu_cortexa53_0/lib/xqspipsu_sinit.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xr
TRACE::2025-04-23.19:24:24::SCWBDomain::esetps_g.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/l
TRACE::2025-04-23.19:24:24::SCWBDomain::ib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xscugic.o psu_
TRACE::2025-04-23.19:24:24::SCWBDomain::cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xscugic_sel
TRACE::2025-04-23.19:24:24::SCWBDomain::ftest.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xspips.o psu_cortexa53_0/lib/xspips_g.o psu_cortexa53_0/lib/xsp
TRACE::2025-04-23.19:24:24::SCWBDomain::ips_hw.o psu_cortexa53_0/lib/xspips_options.o psu_cortexa53_0/lib/xspips_selftest.o psu_cortexa53_0/lib/xspips_sinit.o psu_cort
TRACE::2025-04-23.19:24:24::SCWBDomain::exa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xsysmonps
TRACE::2025-04-23.19:24:24::SCWBDomain::u_selftest.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/
TRACE::2025-04-23.19:24:24::SCWBDomain::lib/xttcps_g.o psu_cortexa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o ps
TRACE::2025-04-23.19:24:24::SCWBDomain::u_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xuartps_intr.o
TRACE::2025-04-23.19:24:24::SCWBDomain:: psu_cortexa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53
TRACE::2025-04-23.19:24:24::SCWBDomain::_0/lib/xwdtps.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cor
TRACE::2025-04-23.19:24:24::SCWBDomain::texa53_0/lib/xzdma.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xzdma_selftest.o psu_co
TRACE::2025-04-23.19:24:24::SCWBDomain::rtexa53_0/lib/xzdma_sinit.o

TRACE::2025-04-23.19:24:24::SCWBDomain::'Finished building libraries'

TRACE::2025-04-23.19:24:24::SCWBDomain::make: Leaving directory 'D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2025-04-23.19:24:24::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_qspi.c -o xf
TRACE::2025-04-23.19:24:24::SCWBDomain::sbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.19:24:25::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_csu_dma.c -o
TRACE::2025-04-23.19:24:25::SCWBDomain:: xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.19:24:25::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_nand.c -o xf
TRACE::2025-04-23.19:24:25::SCWBDomain::sbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.19:24:25::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_sd.c -o xfsb
TRACE::2025-04-23.19:24:25::SCWBDomain::l_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.19:24:25::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_usb.c -o xfs
TRACE::2025-04-23.19:24:25::SCWBDomain::bl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.19:24:25::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_hooks.c -o x
TRACE::2025-04-23.19:24:25::SCWBDomain::fsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.19:24:25::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_main.c -o xf
TRACE::2025-04-23.19:24:25::SCWBDomain::sbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.19:24:25::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_dfu_util.c -
TRACE::2025-04-23.19:24:25::SCWBDomain::o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.19:24:25::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_partition_lo
TRACE::2025-04-23.19:24:25::SCWBDomain::ad.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.19:24:26::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_tpm.c -o xfs
TRACE::2025-04-23.19:24:26::SCWBDomain::bl_tpm.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.19:24:26::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_initializati
TRACE::2025-04-23.19:24:26::SCWBDomain::on.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.19:24:26::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_ddr_init.c -
TRACE::2025-04-23.19:24:26::SCWBDomain::o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.19:24:26::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_handoff.c -o
TRACE::2025-04-23.19:24:26::SCWBDomain:: xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.19:24:26::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c psu_init.c -o psu_
TRACE::2025-04-23.19:24:26::SCWBDomain::init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.19:24:26::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_board.c -o x
TRACE::2025-04-23.19:24:26::SCWBDomain::fsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.19:24:26::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_misc_drivers
TRACE::2025-04-23.19:24:26::SCWBDomain::.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.19:24:27::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_bs.c -o xfsb
TRACE::2025-04-23.19:24:27::SCWBDomain::l_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.19:24:27::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_tpm_util.c -
TRACE::2025-04-23.19:24:27::SCWBDomain::o xfsbl_tpm_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.19:24:27::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_rsa_sha.c -o
TRACE::2025-04-23.19:24:27::SCWBDomain:: xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.19:24:27::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_plpartition_
TRACE::2025-04-23.19:24:27::SCWBDomain::valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.19:24:27::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_image_header
TRACE::2025-04-23.19:24:27::SCWBDomain::.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.19:24:27::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_misc.c -o xf
TRACE::2025-04-23.19:24:27::SCWBDomain::sbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.19:24:27::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_authenticati
TRACE::2025-04-23.19:24:27::SCWBDomain::on.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.19:24:27::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_translation_
TRACE::2025-04-23.19:24:27::SCWBDomain::table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.19:24:28::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_exit.S -o xf
TRACE::2025-04-23.19:24:28::SCWBDomain::sbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-04-23.19:24:28::SCWBDomain::aarch64-none-elf-gcc -o fsbl_a53.elf psu_init.o xfsbl_authentication.o xfsbl_board.o xfsbl_bs.o xfsbl_csu_dma.o xfsbl_ddr_init.
TRACE::2025-04-23.19:24:28::SCWBDomain::o xfsbl_dfu_util.o xfsbl_exit.o xfsbl_handoff.o xfsbl_hooks.o xfsbl_image_header.o xfsbl_initialization.o xfsbl_main.o xfsbl_mi
TRACE::2025-04-23.19:24:28::SCWBDomain::sc.o xfsbl_misc_drivers.o xfsbl_nand.o xfsbl_partition_load.o xfsbl_plpartition_valid.o xfsbl_qspi.o xfsbl_rsa_sha.o xfsbl_sd.o
TRACE::2025-04-23.19:24:28::SCWBDomain:: xfsbl_tpm.o xfsbl_tpm_util.o xfsbl_translation_table.o xfsbl_usb.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flt
TRACE::2025-04-23.19:24:28::SCWBDomain::o -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl
TRACE::2025-04-23.19:24:28::SCWBDomain::,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                   
TRACE::2025-04-23.19:24:28::SCWBDomain::                                                                              -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/psu_corte
TRACE::2025-04-23.19:24:28::SCWBDomain::xa53_0/lib -Tlscript.ld

LOG::2025-04-23.19:24:30::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2025-04-23.19:24:30::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2025-04-23.19:24:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-04-23.19:24:30::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2025-04-23.19:24:30::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:30::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:30::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:30::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:30::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:30::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:30::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:30::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:30::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:30::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:30::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:30::SCWBDomain::Completed writing the mss file at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2025-04-23.19:24:30::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-04-23.19:24:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-04-23.19:24:30::SCWBDomain::System Command Ran  D:&  cd  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw& make -C  zynqmp_pmufw_bsp & make 
TRACE::2025-04-23.19:24:30::SCWBDomain::make: Entering directory 'D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2025-04-23.19:24:30::SCWBDomain::make --no-print-directory seq_libs

TRACE::2025-04-23.19:24:30::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2025-04-23.19:24:30::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.19:24:30::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.19:24:30::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:30::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_4/src"

TRACE::2025-04-23.19:24:30::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.19:24:30::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.19:24:30::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:30::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_17/src"

TRACE::2025-04-23.19:24:30::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-23.19:24:30::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-04-23.19:24:30::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:30::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_13/src"

TRACE::2025-04-23.19:24:30::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.19:24:30::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.19:24:30::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:30::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-04-23.19:24:30::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.19:24:30::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.19:24:30::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:30::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_11/src"

TRACE::2025-04-23.19:24:30::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.19:24:30::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.19:24:30::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:30::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_17/src"

TRACE::2025-04-23.19:24:30::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-04-23.19:24:30::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2025-04-23.19:24:30::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:30::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-04-23.19:24:30::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.19:24:30::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.19:24:30::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:30::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_17/src"

TRACE::2025-04-23.19:24:30::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-04-23.19:24:30::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2025-04-23.19:24:30::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:30::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_5/src"

TRACE::2025-04-23.19:24:30::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.19:24:30::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.19:24:30::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:31::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-04-23.19:24:31::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.19:24:31::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.19:24:31::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:31::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/spips_v3_8/src"

TRACE::2025-04-23.19:24:31::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-04-23.19:24:31::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2025-04-23.19:24:31::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:31::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v8_1/src"

TRACE::2025-04-23.19:24:31::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-04-23.19:24:31::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2025-04-23.19:24:31::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:31::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-04-23.19:24:31::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-04-23.19:24:31::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2025-04-23.19:24:31::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:31::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_17/src"

TRACE::2025-04-23.19:24:31::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-04-23.19:24:31::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2025-04-23.19:24:31::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:31::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_12/src"

TRACE::2025-04-23.19:24:31::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.19:24:31::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.19:24:31::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:31::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_5/src"

TRACE::2025-04-23.19:24:31::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-04-23.19:24:31::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2025-04-23.19:24:31::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:32::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v6_4/src"

TRACE::2025-04-23.19:24:32::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.19:24:32::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.19:24:32::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:32::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v5_1/src"

TRACE::2025-04-23.19:24:32::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-04-23.19:24:32::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2025-04-23.19:24:32::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:32::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_4/src"

TRACE::2025-04-23.19:24:32::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.19:24:32::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.19:24:32::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:32::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_16/src"

TRACE::2025-04-23.19:24:32::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-04-23.19:24:32::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2025-04-23.19:24:32::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:32::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilsecure_v5_1/src"

TRACE::2025-04-23.19:24:32::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v5_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-04-23.19:24:32::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2025-04-23.19:24:32::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:32::SCWBDomain::"Compiling XilSecure Library"

TRACE::2025-04-23.19:24:33::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilskey_v7_4/src"

TRACE::2025-04-23.19:24:33::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-23.19:24:33::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-04-23.19:24:33::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:33::SCWBDomain::"Compiling Xilskey Library"

TRACE::2025-04-23.19:24:34::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2025-04-23.19:24:34::SCWBDomain::make -j 14 --no-print-directory par_libs

TRACE::2025-04-23.19:24:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2025-04-23.19:24:34::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.19:24:34::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.19:24:34::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_4/src"

TRACE::2025-04-23.19:24:34::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.19:24:34::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.19:24:34::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_17/src"

TRACE::2025-04-23.19:24:34::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-23.19:24:34::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-04-23.19:24:34::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_13/src"

TRACE::2025-04-23.19:24:34::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.19:24:34::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.19:24:34::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-04-23.19:24:34::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.19:24:34::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.19:24:34::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_11/src"

TRACE::2025-04-23.19:24:34::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.19:24:34::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.19:24:34::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_17/src"

TRACE::2025-04-23.19:24:34::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-04-23.19:24:34::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2025-04-23.19:24:34::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-04-23.19:24:34::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.19:24:34::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.19:24:34::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_17/src"

TRACE::2025-04-23.19:24:34::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-04-23.19:24:34::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2025-04-23.19:24:34::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_5/src"

TRACE::2025-04-23.19:24:34::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.19:24:34::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.19:24:34::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-04-23.19:24:34::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.19:24:34::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.19:24:34::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/spips_v3_8/src"

TRACE::2025-04-23.19:24:34::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-04-23.19:24:34::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2025-04-23.19:24:34::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v8_1/src"

TRACE::2025-04-23.19:24:34::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-04-23.19:24:34::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2025-04-23.19:24:34::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-04-23.19:24:34::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-04-23.19:24:34::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2025-04-23.19:24:34::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_17/src"

TRACE::2025-04-23.19:24:34::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-04-23.19:24:34::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2025-04-23.19:24:34::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_12/src"

TRACE::2025-04-23.19:24:34::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.19:24:34::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.19:24:34::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_5/src"

TRACE::2025-04-23.19:24:34::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-04-23.19:24:34::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2025-04-23.19:24:34::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v6_4/src"

TRACE::2025-04-23.19:24:35::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.19:24:35::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.19:24:35::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:35::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v5_1/src"

TRACE::2025-04-23.19:24:35::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-04-23.19:24:35::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2025-04-23.19:24:35::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:35::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_4/src"

TRACE::2025-04-23.19:24:35::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.19:24:35::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.19:24:35::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:35::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_16/src"

TRACE::2025-04-23.19:24:35::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-04-23.19:24:35::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2025-04-23.19:24:35::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2025-04-23.19:24:35::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-23.19:24:35::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-04-23.19:24:35::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/clockps_v1_4/src"

TRACE::2025-04-23.19:24:35::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-23.19:24:35::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-04-23.19:24:35::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/cpu_v2_17/src"

TRACE::2025-04-23.19:24:35::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2025-04-23.19:24:35::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2025-04-23.19:24:35::SCWBDomain::-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/csudma_v1_13/src"

TRACE::2025-04-23.19:24:35::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_13/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-23.19:24:35::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-04-23.19:24:35::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-04-23.19:24:35::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-23.19:24:35::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-04-23.19:24:35::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpiops_v3_11/src"

TRACE::2025-04-23.19:24:35::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-23.19:24:35::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-04-23.19:24:35::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/iicps_v3_17/src"

TRACE::2025-04-23.19:24:35::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2025-04-23.19:24:35::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2025-04-23.19:24:35::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-04-23.19:24:35::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_13/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-23.19:24:35::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-04-23.19:24:35::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/qspipsu_v1_17/src"

TRACE::2025-04-23.19:24:35::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-04-23.19:24:35::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2025-04-23.19:24:35::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:36::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/resetps_v1_5/src"

TRACE::2025-04-23.19:24:36::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-23.19:24:36::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-04-23.19:24:36::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:36::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-04-23.19:24:36::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-23.19:24:36::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-04-23.19:24:36::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:36::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/spips_v3_8/src"

TRACE::2025-04-23.19:24:36::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2025-04-23.19:24:36::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2025-04-23.19:24:36::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:36::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/standalone_v8_1/src"

TRACE::2025-04-23.19:24:36::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-23.19:24:36::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-04-23.19:24:36::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:36::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-04-23.19:24:36::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-04-23.19:24:36::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2025-04-23.19:24:36::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:36::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ttcps_v3_17/src"

TRACE::2025-04-23.19:24:37::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2025-04-23.19:24:37::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2025-04-23.19:24:37::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:37::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/uartps_v3_12/src"

TRACE::2025-04-23.19:24:37::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-23.19:24:37::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-04-23.19:24:37::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:37::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/wdtps_v3_5/src"

TRACE::2025-04-23.19:24:37::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2025-04-23.19:24:37::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2025-04-23.19:24:37::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:37::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilfpga_v6_4/src"

TRACE::2025-04-23.19:24:37::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-23.19:24:37::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-04-23.19:24:37::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:37::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/zdma_v1_16/src"

TRACE::2025-04-23.19:24:37::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2025-04-23.19:24:37::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2025-04-23.19:24:37::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-04-23.19:24:38::SCWBDomain::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-04-23.19:24:38::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2025-04-23.19:24:38::SCWBDomain::make --no-print-directory archive

TRACE::2025-04-23.19:24:38::SCWBDomain::mb-ar -r  psu_pmu_0/lib/libxil.a psu_pmu_0/lib/_exit.o psu_pmu_0/lib/errno.o psu_pmu_0/lib/fcntl.o psu_pmu_0/lib/hw_exception_h
TRACE::2025-04-23.19:24:38::SCWBDomain::andler.o psu_pmu_0/lib/inbyte.o psu_pmu_0/lib/microblaze_disable_dcache.o psu_pmu_0/lib/microblaze_disable_exceptions.o psu_pmu
TRACE::2025-04-23.19:24:38::SCWBDomain::_0/lib/microblaze_disable_icache.o psu_pmu_0/lib/microblaze_disable_interrupts.o psu_pmu_0/lib/microblaze_enable_dcache.o psu_p
TRACE::2025-04-23.19:24:38::SCWBDomain::mu_0/lib/microblaze_enable_exceptions.o psu_pmu_0/lib/microblaze_enable_icache.o psu_pmu_0/lib/microblaze_enable_interrupts.o p
TRACE::2025-04-23.19:24:38::SCWBDomain::su_pmu_0/lib/microblaze_exception_handler.o psu_pmu_0/lib/microblaze_flush_cache_ext.o psu_pmu_0/lib/microblaze_flush_cache_ext
TRACE::2025-04-23.19:24:38::SCWBDomain::_range.o psu_pmu_0/lib/microblaze_flush_dcache.o psu_pmu_0/lib/microblaze_flush_dcache_range.o psu_pmu_0/lib/microblaze_init_dc
TRACE::2025-04-23.19:24:38::SCWBDomain::ache_range.o psu_pmu_0/lib/microblaze_init_icache_range.o psu_pmu_0/lib/microblaze_interrupt_handler.o psu_pmu_0/lib/microblaze
TRACE::2025-04-23.19:24:38::SCWBDomain::_interrupts_g.o psu_pmu_0/lib/microblaze_invalidate_cache_ext.o psu_pmu_0/lib/microblaze_invalidate_cache_ext_range.o psu_pmu_0
TRACE::2025-04-23.19:24:38::SCWBDomain::/lib/microblaze_invalidate_dcache.o psu_pmu_0/lib/microblaze_invalidate_dcache_range.o psu_pmu_0/lib/microblaze_invalidate_icac
TRACE::2025-04-23.19:24:38::SCWBDomain::he.o psu_pmu_0/lib/microblaze_invalidate_icache_range.o psu_pmu_0/lib/microblaze_scrub.o psu_pmu_0/lib/microblaze_selftest.o ps
TRACE::2025-04-23.19:24:38::SCWBDomain::u_pmu_0/lib/microblaze_sleep.o psu_pmu_0/lib/microblaze_update_dcache.o psu_pmu_0/lib/microblaze_update_icache.o psu_pmu_0/lib/
TRACE::2025-04-23.19:24:38::SCWBDomain::outbyte.o psu_pmu_0/lib/print.o psu_pmu_0/lib/pvr.o psu_pmu_0/lib/xaxipmon.o psu_pmu_0/lib/xaxipmon_g.o psu_pmu_0/lib/xaxipmon_
TRACE::2025-04-23.19:24:38::SCWBDomain::selftest.o psu_pmu_0/lib/xaxipmon_sinit.o psu_pmu_0/lib/xclockps.o psu_pmu_0/lib/xclockps_divider.o psu_pmu_0/lib/xclockps_fixe
TRACE::2025-04-23.19:24:38::SCWBDomain::dfactor.o psu_pmu_0/lib/xclockps_g.o psu_pmu_0/lib/xclockps_gate.o psu_pmu_0/lib/xclockps_mux.o psu_pmu_0/lib/xclockps_pll.o ps
TRACE::2025-04-23.19:24:38::SCWBDomain::u_pmu_0/lib/xclockps_sinit.o psu_pmu_0/lib/xcsudma.o psu_pmu_0/lib/xcsudma_g.o psu_pmu_0/lib/xcsudma_intr.o psu_pmu_0/lib/xcsud
TRACE::2025-04-23.19:24:38::SCWBDomain::ma_selftest.o psu_pmu_0/lib/xcsudma_sinit.o psu_pmu_0/lib/xgpiops.o psu_pmu_0/lib/xgpiops_g.o psu_pmu_0/lib/xgpiops_hw.o psu_pm
TRACE::2025-04-23.19:24:38::SCWBDomain::u_0/lib/xgpiops_intr.o psu_pmu_0/lib/xgpiops_selftest.o psu_pmu_0/lib/xgpiops_sinit.o psu_pmu_0/lib/xiicps.o psu_pmu_0/lib/xiic
TRACE::2025-04-23.19:24:38::SCWBDomain::ps_g.o psu_pmu_0/lib/xiicps_hw.o psu_pmu_0/lib/xiicps_intr.o psu_pmu_0/lib/xiicps_master.o psu_pmu_0/lib/xiicps_options.o psu_p
TRACE::2025-04-23.19:24:38::SCWBDomain::mu_0/lib/xiicps_selftest.o psu_pmu_0/lib/xiicps_sinit.o psu_pmu_0/lib/xiicps_slave.o psu_pmu_0/lib/xiicps_xfer.o psu_pmu_0/lib/
TRACE::2025-04-23.19:24:38::SCWBDomain::xil_assert.o psu_pmu_0/lib/xil_cache.o psu_pmu_0/lib/xil_clocking.o psu_pmu_0/lib/xil_exception.o psu_pmu_0/lib/xil_mem.o psu_p
TRACE::2025-04-23.19:24:38::SCWBDomain::mu_0/lib/xil_misc_psreset_api.o psu_pmu_0/lib/xil_printf.o psu_pmu_0/lib/xil_sleepcommon.o psu_pmu_0/lib/xil_testcache.o psu_pm
TRACE::2025-04-23.19:24:38::SCWBDomain::u_0/lib/xil_testio.o psu_pmu_0/lib/xil_testmem.o psu_pmu_0/lib/xil_util.o psu_pmu_0/lib/xinterrupt_wrap.o psu_pmu_0/lib/xio.o p
TRACE::2025-04-23.19:24:38::SCWBDomain::su_pmu_0/lib/xipipsu.o psu_pmu_0/lib/xipipsu_buf.o psu_pmu_0/lib/xipipsu_g.o psu_pmu_0/lib/xipipsu_sinit.o psu_pmu_0/lib/xplatf
TRACE::2025-04-23.19:24:38::SCWBDomain::orm_info.o psu_pmu_0/lib/xqspipsu.o psu_pmu_0/lib/xqspipsu_control.o psu_pmu_0/lib/xqspipsu_g.o psu_pmu_0/lib/xqspipsu_hw.o psu
TRACE::2025-04-23.19:24:38::SCWBDomain::_pmu_0/lib/xqspipsu_options.o psu_pmu_0/lib/xqspipsu_sinit.o psu_pmu_0/lib/xresetps.o psu_pmu_0/lib/xresetps_g.o psu_pmu_0/lib/
TRACE::2025-04-23.19:24:38::SCWBDomain::xresetps_sinit.o psu_pmu_0/lib/xrtcpsu.o psu_pmu_0/lib/xrtcpsu_g.o psu_pmu_0/lib/xrtcpsu_intr.o psu_pmu_0/lib/xrtcpsu_selftest.
TRACE::2025-04-23.19:24:38::SCWBDomain::o psu_pmu_0/lib/xrtcpsu_sinit.o psu_pmu_0/lib/xspips.o psu_pmu_0/lib/xspips_g.o psu_pmu_0/lib/xspips_hw.o psu_pmu_0/lib/xspips_
TRACE::2025-04-23.19:24:38::SCWBDomain::options.o psu_pmu_0/lib/xspips_selftest.o psu_pmu_0/lib/xspips_sinit.o psu_pmu_0/lib/xsysmonpsu.o psu_pmu_0/lib/xsysmonpsu_g.o 
TRACE::2025-04-23.19:24:38::SCWBDomain::psu_pmu_0/lib/xsysmonpsu_intr.o psu_pmu_0/lib/xsysmonpsu_selftest.o psu_pmu_0/lib/xsysmonpsu_sinit.o psu_pmu_0/lib/xttcps.o psu
TRACE::2025-04-23.19:24:38::SCWBDomain::_pmu_0/lib/xttcps_g.o psu_pmu_0/lib/xttcps_options.o psu_pmu_0/lib/xttcps_selftest.o psu_pmu_0/lib/xttcps_sinit.o psu_pmu_0/lib
TRACE::2025-04-23.19:24:38::SCWBDomain::/xuartps.o psu_pmu_0/lib/xuartps_g.o psu_pmu_0/lib/xuartps_hw.o psu_pmu_0/lib/xuartps_intr.o psu_pmu_0/lib/xuartps_options.o ps
TRACE::2025-04-23.19:24:38::SCWBDomain::u_pmu_0/lib/xuartps_selftest.o psu_pmu_0/lib/xuartps_sinit.o psu_pmu_0/lib/xwdtps.o psu_pmu_0/lib/xwdtps_g.o psu_pmu_0/lib/xwdt
TRACE::2025-04-23.19:24:38::SCWBDomain::ps_selftest.o psu_pmu_0/lib/xwdtps_sinit.o psu_pmu_0/lib/xzdma.o psu_pmu_0/lib/xzdma_g.o psu_pmu_0/lib/xzdma_intr.o psu_pmu_0/l
TRACE::2025-04-23.19:24:38::SCWBDomain::ib/xzdma_selftest.o psu_pmu_0/lib/xzdma_sinit.o

TRACE::2025-04-23.19:24:38::SCWBDomain::'Finished building libraries'

TRACE::2025-04-23.19:24:38::SCWBDomain::make: Leaving directory 'D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2025-04-23.19:24:39::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:39::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2025-04-23.19:24:39::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:39::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:39::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2025-04-23.19:24:39::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:39::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:39::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2025-04-23.19:24:39::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:39::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:39::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2025-04-23.19:24:39::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:39::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:39::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2025-04-23.19:24:39::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2025-04-23.19:24:40::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2025-04-23.19:24:40::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2025-04-23.19:24:40::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2025-04-23.19:24:40::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2025-04-23.19:24:40::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2025-04-23.19:24:40::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2025-04-23.19:24:40::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2025-04-23.19:24:40::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2025-04-23.19:24:40::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2025-04-23.19:24:40::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:41::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:41::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2025-04-23.19:24:41::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:41::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:41::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2025-04-23.19:24:41::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:41::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:41::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_extwdt.c -o xpfw_mod_extwdt.o 
TRACE::2025-04-23.19:24:41::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:41::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:41::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2025-04-23.19:24:41::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:41::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:41::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2025-04-23.19:24:41::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:41::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:41::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2025-04-23.19:24:41::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:41::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:41::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2025-04-23.19:24:41::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:41::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:41::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2025-04-23.19:24:41::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:41::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:41::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2025-04-23.19:24:41::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:41::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:41::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2025-04-23.19:24:41::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:42::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:42::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2025-04-23.19:24:42::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:42::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:42::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2025-04-23.19:24:42::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:42::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:42::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2025-04-23.19:24:42::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:42::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:42::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2025-04-23.19:24:42::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:42::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:42::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2025-04-23.19:24:42::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:42::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:42::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2025-04-23.19:24:42::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:42::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:42::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2025-04-23.19:24:42::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:42::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:42::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2025-04-23.19:24:42::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:42::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:42::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2025-04-23.19:24:42::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:42::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:42::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2025-04-23.19:24:42::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:43::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:43::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2025-04-23.19:24:43::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:43::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:43::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2025-04-23.19:24:43::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:43::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:43::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2025-04-23.19:24:43::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:43::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:43::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2025-04-23.19:24:43::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:43::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:43::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2025-04-23.19:24:43::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:43::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:43::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2025-04-23.19:24:43::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:43::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:43::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2025-04-23.19:24:43::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:43::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:43::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_overtemp.c -o xpfw_mod_overtem
TRACE::2025-04-23.19:24:43::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:43::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:43::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2025-04-23.19:24:43::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:44::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:44::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2025-04-23.19:24:44::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:44::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:44::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2025-04-23.19:24:44::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:44::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:44::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2025-04-23.19:24:44::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:44::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:44::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2025-04-23.19:24:44::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:44::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:44::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2025-04-23.19:24:44::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:44::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:44::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2025-04-23.19:24:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:44::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:44::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_requirement.c -o pm_requirement.o -I
TRACE::2025-04-23.19:24:44::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:44::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:44::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2025-04-23.19:24:44::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:45::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:45::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2025-04-23.19:24:45::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:45::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:45::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2025-04-23.19:24:45::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:45::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:45::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2025-04-23.19:24:45::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:45::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:45::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2025-04-23.19:24:45::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:45::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:45::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_ioctl.c -o pm_ioctl.o -Izynqmp_pmufw
TRACE::2025-04-23.19:24:45::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:45::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:45::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2025-04-23.19:24:45::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:45::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:45::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2025-04-23.19:24:45::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:45::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:45::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2025-04-23.19:24:45::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2025-04-23.19:24:45::SCWBDomain::mb-gcc -o pmufw.elf idle_hooks.o pm_binding.o pm_callbacks.o pm_clock.o pm_config.o pm_core.o pm_csudma.o pm_ddr.o pm_extern.o 
TRACE::2025-04-23.19:24:45::SCWBDomain::pm_gic_proxy.o pm_gpp.o pm_hooks.o pm_ioctl.o pm_master.o pm_mmio_access.o pm_node.o pm_node_reset.o pm_notifier.o pm_periph.o 
TRACE::2025-04-23.19:24:45::SCWBDomain::pm_pinctrl.o pm_pll.o pm_power.o pm_proc.o pm_qspi.o pm_requirement.o pm_reset.o pm_slave.o pm_sram.o pm_system.o pm_usb.o xpfw
TRACE::2025-04-23.19:24:45::SCWBDomain::_aib.o xpfw_core.o xpfw_error_manager.o xpfw_events.o xpfw_interrupts.o xpfw_ipi_manager.o xpfw_main.o xpfw_mod_common.o xpfw_m
TRACE::2025-04-23.19:24:45::SCWBDomain::od_dap.o xpfw_mod_em.o xpfw_mod_extwdt.o xpfw_mod_legacy.o xpfw_mod_overtemp.o xpfw_mod_pm.o xpfw_mod_rpu.o xpfw_mod_rtc.o xpfw
TRACE::2025-04-23.19:24:45::SCWBDomain::_mod_sched.o xpfw_mod_stl.o xpfw_mod_ultra96.o xpfw_mod_wdt.o xpfw_module.o xpfw_platform.o xpfw_resets.o xpfw_restart.o xpfw_r
TRACE::2025-04-23.19:24:45::SCWBDomain::om_interface.o xpfw_scheduler.o xpfw_start.o xpfw_user_startup.o xpfw_util.o xpfw_xpu.o -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-04-23.19:24:45::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-g
TRACE::2025-04-23.19:24:45::SCWBDomain::roup -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--st
TRACE::2025-04-23.19:24:45::SCWBDomain::art-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                                                
TRACE::2025-04-23.19:24:45::SCWBDomain::                    -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_0/lib -Tlscript.ld

LOG::2025-04-23.19:24:48::SCWSystem::Checking the domain standalone_domain
LOG::2025-04-23.19:24:48::SCWSystem::Not a boot domain 
LOG::2025-04-23.19:24:48::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-04-23.19:24:48::SCWDomain::Generating domain artifcats
TRACE::2025-04-23.19:24:48::SCWMssOS::Generating standalone artifcats
TRACE::2025-04-23.19:24:48::SCWMssOS::Copying the qemu file from  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/resources/base_uart/standalone_domain/qemu_args.txt To D:/GitHub/753-FPGA/spi_controller/ws/base_uart/export/base_uart/sw/base_uart/qemu/
TRACE::2025-04-23.19:24:48::SCWMssOS::Copying the qemu file from  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/resources/base_uart/standalone_domain/qemu_args.txt To D:/GitHub/753-FPGA/spi_controller/ws/base_uart/export/base_uart/sw/base_uart/qemu/
TRACE::2025-04-23.19:24:48::SCWMssOS::Copying the qemu file from  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/resources/base_uart/standalone_domain/qemu_args.txt To D:/GitHub/753-FPGA/spi_controller/ws/base_uart/export/base_uart/sw/base_uart/standalone_domain/qemu/
TRACE::2025-04-23.19:24:48::SCWMssOS::Copying the qemu file from  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/resources/base_uart/standalone_domain/qemu_args.txt To D:/GitHub/753-FPGA/spi_controller/ws/base_uart/export/base_uart/sw/base_uart/standalone_domain/qemu/
TRACE::2025-04-23.19:24:48::SCWMssOS:: Copying the user libraries. 
TRACE::2025-04-23.19:24:48::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:48::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:48::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:48::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:48::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:48::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:48::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:48::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:48::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:48::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:48::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:48::SCWMssOS::Completed writing the mss file at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp
TRACE::2025-04-23.19:24:48::SCWMssOS::Mss edits present, copying mssfile into export location D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-04-23.19:24:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-04-23.19:24:48::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-04-23.19:24:48::SCWMssOS::doing bsp build ... 
TRACE::2025-04-23.19:24:48::SCWMssOS::System Command Ran  D: & cd  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2025-04-23.19:24:48::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-04-23.19:24:48::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-04-23.19:24:48::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-04-23.19:24:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2025-04-23.19:24:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:48::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-04-23.19:24:48::SCWMssOS::ute-patterns"

TRACE::2025-04-23.19:24:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2025-04-23.19:24:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:48::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-04-23.19:24:48::SCWMssOS::ute-patterns"

TRACE::2025-04-23.19:24:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-04-23.19:24:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2025-04-23.19:24:48::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop
TRACE::2025-04-23.19:24:48::SCWMssOS::-distribute-patterns"

TRACE::2025-04-23.19:24:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2025-04-23.19:24:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2025-04-23.19:24:48::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2025-04-23.19:24:48::SCWMssOS::istribute-patterns"

TRACE::2025-04-23.19:24:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2025-04-23.19:24:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:48::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-04-23.19:24:48::SCWMssOS::ute-patterns"

TRACE::2025-04-23.19:24:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-04-23.19:24:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:48::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-04-23.19:24:48::SCWMssOS::ute-patterns"

TRACE::2025-04-23.19:24:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2025-04-23.19:24:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:48::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-04-23.19:24:48::SCWMssOS::ute-patterns"

TRACE::2025-04-23.19:24:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_17/src"

TRACE::2025-04-23.19:24:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.19:24:48::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-04-23.19:24:48::SCWMssOS::te-patterns"

TRACE::2025-04-23.19:24:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-04-23.19:24:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:48::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-04-23.19:24:48::SCWMssOS::ute-patterns"

TRACE::2025-04-23.19:24:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_17/src"

TRACE::2025-04-23.19:24:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2025-04-23.19:24:48::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2025-04-23.19:24:48::SCWMssOS::bute-patterns"

TRACE::2025-04-23.19:24:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2025-04-23.19:24:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:48::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-04-23.19:24:48::SCWMssOS::ute-patterns"

TRACE::2025-04-23.19:24:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-04-23.19:24:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:48::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-04-23.19:24:48::SCWMssOS::ute-patterns"

TRACE::2025-04-23.19:24:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2025-04-23.19:24:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.19:24:48::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-04-23.19:24:48::SCWMssOS::te-patterns"

TRACE::2025-04-23.19:24:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/spips_v3_8/src"

TRACE::2025-04-23.19:24:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-04-23.19:24:48::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-04-23.19:24:48::SCWMssOS::e-patterns"

TRACE::2025-04-23.19:24:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v8_1/src"

TRACE::2025-04-23.19:24:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2025-04-23.19:24:48::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2025-04-23.19:24:48::SCWMssOS::ribute-patterns"

TRACE::2025-04-23.19:24:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-04-23.19:24:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2025-04-23.19:24:48::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2025-04-23.19:24:48::SCWMssOS::ibute-patterns"

TRACE::2025-04-23.19:24:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_17/src"

TRACE::2025-04-23.19:24:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.19:24:48::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-04-23.19:24:48::SCWMssOS::te-patterns"

TRACE::2025-04-23.19:24:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2025-04-23.19:24:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:48::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-04-23.19:24:48::SCWMssOS::ute-patterns"

TRACE::2025-04-23.19:24:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2025-04-23.19:24:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-04-23.19:24:48::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-04-23.19:24:48::SCWMssOS::e-patterns"

TRACE::2025-04-23.19:24:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2025-04-23.19:24:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-04-23.19:24:48::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-04-23.19:24:48::SCWMssOS::e-patterns"

TRACE::2025-04-23.19:24:49::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2025-04-23.19:24:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.19:24:49::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-04-23.19:24:49::SCWMssOS::-patterns"

TRACE::2025-04-23.19:24:49::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2025-04-23.19:24:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.19:24:49::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-04-23.19:24:49::SCWMssOS::-patterns"

TRACE::2025-04-23.19:24:49::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-04-23.19:24:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2025-04-23.19:24:49::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-di
TRACE::2025-04-23.19:24:49::SCWMssOS::stribute-patterns"

TRACE::2025-04-23.19:24:49::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2025-04-23.19:24:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2025-04-23.19:24:49::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2025-04-23.19:24:49::SCWMssOS::ribute-patterns"

TRACE::2025-04-23.19:24:49::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2025-04-23.19:24:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.19:24:49::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-04-23.19:24:49::SCWMssOS::-patterns"

TRACE::2025-04-23.19:24:49::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-04-23.19:24:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.19:24:49::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-04-23.19:24:49::SCWMssOS::-patterns"

TRACE::2025-04-23.19:24:49::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2025-04-23.19:24:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.19:24:49::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-04-23.19:24:49::SCWMssOS::-patterns"

TRACE::2025-04-23.19:24:49::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_17/src"

TRACE::2025-04-23.19:24:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-04-23.19:24:49::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.19:24:49::SCWMssOS::patterns"

TRACE::2025-04-23.19:24:49::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-04-23.19:24:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.19:24:49::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-04-23.19:24:49::SCWMssOS::-patterns"

TRACE::2025-04-23.19:24:49::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_17/src"

TRACE::2025-04-23.19:24:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_17/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-04-23.19:24:49::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-04-23.19:24:49::SCWMssOS::e-patterns"

TRACE::2025-04-23.19:24:49::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2025-04-23.19:24:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.19:24:49::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-04-23.19:24:49::SCWMssOS::-patterns"

TRACE::2025-04-23.19:24:50::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-04-23.19:24:50::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.19:24:50::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-04-23.19:24:50::SCWMssOS::-patterns"

TRACE::2025-04-23.19:24:50::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2025-04-23.19:24:50::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-04-23.19:24:50::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.19:24:50::SCWMssOS::patterns"

TRACE::2025-04-23.19:24:50::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/spips_v3_8/src"

TRACE::2025-04-23.19:24:50::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-04-23.19:24:50::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-04-23.19:24:50::SCWMssOS::atterns"

TRACE::2025-04-23.19:24:50::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v8_1/src"

TRACE::2025-04-23.19:24:50::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-04-23.19:24:50::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-04-23.19:24:50::SCWMssOS::ute-patterns"

TRACE::2025-04-23.19:24:51::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-04-23.19:24:51::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-04-23.19:24:51::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-04-23.19:24:51::SCWMssOS::te-patterns"

TRACE::2025-04-23.19:24:51::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_17/src"

TRACE::2025-04-23.19:24:51::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2025-04-23.19:24:51::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-04-23.19:24:51::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-04-23.19:24:51::SCWMssOS::patterns"

TRACE::2025-04-23.19:24:51::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-04-23.19:24:51::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-04-23.19:24:51::SCWMssOS::-patterns"

TRACE::2025-04-23.19:24:51::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2025-04-23.19:24:51::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-04-23.19:24:51::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-04-23.19:24:51::SCWMssOS::atterns"

TRACE::2025-04-23.19:24:51::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2025-04-23.19:24:51::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-04-23.19:24:51::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-04-23.19:24:51::SCWMssOS::atterns"

TRACE::2025-04-23.19:24:53::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-04-23.19:24:53::SCWMssOS::make --no-print-directory archive

TRACE::2025-04-23.19:24:53::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/li
TRACE::2025-04-23.19:24:53::SCWMssOS::b/_sbrk.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/close.o 
TRACE::2025-04-23.19:24:53::SCWMssOS::psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cor
TRACE::2025-04-23.19:24:53::SCWMssOS::texa53_0/lib/getentropy.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/initialise_monitor_hand
TRACE::2025-04-23.19:24:53::SCWMssOS::les.o psu_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/open.o psu_cortex
TRACE::2025-04-23.19:24:53::SCWMssOS::a53_0/lib/outbyte.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/sbr
TRACE::2025-04-23.19:24:53::SCWMssOS::k.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/time.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o
TRACE::2025-04-23.19:24:53::SCWMssOS:: psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_g.o psu_
TRACE::2025-04-23.19:24:53::SCWMssOS::cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xcl
TRACE::2025-04-23.19:24:53::SCWMssOS::ockps_divider.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xclockps_gate.o
TRACE::2025-04-23.19:24:53::SCWMssOS:: psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib
TRACE::2025-04-23.19:24:53::SCWMssOS::/xcoresightpsdcc.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa
TRACE::2025-04-23.19:24:53::SCWMssOS::53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xgpiops_g.o p
TRACE::2025-04-23.19:24:53::SCWMssOS::su_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/x
TRACE::2025-04-23.19:24:53::SCWMssOS::gpiops_sinit.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/
TRACE::2025-04-23.19:24:53::SCWMssOS::xiicps_intr.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/xiicps_selftest.o ps
TRACE::2025-04-23.19:24:53::SCWMssOS::u_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xil-c
TRACE::2025-04-23.19:24:53::SCWMssOS::rt0.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/x
TRACE::2025-04-23.19:24:53::SCWMssOS::il_exception.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib
TRACE::2025-04-23.19:24:53::SCWMssOS::/xil_sleepcommon.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xil_spinlock.o psu_co
TRACE::2025-04-23.19:24:53::SCWMssOS::rtexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o
TRACE::2025-04-23.19:24:53::SCWMssOS:: psu_cortexa53_0/lib/xinterrupt_wrap.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xipi
TRACE::2025-04-23.19:24:53::SCWMssOS::psu_g.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xpm_counter.o psu_cortexa5
TRACE::2025-04-23.19:24:53::SCWMssOS::3_0/lib/xqspipsu.o psu_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53_0/lib/xqspipsu_hw.o ps
TRACE::2025-04-23.19:24:53::SCWMssOS::u_cortexa53_0/lib/xqspipsu_options.o psu_cortexa53_0/lib/xqspipsu_sinit.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xr
TRACE::2025-04-23.19:24:53::SCWMssOS::esetps_g.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/l
TRACE::2025-04-23.19:24:53::SCWMssOS::ib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xscugic.o psu_
TRACE::2025-04-23.19:24:53::SCWMssOS::cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xscugic_sel
TRACE::2025-04-23.19:24:53::SCWMssOS::ftest.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xspips.o psu_cortexa53_0/lib/xspips_g.o psu_cortexa53_0/lib/xsp
TRACE::2025-04-23.19:24:53::SCWMssOS::ips_hw.o psu_cortexa53_0/lib/xspips_options.o psu_cortexa53_0/lib/xspips_selftest.o psu_cortexa53_0/lib/xspips_sinit.o psu_cort
TRACE::2025-04-23.19:24:53::SCWMssOS::exa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xsysmonps
TRACE::2025-04-23.19:24:53::SCWMssOS::u_selftest.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/
TRACE::2025-04-23.19:24:53::SCWMssOS::lib/xttcps_g.o psu_cortexa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o ps
TRACE::2025-04-23.19:24:53::SCWMssOS::u_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xuartps_intr.o
TRACE::2025-04-23.19:24:53::SCWMssOS:: psu_cortexa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53
TRACE::2025-04-23.19:24:53::SCWMssOS::_0/lib/xwdtps.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cor
TRACE::2025-04-23.19:24:53::SCWMssOS::texa53_0/lib/xzdma.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xzdma_selftest.o psu_co
TRACE::2025-04-23.19:24:53::SCWMssOS::rtexa53_0/lib/xzdma_sinit.o

TRACE::2025-04-23.19:24:53::SCWMssOS::'Finished building libraries'

TRACE::2025-04-23.19:24:53::SCWMssOS::Copying to export directory.
TRACE::2025-04-23.19:24:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-04-23.19:24:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-04-23.19:24:54::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-04-23.19:24:54::SCWSystem::Completed Processing the sysconfig base_uart
LOG::2025-04-23.19:24:54::SCWPlatform::Completed generating the artifacts for system configuration base_uart
TRACE::2025-04-23.19:24:54::SCWPlatform::Started preparing the platform 
TRACE::2025-04-23.19:24:54::SCWSystem::Writing the bif file for system config base_uart
TRACE::2025-04-23.19:24:54::SCWSystem::dir created 
TRACE::2025-04-23.19:24:54::SCWSystem::Writing the bif 
TRACE::2025-04-23.19:24:54::SCWPlatform::Started writing the spfm file 
TRACE::2025-04-23.19:24:54::SCWPlatform::Started writing the xpfm file 
TRACE::2025-04-23.19:24:54::SCWPlatform::Completed generating the platform
TRACE::2025-04-23.19:24:54::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.19:24:54::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.19:24:54::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.19:24:54::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.19:24:54::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.19:24:54::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.19:24:54::SCWMssOS::Saving the mss changes D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-23.19:24:54::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-23.19:24:54::SCWMssOS::Commit changes completed.
TRACE::2025-04-23.19:24:54::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:54::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:54::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:54::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:54::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:54::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:54::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:54::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:54::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:54::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:54::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-04-23.19:24:54::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:54::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:54::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:54::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:54::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:54::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:54::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:54::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:54::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:54::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:54::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-04-23.19:24:54::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:54::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:54::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:54::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:54::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:54::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:54::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:54::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:54::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:54::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:54::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:54::SCWWriter::formatted JSON is {
	"platformName":	"base_uart",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"base_uart",
	"platHandOff":	"D:/GitHub/753-FPGA/spi_controller/base_uart.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_uart.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"base_uart",
	"systems":	[{
			"systemName":	"base_uart",
			"systemDesc":	"base_uart",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"base_uart",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"d5259f811172ccde5dfcd210cc4c02f0",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"8fd3446b86f7233915bbe5b0fc00517d",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/base_uart/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/base_uart/standalone_domain/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/base_uart/standalone_domain/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3965600867bd6de6eb45505c3cf135df",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-04-23.19:24:54::SCWPlatform::updated the xpfm file.
TRACE::2025-04-23.19:24:54::SCWPlatform::Trying to open the hw design at D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:54::SCWPlatform::DSA given D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:54::SCWPlatform::DSA absoulate path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:54::SCWPlatform::DSA directory D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw
TRACE::2025-04-23.19:24:54::SCWPlatform:: Platform Path D:/GitHub/753-FPGA/spi_controller/ws/base_uart/hw/base_uart.xsa
TRACE::2025-04-23.19:24:54::SCWPlatform:: Unique name xilinx:kv260_som::0.0
TRACE::2025-04-23.19:24:54::SCWPlatform::Trying to set the existing hwdb with name base_6
TRACE::2025-04-23.19:24:54::SCWPlatform::Opened existing hwdb base_6
TRACE::2025-04-23.19:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-23.19:24:54::SCWMssOS::Checking the sw design at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-04-23.19:24:54::SCWMssOS::DEBUG:  swdes dump  D:/GitHub/753-FPGA/spi_controller/ws/base_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/GitHub/753-FPGA/spi_controller/ws/base_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
D:/GitHub/753-FPGA/spi_controller/ws/base_uart/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||

TRACE::2025-04-23.19:24:54::SCWMssOS::Sw design exists and opened at  D:/GitHub/753-FPGA/spi_controller/ws/base_uart/psu_cortexa53_0/standalone_domain/bsp/system.mss
