
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

1. Executing Liberty frontend: /foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib
Imported 229 cell types from liberty file.
[INFO] Using SDC file '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/06-yosys-synthesis/synthesis.abc.sdc' for ABC…

2. Executing Verilog-2005 frontend: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v
Parsing SystemVerilog input from `/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v' to AST representation.
Storing AST representation for module `$abstract\lfsr'.
Storing AST representation for module `$abstract\mult4x4'.
Storing AST representation for module `$abstract\mixer'.
Storing AST representation for module `$abstract\pwm8'.
Storing AST representation for module `$abstract\adsr'.
Storing AST representation for module `$abstract\signal_generator'.
Storing AST representation for module `$abstract\clock_scale'.
Storing AST representation for module `$abstract\tiny_tonegen'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\tiny_tonegen'.
Generating RTLIL representation for module `\tiny_tonegen'.

4.1. Analyzing design hierarchy..
Top module:  \tiny_tonegen

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\signal_generator'.
Generating RTLIL representation for module `\signal_generator'.
/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:73: Warning: Range [11:5] select out of bounds on signal `\periodA': Setting 4 MSB bits to undef.

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\clock_scale'.
Generating RTLIL representation for module `\clock_scale'.

4.4. Analyzing design hierarchy..
Top module:  \tiny_tonegen
Used module:     \signal_generator
Used module:         \clock_scale

4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\mixer'.
Generating RTLIL representation for module `\mixer'.

4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\lfsr'.
Generating RTLIL representation for module `\lfsr'.

4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\pwm8'.
Generating RTLIL representation for module `\pwm8'.

4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\adsr'.
Generating RTLIL representation for module `\adsr'.

4.9. Analyzing design hierarchy..
Top module:  \tiny_tonegen
Used module:     \signal_generator
Used module:         \mixer
Used module:         \lfsr
Used module:         \pwm8
Used module:         \clock_scale
Used module:         \adsr

4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\mult4x4'.
Generating RTLIL representation for module `\mult4x4'.

4.11. Analyzing design hierarchy..
Top module:  \tiny_tonegen
Used module:     \signal_generator
Used module:         \mixer
Used module:             \mult4x4
Used module:         \lfsr
Used module:         \pwm8
Used module:         \clock_scale
Used module:         \adsr

4.12. Analyzing design hierarchy..
Top module:  \tiny_tonegen
Used module:     \signal_generator
Used module:         \mixer
Used module:             \mult4x4
Used module:         \lfsr
Used module:         \pwm8
Used module:         \clock_scale
Used module:         \adsr
Removing unused module `$abstract\tiny_tonegen'.
Removing unused module `$abstract\clock_scale'.
Removing unused module `$abstract\signal_generator'.
Removing unused module `$abstract\adsr'.
Removing unused module `$abstract\pwm8'.
Removing unused module `$abstract\mixer'.
Removing unused module `$abstract\mult4x4'.
Removing unused module `$abstract\lfsr'.
Removed 8 unused modules.
Renaming module tiny_tonegen to tiny_tonegen.

5. Generating Graphviz representation of design.
Writing dot description to `/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/06-yosys-synthesis/hierarchy.dot'.
Dumping module tiny_tonegen to page 1.

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \tiny_tonegen
Used module:     \signal_generator
Used module:         \mixer
Used module:             \mult4x4
Used module:         \lfsr
Used module:         \pwm8
Used module:         \clock_scale
Used module:         \adsr

6.2. Analyzing design hierarchy..
Top module:  \tiny_tonegen
Used module:     \signal_generator
Used module:         \mixer
Used module:             \mult4x4
Used module:         \lfsr
Used module:         \pwm8
Used module:         \clock_scale
Used module:         \adsr
Removed 0 unused modules.

7. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$39 in module adsr.
Marked 1 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$32 in module pwm8.
Marked 1 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$23 in module lfsr.
Marked 2 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:31$14 in module mixer.
Marked 3 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11$7 in module clock_scale.
Marked 1 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63$1 in module signal_generator.
Removed a total of 0 dead cases.

9. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 4 redundant assignments.
Promoted 19 assignments to connections.

10. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:19$54'.
  Set init value: \timer = 4'0000
Found init rule in `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:17$53'.
  Set init value: \state = 2'00
Found init rule in `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7$38'.
  Set init value: \clk_cnt = 8'00000000
Found init rule in `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:5$37'.
  Set init value: \pwm_o = 1'0
Found init rule in `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:14$31'.
  Set init value: \feedback = 1'0
Found init rule in `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:13$30'.
  Set init value: \noise_out = 1'0
Found init rule in `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:12$29'.
  Set init value: \noise_reg = 16'1010110011100001
Found init rule in `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23$22'.
  Set init value: \started = 1'0
Found init rule in `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8$12'.
  Set init value: \counter = 8'00000000
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:24$6'.
  Set init value: \enableN = 1'1
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:23$5'.
  Set init value: \enableA = 1'1
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:21$4'.
  Set init value: \volN = 4'0011
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:20$3'.
  Set init value: \volA = 4'1000
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:19$2'.
  Set init value: \periodA = 8'11001000

11. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$23'.
Found async reset \rst in `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11$7'.
Found async reset \rst in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63$1'.

12. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~17 debug messages>

13. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:19$54'.
Creating decoders for process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:17$53'.
Creating decoders for process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$39'.
     1/3: $0\timer[3:0]
     2/3: $0\state[1:0]
     3/3: $0\level_o[3:0]
Creating decoders for process `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7$38'.
Creating decoders for process `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:5$37'.
Creating decoders for process `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$32'.
     1/2: $0\pwm_o[0:0]
     2/2: $0\clk_cnt[7:0]
Creating decoders for process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:14$31'.
Creating decoders for process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:13$30'.
Creating decoders for process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:12$29'.
Creating decoders for process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$23'.
     1/3: $0\feedback[0:0]
     2/3: $0\noise_reg[15:0]
     3/3: $0\noise_out[0:0]
Creating decoders for process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23$22'.
Creating decoders for process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:31$14'.
     1/5: $0\mixout[7:0]
     2/5: $0\started[0:0]
     3/5: $0\sum[5:0]
     4/5: $0\n_val[4:0]
     5/5: $0\a_val[4:0]
Creating decoders for process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:9$13'.
Creating decoders for process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8$12'.
Creating decoders for process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11$7'.
     1/2: $0\counter[7:0]
     2/2: $0\clk_out[0:0]
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:24$6'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:23$5'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:21$4'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:20$3'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:19$2'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63$1'.
     1/5: $0\enableA[0:0]
     2/5: $1\volN[3:0]
     3/5: $1\volA[3:0]
     4/5: $1\periodA[7:0]
     5/5: $1\enableN[0:0]

14. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\clock_scale.\clk_val' from process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:9$13'.

15. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\adsr.\level_o' using process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$39'.
  created $dff cell `$procdff$190' with positive edge clock.
Creating register for signal `\adsr.\state' using process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$39'.
  created $dff cell `$procdff$191' with positive edge clock.
Creating register for signal `\adsr.\timer' using process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$39'.
  created $dff cell `$procdff$192' with positive edge clock.
Creating register for signal `\pwm8.\pwm_o' using process `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$32'.
  created $dff cell `$procdff$193' with positive edge clock.
Creating register for signal `\pwm8.\clk_cnt' using process `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$32'.
  created $dff cell `$procdff$194' with positive edge clock.
Creating register for signal `\lfsr.\noise_out' using process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$23'.
  created $adff cell `$procdff$199' with positive edge clock and positive level reset.
Creating register for signal `\lfsr.\noise_reg' using process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$23'.
  created $adff cell `$procdff$204' with positive edge clock and positive level reset.
Creating register for signal `\lfsr.\feedback' using process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$23'.
  created $dff cell `$procdff$211' with positive edge clock.
Creating register for signal `\mixer.\mixout' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:31$14'.
  created $dff cell `$procdff$212' with positive edge clock.
Creating register for signal `\mixer.\a_val' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:31$14'.
  created $dff cell `$procdff$213' with positive edge clock.
Creating register for signal `\mixer.\n_val' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:31$14'.
  created $dff cell `$procdff$214' with positive edge clock.
Creating register for signal `\mixer.\sum' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:31$14'.
  created $dff cell `$procdff$215' with positive edge clock.
Creating register for signal `\mixer.\started' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:31$14'.
  created $dff cell `$procdff$216' with positive edge clock.
Creating register for signal `\clock_scale.\clk_out' using process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11$7'.
  created $adff cell `$procdff$221' with positive edge clock and positive level reset.
Creating register for signal `\clock_scale.\counter' using process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11$7'.
  created $adff cell `$procdff$226' with positive edge clock and positive level reset.
Creating register for signal `\signal_generator.\periodA' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63$1'.
  created $adff cell `$procdff$229' with positive edge clock and positive level reset.
Creating register for signal `\signal_generator.\volA' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63$1'.
  created $adff cell `$procdff$232' with positive edge clock and positive level reset.
Creating register for signal `\signal_generator.\volN' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63$1'.
  created $adff cell `$procdff$235' with positive edge clock and positive level reset.
Creating register for signal `\signal_generator.\enableA' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63$1'.
  created $dff cell `$procdff$240' with positive edge clock.
Creating register for signal `\signal_generator.\enableN' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63$1'.
  created $adff cell `$procdff$243' with positive edge clock and positive level reset.

16. Executing PROC_MEMWR pass (convert process memory writes to cells).

17. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:19$54'.
Removing empty process `adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:17$53'.
Found and cleaned up 9 empty switches in `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$39'.
Removing empty process `adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$39'.
Removing empty process `pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7$38'.
Removing empty process `pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:5$37'.
Found and cleaned up 1 empty switch in `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$32'.
Removing empty process `pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$32'.
Removing empty process `lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:14$31'.
Removing empty process `lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:13$30'.
Removing empty process `lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:12$29'.
Found and cleaned up 1 empty switch in `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$23'.
Removing empty process `lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$23'.
Removing empty process `mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23$22'.
Found and cleaned up 2 empty switches in `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:31$14'.
Removing empty process `mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:31$14'.
Removing empty process `clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:9$13'.
Removing empty process `clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8$12'.
Found and cleaned up 2 empty switches in `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11$7'.
Removing empty process `clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11$7'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:24$6'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:23$5'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:21$4'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:20$3'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:19$2'.
Found and cleaned up 2 empty switches in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63$1'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63$1'.
Cleaned up 17 empty switches.

18. Executing CHECK pass (checking for obvious problems).
Checking module tiny_tonegen...
Checking module adsr...
Checking module pwm8...
Checking module lfsr...
Checking module mixer...
Checking module clock_scale...
Checking module signal_generator...
Checking module mult4x4...
Found and reported 0 problems.

19. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.
Optimizing module adsr.
<suppressed ~3 debug messages>
Optimizing module pwm8.
<suppressed ~2 debug messages>
Optimizing module lfsr.
<suppressed ~9 debug messages>
Optimizing module mixer.
<suppressed ~10 debug messages>
Optimizing module clock_scale.
<suppressed ~4 debug messages>
Optimizing module signal_generator.
<suppressed ~6 debug messages>
Optimizing module mult4x4.

20. Executing FLATTEN pass (flatten design).
Deleting now unused module adsr.
Deleting now unused module pwm8.
Deleting now unused module lfsr.
Deleting now unused module mixer.
Deleting now unused module clock_scale.
Deleting now unused module signal_generator.
Deleting now unused module mult4x4.
<suppressed ~8 debug messages>

21. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

22. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..
Removed 14 unused cells and 120 unused wires.
<suppressed ~15 debug messages>

23. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

24. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tiny_tonegen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\signal_gen.\mix.$procmux$129: \signal_gen.mix.started -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~86 debug messages>

26. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tiny_tonegen.
  Optimizing cells in module \tiny_tonegen.
Performed a total of 1 changes.

27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

28. Executing OPT_DFF pass (perform DFF optimizations).

29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

30. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

31. Rerunning OPT passes. (Maybe there is more to do…)

32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tiny_tonegen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~85 debug messages>

33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tiny_tonegen.
    New ctrl vector for $pmux cell $flatten\signal_gen.\envA_gen.$procmux$64: { $auto$opt_reduce.cc:137:opt_pmux$255 $flatten\signal_gen.\envA_gen.$procmux$65_CMP }
  Optimizing cells in module \tiny_tonegen.
Performed a total of 1 changes.

34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

35. Executing OPT_DFF pass (perform DFF optimizations).

36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..

37. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

38. Rerunning OPT passes. (Maybe there is more to do…)

39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tiny_tonegen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~84 debug messages>

40. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tiny_tonegen.
Performed a total of 0 changes.

41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

42. Executing OPT_DFF pass (perform DFF optimizations).

43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..

44. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

45. Executing FSM pass (extract and optimize FSM).

45.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking tiny_tonegen.signal_gen.envA_gen.state as FSM state register:
    Register has an initialization value.

45.2. Executing FSM_EXTRACT pass (extracting FSM from design).

45.3. Executing FSM_OPT pass (simple optimizations of FSMs).

45.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..

45.5. Executing FSM_OPT pass (simple optimizations of FSMs).

45.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

45.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

45.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

46. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

48. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tiny_tonegen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~84 debug messages>

49. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tiny_tonegen.
Performed a total of 0 changes.

50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

51. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\signal_gen.\tonegenA.$procdff$221 ($adff) from module tiny_tonegen (D = $flatten\signal_gen.\tonegenA.$0\clk_out[0:0], Q = \signal_gen.tonegenA.clk_out).
Adding SRST signal on $flatten\signal_gen.\pwmGen.$procdff$194 ($dff) from module tiny_tonegen (D = $flatten\signal_gen.\pwmGen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$34_Y [7:0], Q = \signal_gen.pwmGen.clk_cnt, rval = 8'00000000).
Adding SRST signal on $flatten\signal_gen.\pwmGen.$procdff$193 ($dff) from module tiny_tonegen (D = $flatten\signal_gen.\pwmGen.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15$36_Y, Q = \signal_gen.pwmGen.pwm_o, rval = 1'0).
Adding EN signal on $flatten\signal_gen.\noise_gen.$procdff$211 ($dff) from module tiny_tonegen (D = $flatten\signal_gen.\noise_gen.$auto$rtlil.cc:2959:Not$245, Q = \signal_gen.noise_gen.feedback).
Adding EN signal on $flatten\signal_gen.\noise_gen.$procdff$204 ($adff) from module tiny_tonegen (D = { \signal_gen.noise_gen.noise_reg [14:0] \signal_gen.noise_gen.feedback }, Q = \signal_gen.noise_gen.noise_reg).
Adding EN signal on $flatten\signal_gen.\noise_gen.$procdff$199 ($adff) from module tiny_tonegen (D = \signal_gen.noise_gen.noise_reg [0], Q = \signal_gen.noise_gen.noise_out).
Adding SRST signal on $flatten\signal_gen.\mix.$procdff$215 ($dff) from module tiny_tonegen (D = $flatten\signal_gen.\mix.$procmux$135_Y, Q = \signal_gen.mix.sum, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$266 ($sdff) from module tiny_tonegen (D = $flatten\signal_gen.\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:47$21_Y, Q = \signal_gen.mix.sum).
Adding SRST signal on $flatten\signal_gen.\mix.$procdff$214 ($dff) from module tiny_tonegen (D = $flatten\signal_gen.\mix.$procmux$141_Y, Q = \signal_gen.mix.n_val, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$268 ($sdff) from module tiny_tonegen (D = $flatten\signal_gen.\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:46$20_Y, Q = \signal_gen.mix.n_val).
Adding SRST signal on $flatten\signal_gen.\mix.$procdff$213 ($dff) from module tiny_tonegen (D = $flatten\signal_gen.\mix.$procmux$147_Y, Q = \signal_gen.mix.a_val, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$270 ($sdff) from module tiny_tonegen (D = $flatten\signal_gen.\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:45$18_Y, Q = \signal_gen.mix.a_val).
Adding SRST signal on $flatten\signal_gen.\mix.$procdff$212 ($dff) from module tiny_tonegen (D = $flatten\signal_gen.\mix.$procmux$123_Y [1:0], Q = \signal_gen.mix.mixout [1:0], rval = 2'00).
Adding SRST signal on $flatten\signal_gen.\mix.$procdff$212 ($dff) from module tiny_tonegen (D = \signal_gen.mix.sum, Q = \signal_gen.mix.mixout [7:2], rval = 6'000000).
Adding EN signal on $flatten\signal_gen.\envA_gen.$procdff$192 ($dff) from module tiny_tonegen (D = $flatten\signal_gen.\envA_gen.$0\timer[3:0], Q = \signal_gen.envA_gen.timer).
Adding EN signal on $flatten\signal_gen.\envA_gen.$procdff$191 ($dff) from module tiny_tonegen (D = $flatten\signal_gen.\envA_gen.$0\state[1:0], Q = \signal_gen.envA_gen.state).
Adding EN signal on $flatten\signal_gen.\envA_gen.$procdff$190 ($dff) from module tiny_tonegen (D = $flatten\signal_gen.\envA_gen.$0\level_o[3:0], Q = \signal_gen.envA_gen.level_o).
Adding EN signal on $flatten\signal_gen.$procdff$243 ($adff) from module tiny_tonegen (D = \data_in [0], Q = \signal_gen.enableN).
Adding EN signal on $flatten\signal_gen.$procdff$240 ($dff) from module tiny_tonegen (D = \data_in [1], Q = \signal_gen.enableA).
Adding EN signal on $flatten\signal_gen.$procdff$235 ($adff) from module tiny_tonegen (D = \data_in [3:0], Q = \signal_gen.volN).
Adding EN signal on $flatten\signal_gen.$procdff$232 ($adff) from module tiny_tonegen (D = \data_in [3:0], Q = \signal_gen.volA).
Adding EN signal on $flatten\signal_gen.$procdff$229 ($adff) from module tiny_tonegen (D = \data_in, Q = \signal_gen.periodA [4:0]).
Adding EN signal on $flatten\signal_gen.$procdff$229 ($adff) from module tiny_tonegen (D = \signal_gen.periodA [7:5], Q = \signal_gen.periodA [7:5]).
Handling D = Q on $auto$ff.cc:266:slice$330 ($adffe) from module tiny_tonegen (removing D path).
Adding EN signal on $flatten\clk_scaler.$procdff$221 ($adff) from module tiny_tonegen (D = $flatten\clk_scaler.$0\clk_out[0:0], Q = \clk_scaler.clk_out).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$330 ($dlatch) from module tiny_tonegen.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$330 ($dlatch) from module tiny_tonegen.
Setting constant 1-bit at position 2 on $auto$ff.cc:266:slice$330 ($dlatch) from module tiny_tonegen.

52. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..
Removed 26 unused cells and 26 unused wires.
<suppressed ~27 debug messages>

53. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.
<suppressed ~3 debug messages>

54. Rerunning OPT passes. (Maybe there is more to do…)

55. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tiny_tonegen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~50 debug messages>

56. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tiny_tonegen.
Performed a total of 0 changes.

57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

58. Executing OPT_DFF pass (perform DFF optimizations).

59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

60. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

61. Rerunning OPT passes. (Maybe there is more to do…)

62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tiny_tonegen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~50 debug messages>

63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tiny_tonegen.
Performed a total of 0 changes.

64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

65. Executing OPT_DFF pass (perform DFF optimizations).

66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..

67. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

68. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell tiny_tonegen.$flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$11 ($add).
Removed top 24 bits (of 32) from port Y of cell tiny_tonegen.$flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$11 ($add).
Removed top 3 bits (of 8) from port B of cell tiny_tonegen.$flatten\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16$9 ($ge).
Removed top 1 bits (of 2) from port B of cell tiny_tonegen.$auto$opt_dff.cc:248:make_patterns_logic$337 ($ne).
Removed cell tiny_tonegen.$flatten\signal_gen.\mix.$procmux$123 ($mux).
Removed top 2 bits (of 8) from port A of cell tiny_tonegen.$flatten\signal_gen.\mix.\mul.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./././mult4x4.v:17$60 ($add).
Removed top 1 bits (of 8) from port B of cell tiny_tonegen.$flatten\signal_gen.\mix.\mul.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./././mult4x4.v:17$60 ($add).
Removed top 4 bits (of 8) from port A of cell tiny_tonegen.$flatten\signal_gen.\mix.\mul.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./././mult4x4.v:17$59 ($add).
Removed top 3 bits (of 8) from port B of cell tiny_tonegen.$flatten\signal_gen.\mix.\mul.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./././mult4x4.v:17$59 ($add).
Removed top 2 bits (of 8) from port Y of cell tiny_tonegen.$flatten\signal_gen.\mix.\mul.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./././mult4x4.v:17$59 ($add).
Removed top 1 bits (of 16) from FF cell tiny_tonegen.$auto$ff.cc:266:slice$264 ($adffe).
Removed top 31 bits (of 32) from port A of cell tiny_tonegen.$flatten\signal_gen.\noise_gen.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22$27 ($xor).
Removed top 31 bits (of 32) from port Y of cell tiny_tonegen.$flatten\signal_gen.\noise_gen.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22$27 ($xor).
Removed cell tiny_tonegen.$auto$ff.cc:266:slice$272 ($sdff).
Removed top 31 bits (of 32) from port B of cell tiny_tonegen.$flatten\signal_gen.\pwmGen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$34 ($add).
Removed top 24 bits (of 32) from port Y of cell tiny_tonegen.$flatten\signal_gen.\pwmGen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$34 ($add).
Removed top 31 bits (of 32) from port B of cell tiny_tonegen.$flatten\signal_gen.\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$11 ($add).
Removed top 24 bits (of 32) from port Y of cell tiny_tonegen.$flatten\signal_gen.\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$11 ($add).
Removed top 2 bits (of 4) from port B of cell tiny_tonegen.$flatten\signal_gen.\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31$41 ($ge).
Removed top 28 bits (of 32) from port B of cell tiny_tonegen.$flatten\signal_gen.\envA_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33$42 ($lt).
Removed top 31 bits (of 32) from port B of cell tiny_tonegen.$flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$43 ($add).
Removed top 28 bits (of 32) from port Y of cell tiny_tonegen.$flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$43 ($add).
Removed top 31 bits (of 32) from port B of cell tiny_tonegen.$flatten\signal_gen.\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$47 ($sub).
Removed top 28 bits (of 32) from port Y of cell tiny_tonegen.$flatten\signal_gen.\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$47 ($sub).
Removed top 1 bits (of 2) from port B of cell tiny_tonegen.$auto$opt_dff.cc:248:make_patterns_logic$293 ($ne).
Removed top 2 bits (of 4) from port B of cell tiny_tonegen.$flatten\signal_gen.\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54$50 ($ge).
Removed top 31 bits (of 32) from port B of cell tiny_tonegen.$flatten\signal_gen.\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56$51 ($gt).
Removed top 1 bits (of 2) from port B of cell tiny_tonegen.$flatten\signal_gen.\envA_gen.$procmux$108_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell tiny_tonegen.$flatten\signal_gen.$procmux$176_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell tiny_tonegen.$flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$40 ($add).
Removed top 28 bits (of 32) from port Y of cell tiny_tonegen.$flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$40 ($add).
Removed top 1 bits (of 15) from FF cell tiny_tonegen.$auto$ff.cc:266:slice$264 ($adffe).
Removed top 24 bits (of 32) from wire tiny_tonegen.$flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$11_Y.
Removed top 28 bits (of 32) from wire tiny_tonegen.$flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$40_Y.
Removed top 2 bits (of 8) from wire tiny_tonegen.$flatten\signal_gen.\mix.\mul.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./././mult4x4.v:17$59_Y.
Removed top 31 bits (of 32) from wire tiny_tonegen.$flatten\signal_gen.\noise_gen.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22$27_Y.
Removed top 24 bits (of 32) from wire tiny_tonegen.$flatten\signal_gen.\pwmGen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$34_Y.
Removed top 24 bits (of 32) from wire tiny_tonegen.$flatten\signal_gen.\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$11_Y.

69. Executing PEEPOPT pass (run peephole optimizers).

70. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

71. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module tiny_tonegen:
  creating $macc model for $flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$11 ($add).
  creating $macc model for $flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$40 ($add).
  creating $macc model for $flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$43 ($add).
  creating $macc model for $flatten\signal_gen.\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$47 ($sub).
  creating $macc model for $flatten\signal_gen.\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:47$21 ($add).
  creating $macc model for $flatten\signal_gen.\mix.\mul.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./././mult4x4.v:17$59 ($add).
  creating $macc model for $flatten\signal_gen.\mix.\mul.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./././mult4x4.v:17$60 ($add).
  creating $macc model for $flatten\signal_gen.\mix.\mul.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./././mult4x4.v:17$61 ($add).
  creating $macc model for $flatten\signal_gen.\pwmGen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$34 ($add).
  creating $macc model for $flatten\signal_gen.\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$11 ($add).
  merging $macc model for $flatten\signal_gen.\mix.\mul.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./././mult4x4.v:17$60 into $flatten\signal_gen.\mix.\mul.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./././mult4x4.v:17$61.
  creating $alu model for $macc $flatten\signal_gen.\pwmGen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$34.
  creating $alu model for $macc $flatten\signal_gen.\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$11.
  creating $alu model for $macc $flatten\signal_gen.\mix.\mul.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./././mult4x4.v:17$59.
  creating $alu model for $macc $flatten\signal_gen.\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:47$21.
  creating $alu model for $macc $flatten\signal_gen.\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$47.
  creating $alu model for $macc $flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$43.
  creating $alu model for $macc $flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$40.
  creating $alu model for $macc $flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$11.
  creating $macc cell for $flatten\signal_gen.\mix.\mul.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./././mult4x4.v:17$61: $auto$alumacc.cc:365:replace_macc$344
  creating $alu model for $flatten\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16$9 ($ge): new $alu
  creating $alu model for $flatten\signal_gen.\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31$41 ($ge): new $alu
  creating $alu model for $flatten\signal_gen.\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54$50 ($ge): new $alu
  creating $alu model for $flatten\signal_gen.\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45$46 ($gt): new $alu
  creating $alu model for $flatten\signal_gen.\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56$51 ($gt): new $alu
  creating $alu model for $flatten\signal_gen.\envA_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33$42 ($lt): new $alu
  creating $alu model for $flatten\signal_gen.\pwmGen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15$35 ($lt): new $alu
  creating $alu model for $flatten\signal_gen.\tonegenA.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16$9 ($ge): new $alu
  creating $alu cell for $flatten\signal_gen.\tonegenA.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16$9: $auto$alumacc.cc:495:replace_alu$353
  creating $alu cell for $flatten\signal_gen.\pwmGen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15$35: $auto$alumacc.cc:495:replace_alu$366
  creating $alu cell for $flatten\signal_gen.\envA_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33$42: $auto$alumacc.cc:495:replace_alu$371
  creating $alu cell for $flatten\signal_gen.\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56$51: $auto$alumacc.cc:495:replace_alu$376
  creating $alu cell for $flatten\signal_gen.\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45$46: $auto$alumacc.cc:495:replace_alu$387
  creating $alu cell for $flatten\signal_gen.\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54$50: $auto$alumacc.cc:495:replace_alu$398
  creating $alu cell for $flatten\signal_gen.\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31$41: $auto$alumacc.cc:495:replace_alu$411
  creating $alu cell for $flatten\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16$9: $auto$alumacc.cc:495:replace_alu$424
  creating $alu cell for $flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$11: $auto$alumacc.cc:495:replace_alu$437
  creating $alu cell for $flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$40: $auto$alumacc.cc:495:replace_alu$440
  creating $alu cell for $flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$43: $auto$alumacc.cc:495:replace_alu$443
  creating $alu cell for $flatten\signal_gen.\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$47: $auto$alumacc.cc:495:replace_alu$446
  creating $alu cell for $flatten\signal_gen.\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:47$21: $auto$alumacc.cc:495:replace_alu$449
  creating $alu cell for $flatten\signal_gen.\mix.\mul.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./././mult4x4.v:17$59: $auto$alumacc.cc:495:replace_alu$452
  creating $alu cell for $flatten\signal_gen.\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$11: $auto$alumacc.cc:495:replace_alu$455
  creating $alu cell for $flatten\signal_gen.\pwmGen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$34: $auto$alumacc.cc:495:replace_alu$458
  created 16 $alu and 1 $macc cells.

72. Executing SHARE pass (SAT-based resource sharing).

73. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.
<suppressed ~9 debug messages>

74. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

75. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tiny_tonegen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

76. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tiny_tonegen.
Performed a total of 0 changes.

77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

78. Executing OPT_DFF pass (perform DFF optimizations).

79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..
Removed 2 unused cells and 15 unused wires.
<suppressed ~4 debug messages>

80. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

81. Rerunning OPT passes. (Maybe there is more to do…)

82. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tiny_tonegen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

83. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tiny_tonegen.
Performed a total of 0 changes.

84. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

85. Executing OPT_DFF pass (perform DFF optimizations).

86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..

87. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

88. Executing MEMORY pass.

88.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

88.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

88.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

88.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

88.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

88.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..

88.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

88.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

88.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..

88.10. Executing MEMORY_COLLECT pass (generating $mem cells).

89. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..

90. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.
<suppressed ~27 debug messages>

91. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

92. Executing OPT_DFF pass (perform DFF optimizations).

93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..
Removed 2 unused cells and 21 unused wires.
<suppressed ~3 debug messages>

94. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

95. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

96. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

97. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tiny_tonegen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

98. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tiny_tonegen.
    New ctrl vector for $pmux cell $flatten\signal_gen.\envA_gen.$procmux$96: { $flatten\signal_gen.\envA_gen.$procmux$108_CMP $auto$opt_reduce.cc:137:opt_pmux$476 }
    Consolidated identical input bits for $mux cell $flatten\signal_gen.\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:46$20:
      Old ports: A=5'00000, B={ \signal_gen.volN 1'0 }, Y=$flatten\signal_gen.\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:46$20_Y
      New ports: A=4'0000, B=\signal_gen.volN, Y=$flatten\signal_gen.\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:46$20_Y [4:1]
      New connections: $flatten\signal_gen.\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:46$20_Y [0] = 1'0
  Optimizing cells in module \tiny_tonegen.
Performed a total of 2 changes.

99. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

100. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $flatten\signal_gen.\envA_gen.$procmux$96 in front of them:
        $auto$alumacc.cc:495:replace_alu$446
        $auto$alumacc.cc:495:replace_alu$443

101. Executing OPT_DFF pass (perform DFF optimizations).

102. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

103. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.
<suppressed ~2 debug messages>

104. Rerunning OPT passes. (Maybe there is more to do…)

105. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tiny_tonegen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

106. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tiny_tonegen.
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:246:merge_operators$480:
      Old ports: A=4'1111, B=4'0001, Y=$auto$rtlil.cc:3096:Pmux$481
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:3096:Pmux$481 [1]
      New connections: { $auto$rtlil.cc:3096:Pmux$481 [3:2] $auto$rtlil.cc:3096:Pmux$481 [0] } = { $auto$rtlil.cc:3096:Pmux$481 [1] $auto$rtlil.cc:3096:Pmux$481 [1] 1'1 }
    New ctrl vector for $pmux cell $flatten\signal_gen.\envA_gen.$procmux$96: $auto$opt_reduce.cc:137:opt_pmux$485
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$484: { $flatten\signal_gen.\envA_gen.$procmux$108_CMP $flatten\signal_gen.\envA_gen.$procmux$102_CMP $flatten\signal_gen.\envA_gen.$procmux$65_CMP }
  Optimizing cells in module \tiny_tonegen.
Performed a total of 3 changes.

107. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

108. Executing OPT_SHARE pass.

109. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$296 ($dffe) from module tiny_tonegen (D = $auto$opt_share.cc:222:merge_operators$479, Q = \signal_gen.envA_gen.level_o, rval = 4'0000).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$269 ($sdffe) from module tiny_tonegen.

110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

111. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.
<suppressed ~2 debug messages>

112. Rerunning OPT passes. (Maybe there is more to do…)

113. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tiny_tonegen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

114. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tiny_tonegen.
Performed a total of 0 changes.

115. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

116. Executing OPT_SHARE pass.

117. Executing OPT_DFF pass (perform DFF optimizations).

118. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..

119. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

120. Executing TECHMAP pass (map to technology primitives).

120.1. Executing Verilog-2005 frontend: /foss/tools/yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/foss/tools/yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

120.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper maccmap for cells of type $macc_v2.
  add { $auto$wreduce.cc:514:run$340 [5:1] \signal_gen.mix.mul.and0 [0] } (6 bits, unsigned)
  add { \signal_gen.mix.mul.and2 2'00 } (6 bits, unsigned)
  add { \signal_gen.mix.mul.and3 3'000 } (7 bits, unsigned)
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$90579471a6bf6bd40b5ef9b7e45de3774567ccf7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_90_alu for cells of type $alu.
Using template $paramod$5d2e07eca6b9fbd538aff231e6f05d9604b7a77e\_90_alu for cells of type $alu.
Using template $paramod$5ccf584370207a3ccc3032757a8e590623d4de56\_90_alu for cells of type $alu.
Using template $paramod$b85fbb3374a1d9ba7ee4f4d6323c30f939df3ada\_90_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000111 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
No more expansions possible.
<suppressed ~1491 debug messages>

121. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.
<suppressed ~466 debug messages>

122. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
<suppressed ~162 debug messages>
Removed a total of 54 cells.

123. Executing OPT_DFF pass (perform DFF optimizations).

124. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..
Removed 98 unused cells and 638 unused wires.
<suppressed ~99 debug messages>

125. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

126. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

127. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$1005 ($_DFFE_PP_) from module tiny_tonegen (D = $flatten\signal_gen.\envA_gen.$procmux$77.Y_B [1], Q = \signal_gen.envA_gen.state [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$1004 ($_DFFE_PP_) from module tiny_tonegen (D = $flatten\signal_gen.\envA_gen.$procmux$77.B_AND_S [3], Q = \signal_gen.envA_gen.state [0], rval = 1'1).

128. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..
Removed 2 unused cells and 1 unused wires.
<suppressed ~3 debug messages>

129. Rerunning OPT passes (Removed registers in this run.)

130. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

131. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

132. Executing OPT_DFF pass (perform DFF optimizations).

133. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..

134. Executing ABC pass (technology mapping using ABC).

134.1. Extracting gate netlist of module `\tiny_tonegen' to `<abc-temp-dir>/input.blif'..
Extracted 412 gates and 488 wires to a netlist network with 75 inputs and 65 outputs.

134.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

134.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:            ANDNOT cells:      128
ABC RESULTS:               MUX cells:        4
ABC RESULTS:              NAND cells:       26
ABC RESULTS:               NOR cells:       14
ABC RESULTS:               NOT cells:       10
ABC RESULTS:                OR cells:       52
ABC RESULTS:             ORNOT cells:       19
ABC RESULTS:              XNOR cells:       21
ABC RESULTS:               XOR cells:       45
ABC RESULTS:        internal signals:      348
ABC RESULTS:           input signals:       75
ABC RESULTS:          output signals:       65
Removing temp directory.

135. Executing OPT pass (performing simple optimizations).

135.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

135.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

135.3. Executing OPT_DFF pass (perform DFF optimizations).

135.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..
Removed 0 unused cells and 304 unused wires.
<suppressed ~7 debug messages>

135.5. Finished fast OPT passes.

136. Executing HIERARCHY pass (managing design hierarchy).

136.1. Analyzing design hierarchy..
Top module:  \tiny_tonegen

136.2. Analyzing design hierarchy..
Top module:  \tiny_tonegen
Removed 0 unused modules.

137. Executing CHECK pass (checking for obvious problems).
Checking module tiny_tonegen...
Found and reported 0 problems.

138. Printing statistics.

=== tiny_tonegen ===

        +----------Local Count, excluding submodules.
        | 
      418 wires
      630 wire bits
       79 public wires
      253 public wire bits
        7 ports
       13 port bits
      446 cells
      128   $_ANDNOT_
       32   $_AND_
        9   $_DFFE_PN0P_
        7   $_DFFE_PN1P_
        9   $_DFFE_PP0P_
        5   $_DFFE_PP1P_
        6   $_DFFE_PP_
       16   $_DFF_PN0_
        1   $_DFF_P_
        4   $_MUX_
       26   $_NAND_
       14   $_NOR_
       10   $_NOT_
       19   $_ORNOT_
       50   $_OR_
        5   $_SDFFCE_PN0P_
        1   $_SDFFCE_PN1P_
       15   $_SDFFE_PN0P_
       15   $_SDFF_PN0_
       21   $_XNOR_
       45   $_XOR_
        8   $scopeinfo

139. Generating Graphviz representation of design.
Writing dot description to `/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module tiny_tonegen to page 1.

140. Executing OPT pass (performing simple optimizations).

140.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

140.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

140.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tiny_tonegen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

140.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tiny_tonegen.
Performed a total of 0 changes.

140.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tiny_tonegen'.
Removed a total of 0 cells.

140.6. Executing OPT_DFF pass (perform DFF optimizations).

140.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..

140.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tiny_tonegen.

140.9. Finished OPT passes. (There is nothing left to do.)

141. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..
Removed 8 unused cells and 51 unused wires.
<suppressed ~59 debug messages>
{
   "creator": "Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
   "invocation": "stat -json -liberty /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/tmp/85670a84f42a4503bde1ff87ec7ea887.lib ",
   "modules": {
      "\\tiny_tonegen": {
         "num_wires":         367,
         "num_wire_bits":     487,
         "num_pub_wires":     28,
         "num_pub_wire_bits": 110,
         "num_ports":         7,
         "num_port_bits":     13,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         438,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$_ANDNOT_": 128,
            "$_AND_": 32,
            "$_DFFE_PN0P_": 9,
            "$_DFFE_PN1P_": 7,
            "$_DFFE_PP0P_": 9,
            "$_DFFE_PP1P_": 5,
            "$_DFFE_PP_": 6,
            "$_DFF_PN0_": 16,
            "$_DFF_P_": 1,
            "$_MUX_": 4,
            "$_NAND_": 26,
            "$_NOR_": 14,
            "$_NOT_": 10,
            "$_ORNOT_": 19,
            "$_OR_": 50,
            "$_SDFFCE_PN0P_": 5,
            "$_SDFFCE_PN1P_": 1,
            "$_SDFFE_PN0P_": 15,
            "$_SDFF_PN0_": 15,
            "$_XNOR_": 21,
            "$_XOR_": 45
         }
      }
   },
      "design": {
         "num_wires":         367,
         "num_wire_bits":     487,
         "num_pub_wires":     28,
         "num_pub_wire_bits": 110,
         "num_ports":         7,
         "num_port_bits":     13,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         438,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$_ANDNOT_": 128,
            "$_AND_": 32,
            "$_DFFE_PN0P_": 9,
            "$_DFFE_PN1P_": 7,
            "$_DFFE_PP0P_": 9,
            "$_DFFE_PP1P_": 5,
            "$_DFFE_PP_": 6,
            "$_DFF_PN0_": 16,
            "$_DFF_P_": 1,
            "$_MUX_": 4,
            "$_NAND_": 26,
            "$_NOR_": 14,
            "$_NOT_": 10,
            "$_ORNOT_": 19,
            "$_OR_": 50,
            "$_SDFFCE_PN0P_": 5,
            "$_SDFFCE_PN1P_": 1,
            "$_SDFFE_PN0P_": 15,
            "$_SDFF_PN0_": 15,
            "$_XNOR_": 21,
            "$_XOR_": 45
         }
      }
}

142. Printing statistics.

=== tiny_tonegen ===

        +----------Local Count, excluding submodules.
        | 
      367 wires
      487 wire bits
       28 public wires
      110 public wire bits
        7 ports
       13 port bits
      438 cells
      128   $_ANDNOT_
       32   $_AND_
        9   $_DFFE_PN0P_
        7   $_DFFE_PN1P_
        9   $_DFFE_PP0P_
        5   $_DFFE_PP1P_
        6   $_DFFE_PP_
       16   $_DFF_PN0_
        1   $_DFF_P_
        4   $_MUX_
       26   $_NAND_
       14   $_NOR_
       10   $_NOT_
       19   $_ORNOT_
       50   $_OR_
        5   $_SDFFCE_PN0P_
        1   $_SDFFCE_PN1P_
       15   $_SDFFE_PN0P_
       15   $_SDFF_PN0_
       21   $_XNOR_
       45   $_XOR_

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type $_DFF_P_ is unknown!
   Area for cell type $_DFFE_PP_ is unknown!
   Area for cell type $_DFF_PN0_ is unknown!
   Area for cell type $_DFFE_PN0P_ is unknown!
   Area for cell type $_DFFE_PN1P_ is unknown!
   Area for cell type $_DFFE_PP0P_ is unknown!
   Area for cell type $_DFFE_PP1P_ is unknown!
   Area for cell type $_SDFF_PN0_ is unknown!
   Area for cell type $_SDFFE_PN0P_ is unknown!
   Area for cell type $_SDFFCE_PN0P_ is unknown!
   Area for cell type $_SDFFCE_PN1P_ is unknown!

143. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell gf180mcu_fd_sc_mcu7t5v0__dffnq_1 (noninv, pins=3, area=65.86) is a direct match for cell type $_DFF_N_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffq_1 (noninv, pins=3, area=63.66) is a direct match for cell type $_DFF_P_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1 (noninv, pins=4, area=74.64) is a direct match for cell type $_DFF_NN0_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1 (noninv, pins=4, area=79.03) is a direct match for cell type $_DFF_NN1_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (noninv, pins=4, area=74.64) is a direct match for cell type $_DFF_PN0_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 (noninv, pins=4, area=79.03) is a direct match for cell type $_DFF_PN1_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_1 (noninv, pins=5, area=94.39) is a direct match for cell type $_DFFSR_NNN_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1 (noninv, pins=5, area=85.61) is a direct match for cell type $_DFFSR_PNN_.
  final dff cell mappings:
    \gf180mcu_fd_sc_mcu7t5v0__dffnq_1 _DFF_N_ (.CLKN( C), .D( D), .Q( Q));
    \gf180mcu_fd_sc_mcu7t5v0__dffq_1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    \gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1 _DFF_NN0_ (.CLKN( C), .D( D), .Q( Q), .RN( R));
    \gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1 _DFF_NN1_ (.CLKN( C), .D( D), .Q( Q), .SETN( R));
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RN( R));
    \gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SETN( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFE_NN_
    unmapped dff cell: $_DFFE_NP_
    unmapped dff cell: $_DFFE_PN_
    unmapped dff cell: $_DFFE_PP_
    \gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_1 _DFFSR_NNN_ (.CLKN( C), .D( D), .Q( Q), .RN( R), .SETN( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1 _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .RN( R), .SETN( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

143.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\tiny_tonegen':
  mapped 34 $_DFF_PN0_ cells to \gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 cells.
  mapped 12 $_DFF_PN1_ cells to \gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 cells.
  mapped 43 $_DFF_P_ cells to \gf180mcu_fd_sc_mcu7t5v0__dffq_1 cells.
{
   "creator": "Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
   "invocation": "stat -json -liberty /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/tmp/85670a84f42a4503bde1ff87ec7ea887.lib ",
   "modules": {
      "\\tiny_tonegen": {
         "num_wires":         474,
         "num_wire_bits":     594,
         "num_pub_wires":     28,
         "num_pub_wire_bits": 110,
         "num_ports":         7,
         "num_port_bits":     13,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         545,
         "num_submodules":       0,
         "area":              6223.392000,
         "sequential_area":    6223.392000,
         "num_cells_by_type": {
            "$_ANDNOT_": 128,
            "$_AND_": 32,
            "$_MUX_": 97,
            "$_NAND_": 26,
            "$_NOR_": 14,
            "$_NOT_": 24,
            "$_ORNOT_": 19,
            "$_OR_": 50,
            "$_XNOR_": 21,
            "$_XOR_": 45,
            "gf180mcu_fd_sc_mcu7t5v0__dffq_1": 43,
            "gf180mcu_fd_sc_mcu7t5v0__dffrnq_1": 34,
            "gf180mcu_fd_sc_mcu7t5v0__dffsnq_1": 12
         }
      }
   },
      "design": {
         "num_wires":         474,
         "num_wire_bits":     594,
         "num_pub_wires":     28,
         "num_pub_wire_bits": 110,
         "num_ports":         7,
         "num_port_bits":     13,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         545,
         "num_submodules":       0,
         "area":              6223.392000,
         "sequential_area":    6223.392000,
         "num_cells_by_type": {
            "$_ANDNOT_": 128,
            "$_AND_": 32,
            "$_MUX_": 97,
            "$_NAND_": 26,
            "$_NOR_": 14,
            "$_NOT_": 24,
            "$_ORNOT_": 19,
            "$_OR_": 50,
            "$_XNOR_": 21,
            "$_XOR_": 45,
            "gf180mcu_fd_sc_mcu7t5v0__dffq_1": 43,
            "gf180mcu_fd_sc_mcu7t5v0__dffrnq_1": 34,
            "gf180mcu_fd_sc_mcu7t5v0__dffsnq_1": 12
         }
      }
}

144. Printing statistics.

=== tiny_tonegen ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      474        - wires
      594        - wire bits
       28        - public wires
      110        - public wire bits
        7        - ports
       13        - port bits
      545 6.22E+03 cells
      128        -   $_ANDNOT_
       32        -   $_AND_
       97        -   $_MUX_
       26        -   $_NAND_
       14        -   $_NOR_
       24        -   $_NOT_
       19        -   $_ORNOT_
       50        -   $_OR_
       21        -   $_XNOR_
       45        -   $_XOR_
       43 2.74E+03   gf180mcu_fd_sc_mcu7t5v0__dffq_1
       34 2.54E+03   gf180mcu_fd_sc_mcu7t5v0__dffrnq_1
       12  948.326   gf180mcu_fd_sc_mcu7t5v0__dffsnq_1

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '\tiny_tonegen': 6223.392000
     of which used for sequential elements: 6223.392000 (100.00%)

[INFO] Using generated ABC script '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/06-yosys-synthesis/AREA_0.abc'…

145. Executing ABC pass (technology mapping using ABC).

145.1. Extracting gate netlist of module `\tiny_tonegen' to `/tmp/yosys-abc-8pHMcm/input.blif'..
Extracted 456 gates and 557 wires to a netlist network with 99 inputs and 102 outputs.

145.1.1. Executing ABC.
Running ABC command: "/foss/tools/yosys/bin/yosys-abc" -s -f /tmp/yosys-abc-8pHMcm/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-8pHMcm/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-8pHMcm/input.blif 
ABC: + read_lib -w /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/tmp/85670a84f42a4503bde1ff87ec7ea887.lib 
ABC: Parsing finished successfully.  Parsing time =     0.18 sec
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__antenna" without logic function.
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_3".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_12".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_16".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrsnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffsnq_4".
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__endcap" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_16" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fillcap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fillcap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fillcap_16" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fillcap_32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fillcap_64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__filltie" without logic function.
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__hold".
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtn_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtn_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtn_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_3".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_12".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_16".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrsnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latsnq_4".
ABC: Library "gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00" from "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/tmp/85670a84f42a4503bde1ff87ec7ea887.lib" has 143 cells (72 skipped: 36 seq; 15 tri-state; 21 no func; 0 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.23 sec
ABC: Memory =   23.83 MB. Time =     0.23 sec
ABC: Warning: Detected 6 multi-output cells (for example, "gf180mcu_fd_sc_mcu7t5v0__addf_1").
ABC: + read_constr -v /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "gf180mcu_fd_sc_mcu7t5v0__inv_1/ZN".
ABC: Setting output load to be 72.910004.
ABC: + source /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (gf180mcu_fd_sc_mcu7t5v0__inv_1/ZN) in the library.
ABC: WireLoad = "none"  Gates =    314 ( 14.0 %)   Cap = 26.2 ff (  9.5 %)   Area =     5507.76 ( 81.8 %)   Delay =  5720.25 ps  (  4.1 %)               
ABC: Path  0 --      46 : 0    8 pi                               A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  35.0 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     372 : 4    3 gf180mcu_fd_sc_mcu7t5v0__and4_1  A =  24.15  Df = 558.6 -186.8 ps  S = 292.8 ps  Cin =  3.0 ff  Cout =  10.7 ff  Cmax = 238.3 ff  G =  362  
ABC: Path  2 --     375 : 4    2 gf180mcu_fd_sc_mcu7t5v0__or4_1   A =  26.34  Df =1243.9 -291.6 ps  S = 401.5 ps  Cin =  2.8 ff  Cout =  14.9 ff  Cmax = 238.9 ff  G =  534  
ABC: Path  3 --     389 : 3    2 gf180mcu_fd_sc_mcu7t5v0__mux2_2  A =  32.93  Df =1725.1 -333.4 ps  S = 167.7 ps  Cin =  6.5 ff  Cout =  12.2 ff  Cmax = 479.1 ff  G =  187  
ABC: Path  4 --     390 : 2    2 gf180mcu_fd_sc_mcu7t5v0__xor2_1  A =  26.34  Df =2213.0 -388.2 ps  S = 514.1 ps  Cin =  7.5 ff  Cout =  10.3 ff  Cmax = 124.3 ff  G =  137  
ABC: Path  5 --     393 : 2    3 gf180mcu_fd_sc_mcu7t5v0__xor2_1  A =  26.34  Df =2804.3 -351.5 ps  S = 689.0 ps  Cin =  7.5 ff  Cout =  16.1 ff  Cmax = 124.3 ff  G =  215  
ABC: Path  6 --     407 : 3    3 gf180mcu_fd_sc_mcu7t5v0__nand3_1 A =  15.37  Df =3092.8 -298.9 ps  S = 438.8 ps  Cin =  4.3 ff  Cout =  12.5 ff  Cmax = 181.7 ff  G =  291  
ABC: Path  7 --     417 : 3    1 gf180mcu_fd_sc_mcu7t5v0__and3_1  A =  21.95  Df =3474.0 -229.2 ps  S = 173.7 ps  Cin =  2.8 ff  Cout =   4.3 ff  Cmax = 237.8 ff  G =  155  
ABC: Path  8 --     419 : 4    1 gf180mcu_fd_sc_mcu7t5v0__oai31_1 A =  24.15  Df =5720.3-1464.3 ps  S =3883.5 ps  Cin =  4.5 ff  Cout =  72.9 ff  Cmax =  73.4 ff  G = 1608  
ABC: Start-point = pi45 (\signal_gen.envA [1]).  End-point = po69 ($auto$rtlil.cc:3205:MuxGate$2528).
ABC: netlist                       : i/o =   99/  102  lat =    0  nd =   314  edge =    747  area =5507.79  delay = 9.00  lev = 9
ABC: + write_blif /tmp/yosys-abc-8pHMcm/output.blif 

145.1.2. Re-integrating ABC results.
ABC RESULTS:          _const0_ cells:        3
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__and2_1 cells:       22
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__and3_1 cells:        5
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__and4_1 cells:        3
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__aoi211_1 cells:        1
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__aoi21_1 cells:       20
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__aoi221_1 cells:        1
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__aoi222_1 cells:        1
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__aoi22_1 cells:       10
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__clkinv_1 cells:       44
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__mux2_2 cells:       27
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nand2_1 cells:       46
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nand3_1 cells:        6
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nand4_1 cells:        3
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nor2_1 cells:       37
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nor3_1 cells:       13
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nor4_1 cells:        1
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__oai211_1 cells:        1
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__oai21_1 cells:       25
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__oai221_1 cells:        2
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__oai22_1 cells:        6
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__oai31_1 cells:        2
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__or2_1 cells:        6
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__or3_1 cells:        1
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__or4_1 cells:        1
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__xnor2_1 cells:        6
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__xor2_1 cells:       18
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__xor3_1 cells:        3
ABC RESULTS:        internal signals:      356
ABC RESULTS:           input signals:       99
ABC RESULTS:          output signals:      102
Removing temp directory.

146. Executing SETUNDEF pass (replace undef values with defined constants).

147. Executing HILOMAP pass (mapping to constant drivers).

148. Executing SPLITNETS pass (splitting up multi-bit signals).

149. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tiny_tonegen..
Removed 13 unused cells and 608 unused wires.
<suppressed ~23 debug messages>

150. Executing INSBUF pass (insert buffer cells for connected wires).

151. Executing CHECK pass (checking for obvious problems).
Checking module tiny_tonegen...
Found and reported 0 problems.
{
   "creator": "Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
   "invocation": "stat -json -liberty /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/tmp/85670a84f42a4503bde1ff87ec7ea887.lib ",
   "modules": {
      "\\tiny_tonegen": {
         "num_wires":         409,
         "num_wire_bits":     415,
         "num_pub_wires":     95,
         "num_pub_wire_bits": 101,
         "num_ports":         7,
         "num_port_bits":     13,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         403,
         "num_submodules":       0,
         "area":              11757.491200,
         "sequential_area":    6223.392000,
         "num_cells_by_type": {
            "gf180mcu_fd_sc_mcu7t5v0__and2_1": 22,
            "gf180mcu_fd_sc_mcu7t5v0__and3_1": 5,
            "gf180mcu_fd_sc_mcu7t5v0__and4_1": 3,
            "gf180mcu_fd_sc_mcu7t5v0__aoi211_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__aoi21_1": 20,
            "gf180mcu_fd_sc_mcu7t5v0__aoi221_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__aoi222_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__aoi22_1": 10,
            "gf180mcu_fd_sc_mcu7t5v0__clkinv_1": 44,
            "gf180mcu_fd_sc_mcu7t5v0__dffq_1": 43,
            "gf180mcu_fd_sc_mcu7t5v0__dffrnq_1": 34,
            "gf180mcu_fd_sc_mcu7t5v0__dffsnq_1": 12,
            "gf180mcu_fd_sc_mcu7t5v0__mux2_2": 27,
            "gf180mcu_fd_sc_mcu7t5v0__nand2_1": 46,
            "gf180mcu_fd_sc_mcu7t5v0__nand3_1": 6,
            "gf180mcu_fd_sc_mcu7t5v0__nand4_1": 3,
            "gf180mcu_fd_sc_mcu7t5v0__nor2_1": 37,
            "gf180mcu_fd_sc_mcu7t5v0__nor3_1": 13,
            "gf180mcu_fd_sc_mcu7t5v0__nor4_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__oai211_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__oai21_1": 25,
            "gf180mcu_fd_sc_mcu7t5v0__oai221_1": 2,
            "gf180mcu_fd_sc_mcu7t5v0__oai22_1": 6,
            "gf180mcu_fd_sc_mcu7t5v0__oai31_1": 2,
            "gf180mcu_fd_sc_mcu7t5v0__or2_1": 6,
            "gf180mcu_fd_sc_mcu7t5v0__or3_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__or4_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__tiel": 3,
            "gf180mcu_fd_sc_mcu7t5v0__xnor2_1": 6,
            "gf180mcu_fd_sc_mcu7t5v0__xor2_1": 18,
            "gf180mcu_fd_sc_mcu7t5v0__xor3_1": 3
         }
      }
   },
      "design": {
         "num_wires":         409,
         "num_wire_bits":     415,
         "num_pub_wires":     95,
         "num_pub_wire_bits": 101,
         "num_ports":         7,
         "num_port_bits":     13,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         403,
         "num_submodules":       0,
         "area":              11757.491200,
         "sequential_area":    6223.392000,
         "num_cells_by_type": {
            "gf180mcu_fd_sc_mcu7t5v0__and2_1": 22,
            "gf180mcu_fd_sc_mcu7t5v0__and3_1": 5,
            "gf180mcu_fd_sc_mcu7t5v0__and4_1": 3,
            "gf180mcu_fd_sc_mcu7t5v0__aoi211_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__aoi21_1": 20,
            "gf180mcu_fd_sc_mcu7t5v0__aoi221_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__aoi222_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__aoi22_1": 10,
            "gf180mcu_fd_sc_mcu7t5v0__clkinv_1": 44,
            "gf180mcu_fd_sc_mcu7t5v0__dffq_1": 43,
            "gf180mcu_fd_sc_mcu7t5v0__dffrnq_1": 34,
            "gf180mcu_fd_sc_mcu7t5v0__dffsnq_1": 12,
            "gf180mcu_fd_sc_mcu7t5v0__mux2_2": 27,
            "gf180mcu_fd_sc_mcu7t5v0__nand2_1": 46,
            "gf180mcu_fd_sc_mcu7t5v0__nand3_1": 6,
            "gf180mcu_fd_sc_mcu7t5v0__nand4_1": 3,
            "gf180mcu_fd_sc_mcu7t5v0__nor2_1": 37,
            "gf180mcu_fd_sc_mcu7t5v0__nor3_1": 13,
            "gf180mcu_fd_sc_mcu7t5v0__nor4_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__oai211_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__oai21_1": 25,
            "gf180mcu_fd_sc_mcu7t5v0__oai221_1": 2,
            "gf180mcu_fd_sc_mcu7t5v0__oai22_1": 6,
            "gf180mcu_fd_sc_mcu7t5v0__oai31_1": 2,
            "gf180mcu_fd_sc_mcu7t5v0__or2_1": 6,
            "gf180mcu_fd_sc_mcu7t5v0__or3_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__or4_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__tiel": 3,
            "gf180mcu_fd_sc_mcu7t5v0__xnor2_1": 6,
            "gf180mcu_fd_sc_mcu7t5v0__xor2_1": 18,
            "gf180mcu_fd_sc_mcu7t5v0__xor3_1": 3
         }
      }
}

152. Printing statistics.

=== tiny_tonegen ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      409        - wires
      415        - wire bits
       95        - public wires
      101        - public wire bits
        7        - ports
       13        - port bits
      403 1.18E+04 cells
       22  386.355   gf180mcu_fd_sc_mcu7t5v0__and2_1
        5   109.76   gf180mcu_fd_sc_mcu7t5v0__and3_1
        3   72.442   gf180mcu_fd_sc_mcu7t5v0__and4_1
        1   21.952   gf180mcu_fd_sc_mcu7t5v0__aoi211_1
       20  351.232   gf180mcu_fd_sc_mcu7t5v0__aoi21_1
        1   24.147   gf180mcu_fd_sc_mcu7t5v0__aoi221_1
        1   30.733   gf180mcu_fd_sc_mcu7t5v0__aoi222_1
       10  197.568   gf180mcu_fd_sc_mcu7t5v0__aoi22_1
       44  386.355   gf180mcu_fd_sc_mcu7t5v0__clkinv_1
       43 2.74E+03   gf180mcu_fd_sc_mcu7t5v0__dffq_1
       34 2.54E+03   gf180mcu_fd_sc_mcu7t5v0__dffrnq_1
       12  948.326   gf180mcu_fd_sc_mcu7t5v0__dffsnq_1
       27  889.056   gf180mcu_fd_sc_mcu7t5v0__mux2_2
       46  504.896   gf180mcu_fd_sc_mcu7t5v0__nand2_1
        6   92.198   gf180mcu_fd_sc_mcu7t5v0__nand3_1
        3    59.27   gf180mcu_fd_sc_mcu7t5v0__nand4_1
       37  487.334   gf180mcu_fd_sc_mcu7t5v0__nor2_1
       13  228.301   gf180mcu_fd_sc_mcu7t5v0__nor3_1
        1   21.952   gf180mcu_fd_sc_mcu7t5v0__nor4_1
        1   21.952   gf180mcu_fd_sc_mcu7t5v0__oai211_1
       25   439.04   gf180mcu_fd_sc_mcu7t5v0__oai21_1
        2   52.685   gf180mcu_fd_sc_mcu7t5v0__oai221_1
        6  131.712   gf180mcu_fd_sc_mcu7t5v0__oai22_1
        2   48.294   gf180mcu_fd_sc_mcu7t5v0__oai31_1
        6   105.37   gf180mcu_fd_sc_mcu7t5v0__or2_1
        1   21.952   gf180mcu_fd_sc_mcu7t5v0__or3_1
        1   26.342   gf180mcu_fd_sc_mcu7t5v0__or4_1
        3   26.342   gf180mcu_fd_sc_mcu7t5v0__tiel
        6  171.226   gf180mcu_fd_sc_mcu7t5v0__xnor2_1
       18  474.163   gf180mcu_fd_sc_mcu7t5v0__xor2_1
        3  151.469   gf180mcu_fd_sc_mcu7t5v0__xor3_1

   Chip area for module '\tiny_tonegen': 11757.491200
     of which used for sequential elements: 6223.392000 (52.93%)

153. Executing Verilog backend.
Dumping module `\tiny_tonegen'.

154. Executing JSON backend.
