#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\tools\Verilog\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\tools\Verilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\tools\Verilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\tools\Verilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\tools\Verilog\iverilog\lib\ivl\va_math.vpi";
S_000001c77990d960 .scope module, "testbench" "testbench" 2 4;
 .timescale 0 0;
P_000001c77990a070 .param/l "K" 1 2 6, +C4<00000000000000000000000000000100>;
v000001c779974a90_0 .net "A0", 3 0, v000001c77990b690_0;  1 drivers
v000001c7799755d0_0 .net "B0", 3 0, v000001c77990b190_0;  1 drivers
v000001c779974630_0 .net "N0", 3 0, L_000001c779974e50;  1 drivers
v000001c7799741d0_0 .net "Z", 0 0, L_000001c7799750d0;  1 drivers
S_000001c77991c000 .scope module, "instancia_datos" "tester" 2 21, 3 1 0, S_000001c77990d960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "A_valor";
    .port_info 1 /OUTPUT 4 "B_valor";
P_000001c7799098f0 .param/l "K" 0 3 1, +C4<00000000000000000000000000000100>;
v000001c77990b690_0 .var "A_valor", 3 0;
v000001c77990b190_0 .var "B_valor", 3 0;
S_000001c77991c190 .scope module, "red" "red_iterativa" 2 26, 4 5 0, S_000001c77990d960;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "N";
    .port_info 3 /OUTPUT 1 "Z";
P_000001c7799099b0 .param/l "K" 0 4 6, +C4<00000000000000000000000000000100>;
v000001c779975530_0 .net "A", 3 0, v000001c77990b690_0;  alias, 1 drivers
v000001c779975670_0 .net "B", 3 0, v000001c77990b190_0;  alias, 1 drivers
v000001c779975f30_0 .net "N", 3 0, L_000001c779974e50;  alias, 1 drivers
v000001c779974bd0_0 .net "Z", 0 0, L_000001c7799750d0;  alias, 1 drivers
L_000001c7799743b0 .part L_000001c779974e50, 0, 1;
L_000001c779974450 .part v000001c77990b690_0, 1, 1;
L_000001c779975e90 .part v000001c77990b190_0, 1, 1;
L_000001c7799758f0 .part L_000001c779974e50, 1, 1;
L_000001c779975210 .part v000001c77990b690_0, 2, 1;
L_000001c779974d10 .part v000001c77990b190_0, 2, 1;
L_000001c7799749f0 .part v000001c77990b690_0, 0, 1;
L_000001c779975ad0 .part v000001c77990b190_0, 0, 1;
L_000001c779975990 .part L_000001c779974e50, 2, 1;
L_000001c7799748b0 .part v000001c77990b690_0, 3, 1;
L_000001c779974b30 .part v000001c77990b190_0, 3, 1;
L_000001c779974e50 .concat8 [ 1 1 1 1], L_000001c77990c4d0, L_000001c77990bf20, L_000001c77990c2a0, L_000001c7799763b0;
L_000001c7799750d0 .part L_000001c779974e50, 3, 1;
S_000001c779918ff0 .scope module, "final" "Final_DI" 4 43, 5 1 0, S_000001c77991c190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "n";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Z";
L_000001c7799767a0 .functor NOT 1, L_000001c7799748b0, C4<0>, C4<0>, C4<0>;
L_000001c7799765e0 .functor OR 1, L_000001c7799767a0, L_000001c779974b30, C4<0>, C4<0>;
L_000001c779976570 .functor AND 1, L_000001c7799767a0, L_000001c779974b30, C4<1>, C4<1>;
L_000001c779976260 .functor AND 1, L_000001c779975990, L_000001c7799765e0, C4<1>, C4<1>;
L_000001c7799763b0 .functor OR 1, L_000001c779976260, L_000001c779976570, C4<0>, C4<0>;
v000001c77990b730_0 .net "A", 0 0, L_000001c7799748b0;  1 drivers
v000001c77990bc30_0 .net "B", 0 0, L_000001c779974b30;  1 drivers
v000001c77990b7d0_0 .net "Z", 0 0, L_000001c7799763b0;  1 drivers
v000001c77990be10_0 .net "n", 0 0, L_000001c779975990;  1 drivers
v000001c77990bcd0_0 .net "notA", 0 0, L_000001c7799767a0;  1 drivers
v000001c77990af10_0 .net "s0", 0 0, L_000001c779976570;  1 drivers
v000001c77990afb0_0 .net "s1", 0 0, L_000001c7799765e0;  1 drivers
v000001c77990b050_0 .net "s2", 0 0, L_000001c779976260;  1 drivers
S_000001c779919180 .scope module, "inicial" "Inicial_DI" 4 16, 6 1 0, S_000001c77991c190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "N";
L_000001c77990c3f0 .functor NOT 1, L_000001c7799749f0, C4<0>, C4<0>, C4<0>;
L_000001c77990c4d0 .functor OR 1, L_000001c77990c3f0, L_000001c779975ad0, C4<0>, C4<0>;
v000001c77990b870_0 .net "A", 0 0, L_000001c7799749f0;  1 drivers
v000001c7799753f0_0 .net "B", 0 0, L_000001c779975ad0;  1 drivers
v000001c779974810_0 .net "N", 0 0, L_000001c77990c4d0;  1 drivers
v000001c779975350_0 .net "Z", 0 0, L_000001c77990c3f0;  1 drivers
S_000001c779915770 .scope generate, "serie_tipica[1]" "serie_tipica[1]" 4 28, 4 28 0, S_000001c77991c190;
 .timescale 0 0;
P_000001c77990a1f0 .param/l "i" 0 4 28, +C4<01>;
S_000001c779915900 .scope module, "tipico" "Tipica_DI" 4 31, 7 1 0, S_000001c779915770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "n";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "N";
L_000001c77990bf90 .functor NOT 1, L_000001c779974450, C4<0>, C4<0>, C4<0>;
L_000001c77990c380 .functor OR 1, L_000001c77990bf90, L_000001c779975e90, C4<0>, C4<0>;
L_000001c77990c150 .functor AND 1, L_000001c77990bf90, L_000001c779975e90, C4<1>, C4<1>;
L_000001c77990c5b0 .functor AND 1, L_000001c7799743b0, L_000001c77990c380, C4<1>, C4<1>;
L_000001c77990bf20 .functor OR 1, L_000001c77990c5b0, L_000001c77990c150, C4<0>, C4<0>;
v000001c779974310_0 .net "A", 0 0, L_000001c779974450;  1 drivers
v000001c779974270_0 .net "B", 0 0, L_000001c779975e90;  1 drivers
v000001c779975c10_0 .net "N", 0 0, L_000001c77990bf20;  1 drivers
v000001c779974c70_0 .net "n", 0 0, L_000001c7799743b0;  1 drivers
v000001c7799746d0_0 .net "notA", 0 0, L_000001c77990bf90;  1 drivers
v000001c779974770_0 .net "s0", 0 0, L_000001c77990c150;  1 drivers
v000001c779974db0_0 .net "s1", 0 0, L_000001c77990c380;  1 drivers
v000001c779974590_0 .net "s2", 0 0, L_000001c77990c5b0;  1 drivers
S_000001c7799143f0 .scope generate, "serie_tipica[2]" "serie_tipica[2]" 4 28, 4 28 0, S_000001c77991c190;
 .timescale 0 0;
P_000001c779909bb0 .param/l "i" 0 4 28, +C4<010>;
S_000001c779a0d060 .scope module, "tipico" "Tipica_DI" 4 31, 7 1 0, S_000001c7799143f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "n";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "N";
L_000001c77990c620 .functor NOT 1, L_000001c779975210, C4<0>, C4<0>, C4<0>;
L_000001c77990c230 .functor OR 1, L_000001c77990c620, L_000001c779974d10, C4<0>, C4<0>;
L_000001c77990c1c0 .functor AND 1, L_000001c77990c620, L_000001c779974d10, C4<1>, C4<1>;
L_000001c77990c460 .functor AND 1, L_000001c7799758f0, L_000001c77990c230, C4<1>, C4<1>;
L_000001c77990c2a0 .functor OR 1, L_000001c77990c460, L_000001c77990c1c0, C4<0>, C4<0>;
v000001c779975d50_0 .net "A", 0 0, L_000001c779975210;  1 drivers
v000001c779974950_0 .net "B", 0 0, L_000001c779974d10;  1 drivers
v000001c7799744f0_0 .net "N", 0 0, L_000001c77990c2a0;  1 drivers
v000001c779975490_0 .net "n", 0 0, L_000001c7799758f0;  1 drivers
v000001c779975cb0_0 .net "notA", 0 0, L_000001c77990c620;  1 drivers
v000001c779974130_0 .net "s0", 0 0, L_000001c77990c1c0;  1 drivers
v000001c779975df0_0 .net "s1", 0 0, L_000001c77990c230;  1 drivers
v000001c779974ef0_0 .net "s2", 0 0, L_000001c77990c460;  1 drivers
    .scope S_000001c77991c000;
T_0 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c77990b690_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c77990b190_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_000001c77990d960;
T_1 ;
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %vpi_call 2 13 "$monitor", "\012 Los valores ingresados son:", "\012 A=%b B=%b Z=%b \012", v000001c779974a90_0, v000001c7799755d0_0, v000001c7799741d0_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    "./tester.v";
    "./red_iterativa.v";
    "./celda_final.v";
    "./celda_inicial.v";
    "./celda_tipica.v";
