{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 16:59:10 2016 " "Info: Processing started: Wed Jun 22 16:59:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off please -c please " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off please -c please" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign2bin.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sign2bin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign2bin-arc2 " "Info: Found design unit 1: sign2bin-arc2" {  } { { "sign2bin.vhd" "" { Text "C:/Users/mac3/Desktop/project/sign2bin.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sign2bin " "Info: Found entity 1: sign2bin" {  } { { "sign2bin.vhd" "" { Text "C:/Users/mac3/Desktop/project/sign2bin.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "half_full_wave_rect.vhd " "Warning: Can't analyze file -- file half_full_wave_rect.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mss_basic.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mss_basic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MSS_BASIC " "Info: Found entity 1: MSS_BASIC" {  } { { "MSS_BASIC.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_BASIC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mss_core.edf 4 4 " "Info: Found 4 design units, including 4 entities, in source file mss_core.edf" { { "Info" "ISGN_ENTITY_NAME" "1 modgen_counter_8_0 " "Info: Found entity 1: modgen_counter_8_0" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 67 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 MSS_Core " "Info: Found entity 2: MSS_Core" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2222 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 P_DAC_Interface " "Info: Found entity 3: P_DAC_Interface" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 288 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 S_DAC_Interface " "Info: Found entity 4: S_DAC_Interface" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 923 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mss_dr.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mss_dr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MSS_dr " "Info: Found entity 1: MSS_dr" {  } { { "MSS_dr.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_dr.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mss_xtrct.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mss_xtrct.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MSS_XTRCT " "Info: Found entity 1: MSS_XTRCT" {  } { { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2sign.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bin2sign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2sign-arc1 " "Info: Found design unit 1: bin2sign-arc1" {  } { { "bin2sign.vhd" "" { Text "C:/Users/mac3/Desktop/project/bin2sign.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bin2sign " "Info: Found entity 1: bin2sign" {  } { { "bin2sign.vhd" "" { Text "C:/Users/mac3/Desktop/project/bin2sign.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "klita1.bdf " "Warning: Can't analyze file -- file klita1.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq2morse_sm_final.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file freq2morse_sm_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freq2morse_SM_final-arc_freq2morse_SM_final " "Info: Found design unit 1: freq2morse_SM_final-arc_freq2morse_SM_final" {  } { { "freq2morse_sm_final.vhd" "" { Text "C:/Users/mac3/Desktop/project/freq2morse_sm_final.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 freq2morse_SM_final " "Info: Found entity 1: freq2morse_SM_final" {  } { { "freq2morse_sm_final.vhd" "" { Text "C:/Users/mac3/Desktop/project/freq2morse_sm_final.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turbo_f_div_quater.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file turbo_f_div_quater.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Turbo_F_div_quater-arc_Turbo_F_div_quater " "Info: Found design unit 1: Turbo_F_div_quater-arc_Turbo_F_div_quater" {  } { { "Turbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/Turbo_F_div_quater.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Turbo_F_div_quater " "Info: Found entity 1: Turbo_F_div_quater" {  } { { "Turbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/Turbo_F_div_quater.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "klita2.bdf " "Warning: Can't analyze file -- file klita2.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sosnotif.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sosnotif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sosnotif-arc_sosnotif " "Info: Found design unit 1: sosnotif-arc_sosnotif" {  } { { "sosnotif.vhd" "" { Text "C:/Users/mac3/Desktop/project/sosnotif.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sosnotif " "Info: Found entity 1: sosnotif" {  } { { "sosnotif.vhd" "" { Text "C:/Users/mac3/Desktop/project/sosnotif.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD-controller " "Info: Found design unit 1: LCD-controller" {  } { { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Info: Found entity 1: LCD" {  } { { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 51 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turbo_f_div_100k.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file turbo_f_div_100k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Turbo_F_div_100k-arc_Turbo_F_div_100k " "Info: Found design unit 1: Turbo_F_div_100k-arc_Turbo_F_div_100k" {  } { { "Turbo_F_div_100K.vhd" "" { Text "C:/Users/mac3/Desktop/project/Turbo_F_div_100K.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Turbo_F_div_100k " "Info: Found entity 1: Turbo_F_div_100k" {  } { { "Turbo_F_div_100K.vhd" "" { Text "C:/Users/mac3/Desktop/project/Turbo_F_div_100K.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_finder_fin.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f_finder_fin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_finder_fin-arc_f_finder_fin " "Info: Found design unit 1: f_finder_fin-arc_f_finder_fin" {  } { { "f_finder_fin.vhd" "" { Text "C:/Users/mac3/Desktop/project/f_finder_fin.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 f_finder_fin " "Info: Found entity 1: f_finder_fin" {  } { { "f_finder_fin.vhd" "" { Text "C:/Users/mac3/Desktop/project/f_finder_fin.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "hister_pls.vhd " "Warning: Can't analyze file -- file hister_pls.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "hister.vhd " "Warning: Can't analyze file -- file hister.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "klita3.bdf " "Warning: Can't analyze file -- file klita3.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "hister4.vhd " "Warning: Can't analyze file -- file hister4.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "hister5.vhd " "Warning: Can't analyze file -- file hister5.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "f_finder10.vhd " "Warning: Can't analyze file -- file f_finder10.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "f_finder.vhd " "Warning: Can't analyze file -- file f_finder.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiturbo_f_div_quater.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file multiturbo_f_div_quater.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiTurbo_F_div_quater-arc_MultiTurbo_F_div_quater " "Info: Found design unit 1: MultiTurbo_F_div_quater-arc_MultiTurbo_F_div_quater" {  } { { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MultiTurbo_F_div_quater " "Info: Found entity 1: MultiTurbo_F_div_quater" {  } { { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "for_signaltap.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file for_signaltap.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 for_signalTap " "Info: Found entity 1: for_signalTap" {  } { { "for_signalTap.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/for_signalTap.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "u2m2.bdf " "Warning: Can't analyze file -- file u2m2.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachinefin.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file statemachinefin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateMachinefin-arc_StateMachinefin " "Info: Found design unit 1: StateMachinefin-arc_StateMachinefin" {  } { { "StateMachinefin.vhd" "" { Text "C:/Users/mac3/Desktop/project/StateMachinefin.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 StateMachinefin " "Info: Found entity 1: StateMachinefin" {  } { { "StateMachinefin.vhd" "" { Text "C:/Users/mac3/Desktop/project/StateMachinefin.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "f_finderFin.vhd " "Warning: Can't analyze file -- file f_finderFin.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "close_f_paramfin.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file close_f_paramfin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOSE_f_paramFin-arc_CLOSE_f_paramFin " "Info: Found design unit 1: CLOSE_f_paramFin-arc_CLOSE_f_paramFin" {  } { { "CLOSE_f_paramFin.vhd" "" { Text "C:/Users/mac3/Desktop/project/CLOSE_f_paramFin.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLOSE_f_paramFin " "Info: Found entity 1: CLOSE_f_paramFin" {  } { { "CLOSE_f_paramFin.vhd" "" { Text "C:/Users/mac3/Desktop/project/CLOSE_f_paramFin.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "histereres.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file histereres.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Histereres-arc_Histereres " "Info: Found design unit 1: Histereres-arc_Histereres" {  } { { "Histereres.vhd" "" { Text "C:/Users/mac3/Desktop/project/Histereres.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Histereres " "Info: Found entity 1: Histereres" {  } { { "Histereres.vhd" "" { Text "C:/Users/mac3/Desktop/project/Histereres.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "User to Morse.bdf " "Warning: Can't analyze file -- file User to Morse.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u2m.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file u2m.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 U2M " "Info: Found entity 1: U2M" {  } { { "U2M.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/U2M.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2lcd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 2lcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2LCD " "Info: Found entity 1: 2LCD" {  } { { "2LCD.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/2LCD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin2freq.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sin2freq.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SIN2FREQ " "Info: Found entity 1: SIN2FREQ" {  } { { "SIN2FREQ.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/SIN2FREQ.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morse2freq.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file morse2freq.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MORSE2FREQ " "Info: Found entity 1: MORSE2FREQ" {  } { { "MORSE2FREQ.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MORSE2FREQ.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morse_schemat_blockim.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file morse_schemat_blockim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Morse_schemat_blockim " "Info: Found entity 1: Morse_schemat_blockim" {  } { { "Morse_schemat_blockim.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/Morse_schemat_blockim.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file transmitter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Transmitter " "Info: Found entity 1: Transmitter" {  } { { "Transmitter.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/Transmitter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reciever.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reciever.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Reciever " "Info: Found entity 1: Reciever" {  } { { "Reciever.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/Reciever.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complete_project.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file complete_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 COMPLETE_PROJECT " "Info: Found entity 1: COMPLETE_PROJECT" {  } { { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "COMPLETE_PROJECT " "Info: Elaborating entity \"COMPLETE_PROJECT\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "sosnotif inst10 " "Warning: Block or symbol \"sosnotif\" of instance \"inst10\" overlaps another block or symbol" {  } { { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 784 544 720 912 "inst10" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reciever Reciever:inst23 " "Info: Elaborating entity \"Reciever\" for hierarchy \"Reciever:inst23\"" {  } { { "COMPLETE_PROJECT.bdf" "inst23" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 632 104 352 824 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2LCD Reciever:inst23\|2LCD:inst18 " "Info: Elaborating entity \"2LCD\" for hierarchy \"Reciever:inst23\|2LCD:inst18\"" {  } { { "Reciever.bdf" "inst18" { Schematic "C:/Users/mac3/Desktop/project/Reciever.bdf" { { 184 1286 1494 344 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD Reciever:inst23\|2LCD:inst18\|LCD:inst8 " "Info: Elaborating entity \"LCD\" for hierarchy \"Reciever:inst23\|2LCD:inst18\|LCD:inst8\"" {  } { { "2LCD.bdf" "inst8" { Schematic "C:/Users/mac3/Desktop/project/2LCD.bdf" { { 128 648 832 288 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_table.vhd 2 1 " "Warning: Using design file lcd_table.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Table-arch " "Info: Found design unit 1: LCD_Table-arch" {  } { { "lcd_table.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd_table.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Table " "Info: Found entity 1: LCD_Table" {  } { { "lcd_table.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd_table.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Table Reciever:inst23\|2LCD:inst18\|LCD_Table:inst2 " "Info: Elaborating entity \"LCD_Table\" for hierarchy \"Reciever:inst23\|2LCD:inst18\|LCD_Table:inst2\"" {  } { { "2LCD.bdf" "inst2" { Schematic "C:/Users/mac3/Desktop/project/2LCD.bdf" { { 152 256 424 280 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq2morse_SM_final Reciever:inst23\|freq2morse_SM_final:inst9 " "Info: Elaborating entity \"freq2morse_SM_final\" for hierarchy \"Reciever:inst23\|freq2morse_SM_final:inst9\"" {  } { { "Reciever.bdf" "inst9" { Schematic "C:/Users/mac3/Desktop/project/Reciever.bdf" { { 200 614 798 328 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "finlen freq2morse_sm_final.vhd(121) " "Warning (10492): VHDL Process Statement warning at freq2morse_sm_final.vhd(121): signal \"finlen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "freq2morse_sm_final.vhd" "" { Text "C:/Users/mac3/Desktop/project/freq2morse_sm_final.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "morse_type freq2morse_sm_final.vhd(122) " "Warning (10492): VHDL Process Statement warning at freq2morse_sm_final.vhd(122): signal \"morse_type\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "freq2morse_sm_final.vhd" "" { Text "C:/Users/mac3/Desktop/project/freq2morse_sm_final.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isfin freq2morse_sm_final.vhd(123) " "Warning (10492): VHDL Process Statement warning at freq2morse_sm_final.vhd(123): signal \"isfin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "freq2morse_sm_final.vhd" "" { Text "C:/Users/mac3/Desktop/project/freq2morse_sm_final.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIN2FREQ Reciever:inst23\|SIN2FREQ:inst20 " "Info: Elaborating entity \"SIN2FREQ\" for hierarchy \"Reciever:inst23\|SIN2FREQ:inst20\"" {  } { { "Reciever.bdf" "inst20" { Schematic "C:/Users/mac3/Desktop/project/Reciever.bdf" { { 264 190 454 392 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOSE_f_paramFin Reciever:inst23\|SIN2FREQ:inst20\|CLOSE_f_paramFin:inst15 " "Info: Elaborating entity \"CLOSE_f_paramFin\" for hierarchy \"Reciever:inst23\|SIN2FREQ:inst20\|CLOSE_f_paramFin:inst15\"" {  } { { "SIN2FREQ.bdf" "inst15" { Schematic "C:/Users/mac3/Desktop/project/SIN2FREQ.bdf" { { 96 782 990 192 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_finder_fin Reciever:inst23\|SIN2FREQ:inst20\|f_finder_fin:inst " "Info: Elaborating entity \"f_finder_fin\" for hierarchy \"Reciever:inst23\|SIN2FREQ:inst20\|f_finder_fin:inst\"" {  } { { "SIN2FREQ.bdf" "inst" { Schematic "C:/Users/mac3/Desktop/project/SIN2FREQ.bdf" { { 152 456 640 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Histereres Reciever:inst23\|SIN2FREQ:inst20\|Histereres:inst16 " "Info: Elaborating entity \"Histereres\" for hierarchy \"Reciever:inst23\|SIN2FREQ:inst20\|Histereres:inst16\"" {  } { { "SIN2FREQ.bdf" "inst16" { Schematic "C:/Users/mac3/Desktop/project/SIN2FREQ.bdf" { { 200 126 270 296 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiTurbo_F_div_quater MultiTurbo_F_div_quater:inst28 " "Info: Elaborating entity \"MultiTurbo_F_div_quater\" for hierarchy \"MultiTurbo_F_div_quater:inst28\"" {  } { { "COMPLETE_PROJECT.bdf" "inst28" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 488 48 216 584 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "sec MultiTurbo_F_div_quater.vhd(15) " "Warning (10542): VHDL Variable Declaration warning at MultiTurbo_F_div_quater.vhd(15): used initial value expression for variable \"sec\" because variable was never assigned a value" {  } { { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 15 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSS_XTRCT MSS_XTRCT:inst24 " "Info: Elaborating entity \"MSS_XTRCT\" for hierarchy \"MSS_XTRCT:inst24\"" {  } { { "COMPLETE_PROJECT.bdf" "inst24" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSS_Core MSS_XTRCT:inst24\|MSS_Core:inst " "Info: Elaborating entity \"MSS_Core\" for hierarchy \"MSS_XTRCT:inst24\|MSS_Core:inst\"" {  } { { "MSS_XTRCT.bdf" "inst" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_8_0 MSS_XTRCT:inst24\|MSS_Core:inst\|modgen_counter_8_0:U1_modgen_counter_PDAC_COUNTER " "Info: Elaborating entity \"modgen_counter_8_0\" for hierarchy \"MSS_XTRCT:inst24\|MSS_Core:inst\|modgen_counter_8_0:U1_modgen_counter_PDAC_COUNTER\"" {  } { { "MSS_Core.edf" "U1_modgen_counter_PDAC_COUNTER" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2270 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P_DAC_Interface MSS_XTRCT:inst24\|MSS_Core:inst\|P_DAC_Interface:U3 " "Info: Elaborating entity \"P_DAC_Interface\" for hierarchy \"MSS_XTRCT:inst24\|MSS_Core:inst\|P_DAC_Interface:U3\"" {  } { { "MSS_Core.edf" "U3" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2268 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSS_XTRCT:inst24\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"MSS_XTRCT:inst24\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\"" {  } { { "MSS_Core.edf" "U1_altsyncram_component" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 314 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MSS_XTRCT:inst24\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component " "Info: Elaborated megafunction instantiation \"MSS_XTRCT:inst24\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\"" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 314 16 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSS_XTRCT:inst24\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component " "Info: Instantiated megafunction \"MSS_XTRCT:inst24\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PDAC_conv_table.hex " "Info: Parameter \"init_file\" = \"PDAC_conv_table.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 314 16 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gp81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gp81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gp81 " "Info: Found entity 1: altsyncram_gp81" {  } { { "db/altsyncram_gp81.tdf" "" { Text "C:/Users/mac3/Desktop/project/db/altsyncram_gp81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gp81 MSS_XTRCT:inst24\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\|altsyncram_gp81:auto_generated " "Info: Elaborating entity \"altsyncram_gp81\" for hierarchy \"MSS_XTRCT:inst24\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\|altsyncram_gp81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "PDAC_conv_table.hex " "Warning: Byte addressed memory initialization file \"PDAC_conv_table.hex\" was read in the word-addressed format" {  } { { "C:/Users/mac3/Desktop/project/PDAC_conv_table.hex" "" { Text "C:/Users/mac3/Desktop/project/PDAC_conv_table.hex" 1 -1 0 } }  } 0 0 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S_DAC_Interface MSS_XTRCT:inst24\|MSS_Core:inst\|S_DAC_Interface:U4 " "Info: Elaborating entity \"S_DAC_Interface\" for hierarchy \"MSS_XTRCT:inst24\|MSS_Core:inst\|S_DAC_Interface:U4\"" {  } { { "MSS_Core.edf" "U4" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2269 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSS_XTRCT:inst24\|MSS_Core:inst\|S_DAC_Interface:U4\|altsyncram:U2_altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"MSS_XTRCT:inst24\|MSS_Core:inst\|S_DAC_Interface:U4\|altsyncram:U2_altsyncram_component\"" {  } { { "MSS_Core.edf" "U2_altsyncram_component" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 948 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MSS_XTRCT:inst24\|MSS_Core:inst\|S_DAC_Interface:U4\|altsyncram:U2_altsyncram_component " "Info: Elaborated megafunction instantiation \"MSS_XTRCT:inst24\|MSS_Core:inst\|S_DAC_Interface:U4\|altsyncram:U2_altsyncram_component\"" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 948 16 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSS_XTRCT:inst24\|MSS_Core:inst\|S_DAC_Interface:U4\|altsyncram:U2_altsyncram_component " "Info: Instantiated megafunction \"MSS_XTRCT:inst24\|MSS_Core:inst\|S_DAC_Interface:U4\|altsyncram:U2_altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SDAC_conv_table.hex " "Info: Parameter \"init_file\" = \"SDAC_conv_table.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 948 16 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jp81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jp81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jp81 " "Info: Found entity 1: altsyncram_jp81" {  } { { "db/altsyncram_jp81.tdf" "" { Text "C:/Users/mac3/Desktop/project/db/altsyncram_jp81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jp81 MSS_XTRCT:inst24\|MSS_Core:inst\|S_DAC_Interface:U4\|altsyncram:U2_altsyncram_component\|altsyncram_jp81:auto_generated " "Info: Elaborating entity \"altsyncram_jp81\" for hierarchy \"MSS_XTRCT:inst24\|MSS_Core:inst\|S_DAC_Interface:U4\|altsyncram:U2_altsyncram_component\|altsyncram_jp81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "SDAC_conv_table.hex " "Warning: Byte addressed memory initialization file \"SDAC_conv_table.hex\" was read in the word-addressed format" {  } { { "C:/Users/mac3/Desktop/project/SDAC_conv_table.hex" "" { Text "C:/Users/mac3/Desktop/project/SDAC_conv_table.hex" 1 -1 0 } }  } 0 0 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transmitter Transmitter:inst " "Info: Elaborating entity \"Transmitter\" for hierarchy \"Transmitter:inst\"" {  } { { "COMPLETE_PROJECT.bdf" "inst" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 368 408 632 496 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "freq2sin.bdf 1 1 " "Warning: Using design file freq2sin.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 freq2sin " "Info: Found entity 1: freq2sin" {  } { { "freq2sin.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/freq2sin.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FREQ2SIN Transmitter:inst\|FREQ2SIN:inst31 " "Info: Elaborating entity \"FREQ2SIN\" for hierarchy \"Transmitter:inst\|FREQ2SIN:inst31\"" {  } { { "Transmitter.bdf" "inst31" { Schematic "C:/Users/mac3/Desktop/project/Transmitter.bdf" { { 88 896 1072 216 "inst31" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign2bin Transmitter:inst\|FREQ2SIN:inst31\|sign2bin:inst6 " "Info: Elaborating entity \"sign2bin\" for hierarchy \"Transmitter:inst\|FREQ2SIN:inst31\|sign2bin:inst6\"" {  } { { "freq2sin.bdf" "inst6" { Schematic "C:/Users/mac3/Desktop/project/freq2sin.bdf" { { -104 720 944 -8 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sintabletc.vhd 2 1 " "Warning: Using design file sintabletc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SinTableTC-arch " "Info: Found design unit 1: SinTableTC-arch" {  } { { "sintabletc.vhd" "" { Text "C:/Users/mac3/Desktop/project/sintabletc.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SinTableTC " "Info: Found entity 1: SinTableTC" {  } { { "sintabletc.vhd" "" { Text "C:/Users/mac3/Desktop/project/sintabletc.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SinTableTC Transmitter:inst\|FREQ2SIN:inst31\|SinTableTC:inst25 " "Info: Elaborating entity \"SinTableTC\" for hierarchy \"Transmitter:inst\|FREQ2SIN:inst31\|SinTableTC:inst25\"" {  } { { "freq2sin.bdf" "inst25" { Schematic "C:/Users/mac3/Desktop/project/freq2sin.bdf" { { -104 528 672 24 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "counter256.vhd 2 1 " "Warning: Using design file counter256.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter256-SYN " "Info: Found design unit 1: counter256-SYN" {  } { { "counter256.vhd" "" { Text "C:/Users/mac3/Desktop/project/counter256.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter256 " "Info: Found entity 1: counter256" {  } { { "counter256.vhd" "" { Text "C:/Users/mac3/Desktop/project/counter256.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter256 Transmitter:inst\|FREQ2SIN:inst31\|counter256:inst7 " "Info: Elaborating entity \"counter256\" for hierarchy \"Transmitter:inst\|FREQ2SIN:inst31\|counter256:inst7\"" {  } { { "freq2sin.bdf" "inst7" { Schematic "C:/Users/mac3/Desktop/project/freq2sin.bdf" { { -64 288 432 32 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Transmitter:inst\|FREQ2SIN:inst31\|counter256:inst7\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"Transmitter:inst\|FREQ2SIN:inst31\|counter256:inst7\|lpm_counter:lpm_counter_component\"" {  } { { "counter256.vhd" "lpm_counter_component" { Text "C:/Users/mac3/Desktop/project/counter256.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Transmitter:inst\|FREQ2SIN:inst31\|counter256:inst7\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"Transmitter:inst\|FREQ2SIN:inst31\|counter256:inst7\|lpm_counter:lpm_counter_component\"" {  } { { "counter256.vhd" "" { Text "C:/Users/mac3/Desktop/project/counter256.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Transmitter:inst\|FREQ2SIN:inst31\|counter256:inst7\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"Transmitter:inst\|FREQ2SIN:inst31\|counter256:inst7\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "counter256.vhd" "" { Text "C:/Users/mac3/Desktop/project/counter256.vhd" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1cj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_1cj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1cj " "Info: Found entity 1: cntr_1cj" {  } { { "db/cntr_1cj.tdf" "" { Text "C:/Users/mac3/Desktop/project/db/cntr_1cj.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1cj Transmitter:inst\|FREQ2SIN:inst31\|counter256:inst7\|lpm_counter:lpm_counter_component\|cntr_1cj:auto_generated " "Info: Elaborating entity \"cntr_1cj\" for hierarchy \"Transmitter:inst\|FREQ2SIN:inst31\|counter256:inst7\|lpm_counter:lpm_counter_component\|cntr_1cj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MORSE2FREQ Transmitter:inst\|MORSE2FREQ:inst " "Info: Elaborating entity \"MORSE2FREQ\" for hierarchy \"Transmitter:inst\|MORSE2FREQ:inst\"" {  } { { "Transmitter.bdf" "inst" { Schematic "C:/Users/mac3/Desktop/project/Transmitter.bdf" { { 104 512 776 232 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachinefin Transmitter:inst\|MORSE2FREQ:inst\|StateMachinefin:inst " "Info: Elaborating entity \"StateMachinefin\" for hierarchy \"Transmitter:inst\|MORSE2FREQ:inst\|StateMachinefin:inst\"" {  } { { "MORSE2FREQ.bdf" "inst" { Schematic "C:/Users/mac3/Desktop/project/MORSE2FREQ.bdf" { { 288 232 440 416 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux2.vhd 2 1 " "Warning: Using design file mux2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-SYN " "Info: Found design unit 1: mux2-SYN" {  } { { "mux2.vhd" "" { Text "C:/Users/mac3/Desktop/project/mux2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Info: Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/mac3/Desktop/project/mux2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 Transmitter:inst\|MORSE2FREQ:inst\|mux2:inst12 " "Info: Elaborating entity \"mux2\" for hierarchy \"Transmitter:inst\|MORSE2FREQ:inst\|mux2:inst12\"" {  } { { "MORSE2FREQ.bdf" "inst12" { Schematic "C:/Users/mac3/Desktop/project/MORSE2FREQ.bdf" { { 104 392 472 184 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Transmitter:inst\|MORSE2FREQ:inst\|mux2:inst12\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"Transmitter:inst\|MORSE2FREQ:inst\|mux2:inst12\|LPM_MUX:lpm_mux_component\"" {  } { { "mux2.vhd" "lpm_mux_component" { Text "C:/Users/mac3/Desktop/project/mux2.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Transmitter:inst\|MORSE2FREQ:inst\|mux2:inst12\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Transmitter:inst\|MORSE2FREQ:inst\|mux2:inst12\|LPM_MUX:lpm_mux_component\"" {  } { { "mux2.vhd" "" { Text "C:/Users/mac3/Desktop/project/mux2.vhd" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Transmitter:inst\|MORSE2FREQ:inst\|mux2:inst12\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"Transmitter:inst\|MORSE2FREQ:inst\|mux2:inst12\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux2.vhd" "" { Text "C:/Users/mac3/Desktop/project/mux2.vhd" 75 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_03e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_03e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_03e " "Info: Found entity 1: mux_03e" {  } { { "db/mux_03e.tdf" "" { Text "C:/Users/mac3/Desktop/project/db/mux_03e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_03e Transmitter:inst\|MORSE2FREQ:inst\|mux2:inst12\|LPM_MUX:lpm_mux_component\|mux_03e:auto_generated " "Info: Elaborating entity \"mux_03e\" for hierarchy \"Transmitter:inst\|MORSE2FREQ:inst\|mux2:inst12\|LPM_MUX:lpm_mux_component\|mux_03e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux4to1.vhd 2 1 " "Warning: Using design file mux4to1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-SYN " "Info: Found design unit 1: mux4to1-SYN" {  } { { "mux4to1.vhd" "" { Text "C:/Users/mac3/Desktop/project/mux4to1.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Info: Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "C:/Users/mac3/Desktop/project/mux4to1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 Transmitter:inst\|MORSE2FREQ:inst\|mux4to1:inst21 " "Info: Elaborating entity \"mux4to1\" for hierarchy \"Transmitter:inst\|MORSE2FREQ:inst\|mux4to1:inst21\"" {  } { { "MORSE2FREQ.bdf" "inst21" { Schematic "C:/Users/mac3/Desktop/project/MORSE2FREQ.bdf" { { 72 256 344 200 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Transmitter:inst\|MORSE2FREQ:inst\|mux4to1:inst21\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"Transmitter:inst\|MORSE2FREQ:inst\|mux4to1:inst21\|LPM_MUX:lpm_mux_component\"" {  } { { "mux4to1.vhd" "lpm_mux_component" { Text "C:/Users/mac3/Desktop/project/mux4to1.vhd" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Transmitter:inst\|MORSE2FREQ:inst\|mux4to1:inst21\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Transmitter:inst\|MORSE2FREQ:inst\|mux4to1:inst21\|LPM_MUX:lpm_mux_component\"" {  } { { "mux4to1.vhd" "" { Text "C:/Users/mac3/Desktop/project/mux4to1.vhd" 80 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Transmitter:inst\|MORSE2FREQ:inst\|mux4to1:inst21\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"Transmitter:inst\|MORSE2FREQ:inst\|mux4to1:inst21\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux4to1.vhd" "" { Text "C:/Users/mac3/Desktop/project/mux4to1.vhd" 80 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gke.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_gke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gke " "Info: Found entity 1: mux_gke" {  } { { "db/mux_gke.tdf" "" { Text "C:/Users/mac3/Desktop/project/db/mux_gke.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gke Transmitter:inst\|MORSE2FREQ:inst\|mux4to1:inst21\|LPM_MUX:lpm_mux_component\|mux_gke:auto_generated " "Info: Elaborating entity \"mux_gke\" for hierarchy \"Transmitter:inst\|MORSE2FREQ:inst\|mux4to1:inst21\|LPM_MUX:lpm_mux_component\|mux_gke:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "clk_divider.vhd 2 1 " "Warning: Using design file clk_divider.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clk_Divider-Clk_Divider_architecture " "Info: Found design unit 1: Clk_Divider-Clk_Divider_architecture" {  } { { "clk_divider.vhd" "" { Text "C:/Users/mac3/Desktop/project/clk_divider.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clk_Divider " "Info: Found entity 1: Clk_Divider" {  } { { "clk_divider.vhd" "" { Text "C:/Users/mac3/Desktop/project/clk_divider.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_Divider Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst4 " "Info: Elaborating entity \"Clk_Divider\" for hierarchy \"Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst4\"" {  } { { "MORSE2FREQ.bdf" "inst4" { Schematic "C:/Users/mac3/Desktop/project/MORSE2FREQ.bdf" { { 464 144 272 560 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_Divider Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst7 " "Info: Elaborating entity \"Clk_Divider\" for hierarchy \"Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst7\"" {  } { { "MORSE2FREQ.bdf" "inst7" { Schematic "C:/Users/mac3/Desktop/project/MORSE2FREQ.bdf" { { 600 144 272 696 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_Divider Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst5 " "Info: Elaborating entity \"Clk_Divider\" for hierarchy \"Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst5\"" {  } { { "MORSE2FREQ.bdf" "inst5" { Schematic "C:/Users/mac3/Desktop/project/MORSE2FREQ.bdf" { { 728 144 272 824 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_Divider Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst6 " "Info: Elaborating entity \"Clk_Divider\" for hierarchy \"Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst6\"" {  } { { "MORSE2FREQ.bdf" "inst6" { Schematic "C:/Users/mac3/Desktop/project/MORSE2FREQ.bdf" { { 856 144 272 952 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U2M Transmitter:inst\|U2M:inst21 " "Info: Elaborating entity \"U2M\" for hierarchy \"Transmitter:inst\|U2M:inst21\"" {  } { { "Transmitter.bdf" "inst21" { Schematic "C:/Users/mac3/Desktop/project/Transmitter.bdf" { { 152 240 400 280 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "char2morsetable.vhd 2 1 " "Warning: Using design file char2morsetable.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char2morseTable-arc_char2morseTable " "Info: Found design unit 1: char2morseTable-arc_char2morseTable" {  } { { "char2morsetable.vhd" "" { Text "C:/Users/mac3/Desktop/project/char2morsetable.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 char2morseTable " "Info: Found entity 1: char2morseTable" {  } { { "char2morsetable.vhd" "" { Text "C:/Users/mac3/Desktop/project/char2morsetable.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char2morseTable Transmitter:inst\|U2M:inst21\|char2morseTable:inst3 " "Info: Elaborating entity \"char2morseTable\" for hierarchy \"Transmitter:inst\|U2M:inst21\|char2morseTable:inst3\"" {  } { { "U2M.bdf" "inst3" { Schematic "C:/Users/mac3/Desktop/project/U2M.bdf" { { -40 632 784 88 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ena_morse.vhd 2 1 " "Warning: Using design file ena_morse.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ena_morse-ena_morse_behavior " "Info: Found design unit 1: ena_morse-ena_morse_behavior" {  } { { "ena_morse.vhd" "" { Text "C:/Users/mac3/Desktop/project/ena_morse.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ena_morse " "Info: Found entity 1: ena_morse" {  } { { "ena_morse.vhd" "" { Text "C:/Users/mac3/Desktop/project/ena_morse.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ena_morse Transmitter:inst\|U2M:inst21\|ena_morse:inst " "Info: Elaborating entity \"ena_morse\" for hierarchy \"Transmitter:inst\|U2M:inst21\|ena_morse:inst\"" {  } { { "U2M.bdf" "inst" { Schematic "C:/Users/mac3/Desktop/project/U2M.bdf" { { -8 456 552 120 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "kbd.bdf 1 1 " "Warning: Using design file kbd.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 kbd " "Info: Found entity 1: kbd" {  } { { "kbd.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/kbd.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBD Transmitter:inst\|U2M:inst21\|KBD:inst1 " "Info: Elaborating entity \"KBD\" for hierarchy \"Transmitter:inst\|U2M:inst21\|KBD:inst1\"" {  } { { "U2M.bdf" "inst1" { Schematic "C:/Users/mac3/Desktop/project/U2M.bdf" { { 24 232 392 152 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "byterec.vhd 2 1 " "Warning: Using design file byterec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 byterec-arc_byterec " "Info: Found design unit 1: byterec-arc_byterec" {  } { { "byterec.vhd" "" { Text "C:/Users/mac3/Desktop/project/byterec.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Info: Found entity 1: byterec" {  } { { "byterec.vhd" "" { Text "C:/Users/mac3/Desktop/project/byterec.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byterec Transmitter:inst\|U2M:inst21\|KBD:inst1\|byterec:byte_receiver " "Info: Elaborating entity \"byterec\" for hierarchy \"Transmitter:inst\|U2M:inst21\|KBD:inst1\|byterec:byte_receiver\"" {  } { { "kbd.bdf" "byte_receiver" { Schematic "C:/Users/mac3/Desktop/project/kbd.bdf" { { 112 640 784 240 "byte_receiver" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "bitrec.vhd 2 1 " "Warning: Using design file bitrec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitrec-arc_bitrec " "Info: Found design unit 1: bitrec-arc_bitrec" {  } { { "bitrec.vhd" "" { Text "C:/Users/mac3/Desktop/project/bitrec.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Info: Found entity 1: bitrec" {  } { { "bitrec.vhd" "" { Text "C:/Users/mac3/Desktop/project/bitrec.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitrec Transmitter:inst\|U2M:inst21\|KBD:inst1\|bitrec:bit_receiver " "Info: Elaborating entity \"bitrec\" for hierarchy \"Transmitter:inst\|U2M:inst21\|KBD:inst1\|bitrec:bit_receiver\"" {  } { { "kbd.bdf" "bit_receiver" { Schematic "C:/Users/mac3/Desktop/project/kbd.bdf" { { 184 400 536 312 "bit_receiver" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "kbd_clk bitrec.vhd(87) " "Warning (10492): VHDL Process Statement warning at bitrec.vhd(87): signal \"kbd_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitrec.vhd" "" { Text "C:/Users/mac3/Desktop/project/bitrec.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "kbd_dat bitrec.vhd(87) " "Warning (10492): VHDL Process Statement warning at bitrec.vhd(87): signal \"kbd_dat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitrec.vhd" "" { Text "C:/Users/mac3/Desktop/project/bitrec.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "kbd_clk bitrec.vhd(93) " "Warning (10492): VHDL Process Statement warning at bitrec.vhd(93): signal \"kbd_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitrec.vhd" "" { Text "C:/Users/mac3/Desktop/project/bitrec.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "kbd_clk bitrec.vhd(99) " "Warning (10492): VHDL Process Statement warning at bitrec.vhd(99): signal \"kbd_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitrec.vhd" "" { Text "C:/Users/mac3/Desktop/project/bitrec.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count9 bitrec.vhd(106) " "Warning (10492): VHDL Process Statement warning at bitrec.vhd(106): signal \"count9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitrec.vhd" "" { Text "C:/Users/mac3/Desktop/project/bitrec.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "kbd_clk bitrec.vhd(113) " "Warning (10492): VHDL Process Statement warning at bitrec.vhd(113): signal \"kbd_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitrec.vhd" "" { Text "C:/Users/mac3/Desktop/project/bitrec.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "kbd_dat bitrec.vhd(119) " "Warning (10492): VHDL Process Statement warning at bitrec.vhd(119): signal \"kbd_dat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitrec.vhd" "" { Text "C:/Users/mac3/Desktop/project/bitrec.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parity_ok bitrec.vhd(119) " "Warning (10492): VHDL Process Statement warning at bitrec.vhd(119): signal \"parity_ok\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitrec.vhd" "" { Text "C:/Users/mac3/Desktop/project/bitrec.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "kbd_clk bitrec.vhd(131) " "Warning (10492): VHDL Process Statement warning at bitrec.vhd(131): signal \"kbd_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitrec.vhd" "" { Text "C:/Users/mac3/Desktop/project/bitrec.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpf.vhd 2 1 " "Warning: Using design file lpf.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpf-arc_lpf " "Info: Found design unit 1: lpf-arc_lpf" {  } { { "lpf.vhd" "" { Text "C:/Users/mac3/Desktop/project/lpf.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Info: Found entity 1: lpf" {  } { { "lpf.vhd" "" { Text "C:/Users/mac3/Desktop/project/lpf.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf Transmitter:inst\|U2M:inst21\|KBD:inst1\|lpf:cleaner " "Info: Elaborating entity \"lpf\" for hierarchy \"Transmitter:inst\|U2M:inst21\|KBD:inst1\|lpf:cleaner\"" {  } { { "kbd.bdf" "cleaner" { Schematic "C:/Users/mac3/Desktop/project/kbd.bdf" { { 216 128 224 312 "cleaner" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "enable_trans.vhd 2 1 " "Warning: Using design file enable_trans.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ENABLE_TRANS-arc_ENABLE_TRANS " "Info: Found design unit 1: ENABLE_TRANS-arc_ENABLE_TRANS" {  } { { "enable_trans.vhd" "" { Text "C:/Users/mac3/Desktop/project/enable_trans.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ENABLE_TRANS " "Info: Found entity 1: ENABLE_TRANS" {  } { { "enable_trans.vhd" "" { Text "C:/Users/mac3/Desktop/project/enable_trans.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ENABLE_TRANS Transmitter:inst\|U2M:inst21\|ENABLE_TRANS:inst2 " "Info: Elaborating entity \"ENABLE_TRANS\" for hierarchy \"Transmitter:inst\|U2M:inst21\|ENABLE_TRANS:inst2\"" {  } { { "U2M.bdf" "inst2" { Schematic "C:/Users/mac3/Desktop/project/U2M.bdf" { { -184 840 1000 -56 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "lenght_bin enable_trans.vhd(22) " "Warning (10542): VHDL Variable Declaration warning at enable_trans.vhd(22): used initial value expression for variable \"lenght_bin\" because variable was never assigned a value" {  } { { "enable_trans.vhd" "" { Text "C:/Users/mac3/Desktop/project/enable_trans.vhd" 22 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leng enable_trans.vhd(22) " "Warning (10492): VHDL Process Statement warning at enable_trans.vhd(22): signal \"leng\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enable_trans.vhd" "" { Text "C:/Users/mac3/Desktop/project/enable_trans.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sosnotif sosnotif:inst10 " "Info: Elaborating entity \"sosnotif\" for hierarchy \"sosnotif:inst10\"" {  } { { "COMPLETE_PROJECT.bdf" "inst10" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 784 544 720 912 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Turbo_F_div_100k Turbo_F_div_100k:inst20 " "Info: Elaborating entity \"Turbo_F_div_100k\" for hierarchy \"Turbo_F_div_100k:inst20\"" {  } { { "COMPLETE_PROJECT.bdf" "inst20" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 984 152 304 1080 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "sec Turbo_F_div_100K.vhd(15) " "Warning (10542): VHDL Variable Declaration warning at Turbo_F_div_100K.vhd(15): used initial value expression for variable \"sec\" because variable was never assigned a value" {  } { { "Turbo_F_div_100K.vhd" "" { Text "C:/Users/mac3/Desktop/project/Turbo_F_div_100K.vhd" 15 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ss3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6ss3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ss3 " "Info: Found entity 1: altsyncram_6ss3" {  } { { "db/altsyncram_6ss3.tdf" "" { Text "C:/Users/mac3/Desktop/project/db/altsyncram_6ss3.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lgq1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lgq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lgq1 " "Info: Found entity 1: altsyncram_lgq1" {  } { { "db/altsyncram_lgq1.tdf" "" { Text "C:/Users/mac3/Desktop/project/db/altsyncram_lgq1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_boc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_boc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_boc " "Info: Found entity 1: mux_boc" {  } { { "db/mux_boc.tdf" "" { Text "C:/Users/mac3/Desktop/project/db/mux_boc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Info: Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/mac3/Desktop/project/db/decode_rqf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ci.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_2ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ci " "Info: Found entity 1: cntr_2ci" {  } { { "db/cntr_2ci.tdf" "" { Text "C:/Users/mac3/Desktop/project/db/cntr_2ci.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Info: Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/Users/mac3/Desktop/project/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_45j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_45j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_45j " "Info: Found entity 1: cntr_45j" {  } { { "db/cntr_45j.tdf" "" { Text "C:/Users/mac3/Desktop/project/db/cntr_45j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ci.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_0ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ci " "Info: Found entity 1: cntr_0ci" {  } { { "db/cntr_0ci.tdf" "" { Text "C:/Users/mac3/Desktop/project/db/cntr_0ci.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Info: Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/mac3/Desktop/project/db/cntr_gui.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Info: Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/mac3/Desktop/project/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_ROM_INFERRED" "Reciever:inst23\|2LCD:inst18\|LCD_Table:inst2\|Mux0~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"Reciever:inst23\|2LCD:inst18\|LCD_Table:inst2\|Mux0~0\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Info: Parameter WIDTH_A set to 7" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Info: Parameter WIDTHAD_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Info: Parameter NUMWORDS_A set to 256" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE please.COMPLETE_PROJECT0.rtl.mif " "Info: Parameter INIT_FILE set to please.COMPLETE_PROJECT0.rtl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "lcd_table.vhd" "Mux0~0" { Text "C:/Users/mac3/Desktop/project/lcd_table.vhd" 73 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Reciever:inst23\|2LCD:inst18\|LCD_Table:inst2\|altsyncram:Mux0_rtl_0 " "Info: Elaborated megafunction instantiation \"Reciever:inst23\|2LCD:inst18\|LCD_Table:inst2\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Reciever:inst23\|2LCD:inst18\|LCD_Table:inst2\|altsyncram:Mux0_rtl_0 " "Info: Instantiated megafunction \"Reciever:inst23\|2LCD:inst18\|LCD_Table:inst2\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Info: Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Info: Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Info: Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE please.COMPLETE_PROJECT0.rtl.mif " "Info: Parameter \"INIT_FILE\" = \"please.COMPLETE_PROJECT0.rtl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d901.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_d901.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d901 " "Info: Found entity 1: altsyncram_d901" {  } { { "db/altsyncram_d901.tdf" "" { Text "C:/Users/mac3/Desktop/project/db/altsyncram_d901.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO_HDR" "" "Info: WYSIWYG I/O primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|ADC_DATA_USER_0_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|ADC_DATA_USER_0_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2992 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|ADC_DATA_USER_1_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|ADC_DATA_USER_1_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2984 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|ADC_DATA_USER_2_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|ADC_DATA_USER_2_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2976 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|ADC_DATA_USER_3_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|ADC_DATA_USER_3_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2968 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|ADC_DATA_USER_4_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|ADC_DATA_USER_4_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2960 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|ADC_DATA_USER_5_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|ADC_DATA_USER_5_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2952 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|ADC_DATA_USER_6_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|ADC_DATA_USER_6_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2944 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|ADC_DATA_USER_7_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|ADC_DATA_USER_7_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2934 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|VOLTAGE_TRANSLATORS_ENAn_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|VOLTAGE_TRANSLATORS_ENAn_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2275 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|ADC_POWERDOWNn_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|ADC_POWERDOWNn_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2910 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|ADC_PART_EXT_ENABLE_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|ADC_PART_EXT_ENABLE_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2926 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|INT_EXT_ENABLES_FOR_UNITS_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|INT_EXT_ENABLES_FOR_UNITS_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2838 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|CLK_IN_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|CLK_IN_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2870 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|DACs_POWERDOWNn_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|DACs_POWERDOWNn_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2846 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|PDACs_PART_EXT_ENABLE_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|PDACs_PART_EXT_ENABLE_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2530 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|SDACs_PART_EXT_ENABLE_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|SDACs_PART_EXT_ENABLE_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2346 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|RESETn_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|RESETn_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2522 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|BIT_INPUT_MUX_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|BIT_INPUT_MUX_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2886 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_A_RESET_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_A_RESET_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2692 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_A_DATA_ENABLE_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_A_DATA_ENABLE_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2764 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_B_RESET_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_B_RESET_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2546 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_B_DATA_ENABLE_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_B_DATA_ENABLE_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2618 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|ADC_RESET_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|ADC_RESET_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2902 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|ADC_DATA_ENABLE_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|ADC_DATA_ENABLE_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 3000 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|PDACs_NORMAL_ENABLE_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|PDACs_NORMAL_ENABLE_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2538 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_7_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_7_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2700 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_7_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_7_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2554 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|SDACs_SCAN_ENABLE_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|SDACs_SCAN_ENABLE_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2338 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_0_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_0_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2756 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_1_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_1_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2748 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_2_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_2_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2740 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_3_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_3_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2732 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_4_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_4_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2724 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_5_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_5_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2716 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_6_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_6_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2708 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_0_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_0_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2610 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_1_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_1_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2602 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_2_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_2_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2594 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_3_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_3_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2586 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_4_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_4_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2578 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_5_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_5_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2570 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_6_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_6_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2562 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|SDACs_NORMAL_ENABLE_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|SDACs_NORMAL_ENABLE_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2354 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_7_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_7_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2450 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_0_RESET_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_0_RESET_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2442 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_0_DATA_ENABLE_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_0_DATA_ENABLE_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2514 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_7_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_7_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2370 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_1_RESET_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_1_RESET_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2362 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_1_DATA_ENABLE_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_1_DATA_ENABLE_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2434 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_6_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_6_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2458 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_6_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_6_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2378 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_0_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_0_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2506 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_0_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_0_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2426 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_1_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_1_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2498 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_1_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_1_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2418 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_2_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_2_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2490 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_2_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_2_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2410 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_3_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_3_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2482 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_3_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_3_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2402 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_4_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_4_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2474 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_4_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_4_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2394 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_5_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_5_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2466 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_5_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst24\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_5_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2386 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1}  } {  } 0 0 "WYSIWYG I/O primitives converted to equivalent logic" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "CLOSE_f_paramFin.vhd" "" { Text "C:/Users/mac3/Desktop/project/CLOSE_f_paramFin.vhd" 22 -1 0 } } { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2934 16 0 } } { "lcd_table.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd_table.vhd" 67 -1 0 } } { "clk_divider.vhd" "" { Text "C:/Users/mac3/Desktop/project/clk_divider.vhd" 59 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 656 408 584 672 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 704 408 584 720 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON VCC " "Warning (13410): Pin \"LCD_BLON\" is stuck at VCC" {  } { { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 720 408 584 736 "LCD_BLON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Reciever:inst23\|SIN2FREQ:inst20\|CLOSE_f_paramFin:inst15\|fin_param\[2\] High " "Critical Warning (18010): Register Reciever:inst23\|SIN2FREQ:inst20\|CLOSE_f_paramFin:inst15\|fin_param\[2\] will power up to High" {  } { { "CLOSE_f_paramFin.vhd" "" { Text "C:/Users/mac3/Desktop/project/CLOSE_f_paramFin.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Turbo_F_div_100k:inst20\|one_sec\[0\] Low " "Critical Warning (18010): Register Turbo_F_div_100k:inst20\|one_sec\[0\] will power up to Low" {  } { { "Turbo_F_div_100K.vhd" "" { Text "C:/Users/mac3/Desktop/project/Turbo_F_div_100K.vhd" 18 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Turbo_F_div_100k:inst20\|one_sec\[31\] Low " "Critical Warning (18010): Register Turbo_F_div_100k:inst20\|one_sec\[31\] will power up to Low" {  } { { "Turbo_F_div_100K.vhd" "" { Text "C:/Users/mac3/Desktop/project/Turbo_F_div_100K.vhd" 18 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MultiTurbo_F_div_quater:inst28\|one_sec\[0\] Low " "Critical Warning (18010): Register MultiTurbo_F_div_quater:inst28\|one_sec\[0\] will power up to Low" {  } { { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 18 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MultiTurbo_F_div_quater:inst28\|one_sec\[31\] Low " "Critical Warning (18010): Register MultiTurbo_F_div_quater:inst28\|one_sec\[31\] will power up to Low" {  } { { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 18 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Transmitter:inst\|U2M:inst21\|ENABLE_TRANS:inst2\|counter\[31\] Low " "Critical Warning (18010): Register Transmitter:inst\|U2M:inst21\|ENABLE_TRANS:inst2\|counter\[31\] will power up to Low" {  } { { "enable_trans.vhd" "" { Text "C:/Users/mac3/Desktop/project/enable_trans.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Transmitter:inst\|U2M:inst21\|ENABLE_TRANS:inst2\|counter\[0\] Low " "Critical Warning (18010): Register Transmitter:inst\|U2M:inst21\|ENABLE_TRANS:inst2\|counter\[0\] will power up to Low" {  } { { "enable_trans.vhd" "" { Text "C:/Users/mac3/Desktop/project/enable_trans.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst5\|clk_div_param\[7\] High " "Critical Warning (18010): Register Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst5\|clk_div_param\[7\] will power up to High" {  } { { "clk_divider.vhd" "" { Text "C:/Users/mac3/Desktop/project/clk_divider.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst5\|clk_div_param\[5\] High " "Critical Warning (18010): Register Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst5\|clk_div_param\[5\] will power up to High" {  } { { "clk_divider.vhd" "" { Text "C:/Users/mac3/Desktop/project/clk_divider.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst6\|clk_div_param\[1\] High " "Critical Warning (18010): Register Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst6\|clk_div_param\[1\] will power up to High" {  } { { "clk_divider.vhd" "" { Text "C:/Users/mac3/Desktop/project/clk_divider.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst6\|clk_div_param\[0\] High " "Critical Warning (18010): Register Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst6\|clk_div_param\[0\] will power up to High" {  } { { "clk_divider.vhd" "" { Text "C:/Users/mac3/Desktop/project/clk_divider.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst7\|clk_div_param\[6\] High " "Critical Warning (18010): Register Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst7\|clk_div_param\[6\] will power up to High" {  } { { "clk_divider.vhd" "" { Text "C:/Users/mac3/Desktop/project/clk_divider.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst7\|clk_div_param\[3\] High " "Critical Warning (18010): Register Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst7\|clk_div_param\[3\] will power up to High" {  } { { "clk_divider.vhd" "" { Text "C:/Users/mac3/Desktop/project/clk_divider.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst6\|clk_div_param\[7\] High " "Critical Warning (18010): Register Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst6\|clk_div_param\[7\] will power up to High" {  } { { "clk_divider.vhd" "" { Text "C:/Users/mac3/Desktop/project/clk_divider.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst6\|clk_div_param\[6\] High " "Critical Warning (18010): Register Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst6\|clk_div_param\[6\] will power up to High" {  } { { "clk_divider.vhd" "" { Text "C:/Users/mac3/Desktop/project/clk_divider.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst4\|clk_div_param\[6\] High " "Critical Warning (18010): Register Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst4\|clk_div_param\[6\] will power up to High" {  } { { "clk_divider.vhd" "" { Text "C:/Users/mac3/Desktop/project/clk_divider.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst4\|clk_div_param\[2\] High " "Critical Warning (18010): Register Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst4\|clk_div_param\[2\] will power up to High" {  } { { "clk_divider.vhd" "" { Text "C:/Users/mac3/Desktop/project/clk_divider.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst4\|clk_div_param\[1\] High " "Critical Warning (18010): Register Transmitter:inst\|MORSE2FREQ:inst\|Clk_Divider:inst4\|clk_div_param\[1\] will power up to High" {  } { { "clk_divider.vhd" "" { Text "C:/Users/mac3/Desktop/project/clk_divider.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 7 " "Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Reciever:inst23\|2LCD:inst18\|LCD_Table:inst2\|dout\[6\] " "Info: Register \"Reciever:inst23\|2LCD:inst18\|LCD_Table:inst2\|dout\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Reciever:inst23\|2LCD:inst18\|LCD_Table:inst2\|dout\[5\] " "Info: Register \"Reciever:inst23\|2LCD:inst18\|LCD_Table:inst2\|dout\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Reciever:inst23\|2LCD:inst18\|LCD_Table:inst2\|dout\[4\] " "Info: Register \"Reciever:inst23\|2LCD:inst18\|LCD_Table:inst2\|dout\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Reciever:inst23\|2LCD:inst18\|LCD_Table:inst2\|dout\[3\] " "Info: Register \"Reciever:inst23\|2LCD:inst18\|LCD_Table:inst2\|dout\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Reciever:inst23\|2LCD:inst18\|LCD_Table:inst2\|dout\[2\] " "Info: Register \"Reciever:inst23\|2LCD:inst18\|LCD_Table:inst2\|dout\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Reciever:inst23\|2LCD:inst18\|LCD_Table:inst2\|dout\[1\] " "Info: Register \"Reciever:inst23\|2LCD:inst18\|LCD_Table:inst2\|dout\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Reciever:inst23\|2LCD:inst18\|LCD_Table:inst2\|dout\[0\] " "Info: Register \"Reciever:inst23\|2LCD:inst18\|LCD_Table:inst2\|dout\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "MSS_XTRCT:inst24\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U2_altsyncram_component\|altsyncram_gp81:auto_generated\|ALTSYNCRAM 7 " "Info: Removed 7 MSB VCC or GND address nodes from RAM block \"MSS_XTRCT:inst24\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U2_altsyncram_component\|altsyncram_gp81:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_gp81.tdf" "" { Text "C:/Users/mac3/Desktop/project/db/altsyncram_gp81.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 328 16 0 } } { "MSS_Core.edf" "" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 2268 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 320 1016 1496 576 "inst24" "" } } } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "MSS_XTRCT:inst24\|MSS_Core:inst\|CHOOSEN_SDACs_PART_ENABLE " "Info (17048): Logic cell \"MSS_XTRCT:inst24\|MSS_Core:inst\|CHOOSEN_SDACs_PART_ENABLE\"" {  } { { "MSS_Core.edf" "ix19261z52923" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 3099 16 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "MSS_XTRCT:inst24\|MSS_Core:inst\|P_DAC_Interface:U3\|DATA_TO_PDAC_A_sig_6n2ss1_7_ " "Info (17048): Logic cell \"MSS_XTRCT:inst24\|MSS_Core:inst\|P_DAC_Interface:U3\|DATA_TO_PDAC_A_sig_6n2ss1_7_\"" {  } { { "MSS_Core.edf" "ix27592z52923" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 393 16 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "MSS_XTRCT:inst24\|MSS_Core:inst\|P_DAC_Interface:U3\|nx7507z1 " "Info (17048): Logic cell \"MSS_XTRCT:inst24\|MSS_Core:inst\|P_DAC_Interface:U3\|nx7507z1\"" {  } { { "MSS_Core.edf" "ix7507z52923" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 387 16 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "MSS_XTRCT:inst24\|MSS_Core:inst\|P_DAC_Interface:U3\|DATA_TO_PDAC_B_sig_6n4ss1_7_ " "Info (17048): Logic cell \"MSS_XTRCT:inst24\|MSS_Core:inst\|P_DAC_Interface:U3\|DATA_TO_PDAC_B_sig_6n4ss1_7_\"" {  } { { "MSS_Core.edf" "ix16259z52923" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 390 16 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "MSS_XTRCT:inst24\|MSS_Core:inst\|P_DAC_Interface:U3\|nx35834z1 " "Info (17048): Logic cell \"MSS_XTRCT:inst24\|MSS_Core:inst\|P_DAC_Interface:U3\|nx35834z1\"" {  } { { "MSS_Core.edf" "ix35834z52923" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 384 16 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "MSS_XTRCT:inst24\|MSS_Core:inst\|nx4534z1 " "Info (17048): Logic cell \"MSS_XTRCT:inst24\|MSS_Core:inst\|nx4534z1\"" {  } { { "MSS_Core.edf" "ix4534z52924" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 3087 16 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "MSS_XTRCT:inst24\|MSS_Core:inst\|U2_DATA_OUT_sig_3n2ss1_7_ " "Info (17048): Logic cell \"MSS_XTRCT:inst24\|MSS_Core:inst\|U2_DATA_OUT_sig_3n2ss1_7_\"" {  } { { "MSS_Core.edf" "ix4534z52923" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 3090 16 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "MSS_XTRCT:inst24\|MSS_Core:inst\|S_DAC_Interface:U4\|nx52182z1 " "Info (17048): Logic cell \"MSS_XTRCT:inst24\|MSS_Core:inst\|S_DAC_Interface:U4\|nx52182z1\"" {  } { { "MSS_Core.edf" "ix52182z52923" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 1135 16 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "MSS_XTRCT:inst24\|MSS_Core:inst\|CHOOSEN_PDACs_PART_ENABLE " "Info (17048): Logic cell \"MSS_XTRCT:inst24\|MSS_Core:inst\|CHOOSEN_PDACs_PART_ENABLE\"" {  } { { "MSS_Core.edf" "ix19260z52923" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 3102 16 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "MSS_XTRCT:inst24\|MSS_Core:inst\|CHOOSEN_ADC_PART_ENABLE " "Info (17048): Logic cell \"MSS_XTRCT:inst24\|MSS_Core:inst\|CHOOSEN_ADC_PART_ENABLE\"" {  } { { "MSS_Core.edf" "ix53976z52924" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 3105 16 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "MSS_XTRCT:inst24\|MSS_Core:inst\|S_DAC_Interface:U4\|DATA_LATCH_SDAC0_3n2ss1_0_ " "Info (17048): Logic cell \"MSS_XTRCT:inst24\|MSS_Core:inst\|S_DAC_Interface:U4\|DATA_LATCH_SDAC0_3n2ss1_0_\"" {  } { { "MSS_Core.edf" "ix56931z52923" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 1198 16 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "MSS_XTRCT:inst24\|MSS_Core:inst\|S_DAC_Interface:U4\|nx56931z1 " "Info (17048): Logic cell \"MSS_XTRCT:inst24\|MSS_Core:inst\|S_DAC_Interface:U4\|nx56931z1\"" {  } { { "MSS_Core.edf" "ix56931z52924" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 1195 16 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "MSS_XTRCT:inst24\|MSS_Core:inst\|S_DAC_Interface:U4\|nx65350z1 " "Info (17048): Logic cell \"MSS_XTRCT:inst24\|MSS_Core:inst\|S_DAC_Interface:U4\|nx65350z1\"" {  } { { "MSS_Core.edf" "ix65350z52924" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 1183 16 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "MSS_XTRCT:inst24\|MSS_Core:inst\|S_DAC_Interface:U4\|DATA_LATCH_SDAC0_3n2ss1_2_ " "Info (17048): Logic cell \"MSS_XTRCT:inst24\|MSS_Core:inst\|S_DAC_Interface:U4\|DATA_LATCH_SDAC0_3n2ss1_2_\"" {  } { { "MSS_Core.edf" "ix54937z52923" { Text "C:/Users/mac3/Desktop/project/MSS_Core.edf" 1201 16 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 43 " "Info: Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 43 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 0 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2683 " "Info: Implemented 2683 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Info: Implemented 57 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2556 " "Info: Implemented 2556 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "52 " "Info: Implemented 52 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 16:59:24 2016 " "Info: Processing ended: Wed Jun 22 16:59:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 16:59:25 2016 " "Info: Processing started: Wed Jun 22 16:59:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off please -c please " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off please -c please" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "please EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"please\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mac3/Desktop/project/" 0 { } { { 0 { 0 ""} 0 6286 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mac3/Desktop/project/" 0 { } { { 0 { 0 ""} 0 6287 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mac3/Desktop/project/" 0 { } { { 0 { 0 ""} 0 6288 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_IN (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK_IN (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Turbo_F_div_100k:inst20\|qone_sec_flag " "Info: Destination node Turbo_F_div_100k:inst20\|qone_sec_flag" {  } { { "Turbo_F_div_100K.vhd" "" { Text "C:/Users/mac3/Desktop/project/Turbo_F_div_100K.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Turbo_F_div_100k:inst20\|qone_sec_flag" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Turbo_F_div_100k:inst20|qone_sec_flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mac3/Desktop/project/" 0 { } { { 0 { 0 ""} 0 87 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CLK_IN } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_IN" } } } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 416 152 320 432 "CLK_IN" "" } { 408 320 384 424 "CLK_IN" "" } { 520 0 48 536 "CLK_IN" "" } { 680 32 104 696 "CLK_IN" "" } { 800 496 544 816 "CLK_IN" "" } { 336 952 1016 352 "CLK_IN" "" } { 1016 104 152 1032 "CLK_IN" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mac3/Desktop/project/" 0 { } { { 0 { 0 ""} 0 1534 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Turbo_F_div_100k:inst20\|qone_sec_flag  " "Info: Automatically promoted node Turbo_F_div_100k:inst20\|qone_sec_flag " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Turbo_F_div_100K.vhd" "" { Text "C:/Users/mac3/Desktop/project/Turbo_F_div_100K.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Turbo_F_div_100k:inst20\|qone_sec_flag" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Turbo_F_div_100k:inst20|qone_sec_flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mac3/Desktop/project/" 0 { } { { 0 { 0 ""} 0 87 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mac3/Desktop/project/" 0 { } { { 0 { 0 ""} 0 6267 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mac3/Desktop/project/" 0 { } { { 0 { 0 ""} 0 5362 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mac3/Desktop/project/" 0 { } { { 0 { 0 ""} 0 5455 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mac3/Desktop/project/" 0 { } { { 0 { 0 ""} 0 2346 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|clr_reg  " "Info: Automatically promoted node sld_hub:auto_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|clr_reg~_wirecell " "Info: Destination node sld_hub:auto_hub\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mac3/Desktop/project/" 0 { } { { 0 { 0 ""} 0 6260 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mac3/Desktop/project/" 0 { } { { 0 { 0 ""} 0 5211 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|clr_reg" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mac3/Desktop/project/" 0 { } { { 0 { 0 ""} 0 2714 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info: Automatically promoted node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mac3/Desktop/project/" 0 { } { { 0 { 0 ""} 0 6185 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mac3/Desktop/project/" 0 { } { { 0 { 0 ""} 0 6186 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mac3/Desktop/project/" 0 { } { { 0 { 0 ""} 0 6261 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mac3/Desktop/project/" 0 { } { { 0 { 0 ""} 0 2614 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Transmitter:inst\|MORSE2FREQ:inst\|StateMachinefin:inst\|process_0~0  " "Info: Automatically promoted node Transmitter:inst\|MORSE2FREQ:inst\|StateMachinefin:inst\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mac3/Desktop/project/" 0 { } { { 0 { 0 ""} 0 4350 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning: Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MODE\[0\] " "Warning: Node \"MODE\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MODE\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MODE\[1\] " "Warning: Node \"MODE\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MODE\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MODE\[2\] " "Warning: Node \"MODE\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MODE\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.743 ns register register " "Info: Estimated most critical path is register to register delay of 8.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|clk_count\[0\] 1 REG LAB_X24_Y21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y21; Fanout = 2; REG Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|clk_count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reciever:inst23|2LCD:inst18|LCD:inst8|clk_count[0] } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.414 ns) 1.356 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~1 2 COMB LAB_X24_Y23 2 " "Info: 2: + IC(0.942 ns) + CELL(0.414 ns) = 1.356 ns; Loc. = LAB_X24_Y23; Fanout = 2; COMB Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|clk_count[0] Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~1 } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~3 3 COMB LAB_X24_Y23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LAB_X24_Y23; Fanout = 2; COMB Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~1 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~3 } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~5 4 COMB LAB_X24_Y23 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LAB_X24_Y23; Fanout = 2; COMB Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~3 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~5 } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~7 5 COMB LAB_X24_Y23 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LAB_X24_Y23; Fanout = 2; COMB Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~5 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~7 } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~9 6 COMB LAB_X24_Y23 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LAB_X24_Y23; Fanout = 2; COMB Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~7 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~9 } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~11 7 COMB LAB_X24_Y23 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LAB_X24_Y23; Fanout = 2; COMB Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~9 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~11 } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~13 8 COMB LAB_X24_Y23 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LAB_X24_Y23; Fanout = 2; COMB Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~11 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~13 } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.853 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~15 9 COMB LAB_X24_Y23 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.853 ns; Loc. = LAB_X24_Y23; Fanout = 2; COMB Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~13 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~15 } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.924 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~17 10 COMB LAB_X24_Y23 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.924 ns; Loc. = LAB_X24_Y23; Fanout = 2; COMB Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~15 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~17 } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.995 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~19 11 COMB LAB_X24_Y23 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.995 ns; Loc. = LAB_X24_Y23; Fanout = 2; COMB Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~17 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~19 } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.066 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~21 12 COMB LAB_X24_Y23 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.066 ns; Loc. = LAB_X24_Y23; Fanout = 2; COMB Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~19 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~21 } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.137 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~23 13 COMB LAB_X24_Y23 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.137 ns; Loc. = LAB_X24_Y23; Fanout = 2; COMB Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~21 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~23 } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.208 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~25 14 COMB LAB_X24_Y23 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.208 ns; Loc. = LAB_X24_Y23; Fanout = 2; COMB Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~23 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~25 } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.279 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~27 15 COMB LAB_X24_Y23 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.279 ns; Loc. = LAB_X24_Y23; Fanout = 2; COMB Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~25 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~27 } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.350 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~29 16 COMB LAB_X24_Y23 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.350 ns; Loc. = LAB_X24_Y23; Fanout = 2; COMB Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~27 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~29 } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.421 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~31 17 COMB LAB_X24_Y23 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.421 ns; Loc. = LAB_X24_Y23; Fanout = 2; COMB Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~29 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~31 } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.410 ns) 2.921 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~32 18 COMB LAB_X24_Y22 5 " "Info: 18: + IC(0.090 ns) + CELL(0.410 ns) = 2.921 ns; Loc. = LAB_X24_Y22; Fanout = 5; COMB Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Add0~32'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~31 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~32 } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.419 ns) 3.972 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|LessThan8~0 19 COMB LAB_X24_Y24 2 " "Info: 19: + IC(0.632 ns) + CELL(0.419 ns) = 3.972 ns; Loc. = LAB_X24_Y24; Fanout = 2; COMB Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|LessThan8~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~32 Reciever:inst23|2LCD:inst18|LCD:inst8|LessThan8~0 } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.408 ns) 4.994 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|LessThan8~4 20 COMB LAB_X23_Y22 1 " "Info: 20: + IC(0.614 ns) + CELL(0.408 ns) = 4.994 ns; Loc. = LAB_X23_Y22; Fanout = 1; COMB Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|LessThan8~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|LessThan8~0 Reciever:inst23|2LCD:inst18|LCD:inst8|LessThan8~4 } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 5.559 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|LessThan8~6 21 COMB LAB_X23_Y22 6 " "Info: 21: + IC(0.290 ns) + CELL(0.275 ns) = 5.559 ns; Loc. = LAB_X23_Y22; Fanout = 6; COMB Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|LessThan8~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|LessThan8~4 Reciever:inst23|2LCD:inst18|LCD:inst8|LessThan8~6 } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.398 ns) 6.576 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Selector34~2 22 COMB LAB_X24_Y25 3 " "Info: 22: + IC(0.619 ns) + CELL(0.398 ns) = 6.576 ns; Loc. = LAB_X24_Y25; Fanout = 3; COMB Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Selector34~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|LessThan8~6 Reciever:inst23|2LCD:inst18|LCD:inst8|Selector34~2 } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.419 ns) 7.617 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Selector45~9 23 COMB LAB_X24_Y24 1 " "Info: 23: + IC(0.622 ns) + CELL(0.419 ns) = 7.617 ns; Loc. = LAB_X24_Y24; Fanout = 1; COMB Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Selector45~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|Selector34~2 Reciever:inst23|2LCD:inst18|LCD:inst8|Selector45~9 } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.150 ns) 8.659 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Selector45~10 24 COMB LAB_X23_Y25 1 " "Info: 24: + IC(0.892 ns) + CELL(0.150 ns) = 8.659 ns; Loc. = LAB_X23_Y25; Fanout = 1; COMB Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|Selector45~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|Selector45~9 Reciever:inst23|2LCD:inst18|LCD:inst8|Selector45~10 } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.743 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|lcd_data\[0\] 25 REG LAB_X23_Y25 4 " "Info: 25: + IC(0.000 ns) + CELL(0.084 ns) = 8.743 ns; Loc. = LAB_X23_Y25; Fanout = 4; REG Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|lcd_data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|Selector45~10 Reciever:inst23|2LCD:inst18|LCD:inst8|lcd_data[0] } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.042 ns ( 46.23 % ) " "Info: Total cell delay = 4.042 ns ( 46.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.701 ns ( 53.77 % ) " "Info: Total interconnect delay = 4.701 ns ( 53.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.743 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|clk_count[0] Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~1 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~3 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~5 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~7 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~9 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~11 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~13 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~15 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~17 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~19 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~21 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~23 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~25 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~27 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~29 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~31 Reciever:inst23|2LCD:inst18|LCD:inst8|Add0~32 Reciever:inst23|2LCD:inst18|LCD:inst8|LessThan8~0 Reciever:inst23|2LCD:inst18|LCD:inst8|LessThan8~4 Reciever:inst23|2LCD:inst18|LCD:inst8|LessThan8~6 Reciever:inst23|2LCD:inst18|LCD:inst8|Selector34~2 Reciever:inst23|2LCD:inst18|LCD:inst8|Selector45~9 Reciever:inst23|2LCD:inst18|LCD:inst8|Selector45~10 Reciever:inst23|2LCD:inst18|LCD:inst8|lcd_data[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y24 X21_Y36 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y24 to location X21_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "56 " "Warning: Found 56 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VOLTAGE_TRANSLATORS_ENAn_CHIP 0 " "Info: Pin \"VOLTAGE_TRANSLATORS_ENAn_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADC_POWERDOWNn_CHIP 0 " "Info: Pin \"ADC_POWERDOWNn_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLK_ADC_CHIP 0 " "Info: Pin \"CLK_ADC_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACs_POWERDOWNn_CHIP 0 " "Info: Pin \"DACs_POWERDOWNn_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLK_PDACs_CHIP 0 " "Info: Pin \"CLK_PDACs_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDACs_SDATA_CHIP 0 " "Info: Pin \"SDACs_SDATA_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDACs_SCLK_CHIP 0 " "Info: Pin \"SDACs_SCLK_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDACs_SLATCH_CHIP 0 " "Info: Pin \"SDACs_SLATCH_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BIT_INPUT_MUX_CARD 0 " "Info: Pin \"BIT_INPUT_MUX_CARD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[7\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[6\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[5\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[4\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[3\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[2\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[1\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[0\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[7\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[6\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[5\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[4\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[3\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[2\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[1\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[0\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Info: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Info: Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Info: Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Info: Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Info: Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Info: Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Info: Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Info: Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Info: Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Info: Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shine\[17\] 0 " "Info: Pin \"shine\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shine\[16\] 0 " "Info: Pin \"shine\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shine\[15\] 0 " "Info: Pin \"shine\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shine\[14\] 0 " "Info: Pin \"shine\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shine\[13\] 0 " "Info: Pin \"shine\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shine\[12\] 0 " "Info: Pin \"shine\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shine\[11\] 0 " "Info: Pin \"shine\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shine\[10\] 0 " "Info: Pin \"shine\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shine\[9\] 0 " "Info: Pin \"shine\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shine\[8\] 0 " "Info: Pin \"shine\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shine\[7\] 0 " "Info: Pin \"shine\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shine\[6\] 0 " "Info: Pin \"shine\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shine\[5\] 0 " "Info: Pin \"shine\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shine\[4\] 0 " "Info: Pin \"shine\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shine\[3\] 0 " "Info: Pin \"shine\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shine\[2\] 0 " "Info: Pin \"shine\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shine\[1\] 0 " "Info: Pin \"shine\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shine\[0\] 0 " "Info: Pin \"shine\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mac3/Desktop/project/please.fit.smsg " "Info: Generated suppressed messages file C:/Users/mac3/Desktop/project/please.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "315 " "Info: Peak virtual memory: 315 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 16:59:34 2016 " "Info: Processing ended: Wed Jun 22 16:59:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 16:59:35 2016 " "Info: Processing started: Wed Jun 22 16:59:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off please -c please " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off please -c please" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 16:59:37 2016 " "Info: Processing ended: Wed Jun 22 16:59:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 16:59:38 2016 " "Info: Processing started: Wed Jun 22 16:59:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off please -c please --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off please -c please --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_IN " "Info: Assuming node \"CLK_IN\" is an undefined clock" {  } { { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 416 152 320 432 "CLK_IN" "" } { 408 320 384 424 "CLK_IN" "" } { 520 0 48 536 "CLK_IN" "" } { 680 32 104 696 "CLK_IN" "" } { 800 496 544 816 "CLK_IN" "" } { 336 952 1016 352 "CLK_IN" "" } { 1016 104 152 1032 "CLK_IN" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_IN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Turbo_F_div_100k:inst20\|qone_sec_flag " "Info: Detected ripple clock \"Turbo_F_div_100k:inst20\|qone_sec_flag\" as buffer" {  } { { "Turbo_F_div_100K.vhd" "" { Text "C:/Users/mac3/Desktop/project/Turbo_F_div_100K.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Turbo_F_div_100k:inst20\|qone_sec_flag" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_IN register MultiTurbo_F_div_quater:inst28\|one_sec\[3\] register MultiTurbo_F_div_quater:inst28\|one_sec\[5\] 117.43 MHz 8.516 ns Internal " "Info: Clock \"CLK_IN\" has Internal fmax of 117.43 MHz between source register \"MultiTurbo_F_div_quater:inst28\|one_sec\[3\]\" and destination register \"MultiTurbo_F_div_quater:inst28\|one_sec\[5\]\" (period= 8.516 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.301 ns + Longest register register " "Info: + Longest register to register delay is 8.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MultiTurbo_F_div_quater:inst28\|one_sec\[3\] 1 REG LCFF_X45_Y27_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y27_N1; Fanout = 6; REG Node = 'MultiTurbo_F_div_quater:inst28\|one_sec\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultiTurbo_F_div_quater:inst28|one_sec[3] } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.393 ns) 1.120 ns MultiTurbo_F_div_quater:inst28\|Add0~3 2 COMB LCCOMB_X47_Y27_N4 2 " "Info: 2: + IC(0.727 ns) + CELL(0.393 ns) = 1.120 ns; Loc. = LCCOMB_X47_Y27_N4; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { MultiTurbo_F_div_quater:inst28|one_sec[3] MultiTurbo_F_div_quater:inst28|Add0~3 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.191 ns MultiTurbo_F_div_quater:inst28\|Add0~5 3 COMB LCCOMB_X47_Y27_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.191 ns; Loc. = LCCOMB_X47_Y27_N6; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MultiTurbo_F_div_quater:inst28|Add0~3 MultiTurbo_F_div_quater:inst28|Add0~5 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.262 ns MultiTurbo_F_div_quater:inst28\|Add0~7 4 COMB LCCOMB_X47_Y27_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.262 ns; Loc. = LCCOMB_X47_Y27_N8; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MultiTurbo_F_div_quater:inst28|Add0~5 MultiTurbo_F_div_quater:inst28|Add0~7 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.333 ns MultiTurbo_F_div_quater:inst28\|Add0~9 5 COMB LCCOMB_X47_Y27_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.333 ns; Loc. = LCCOMB_X47_Y27_N10; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MultiTurbo_F_div_quater:inst28|Add0~7 MultiTurbo_F_div_quater:inst28|Add0~9 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.404 ns MultiTurbo_F_div_quater:inst28\|Add0~11 6 COMB LCCOMB_X47_Y27_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.404 ns; Loc. = LCCOMB_X47_Y27_N12; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MultiTurbo_F_div_quater:inst28|Add0~9 MultiTurbo_F_div_quater:inst28|Add0~11 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.563 ns MultiTurbo_F_div_quater:inst28\|Add0~13 7 COMB LCCOMB_X47_Y27_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 1.563 ns; Loc. = LCCOMB_X47_Y27_N14; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { MultiTurbo_F_div_quater:inst28|Add0~11 MultiTurbo_F_div_quater:inst28|Add0~13 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.634 ns MultiTurbo_F_div_quater:inst28\|Add0~15 8 COMB LCCOMB_X47_Y27_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.634 ns; Loc. = LCCOMB_X47_Y27_N16; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MultiTurbo_F_div_quater:inst28|Add0~13 MultiTurbo_F_div_quater:inst28|Add0~15 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.705 ns MultiTurbo_F_div_quater:inst28\|Add0~17 9 COMB LCCOMB_X47_Y27_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.705 ns; Loc. = LCCOMB_X47_Y27_N18; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MultiTurbo_F_div_quater:inst28|Add0~15 MultiTurbo_F_div_quater:inst28|Add0~17 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.776 ns MultiTurbo_F_div_quater:inst28\|Add0~19 10 COMB LCCOMB_X47_Y27_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.776 ns; Loc. = LCCOMB_X47_Y27_N20; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MultiTurbo_F_div_quater:inst28|Add0~17 MultiTurbo_F_div_quater:inst28|Add0~19 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.847 ns MultiTurbo_F_div_quater:inst28\|Add0~21 11 COMB LCCOMB_X47_Y27_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.847 ns; Loc. = LCCOMB_X47_Y27_N22; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MultiTurbo_F_div_quater:inst28|Add0~19 MultiTurbo_F_div_quater:inst28|Add0~21 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.918 ns MultiTurbo_F_div_quater:inst28\|Add0~23 12 COMB LCCOMB_X47_Y27_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.918 ns; Loc. = LCCOMB_X47_Y27_N24; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MultiTurbo_F_div_quater:inst28|Add0~21 MultiTurbo_F_div_quater:inst28|Add0~23 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.989 ns MultiTurbo_F_div_quater:inst28\|Add0~25 13 COMB LCCOMB_X47_Y27_N26 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.989 ns; Loc. = LCCOMB_X47_Y27_N26; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MultiTurbo_F_div_quater:inst28|Add0~23 MultiTurbo_F_div_quater:inst28|Add0~25 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.060 ns MultiTurbo_F_div_quater:inst28\|Add0~27 14 COMB LCCOMB_X47_Y27_N28 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.060 ns; Loc. = LCCOMB_X47_Y27_N28; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MultiTurbo_F_div_quater:inst28|Add0~25 MultiTurbo_F_div_quater:inst28|Add0~27 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.470 ns MultiTurbo_F_div_quater:inst28\|Add0~28 15 COMB LCCOMB_X47_Y27_N30 2 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 2.470 ns; Loc. = LCCOMB_X47_Y27_N30; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Add0~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { MultiTurbo_F_div_quater:inst28|Add0~27 MultiTurbo_F_div_quater:inst28|Add0~28 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.371 ns) 4.122 ns MultiTurbo_F_div_quater:inst28\|Equal1~5 16 COMB LCCOMB_X44_Y26_N6 1 " "Info: 16: + IC(1.281 ns) + CELL(0.371 ns) = 4.122 ns; Loc. = LCCOMB_X44_Y26_N6; Fanout = 1; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Equal1~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { MultiTurbo_F_div_quater:inst28|Add0~28 MultiTurbo_F_div_quater:inst28|Equal1~5 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.410 ns) 5.218 ns MultiTurbo_F_div_quater:inst28\|Equal1~9 17 COMB LCCOMB_X46_Y26_N24 1 " "Info: 17: + IC(0.686 ns) + CELL(0.410 ns) = 5.218 ns; Loc. = LCCOMB_X46_Y26_N24; Fanout = 1; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Equal1~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { MultiTurbo_F_div_quater:inst28|Equal1~5 MultiTurbo_F_div_quater:inst28|Equal1~9 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.271 ns) 5.742 ns MultiTurbo_F_div_quater:inst28\|Equal1~10 18 COMB LCCOMB_X46_Y26_N10 2 " "Info: 18: + IC(0.253 ns) + CELL(0.271 ns) = 5.742 ns; Loc. = LCCOMB_X46_Y26_N10; Fanout = 2; COMB Node = 'MultiTurbo_F_div_quater:inst28\|Equal1~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { MultiTurbo_F_div_quater:inst28|Equal1~9 MultiTurbo_F_div_quater:inst28|Equal1~10 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.436 ns) 6.448 ns MultiTurbo_F_div_quater:inst28\|one_sec\[19\]~36 19 COMB LCCOMB_X46_Y26_N12 1 " "Info: 19: + IC(0.270 ns) + CELL(0.436 ns) = 6.448 ns; Loc. = LCCOMB_X46_Y26_N12; Fanout = 1; COMB Node = 'MultiTurbo_F_div_quater:inst28\|one_sec\[19\]~36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { MultiTurbo_F_div_quater:inst28|Equal1~10 MultiTurbo_F_div_quater:inst28|one_sec[19]~36 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.149 ns) 6.840 ns MultiTurbo_F_div_quater:inst28\|one_sec\[19\]~41 20 COMB LCCOMB_X46_Y26_N6 29 " "Info: 20: + IC(0.243 ns) + CELL(0.149 ns) = 6.840 ns; Loc. = LCCOMB_X46_Y26_N6; Fanout = 29; COMB Node = 'MultiTurbo_F_div_quater:inst28\|one_sec\[19\]~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { MultiTurbo_F_div_quater:inst28|one_sec[19]~36 MultiTurbo_F_div_quater:inst28|one_sec[19]~41 } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.510 ns) 8.301 ns MultiTurbo_F_div_quater:inst28\|one_sec\[5\] 21 REG LCFF_X44_Y27_N25 6 " "Info: 21: + IC(0.951 ns) + CELL(0.510 ns) = 8.301 ns; Loc. = LCFF_X44_Y27_N25; Fanout = 6; REG Node = 'MultiTurbo_F_div_quater:inst28\|one_sec\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { MultiTurbo_F_div_quater:inst28|one_sec[19]~41 MultiTurbo_F_div_quater:inst28|one_sec[5] } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.890 ns ( 46.86 % ) " "Info: Total cell delay = 3.890 ns ( 46.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.411 ns ( 53.14 % ) " "Info: Total interconnect delay = 4.411 ns ( 53.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.301 ns" { MultiTurbo_F_div_quater:inst28|one_sec[3] MultiTurbo_F_div_quater:inst28|Add0~3 MultiTurbo_F_div_quater:inst28|Add0~5 MultiTurbo_F_div_quater:inst28|Add0~7 MultiTurbo_F_div_quater:inst28|Add0~9 MultiTurbo_F_div_quater:inst28|Add0~11 MultiTurbo_F_div_quater:inst28|Add0~13 MultiTurbo_F_div_quater:inst28|Add0~15 MultiTurbo_F_div_quater:inst28|Add0~17 MultiTurbo_F_div_quater:inst28|Add0~19 MultiTurbo_F_div_quater:inst28|Add0~21 MultiTurbo_F_div_quater:inst28|Add0~23 MultiTurbo_F_div_quater:inst28|Add0~25 MultiTurbo_F_div_quater:inst28|Add0~27 MultiTurbo_F_div_quater:inst28|Add0~28 MultiTurbo_F_div_quater:inst28|Equal1~5 MultiTurbo_F_div_quater:inst28|Equal1~9 MultiTurbo_F_div_quater:inst28|Equal1~10 MultiTurbo_F_div_quater:inst28|one_sec[19]~36 MultiTurbo_F_div_quater:inst28|one_sec[19]~41 MultiTurbo_F_div_quater:inst28|one_sec[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.301 ns" { MultiTurbo_F_div_quater:inst28|one_sec[3] {} MultiTurbo_F_div_quater:inst28|Add0~3 {} MultiTurbo_F_div_quater:inst28|Add0~5 {} MultiTurbo_F_div_quater:inst28|Add0~7 {} MultiTurbo_F_div_quater:inst28|Add0~9 {} MultiTurbo_F_div_quater:inst28|Add0~11 {} MultiTurbo_F_div_quater:inst28|Add0~13 {} MultiTurbo_F_div_quater:inst28|Add0~15 {} MultiTurbo_F_div_quater:inst28|Add0~17 {} MultiTurbo_F_div_quater:inst28|Add0~19 {} MultiTurbo_F_div_quater:inst28|Add0~21 {} MultiTurbo_F_div_quater:inst28|Add0~23 {} MultiTurbo_F_div_quater:inst28|Add0~25 {} MultiTurbo_F_div_quater:inst28|Add0~27 {} MultiTurbo_F_div_quater:inst28|Add0~28 {} MultiTurbo_F_div_quater:inst28|Equal1~5 {} MultiTurbo_F_div_quater:inst28|Equal1~9 {} MultiTurbo_F_div_quater:inst28|Equal1~10 {} MultiTurbo_F_div_quater:inst28|one_sec[19]~36 {} MultiTurbo_F_div_quater:inst28|one_sec[19]~41 {} MultiTurbo_F_div_quater:inst28|one_sec[5] {} } { 0.000ns 0.727ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.281ns 0.686ns 0.253ns 0.270ns 0.243ns 0.951ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.371ns 0.410ns 0.271ns 0.436ns 0.149ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 2.643 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_IN\" to destination register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 416 152 320 432 "CLK_IN" "" } { 408 320 384 424 "CLK_IN" "" } { 520 0 48 536 "CLK_IN" "" } { 680 32 104 696 "CLK_IN" "" } { 800 496 544 816 "CLK_IN" "" } { 336 952 1016 352 "CLK_IN" "" } { 1016 104 152 1032 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G2 724 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 724; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 416 152 320 432 "CLK_IN" "" } { 408 320 384 424 "CLK_IN" "" } { 520 0 48 536 "CLK_IN" "" } { 680 32 104 696 "CLK_IN" "" } { 800 496 544 816 "CLK_IN" "" } { 336 952 1016 352 "CLK_IN" "" } { 1016 104 152 1032 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.537 ns) 2.643 ns MultiTurbo_F_div_quater:inst28\|one_sec\[5\] 3 REG LCFF_X44_Y27_N25 6 " "Info: 3: + IC(0.989 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X44_Y27_N25; Fanout = 6; REG Node = 'MultiTurbo_F_div_quater:inst28\|one_sec\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { CLK_IN~clkctrl MultiTurbo_F_div_quater:inst28|one_sec[5] } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.12 % ) " "Info: Total cell delay = 1.536 ns ( 58.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.107 ns ( 41.88 % ) " "Info: Total interconnect delay = 1.107 ns ( 41.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { CLK_IN CLK_IN~clkctrl MultiTurbo_F_div_quater:inst28|one_sec[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} MultiTurbo_F_div_quater:inst28|one_sec[5] {} } { 0.000ns 0.000ns 0.118ns 0.989ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN source 2.644 ns - Longest register " "Info: - Longest clock path from clock \"CLK_IN\" to source register is 2.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 416 152 320 432 "CLK_IN" "" } { 408 320 384 424 "CLK_IN" "" } { 520 0 48 536 "CLK_IN" "" } { 680 32 104 696 "CLK_IN" "" } { 800 496 544 816 "CLK_IN" "" } { 336 952 1016 352 "CLK_IN" "" } { 1016 104 152 1032 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G2 724 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 724; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 416 152 320 432 "CLK_IN" "" } { 408 320 384 424 "CLK_IN" "" } { 520 0 48 536 "CLK_IN" "" } { 680 32 104 696 "CLK_IN" "" } { 800 496 544 816 "CLK_IN" "" } { 336 952 1016 352 "CLK_IN" "" } { 1016 104 152 1032 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 2.644 ns MultiTurbo_F_div_quater:inst28\|one_sec\[3\] 3 REG LCFF_X45_Y27_N1 6 " "Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X45_Y27_N1; Fanout = 6; REG Node = 'MultiTurbo_F_div_quater:inst28\|one_sec\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { CLK_IN~clkctrl MultiTurbo_F_div_quater:inst28|one_sec[3] } "NODE_NAME" } } { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.09 % ) " "Info: Total cell delay = 1.536 ns ( 58.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.108 ns ( 41.91 % ) " "Info: Total interconnect delay = 1.108 ns ( 41.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLK_IN CLK_IN~clkctrl MultiTurbo_F_div_quater:inst28|one_sec[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} MultiTurbo_F_div_quater:inst28|one_sec[3] {} } { 0.000ns 0.000ns 0.118ns 0.990ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { CLK_IN CLK_IN~clkctrl MultiTurbo_F_div_quater:inst28|one_sec[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} MultiTurbo_F_div_quater:inst28|one_sec[5] {} } { 0.000ns 0.000ns 0.118ns 0.989ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLK_IN CLK_IN~clkctrl MultiTurbo_F_div_quater:inst28|one_sec[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} MultiTurbo_F_div_quater:inst28|one_sec[3] {} } { 0.000ns 0.000ns 0.118ns 0.990ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "MultiTurbo_F_div_quater.vhd" "" { Text "C:/Users/mac3/Desktop/project/MultiTurbo_F_div_quater.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.301 ns" { MultiTurbo_F_div_quater:inst28|one_sec[3] MultiTurbo_F_div_quater:inst28|Add0~3 MultiTurbo_F_div_quater:inst28|Add0~5 MultiTurbo_F_div_quater:inst28|Add0~7 MultiTurbo_F_div_quater:inst28|Add0~9 MultiTurbo_F_div_quater:inst28|Add0~11 MultiTurbo_F_div_quater:inst28|Add0~13 MultiTurbo_F_div_quater:inst28|Add0~15 MultiTurbo_F_div_quater:inst28|Add0~17 MultiTurbo_F_div_quater:inst28|Add0~19 MultiTurbo_F_div_quater:inst28|Add0~21 MultiTurbo_F_div_quater:inst28|Add0~23 MultiTurbo_F_div_quater:inst28|Add0~25 MultiTurbo_F_div_quater:inst28|Add0~27 MultiTurbo_F_div_quater:inst28|Add0~28 MultiTurbo_F_div_quater:inst28|Equal1~5 MultiTurbo_F_div_quater:inst28|Equal1~9 MultiTurbo_F_div_quater:inst28|Equal1~10 MultiTurbo_F_div_quater:inst28|one_sec[19]~36 MultiTurbo_F_div_quater:inst28|one_sec[19]~41 MultiTurbo_F_div_quater:inst28|one_sec[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.301 ns" { MultiTurbo_F_div_quater:inst28|one_sec[3] {} MultiTurbo_F_div_quater:inst28|Add0~3 {} MultiTurbo_F_div_quater:inst28|Add0~5 {} MultiTurbo_F_div_quater:inst28|Add0~7 {} MultiTurbo_F_div_quater:inst28|Add0~9 {} MultiTurbo_F_div_quater:inst28|Add0~11 {} MultiTurbo_F_div_quater:inst28|Add0~13 {} MultiTurbo_F_div_quater:inst28|Add0~15 {} MultiTurbo_F_div_quater:inst28|Add0~17 {} MultiTurbo_F_div_quater:inst28|Add0~19 {} MultiTurbo_F_div_quater:inst28|Add0~21 {} MultiTurbo_F_div_quater:inst28|Add0~23 {} MultiTurbo_F_div_quater:inst28|Add0~25 {} MultiTurbo_F_div_quater:inst28|Add0~27 {} MultiTurbo_F_div_quater:inst28|Add0~28 {} MultiTurbo_F_div_quater:inst28|Equal1~5 {} MultiTurbo_F_div_quater:inst28|Equal1~9 {} MultiTurbo_F_div_quater:inst28|Equal1~10 {} MultiTurbo_F_div_quater:inst28|one_sec[19]~36 {} MultiTurbo_F_div_quater:inst28|one_sec[19]~41 {} MultiTurbo_F_div_quater:inst28|one_sec[5] {} } { 0.000ns 0.727ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.281ns 0.686ns 0.253ns 0.270ns 0.243ns 0.951ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.371ns 0.410ns 0.271ns 0.436ns 0.149ns 0.510ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { CLK_IN CLK_IN~clkctrl MultiTurbo_F_div_quater:inst28|one_sec[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} MultiTurbo_F_div_quater:inst28|one_sec[5] {} } { 0.000ns 0.000ns 0.118ns 0.989ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLK_IN CLK_IN~clkctrl MultiTurbo_F_div_quater:inst28|one_sec[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} MultiTurbo_F_div_quater:inst28|one_sec[3] {} } { 0.000ns 0.000ns 0.118ns 0.990ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|node_ena\[1\]~reg0 register sld_hub:auto_hub\|tdo 136.28 MHz 7.338 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 136.28 MHz between source register \"sld_hub:auto_hub\|node_ena\[1\]~reg0\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 7.338 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.456 ns + Longest register register " "Info: + Longest register to register delay is 3.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|node_ena\[1\]~reg0 1 REG LCFF_X16_Y28_N19 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y28_N19; Fanout = 8; REG Node = 'sld_hub:auto_hub\|node_ena\[1\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|node_ena[1]~reg0 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 941 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.420 ns) 0.940 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sdr~0 2 COMB LCCOMB_X17_Y28_N20 5 " "Info: 2: + IC(0.520 ns) + CELL(0.420 ns) = 0.940 ns; Loc. = LCCOMB_X17_Y28_N20; Fanout = 5; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sdr~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { sld_hub:auto_hub|node_ena[1]~reg0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 838 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.275 ns) 1.489 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0 3 COMB LCCOMB_X17_Y28_N30 18 " "Info: 3: + IC(0.274 ns) + CELL(0.275 ns) = 1.489 ns; Loc. = LCCOMB_X17_Y28_N30; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 928 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 1.894 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~1 4 COMB LCCOMB_X17_Y28_N0 1 " "Info: 4: + IC(0.255 ns) + CELL(0.150 ns) = 1.894 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.420 ns) 2.577 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4 5 COMB LCCOMB_X17_Y28_N12 1 " "Info: 5: + IC(0.263 ns) + CELL(0.420 ns) = 2.577 ns; Loc. = LCCOMB_X17_Y28_N12; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 2.975 ns sld_hub:auto_hub\|tdo~3 6 COMB LCCOMB_X17_Y28_N28 1 " "Info: 6: + IC(0.248 ns) + CELL(0.150 ns) = 2.975 ns; Loc. = LCCOMB_X17_Y28_N28; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 3.372 ns sld_hub:auto_hub\|tdo~5 7 COMB LCCOMB_X17_Y28_N16 1 " "Info: 7: + IC(0.247 ns) + CELL(0.150 ns) = 3.372 ns; Loc. = LCCOMB_X17_Y28_N16; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.456 ns sld_hub:auto_hub\|tdo 8 REG LCFF_X17_Y28_N17 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 3.456 ns; Loc. = LCFF_X17_Y28_N17; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.649 ns ( 47.71 % ) " "Info: Total cell delay = 1.649 ns ( 47.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.807 ns ( 52.29 % ) " "Info: Total interconnect delay = 1.807 ns ( 52.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.456 ns" { sld_hub:auto_hub|node_ena[1]~reg0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.456 ns" { sld_hub:auto_hub|node_ena[1]~reg0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.520ns 0.274ns 0.255ns 0.263ns 0.248ns 0.247ns 0.000ns } { 0.000ns 0.420ns 0.275ns 0.150ns 0.420ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.409 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 561 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 561; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 4.409 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X17_Y28_N17 2 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 4.409 ns; Loc. = LCFF_X17_Y28_N17; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.18 % ) " "Info: Total cell delay = 0.537 ns ( 12.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.872 ns ( 87.82 % ) " "Info: Total interconnect delay = 3.872 ns ( 87.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.409 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.409 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.408 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 561 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 561; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 4.408 ns sld_hub:auto_hub\|node_ena\[1\]~reg0 3 REG LCFF_X16_Y28_N19 8 " "Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 4.408 ns; Loc. = LCFF_X16_Y28_N19; Fanout = 8; REG Node = 'sld_hub:auto_hub\|node_ena\[1\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|node_ena[1]~reg0 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 941 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.18 % ) " "Info: Total cell delay = 0.537 ns ( 12.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.871 ns ( 87.82 % ) " "Info: Total interconnect delay = 3.871 ns ( 87.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.408 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|node_ena[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.408 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|node_ena[1]~reg0 {} } { 0.000ns 2.874ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.409 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.409 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.408 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|node_ena[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.408 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|node_ena[1]~reg0 {} } { 0.000ns 2.874ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 941 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 941 0 0 } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.456 ns" { sld_hub:auto_hub|node_ena[1]~reg0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.456 ns" { sld_hub:auto_hub|node_ena[1]~reg0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.520ns 0.274ns 0.255ns 0.263ns 0.248ns 0.247ns 0.000ns } { 0.000ns 0.420ns 0.275ns 0.150ns 0.420ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.409 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.409 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.408 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|node_ena[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.408 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|node_ena[1]~reg0 {} } { 0.000ns 2.874ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK_IN 40 " "Warning: Circuit may not operate. Detected 40 non-operational path(s) clocked by clock \"CLK_IN\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Reciever:inst23\|SIN2FREQ:inst20\|CLOSE_f_paramFin:inst15\|fin_param\[0\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\] CLK_IN 2.618 ns " "Info: Found hold time violation between source  pin or register \"Reciever:inst23\|SIN2FREQ:inst20\|CLOSE_f_paramFin:inst15\|fin_param\[0\]\" and destination pin or register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\]\" for clock \"CLK_IN\" (Hold time is 2.618 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.078 ns + Largest " "Info: + Largest clock skew is 4.078 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 6.766 ns + Longest register " "Info: + Longest clock path from clock \"CLK_IN\" to destination register is 6.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 416 152 320 432 "CLK_IN" "" } { 408 320 384 424 "CLK_IN" "" } { 520 0 48 536 "CLK_IN" "" } { 680 32 104 696 "CLK_IN" "" } { 800 496 544 816 "CLK_IN" "" } { 336 952 1016 352 "CLK_IN" "" } { 1016 104 152 1032 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.845 ns) + CELL(0.787 ns) 3.631 ns Turbo_F_div_100k:inst20\|qone_sec_flag 2 REG LCFF_X45_Y23_N25 1 " "Info: 2: + IC(1.845 ns) + CELL(0.787 ns) = 3.631 ns; Loc. = LCFF_X45_Y23_N25; Fanout = 1; REG Node = 'Turbo_F_div_100k:inst20\|qone_sec_flag'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { CLK_IN Turbo_F_div_100k:inst20|qone_sec_flag } "NODE_NAME" } } { "Turbo_F_div_100K.vhd" "" { Text "C:/Users/mac3/Desktop/project/Turbo_F_div_100K.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.594 ns) + CELL(0.000 ns) 5.225 ns Turbo_F_div_100k:inst20\|qone_sec_flag~clkctrl 3 COMB CLKCTRL_G5 637 " "Info: 3: + IC(1.594 ns) + CELL(0.000 ns) = 5.225 ns; Loc. = CLKCTRL_G5; Fanout = 637; COMB Node = 'Turbo_F_div_100k:inst20\|qone_sec_flag~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { Turbo_F_div_100k:inst20|qone_sec_flag Turbo_F_div_100k:inst20|qone_sec_flag~clkctrl } "NODE_NAME" } } { "Turbo_F_div_100K.vhd" "" { Text "C:/Users/mac3/Desktop/project/Turbo_F_div_100K.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 6.766 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\] 4 REG LCFF_X23_Y27_N3 3 " "Info: 4: + IC(1.004 ns) + CELL(0.537 ns) = 6.766 ns; Loc. = LCFF_X23_Y27_N3; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { Turbo_F_div_100k:inst20|qone_sec_flag~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.33 % ) " "Info: Total cell delay = 2.323 ns ( 34.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.443 ns ( 65.67 % ) " "Info: Total interconnect delay = 4.443 ns ( 65.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.766 ns" { CLK_IN Turbo_F_div_100k:inst20|qone_sec_flag Turbo_F_div_100k:inst20|qone_sec_flag~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.766 ns" { CLK_IN {} CLK_IN~combout {} Turbo_F_div_100k:inst20|qone_sec_flag {} Turbo_F_div_100k:inst20|qone_sec_flag~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] {} } { 0.000ns 0.000ns 1.845ns 1.594ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN source 2.688 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_IN\" to source register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 416 152 320 432 "CLK_IN" "" } { 408 320 384 424 "CLK_IN" "" } { 520 0 48 536 "CLK_IN" "" } { 680 32 104 696 "CLK_IN" "" } { 800 496 544 816 "CLK_IN" "" } { 336 952 1016 352 "CLK_IN" "" } { 1016 104 152 1032 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G2 724 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 724; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 416 152 320 432 "CLK_IN" "" } { 408 320 384 424 "CLK_IN" "" } { 520 0 48 536 "CLK_IN" "" } { 680 32 104 696 "CLK_IN" "" } { 800 496 544 816 "CLK_IN" "" } { 336 952 1016 352 "CLK_IN" "" } { 1016 104 152 1032 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns Reciever:inst23\|SIN2FREQ:inst20\|CLOSE_f_paramFin:inst15\|fin_param\[0\] 3 REG LCFF_X22_Y20_N25 3 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X22_Y20_N25; Fanout = 3; REG Node = 'Reciever:inst23\|SIN2FREQ:inst20\|CLOSE_f_paramFin:inst15\|fin_param\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { CLK_IN~clkctrl Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15|fin_param[0] } "NODE_NAME" } } { "CLOSE_f_paramFin.vhd" "" { Text "C:/Users/mac3/Desktop/project/CLOSE_f_paramFin.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { CLK_IN CLK_IN~clkctrl Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15|fin_param[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15|fin_param[0] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.766 ns" { CLK_IN Turbo_F_div_100k:inst20|qone_sec_flag Turbo_F_div_100k:inst20|qone_sec_flag~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.766 ns" { CLK_IN {} CLK_IN~combout {} Turbo_F_div_100k:inst20|qone_sec_flag {} Turbo_F_div_100k:inst20|qone_sec_flag~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] {} } { 0.000ns 0.000ns 1.845ns 1.594ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { CLK_IN CLK_IN~clkctrl Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15|fin_param[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15|fin_param[0] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "CLOSE_f_paramFin.vhd" "" { Text "C:/Users/mac3/Desktop/project/CLOSE_f_paramFin.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.476 ns - Shortest register register " "Info: - Shortest register to register delay is 1.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reciever:inst23\|SIN2FREQ:inst20\|CLOSE_f_paramFin:inst15\|fin_param\[0\] 1 REG LCFF_X22_Y20_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y20_N25; Fanout = 3; REG Node = 'Reciever:inst23\|SIN2FREQ:inst20\|CLOSE_f_paramFin:inst15\|fin_param\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15|fin_param[0] } "NODE_NAME" } } { "CLOSE_f_paramFin.vhd" "" { Text "C:/Users/mac3/Desktop/project/CLOSE_f_paramFin.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.366 ns) 1.476 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\] 2 REG LCFF_X23_Y27_N3 3 " "Info: 2: + IC(1.110 ns) + CELL(0.366 ns) = 1.476 ns; Loc. = LCFF_X23_Y27_N3; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15|fin_param[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 24.80 % ) " "Info: Total cell delay = 0.366 ns ( 24.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.110 ns ( 75.20 % ) " "Info: Total interconnect delay = 1.110 ns ( 75.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15|fin_param[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.476 ns" { Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15|fin_param[0] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] {} } { 0.000ns 1.110ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.766 ns" { CLK_IN Turbo_F_div_100k:inst20|qone_sec_flag Turbo_F_div_100k:inst20|qone_sec_flag~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.766 ns" { CLK_IN {} CLK_IN~combout {} Turbo_F_div_100k:inst20|qone_sec_flag {} Turbo_F_div_100k:inst20|qone_sec_flag~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] {} } { 0.000ns 0.000ns 1.845ns 1.594ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { CLK_IN CLK_IN~clkctrl Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15|fin_param[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15|fin_param[0] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15|fin_param[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.476 ns" { Reciever:inst23|SIN2FREQ:inst20|CLOSE_f_paramFin:inst15|fin_param[0] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] {} } { 0.000ns 1.110ns } { 0.000ns 0.366ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Transmitter:inst\|MORSE2FREQ:inst\|StateMachinefin:inst\|out_tmp\[0\] RESETn CLK_IN 5.896 ns register " "Info: tsu for register \"Transmitter:inst\|MORSE2FREQ:inst\|StateMachinefin:inst\|out_tmp\[0\]\" (data pin = \"RESETn\", clock pin = \"CLK_IN\") is 5.896 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.592 ns + Longest pin register " "Info: + Longest pin to register delay is 8.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns RESETn 1 PIN PIN_G26 639 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 639; PIN Node = 'RESETn'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESETn } "NODE_NAME" } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 384 168 336 400 "RESETn" "" } { 504 -8 48 520 "RESETn" "" } { 664 32 104 680 "RESETn" "" } { 816 496 547 832 "RESETn" "" } { 352 952 1016 368 "RESETn" "" } { 376 336 387 392 "RESETn" "" } { 1000 104 152 1016 "RESETn" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.039 ns) + CELL(0.393 ns) 7.294 ns Transmitter:inst\|MORSE2FREQ:inst\|StateMachinefin:inst\|dynamlenght\[2\]~0 2 COMB LCCOMB_X35_Y24_N6 6 " "Info: 2: + IC(6.039 ns) + CELL(0.393 ns) = 7.294 ns; Loc. = LCCOMB_X35_Y24_N6; Fanout = 6; COMB Node = 'Transmitter:inst\|MORSE2FREQ:inst\|StateMachinefin:inst\|dynamlenght\[2\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { RESETn Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|dynamlenght[2]~0 } "NODE_NAME" } } { "StateMachinefin.vhd" "" { Text "C:/Users/mac3/Desktop/project/StateMachinefin.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.660 ns) 8.592 ns Transmitter:inst\|MORSE2FREQ:inst\|StateMachinefin:inst\|out_tmp\[0\] 3 REG LCFF_X37_Y24_N19 3 " "Info: 3: + IC(0.638 ns) + CELL(0.660 ns) = 8.592 ns; Loc. = LCFF_X37_Y24_N19; Fanout = 3; REG Node = 'Transmitter:inst\|MORSE2FREQ:inst\|StateMachinefin:inst\|out_tmp\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|dynamlenght[2]~0 Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|out_tmp[0] } "NODE_NAME" } } { "StateMachinefin.vhd" "" { Text "C:/Users/mac3/Desktop/project/StateMachinefin.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.915 ns ( 22.29 % ) " "Info: Total cell delay = 1.915 ns ( 22.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.677 ns ( 77.71 % ) " "Info: Total interconnect delay = 6.677 ns ( 77.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.592 ns" { RESETn Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|dynamlenght[2]~0 Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|out_tmp[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.592 ns" { RESETn {} RESETn~combout {} Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|dynamlenght[2]~0 {} Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|out_tmp[0] {} } { 0.000ns 0.000ns 6.039ns 0.638ns } { 0.000ns 0.862ns 0.393ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "StateMachinefin.vhd" "" { Text "C:/Users/mac3/Desktop/project/StateMachinefin.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 2.660 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_IN\" to destination register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 416 152 320 432 "CLK_IN" "" } { 408 320 384 424 "CLK_IN" "" } { 520 0 48 536 "CLK_IN" "" } { 680 32 104 696 "CLK_IN" "" } { 800 496 544 816 "CLK_IN" "" } { 336 952 1016 352 "CLK_IN" "" } { 1016 104 152 1032 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G2 724 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 724; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 416 152 320 432 "CLK_IN" "" } { 408 320 384 424 "CLK_IN" "" } { 520 0 48 536 "CLK_IN" "" } { 680 32 104 696 "CLK_IN" "" } { 800 496 544 816 "CLK_IN" "" } { 336 952 1016 352 "CLK_IN" "" } { 1016 104 152 1032 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.660 ns Transmitter:inst\|MORSE2FREQ:inst\|StateMachinefin:inst\|out_tmp\[0\] 3 REG LCFF_X37_Y24_N19 3 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X37_Y24_N19; Fanout = 3; REG Node = 'Transmitter:inst\|MORSE2FREQ:inst\|StateMachinefin:inst\|out_tmp\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { CLK_IN~clkctrl Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|out_tmp[0] } "NODE_NAME" } } { "StateMachinefin.vhd" "" { Text "C:/Users/mac3/Desktop/project/StateMachinefin.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.74 % ) " "Info: Total cell delay = 1.536 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLK_IN CLK_IN~clkctrl Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|out_tmp[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|out_tmp[0] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.592 ns" { RESETn Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|dynamlenght[2]~0 Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|out_tmp[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.592 ns" { RESETn {} RESETn~combout {} Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|dynamlenght[2]~0 {} Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|out_tmp[0] {} } { 0.000ns 0.000ns 6.039ns 0.638ns } { 0.000ns 0.862ns 0.393ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLK_IN CLK_IN~clkctrl Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|out_tmp[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Transmitter:inst|MORSE2FREQ:inst|StateMachinefin:inst|out_tmp[0] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_IN LCD_DATA\[5\] Reciever:inst23\|2LCD:inst18\|LCD:inst8\|lcd_data\[5\] 8.572 ns register " "Info: tco from clock \"CLK_IN\" to destination pin \"LCD_DATA\[5\]\" through register \"Reciever:inst23\|2LCD:inst18\|LCD:inst8\|lcd_data\[5\]\" is 8.572 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN source 2.669 ns + Longest register " "Info: + Longest clock path from clock \"CLK_IN\" to source register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 416 152 320 432 "CLK_IN" "" } { 408 320 384 424 "CLK_IN" "" } { 520 0 48 536 "CLK_IN" "" } { 680 32 104 696 "CLK_IN" "" } { 800 496 544 816 "CLK_IN" "" } { 336 952 1016 352 "CLK_IN" "" } { 1016 104 152 1032 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G2 724 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 724; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 416 152 320 432 "CLK_IN" "" } { 408 320 384 424 "CLK_IN" "" } { 520 0 48 536 "CLK_IN" "" } { 680 32 104 696 "CLK_IN" "" } { 800 496 544 816 "CLK_IN" "" } { 336 952 1016 352 "CLK_IN" "" } { 1016 104 152 1032 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|lcd_data\[5\] 3 REG LCFF_X24_Y25_N5 4 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X24_Y25_N5; Fanout = 4; REG Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|lcd_data\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLK_IN~clkctrl Reciever:inst23|2LCD:inst18|LCD:inst8|lcd_data[5] } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLK_IN CLK_IN~clkctrl Reciever:inst23|2LCD:inst18|LCD:inst8|lcd_data[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Reciever:inst23|2LCD:inst18|LCD:inst8|lcd_data[5] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.653 ns + Longest register pin " "Info: + Longest register to pin delay is 5.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reciever:inst23\|2LCD:inst18\|LCD:inst8\|lcd_data\[5\] 1 REG LCFF_X24_Y25_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y25_N5; Fanout = 4; REG Node = 'Reciever:inst23\|2LCD:inst18\|LCD:inst8\|lcd_data\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reciever:inst23|2LCD:inst18|LCD:inst8|lcd_data[5] } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/Users/mac3/Desktop/project/lcd.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.011 ns) + CELL(2.642 ns) 5.653 ns LCD_DATA\[5\] 2 PIN PIN_J3 0 " "Info: 2: + IC(3.011 ns) + CELL(2.642 ns) = 5.653 ns; Loc. = PIN_J3; Fanout = 0; PIN Node = 'LCD_DATA\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.653 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|lcd_data[5] LCD_DATA[5] } "NODE_NAME" } } { "COMPLETE_PROJECT.bdf" "" { Schematic "C:/Users/mac3/Desktop/project/COMPLETE_PROJECT.bdf" { { 736 408 585 752 "LCD_DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 46.74 % ) " "Info: Total cell delay = 2.642 ns ( 46.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.011 ns ( 53.26 % ) " "Info: Total interconnect delay = 3.011 ns ( 53.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.653 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|lcd_data[5] LCD_DATA[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.653 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|lcd_data[5] {} LCD_DATA[5] {} } { 0.000ns 3.011ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLK_IN CLK_IN~clkctrl Reciever:inst23|2LCD:inst18|LCD:inst8|lcd_data[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Reciever:inst23|2LCD:inst18|LCD:inst8|lcd_data[5] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.653 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|lcd_data[5] LCD_DATA[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.653 ns" { Reciever:inst23|2LCD:inst18|LCD:inst8|lcd_data[5] {} LCD_DATA[5] {} } { 0.000ns 3.011ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[0\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 2.342 ns register " "Info: th for register \"sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[0\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.342 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.420 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 561 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 561; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 4.420 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[0\] 3 REG LCFF_X12_Y28_N3 3 " "Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 4.420 ns; Loc. = LCFF_X12_Y28_N3; Fanout = 3; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.15 % ) " "Info: Total cell delay = 0.537 ns ( 12.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.883 ns ( 87.85 % ) " "Info: Total interconnect delay = 3.883 ns ( 87.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.420 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] {} } { 0.000ns 2.874ns 1.009ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.344 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.110 ns) + CELL(0.150 ns) 2.260 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt~1 2 COMB LCCOMB_X12_Y28_N2 1 " "Info: 2: + IC(2.110 ns) + CELL(0.150 ns) = 2.260 ns; Loc. = LCCOMB_X12_Y28_N2; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.260 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1025 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.344 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[0\] 3 REG LCFF_X12_Y28_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.344 ns; Loc. = LCFF_X12_Y28_N3; Fanout = 3; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 9.98 % ) " "Info: Total cell delay = 0.234 ns ( 9.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 90.02 % ) " "Info: Total interconnect delay = 2.110 ns ( 90.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.344 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] {} } { 0.000ns 2.110ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.420 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] {} } { 0.000ns 2.874ns 1.009ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.344 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] {} } { 0.000ns 2.110ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 16:59:39 2016 " "Info: Processing ended: Wed Jun 22 16:59:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 83 s " "Info: Quartus II Full Compilation was successful. 0 errors, 83 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
