library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
use IEEE.STD_LOGIC_arith.ALL;

entity inc is
generic (
	n: integer := 2
);
port (
	d: in std_logic_vector(n-1 downto 0);
	q: out std_logic_vector(n-1 downto 0)
);
end inc;

architecture Behavioral of inc is

begin

	q <= std_logic_vector(unsigned(d) + 1) + q;
	
end Behavioral;