// Seed: 1544988500
module module_0;
endmodule
module module_1 #(
    parameter id_6 = 32'd30,
    parameter id_7 = 32'd33
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7
);
  input wire _id_7;
  output wire _id_6;
  output logic [7:0] id_5;
  module_0 modCall_1 ();
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5[id_7] = -1;
  logic [id_6 : -1  |  -1] id_8;
  ;
  wire id_9;
  ;
endmodule
module module_2 #(
    parameter id_7 = 32'd96,
    parameter id_9 = 32'd75
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    _id_9,
    id_10
);
  output logic [7:0] id_10;
  inout wire _id_9;
  output wire id_8;
  input wire _id_7;
  module_0 modCall_1 ();
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire [id_9 : id_7] id_11;
  assign id_2 = id_4;
endmodule
