<stg><name>solveNextPatchPair</name>


<trans_list>

<trans id="360" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="4" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln865" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="5" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln865" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="11" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln865" val="1"/>
<literal name="tmp5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="tmp5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln865" val="0"/>
</and_exp><and_exp><literal name="icmp_ln860" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln889_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="58" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln889_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="69" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln889_1" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="icmp_ln934" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln934" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="and_ln889_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %z_top_max_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top_max_read

]]></Node>
<StgValue><ssdm name="z_top_max_read_1"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl

]]></Node>
<StgValue><ssdm name="ppl_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %apexZ0

]]></Node>
<StgValue><ssdm name="apexZ0_read"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="1" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="33" op_11_bw="26">
<![CDATA[
:16 %ppl_assign4 = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i32 %apexZ0_read, i32 %z_top_max_read_1, i32 %ppl_read, i1 0, i32 %GDarrayDecoded, i64 %patches_superpoints, i32 %patches_parameters, i33 %radiiDivisionList_4, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="ppl_assign4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="122" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="1" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="33" op_11_bw="26">
<![CDATA[
:16 %ppl_assign4 = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i32 %apexZ0_read, i32 %z_top_max_read_1, i32 %ppl_read, i1 0, i32 %GDarrayDecoded, i64 %patches_superpoints, i32 %patches_parameters, i33 %radiiDivisionList_4, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="ppl_assign4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="patches_parameters_addr"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %patches_parameters_addr_1 = getelementptr i32 %patches_parameters, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_1"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
:20 %original_c_V = load i7 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="original_c_V"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
:21 %original_d_V = load i7 %patches_parameters_addr_1

]]></Node>
<StgValue><ssdm name="original_d_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read7

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %patches_parameters_addr_2 = getelementptr i32 %patches_parameters, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_2"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %patches_parameters_addr_3 = getelementptr i32 %patches_parameters, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_3"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %patches_parameters_addr_4 = getelementptr i32 %patches_parameters, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_4"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %patches_parameters_addr_5 = getelementptr i32 %patches_parameters, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_5"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %patches_parameters_addr_6 = getelementptr i32 %patches_parameters, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_6"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %patches_parameters_addr_7 = getelementptr i32 %patches_parameters, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_7"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15 %add_ln794 = add i32 %p_read_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln794"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:17 %nPatchesAtOriginal = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches

]]></Node>
<StgValue><ssdm name="nPatchesAtOriginal"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="8">
<![CDATA[
:18 %trunc_ln803 = trunc i8 %nPatchesAtOriginal

]]></Node>
<StgValue><ssdm name="trunc_ln803"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19 %lastPatchIndex = add i5 %trunc_ln803, i5 31

]]></Node>
<StgValue><ssdm name="lastPatchIndex"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
:20 %original_c_V = load i7 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="original_c_V"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
:21 %original_d_V = load i7 %patches_parameters_addr_1

]]></Node>
<StgValue><ssdm name="original_d_V"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22 %icmp_ln860 = icmp_ugt  i8 %nPatchesAtOriginal, i8 2

]]></Node>
<StgValue><ssdm name="icmp_ln860"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23 %br_ln860 = br i1 %icmp_ln860, void %.loopexit7_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln860"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0 %thirdLastPatchIndex = add i5 %trunc_ln803, i5 29

]]></Node>
<StgValue><ssdm name="thirdLastPatchIndex"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln865 = br void

]]></Node>
<StgValue><ssdm name="br_ln865"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i = phi i3 0, void, i3 %add_ln865, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %icmp_ln865 = icmp_ult  i3 %i, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln865"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 5, i64 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %add_ln865 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln865"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln865 = br i1 %icmp_ln865, void %.loopexit7_ifconv.loopexit, void %.split

]]></Node>
<StgValue><ssdm name="br_ln865"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">
</state>

<state id="7" st_id="7">

<operation id="152" st_id="7" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="5" op_3_bw="3" op_4_bw="5" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i5 %lastPatchIndex, i3 %i, i5 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="153" st_id="8" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="5" op_3_bw="3" op_4_bw="5" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i5 %lastPatchIndex, i3 %i, i5 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="154" st_id="9" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="5" op_3_bw="3" op_4_bw="5" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i5 %lastPatchIndex, i3 %i, i5 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="155" st_id="10" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="5" op_3_bw="3" op_4_bw="5" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i5 %lastPatchIndex, i3 %i, i5 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln865" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln865 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39

]]></Node>
<StgValue><ssdm name="specloopname_ln865"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln865" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="5" op_3_bw="3" op_4_bw="5" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i5 %lastPatchIndex, i3 %i, i5 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln865" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:2 %br_ln867 = br i1 %tmp5, void %.loopexit7_ifconv.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln867"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln865" val="1"/>
<literal name="tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="tmp5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.loopexit7_ifconv.loopexit:0 %repeat_original_ph = phi i1 1, void, i1 0, void %.split

]]></Node>
<StgValue><ssdm name="repeat_original_ph"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="tmp5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.loopexit7_ifconv.loopexit:1 %br_ln0 = br void %.loopexit7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln865" val="0"/>
</and_exp><and_exp><literal name="icmp_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit7_ifconv:1 %patches_parameters_load = load i7 %patches_parameters_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln865" val="0"/>
</and_exp><and_exp><literal name="icmp_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit7_ifconv:3 %patches_parameters_load_1 = load i7 %patches_parameters_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_load_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="164" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit7_ifconv:1 %patches_parameters_load = load i7 %patches_parameters_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="46" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit7_ifconv:3 %patches_parameters_load_1 = load i7 %patches_parameters_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_load_1"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit7_ifconv:4 %icmp_ln886 = icmp_sgt  i32 %patches_parameters_load_1, i32 %z_top_max_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit7_ifconv:5 %patches_parameters_load_3 = load i7 %patches_parameters_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_load_3"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit7_ifconv:6 %patches_parameters_load_4 = load i7 %patches_parameters_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_load_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="170" st_id="13" stage="45" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit7_ifconv:5 %patches_parameters_load_3 = load i7 %patches_parameters_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_load_3"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit7_ifconv:6 %patches_parameters_load_4 = load i7 %patches_parameters_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_load_4"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit7_ifconv:7 %squarePatch_alternate2 = icmp_ne  i32 %patches_parameters_load_4, i32 0

]]></Node>
<StgValue><ssdm name="squarePatch_alternate2"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit7_ifconv:9 %icmp_ln880 = icmp_ne  i32 %patches_parameters_load_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln880"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="175" st_id="14" stage="44" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="176" st_id="15" stage="43" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="177" st_id="16" stage="42" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="178" st_id="17" stage="41" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="179" st_id="18" stage="40" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="180" st_id="19" stage="39" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="181" st_id="20" stage="38" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="182" st_id="21" stage="37" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="183" st_id="22" stage="36" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="184" st_id="23" stage="35" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="185" st_id="24" stage="34" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="186" st_id="25" stage="33" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="187" st_id="26" stage="32" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="188" st_id="27" stage="31" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="189" st_id="28" stage="30" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="190" st_id="29" stage="29" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="191" st_id="30" stage="28" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="192" st_id="31" stage="27" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="193" st_id="32" stage="26" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="194" st_id="33" stage="25" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="195" st_id="34" stage="24" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="196" st_id="35" stage="23" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="197" st_id="36" stage="22" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="198" st_id="37" stage="21" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="199" st_id="38" stage="20" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="200" st_id="39" stage="19" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="201" st_id="40" stage="18" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="202" st_id="41" stage="17" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="203" st_id="42" stage="16" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="204" st_id="43" stage="15" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="205" st_id="44" stage="14" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="206" st_id="45" stage="13" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="207" st_id="46" stage="12" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="208" st_id="47" stage="11" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="209" st_id="48" stage="10" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="210" st_id="49" stage="9" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="211" st_id="50" stage="8" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="212" st_id="51" stage="7" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="213" st_id="52" stage="6" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="214" st_id="53" stage="5" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="215" st_id="54" stage="4" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="216" st_id="55" stage="3" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="217" st_id="56" stage="2" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="218" st_id="57" stage="1" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="219" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.loopexit7_ifconv:0 %repeat_original = phi i1 0, void, i1 %repeat_original_ph, void %.loopexit7_ifconv.loopexit

]]></Node>
<StgValue><ssdm name="repeat_original"/></StgValue>
</operation>

<operation id="220" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit7_ifconv:8 %and_ln886 = and i1 %icmp_ln886, i1 %squarePatch_alternate2

]]></Node>
<StgValue><ssdm name="and_ln886"/></StgValue>
</operation>

<operation id="221" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit7_ifconv:10 %notChoppedPatch = or i1 %icmp_ln880, i1 %and_ln886

]]></Node>
<StgValue><ssdm name="notChoppedPatch"/></StgValue>
</operation>

<operation id="222" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit7_ifconv:11 %xor_ln889 = xor i1 %notChoppedPatch, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln889"/></StgValue>
</operation>

<operation id="223" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit7_ifconv:12 %icmp_ln886_1 = icmp_sgt  i32 %original_c_V, i32 4244967196

]]></Node>
<StgValue><ssdm name="icmp_ln886_1"/></StgValue>
</operation>

<operation id="224" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit7_ifconv:13 %icmp_ln889 = icmp_slt  i32 %ref_tmp, i32 15000000

]]></Node>
<StgValue><ssdm name="icmp_ln889"/></StgValue>
</operation>

<operation id="225" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit7_ifconv:14 %and_ln889 = and i1 %icmp_ln889, i1 %xor_ln889

]]></Node>
<StgValue><ssdm name="and_ln889"/></StgValue>
</operation>

<operation id="226" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit7_ifconv:15 %and_ln889_1 = and i1 %and_ln889, i1 %icmp_ln886_1

]]></Node>
<StgValue><ssdm name="and_ln889_1"/></StgValue>
</operation>

<operation id="227" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit7_ifconv:16 %br_ln889 = br i1 %and_ln889_1, void %.loopexit, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln889"/></StgValue>
</operation>

<operation id="228" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln889_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
_ifconv:0 %tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %lastPatchIndex, i6 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="229" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln889_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:1 %zext_ln891 = zext i11 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln891"/></StgValue>
</operation>

<operation id="230" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln889_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
_ifconv:2 %tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %lastPatchIndex, i4 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="231" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln889_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="9">
<![CDATA[
_ifconv:3 %zext_ln891_1 = zext i9 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln891_1"/></StgValue>
</operation>

<operation id="232" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln889_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:4 %add_ln891 = add i12 %zext_ln891, i12 %zext_ln891_1

]]></Node>
<StgValue><ssdm name="add_ln891"/></StgValue>
</operation>

<operation id="233" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln889_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:7 %add_ln901 = add i12 %add_ln891, i12 64

]]></Node>
<StgValue><ssdm name="add_ln901"/></StgValue>
</operation>

<operation id="234" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln889_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
_ifconv:12 %patches_parameters_load_6 = load i7 %patches_parameters_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_load_6"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="235" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:5 %zext_ln891_2 = zext i12 %add_ln891

]]></Node>
<StgValue><ssdm name="zext_ln891_2"/></StgValue>
</operation>

<operation id="236" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:6 %patches_superpoints_addr = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln891_2

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr"/></StgValue>
</operation>

<operation id="237" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:8 %zext_ln901 = zext i12 %add_ln901

]]></Node>
<StgValue><ssdm name="zext_ln901"/></StgValue>
</operation>

<operation id="238" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9 %patches_superpoints_addr_1 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln901

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr_1"/></StgValue>
</operation>

<operation id="239" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:10 %packedCoordinates_V = load i12 %patches_superpoints_addr

]]></Node>
<StgValue><ssdm name="packedCoordinates_V"/></StgValue>
</operation>

<operation id="240" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
_ifconv:12 %patches_parameters_load_6 = load i7 %patches_parameters_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_load_6"/></StgValue>
</operation>

<operation id="241" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13 %icmp_ln892 = icmp_eq  i32 %patches_parameters_load_6, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln892"/></StgValue>
</operation>

<operation id="242" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:15 %packedCoordinates_V_1 = load i12 %patches_superpoints_addr_1

]]></Node>
<StgValue><ssdm name="packedCoordinates_V_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="243" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:10 %packedCoordinates_V = load i12 %patches_superpoints_addr

]]></Node>
<StgValue><ssdm name="packedCoordinates_V"/></StgValue>
</operation>

<operation id="244" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:11 %trunc_ln69 = trunc i64 %packedCoordinates_V

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="245" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:15 %packedCoordinates_V_1 = load i12 %patches_superpoints_addr_1

]]></Node>
<StgValue><ssdm name="packedCoordinates_V_1"/></StgValue>
</operation>

<operation id="246" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:16 %trunc_ln69_1 = trunc i64 %packedCoordinates_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln69_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="247" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:14 %or_ln892 = or i1 %repeat_original, i1 %icmp_ln892

]]></Node>
<StgValue><ssdm name="or_ln892"/></StgValue>
</operation>

<operation id="248" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17 %icmp_ln878 = icmp_sgt  i32 %trunc_ln69_1, i32 4244967296

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="249" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:18 %select_ln901 = select i1 %icmp_ln878, i32 %trunc_ln69_1, i32 4244967296

]]></Node>
<StgValue><ssdm name="select_ln901"/></StgValue>
</operation>

<operation id="250" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:19 %select_ln892 = select i1 %or_ln892, i32 %select_ln901, i32 %original_d_V

]]></Node>
<StgValue><ssdm name="select_ln892"/></StgValue>
</operation>

<operation id="251" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="1" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="33" op_11_bw="26" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
_ifconv:20 %ppl_assign_s = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i32 %trunc_ln69, i32 %select_ln892, i32 %ppl_assign4, i1 1, i32 %GDarrayDecoded, i64 %patches_superpoints, i32 %patches_parameters, i33 %radiiDivisionList_4, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="ppl_assign_s"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="252" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="1" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="33" op_11_bw="26" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
_ifconv:20 %ppl_assign_s = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i32 %trunc_ln69, i32 %select_ln892, i32 %ppl_assign4, i1 1, i32 %GDarrayDecoded, i64 %patches_superpoints, i32 %patches_parameters, i33 %radiiDivisionList_4, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="ppl_assign_s"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="253" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
_ifconv:21 %complementary_a_V = load i7 %patches_parameters_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_V"/></StgValue>
</operation>

<operation id="254" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
_ifconv:22 %complementary_b_V = load i7 %patches_parameters_addr_4

]]></Node>
<StgValue><ssdm name="complementary_b_V"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="255" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
_ifconv:21 %complementary_a_V = load i7 %patches_parameters_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_V"/></StgValue>
</operation>

<operation id="256" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
_ifconv:22 %complementary_b_V = load i7 %patches_parameters_addr_4

]]></Node>
<StgValue><ssdm name="complementary_b_V"/></StgValue>
</operation>

<operation id="257" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:23 %sext_ln215 = sext i32 %original_c_V

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="258" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:24 %sext_ln215_2 = sext i32 %complementary_a_V

]]></Node>
<StgValue><ssdm name="sext_ln215_2"/></StgValue>
</operation>

<operation id="259" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:25 %ret = sub i33 %sext_ln215, i33 %sext_ln215_2

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="260" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:26 %sext_ln215_3 = sext i32 %original_d_V

]]></Node>
<StgValue><ssdm name="sext_ln215_3"/></StgValue>
</operation>

<operation id="261" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:27 %sext_ln215_4 = sext i32 %complementary_b_V

]]></Node>
<StgValue><ssdm name="sext_ln215_4"/></StgValue>
</operation>

<operation id="262" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:28 %ret_1 = sub i33 %sext_ln215_3, i33 %sext_ln215_4

]]></Node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="263" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:29 %icmp_ln878_1 = icmp_slt  i33 %ret, i33 %ret_1

]]></Node>
<StgValue><ssdm name="icmp_ln878_1"/></StgValue>
</operation>

<operation id="264" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
_ifconv:30 %white_space_height = select i1 %icmp_ln878_1, i33 %ret_1, i33 %ret

]]></Node>
<StgValue><ssdm name="white_space_height"/></StgValue>
</operation>

<operation id="265" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="33">
<![CDATA[
_ifconv:31 %sext_ln534 = sext i33 %white_space_height

]]></Node>
<StgValue><ssdm name="sext_ln534"/></StgValue>
</operation>

<operation id="266" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:32 %br_ln929 = br void

]]></Node>
<StgValue><ssdm name="br_ln929"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="267" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %white_space_height_0 = phi i64 %sext_ln534, void %_ifconv, i64 %white_space_height_1, void

]]></Node>
<StgValue><ssdm name="white_space_height_0"/></StgValue>
</operation>

<operation id="268" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %previous_white_space_height_0 = phi i64 18446744073708551616, void %_ifconv, i64 %previous_white_space_height, void

]]></Node>
<StgValue><ssdm name="previous_white_space_height_0"/></StgValue>
</operation>

<operation id="269" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %current_z_top_index_0 = phi i32 4294967295, void %_ifconv, i32 %current_z_top_index, void

]]></Node>
<StgValue><ssdm name="current_z_top_index_0"/></StgValue>
</operation>

<operation id="270" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="64" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:7 %tmp_s = call i1 @getSolveNextPatchPairWhileCondition, i32 %GDn_points, i1 %repeat_original, i64 %white_space_height_0, i64 %previous_white_space_height_0, i32 %current_z_top_index_0, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="271" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="64" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:7 %tmp_s = call i1 @getSolveNextPatchPairWhileCondition, i32 %GDn_points, i1 %repeat_original, i64 %white_space_height_0, i64 %previous_white_space_height_0, i32 %current_z_top_index_0, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="272" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %counter_0 = phi i32 0, void %_ifconv, i32 %counter, void

]]></Node>
<StgValue><ssdm name="counter_0"/></StgValue>
</operation>

<operation id="273" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %counterUpshift_0 = phi i32 0, void %_ifconv, i32 %counterUpshift, void

]]></Node>
<StgValue><ssdm name="counterUpshift_0"/></StgValue>
</operation>

<operation id="274" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5 %previous_z_top_min_V_0 = phi i32 3295967296, void %_ifconv, i32 %previous_z_top_min_V, void

]]></Node>
<StgValue><ssdm name="previous_z_top_min_V_0"/></StgValue>
</operation>

<operation id="275" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6 %z_top_min_0 = phi i32 %select_ln892, void %_ifconv, i32 %newret2, void

]]></Node>
<StgValue><ssdm name="z_top_min_0"/></StgValue>
</operation>

<operation id="276" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln929 = br i1 %tmp_s, void %.loopexit.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln929"/></StgValue>
</operation>

<operation id="277" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="288" op_0_bw="288" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="64" op_15_bw="32" op_16_bw="33" op_17_bw="26" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
:1 %call_ret = call i288 @solveComplmentaryPatch, i8 %n_patches, i32 %GDn_points, i32 %ppl_assign_s, i8 %nPatchesAtOriginal, i32 %previous_z_top_min_V_0, i32 %trunc_ln69, i64 %white_space_height_0, i32 %original_c_V, i32 %original_d_V, i32 %counter_0, i32 %counterUpshift_0, i32 %z_top_min_0, i32 %GDarrayDecoded, i64 %patches_superpoints, i32 %patches_parameters, i33 %radiiDivisionList_4, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="278" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln889_1" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln932 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln932"/></StgValue>
</operation>

<operation id="279" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln889_1" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="288" op_0_bw="288" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="64" op_15_bw="32" op_16_bw="33" op_17_bw="26" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
:1 %call_ret = call i288 @solveComplmentaryPatch, i8 %n_patches, i32 %GDn_points, i32 %ppl_assign_s, i8 %nPatchesAtOriginal, i32 %previous_z_top_min_V_0, i32 %trunc_ln69, i64 %white_space_height_0, i32 %original_c_V, i32 %original_d_V, i32 %counter_0, i32 %counterUpshift_0, i32 %z_top_min_0, i32 %GDarrayDecoded, i64 %patches_superpoints, i32 %patches_parameters, i33 %radiiDivisionList_4, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="280" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln889_1" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="288">
<![CDATA[
:2 %previous_white_space_height = extractvalue i288 %call_ret

]]></Node>
<StgValue><ssdm name="previous_white_space_height"/></StgValue>
</operation>

<operation id="281" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln889_1" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="288">
<![CDATA[
:3 %current_z_top_index = extractvalue i288 %call_ret

]]></Node>
<StgValue><ssdm name="current_z_top_index"/></StgValue>
</operation>

<operation id="282" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln889_1" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="288">
<![CDATA[
:4 %counter = extractvalue i288 %call_ret

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>

<operation id="283" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln889_1" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="288">
<![CDATA[
:5 %counterUpshift = extractvalue i288 %call_ret

]]></Node>
<StgValue><ssdm name="counterUpshift"/></StgValue>
</operation>

<operation id="284" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln889_1" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="288">
<![CDATA[
:6 %previous_z_top_min_V = extractvalue i288 %call_ret

]]></Node>
<StgValue><ssdm name="previous_z_top_min_V"/></StgValue>
</operation>

<operation id="285" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln889_1" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="288">
<![CDATA[
:7 %white_space_height_1 = extractvalue i288 %call_ret

]]></Node>
<StgValue><ssdm name="white_space_height_1"/></StgValue>
</operation>

<operation id="286" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln889_1" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="288">
<![CDATA[
:8 %newret2 = extractvalue i288 %call_ret

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="287" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln889_1" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %icmp_ln934 = icmp_sgt  i32 %counter, i32 25

]]></Node>
<StgValue><ssdm name="icmp_ln934"/></StgValue>
</operation>

<operation id="288" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln889_1" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln934 = br i1 %icmp_ln934, void, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln934"/></StgValue>
</operation>

<operation id="289" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln889_1" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="icmp_ln934" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln929 = br void

]]></Node>
<StgValue><ssdm name="br_ln929"/></StgValue>
</operation>

<operation id="290" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln889_1" val="1"/>
<literal name="icmp_ln934" val="1"/>
</and_exp><and_exp><literal name="and_ln889_1" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit.loopexit:0 %z_top_min_2_ph = phi i32 %z_top_min_0, void, i32 %newret2, void

]]></Node>
<StgValue><ssdm name="z_top_min_2_ph"/></StgValue>
</operation>

<operation id="291" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln889_1" val="1"/>
<literal name="icmp_ln934" val="1"/>
</and_exp><and_exp><literal name="and_ln889_1" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:1 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="292" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:0 %ppl_assign_0 = phi i32 %ppl_assign4, void %.loopexit7_ifconv, i32 %ppl_assign_s, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="ppl_assign_0"/></StgValue>
</operation>

<operation id="293" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:1 %complementary_apexZ0_0 = phi i32 %p_read, void %.loopexit7_ifconv, i32 %trunc_ln69, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="complementary_apexZ0_0"/></StgValue>
</operation>

<operation id="294" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:2 %z_top_min_2 = phi i32 %p_read_1, void %.loopexit7_ifconv, i32 %z_top_min_2_ph, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="z_top_min_2"/></StgValue>
</operation>

<operation id="295" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.loopexit:6 %patches_parameters_load_9 = load i7 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_load_9"/></StgValue>
</operation>

<operation id="296" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.loopexit:7 %patches_parameters_load_10 = load i7 %patches_parameters_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_load_10"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="297" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.loopexit:6 %patches_parameters_load_9 = load i7 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_load_9"/></StgValue>
</operation>

<operation id="298" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.loopexit:7 %patches_parameters_load_10 = load i7 %patches_parameters_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_load_10"/></StgValue>
</operation>

<operation id="299" st_id="71" stage="46" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="300" st_id="72" stage="45" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="301" st_id="73" stage="44" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="302" st_id="74" stage="43" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="303" st_id="75" stage="42" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="304" st_id="76" stage="41" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="305" st_id="77" stage="40" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="306" st_id="78" stage="39" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="307" st_id="79" stage="38" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="308" st_id="80" stage="37" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="309" st_id="81" stage="36" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="310" st_id="82" stage="35" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="311" st_id="83" stage="34" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="312" st_id="84" stage="33" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="313" st_id="85" stage="32" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="314" st_id="86" stage="31" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="315" st_id="87" stage="30" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="316" st_id="88" stage="29" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="317" st_id="89" stage="28" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="318" st_id="90" stage="27" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="319" st_id="91" stage="26" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="320" st_id="92" stage="25" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="321" st_id="93" stage="24" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="322" st_id="94" stage="23" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="323" st_id="95" stage="22" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="324" st_id="96" stage="21" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="325" st_id="97" stage="20" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="326" st_id="98" stage="19" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="327" st_id="99" stage="18" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="328" st_id="100" stage="17" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="329" st_id="101" stage="16" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="330" st_id="102" stage="15" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="331" st_id="103" stage="14" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="332" st_id="104" stage="13" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="333" st_id="105" stage="12" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="334" st_id="106" stage="11" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="335" st_id="107" stage="10" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="336" st_id="108" stage="9" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="337" st_id="109" stage="8" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="338" st_id="110" stage="7" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="339" st_id="111" stage="6" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="340" st_id="112" stage="5" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="341" st_id="113" stage="4" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="342" st_id="114" stage="3" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="343" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.loopexit:4 %n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read"/></StgValue>
</operation>

<operation id="344" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:5 %lastPatchIndex_1 = add i8 %n_patches_read, i8 255

]]></Node>
<StgValue><ssdm name="lastPatchIndex_1"/></StgValue>
</operation>

<operation id="345" st_id="115" stage="2" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="346" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.loopexit:3 %madeComplementaryPatch = phi i1 0, void %.loopexit7_ifconv, i1 1, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="madeComplementaryPatch"/></StgValue>
</operation>

<operation id="347" st_id="116" stage="1" lat="46">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>

<operation id="348" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:9 %br_ln950 = br i1 %madeComplementaryPatch, void %.loopexit._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln950"/></StgValue>
</operation>

<operation id="349" st_id="116" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="madeComplementaryPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="64" op_11_bw="32" op_12_bw="33" op_13_bw="26" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
:0 %call_ln952 = call void @makeThirdPatch, i8 %n_patches, i32 %GDn_points, i8 %lastPatchIndex_1, i32 %z_top_min_2, i32 %z_top_max_read_1, i32 %complementary_apexZ0_0, i32 %apexZ0_read, i32 %ppl_assign_0, i32 %GDarrayDecoded, i64 %patches_superpoints, i32 %patches_parameters, i33 %radiiDivisionList_4, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="call_ln952"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="350" st_id="117" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="madeComplementaryPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="64" op_11_bw="32" op_12_bw="33" op_13_bw="26" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
:0 %call_ln952 = call void @makeThirdPatch, i8 %n_patches, i32 %GDn_points, i8 %lastPatchIndex_1, i32 %z_top_min_2, i32 %z_top_max_read_1, i32 %complementary_apexZ0_0, i32 %apexZ0_read, i32 %ppl_assign_0, i32 %GDarrayDecoded, i64 %patches_superpoints, i32 %patches_parameters, i33 %radiiDivisionList_4, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="call_ln952"/></StgValue>
</operation>

<operation id="351" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="madeComplementaryPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln953 = br void %.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln953"/></StgValue>
</operation>

<operation id="352" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:0 %mrv_s = insertvalue i224 <undef>, i32 %patches_parameters_load_10

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="353" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:1 %mrv_1 = insertvalue i224 %mrv_s, i32 %add_ln794

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="354" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:2 %mrv_2 = insertvalue i224 %mrv_1, i32 %patches_parameters_load_9

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="355" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:3 %mrv_3 = insertvalue i224 %mrv_2, i32 %ref_tmp1

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="356" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:4 %mrv_4 = insertvalue i224 %mrv_3, i32 %complementary_apexZ0_0

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="357" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:5 %mrv_5 = insertvalue i224 %mrv_4, i32 %patches_parameters_load_9

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="358" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:6 %mrv_6 = insertvalue i224 %mrv_5, i32 %z_top_min_2

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="359" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="224">
<![CDATA[
.loopexit._crit_edge:7 %ret_ln959 = ret i224 %mrv_6

]]></Node>
<StgValue><ssdm name="ret_ln959"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
