#pragma once
#define GLC_TEST 0x0
#define GLC_GLOBAL_RESET 0x4
#define GLC_SOFT_RESET 0x8
#define GLC_STALL 0xc
#define GLC_STREAM_START_PULSE 0x10
#define GLC_PC_START_PULSE 0x14
#define GLC_STRM_F2G_IER 0x18
#define GLC_STRM_G2F_IER 0x1c
#define GLC_PAR_CFG_G2F_IER 0x20
#define GLC_GLOBAL_IER 0x24
#define GLC_STRM_F2G_ISR 0x28
#define GLC_STRM_G2F_ISR 0x2c
#define GLC_PAR_CFG_G2F_ISR 0x30
#define GLC_GLOBAL_ISR 0x34
#define GLC_CGRA_CONFIG 0x38
#define GLC_CGRA_CONFIG_ADDR 0x38
#define GLC_CGRA_CONFIG_WR_DATA 0x3c
#define GLC_CGRA_CONFIG_WRITE 0x40
#define GLC_CGRA_CONFIG_READ 0x44
#define GLC_CGRA_CONFIG_RD_DATA 0x48