<map id="lib/Target/AMDGPU/SIRegisterInfo.h" name="lib/Target/AMDGPU/SIRegisterInfo.h">
<area shape="rect" id="node1" title="Interface definition for SIRegisterInfo." alt="" coords="6854,5,7069,47"/>
<area shape="rect" id="node2" href="$AMDGPUArgumentUsageInfo_8cpp.html" title=" " alt="" coords="3921,363,4193,404"/>
<area shape="rect" id="node3" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="1209,363,1442,404"/>
<area shape="rect" id="node4" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="8585,273,8847,315"/>
<area shape="rect" id="node5" href="$AMDGPUAsmParser_8cpp.html" title=" " alt="" coords="133,184,352,225"/>
<area shape="rect" id="node6" href="$AMDGPUInstPrinter_8cpp.html" title=" " alt="" coords="6856,95,7067,136"/>
<area shape="rect" id="node7" href="$SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo." alt="" coords="4741,95,4931,136"/>
<area shape="rect" id="node34" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="9086,363,9271,404"/>
<area shape="rect" id="node35" href="$SIMachineFunctionInfo_8cpp.html" title=" " alt="" coords="9296,363,9512,404"/>
<area shape="rect" id="node47" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class." alt="" coords="8974,273,9189,315"/>
<area shape="rect" id="node8" href="$AMDGPUExportClustering_8cpp.html" title=" " alt="" coords="4297,184,4548,225"/>
<area shape="rect" id="node9" href="$AMDGPULegalizerInfo_8h.html" title="This file declares the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="376,184,643,225"/>
<area shape="rect" id="node15" href="$AMDGPUMacroFusion_8cpp.html" title=" " alt="" coords="4849,184,5097,225"/>
<area shape="rect" id="node16" href="$GCNSubtarget_8h.html" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="4572,191,4825,218"/>
<area shape="rect" id="node46" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="8370,273,8561,315"/>
<area shape="rect" id="node48" href="$AMDGPUCustomBehaviour_8cpp.html" title="This file implements methods from the AMDGPUCustomBehaviour class." alt="" coords="5172,184,5399,225"/>
<area shape="rect" id="node49" href="$SIMachineFunctionInfo_8h.html" title=" " alt="" coords="7916,184,8132,225"/>
<area shape="rect" id="node50" href="$SIMachineScheduler_8cpp.html" title="SI Machine Scheduler interface." alt="" coords="4057,184,4273,225"/>
<area shape="rect" id="node10" href="$AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="5444,363,5711,404"/>
<area shape="rect" id="node11" href="$AMDGPUPostLegalizerCombiner_8cpp.html" title=" " alt="" coords="134,273,370,315"/>
<area shape="rect" id="node12" href="$AMDGPUPreLegalizerCombiner_8cpp.html" title=" " alt="" coords="395,273,624,315"/>
<area shape="rect" id="node13" href="$AMDGPURegBankCombiner_8cpp.html" title=" " alt="" coords="4147,273,4381,315"/>
<area shape="rect" id="node14" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="5735,370,6033,397"/>
<area shape="rect" id="node17" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title=" " alt="" coords="4716,273,4983,315"/>
<area shape="rect" id="node18" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="5879,273,6116,315"/>
<area shape="rect" id="node19" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="5007,273,5262,315"/>
<area shape="rect" id="node20" href="$AMDGPUAttributor_8cpp.html" title=" " alt="" coords="5287,281,5583,307"/>
<area shape="rect" id="node21" href="$AMDGPUCombinerHelper_8cpp.html" title=" " alt="" coords="649,273,919,315"/>
<area shape="rect" id="node22" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="6140,273,6439,315"/>
<area shape="rect" id="node23" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="944,273,1176,315"/>
<area shape="rect" id="node24" href="$AMDGPUISelDAGToDAG_8h.html" title="Defines an instruction selector for the AMDGPU target." alt="" coords="6463,273,6695,315"/>
<area shape="rect" id="node25" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="6719,273,6951,315"/>
<area shape="rect" id="node26" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations." alt="" coords="1200,273,1427,315"/>
<area shape="rect" id="node27" href="$AMDGPULowerKernelArguments_8cpp.html" title=" " alt="" coords="1451,273,1698,315"/>
<area shape="rect" id="node28" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title=" " alt="" coords="1722,273,1985,315"/>
<area shape="rect" id="node29" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="6975,281,7297,307"/>
<area shape="rect" id="node30" href="$AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="2009,273,2271,315"/>
<area shape="rect" id="node31" href="$AMDGPUReplaceLDSUseWithPointer_8cpp.html" title=" " alt="" coords="2295,273,2555,315"/>
<area shape="rect" id="node32" href="$AMDGPUResourceUsageAnalysis_8cpp.html" title="Analyzes how many registers and other resources are used by functions." alt="" coords="7322,273,7590,315"/>
<area shape="rect" id="node33" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="5607,273,5855,315"/>
<area shape="rect" id="node36" href="$GCNDPPCombine_8cpp.html" title=" " alt="" coords="2579,281,2869,307"/>
<area shape="rect" id="node37" href="$GCNHazardRecognizer_8cpp.html" title=" " alt="" coords="2893,273,3117,315"/>
<area shape="rect" id="node38" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="7614,281,7906,307"/>
<area shape="rect" id="node39" href="$GCNPreRAOptimizations_8cpp.html" title="This pass combines split register tuple initialization into a single pseudo:" alt="" coords="3142,273,3341,315"/>
<area shape="rect" id="node40" href="$GCNRegPressure_8h.html" title="This file defines the GCNRegPressure class, which tracks registry pressure by bookkeeping number of S..." alt="" coords="3365,273,3568,315"/>
<area shape="rect" id="node41" href="$SIAnnotateControlFlow_8cpp.html" title="Annotates the control flow with hardware specific intrinsics." alt="" coords="3593,273,3813,315"/>
<area shape="rect" id="node42" href="$SIFixSGPRCopies_8cpp.html" title="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..." alt="" coords="3837,281,4123,307"/>
<area shape="rect" id="node43" href="$SIFixVGPRCopies_8cpp.html" title="Add implicit use of exec to vector register copies." alt="" coords="4405,281,4691,307"/>
<area shape="rect" id="node44" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="7930,273,8118,315"/>
<area shape="rect" id="node45" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="8143,273,8345,315"/>
</map>
