#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr 12 10:29:21 2022
# Process ID: 43812
# Current directory: D:/CodeTry/CODExperiment/Lab4/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent44196 D:\CodeTry\CODExperiment\Lab4\project_1\project_1.xpr
# Log file: D:/CodeTry/CODExperiment/Lab4/project_1/vivado.log
# Journal file: D:/CodeTry/CODExperiment/Lab4/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CodeTry/CODExperiment/Lab4/project_1/project_1.xpr
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name Data_Mem_DualPorts -dir d:/CodeTry/CODExperiment/Lab4/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.Component_Name {Data_Mem_DualPorts} CONFIG.memory_type {dual_port_ram}] [get_ips Data_Mem_DualPorts]
generate_target {instantiation_template} [get_files d:/CodeTry/CODExperiment/Lab4/project_1/project_1.srcs/sources_1/ip/Data_Mem_DualPorts/Data_Mem_DualPorts.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/CodeTry/CODExperiment/Lab4/project_1/project_1.srcs/sources_1/ip/Data_Mem_DualPorts/Data_Mem_DualPorts.xci]
catch { config_ip_cache -export [get_ips -all Data_Mem_DualPorts] }
export_ip_user_files -of_objects [get_files d:/CodeTry/CODExperiment/Lab4/project_1/project_1.srcs/sources_1/ip/Data_Mem_DualPorts/Data_Mem_DualPorts.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/CodeTry/CODExperiment/Lab4/project_1/project_1.srcs/sources_1/ip/Data_Mem_DualPorts/Data_Mem_DualPorts.xci]
launch_runs -jobs 6 Data_Mem_DualPorts_synth_1
export_simulation -of_objects [get_files d:/CodeTry/CODExperiment/Lab4/project_1/project_1.srcs/sources_1/ip/Data_Mem_DualPorts/Data_Mem_DualPorts.xci] -directory D:/CodeTry/CODExperiment/Lab4/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/CodeTry/CODExperiment/Lab4/project_1/project_1.ip_user_files -ipstatic_source_dir D:/CodeTry/CODExperiment/Lab4/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CodeTry/CODExperiment/Lab4/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/CodeTry/CODExperiment/Lab4/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/CodeTry/CODExperiment/Lab4/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/CodeTry/CODExperiment/Lab4/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.memory_type {dual_port_ram}] [get_ips DataMem]
generate_target all [get_files  D:/CodeTry/CODExperiment/Lab4/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem.xci]
catch { config_ip_cache -export [get_ips -all DataMem] }
export_ip_user_files -of_objects [get_files D:/CodeTry/CODExperiment/Lab4/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem.xci] -no_script -sync -force -quiet
reset_run DataMem_synth_1
launch_runs -jobs 6 DataMem_synth_1
export_simulation -of_objects [get_files D:/CodeTry/CODExperiment/Lab4/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem.xci] -directory D:/CodeTry/CODExperiment/Lab4/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/CodeTry/CODExperiment/Lab4/project_1/project_1.ip_user_files -ipstatic_source_dir D:/CodeTry/CODExperiment/Lab4/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CodeTry/CODExperiment/Lab4/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/CodeTry/CODExperiment/Lab4/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/CodeTry/CODExperiment/Lab4/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/CodeTry/CODExperiment/Lab4/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse D:/CodeTry/CODExperiment/Lab4/cpuDownload.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse D:/CodeTry/CODExperiment/Lab4/Nexys4DDR.xdc
synth_design -rtl -name rtl_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
