$date
	Sat Dec 26 16:16:29 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$scope module Fifo $end
$var wire 1 ! clk $end
$var wire 8 " data_in [7:0] $end
$var wire 1 # rd $end
$var wire 1 $ rst $end
$var wire 1 % wr $end
$var reg 5 & cnt [4:0] $end
$var reg 8 ' data_out [7:0] $end
$var reg 1 ( empty $end
$var reg 1 ) full $end
$var reg 5 * rd_ptr [4:0] $end
$var reg 5 + wr_ptr [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
b0 *
0)
1(
bx '
b0 &
x%
1$
x#
bx "
1!
$end
#10000
0!
#20000
1!
0$
#30000
0(
b1 &
b1 +
0!
0#
b10001 "
1%
#40000
1!
#50000
b10 &
b10 +
0!
b110 "
#60000
1!
#70000
b11 &
b11 +
0!
b1000011 "
#80000
1!
#90000
b100 &
b100 +
0!
b10100 "
#100000
1!
#110000
b11 &
b1 *
b10001 '
0!
1#
0%
#120000
1!
#130000
b10 &
b10 *
b110 '
0!
