
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18956
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1243.738 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'input_storer_1' [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/input_storer_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_6' [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/edge_detector_6.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_6' (1#1) [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/edge_detector_6.v:12]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_7' [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/button_conditioner_7.v:13]
INFO: [Synth 8-6157] synthesizing module 'pipeline_14' [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/pipeline_14.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_14' (2#1) [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/pipeline_14.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_7' (3#1) [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/button_conditioner_7.v:13]
INFO: [Synth 8-6155] done synthesizing module 'input_storer_1' (4#1) [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/input_storer_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_2' [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/alu_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_16_8' [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/adder_16_8.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/adder_16_8.v:37]
INFO: [Synth 8-226] default block is never used [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/adder_16_8.v:40]
INFO: [Synth 8-226] default block is never used [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/adder_16_8.v:56]
INFO: [Synth 8-6155] done synthesizing module 'adder_16_8' (5#1) [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/adder_16_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_16_9' [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/boolean_16_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_16_9' (6#1) [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/boolean_16_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_16_10' [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/shifter_16_10.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/shifter_16_10.v:19]
INFO: [Synth 8-6155] done synthesizing module 'shifter_16_10' (7#1) [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/shifter_16_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_16_11' [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/compare_16_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_16_11' (8#1) [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/compare_16_11.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/alu_2.v:102]
INFO: [Synth 8-6155] done synthesizing module 'alu_2' (9#1) [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/alu_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_3' [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/counter_3.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_3' (10#1) [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/counter_3.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_tester_4' [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/auto_tester_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'rom1_12' [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/rom1_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'rom1_12' (11#1) [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/rom1_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'rom2_13' [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/rom2_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'rom2_13' (12#1) [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/rom2_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'auto_tester_4' (13#1) [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/auto_tester_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_5' [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/reset_conditioner_5.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_5' (14#1) [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/reset_conditioner_5.v:11]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (15#1) [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[6] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[5] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[4] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[3] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[1] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[0] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[3] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[1] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[0] driven by constant 1
WARNING: [Synth 8-7129] Port alufn[5] in module compare_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module compare_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[15] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[14] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[13] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[12] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[11] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[10] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[9] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[8] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[7] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[6] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[4] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module boolean_16_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module boolean_16_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module adder_16_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module adder_16_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module adder_16_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[1] in module adder_16_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[1] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1243.738 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1243.738 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1243.738 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1243.738 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1243.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1243.738 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1243.738 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1243.738 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1243.738 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_feeder_q_reg' in module 'auto_tester_4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            START_feeder |                            00000 |                            00000
              ADD_feeder |                            00001 |                            00001
             ADD1_feeder |                            00010 |                            00010
             ADD2_feeder |                            00011 |                            00011
             ADD3_feeder |                            00100 |                            00100
              SUB_feeder |                            00101 |                            00101
             SUB1_feeder |                            00110 |                            00110
             SUB2_feeder |                            00111 |                            00111
             SUB3_feeder |                            01000 |                            01000
           CMPEQT_feeder |                            01001 |                            01001
           CMPEQF_feeder |                            01010 |                            01010
           CMPLTT_feeder |                            01011 |                            01011
           CMPLTF_feeder |                            01100 |                            01100
           CMPLET_feeder |                            01101 |                            01101
           CMPLEF_feeder |                            01110 |                            01110
          CMPLETE_feeder |                            01111 |                            01111
              AND_feeder |                            10000 |                            10000
               OR_feeder |                            10001 |                            10001
              XOR_feeder |                            10010 |                            10010
              NOR_feeder |                            10011 |                            10011
             NAND_feeder |                            10100 |                            10100
                B_feeder |                            10101 |                            10101
                A_feeder |                            10110 |                            10110
              SHL_feeder |                            10111 |                            10111
              SHR_feeder |                            11000 |                            11000
              SRA_feeder |                            11001 |                            11010
              SLA_feeder |                            11010 |                            11001
             MULT_feeder |                            11011 |                            11011
            MULT1_feeder |                            11100 |                            11100
              DIV_feeder |                            11101 |                            11101
             PASS_feeder |                            11110 |                            11110
             FAIL_feeder |                            11111 |                            11111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_feeder_q_reg' using encoding 'sequential' in module 'auto_tester_4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1243.738 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 33    
	   4 Input   16 Bit        Muxes := 6     
	  32 Input   16 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	  32 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	  32 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 30    
	   2 Input    2 Bit        Muxes := 2     
	  32 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 6     
	  32 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP s0, operation Mode is: A*B.
DSP Report: operator s0 is absorbed into DSP s0.
DSP Report: Generating DSP s0, operation Mode is: A*B.
DSP Report: operator s0 is absorbed into DSP s0.
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[6] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[5] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[4] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[3] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[1] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[0] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[3] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[1] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[0] driven by constant 1
WARNING: [Synth 8-7129] Port b[15] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[14] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[13] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[12] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[11] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[10] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[9] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[8] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[7] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[6] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[4] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module shifter_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module boolean_16_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module boolean_16_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module adder_16_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module adder_16_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[1] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1246.188 ; gain = 2.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|adder_16_8  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|adder_16_8  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1246.188 ; gain = 2.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1252.621 ; gain = 8.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1295.398 ; gain = 51.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1310.168 ; gain = 66.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1310.168 ; gain = 66.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1310.168 ; gain = 66.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1310.168 ; gain = 66.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1310.168 ; gain = 66.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1310.168 ; gain = 66.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   191|
|3     |DSP48E1 |     2|
|4     |LUT1    |    40|
|5     |LUT2    |   155|
|6     |LUT3    |   397|
|7     |LUT4    |   322|
|8     |LUT5    |   205|
|9     |LUT6    |   697|
|10    |MUXF7   |    45|
|11    |FDRE    |   110|
|12    |FDSE    |     4|
|13    |IBUF    |    31|
|14    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1310.168 ; gain = 66.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 1310.168 ; gain = 66.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1310.168 ; gain = 66.430
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1323.379 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 238 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1326.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b6b0ebf8
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 90 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1326.438 ; gain = 82.699
INFO: [Common 17-1381] The checkpoint 'C:/Users/nicho/Documents/GitHub/FPGA-16-bit-ALU/FPGA-16-bit-ALU/work/vivado/FPGA-16-bit-ALU/FPGA-16-bit-ALU.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 16 00:54:29 2022...
