{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708442064229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708442064229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 16:14:24 2024 " "Processing started: Tue Feb 20 16:14:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708442064229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442064229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_proyecto -c DE10_Standard_proyecto " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_proyecto -c DE10_Standard_proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442064230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708442064361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_CTRL/LCD_Control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LCD_CTRL/LCD_Control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Control-arch_LCD_Control " "Found design unit 1: LCD_Control-arch_LCD_Control" {  } { { "LCD_CTRL/LCD_Control.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_Control.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442068799 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Control " "Found entity 1: LCD_Control" {  } { { "LCD_CTRL/LCD_Control.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_Control.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442068799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442068799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LT24setup/Init128rom_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file LT24setup/Init128rom_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romData_pkg " "Found design unit 1: romData_pkg" {  } { { "LT24setup/Init128rom_pkg.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/Init128rom_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442068800 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 romData_pkg-body " "Found design unit 2: romData_pkg-body" {  } { { "LT24setup/Init128rom_pkg.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/Init128rom_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442068800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442068800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LT24setup/LT24InitLCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LT24setup/LT24InitLCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LT24InitLCD-a " "Found design unit 1: LT24InitLCD-a" {  } { { "LT24setup/LT24InitLCD.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24InitLCD.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442068800 ""} { "Info" "ISGN_ENTITY_NAME" "1 LT24InitLCD " "Found entity 1: LT24InitLCD" {  } { { "LT24setup/LT24InitLCD.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24InitLCD.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442068800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442068800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LT24setup/LT24InitReset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LT24setup/LT24InitReset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LT24InitReset-a " "Found design unit 1: LT24InitReset-a" {  } { { "LT24setup/LT24InitReset.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24InitReset.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442068801 ""} { "Info" "ISGN_ENTITY_NAME" "1 LT24InitReset " "Found entity 1: LT24InitReset" {  } { { "LT24setup/LT24InitReset.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24InitReset.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442068801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442068801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LT24setup/LT24setup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LT24setup/LT24setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LT24Setup-rtl_0 " "Found design unit 1: LT24Setup-rtl_0" {  } { { "LT24setup/LT24setup.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24setup.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442068801 ""} { "Info" "ISGN_ENTITY_NAME" "1 LT24Setup " "Found entity 1: LT24Setup" {  } { { "LT24setup/LT24setup.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24setup.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442068801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442068801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LT24setup/romsinc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LT24setup/romsinc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romsinc-a " "Found design unit 1: romsinc-a" {  } { { "LT24setup/romsinc.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/romsinc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442068801 ""} { "Info" "ISGN_ENTITY_NAME" "1 romsinc " "Found entity 1: romsinc" {  } { { "LT24setup/romsinc.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/romsinc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442068801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442068801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GENERAL/GENERAL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GENERAL/GENERAL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GENERAL-GENERAL_ARCH " "Found design unit 1: GENERAL-GENERAL_ARCH" {  } { { "GENERAL/GENERAL.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442068801 ""} { "Info" "ISGN_ENTITY_NAME" "1 GENERAL " "Found entity 1: GENERAL" {  } { { "GENERAL/GENERAL.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442068801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442068801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GENERAL/GENERAL_UC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GENERAL/GENERAL_UC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GENERAL_UC-def_GENERAL_UC " "Found design unit 1: GENERAL_UC-def_GENERAL_UC" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442068802 ""} { "Info" "ISGN_ENTITY_NAME" "1 GENERAL_UC " "Found entity 1: GENERAL_UC" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442068802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442068802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_Standard_proyecto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DE10_Standard_proyecto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_Standard_proyecto-rtl " "Found design unit 1: DE10_Standard_proyecto-rtl" {  } { { "DE10_Standard_proyecto.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442068802 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_proyecto " "Found entity 1: DE10_Standard_proyecto" {  } { { "DE10_Standard_proyecto.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442068802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442068802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART/UART.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART/UART.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-ART_UART " "Found design unit 1: UART-ART_UART" {  } { { "UART/UART.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442068802 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART/UART.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442068802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442068802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART/UART_UC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART/UART_UC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_UC-def_UART_UC " "Found design unit 1: UART_UC-def_UART_UC" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442068803 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_UC " "Found entity 1: UART_UC" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442068803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442068803 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard_proyecto " "Elaborating entity \"DE10_Standard_proyecto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708442068823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:UART_MAP " "Elaborating entity \"UART\" for hierarchy \"UART:UART_MAP\"" {  } { { "DE10_Standard_proyecto.vhd" "UART_MAP" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708442068828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_UC UART:UART_MAP\|UART_UC:UC " "Elaborating entity \"UART_UC\" for hierarchy \"UART:UART_MAP\|UART_UC:UC\"" {  } { { "UART/UART.vhd" "UC" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708442068831 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "INC_8 UART_UC.vhd(23) " "VHDL Signal Declaration warning at UART_UC.vhd(23): used explicit default value for signal \"INC_8\" because signal was never assigned a value" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1708442068831 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GENERAL GENERAL:GENERAL_MAP " "Elaborating entity \"GENERAL\" for hierarchy \"GENERAL:GENERAL_MAP\"" {  } { { "DE10_Standard_proyecto.vhd" "GENERAL_MAP" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708442068833 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_XCOL GENERAL.vhd(71) " "Verilog HDL or VHDL warning at GENERAL.vhd(71): object \"REG_XCOL\" assigned a value but never read" {  } { { "GENERAL/GENERAL.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1708442068833 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_YROW GENERAL.vhd(72) " "Verilog HDL or VHDL warning at GENERAL.vhd(72): object \"REG_YROW\" assigned a value but never read" {  } { { "GENERAL/GENERAL.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1708442068833 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GENERAL_UC GENERAL:GENERAL_MAP\|GENERAL_UC:UC " "Elaborating entity \"GENERAL_UC\" for hierarchy \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\"" {  } { { "GENERAL/GENERAL.vhd" "UC" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708442068836 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "REG_XCOL GENERAL_UC.vhd(27) " "VHDL Signal Declaration warning at GENERAL_UC.vhd(27): used implicit default value for signal \"REG_XCOL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708442068836 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "REG_YROW GENERAL_UC.vhd(28) " "VHDL Signal Declaration warning at GENERAL_UC.vhd(28): used implicit default value for signal \"REG_YROW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708442068836 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RGB GENERAL_UC.vhd(29) " "VHDL Signal Declaration warning at GENERAL_UC.vhd(29): used implicit default value for signal \"RGB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708442068836 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "NUM_PIX GENERAL_UC.vhd(30) " "VHDL Signal Declaration warning at GENERAL_UC.vhd(30): used implicit default value for signal \"NUM_PIX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708442068836 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Control LCD_Control:LCD_CTRL_MAP " "Elaborating entity \"LCD_Control\" for hierarchy \"LCD_Control:LCD_CTRL_MAP\"" {  } { { "DE10_Standard_proyecto.vhd" "LCD_CTRL_MAP" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708442068839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24Setup LT24Setup:LCD_SETUP_MAP " "Elaborating entity \"LT24Setup\" for hierarchy \"LT24Setup:LCD_SETUP_MAP\"" {  } { { "DE10_Standard_proyecto.vhd" "LCD_SETUP_MAP" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708442068846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24InitReset LT24Setup:LCD_SETUP_MAP\|LT24InitReset:DUT_RESET " "Elaborating entity \"LT24InitReset\" for hierarchy \"LT24Setup:LCD_SETUP_MAP\|LT24InitReset:DUT_RESET\"" {  } { { "LT24setup/LT24setup.vhd" "DUT_RESET" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24setup.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708442068848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24InitLCD LT24Setup:LCD_SETUP_MAP\|LT24InitLCD:DUT_InitLCD " "Elaborating entity \"LT24InitLCD\" for hierarchy \"LT24Setup:LCD_SETUP_MAP\|LT24InitLCD:DUT_InitLCD\"" {  } { { "LT24setup/LT24setup.vhd" "DUT_InitLCD" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24setup.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708442068855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romsinc LT24Setup:LCD_SETUP_MAP\|LT24InitLCD:DUT_InitLCD\|romsinc:DUT_ROM " "Elaborating entity \"romsinc\" for hierarchy \"LT24Setup:LCD_SETUP_MAP\|LT24InitLCD:DUT_InitLCD\|romsinc:DUT_ROM\"" {  } { { "LT24setup/LT24InitLCD.vhd" "DUT_ROM" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24InitLCD.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708442068859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fl84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fl84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fl84 " "Found entity 1: altsyncram_fl84" {  } { { "db/altsyncram_fl84.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/altsyncram_fl84.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442069477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442069477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442069523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442069523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442069543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442069543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_clc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_clc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_clc " "Found entity 1: mux_clc" {  } { { "db/mux_clc.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/mux_clc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442069601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442069601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442069626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442069626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c9i " "Found entity 1: cntr_c9i" {  } { { "db/cntr_c9i.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cntr_c9i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442069663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442069663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442069683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442069683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_34j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_34j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_34j " "Found entity 1: cntr_34j" {  } { { "db/cntr_34j.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cntr_34j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442069708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442069708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_19i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_19i " "Found entity 1: cntr_19i" {  } { { "db/cntr_19i.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cntr_19i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442069739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442069739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442069768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442069768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442069788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442069788 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708442070012 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1708442070082 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.02.20.16:14:31 Progress: Loading sld24255213/alt_sld_fab_wrapper_hw.tcl " "2024.02.20.16:14:31 Progress: Loading sld24255213/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442071522 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442072344 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442072400 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442072830 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442072890 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442072946 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442073015 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442073016 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442073017 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1708442073648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24255213/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24255213/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld24255213/alt_sld_fab.v" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442073772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442073772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442073814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442073814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442073815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442073815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442073848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442073848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442073896 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442073896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442073896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708442073931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442073931 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "GENERAL:GENERAL_MAP\|LD_POS2 GENERAL:GENERAL_MAP\|YROW " "Net \"GENERAL:GENERAL_MAP\|LD_POS2\", which fans out to \"GENERAL:GENERAL_MAP\|YROW\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|LD_POS " "Net is fed by \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|LD_POS\"" {  } { { "GENERAL/GENERAL_UC.vhd" "LD_POS" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708442074310 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[0\] " "Net is fed by \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[0\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "RGB\[0\]" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 29 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708442074310 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[1\] " "Net is fed by \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[1\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "RGB\[1\]" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 29 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708442074310 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[2\] " "Net is fed by \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[2\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "RGB\[2\]" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 29 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708442074310 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[3\] " "Net is fed by \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[3\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "RGB\[3\]" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 29 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708442074310 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[4\] " "Net is fed by \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[4\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "RGB\[4\]" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 29 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708442074310 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[5\] " "Net is fed by \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[5\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "RGB\[5\]" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 29 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708442074310 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[6\] " "Net is fed by \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[6\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "RGB\[6\]" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 29 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708442074310 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[7\] " "Net is fed by \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[7\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "RGB\[7\]" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 29 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708442074310 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[8\] " "Net is fed by \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[8\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "RGB\[8\]" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 29 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708442074310 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[9\] " "Net is fed by \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[9\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "RGB\[9\]" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 29 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708442074310 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[10\] " "Net is fed by \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[10\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "RGB\[10\]" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 29 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708442074310 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[11\] " "Net is fed by \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[11\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "RGB\[11\]" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 29 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708442074310 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[12\] " "Net is fed by \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[12\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "RGB\[12\]" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 29 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708442074310 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[13\] " "Net is fed by \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[13\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "RGB\[13\]" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 29 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708442074310 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[14\] " "Net is fed by \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[14\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "RGB\[14\]" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 29 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708442074310 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[15\] " "Net is fed by \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[15\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "RGB\[15\]" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 29 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708442074310 ""}  } { { "GENERAL/GENERAL.vhd" "LD_POS2" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd" 73 -1 0 } } { "GENERAL/GENERAL.vhd" "YROW" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd" 20 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708442074310 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 18 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "509 " "Peak virtual memory: 509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708442074846 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 20 16:14:34 2024 " "Processing ended: Tue Feb 20 16:14:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708442074846 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708442074846 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708442074846 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442074846 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 20 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 20 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708442075462 ""}
