// Seed: 3817141580
module module_0;
  id_1 :
  assert property (@(*) 1);
  wor [1 : 1 'd0] id_2;
  assign id_2 = -1'b0;
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout supply0 id_2;
  inout logic [7:0] id_1;
  assign id_2 = 1;
  parameter id_4 = 1;
  logic id_5;
  always @(negedge id_4) begin : LABEL_0
    id_1[1] <= 1;
    return id_2;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
