Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Softwares/Vivado2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clken
Compiling module xil_defaultlib.an_ctrl
Compiling module xil_defaultlib.edge_det
Compiling module xil_defaultlib.continue_stop
Compiling module xil_defaultlib.min_sec_clk
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.x7seg_d
Compiling module xil_defaultlib.FourLights
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav
