// Seed: 837705050
`timescale 1 ps / 1ps
module module_0;
  type_5(
      id_0, id_0 & id_0, 1'h0
  ); type_6(
      id_1, 'b0
  ); type_7(
      1'b0, 1, id_0, 1, id_0, id_2
  );
  reg id_3 = 1;
  generate
    initial begin
      id_1 = 1'b0;
      id_0 <= 1'b0;
      id_1 <= 1'd0;
      id_3 <= id_2;
    end
  endgenerate
  logic id_4;
endmodule
