* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     May 18 2019 12:10:42

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI6/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2drone  --package  SG48  --outdir  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI6/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI6/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2drone_pl.sdc  --dst_sdc_file  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI6/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2drone_pk.sdc  --devicename  iCE40UP5K  

***** Device Info *****
Chip: iCE40UP5K
Package: SG48
Size: 24 X 30

***** Design Utilization Info *****
Design: Pc2drone
Used Logic Cell: 1680/5280
Used Logic Tile: 354/660
Used IO Cell:    10/96
Used Bram Cell For iCE40: 0/30
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_system_pll_g
Clock Source: Pc2drone_pll_inst.clk_system_pll 
Clock Driver: Pc2drone_pll_inst.PLLOUTCORE_derived_clock_RNI5FOA (ICE_GB)
Driver Position: (13, 0, 0)
Fanout to FF: 786
Fanout to Tile: 264


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
31|                                                     
30|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0   
29|   0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0   
28|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
27|   0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
26|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
25|   0 0 0 0 0 0 0 0 0 0 1 7 6 3 1 0 0 0 0 0 0 0 0 0   
24|   1 2 0 0 0 0 0 0 5 1 6 8 8 8 6 1 0 0 0 0 0 0 0 2   
23|   7 2 2 0 0 0 0 7 7 8 6 8 8 8 7 1 1 1 0 1 1 1 3 7   
22|   7 2 1 0 0 0 0 4 3 4 8 8 7 5 7 2 1 1 0 0 0 0 0 4   
21|   2 2 8 0 0 0 1 6 2 5 8 8 8 7 8 2 1 0 0 0 0 0 0 1   
20|   4 8 2 8 1 0 3 4 1 7 8 8 8 1 6 7 0 1 0 0 0 0 0 0   
19|   5 8 8 8 8 0 3 4 4 6 6 8 2 7 7 5 2 0 0 5 5 0 0 1   
18|   1 7 8 8 8 0 0 6 1 1 7 2 5 7 8 7 7 3 0 7 8 1 0 0   
17|   2 7 8 7 8 0 6 1 3 1 8 3 7 6 8 7 6 4 0 8 8 1 1 7   
16|   6 7 8 8 8 0 3 1 2 4 3 5 8 7 8 6 8 8 0 7 1 0 1 1   
15|   8 7 8 8 6 0 4 0 1 1 7 5 8 6 7 8 7 8 0 1 3 3 1 6   
14|   8 7 8 8 8 0 1 1 6 1 8 2 4 8 7 8 8 7 0 4 2 1 1 8   
13|   8 2 8 8 3 0 5 2 6 2 2 5 2 7 8 7 5 1 0 5 7 5 2 1   
12|   1 5 7 5 3 0 5 1 2 7 5 8 8 6 6 1 1 0 0 6 7 2 7 8   
11|   8 1 1 2 2 0 3 7 1 6 8 8 1 4 1 3 8 3 0 8 6 2 4 7   
10|   8 2 1 1 6 0 7 7 3 7 8 0 8 3 1 6 4 4 0 8 7 2 2 7   
 9|   4 1 6 1 6 0 8 8 2 8 8 2 1 1 0 0 1 5 0 8 8 8 7 5   
 8|   2 1 0 0 1 0 8 8 6 6 8 0 1 0 0 0 0 0 0 1 0 0 0 0   
 7|   4 2 1 1 2 0 8 8 6 7 8 0 0 0 0 0 0 0 0 0 2 0 0 0   
 6|   7 2 0 0 0 0 1 8 5 7 4 1 0 0 0 0 0 1 0 0 0 0 0 0   
 5|   8 0 1 0 0 0 0 8 4 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 4|   1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 4.75

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  4  9  6  6  1  0  0  0  0  0  0  0  0  0    
24|     1  3  0  0  0  0  0  0  7  3  8  8 22 16 12  4  0  0  0  0  0  0  0  2    
23|     7  2  3  0  0  0  0 10 12 12 21 23 20 16 21  1  1  1  0  1  1  1  3  7    
22|     7  3  1  0  0  0  0  9  9  7 13 24 12 14 18  6  4  1  0  0  0  0  0  4    
21|     2  3  9  0  0  0  2 12  8 13 13 22 12 21  9  5  1  0  0  0  0  0  0  1    
20|     4 20  7 13  3  0  3  5  4 20 15  8 10  1 15 15  0  4  0  0  0  0  0  0    
19|    14 19 24 14 21  0  5  4  4 14  6 12  4 18 17 13  6  0  0  7  5  0  0  1    
18|     1 13 24 14 19  0  0  6  1  1 14  5 16 20 24 13 15  3  0  7 22  1  0  0    
17|     2 14 22 14 17  0  9  3  6  1 16 10 14 17 23 14 11  9  0  8 20  2  3  8    
16|     6 10 18 18 19  0  3  2  5  6 10 15 16 19 22 16 14 17  0  7  1  0  3  1    
15|     8 14 22 17 16  0  4  0  4  1 14 16 22 17 22 21 13 18  0  2  3  3  1  6    
14|    16 10 23 15 14  0  2  3  8  1 16  7 13 21 13 12 12 11  0  6  4  1  1  8    
13|    16  2 14  8 10  0 10  3 16  8  8 10  4 19 20 16 13  2  0  7  9  7  3  1    
12|     3  9  7 11  4  0  9  1  5  7 17 22 16 16 13  4  4  0  0 13 14  4 11 11    
11|     8  2  1  3  5  0  6  9  1 15 16  8  2 13  4 10 20 11  0 23 13  4 12  7    
10|     8  3  3  1 16  0 19  8  6  7 16  0 16 10  3 14 11 11  0 24 10  2  2  7    
 9|     5  1  6  4 17  0 17 18  6 18 18  5  1  2  0  0  4 10  0 22 10 12 10  5    
 8|     3  3  0  0  2  0 15 17 13 16 16  0  4  0  0  0  0  0  0  1  0  0  0  0    
 7|     5  3  3  4  5  0 14 16 13 18 16  0  0  0  0  0  0  0  0  0  5  0  0  0    
 6|     7  3  0  0  0  0  2 16 17 14 10  3  0  0  0  0  0  2  0  0  0  0  0  0    
 5|     8  0  1  0  0  0  0 16  8 10  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  1  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 9.48

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  4 17  6  6  1  0  0  0  0  0  0  0  0  0    
24|     1  4  0  0  0  0  0  0 12  3 13  8 23 16 21  4  0  0  0  0  0  0  0  2    
23|     7  2  4  0  0  0  0 18 18 22 21 23 20 17 24  1  1  1  0  1  1  1  3  7    
22|     7  4  1  0  0  0  0 13  9 11 28 24 12 17 21  6  4  1  0  0  0  0  0  4    
21|     2  3 18  0  0  0  2 16  8 18 22 23 16 24 15  6  1  0  0  0  0  0  0  1    
20|     4 20  7 22  3  0  3  8  4 23 31  8 21  1 19 25  0  4  0  0  0  0  0  0    
19|    20 19 24 24 31  0  5  4  4 24  6 21  4 21 19 17  6  0  0 11  5  0  0  1    
18|     1 20 24 24 29  0  0  6  1  1 14  5 18 25 24 24 25  3  0  7 23  1  0  0    
17|     2 21 23 23 30  0  9  3  6  1 18 12 14 21 23 26 17  9  0  8 20  2  3 14    
16|     6 16 19 24 30  0  3  2  8 13 12 19 18 25 30 22 27 17  0  7  1  0  3  1    
15|     8 20 22 30 20  0  4  0  4  1 14 20 28 21 26 28 24 18  0  2  7  3  1  6    
14|    23 20 23 30 18  0  2  3 12  1 18  8 14 27 26 24 29 22  0 15  4  1  1  8    
13|    23  2 24  8 10  0 18  4 22  8  8 10  4 25 28 23 16  2  0 13 16 13  6  1    
12|     3 13  7 11  5  0 17  1  5  7 19 22 23 22 18  4  4  0  0 19 18  4 18 22    
11|     8  2  1  3  8  0  6 21  1 19 16  8  2 15  4 10 29 11  0 23 20  4 12  7    
10|     8  4  3  1 22  0 27 23  7  7 17  0 16 12  3 24 15 12  0 24 16  2  2  7    
 9|     8  1  6  4 19  0 29 32  6 32 21  5  1  2  0  0  4 16  0 23 20 24 19  5    
 8|     4  3  0  0  2  0 29 26 17 19 16  0  4  0  0  0  0  0  0  1  0  0  0  0    
 7|     8  4  3  4  8  0 23 28 21 25 16  0  0  0  0  0  0  0  0  0  5  0  0  0    
 6|     7  4  0  0  0  0  2 16 18 25 15  3  0  0  0  0  0  2  0  0  0  0  0  0    
 5|     8  0  1  0  0  0  0 17  9 15  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  1  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 12.38

***** Run Time Info *****
Run Time:  2
