#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Fri Nov 21 14:30:16 2025
# Process ID         : 27780
# Current directory  : C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_MUL_SUBLAB2
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent32724 C:\Users\seppe\Documents\GitHub\Comar_assignment_4\RISCV_MUL_SUBLAB2\RISCV_MUL_SUBLAB2.xpr
# Log file           : C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_MUL_SUBLAB2/vivado.log
# Journal file       : C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_MUL_SUBLAB2\vivado.jou
# Running On         : Kurl
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen AI 5 340 w/ Radeon 840M              
# CPU Frequency      : 1996 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16955 MB
# Swap memory        : 15343 MB
# Total Virtual      : 32299 MB
# Available Virtual  : 5642 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_MUL_SUBLAB2/RISCV_MUL_SUBLAB2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.0\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.1\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\scu35\1.0\board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.6\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.7\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu110\1.4\board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_mpsoc\1.0\board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_rfsoc\1.0\board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.3\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.4\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu104\1.1\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.4\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.5\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.6\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.2\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.3\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.4\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1275\1.0\board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1285\1.0\board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208\production\2.0\board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216\production\2.0\board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670\2.0\board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_MUL_SUBLAB2/RISCV_MUL_SUBLAB2.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Project 1-5713] Board part '' set for the project  is not found. BoardPart property will be unset. Please select board from latest repo build 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 1619.000 ; gain = 183.836
update_compile_order -fileset sources_1
save_project_as RISCV_SUBLAB3 C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3 -force
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.cache/ip 
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: DataPath
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13840
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2591.773 ; gain = 489.949
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DataPath' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/DataPath.vhd:14]
INFO: [Synth 8-3491] module 'PC' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/PC.vhd:9' bound to instance 'PCount' of component 'PC' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/DataPath.vhd:165]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/PC.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'PC' (0#1) [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/PC.vhd:18]
INFO: [Synth 8-3491] module 'Instruction_Mem' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/Instruction_Mem.vhd:13' bound to instance 'ROM' of component 'Instruction_Mem' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/DataPath.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Instruction_Mem' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/Instruction_Mem.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Mem' (0#1) [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/Instruction_Mem.vhd:20]
INFO: [Synth 8-3491] module 'Reg_File' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/Reg_File.vhd:5' bound to instance 'RFILE' of component 'Reg_File' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/DataPath.vhd:169]
INFO: [Synth 8-638] synthesizing module 'Reg_File' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/Reg_File.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Reg_File' (0#1) [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/Reg_File.vhd:18]
INFO: [Synth 8-3491] module 'Mux' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/Mux.vhd:4' bound to instance 'Mux0' of component 'Mux' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/DataPath.vhd:173]
INFO: [Synth 8-638] synthesizing module 'Mux' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/Mux.vhd:13]
INFO: [Synth 8-226] default block is never used [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/Mux.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Mux' (0#1) [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/Mux.vhd:13]
INFO: [Synth 8-3491] module 'ALU_RV32' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/ALU_RV32.vhd:6' bound to instance 'ALU' of component 'ALU_RV32' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/DataPath.vhd:175]
INFO: [Synth 8-638] synthesizing module 'ALU_RV32' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/ALU_RV32.vhd:18]
INFO: [Synth 8-226] default block is never used [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/ALU_RV32.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ALU_RV32' (0#1) [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/ALU_RV32.vhd:18]
INFO: [Synth 8-3491] module 'multiplier' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:6' bound to instance 'MUL' of component 'multiplier' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/DataPath.vhd:178]
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:15]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (0#1) [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:14]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/FullAdder.vhd:4' bound to instance 'FullAdd' of component 'FullAdder' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:41]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'multiplier' (0#1) [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/multiplier.vhd:15]
INFO: [Synth 8-638] synthesizing module 'Data_Mem' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/Data_Mem.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'Data_Mem' (0#1) [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/Data_Mem.vhd:22]
INFO: [Synth 8-638] synthesizing module 'Branch_Control' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/Branch_Control.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Branch_Control' (0#1) [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/Branch_Control.vhd:15]
INFO: [Synth 8-638] synthesizing module 'Mux_ToRegFile' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/Mux_ToRegFile.vhd:23]
	Parameter busWidth bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/Mux_ToRegFile.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Mux_ToRegFile' (0#1) [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/Mux_ToRegFile.vhd:23]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/Control.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Control' (0#1) [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/Control.vhd:21]
INFO: [Synth 8-638] synthesizing module 'Immediate_Generator' [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/Immediate_Generator.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Immediate_Generator' (0#1) [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/Immediate_Generator.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'DataPath' (0#1) [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/DataPath.vhd:14]
WARNING: [Synth 8-4767] Trying to implement RAM 'MEM_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "MEM_reg" dissolved into registers
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 3312.836 ; gain = 1211.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 3324.648 ; gain = 1222.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 3324.648 ; gain = 1222.824
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 3334.004 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3446.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:12 ; elapsed = 00:00:59 . Memory (MB): peak = 3653.066 ; gain = 1551.242
136 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:14 . Memory (MB): peak = 3653.066 ; gain = 2027.969
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 22 09:16:39 2025...
