Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Jul 10 15:30:27 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ADC_test_timing_summary_routed.rpt -rpx ADC_test_timing_summary_routed.rpx
| Design       : ADC_test
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: ADC1/LTC2195_SPI_inst/spi_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 10 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -18.928     -969.612                    114                  678        0.084        0.000                      0                  678       -0.350       -0.350                       1                   572  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                              ------------         ----------      --------------
clk                                                {0.000 5.000}        10.000          100.000         
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_data_reg_n_0_[10]               {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_data_reg_n_0_[15]               {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_trigger_reg_n_0                 {0.000 5.000}        10.000          100.000         
  ADC2/LTC2195_SPI_inst/spi_clk                    {0.000 5.000}        10.000          100.000         
  ADC2/spi_data[7]                                 {0.000 5.000}        10.000          100.000         
  ADC2/spi_data[8]                                 {0.000 5.000}        10.000          100.000         
  ADC2/spi_data[9]                                 {0.000 5.000}        10.000          100.000         
  ADC2/spi_trigger_reg_n_0                         {0.000 5.000}        10.000          100.000         
  MMCME2_BASE_inst_n_2                             {0.000 2.500}        5.000           200.000         
    DCI1_out_p                                     {0.000 2.500}        5.000           200.000         
  clkDLYi                                          {0.625 3.125}        5.000           200.000         
    CLK_out_p                                      {3.125 5.625}        5.000           200.000         
  clkFB                                            {0.000 5.000}        10.000          100.000         
  clkFB_2                                          {0.000 5.000}        10.000          100.000         
  clkPS_int_1                                      {0.000 5.000}        10.000          100.000         
    ENC_p                                          {5.000 10.000}       10.000          100.000         
  clk_div_int_1                                    {1.250 6.250}        10.000          100.000         
  clk_int_1                                        {0.000 0.625}        1.250           800.000         
  rstLEDclk/clk__0                                 {0.000 5.000}        10.000          100.000         
    rst_in                                         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                      6.673        0.000                      0                  185        0.098        0.000                      0                  185        3.000        0.000                       0                   159  
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        4.467        0.000                      0                   83        0.144        0.000                      0                   83        4.220        0.000                       0                    49  
  AD9783_inst1/spi_data_reg_n_0_[10]                                                                                                                                                                 4.600        0.000                       0                    12  
  AD9783_inst1/spi_data_reg_n_0_[15]                                                                                                                                                                 4.600        0.000                       0                     4  
  AD9783_inst1/spi_trigger_reg_n_0                                                                                                                                                                   4.600        0.000                       0                    41  
  ADC2/LTC2195_SPI_inst/spi_clk                          4.707        0.000                      0                   69        0.116        0.000                      0                   69        4.220        0.000                       0                    41  
  ADC2/spi_data[7]                                                                                                                                                                                   4.600        0.000                       0                     4  
  ADC2/spi_data[8]                                                                                                                                                                                   4.600        0.000                       0                     6  
  ADC2/spi_data[9]                                                                                                                                                                                   4.600        0.000                       0                     4  
  ADC2/spi_trigger_reg_n_0                                                                                                                                                                           4.600        0.000                       0                    27  
  MMCME2_BASE_inst_n_2                                   2.656        0.000                      0                   32        0.174        0.000                      0                   32        2.100        0.000                       0                    49  
  clkDLYi                                                                                                                                                                                            3.400        0.000                       0                     3  
  clkFB                                                                                                                                                                                              8.751        0.000                       0                     2  
  clkFB_2                                                                                                                                                                                            8.751        0.000                       0                     2  
  clkPS_int_1                                                                                                                                                                                        8.400        0.000                       0                     3  
  clk_div_int_1                                          8.848        0.000                      0                    7        0.208        0.000                      0                    7        4.600        0.000                       0                     9  
  clk_int_1                                                                                                                                                                                         -0.350       -0.350                       1                     8  
  rstLEDclk/clk__0                                       6.272        0.000                      0                   61        0.255        0.000                      0                   61        4.650        0.000                       0                    32  
    rst_in                                                                                                                                                                                           0.000        0.000                       0                   215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  clk                                                    2.382        0.000                      0                    6        2.864        0.000                      0                    6  
AD9783_inst1/spi_trigger_reg_n_0                 clk                                                    1.253        0.000                      0                    1        1.468        0.000                      0                    1  
ADC2/LTC2195_SPI_inst/spi_clk                    clk                                                    2.258        0.000                      0                    8        2.716        0.000                      0                    8  
ADC2/spi_data[7]                                 clk                                                    3.643        0.000                      0                    1        0.221        0.000                      0                    1  
ADC2/spi_data[8]                                 clk                                                    3.642        0.000                      0                    1        0.210        0.000                      0                    1  
ADC2/spi_data[9]                                 clk                                                    2.122        0.000                      0                    1        0.927        0.000                      0                    1  
ADC2/spi_trigger_reg_n_0                         clk                                                    3.683        0.000                      0                    1        0.220        0.000                      0                    1  
clk_div_int_1                                    clk                                                    0.406        0.000                      0                   23        2.865        0.000                      0                   23  
rstLEDclk/clk__0                                 clk                                                    2.279        0.000                      0                    1        0.724        0.000                      0                    1  
rst_in                                           clk                                                    0.523        0.000                      0                    8        1.337        0.000                      0                    8  
AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -0.212       -0.473                      3                    6        2.996        0.000                      0                    6  
AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -1.033       -1.033                      1                    1        4.013        0.000                      0                    1  
AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -2.519      -13.135                      9                   61        0.507        0.000                      0                   61  
rst_in                                           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0      -13.376     -667.616                     61                   61        3.116        0.000                      0                   61  
ADC2/spi_data[7]                                 ADC2/LTC2195_SPI_inst/spi_clk                          2.491        0.000                      0                    2        2.578        0.000                      0                    2  
ADC2/spi_data[8]                                 ADC2/LTC2195_SPI_inst/spi_clk                          2.146        0.000                      0                    3        2.552        0.000                      0                    3  
ADC2/spi_data[9]                                 ADC2/LTC2195_SPI_inst/spi_clk                          4.912        0.000                      0                    1        1.093        0.000                      0                    1  
ADC2/spi_trigger_reg_n_0                         ADC2/LTC2195_SPI_inst/spi_clk                         -3.291      -10.511                      5                   44        0.113        0.000                      0                   44  
rst_in                                           ADC2/LTC2195_SPI_inst/spi_clk                        -12.597     -213.441                     44                   44        3.184        0.000                      0                   44  
clk                                              MMCME2_BASE_inst_n_2                                   0.645        0.000                      0                   30        0.157        0.000                      0                   30  
clk                                              clk_div_int_1                                          1.763        0.000                      0                    1        4.524        0.000                      0                    1  
rst_in                                           clk_div_int_1                                          0.300        0.000                      0                    7        1.348        0.000                      0                    7  
rst_in                                           rstLEDclk/clk__0                                       2.342        0.000                      0                    1        0.980        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                       From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       ----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        4.842        0.000                      0                    8        0.729        0.000                      0                    8  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        4.369        0.000                      0                    2        1.590        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        3.871        0.000                      0                   30        0.133        0.000                      0                   30  
**async_default**                                clk                                              AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        1.129        0.000                      0                   10        1.787        0.000                      0                   10  
**async_default**                                rst_in                                           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        2.056        0.000                      0                   43        1.356        0.000                      0                   43  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/spi_data_reg_n_0_[10]                    -9.101      -18.203                      2                    2       11.719        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_data_reg_n_0_[10]                     0.093        0.000                      0                    2        4.107        0.000                      0                    2  
**async_default**                                rst_in                                           AD9783_inst1/spi_data_reg_n_0_[10]                    -1.857       -3.715                      2                    2        4.857        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/spi_data_reg_n_0_[15]                    -6.258       -6.258                      1                    1        9.859        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_data_reg_n_0_[15]                     4.367        0.000                      0                    1        1.928        0.000                      0                    1  
**async_default**                                rst_in                                           AD9783_inst1/spi_data_reg_n_0_[15]                     1.901        0.000                      0                    1        2.983        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/spi_trigger_reg_n_0                      -9.599      -19.198                      2                    2       11.662        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/spi_trigger_reg_n_0                      -9.190       -9.190                      1                    1       11.308        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_trigger_reg_n_0                      -0.065       -0.131                      2                    5        1.553        0.000                      0                    5  
**async_default**                                clk                                              AD9783_inst1/spi_trigger_reg_n_0                      -6.838      -13.167                      2                    2        8.858        0.000                      0                    2  
**async_default**                                rst_in                                           AD9783_inst1/spi_trigger_reg_n_0                      -2.182       -5.226                      3                    6        1.938        0.000                      0                    6  
**async_default**                                ADC2/spi_data[7]                                 ADC2/LTC2195_SPI_inst/spi_clk                          4.580        0.000                      0                    2        0.084        0.000                      0                    2  
**async_default**                                ADC2/spi_data[8]                                 ADC2/LTC2195_SPI_inst/spi_clk                          3.796        0.000                      0                    4        0.137        0.000                      0                    4  
**async_default**                                ADC2/spi_data[9]                                 ADC2/LTC2195_SPI_inst/spi_clk                         -6.960       -6.960                      1                    2        1.950        0.000                      0                    2  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/LTC2195_SPI_inst/spi_clk                         -1.667       -1.667                      1                   20        1.057        0.000                      0                   20  
**async_default**                                rst_in                                           ADC2/LTC2195_SPI_inst/spi_clk                         -1.804       -1.804                      1                   33        1.584        0.000                      0                   33  
**async_default**                                ADC2/spi_data[7]                                 ADC2/spi_data[7]                                     -10.341      -10.341                      1                    1       12.180        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_data[7]                                      -0.579       -0.579                      1                    1        4.560        0.000                      0                    1  
**async_default**                                rst_in                                           ADC2/spi_data[7]                                      -3.153       -3.153                      1                    1        5.619        0.000                      0                    1  
**async_default**                                ADC2/spi_data[8]                                 ADC2/spi_data[8]                                     -10.770      -10.770                      1                    1       12.547        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_data[8]                                      -1.350       -1.350                      1                    1        5.047        0.000                      0                    1  
**async_default**                                rst_in                                           ADC2/spi_data[8]                                      -2.500       -2.500                      1                    1        5.346        0.000                      0                    1  
**async_default**                                ADC2/spi_data[9]                                 ADC2/spi_data[9]                                     -18.848      -18.848                      1                    1       16.288        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_data[9]                                      -3.726       -3.726                      1                    1        6.043        0.000                      0                    1  
**async_default**                                rst_in                                           ADC2/spi_data[9]                                      -3.864       -3.864                      1                    1        5.807        0.000                      0                    1  
**async_default**                                ADC2/spi_data[7]                                 ADC2/spi_trigger_reg_n_0                              -7.834       -7.834                      1                    1       10.074        0.000                      0                    1  
**async_default**                                ADC2/spi_data[8]                                 ADC2/spi_trigger_reg_n_0                              -6.312       -6.312                      1                    1        9.075        0.000                      0                    1  
**async_default**                                ADC2/spi_data[9]                                 ADC2/spi_trigger_reg_n_0                             -18.928      -18.928                      1                    1       15.870        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_trigger_reg_n_0                              -3.471       -3.471                      1                    3        2.069        0.000                      0                    3  
**async_default**                                rst_in                                           ADC2/spi_trigger_reg_n_0                              -3.773       -4.248                      2                    4        1.631        0.000                      0                    4  
**async_default**                                rst_in                                           clk                                                    0.278        0.000                      0                   97        6.295        0.000                      0                   97  
**async_default**                                rst_in                                           clkPS_int_1                                            0.373        0.000                      0                    1        1.394        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               rst_in                                                 2.803        0.000                      0                    2        1.892        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               rst_in                                                 3.335        0.000                      0                    1        1.443        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 rst_in                                                 2.171        0.000                      0                    5        2.085        0.000                      0                    5  
**async_default**                                ADC2/spi_data[7]                                 rst_in                                                 2.490        0.000                      0                    1        1.742        0.000                      0                    1  
**async_default**                                ADC2/spi_data[8]                                 rst_in                                                 2.465        0.000                      0                    1        1.813        0.000                      0                    1  
**async_default**                                ADC2/spi_data[9]                                 rst_in                                                -7.602       -7.602                      1                    1        6.861        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         rst_in                                                -2.309       -2.309                      1                    3        3.880        0.000                      0                    3  
**async_default**                                clk                                              rst_in                                                 1.884        0.000                      0                    2        0.989        0.000                      0                    2  
**async_default**                                rst_in                                           rst_in                                                -2.027       -2.027                      1                   11        1.466        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.428ns (15.188%)  route 2.390ns (84.812%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.388     4.266    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.269     4.535 f  rstLEDclk/counter_reg[26]/Q
                         net (fo=2, routed)           0.613     5.147    rstLEDclk/counter_reg_n_0_[26]
    SLICE_X54Y150        LUT4 (Prop_lut4_I2_O)        0.053     5.200 f  rstLEDclk/counter[5]_i_4/O
                         net (fo=1, routed)           0.683     5.884    rstLEDclk/counter[5]_i_4_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.053     5.937 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.306    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.359 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.724     7.083    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[13]/C
                         clock pessimism              0.204    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X55Y148        FDRE (Setup_fdre_C_R)       -0.367    13.756    rstLEDclk/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                  6.673    

Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.428ns (15.188%)  route 2.390ns (84.812%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.388     4.266    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.269     4.535 f  rstLEDclk/counter_reg[26]/Q
                         net (fo=2, routed)           0.613     5.147    rstLEDclk/counter_reg_n_0_[26]
    SLICE_X54Y150        LUT4 (Prop_lut4_I2_O)        0.053     5.200 f  rstLEDclk/counter[5]_i_4/O
                         net (fo=1, routed)           0.683     5.884    rstLEDclk/counter[5]_i_4_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.053     5.937 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.306    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.359 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.724     7.083    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[14]/C
                         clock pessimism              0.204    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X55Y148        FDRE (Setup_fdre_C_R)       -0.367    13.756    rstLEDclk/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                  6.673    

Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.428ns (15.188%)  route 2.390ns (84.812%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.388     4.266    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.269     4.535 f  rstLEDclk/counter_reg[26]/Q
                         net (fo=2, routed)           0.613     5.147    rstLEDclk/counter_reg_n_0_[26]
    SLICE_X54Y150        LUT4 (Prop_lut4_I2_O)        0.053     5.200 f  rstLEDclk/counter[5]_i_4/O
                         net (fo=1, routed)           0.683     5.884    rstLEDclk/counter[5]_i_4_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.053     5.937 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.306    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.359 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.724     7.083    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[15]/C
                         clock pessimism              0.204    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X55Y148        FDRE (Setup_fdre_C_R)       -0.367    13.756    rstLEDclk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                  6.673    

Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.428ns (15.188%)  route 2.390ns (84.812%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.388     4.266    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.269     4.535 f  rstLEDclk/counter_reg[26]/Q
                         net (fo=2, routed)           0.613     5.147    rstLEDclk/counter_reg_n_0_[26]
    SLICE_X54Y150        LUT4 (Prop_lut4_I2_O)        0.053     5.200 f  rstLEDclk/counter[5]_i_4/O
                         net (fo=1, routed)           0.683     5.884    rstLEDclk/counter[5]_i_4_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.053     5.937 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.306    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.359 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.724     7.083    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[16]/C
                         clock pessimism              0.204    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X55Y148        FDRE (Setup_fdre_C_R)       -0.367    13.756    rstLEDclk/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                  6.673    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.428ns (15.400%)  route 2.351ns (84.600%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.388     4.266    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.269     4.535 f  rstLEDclk/counter_reg[26]/Q
                         net (fo=2, routed)           0.613     5.147    rstLEDclk/counter_reg_n_0_[26]
    SLICE_X54Y150        LUT4 (Prop_lut4_I2_O)        0.053     5.200 f  rstLEDclk/counter[5]_i_4/O
                         net (fo=1, routed)           0.683     5.884    rstLEDclk/counter[5]_i_4_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.053     5.937 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.306    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.359 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.685     7.045    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[17]/C
                         clock pessimism              0.204    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X55Y149        FDRE (Setup_fdre_C_R)       -0.367    13.756    rstLEDclk/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.428ns (15.400%)  route 2.351ns (84.600%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.388     4.266    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.269     4.535 f  rstLEDclk/counter_reg[26]/Q
                         net (fo=2, routed)           0.613     5.147    rstLEDclk/counter_reg_n_0_[26]
    SLICE_X54Y150        LUT4 (Prop_lut4_I2_O)        0.053     5.200 f  rstLEDclk/counter[5]_i_4/O
                         net (fo=1, routed)           0.683     5.884    rstLEDclk/counter[5]_i_4_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.053     5.937 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.306    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.359 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.685     7.045    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[18]/C
                         clock pessimism              0.204    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X55Y149        FDRE (Setup_fdre_C_R)       -0.367    13.756    rstLEDclk/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.428ns (15.400%)  route 2.351ns (84.600%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.388     4.266    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.269     4.535 f  rstLEDclk/counter_reg[26]/Q
                         net (fo=2, routed)           0.613     5.147    rstLEDclk/counter_reg_n_0_[26]
    SLICE_X54Y150        LUT4 (Prop_lut4_I2_O)        0.053     5.200 f  rstLEDclk/counter[5]_i_4/O
                         net (fo=1, routed)           0.683     5.884    rstLEDclk/counter[5]_i_4_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.053     5.937 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.306    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.359 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.685     7.045    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[19]/C
                         clock pessimism              0.204    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X55Y149        FDRE (Setup_fdre_C_R)       -0.367    13.756    rstLEDclk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.428ns (15.400%)  route 2.351ns (84.600%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.388     4.266    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.269     4.535 f  rstLEDclk/counter_reg[26]/Q
                         net (fo=2, routed)           0.613     5.147    rstLEDclk/counter_reg_n_0_[26]
    SLICE_X54Y150        LUT4 (Prop_lut4_I2_O)        0.053     5.200 f  rstLEDclk/counter[5]_i_4/O
                         net (fo=1, routed)           0.683     5.884    rstLEDclk/counter[5]_i_4_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.053     5.937 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.306    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.359 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.685     7.045    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
                         clock pessimism              0.204    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X55Y149        FDRE (Setup_fdre_C_R)       -0.367    13.756    rstLEDclk/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.923ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.428ns (16.676%)  route 2.139ns (83.324%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 13.953 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.388     4.266    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.269     4.535 f  rstLEDclk/counter_reg[26]/Q
                         net (fo=2, routed)           0.613     5.147    rstLEDclk/counter_reg_n_0_[26]
    SLICE_X54Y150        LUT4 (Prop_lut4_I2_O)        0.053     5.200 f  rstLEDclk/counter[5]_i_4/O
                         net (fo=1, routed)           0.683     5.884    rstLEDclk/counter[5]_i_4_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.053     5.937 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.306    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.359 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.473     6.832    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y145        FDRE                                         r  rstLEDclk/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y145        FDRE                                         r  rstLEDclk/counter_reg[2]/C
                         clock pessimism              0.204    14.158    
                         clock uncertainty           -0.035    14.122    
    SLICE_X55Y145        FDRE (Setup_fdre_C_R)       -0.367    13.755    rstLEDclk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.755    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  6.923    

Slack (MET) :             6.923ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.428ns (16.676%)  route 2.139ns (83.324%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 13.953 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.388     4.266    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.269     4.535 f  rstLEDclk/counter_reg[26]/Q
                         net (fo=2, routed)           0.613     5.147    rstLEDclk/counter_reg_n_0_[26]
    SLICE_X54Y150        LUT4 (Prop_lut4_I2_O)        0.053     5.200 f  rstLEDclk/counter[5]_i_4/O
                         net (fo=1, routed)           0.683     5.884    rstLEDclk/counter[5]_i_4_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.053     5.937 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.306    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.359 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.473     6.832    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y145        FDRE                                         r  rstLEDclk/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y145        FDRE                                         r  rstLEDclk/counter_reg[3]/C
                         clock pessimism              0.204    14.158    
                         clock uncertainty           -0.035    14.122    
    SLICE_X55Y145        FDRE (Setup_fdre_C_R)       -0.367    13.755    rstLEDclk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.755    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  6.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.253ns (70.499%)  route 0.106ns (29.501%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.002 r  rstLEDclk/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.002    rstLEDclk/data0[21]
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[21]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.727%)  route 0.076ns (37.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.100     1.885 r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.076     1.961    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg_n_0_[4]
    SLICE_X16Y41         LUT6 (Prop_lut6_I5_O)        0.028     1.989 r  AD9783_inst1/AD_9783_SPI_inst/clk_counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.989    AD9783_inst1/AD_9783_SPI_inst/clk_counter[5]
    SLICE_X16Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism             -0.376     1.796    
    SLICE_X16Y41         FDCE (Hold_fdce_C_D)         0.087     1.883    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.264ns (71.376%)  route 0.106ns (28.624%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.013 r  rstLEDclk/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.013    rstLEDclk/data0[23]
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[23]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.272ns (71.982%)  route 0.106ns (28.018%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.021 r  rstLEDclk/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.021    rstLEDclk/data0[22]
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ADC1/FSM_onehot_state_f_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.128ns (58.970%)  route 0.089ns (41.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.681     1.782    ADC1/clk_in
    SLICE_X17Y36         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDCE (Prop_fdce_C_Q)         0.100     1.882 r  ADC1/FSM_onehot_state_f_reg[12]/Q
                         net (fo=4, routed)           0.089     1.971    ADC1/FSM_onehot_state_f_reg_n_0_[12]
    SLICE_X16Y36         LUT6 (Prop_lut6_I3_O)        0.028     1.999 r  ADC1/FSM_onehot_state_f[13]_i_1/O
                         net (fo=1, routed)           0.000     1.999    ADC1/FSM_onehot_state_f[13]_i_1_n_0
    SLICE_X16Y36         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.920     2.169    ADC1/clk_in
    SLICE_X16Y36         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.375     1.793    
    SLICE_X16Y36         FDCE (Hold_fdce_C_D)         0.087     1.880    ADC1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.277ns (72.348%)  route 0.106ns (27.652%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.026 r  rstLEDclk/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.026    rstLEDclk/data0[24]
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[24]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.278ns (72.420%)  route 0.106ns (27.580%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.986 r  rstLEDclk/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    rstLEDclk/counter_reg[24]_i_1_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.027 r  rstLEDclk/counter_reg[26]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.027    rstLEDclk/data0[25]
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[25]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y151        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 AD9783_inst1/counter_f_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/counter_f_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.314%)  route 0.095ns (42.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X15Y41         FDPE                                         r  AD9783_inst1/counter_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDPE (Prop_fdpe_C_Q)         0.100     1.885 r  AD9783_inst1/counter_f_reg[0]/Q
                         net (fo=8, routed)           0.095     1.981    AD9783_inst1/counter_f_reg__0[0]
    SLICE_X14Y41         LUT6 (Prop_lut6_I2_O)        0.028     2.009 r  AD9783_inst1/counter_f[5]_i_1__1/O
                         net (fo=1, routed)           0.000     2.009    AD9783_inst1/counter0__1[5]
    SLICE_X14Y41         FDPE                                         r  AD9783_inst1/counter_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/clk_in
    SLICE_X14Y41         FDPE                                         r  AD9783_inst1/counter_f_reg[5]/C
                         clock pessimism             -0.376     1.796    
    SLICE_X14Y41         FDPE (Hold_fdpe_C_D)         0.087     1.883    AD9783_inst1/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.130ns (53.690%)  route 0.112ns (46.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.100     1.885 r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/Q
                         net (fo=7, routed)           0.112     1.997    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg_n_0_[1]
    SLICE_X16Y41         LUT5 (Prop_lut5_I0_O)        0.030     2.027 r  AD9783_inst1/AD_9783_SPI_inst/clk_counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.027    AD9783_inst1/AD_9783_SPI_inst/clk_counter[3]
    SLICE_X16Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism             -0.376     1.796    
    SLICE_X16Y41         FDCE (Hold_fdce_C_D)         0.096     1.892    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.297ns (73.721%)  route 0.106ns (26.279%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.986 r  rstLEDclk/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    rstLEDclk/counter_reg[24]_i_1_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.046 r  rstLEDclk/counter_reg[26]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.046    rstLEDclk/data0[26]
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y151        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y5    BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X15Y41     AD9783_inst1/counter_f_reg[1]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X14Y41     AD9783_inst1/counter_f_reg[4]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X12Y42     AD9783_inst1/spi_data_reg[15]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X16Y38     ADC1/LTC2195_SPI_inst/spi_clk_reg/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X0Y34      ADC2/FR_out_reg[4]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X0Y34      ADC2/FR_out_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X0Y34      ADC2/FR_out_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X15Y41     AD9783_inst1/counter_f_reg[1]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X14Y41     AD9783_inst1/counter_f_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X12Y42     AD9783_inst1/spi_data_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X0Y34      ADC2/FR_out_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X0Y34      ADC2/FR_out_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X0Y34      ADC2/FR_out_reg[6]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    FDPE/C             n/a            0.350         5.000       4.650      SLICE_X15Y41     AD9783_inst1/counter_f_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         5.000       4.650      SLICE_X15Y41     AD9783_inst1/counter_f_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         5.000       4.650      SLICE_X14Y41     AD9783_inst1/counter_f_reg[2]/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         5.000       4.650      SLICE_X14Y41     AD9783_inst1/counter_f_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         5.000       4.650      SLICE_X14Y41     AD9783_inst1/counter_f_reg[4]/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         5.000       4.650      SLICE_X14Y41     AD9783_inst1/counter_f_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        4.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 0.361ns (6.827%)  route 4.926ns (93.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.061ns = ( 20.061 - 10.000 ) 
    Source Clock Delay      (SCD):    11.123ns
    Clock Pessimism Removal (CPR):    1.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.843    11.123    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y40          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.308    11.431 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.936    12.368    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X8Y43          LUT6 (Prop_lut6_I0_O)        0.053    12.421 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__1/O
                         net (fo=1, routed)           3.990    16.411    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X7Y43          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.791    20.061    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y43          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              1.096    21.157    
                         clock uncertainty           -0.035    21.122    
    SLICE_X7Y43          FDRE (Setup_fdre_C_CE)      -0.244    20.878    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         20.878    
                         arrival time                         -16.411    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 0.361ns (7.162%)  route 4.680ns (92.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.002ns = ( 20.002 - 10.000 ) 
    Source Clock Delay      (SCD):    11.123ns
    Clock Pessimism Removal (CPR):    1.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.843    11.123    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y40          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.308    11.431 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.819    12.250    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X10Y43         LUT6 (Prop_lut6_I1_O)        0.053    12.303 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           3.861    16.164    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0_n_0
    SLICE_X10Y44         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    20.002    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y44         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              1.096    21.098    
                         clock uncertainty           -0.035    21.063    
    SLICE_X10Y44         FDRE (Setup_fdre_C_CE)      -0.219    20.844    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         20.844    
                         arrival time                         -16.164    
  -------------------------------------------------------------------
                         slack                                  4.680    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 0.361ns (7.402%)  route 4.516ns (92.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.061ns = ( 20.061 - 10.000 ) 
    Source Clock Delay      (SCD):    11.123ns
    Clock Pessimism Removal (CPR):    1.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.843    11.123    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y40          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.308    11.431 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.754    12.186    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X8Y43          LUT6 (Prop_lut6_I2_O)        0.053    12.239 r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           3.762    16.000    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0_n_0
    SLICE_X6Y43          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.791    20.061    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y43          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism              1.096    21.157    
                         clock uncertainty           -0.035    21.122    
    SLICE_X6Y43          FDRE (Setup_fdre_C_CE)      -0.219    20.903    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         20.903    
                         arrival time                         -16.000    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 0.322ns (7.413%)  route 4.022ns (92.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.999ns = ( 19.999 - 10.000 ) 
    Source Clock Delay      (SCD):    11.126ns
    Clock Pessimism Removal (CPR):    1.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.846    11.126    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y43         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDPE (Prop_fdpe_C_Q)         0.269    11.395 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.814    12.209    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.053    12.262 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.208    15.470    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X8Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.729    19.999    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              1.096    21.095    
                         clock uncertainty           -0.035    21.060    
    SLICE_X8Y38          FDCE (Setup_fdce_C_CE)      -0.219    20.841    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         20.841    
                         arrival time                         -15.470    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 0.322ns (7.413%)  route 4.022ns (92.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.999ns = ( 19.999 - 10.000 ) 
    Source Clock Delay      (SCD):    11.126ns
    Clock Pessimism Removal (CPR):    1.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.846    11.126    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y43         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDPE (Prop_fdpe_C_Q)         0.269    11.395 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.814    12.209    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.053    12.262 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.208    15.470    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X8Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.729    19.999    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              1.096    21.095    
                         clock uncertainty           -0.035    21.060    
    SLICE_X8Y38          FDCE (Setup_fdce_C_CE)      -0.219    20.841    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         20.841    
                         arrival time                         -15.470    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 0.322ns (7.413%)  route 4.022ns (92.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.999ns = ( 19.999 - 10.000 ) 
    Source Clock Delay      (SCD):    11.126ns
    Clock Pessimism Removal (CPR):    1.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.846    11.126    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y43         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDPE (Prop_fdpe_C_Q)         0.269    11.395 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.814    12.209    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.053    12.262 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.208    15.470    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X8Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.729    19.999    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              1.096    21.095    
                         clock uncertainty           -0.035    21.060    
    SLICE_X8Y38          FDCE (Setup_fdce_C_CE)      -0.219    20.841    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         20.841    
                         arrival time                         -15.470    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 0.322ns (7.413%)  route 4.022ns (92.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.999ns = ( 19.999 - 10.000 ) 
    Source Clock Delay      (SCD):    11.126ns
    Clock Pessimism Removal (CPR):    1.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.846    11.126    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y43         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDPE (Prop_fdpe_C_Q)         0.269    11.395 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.814    12.209    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.053    12.262 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.208    15.470    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X8Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.729    19.999    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              1.096    21.095    
                         clock uncertainty           -0.035    21.060    
    SLICE_X8Y38          FDCE (Setup_fdce_C_CE)      -0.219    20.841    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         20.841    
                         arrival time                         -15.470    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 0.322ns (7.413%)  route 4.022ns (92.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.999ns = ( 19.999 - 10.000 ) 
    Source Clock Delay      (SCD):    11.126ns
    Clock Pessimism Removal (CPR):    1.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.846    11.126    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y43         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDPE (Prop_fdpe_C_Q)         0.269    11.395 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.814    12.209    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.053    12.262 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.208    15.470    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X8Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.729    19.999    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              1.096    21.095    
                         clock uncertainty           -0.035    21.060    
    SLICE_X8Y38          FDCE (Setup_fdce_C_CE)      -0.219    20.841    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         20.841    
                         arrival time                         -15.470    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 0.322ns (7.413%)  route 4.022ns (92.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.999ns = ( 19.999 - 10.000 ) 
    Source Clock Delay      (SCD):    11.126ns
    Clock Pessimism Removal (CPR):    1.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.846    11.126    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y43         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDPE (Prop_fdpe_C_Q)         0.269    11.395 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.814    12.209    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.053    12.262 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.208    15.470    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X8Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.729    19.999    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                         clock pessimism              1.096    21.095    
                         clock uncertainty           -0.035    21.060    
    SLICE_X8Y38          FDCE (Setup_fdce_C_CE)      -0.219    20.841    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         20.841    
                         arrival time                         -15.470    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.322ns (7.461%)  route 3.994ns (92.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    11.126ns
    Clock Pessimism Removal (CPR):    1.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.846    11.126    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y43         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDPE (Prop_fdpe_C_Q)         0.269    11.395 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.814    12.209    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.053    12.262 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.180    15.442    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X10Y40         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y40         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              1.102    21.103    
                         clock uncertainty           -0.035    21.068    
    SLICE_X10Y40         FDCE (Setup_fdce_C_CE)      -0.219    20.849    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         20.849    
                         arrival time                         -15.442    
  -------------------------------------------------------------------
                         slack                                  5.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.852%)  route 0.114ns (47.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.575ns
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.686     4.588    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y43         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDPE (Prop_fdpe_C_Q)         0.100     4.688 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.114     4.802    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X10Y43         LUT5 (Prop_lut5_I4_O)        0.028     4.830 r  AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__1/O
                         net (fo=2, routed)           0.000     4.830    AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__1_n_0
    SLICE_X10Y43         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.926     5.575    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y43         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism             -0.976     4.599    
    SLICE_X10Y43         FDCE (Hold_fdce_C_D)         0.087     4.686    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -4.686    
                         arrival time                           4.830    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.171ns (72.368%)  route 0.065ns (27.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.575ns
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.987ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.686     4.588    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDPE (Prop_fdpe_C_Q)         0.107     4.695 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/Q
                         net (fo=2, routed)           0.065     4.760    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P_n_0
    SLICE_X8Y43          LUT3 (Prop_lut3_I0_O)        0.064     4.824 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000     4.824    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X8Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.926     5.575    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.987     4.588    
    SLICE_X8Y43          FDPE (Hold_fdpe_C_D)         0.087     4.675    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -4.675    
                         arrival time                           4.824    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.965%)  route 0.133ns (51.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.685     4.587    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.100     4.687 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/Q
                         net (fo=2, routed)           0.133     4.820    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[9]
    SLICE_X8Y42          LUT3 (Prop_lut3_I0_O)        0.028     4.848 r  AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1/O
                         net (fo=1, routed)           0.000     4.848    AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1_n_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism             -0.976     4.598    
    SLICE_X8Y42          FDCE (Hold_fdce_C_D)         0.087     4.685    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -4.685    
                         arrival time                           4.848    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.099%)  route 0.138ns (51.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.685     4.587    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.100     4.687 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/Q
                         net (fo=2, routed)           0.138     4.825    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I2_O)        0.028     4.853 r  AD9783_inst1/AD_9783_SPI_inst/data_out[4]_C_i_1/O
                         net (fo=1, routed)           0.000     4.853    AD9783_inst1/AD_9783_SPI_inst/data_out[4]_C_i_1_n_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism             -0.973     4.601    
    SLICE_X8Y42          FDCE (Hold_fdce_C_D)         0.087     4.688    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -4.688    
                         arrival time                           4.853    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.707%)  route 0.110ns (46.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.987ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.685     4.587    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.100     4.687 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.110     4.797    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X11Y42         LUT6 (Prop_lut6_I5_O)        0.028     4.825 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000     4.825    AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1_n_0
    SLICE_X11Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.987     4.587    
    SLICE_X11Y42         FDCE (Hold_fdce_C_D)         0.060     4.647    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -4.647    
                         arrival time                           4.825    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.256%)  route 0.106ns (53.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.685     4.587    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.091     4.678 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/Q
                         net (fo=2, routed)           0.106     4.784    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[5]
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism             -0.973     4.601    
    SLICE_X9Y41          FDCE (Hold_fdce_C_D)         0.003     4.604    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -4.604    
                         arrival time                           4.784    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.256%)  route 0.106ns (53.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.685     4.587    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.091     4.678 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/Q
                         net (fo=2, routed)           0.106     4.784    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[5]
    SLICE_X8Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism             -0.973     4.601    
    SLICE_X8Y41          FDPE (Hold_fdpe_C_D)         0.002     4.603    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -4.603    
                         arrival time                           4.784    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.870%)  route 0.139ns (52.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.686     4.588    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.100     4.688 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/Q
                         net (fo=2, routed)           0.139     4.827    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C_n_0
    SLICE_X9Y42          LUT3 (Prop_lut3_I2_O)        0.028     4.855 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000     4.855    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2_n_0
    SLICE_X9Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism             -0.973     4.601    
    SLICE_X9Y42          FDCE (Hold_fdce_C_D)         0.060     4.661    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.661    
                         arrival time                           4.855    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.627%)  route 0.108ns (54.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.987ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.685     4.587    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.091     4.678 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/Q
                         net (fo=1, routed)           0.108     4.786    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_n_0
    SLICE_X9Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
                         clock pessimism             -0.987     4.587    
    SLICE_X9Y42          FDCE (Hold_fdce_C_D)         0.005     4.592    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         -4.592    
                         arrival time                           4.786    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.146ns (49.280%)  route 0.150ns (50.721%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.686     4.588    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     4.706 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/Q
                         net (fo=2, routed)           0.150     4.856    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I2_O)        0.028     4.884 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000     4.884    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.973     4.601    
    SLICE_X8Y42          FDCE (Hold_fdce_C_D)         0.087     4.688    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -4.688    
                         arrival time                           4.884    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         10.000      8.400      BUFGCTRL_X0Y6  counter_f_reg[11]_i_3/I
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X8Y38    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X10Y40   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
Min Period        n/a     FDPE/C      n/a            0.750         10.000      9.250      SLICE_X8Y43    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X10Y41   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X9Y42    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X8Y39    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X8Y38    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X8Y38    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X8Y39    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X10Y41   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X10Y41   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X10Y40   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
Low Pulse Width   Slow    FDPE/C      n/a            0.400         5.000       4.600      SLICE_X8Y43    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X8Y38    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X8Y38    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X9Y42    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X8Y39    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X8Y38    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X8Y38    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X10Y41   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X10Y41   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X8Y38    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X10Y40   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X8Y44    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
High Pulse Width  Fast    FDPE/C      n/a            0.350         5.000       4.650      SLICE_X8Y43    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         5.000       4.650      SLICE_X7Y43    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.350         5.000       4.650      SLICE_X7Y43    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.350         5.000       4.650      SLICE_X10Y44   AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X10Y43   AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_data_reg_n_0_[10]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_data_reg[10]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X9Y43  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X9Y43  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X9Y43  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X9Y43  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X8Y43  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X8Y43  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X8Y43  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X8Y43  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y42  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y42  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y42  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y44  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X8Y43  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X9Y43  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_data_reg_n_0_[15]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_data_reg[15]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y39  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y39  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X11Y39  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X9Y39   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X10Y39  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X9Y39   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X10Y39  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X11Y39  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_trigger_reg_n_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_trigger_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y41  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y44  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y39  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X9Y43   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X9Y43   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y39  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X9Y43   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X9Y43   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X9Y40   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X9Y40   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y44   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X8Y43   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X8Y43   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X8Y43   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X11Y43  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X8Y43   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X9Y40   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X11Y44  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X10Y42  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X9Y41   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/LTC2195_SPI_inst/spi_clk
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 0.361ns (7.231%)  route 4.631ns (92.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.867ns = ( 19.867 - 10.000 ) 
    Source Clock Delay      (SCD):    10.968ns
    Clock Pessimism Removal (CPR):    1.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.841    10.968    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y35         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.308    11.276 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.715    11.990    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I2_O)        0.053    12.043 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.917    15.960    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X13Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.727    19.867    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              1.079    20.946    
                         clock uncertainty           -0.035    20.910    
    SLICE_X13Y34         FDCE (Setup_fdce_C_CE)      -0.244    20.666    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         20.666    
                         arrival time                         -15.960    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 0.361ns (7.231%)  route 4.631ns (92.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.867ns = ( 19.867 - 10.000 ) 
    Source Clock Delay      (SCD):    10.968ns
    Clock Pessimism Removal (CPR):    1.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.841    10.968    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y35         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.308    11.276 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.715    11.990    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I2_O)        0.053    12.043 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.917    15.960    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X13Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.727    19.867    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              1.079    20.946    
                         clock uncertainty           -0.035    20.910    
    SLICE_X13Y34         FDCE (Setup_fdce_C_CE)      -0.244    20.666    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         20.666    
                         arrival time                         -15.960    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 0.361ns (7.231%)  route 4.631ns (92.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.867ns = ( 19.867 - 10.000 ) 
    Source Clock Delay      (SCD):    10.968ns
    Clock Pessimism Removal (CPR):    1.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.841    10.968    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y35         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.308    11.276 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.715    11.990    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I2_O)        0.053    12.043 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.917    15.960    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X13Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.727    19.867    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              1.079    20.946    
                         clock uncertainty           -0.035    20.910    
    SLICE_X13Y34         FDCE (Setup_fdce_C_CE)      -0.244    20.666    ADC2/LTC2195_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         20.666    
                         arrival time                         -15.960    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 0.361ns (7.231%)  route 4.631ns (92.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.867ns = ( 19.867 - 10.000 ) 
    Source Clock Delay      (SCD):    10.968ns
    Clock Pessimism Removal (CPR):    1.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.841    10.968    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y35         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.308    11.276 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.715    11.990    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I2_O)        0.053    12.043 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.917    15.960    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X13Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.727    19.867    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
                         clock pessimism              1.079    20.946    
                         clock uncertainty           -0.035    20.910    
    SLICE_X13Y34         FDCE (Setup_fdce_C_CE)      -0.244    20.666    ADC2/LTC2195_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         20.666    
                         arrival time                         -15.960    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 0.361ns (7.232%)  route 4.630ns (92.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.866ns = ( 19.866 - 10.000 ) 
    Source Clock Delay      (SCD):    10.967ns
    Clock Pessimism Removal (CPR):    1.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.840    10.967    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.308    11.275 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.792    12.067    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X14Y33         LUT6 (Prop_lut6_I4_O)        0.053    12.120 r  ADC2/LTC2195_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           3.838    15.958    ADC2/LTC2195_SPI_inst/spi_scs_out4_out
    SLICE_X12Y33         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.726    19.866    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y33         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              1.079    20.945    
                         clock uncertainty           -0.035    20.909    
    SLICE_X12Y33         FDRE (Setup_fdre_C_CE)      -0.219    20.690    ADC2/LTC2195_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         20.690    
                         arrival time                         -15.958    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 0.361ns (7.283%)  route 4.596ns (92.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.866ns = ( 19.866 - 10.000 ) 
    Source Clock Delay      (SCD):    10.968ns
    Clock Pessimism Removal (CPR):    1.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.841    10.968    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y35         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.308    11.276 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.715    11.990    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I2_O)        0.053    12.043 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.881    15.925    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X13Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.726    19.866    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              1.079    20.945    
                         clock uncertainty           -0.035    20.909    
    SLICE_X13Y33         FDCE (Setup_fdce_C_CE)      -0.244    20.665    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         20.665    
                         arrival time                         -15.925    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 0.361ns (7.283%)  route 4.596ns (92.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.866ns = ( 19.866 - 10.000 ) 
    Source Clock Delay      (SCD):    10.968ns
    Clock Pessimism Removal (CPR):    1.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.841    10.968    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y35         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.308    11.276 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.715    11.990    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I2_O)        0.053    12.043 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.881    15.925    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X13Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.726    19.866    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              1.079    20.945    
                         clock uncertainty           -0.035    20.909    
    SLICE_X13Y33         FDCE (Setup_fdce_C_CE)      -0.244    20.665    ADC2/LTC2195_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         20.665    
                         arrival time                         -15.925    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 0.361ns (7.283%)  route 4.596ns (92.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.866ns = ( 19.866 - 10.000 ) 
    Source Clock Delay      (SCD):    10.968ns
    Clock Pessimism Removal (CPR):    1.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.841    10.968    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y35         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.308    11.276 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.715    11.990    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I2_O)        0.053    12.043 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.881    15.925    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X13Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.726    19.866    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              1.079    20.945    
                         clock uncertainty           -0.035    20.909    
    SLICE_X13Y33         FDCE (Setup_fdce_C_CE)      -0.244    20.665    ADC2/LTC2195_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         20.665    
                         arrival time                         -15.925    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 0.361ns (7.283%)  route 4.596ns (92.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.866ns = ( 19.866 - 10.000 ) 
    Source Clock Delay      (SCD):    10.968ns
    Clock Pessimism Removal (CPR):    1.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.841    10.968    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y35         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.308    11.276 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.715    11.990    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I2_O)        0.053    12.043 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.881    15.925    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X13Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.726    19.866    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              1.079    20.945    
                         clock uncertainty           -0.035    20.909    
    SLICE_X13Y33         FDCE (Setup_fdce_C_CE)      -0.244    20.665    ADC2/LTC2195_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         20.665    
                         arrival time                         -15.925    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 0.361ns (7.283%)  route 4.596ns (92.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.866ns = ( 19.866 - 10.000 ) 
    Source Clock Delay      (SCD):    10.968ns
    Clock Pessimism Removal (CPR):    1.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.841    10.968    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y35         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.308    11.276 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.715    11.990    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I2_O)        0.053    12.043 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.881    15.925    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X13Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.726    19.866    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              1.079    20.945    
                         clock uncertainty           -0.035    20.909    
    SLICE_X13Y33         FDCE (Setup_fdce_C_CE)      -0.244    20.665    ADC2/LTC2195_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         20.665    
                         arrival time                         -15.925    
  -------------------------------------------------------------------
                         slack                                  4.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_3/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.100ns (60.429%)  route 0.065ns (39.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.476ns
    Source Clock Delay      (SCD):    4.505ns
    Clock Pessimism Removal (CPR):    0.971ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.685     1.786    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.091     1.877 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.884     3.762    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.826 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.679     4.505    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDCE (Prop_fdce_C_Q)         0.100     4.605 r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/Q
                         net (fo=2, routed)           0.065     4.670    ADC2/LTC2195_SPI_inst/data_out_reg_c_2_n_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.917     5.476    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
                         clock pessimism             -0.971     4.505    
    SLICE_X13Y32         FDCE (Hold_fdce_C_D)         0.049     4.554    ADC2/LTC2195_SPI_inst/data_out_reg_c_3
  -------------------------------------------------------------------
                         required time                         -4.554    
                         arrival time                           4.670    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.146ns (62.187%)  route 0.089ns (37.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.474ns
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.960ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.685     1.786    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.091     1.877 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.884     3.762    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.826 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.677     4.503    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDPE (Prop_fdpe_C_Q)         0.118     4.621 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/Q
                         net (fo=2, routed)           0.089     4.709    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P_n_0
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.028     4.737 r  ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1/O
                         net (fo=1, routed)           0.000     4.737    ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1_n_0
    SLICE_X13Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.915     5.474    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.960     4.514    
    SLICE_X13Y30         FDPE (Hold_fdpe_C_D)         0.060     4.574    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -4.574    
                         arrival time                           4.737    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.933%)  route 0.109ns (46.067%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.475ns
    Source Clock Delay      (SCD):    4.505ns
    Clock Pessimism Removal (CPR):    0.959ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.685     1.786    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.091     1.877 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.884     3.762    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.826 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.679     4.505    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDCE (Prop_fdce_C_Q)         0.100     4.605 r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/Q
                         net (fo=2, routed)           0.109     4.714    ADC2/LTC2195_SPI_inst/data_out_reg_n_0_[4]
    SLICE_X13Y31         LUT3 (Prop_lut3_I0_O)        0.028     4.742 r  ADC2/LTC2195_SPI_inst/data_out[5]_C_i_1/O
                         net (fo=1, routed)           0.000     4.742    ADC2/LTC2195_SPI_inst/data_out[5]_C_i_1_n_0
    SLICE_X13Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.916     5.475    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism             -0.959     4.516    
    SLICE_X13Y31         FDCE (Hold_fdce_C_D)         0.060     4.576    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -4.576    
                         arrival time                           4.742    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.609%)  route 0.140ns (58.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.476ns
    Source Clock Delay      (SCD):    4.505ns
    Clock Pessimism Removal (CPR):    0.960ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.685     1.786    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.091     1.877 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.884     3.762    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.826 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.679     4.505    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDCE (Prop_fdce_C_Q)         0.100     4.605 r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/Q
                         net (fo=2, routed)           0.140     4.745    ADC2/LTC2195_SPI_inst/data_out_reg_n_0_[4]
    SLICE_X12Y32         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.917     5.476    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y32         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.960     4.516    
    SLICE_X12Y32         FDPE (Hold_fdpe_C_D)         0.060     4.576    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -4.576    
                         arrival time                           4.745    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.473%)  route 0.153ns (54.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.474ns
    Source Clock Delay      (SCD):    4.505ns
    Clock Pessimism Removal (CPR):    0.959ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.685     1.786    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.091     1.877 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.884     3.762    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.826 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.679     4.505    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDCE (Prop_fdce_C_Q)         0.100     4.605 r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/Q
                         net (fo=2, routed)           0.153     4.758    ADC2/LTC2195_SPI_inst/data_out_reg_n_0_[6]
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.028     4.786 r  ADC2/LTC2195_SPI_inst/data_out[7]_C_i_1/O
                         net (fo=1, routed)           0.000     4.786    ADC2/LTC2195_SPI_inst/data_out[7]_C_i_1_n_0
    SLICE_X14Y30         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.915     5.474    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y30         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.959     4.515    
    SLICE_X14Y30         FDCE (Hold_fdce_C_D)         0.087     4.602    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -4.602    
                         arrival time                           4.786    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_1/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.627%)  route 0.108ns (54.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.476ns
    Source Clock Delay      (SCD):    4.505ns
    Clock Pessimism Removal (CPR):    0.971ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.685     1.786    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.091     1.877 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.884     3.762    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.826 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.679     4.505    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDCE (Prop_fdce_C_Q)         0.091     4.596 r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/Q
                         net (fo=1, routed)           0.108     4.704    ADC2/LTC2195_SPI_inst/data_out_reg_c_0_n_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.917     5.476    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
                         clock pessimism             -0.971     4.505    
    SLICE_X13Y32         FDCE (Hold_fdce_C_D)         0.011     4.516    ADC2/LTC2195_SPI_inst/data_out_reg_c_1
  -------------------------------------------------------------------
                         required time                         -4.516    
                         arrival time                           4.704    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.665%)  route 0.116ns (44.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.476ns
    Source Clock Delay      (SCD):    4.505ns
    Clock Pessimism Removal (CPR):    0.960ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.685     1.786    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.091     1.877 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.884     3.762    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.826 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.679     4.505    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y32         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDPE (Prop_fdpe_C_Q)         0.118     4.623 r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/Q
                         net (fo=1, routed)           0.116     4.739    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P_n_0
    SLICE_X13Y32         LUT3 (Prop_lut3_I0_O)        0.028     4.767 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000     4.767    ADC2/LTC2195_SPI_inst/data_out[6]_i_2_n_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.917     5.476    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.960     4.516    
    SLICE_X13Y32         FDCE (Hold_fdce_C_D)         0.060     4.576    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.576    
                         arrival time                           4.767    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_0/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.603%)  route 0.109ns (54.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.476ns
    Source Clock Delay      (SCD):    4.505ns
    Clock Pessimism Removal (CPR):    0.971ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.685     1.786    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.091     1.877 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.884     3.762    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.826 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.679     4.505    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDCE (Prop_fdce_C_Q)         0.091     4.596 r  ADC2/LTC2195_SPI_inst/data_out_reg_c/Q
                         net (fo=1, routed)           0.109     4.704    ADC2/LTC2195_SPI_inst/data_out_reg_c_n_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.917     5.476    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                         clock pessimism             -0.971     4.505    
    SLICE_X13Y32         FDCE (Hold_fdce_C_D)         0.006     4.511    ADC2/LTC2195_SPI_inst/data_out_reg_c_0
  -------------------------------------------------------------------
                         required time                         -4.511    
                         arrival time                           4.704    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.146ns (48.168%)  route 0.157ns (51.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.478ns
    Source Clock Delay      (SCD):    4.507ns
    Clock Pessimism Removal (CPR):    0.959ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.685     1.786    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.091     1.877 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.884     3.762    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.826 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.681     4.507    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y35         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDPE (Prop_fdpe_C_Q)         0.118     4.625 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.157     4.782    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I4_O)        0.028     4.810 r  ADC2/LTC2195_SPI_inst/state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.810    ADC2/LTC2195_SPI_inst/state_f[1]_i_1__0_n_0
    SLICE_X14Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.919     5.478    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.959     4.519    
    SLICE_X14Y34         FDCE (Hold_fdce_C_D)         0.087     4.606    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.606    
                         arrival time                           4.810    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.146ns (47.852%)  route 0.159ns (52.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.478ns
    Source Clock Delay      (SCD):    4.507ns
    Clock Pessimism Removal (CPR):    0.959ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.685     1.786    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.091     1.877 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.884     3.762    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.826 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.681     4.507    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y35         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDPE (Prop_fdpe_C_Q)         0.118     4.625 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.159     4.784    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I1_O)        0.028     4.812 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.812    ADC2/LTC2195_SPI_inst/state_f[2]_i_1__0_n_0
    SLICE_X14Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.919     5.478    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.959     4.519    
    SLICE_X14Y34         FDCE (Hold_fdce_C_D)         0.087     4.606    ADC2/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.606    
                         arrival time                           4.812    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/LTC2195_SPI_inst/spi_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/LTC2195_SPI_inst/spi_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         10.000      8.400      BUFGCTRL_X0Y7  counter_f_reg[11]_i_3__0/I
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X13Y32   ADC2/LTC2195_SPI_inst/data_out_reg_c/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X13Y32   ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X13Y32   ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X13Y32   ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X13Y33   ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X13Y33   ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X13Y34   ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X13Y33   ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X13Y33   ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X10Y31   ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X10Y31   ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X10Y31   ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X10Y31   ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X13Y33   ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X13Y33   ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X13Y34   ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X13Y33   ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X13Y33   ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X13Y34   ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X10Y31   ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X10Y31   ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X10Y31   ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X10Y31   ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X15Y30   ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X15Y30   ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
High Pulse Width  Slow    FDPE/C      n/a            0.350         5.000       4.650      SLICE_X14Y31   ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
High Pulse Width  Fast    FDPE/C      n/a            0.350         5.000       4.650      SLICE_X14Y31   ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X13Y32   ADC2/LTC2195_SPI_inst/data_out_reg_c/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X13Y32   ADC2/LTC2195_SPI_inst/data_out_reg_c/C



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/spi_data[7]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_data[7]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_data_reg[7]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X12Y29  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X12Y29  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X14Y30  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X12Y30  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X12Y30  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X14Y30  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X12Y29  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X12Y29  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/spi_data[8]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_data[8]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_data_reg[8]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X16Y30  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X16Y30  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X16Y30  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X13Y31  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X12Y32  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X13Y31  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X13Y30  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X12Y32  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X16Y30  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X13Y30  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X13Y31  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X13Y31  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/spi_data[9]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_data[9]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_data_reg[9]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X15Y31  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X15Y31  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X15Y31  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X14Y31  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X15Y30  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X15Y30  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X14Y31  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X15Y31  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_trigger_reg_n_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_trigger_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X15Y31  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X16Y30  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X12Y29  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X15Y31  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X12Y29  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X16Y30  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X13Y35  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X13Y35  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X15Y30  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X15Y31  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X14Y35  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X14Y31  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X12Y30  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X14Y34  ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X14Y34  ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X15Y30  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X13Y32  ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X13Y32  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        2.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[13].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.269ns (14.917%)  route 1.534ns (85.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.445ns = ( 12.445 - 5.000 ) 
    Source Clock Delay      (SCD):    7.775ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.489     7.775    AD9783_inst1/clkD
    SLICE_X0Y175         FDRE                                         r  AD9783_inst1/data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.269     8.044 r  AD9783_inst1/data_in_reg[13]/Q
                         net (fo=1, routed)           1.534     9.578    AD9783_inst1/data_in[13]
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.586    12.445    AD9783_inst1/clkD
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/C
                         clock pessimism              0.436    12.882    
                         clock uncertainty           -0.072    12.810    
    OLOGIC_X0Y220        ODDR (Setup_oddr_C_D1)      -0.576    12.234    AD9783_inst1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.690ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[12].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.269ns (15.259%)  route 1.494ns (84.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.451ns = ( 12.451 - 5.000 ) 
    Source Clock Delay      (SCD):    7.794ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_fdre_C_Q)         0.269     8.063 r  AD9783_inst1/data_in_reg[30]/Q
                         net (fo=1, routed)           1.494     9.556    AD9783_inst1/data_in[30]
    OLOGIC_X0Y236        ODDR                                         r  AD9783_inst1/pins[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.592    12.451    AD9783_inst1/clkD
    OLOGIC_X0Y236        ODDR                                         r  AD9783_inst1/pins[12].ODDR_inst/C
                         clock pessimism              0.436    12.888    
                         clock uncertainty           -0.072    12.816    
    OLOGIC_X0Y236        ODDR (Setup_oddr_C_D2)      -0.569    12.247    AD9783_inst1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.247    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.713ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.269ns (15.415%)  route 1.476ns (84.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.451ns = ( 12.451 - 5.000 ) 
    Source Clock Delay      (SCD):    7.782ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.496     7.782    AD9783_inst1/clkD
    SLICE_X0Y180         FDRE                                         r  AD9783_inst1/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDRE (Prop_fdre_C_Q)         0.269     8.051 r  AD9783_inst1/data_in_reg[12]/Q
                         net (fo=1, routed)           1.476     9.527    AD9783_inst1/data_in[12]
    OLOGIC_X0Y236        ODDR                                         r  AD9783_inst1/pins[12].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.592    12.451    AD9783_inst1/clkD
    OLOGIC_X0Y236        ODDR                                         r  AD9783_inst1/pins[12].ODDR_inst/C
                         clock pessimism              0.436    12.888    
                         clock uncertainty           -0.072    12.816    
    OLOGIC_X0Y236        ODDR (Setup_oddr_C_D1)      -0.576    12.240    AD9783_inst1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.240    
                         arrival time                          -9.527    
  -------------------------------------------------------------------
                         slack                                  2.713    

Slack (MET) :             2.969ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[15].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.269ns (18.838%)  route 1.159ns (81.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.715ns = ( 12.715 - 5.000 ) 
    Source Clock Delay      (SCD):    8.190ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.904     8.190    AD9783_inst1/clkD
    SLICE_X0Y43          FDRE                                         r  AD9783_inst1/data_in_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.269     8.459 r  AD9783_inst1/data_in_reg[33]/Q
                         net (fo=1, routed)           1.159     9.618    AD9783_inst1/data_in[33]
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.856    12.715    AD9783_inst1/clkD
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/C
                         clock pessimism              0.512    13.228    
                         clock uncertainty           -0.072    13.156    
    OLOGIC_X0Y18         ODDR (Setup_oddr_C_D2)      -0.569    12.587    AD9783_inst1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  2.969    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.269ns (21.141%)  route 1.003ns (78.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.445ns = ( 12.445 - 5.000 ) 
    Source Clock Delay      (SCD):    7.789ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.503     7.789    AD9783_inst1/clkD
    SLICE_X0Y186         FDRE                                         r  AD9783_inst1/data_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y186         FDRE (Prop_fdre_C_Q)         0.269     8.058 r  AD9783_inst1/data_in_reg[31]/Q
                         net (fo=1, routed)           1.003     9.061    AD9783_inst1/data_in[31]
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.586    12.445    AD9783_inst1/clkD
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/C
                         clock pessimism              0.436    12.882    
                         clock uncertainty           -0.072    12.810    
    OLOGIC_X0Y220        ODDR (Setup_oddr_C_D2)      -0.569    12.241    AD9783_inst1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.241    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  3.180    

Slack (MET) :             3.346ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.246ns (24.606%)  route 0.754ns (75.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.455ns = ( 12.455 - 5.000 ) 
    Source Clock Delay      (SCD):    7.794ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_fdre_C_Q)         0.246     8.040 r  AD9783_inst1/data_in_reg[2]/Q
                         net (fo=2, routed)           0.754     8.793    AD9783_inst1/data_in[2]
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.596    12.455    AD9783_inst1/clkD
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/C
                         clock pessimism              0.436    12.892    
                         clock uncertainty           -0.072    12.820    
    OLOGIC_X0Y202        ODDR (Setup_oddr_C_D1)      -0.681    12.139    AD9783_inst1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.139    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                  3.346    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.269ns (25.929%)  route 0.768ns (74.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.715ns = ( 12.715 - 5.000 ) 
    Source Clock Delay      (SCD):    8.182ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.896     8.182    AD9783_inst1/clkD
    SLICE_X0Y33          FDRE                                         r  AD9783_inst1/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.269     8.451 r  AD9783_inst1/data_in_reg[15]/Q
                         net (fo=1, routed)           0.768     9.219    AD9783_inst1/data_in[15]
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.856    12.715    AD9783_inst1/clkD
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/C
                         clock pessimism              0.512    13.228    
                         clock uncertainty           -0.072    13.156    
    OLOGIC_X0Y18         ODDR (Setup_oddr_C_D1)      -0.576    12.580    AD9783_inst1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.538ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.269ns (29.262%)  route 0.650ns (70.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.455ns = ( 12.455 - 5.000 ) 
    Source Clock Delay      (SCD):    7.794ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_fdre_C_Q)         0.269     8.063 r  AD9783_inst1/data_in_reg[20]/Q
                         net (fo=2, routed)           0.650     8.713    AD9783_inst1/data_in[20]
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.596    12.455    AD9783_inst1/clkD
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/C
                         clock pessimism              0.436    12.892    
                         clock uncertainty           -0.072    12.820    
    OLOGIC_X0Y202        ODDR (Setup_oddr_C_D2)      -0.569    12.251    AD9783_inst1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                  3.538    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.269ns (31.671%)  route 0.580ns (68.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.719ns = ( 12.719 - 5.000 ) 
    Source Clock Delay      (SCD):    8.179ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.893     8.179    AD9783_inst1/clkD
    SLICE_X0Y18          FDRE                                         r  AD9783_inst1/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.269     8.448 r  AD9783_inst1/data_in_reg[32]/Q
                         net (fo=1, routed)           0.580     9.028    AD9783_inst1/data_in[32]
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.860    12.719    AD9783_inst1/clkD
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/C
                         clock pessimism              0.512    13.232    
                         clock uncertainty           -0.072    13.160    
    OLOGIC_X0Y10         ODDR (Setup_oddr_C_D2)      -0.569    12.591    AD9783_inst1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.591    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[5].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.246ns (33.734%)  route 0.483ns (66.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 12.453 - 5.000 ) 
    Source Clock Delay      (SCD):    7.976ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.690     7.976    AD9783_inst1/clkD
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y204         FDRE (Prop_fdre_C_Q)         0.246     8.222 r  AD9783_inst1/data_in_reg[5]/Q
                         net (fo=1, routed)           0.483     8.705    AD9783_inst1/data_in[5]
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.594    12.453    AD9783_inst1/clkD
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/C
                         clock pessimism              0.565    13.019    
                         clock uncertainty           -0.072    12.947    
    OLOGIC_X0Y206        ODDR (Setup_oddr_C_D1)      -0.676    12.271    AD9783_inst1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.271    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                  3.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.100ns (24.138%)  route 0.314ns (75.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.691ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.599     2.931    AD9783_inst1/clkD
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_fdre_C_Q)         0.100     3.031 r  AD9783_inst1/data_in_reg[20]/Q
                         net (fo=2, routed)           0.314     3.346    AD9783_inst1/data_in[20]
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.934     3.691    AD9783_inst1/clkD
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/C
                         clock pessimism             -0.432     3.258    
    OLOGIC_X0Y202        ODDR (Hold_oddr_C_D2)       -0.087     3.171    AD9783_inst1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.171    
                         arrival time                           3.346    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.091ns (20.370%)  route 0.356ns (79.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.691ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.599     2.931    AD9783_inst1/clkD
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_fdre_C_Q)         0.091     3.022 r  AD9783_inst1/data_in_reg[2]/Q
                         net (fo=2, routed)           0.356     3.378    AD9783_inst1/data_in[2]
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.934     3.691    AD9783_inst1/clkD
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/C
                         clock pessimism             -0.432     3.258    
    OLOGIC_X0Y202        ODDR (Hold_oddr_C_D1)       -0.125     3.133    AD9783_inst1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.378    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.116%)  route 0.193ns (65.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.679ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.666     2.998    AD9783_inst1/clkD
    SLICE_X0Y224         FDRE                                         r  AD9783_inst1/data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y224         FDRE (Prop_fdre_C_Q)         0.100     3.098 r  AD9783_inst1/data_in_reg[28]/Q
                         net (fo=1, routed)           0.193     3.291    AD9783_inst1/data_in[28]
    OLOGIC_X0Y224        ODDR                                         r  AD9783_inst1/pins[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.922     3.679    AD9783_inst1/clkD
    OLOGIC_X0Y224        ODDR                                         r  AD9783_inst1/pins[10].ODDR_inst/C
                         clock pessimism             -0.617     3.061    
    OLOGIC_X0Y224        ODDR (Hold_oddr_C_D2)       -0.087     2.974    AD9783_inst1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.974    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.116%)  route 0.193ns (65.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.680ns
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.668     3.000    AD9783_inst1/clkD
    SLICE_X0Y222         FDRE                                         r  AD9783_inst1/data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y222         FDRE (Prop_fdre_C_Q)         0.100     3.100 r  AD9783_inst1/data_in_reg[29]/Q
                         net (fo=1, routed)           0.193     3.293    AD9783_inst1/data_in[29]
    OLOGIC_X0Y222        ODDR                                         r  AD9783_inst1/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.923     3.680    AD9783_inst1/clkD
    OLOGIC_X0Y222        ODDR                                         r  AD9783_inst1/pins[11].ODDR_inst/C
                         clock pessimism             -0.617     3.062    
    OLOGIC_X0Y222        ODDR (Hold_oddr_C_D2)       -0.087     2.975    AD9783_inst1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[1].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.116%)  route 0.193ns (65.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.599     2.931    AD9783_inst1/clkD
    SLICE_X0Y196         FDRE                                         r  AD9783_inst1/data_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDRE (Prop_fdre_C_Q)         0.100     3.031 r  AD9783_inst1/data_in_reg[19]/Q
                         net (fo=1, routed)           0.193     3.224    AD9783_inst1/data_in[19]
    OLOGIC_X0Y196        ODDR                                         r  AD9783_inst1/pins[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.833     3.590    AD9783_inst1/clkD
    OLOGIC_X0Y196        ODDR                                         r  AD9783_inst1/pins[1].ODDR_inst/C
                         clock pessimism             -0.597     2.992    
    OLOGIC_X0Y196        ODDR (Hold_oddr_C_D2)       -0.087     2.905    AD9783_inst1/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.224    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.116%)  route 0.193ns (65.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.591ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.600     2.932    AD9783_inst1/clkD
    SLICE_X0Y198         FDRE                                         r  AD9783_inst1/data_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_fdre_C_Q)         0.100     3.032 r  AD9783_inst1/data_in_reg[21]/Q
                         net (fo=1, routed)           0.193     3.225    AD9783_inst1/data_in[21]
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.834     3.591    AD9783_inst1/clkD
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/C
                         clock pessimism             -0.597     2.993    
    OLOGIC_X0Y198        ODDR (Hold_oddr_C_D2)       -0.087     2.906    AD9783_inst1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.116%)  route 0.193ns (65.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.679     3.011    AD9783_inst1/clkD
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y204         FDRE (Prop_fdre_C_Q)         0.100     3.111 r  AD9783_inst1/data_in_reg[22]/Q
                         net (fo=1, routed)           0.193     3.304    AD9783_inst1/data_in[22]
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.933     3.690    AD9783_inst1/clkD
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/C
                         clock pessimism             -0.617     3.072    
    OLOGIC_X0Y204        ODDR (Hold_oddr_C_D2)       -0.087     2.985    AD9783_inst1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.985    
                         arrival time                           3.304    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[6].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.116%)  route 0.193ns (65.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.677     3.009    AD9783_inst1/clkD
    SLICE_X0Y210         FDRE                                         r  AD9783_inst1/data_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y210         FDRE (Prop_fdre_C_Q)         0.100     3.109 r  AD9783_inst1/data_in_reg[24]/Q
                         net (fo=1, routed)           0.193     3.302    AD9783_inst1/data_in[24]
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.931     3.688    AD9783_inst1/clkD
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/C
                         clock pessimism             -0.617     3.070    
    OLOGIC_X0Y210        ODDR (Hold_oddr_C_D2)       -0.087     2.983    AD9783_inst1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.983    
                         arrival time                           3.302    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[8].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.116%)  route 0.193ns (65.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.683ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.672     3.004    AD9783_inst1/clkD
    SLICE_X0Y218         FDRE                                         r  AD9783_inst1/data_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y218         FDRE (Prop_fdre_C_Q)         0.100     3.104 r  AD9783_inst1/data_in_reg[26]/Q
                         net (fo=1, routed)           0.193     3.297    AD9783_inst1/data_in[26]
    OLOGIC_X0Y218        ODDR                                         r  AD9783_inst1/pins[8].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.926     3.683    AD9783_inst1/clkD
    OLOGIC_X0Y218        ODDR                                         r  AD9783_inst1/pins[8].ODDR_inst/C
                         clock pessimism             -0.617     3.065    
    OLOGIC_X0Y218        ODDR (Hold_oddr_C_D2)       -0.087     2.978    AD9783_inst1/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.978    
                         arrival time                           3.297    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[9].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.116%)  route 0.193ns (65.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.674     3.006    AD9783_inst1/clkD
    SLICE_X0Y216         FDRE                                         r  AD9783_inst1/data_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y216         FDRE (Prop_fdre_C_Q)         0.100     3.106 r  AD9783_inst1/data_in_reg[27]/Q
                         net (fo=1, routed)           0.193     3.299    AD9783_inst1/data_in[27]
    OLOGIC_X0Y216        ODDR                                         r  AD9783_inst1/pins[9].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.928     3.685    AD9783_inst1/clkD
    OLOGIC_X0Y216        ODDR                                         r  AD9783_inst1/pins[9].ODDR_inst/C
                         clock pessimism             -0.617     3.067    
    OLOGIC_X0Y216        ODDR (Hold_oddr_C_D2)       -0.087     2.980    AD9783_inst1/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.980    
                         arrival time                           3.299    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y0    AD9783_inst1/BUFG_clkD/I
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y222    AD9783_inst1/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y236    AD9783_inst1/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y220    AD9783_inst1/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y10     AD9783_inst1/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y18     AD9783_inst1/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y212    AD9783_inst1/pins[16].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y196    AD9783_inst1/pins[1].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y202    AD9783_inst1/pins[2].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y198    AD9783_inst1/pins[3].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y222     AD9783_inst1/data_in_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y224     AD9783_inst1/data_in_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y208     AD9783_inst1/data_in_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y216     AD9783_inst1/data_in_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y196     AD9783_inst1/data_in_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y194     AD9783_inst1/data_in_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y198     AD9783_inst1/data_in_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y204     AD9783_inst1/data_in_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y204     AD9783_inst1/data_in_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y210     AD9783_inst1/data_in_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y18      AD9783_inst1/data_in_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y18      AD9783_inst1/data_in_reg[32]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y224     AD9783_inst1/data_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y222     AD9783_inst1/data_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y180     AD9783_inst1/data_in_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y175     AD9783_inst1/data_in_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y33      AD9783_inst1/data_in_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y196     AD9783_inst1/data_in_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y196     AD9783_inst1/data_in_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y194     AD9783_inst1/data_in_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y3    AD9783_inst1/BUFG_clkDLY/I
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y192    AD9783_inst1/ODDR_CLK/C
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_2
  To Clock:  clkFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkPS_int_1
  To Clock:  clkPS_int_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkPS_int_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y4    ADC2/BUFG_clkPS/I
Min Period  n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y36     ADC2/ODDR_inst/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int_1
  To Clock:  clk_div_int_1

Setup :            0  Failing Endpoints,  Worst Slack        8.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.848ns  (required time - arrival time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        1.024ns  (logic 0.269ns (26.273%)  route 0.755ns (73.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.745ns = ( 19.995 - 11.250 ) 
    Source Clock Delay      (SCD):    9.324ns = ( 10.574 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=158, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.899    10.574    ADC2/clk_div
    SLICE_X1Y35          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.269    10.843 r  ADC2/bit_slip_reg/Q
                         net (fo=4, routed)           0.755    11.597    ADC2/bit_slip
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=158, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.781    19.995    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.546    20.542    
                         clock uncertainty           -0.080    20.462    
    ILOGIC_X0Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.445    ADC2/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.445    
                         arrival time                         -11.597    
  -------------------------------------------------------------------
                         slack                                  8.848    

Slack (MET) :             9.009ns  (required time - arrival time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.874ns  (logic 0.269ns (30.761%)  route 0.605ns (69.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.757ns = ( 20.007 - 11.250 ) 
    Source Clock Delay      (SCD):    9.324ns = ( 10.574 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=158, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.899    10.574    ADC2/clk_div
    SLICE_X1Y35          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.269    10.843 r  ADC2/bit_slip_reg/Q
                         net (fo=4, routed)           0.605    11.448    ADC2/bit_slip
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=158, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.793    20.007    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.546    20.554    
                         clock uncertainty           -0.080    20.474    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.457    ADC2/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.457    
                         arrival time                         -11.448    
  -------------------------------------------------------------------
                         slack                                  9.009    

Slack (MET) :             9.052ns  (required time - arrival time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.903ns  (logic 0.322ns (35.651%)  route 0.581ns (64.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.752ns = ( 20.002 - 11.250 ) 
    Source Clock Delay      (SCD):    9.324ns = ( 10.574 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=158, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.899    10.574    ADC2/clk_div
    SLICE_X1Y35          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.269    10.843 r  ADC2/bit_slip_reg/Q
                         net (fo=4, routed)           0.581    11.424    ADC2/bit_slip
    SLICE_X1Y35          LUT3 (Prop_lut3_I2_O)        0.053    11.477 r  ADC2/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    11.477    ADC2/bit_slip_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  ADC2/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=158, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.788    20.002    ADC2/clk_div
    SLICE_X1Y35          FDRE                                         r  ADC2/bit_slip_reg/C
                         clock pessimism              0.571    20.574    
                         clock uncertainty           -0.080    20.494    
    SLICE_X1Y35          FDRE (Setup_fdre_C_D)        0.035    20.529    ADC2/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         20.529    
                         arrival time                         -11.477    
  -------------------------------------------------------------------
                         slack                                  9.052    

Slack (MET) :             9.091ns  (required time - arrival time)
  Source:                 ADC2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.865ns  (logic 0.399ns (46.141%)  route 0.466ns (53.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.751ns = ( 20.001 - 11.250 ) 
    Source Clock Delay      (SCD):    9.323ns = ( 10.573 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=158, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.898    10.573    ADC2/clk_div
    SLICE_X1Y34          FDRE                                         r  ADC2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.246    10.819 r  ADC2/counter_reg[1]/Q
                         net (fo=2, routed)           0.466    11.284    ADC2/counter_reg_n_0_[1]
    SLICE_X1Y34          LUT6 (Prop_lut6_I1_O)        0.153    11.437 r  ADC2/BS_state_i_1__0/O
                         net (fo=1, routed)           0.000    11.437    ADC2/BS_state_i_1__0_n_0
    SLICE_X1Y34          FDRE                                         r  ADC2/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=158, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.787    20.001    ADC2/clk_div
    SLICE_X1Y34          FDRE                                         r  ADC2/BS_state_reg/C
                         clock pessimism              0.571    20.573    
                         clock uncertainty           -0.080    20.493    
    SLICE_X1Y34          FDRE (Setup_fdre_C_D)        0.035    20.528    ADC2/BS_state_reg
  -------------------------------------------------------------------
                         required time                         20.528    
                         arrival time                         -11.437    
  -------------------------------------------------------------------
                         slack                                  9.091    

Slack (MET) :             9.103ns  (required time - arrival time)
  Source:                 ADC2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.881ns  (logic 0.414ns (47.006%)  route 0.467ns (52.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.751ns = ( 20.001 - 11.250 ) 
    Source Clock Delay      (SCD):    9.323ns = ( 10.573 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=158, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.898    10.573    ADC2/clk_div
    SLICE_X1Y34          FDRE                                         r  ADC2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.246    10.819 r  ADC2/counter_reg[1]/Q
                         net (fo=2, routed)           0.467    11.285    ADC2/counter_reg_n_0_[1]
    SLICE_X1Y34          LUT4 (Prop_lut4_I0_O)        0.168    11.453 r  ADC2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.453    ADC2/counter[1]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  ADC2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=158, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.787    20.001    ADC2/clk_div
    SLICE_X1Y34          FDRE                                         r  ADC2/counter_reg[1]/C
                         clock pessimism              0.571    20.573    
                         clock uncertainty           -0.080    20.493    
    SLICE_X1Y34          FDRE (Setup_fdre_C_D)        0.063    20.556    ADC2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         20.556    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                  9.103    

Slack (MET) :             9.175ns  (required time - arrival time)
  Source:                 ADC2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.780ns  (logic 0.322ns (41.305%)  route 0.458ns (58.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.751ns = ( 20.001 - 11.250 ) 
    Source Clock Delay      (SCD):    9.323ns = ( 10.573 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=158, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.898    10.573    ADC2/clk_div
    SLICE_X1Y34          FDRE                                         r  ADC2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.269    10.842 f  ADC2/counter_reg[0]/Q
                         net (fo=3, routed)           0.458    11.299    ADC2/counter_reg_n_0_[0]
    SLICE_X1Y34          LUT3 (Prop_lut3_I0_O)        0.053    11.352 r  ADC2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    11.352    ADC2/counter[0]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  ADC2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=158, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.787    20.001    ADC2/clk_div
    SLICE_X1Y34          FDRE                                         r  ADC2/counter_reg[0]/C
                         clock pessimism              0.571    20.573    
                         clock uncertainty           -0.080    20.493    
    SLICE_X1Y34          FDRE (Setup_fdre_C_D)        0.034    20.527    ADC2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         20.527    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                  9.175    

Slack (MET) :             9.182ns  (required time - arrival time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.696ns  (logic 0.269ns (38.626%)  route 0.427ns (61.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.752ns = ( 20.002 - 11.250 ) 
    Source Clock Delay      (SCD):    9.324ns = ( 10.574 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=158, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.899    10.574    ADC2/clk_div
    SLICE_X1Y35          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.269    10.843 r  ADC2/bit_slip_reg/Q
                         net (fo=4, routed)           0.427    11.270    ADC2/bit_slip
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=158, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.788    20.002    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.546    20.549    
                         clock uncertainty           -0.080    20.469    
    ILOGIC_X0Y34         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.452    ADC2/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.452    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                  9.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ADC2/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.283ns  (logic 0.130ns (45.927%)  route 0.153ns (54.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 5.475 - 1.250 ) 
    Source Clock Delay      (SCD):    3.518ns = ( 4.768 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=158, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.713     4.768    ADC2/clk_div
    SLICE_X1Y34          FDRE                                         r  ADC2/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.100     4.868 f  ADC2/BS_state_reg/Q
                         net (fo=4, routed)           0.153     5.021    ADC2/state
    SLICE_X1Y34          LUT4 (Prop_lut4_I2_O)        0.030     5.051 r  ADC2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.051    ADC2/counter[1]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  ADC2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=158, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.951     5.475    ADC2/clk_div
    SLICE_X1Y34          FDRE                                         r  ADC2/counter_reg[1]/C
                         clock pessimism             -0.706     4.768    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.075     4.843    ADC2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.843    
                         arrival time                           5.051    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.906%)  route 0.213ns (68.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.227ns = ( 5.477 - 1.250 ) 
    Source Clock Delay      (SCD):    3.518ns = ( 4.768 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=158, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.713     4.768    ADC2/clk_div
    SLICE_X1Y35          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.100     4.868 r  ADC2/bit_slip_reg/Q
                         net (fo=4, routed)           0.213     5.082    ADC2/bit_slip
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=158, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.953     5.477    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.676     4.800    
    ILOGIC_X0Y34         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.867    ADC2/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.867    
                         arrival time                           5.082    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ADC2/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.868%)  route 0.151ns (54.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 5.475 - 1.250 ) 
    Source Clock Delay      (SCD):    3.518ns = ( 4.768 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=158, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.713     4.768    ADC2/clk_div
    SLICE_X1Y34          FDRE                                         r  ADC2/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.100     4.868 f  ADC2/BS_state_reg/Q
                         net (fo=4, routed)           0.151     5.019    ADC2/state
    SLICE_X1Y34          LUT6 (Prop_lut6_I0_O)        0.028     5.047 r  ADC2/BS_state_i_1__0/O
                         net (fo=1, routed)           0.000     5.047    ADC2/BS_state_i_1__0_n_0
    SLICE_X1Y34          FDRE                                         r  ADC2/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=158, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.951     5.475    ADC2/clk_div
    SLICE_X1Y34          FDRE                                         r  ADC2/BS_state_reg/C
                         clock pessimism             -0.706     4.768    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.060     4.828    ADC2/BS_state_reg
  -------------------------------------------------------------------
                         required time                         -4.828    
                         arrival time                           5.047    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ADC2/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.542%)  route 0.153ns (54.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 5.475 - 1.250 ) 
    Source Clock Delay      (SCD):    3.518ns = ( 4.768 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=158, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.713     4.768    ADC2/clk_div
    SLICE_X1Y34          FDRE                                         r  ADC2/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.100     4.868 f  ADC2/BS_state_reg/Q
                         net (fo=4, routed)           0.153     5.021    ADC2/state
    SLICE_X1Y34          LUT3 (Prop_lut3_I1_O)        0.028     5.049 r  ADC2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     5.049    ADC2/counter[0]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  ADC2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=158, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.951     5.475    ADC2/clk_div
    SLICE_X1Y34          FDRE                                         r  ADC2/counter_reg[0]/C
                         clock pessimism             -0.706     4.768    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.060     4.828    ADC2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.828    
                         arrival time                           5.049    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ADC2/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.579%)  route 0.195ns (60.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 5.476 - 1.250 ) 
    Source Clock Delay      (SCD):    3.518ns = ( 4.768 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=158, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.713     4.768    ADC2/clk_div
    SLICE_X1Y34          FDRE                                         r  ADC2/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.100     4.868 r  ADC2/BS_state_reg/Q
                         net (fo=4, routed)           0.195     5.064    ADC2/state
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.028     5.092 r  ADC2/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     5.092    ADC2/bit_slip_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  ADC2/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=158, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.952     5.476    ADC2/clk_div
    SLICE_X1Y35          FDRE                                         r  ADC2/bit_slip_reg/C
                         clock pessimism             -0.694     4.781    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.060     4.841    ADC2/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         -4.841    
                         arrival time                           5.092    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.409ns  (logic 0.100ns (24.422%)  route 0.309ns (75.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 5.483 - 1.250 ) 
    Source Clock Delay      (SCD):    3.518ns = ( 4.768 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=158, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.713     4.768    ADC2/clk_div
    SLICE_X1Y35          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.100     4.868 r  ADC2/bit_slip_reg/Q
                         net (fo=4, routed)           0.309     5.178    ADC2/bit_slip
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=158, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.959     5.483    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.676     4.806    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.873    ADC2/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.873    
                         arrival time                           5.178    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.483ns  (logic 0.100ns (20.709%)  route 0.383ns (79.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.220ns = ( 5.470 - 1.250 ) 
    Source Clock Delay      (SCD):    3.518ns = ( 4.768 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=158, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.713     4.768    ADC2/clk_div
    SLICE_X1Y35          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.100     4.868 r  ADC2/bit_slip_reg/Q
                         net (fo=4, routed)           0.383     5.251    ADC2/bit_slip
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=158, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.946     5.470    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.676     4.793    
    ILOGIC_X0Y22         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.860    ADC2/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.860    
                         arrival time                           5.251    
  -------------------------------------------------------------------
                         slack                                  0.391    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int_1
Waveform(ns):       { 1.250 6.250 }
Period(ns):         10.000
Sources:            { ADC2/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y1    ADC2/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y46     ADC2/pins[2].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y22     ADC2/pins[3].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y34     ADC2/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X1Y34      ADC2/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X1Y35      ADC2/bit_slip_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X1Y34      ADC2/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X1Y34      ADC2/BS_state_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y34      ADC2/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y34      ADC2/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y35      ADC2/bit_slip_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y34      ADC2/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y34      ADC2/BS_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y34      ADC2/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y34      ADC2/BS_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y35      ADC2/bit_slip_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y35      ADC2/bit_slip_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y34      ADC2/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y34      ADC2/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y34      ADC2/BS_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y35      ADC2/bit_slip_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y34      ADC2/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y34      ADC2/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y34      ADC2/BS_state_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int_1
  To Clock:  clk_int_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.350ns,  Total Violation       -0.350ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int_1
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC2/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         1.250       -0.350     BUFGCTRL_X0Y2    ADC2/BUFG_clk/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y46     ADC2/pins[2].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y46     ADC2/pins[2].ISERDESE2_inst/CLKB
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.250       0.001      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y22     ADC2/pins[3].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y22     ADC2/pins[3].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y34     ADC2/pins[4].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y34     ADC2/pins[4].ISERDESE2_inst/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  rstLEDclk/clk__0
  To Clock:  rstLEDclk/clk__0

Setup :            0  Failing Endpoints,  Worst Slack        6.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.520ns (15.630%)  route 2.807ns (84.370%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.596ns = ( 16.596 - 10.000 ) 
    Source Clock Delay      (SCD):    7.170ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.837     7.170    clk__0
    SLICE_X22Y34         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.308     7.478 f  counter_reg[7]/Q
                         net (fo=3, routed)           0.791     8.270    counter_reg[7]
    SLICE_X23Y34         LUT4 (Prop_lut4_I0_O)        0.053     8.323 r  counter[0]_i_19/O
                         net (fo=2, routed)           0.575     8.897    counter[0]_i_19_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I0_O)        0.053     8.950 r  counter[0]_i_16/O
                         net (fo=1, routed)           0.454     9.404    counter[0]_i_16_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I3_O)        0.053     9.457 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.308     9.765    counter[0]_i_4_n_0
    SLICE_X23Y36         LUT2 (Prop_lut2_I1_O)        0.053     9.818 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.680    10.497    counter
    SLICE_X22Y33         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.723    16.596    clk__0
    SLICE_X22Y33         FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.552    17.148    
                         clock uncertainty           -0.035    17.113    
    SLICE_X22Y33         FDRE (Setup_fdre_C_R)       -0.344    16.769    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.769    
                         arrival time                         -10.497    
  -------------------------------------------------------------------
                         slack                                  6.272    

Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.520ns (15.630%)  route 2.807ns (84.370%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.596ns = ( 16.596 - 10.000 ) 
    Source Clock Delay      (SCD):    7.170ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.837     7.170    clk__0
    SLICE_X22Y34         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.308     7.478 f  counter_reg[7]/Q
                         net (fo=3, routed)           0.791     8.270    counter_reg[7]
    SLICE_X23Y34         LUT4 (Prop_lut4_I0_O)        0.053     8.323 r  counter[0]_i_19/O
                         net (fo=2, routed)           0.575     8.897    counter[0]_i_19_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I0_O)        0.053     8.950 r  counter[0]_i_16/O
                         net (fo=1, routed)           0.454     9.404    counter[0]_i_16_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I3_O)        0.053     9.457 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.308     9.765    counter[0]_i_4_n_0
    SLICE_X23Y36         LUT2 (Prop_lut2_I1_O)        0.053     9.818 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.680    10.497    counter
    SLICE_X22Y33         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.723    16.596    clk__0
    SLICE_X22Y33         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.552    17.148    
                         clock uncertainty           -0.035    17.113    
    SLICE_X22Y33         FDRE (Setup_fdre_C_R)       -0.344    16.769    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.769    
                         arrival time                         -10.497    
  -------------------------------------------------------------------
                         slack                                  6.272    

Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.520ns (15.630%)  route 2.807ns (84.370%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.596ns = ( 16.596 - 10.000 ) 
    Source Clock Delay      (SCD):    7.170ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.837     7.170    clk__0
    SLICE_X22Y34         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.308     7.478 f  counter_reg[7]/Q
                         net (fo=3, routed)           0.791     8.270    counter_reg[7]
    SLICE_X23Y34         LUT4 (Prop_lut4_I0_O)        0.053     8.323 r  counter[0]_i_19/O
                         net (fo=2, routed)           0.575     8.897    counter[0]_i_19_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I0_O)        0.053     8.950 r  counter[0]_i_16/O
                         net (fo=1, routed)           0.454     9.404    counter[0]_i_16_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I3_O)        0.053     9.457 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.308     9.765    counter[0]_i_4_n_0
    SLICE_X23Y36         LUT2 (Prop_lut2_I1_O)        0.053     9.818 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.680    10.497    counter
    SLICE_X22Y33         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.723    16.596    clk__0
    SLICE_X22Y33         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.552    17.148    
                         clock uncertainty           -0.035    17.113    
    SLICE_X22Y33         FDRE (Setup_fdre_C_R)       -0.344    16.769    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         16.769    
                         arrival time                         -10.497    
  -------------------------------------------------------------------
                         slack                                  6.272    

Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.520ns (15.630%)  route 2.807ns (84.370%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.596ns = ( 16.596 - 10.000 ) 
    Source Clock Delay      (SCD):    7.170ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.837     7.170    clk__0
    SLICE_X22Y34         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.308     7.478 f  counter_reg[7]/Q
                         net (fo=3, routed)           0.791     8.270    counter_reg[7]
    SLICE_X23Y34         LUT4 (Prop_lut4_I0_O)        0.053     8.323 r  counter[0]_i_19/O
                         net (fo=2, routed)           0.575     8.897    counter[0]_i_19_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I0_O)        0.053     8.950 r  counter[0]_i_16/O
                         net (fo=1, routed)           0.454     9.404    counter[0]_i_16_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I3_O)        0.053     9.457 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.308     9.765    counter[0]_i_4_n_0
    SLICE_X23Y36         LUT2 (Prop_lut2_I1_O)        0.053     9.818 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.680    10.497    counter
    SLICE_X22Y33         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.723    16.596    clk__0
    SLICE_X22Y33         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.552    17.148    
                         clock uncertainty           -0.035    17.113    
    SLICE_X22Y33         FDRE (Setup_fdre_C_R)       -0.344    16.769    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.769    
                         arrival time                         -10.497    
  -------------------------------------------------------------------
                         slack                                  6.272    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 0.520ns (15.815%)  route 2.768ns (84.185%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.597ns = ( 16.597 - 10.000 ) 
    Source Clock Delay      (SCD):    7.170ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.837     7.170    clk__0
    SLICE_X22Y34         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.308     7.478 f  counter_reg[7]/Q
                         net (fo=3, routed)           0.791     8.270    counter_reg[7]
    SLICE_X23Y34         LUT4 (Prop_lut4_I0_O)        0.053     8.323 r  counter[0]_i_19/O
                         net (fo=2, routed)           0.575     8.897    counter[0]_i_19_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I0_O)        0.053     8.950 r  counter[0]_i_16/O
                         net (fo=1, routed)           0.454     9.404    counter[0]_i_16_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I3_O)        0.053     9.457 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.308     9.765    counter[0]_i_4_n_0
    SLICE_X23Y36         LUT2 (Prop_lut2_I1_O)        0.053     9.818 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.641    10.458    counter
    SLICE_X22Y34         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.724    16.597    clk__0
    SLICE_X22Y34         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.573    17.170    
                         clock uncertainty           -0.035    17.135    
    SLICE_X22Y34         FDRE (Setup_fdre_C_R)       -0.344    16.791    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         16.791    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 0.520ns (15.815%)  route 2.768ns (84.185%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.597ns = ( 16.597 - 10.000 ) 
    Source Clock Delay      (SCD):    7.170ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.837     7.170    clk__0
    SLICE_X22Y34         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.308     7.478 f  counter_reg[7]/Q
                         net (fo=3, routed)           0.791     8.270    counter_reg[7]
    SLICE_X23Y34         LUT4 (Prop_lut4_I0_O)        0.053     8.323 r  counter[0]_i_19/O
                         net (fo=2, routed)           0.575     8.897    counter[0]_i_19_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I0_O)        0.053     8.950 r  counter[0]_i_16/O
                         net (fo=1, routed)           0.454     9.404    counter[0]_i_16_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I3_O)        0.053     9.457 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.308     9.765    counter[0]_i_4_n_0
    SLICE_X23Y36         LUT2 (Prop_lut2_I1_O)        0.053     9.818 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.641    10.458    counter
    SLICE_X22Y34         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.724    16.597    clk__0
    SLICE_X22Y34         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.573    17.170    
                         clock uncertainty           -0.035    17.135    
    SLICE_X22Y34         FDRE (Setup_fdre_C_R)       -0.344    16.791    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         16.791    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 0.520ns (15.815%)  route 2.768ns (84.185%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.597ns = ( 16.597 - 10.000 ) 
    Source Clock Delay      (SCD):    7.170ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.837     7.170    clk__0
    SLICE_X22Y34         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.308     7.478 f  counter_reg[7]/Q
                         net (fo=3, routed)           0.791     8.270    counter_reg[7]
    SLICE_X23Y34         LUT4 (Prop_lut4_I0_O)        0.053     8.323 r  counter[0]_i_19/O
                         net (fo=2, routed)           0.575     8.897    counter[0]_i_19_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I0_O)        0.053     8.950 r  counter[0]_i_16/O
                         net (fo=1, routed)           0.454     9.404    counter[0]_i_16_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I3_O)        0.053     9.457 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.308     9.765    counter[0]_i_4_n_0
    SLICE_X23Y36         LUT2 (Prop_lut2_I1_O)        0.053     9.818 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.641    10.458    counter
    SLICE_X22Y34         FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.724    16.597    clk__0
    SLICE_X22Y34         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.573    17.170    
                         clock uncertainty           -0.035    17.135    
    SLICE_X22Y34         FDRE (Setup_fdre_C_R)       -0.344    16.791    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         16.791    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 0.520ns (15.815%)  route 2.768ns (84.185%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.597ns = ( 16.597 - 10.000 ) 
    Source Clock Delay      (SCD):    7.170ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.837     7.170    clk__0
    SLICE_X22Y34         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.308     7.478 f  counter_reg[7]/Q
                         net (fo=3, routed)           0.791     8.270    counter_reg[7]
    SLICE_X23Y34         LUT4 (Prop_lut4_I0_O)        0.053     8.323 r  counter[0]_i_19/O
                         net (fo=2, routed)           0.575     8.897    counter[0]_i_19_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I0_O)        0.053     8.950 r  counter[0]_i_16/O
                         net (fo=1, routed)           0.454     9.404    counter[0]_i_16_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I3_O)        0.053     9.457 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.308     9.765    counter[0]_i_4_n_0
    SLICE_X23Y36         LUT2 (Prop_lut2_I1_O)        0.053     9.818 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.641    10.458    counter
    SLICE_X22Y34         FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.724    16.597    clk__0
    SLICE_X22Y34         FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.573    17.170    
                         clock uncertainty           -0.035    17.135    
    SLICE_X22Y34         FDRE (Setup_fdre_C_R)       -0.344    16.791    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         16.791    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.357ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.520ns (16.017%)  route 2.727ns (83.983%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.601ns = ( 16.601 - 10.000 ) 
    Source Clock Delay      (SCD):    7.170ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.837     7.170    clk__0
    SLICE_X22Y34         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.308     7.478 f  counter_reg[7]/Q
                         net (fo=3, routed)           0.791     8.270    counter_reg[7]
    SLICE_X23Y34         LUT4 (Prop_lut4_I0_O)        0.053     8.323 r  counter[0]_i_19/O
                         net (fo=2, routed)           0.575     8.897    counter[0]_i_19_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I0_O)        0.053     8.950 r  counter[0]_i_16/O
                         net (fo=1, routed)           0.454     9.404    counter[0]_i_16_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I3_O)        0.053     9.457 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.308     9.765    counter[0]_i_4_n_0
    SLICE_X23Y36         LUT2 (Prop_lut2_I1_O)        0.053     9.818 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.599    10.417    counter
    SLICE_X22Y40         FDRE                                         r  counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.728    16.601    clk__0
    SLICE_X22Y40         FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.552    17.153    
                         clock uncertainty           -0.035    17.118    
    SLICE_X22Y40         FDRE (Setup_fdre_C_R)       -0.344    16.774    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         16.774    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                  6.357    

Slack (MET) :             6.357ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.520ns (16.017%)  route 2.727ns (83.983%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.601ns = ( 16.601 - 10.000 ) 
    Source Clock Delay      (SCD):    7.170ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.837     7.170    clk__0
    SLICE_X22Y34         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.308     7.478 f  counter_reg[7]/Q
                         net (fo=3, routed)           0.791     8.270    counter_reg[7]
    SLICE_X23Y34         LUT4 (Prop_lut4_I0_O)        0.053     8.323 r  counter[0]_i_19/O
                         net (fo=2, routed)           0.575     8.897    counter[0]_i_19_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I0_O)        0.053     8.950 r  counter[0]_i_16/O
                         net (fo=1, routed)           0.454     9.404    counter[0]_i_16_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I3_O)        0.053     9.457 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.308     9.765    counter[0]_i_4_n_0
    SLICE_X23Y36         LUT2 (Prop_lut2_I1_O)        0.053     9.818 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.599    10.417    counter
    SLICE_X22Y40         FDRE                                         r  counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.728    16.601    clk__0
    SLICE_X22Y40         FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.552    17.153    
                         clock uncertainty           -0.035    17.118    
    SLICE_X22Y40         FDRE (Setup_fdre_C_R)       -0.344    16.774    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         16.774    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                  6.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.196ns (56.520%)  route 0.151ns (43.480%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns
    Source Clock Delay      (SCD):    2.709ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.679     2.709    clk__0
    SLICE_X22Y33         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.118     2.827 f  counter_reg[0]/Q
                         net (fo=2, routed)           0.151     2.978    counter_reg[0]
    SLICE_X22Y33         LUT1 (Prop_lut1_I0_O)        0.028     3.006 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.000     3.006    counter[0]_i_8_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     3.056 r  counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     3.056    counter_reg[0]_i_2_n_7
    SLICE_X22Y33         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.916     3.367    clk__0
    SLICE_X22Y33         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.658     2.709    
    SLICE_X22Y33         FDRE (Hold_fdre_C_D)         0.092     2.801    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.192ns (53.680%)  route 0.166ns (46.320%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns
    Source Clock Delay      (SCD):    2.712ns
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.682     2.712    clk__0
    SLICE_X22Y38         FDRE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.118     2.830 r  counter_reg[23]/Q
                         net (fo=3, routed)           0.166     2.996    counter_reg[23]
    SLICE_X22Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.074     3.070 r  counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.070    counter_reg[20]_i_1__0_n_4
    SLICE_X22Y38         FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.921     3.372    clk__0
    SLICE_X22Y38         FDRE                                         r  counter_reg[23]/C
                         clock pessimism             -0.660     2.712    
    SLICE_X22Y38         FDRE (Hold_fdre_C_D)         0.092     2.804    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.196ns (54.770%)  route 0.162ns (45.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.368ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.680     2.710    clk__0
    SLICE_X22Y34         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.118     2.828 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.162     2.990    counter_reg[4]
    SLICE_X22Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.078     3.068 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.068    counter_reg[4]_i_1_n_7
    SLICE_X22Y34         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.917     3.368    clk__0
    SLICE_X22Y34         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.658     2.710    
    SLICE_X22Y34         FDRE (Hold_fdre_C_D)         0.092     2.802    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.802    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.193ns (53.909%)  route 0.165ns (46.091%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns
    Source Clock Delay      (SCD):    2.709ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.679     2.709    clk__0
    SLICE_X22Y33         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.118     2.827 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.165     2.992    counter_reg[1]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.075     3.067 r  counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     3.067    counter_reg[0]_i_2_n_6
    SLICE_X22Y33         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.916     3.367    clk__0
    SLICE_X22Y33         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.658     2.709    
    SLICE_X22Y33         FDRE (Hold_fdre_C_D)         0.092     2.801    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           3.067    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.196ns (54.174%)  route 0.166ns (45.826%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns
    Source Clock Delay      (SCD):    2.712ns
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.682     2.712    clk__0
    SLICE_X22Y39         FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.118     2.830 r  counter_reg[24]/Q
                         net (fo=2, routed)           0.166     2.996    counter_reg[24]
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.078     3.074 r  counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.074    counter_reg[24]_i_1__0_n_7
    SLICE_X22Y39         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.921     3.372    clk__0
    SLICE_X22Y39         FDRE                                         r  counter_reg[24]/C
                         clock pessimism             -0.660     2.712    
    SLICE_X22Y39         FDRE (Hold_fdre_C_D)         0.092     2.804    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.196ns (53.993%)  route 0.167ns (46.007%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns
    Source Clock Delay      (SCD):    2.712ns
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.682     2.712    clk__0
    SLICE_X22Y38         FDRE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.118     2.830 r  counter_reg[20]/Q
                         net (fo=4, routed)           0.167     2.997    counter_reg[20]
    SLICE_X22Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.078     3.075 r  counter_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.075    counter_reg[20]_i_1__0_n_7
    SLICE_X22Y38         FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.921     3.372    clk__0
    SLICE_X22Y38         FDRE                                         r  counter_reg[20]/C
                         clock pessimism             -0.660     2.712    
    SLICE_X22Y38         FDRE (Hold_fdre_C_D)         0.092     2.804    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.196ns (53.993%)  route 0.167ns (46.007%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.681     2.711    clk__0
    SLICE_X22Y37         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.118     2.829 r  counter_reg[16]/Q
                         net (fo=6, routed)           0.167     2.996    counter_reg[16]
    SLICE_X22Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.078     3.074 r  counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.074    counter_reg[16]_i_1__0_n_7
    SLICE_X22Y37         FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.919     3.370    clk__0
    SLICE_X22Y37         FDRE                                         r  counter_reg[16]/C
                         clock pessimism             -0.659     2.711    
    SLICE_X22Y37         FDRE (Hold_fdre_C_D)         0.092     2.803    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.196ns (53.993%)  route 0.167ns (46.007%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.683     2.713    clk__0
    SLICE_X22Y40         FDRE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.118     2.831 r  counter_reg[28]/Q
                         net (fo=2, routed)           0.167     2.998    counter_reg[28]
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.078     3.076 r  counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.076    counter_reg[28]_i_1_n_7
    SLICE_X22Y40         FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.922     3.373    clk__0
    SLICE_X22Y40         FDRE                                         r  counter_reg[28]/C
                         clock pessimism             -0.660     2.713    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.092     2.805    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           3.076    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.192ns (52.705%)  route 0.172ns (47.295%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.681     2.711    clk__0
    SLICE_X22Y37         FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.118     2.829 r  counter_reg[19]/Q
                         net (fo=5, routed)           0.172     3.001    counter_reg[19]
    SLICE_X22Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.074     3.075 r  counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.075    counter_reg[16]_i_1__0_n_4
    SLICE_X22Y37         FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.919     3.370    clk__0
    SLICE_X22Y37         FDRE                                         r  counter_reg[19]/C
                         clock pessimism             -0.659     2.711    
    SLICE_X22Y37         FDRE (Hold_fdre_C_D)         0.092     2.803    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.193ns (52.831%)  route 0.172ns (47.169%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns
    Source Clock Delay      (SCD):    2.712ns
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.682     2.712    clk__0
    SLICE_X22Y38         FDRE                                         r  counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.118     2.830 r  counter_reg[21]/Q
                         net (fo=3, routed)           0.172     3.002    counter_reg[21]
    SLICE_X22Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.075     3.077 r  counter_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.077    counter_reg[20]_i_1__0_n_6
    SLICE_X22Y38         FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.921     3.372    clk__0
    SLICE_X22Y38         FDRE                                         r  counter_reg[21]/C
                         clock pessimism             -0.660     2.712    
    SLICE_X22Y38         FDRE (Hold_fdre_C_D)         0.092     2.804    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rstLEDclk/clk__0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rstLEDclk/div_clk_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y8  rstLEDclk/clk__0_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X22Y33   counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X22Y38   counter_reg[20]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X22Y38   counter_reg[21]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X22Y38   counter_reg[22]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X22Y38   counter_reg[23]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X22Y39   counter_reg[24]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X22Y39   counter_reg[25]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X22Y39   counter_reg[26]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X22Y39   counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y38   counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y38   counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y38   counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y38   counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y38   counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y38   counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y38   counter_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y38   counter_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y39   counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y39   counter_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y33   counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y33   counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y33   counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y34   counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y34   counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y34   counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y34   counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y35   counter_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y33   counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y35   counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  rst_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rst_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rst_in_reg/Q }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X14Y36     ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X11Y44     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X15Y31     ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X11Y39     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X11Y41     AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X9Y40      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X11Y44     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X13Y35     ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X12Y29     ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X15Y31     ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/RST
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/RST
High Pulse Width  Slow    ODDR/R          n/a            0.625         5.000       4.375      OLOGIC_X0Y36     ADC2/ODDR_inst/R
High Pulse Width  Fast    ODDR/R          n/a            0.625         5.000       4.375      OLOGIC_X0Y36     ADC2/ODDR_inst/R
High Pulse Width  Fast    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X8Y44      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
High Pulse Width  Slow    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X15Y30     ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
High Pulse Width  Fast    LDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X15Y31     ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
High Pulse Width  Slow    FDPE/PRE        n/a            0.400         5.000       4.600      SLICE_X14Y31     ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.864ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.322ns (28.289%)  route 0.816ns (71.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    11.125ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.845    11.125    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.269    11.394 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.816    12.210    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X12Y43         LUT5 (Prop_lut5_I4_O)        0.053    12.263 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__1/O
                         net (fo=1, routed)           0.000    12.263    AD9783_inst1/AD_9783_SPI_inst_n_9
    SLICE_X12Y43         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    AD9783_inst1/clk_in
    SLICE_X12Y43         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X12Y43         FDCE (Setup_fdce_C_D)        0.071    14.645    AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -12.263    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.335ns (29.099%)  route 0.816ns (70.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    11.125ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.845    11.125    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.269    11.394 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.816    12.210    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X12Y43         LUT5 (Prop_lut5_I0_O)        0.066    12.276 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__1/O
                         net (fo=1, routed)           0.000    12.276    AD9783_inst1/AD_9783_SPI_inst_n_8
    SLICE_X12Y43         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    AD9783_inst1/clk_in
    SLICE_X12Y43         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X12Y43         FDCE (Setup_fdce_C_D)        0.092    14.666    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -12.276    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.322ns (30.591%)  route 0.731ns (69.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    11.125ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.845    11.125    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.269    11.394 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.731    12.125    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X13Y41         LUT6 (Prop_lut6_I4_O)        0.053    12.178 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__1/O
                         net (fo=1, routed)           0.000    12.178    AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X13Y41         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    AD9783_inst1/clk_in
    SLICE_X13Y41         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X13Y41         FDCE (Setup_fdce_C_D)        0.034    14.608    AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.322ns (31.831%)  route 0.690ns (68.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    11.125ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.845    11.125    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.269    11.394 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.690    12.084    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X13Y41         LUT3 (Prop_lut3_I1_O)        0.053    12.137 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__1/O
                         net (fo=1, routed)           0.000    12.137    AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X13Y41         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    AD9783_inst1/clk_in
    SLICE_X13Y41         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X13Y41         FDCE (Setup_fdce_C_D)        0.035    14.609    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                         -12.137    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.334ns (32.630%)  route 0.690ns (67.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    11.125ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.845    11.125    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.269    11.394 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.690    12.084    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X13Y41         LUT3 (Prop_lut3_I0_O)        0.065    12.149 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__1/O
                         net (fo=1, routed)           0.000    12.149    AD9783_inst1/AD_9783_SPI_inst_n_7
    SLICE_X13Y41         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    AD9783_inst1/clk_in
    SLICE_X13Y41         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X13Y41         FDCE (Setup_fdce_C_D)        0.063    14.637    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -12.149    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.322ns (37.479%)  route 0.537ns (62.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    11.125ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.845    11.125    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.269    11.394 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.537    11.931    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X13Y41         LUT6 (Prop_lut6_I4_O)        0.053    11.984 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__1/O
                         net (fo=1, routed)           0.000    11.984    AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X13Y41         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    AD9783_inst1/clk_in
    SLICE_X13Y41         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X13Y41         FDCE (Setup_fdce_C_D)        0.035    14.609    AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                         -11.984    
  -------------------------------------------------------------------
                         slack                                  2.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.864ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.248%)  route 0.235ns (64.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.685     4.587    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.100     4.687 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.235     4.922    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X13Y41         LUT6 (Prop_lut6_I4_O)        0.028     4.950 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__1/O
                         net (fo=1, routed)           0.000     4.950    AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X13Y41         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/clk_in
    SLICE_X13Y41         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.147     2.025    
    SLICE_X13Y41         FDCE (Hold_fdce_C_D)         0.061     2.086    AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           4.950    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.914ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.130ns (30.402%)  route 0.298ns (69.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.685     4.587    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.100     4.687 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.298     4.984    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X13Y41         LUT3 (Prop_lut3_I0_O)        0.030     5.014 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__1/O
                         net (fo=1, routed)           0.000     5.014    AD9783_inst1/AD_9783_SPI_inst_n_7
    SLICE_X13Y41         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/clk_in
    SLICE_X13Y41         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.147     2.025    
    SLICE_X13Y41         FDCE (Hold_fdce_C_D)         0.075     2.100    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           5.014    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             2.927ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.128ns (30.075%)  route 0.298ns (69.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.685     4.587    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.100     4.687 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.298     4.984    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X13Y41         LUT3 (Prop_lut3_I1_O)        0.028     5.012 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__1/O
                         net (fo=1, routed)           0.000     5.012    AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X13Y41         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/clk_in
    SLICE_X13Y41         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.147     2.025    
    SLICE_X13Y41         FDCE (Hold_fdce_C_D)         0.060     2.085    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           5.012    
  -------------------------------------------------------------------
                         slack                                  2.927    

Slack (MET) :             2.943ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.128ns (28.986%)  route 0.314ns (71.014%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.685     4.587    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.100     4.687 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.314     5.000    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X13Y41         LUT6 (Prop_lut6_I4_O)        0.028     5.028 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__1/O
                         net (fo=1, routed)           0.000     5.028    AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X13Y41         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/clk_in
    SLICE_X13Y41         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     2.025    
    SLICE_X13Y41         FDCE (Hold_fdce_C_D)         0.060     2.085    AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           5.028    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.947ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.126ns (26.128%)  route 0.356ns (73.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.685     4.587    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.100     4.687 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.356     5.043    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X12Y43         LUT5 (Prop_lut5_I0_O)        0.026     5.069 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__1/O
                         net (fo=1, routed)           0.000     5.069    AD9783_inst1/AD_9783_SPI_inst_n_8
    SLICE_X12Y43         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    AD9783_inst1/clk_in
    SLICE_X12Y43         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism             -0.147     2.026    
    SLICE_X12Y43         FDCE (Hold_fdce_C_D)         0.096     2.122    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           5.069    
  -------------------------------------------------------------------
                         slack                                  2.947    

Slack (MET) :             2.958ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.128ns (26.434%)  route 0.356ns (73.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.685     4.587    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.100     4.687 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.356     5.043    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X12Y43         LUT5 (Prop_lut5_I4_O)        0.028     5.071 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__1/O
                         net (fo=1, routed)           0.000     5.071    AD9783_inst1/AD_9783_SPI_inst_n_9
    SLICE_X12Y43         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    AD9783_inst1/clk_in
    SLICE_X12Y43         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     2.026    
    SLICE_X12Y43         FDCE (Hold_fdce_C_D)         0.087     2.113    AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           5.071    
  -------------------------------------------------------------------
                         slack                                  2.958    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.365ns  (logic 0.053ns (1.575%)  route 3.312ns (98.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    4.992ns = ( 9.992 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     9.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.269     9.992 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.312    13.303    AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I5_O)        0.053    13.356 f  AD9783_inst1/spi_trigger_i_1__1/O
                         net (fo=1, routed)           0.000    13.356    AD9783_inst1/spi_trigger_i_1__1_n_0
    SLICE_X13Y42         FDCE                                         f  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X13Y42         FDCE (Setup_fdce_C_D)        0.035    14.609    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                         -13.356    
  -------------------------------------------------------------------
                         slack                                  1.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.468ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.028ns (1.678%)  route 1.641ns (98.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.100     1.885 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.641     3.526    AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I5_O)        0.028     3.554 r  AD9783_inst1/spi_trigger_i_1__1/O
                         net (fo=1, routed)           0.000     3.554    AD9783_inst1/spi_trigger_i_1__1_n_0
    SLICE_X13Y42         FDCE                                         r  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism             -0.147     2.025    
    SLICE_X13Y42         FDCE (Hold_fdce_C_D)         0.061     2.086    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           3.554    
  -------------------------------------------------------------------
                         slack                                  1.468    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/LTC2195_SPI_inst/spi_clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.716ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.258ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.414ns (29.218%)  route 1.003ns (70.782%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -6.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 14.398 - 10.000 ) 
    Source Clock Delay      (SCD):    10.965ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.838    10.965    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.308    11.273 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.461    11.734    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X14Y32         LUT4 (Prop_lut4_I0_O)        0.053    11.787 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0/O
                         net (fo=1, routed)           0.542    12.329    ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0_n_0
    SLICE_X16Y32         LUT6 (Prop_lut6_I5_O)        0.053    12.382 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000    12.382    ADC2/LTC2195_SPI_inst_n_11
    SLICE_X16Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725    14.398    ADC2/clk_in
    SLICE_X16Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/C
                         clock pessimism              0.204    14.603    
                         clock uncertainty           -0.035    14.567    
    SLICE_X16Y32         FDCE (Setup_fdce_C_D)        0.073    14.640    ADC2/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -12.382    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.376ns (34.655%)  route 0.709ns (65.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    10.965ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.838    10.965    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.308    11.273 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.461    11.734    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X14Y32         LUT4 (Prop_lut4_I1_O)        0.068    11.802 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.248    12.050    ADC2/LTC2195_SPI_inst_n_10
    SLICE_X14Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.726    14.399    ADC2/clk_in
    SLICE_X14Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.204    14.604    
                         clock uncertainty           -0.035    14.568    
    SLICE_X14Y32         FDCE (Setup_fdce_C_D)       -0.117    14.451    ADC2/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                         -12.050    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.361ns (33.697%)  route 0.710ns (66.303%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 14.396 - 10.000 ) 
    Source Clock Delay      (SCD):    10.965ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.838    10.965    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.308    11.273 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.710    11.983    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X18Y31         LUT4 (Prop_lut4_I1_O)        0.053    12.036 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[4]_i_1__0/O
                         net (fo=1, routed)           0.000    12.036    ADC2/LTC2195_SPI_inst_n_9
    SLICE_X18Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.723    14.396    ADC2/clk_in
    SLICE_X18Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/C
                         clock pessimism              0.204    14.601    
                         clock uncertainty           -0.035    14.565    
    SLICE_X18Y31         FDCE (Setup_fdce_C_D)        0.072    14.637    ADC2/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -12.036    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.606ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.376ns (34.612%)  route 0.710ns (65.388%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 14.396 - 10.000 ) 
    Source Clock Delay      (SCD):    10.965ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.838    10.965    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.308    11.273 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.710    11.983    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X18Y31         LUT4 (Prop_lut4_I0_O)        0.068    12.051 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[5]_i_1__0/O
                         net (fo=1, routed)           0.000    12.051    ADC2/LTC2195_SPI_inst_n_8
    SLICE_X18Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.723    14.396    ADC2/clk_in
    SLICE_X18Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/C
                         clock pessimism              0.204    14.601    
                         clock uncertainty           -0.035    14.565    
    SLICE_X18Y31         FDCE (Setup_fdce_C_D)        0.092    14.657    ADC2/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                  2.606    

Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.361ns (37.949%)  route 0.590ns (62.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 14.398 - 10.000 ) 
    Source Clock Delay      (SCD):    10.965ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.838    10.965    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.308    11.273 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.590    11.863    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X16Y32         LUT6 (Prop_lut6_I3_O)        0.053    11.916 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000    11.916    ADC2/LTC2195_SPI_inst_n_4
    SLICE_X16Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725    14.398    ADC2/clk_in
    SLICE_X16Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.204    14.603    
                         clock uncertainty           -0.035    14.567    
    SLICE_X16Y32         FDCE (Setup_fdce_C_D)        0.073    14.640    ADC2/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -11.916    
  -------------------------------------------------------------------
                         slack                                  2.724    

Slack (MET) :             2.816ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.361ns (41.939%)  route 0.500ns (58.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    10.965ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.838    10.965    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.308    11.273 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.500    11.773    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X14Y32         LUT4 (Prop_lut4_I1_O)        0.053    11.826 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[7]_i_1__0/O
                         net (fo=1, routed)           0.000    11.826    ADC2/LTC2195_SPI_inst_n_7
    SLICE_X14Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.726    14.399    ADC2/clk_in
    SLICE_X14Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/C
                         clock pessimism              0.204    14.604    
                         clock uncertainty           -0.035    14.568    
    SLICE_X14Y32         FDCE (Setup_fdce_C_D)        0.073    14.641    ADC2/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -11.826    
  -------------------------------------------------------------------
                         slack                                  2.816    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.363ns (42.074%)  route 0.500ns (57.926%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    10.965ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.838    10.965    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.308    11.273 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.500    11.773    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X14Y32         LUT4 (Prop_lut4_I0_O)        0.055    11.828 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[8]_i_1__0/O
                         net (fo=1, routed)           0.000    11.828    ADC2/LTC2195_SPI_inst_n_6
    SLICE_X14Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.726    14.399    ADC2/clk_in
    SLICE_X14Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/C
                         clock pessimism              0.204    14.604    
                         clock uncertainty           -0.035    14.568    
    SLICE_X14Y32         FDCE (Setup_fdce_C_D)        0.092    14.660    ADC2/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.361ns (48.971%)  route 0.376ns (51.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 14.398 - 10.000 ) 
    Source Clock Delay      (SCD):    10.965ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.838    10.965    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.308    11.273 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.376    11.649    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X16Y32         LUT6 (Prop_lut6_I4_O)        0.053    11.702 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[11]_i_1__0/O
                         net (fo=1, routed)           0.000    11.702    ADC2/LTC2195_SPI_inst_n_5
    SLICE_X16Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725    14.398    ADC2/clk_in
    SLICE_X16Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/C
                         clock pessimism              0.204    14.603    
                         clock uncertainty           -0.035    14.567    
    SLICE_X16Y32         FDCE (Setup_fdce_C_D)        0.072    14.639    ADC2/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -11.702    
  -------------------------------------------------------------------
                         slack                                  2.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.716ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.146ns (46.179%)  route 0.170ns (53.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.685     1.786    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.091     1.877 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.884     3.762    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.826 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.680     4.506    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.118     4.624 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.170     4.794    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X16Y32         LUT6 (Prop_lut6_I4_O)        0.028     4.822 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[11]_i_1__0/O
                         net (fo=1, routed)           0.000     4.822    ADC2/LTC2195_SPI_inst_n_5
    SLICE_X16Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.917     2.166    ADC2/clk_in
    SLICE_X16Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.147     2.018    
    SLICE_X16Y32         FDCE (Hold_fdce_C_D)         0.087     2.105    ADC2/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           4.822    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.760ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.147ns (39.863%)  route 0.222ns (60.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.685     1.786    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.091     1.877 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.884     3.762    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.826 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.680     4.506    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.118     4.624 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.222     4.845    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X14Y32         LUT4 (Prop_lut4_I0_O)        0.029     4.874 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[8]_i_1__0/O
                         net (fo=1, routed)           0.000     4.874    ADC2/LTC2195_SPI_inst_n_6
    SLICE_X14Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.917     2.166    ADC2/clk_in
    SLICE_X14Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/C
                         clock pessimism             -0.147     2.018    
    SLICE_X14Y32         FDCE (Hold_fdce_C_D)         0.096     2.114    ADC2/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           4.874    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.768ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.146ns (39.699%)  route 0.222ns (60.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.685     1.786    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.091     1.877 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.884     3.762    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.826 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.680     4.506    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.118     4.624 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.222     4.845    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X14Y32         LUT4 (Prop_lut4_I1_O)        0.028     4.873 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[7]_i_1__0/O
                         net (fo=1, routed)           0.000     4.873    ADC2/LTC2195_SPI_inst_n_7
    SLICE_X14Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.917     2.166    ADC2/clk_in
    SLICE_X14Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/C
                         clock pessimism             -0.147     2.018    
    SLICE_X14Y32         FDCE (Hold_fdce_C_D)         0.087     2.105    ADC2/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           4.873    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.824ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.146ns (34.492%)  route 0.277ns (65.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.685     1.786    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.091     1.877 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.884     3.762    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.826 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.680     4.506    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.118     4.624 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.277     4.901    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X16Y32         LUT6 (Prop_lut6_I3_O)        0.028     4.929 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000     4.929    ADC2/LTC2195_SPI_inst_n_4
    SLICE_X16Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.917     2.166    ADC2/clk_in
    SLICE_X16Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     2.018    
    SLICE_X16Y32         FDCE (Hold_fdce_C_D)         0.087     2.105    ADC2/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           4.929    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.864ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.147ns (31.189%)  route 0.324ns (68.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.685     1.786    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.091     1.877 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.884     3.762    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.826 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.680     4.506    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.118     4.624 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.324     4.948    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X18Y31         LUT4 (Prop_lut4_I0_O)        0.029     4.977 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[5]_i_1__0/O
                         net (fo=1, routed)           0.000     4.977    ADC2/LTC2195_SPI_inst_n_8
    SLICE_X18Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.916     2.165    ADC2/clk_in
    SLICE_X18Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/C
                         clock pessimism             -0.147     2.017    
    SLICE_X18Y31         FDCE (Hold_fdce_C_D)         0.096     2.113    ADC2/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           4.977    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.872ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.146ns (31.043%)  route 0.324ns (68.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.685     1.786    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.091     1.877 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.884     3.762    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.826 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.680     4.506    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.118     4.624 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.324     4.948    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X18Y31         LUT4 (Prop_lut4_I1_O)        0.028     4.976 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.976    ADC2/LTC2195_SPI_inst_n_9
    SLICE_X18Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.916     2.165    ADC2/clk_in
    SLICE_X18Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/C
                         clock pessimism             -0.147     2.017    
    SLICE_X18Y31         FDCE (Hold_fdce_C_D)         0.087     2.104    ADC2/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           4.976    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.946ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.150ns (32.753%)  route 0.308ns (67.247%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.685     1.786    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.091     1.877 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.884     3.762    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.826 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.680     4.506    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.118     4.624 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.207     4.831    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X14Y32         LUT4 (Prop_lut4_I1_O)        0.032     4.863 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.101     4.963    ADC2/LTC2195_SPI_inst_n_10
    SLICE_X14Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.917     2.166    ADC2/clk_in
    SLICE_X14Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     2.018    
    SLICE_X14Y32         FDCE (Hold_fdce_C_D)        -0.001     2.017    ADC2/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           4.963    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.999ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.174ns (29.051%)  route 0.425ns (70.949%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.685     1.786    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.091     1.877 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.884     3.762    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.826 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.680     4.506    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.118     4.624 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.207     4.831    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X14Y32         LUT4 (Prop_lut4_I0_O)        0.028     4.859 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0/O
                         net (fo=1, routed)           0.218     5.076    ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0_n_0
    SLICE_X16Y32         LUT6 (Prop_lut6_I5_O)        0.028     5.104 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.104    ADC2/LTC2195_SPI_inst_n_11
    SLICE_X16Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.917     2.166    ADC2/clk_in
    SLICE_X16Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/C
                         clock pessimism             -0.147     2.018    
    SLICE_X16Y32         FDCE (Hold_fdce_C_D)         0.087     2.105    ADC2/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           5.104    
  -------------------------------------------------------------------
                         slack                                  2.999    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[7]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_data[7] fall@5.000ns)
  Data Path Delay:        0.976ns  (logic 0.053ns (5.433%)  route 0.923ns (94.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 14.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.020ns = ( 10.020 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.834     9.712    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.308    10.020 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.923    10.942    ADC2/spi_data_reg_n_0_[7]
    SLICE_X16Y31         LUT6 (Prop_lut6_I5_O)        0.053    10.995 f  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000    10.995    ADC2/spi_data[7]_i_1_n_0
    SLICE_X16Y31         FDRE                                         f  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.723    14.396    ADC2/clk_in
    SLICE_X16Y31         FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism              0.204    14.601    
                         clock uncertainty           -0.035    14.565    
    SLICE_X16Y31         FDRE (Setup_fdre_C_D)        0.073    14.638    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                  3.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.028ns (6.549%)  route 0.400ns (93.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.678     1.779    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.118     1.897 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.400     2.297    ADC2/spi_data_reg_n_0_[7]
    SLICE_X16Y31         LUT6 (Prop_lut6_I5_O)        0.028     2.325 r  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     2.325    ADC2/spi_data[7]_i_1_n_0
    SLICE_X16Y31         FDRE                                         r  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.916     2.165    ADC2/clk_in
    SLICE_X16Y31         FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism             -0.147     2.017    
    SLICE_X16Y31         FDRE (Hold_fdre_C_D)         0.087     2.104    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.221    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[8]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        0.975ns  (logic 0.053ns (5.436%)  route 0.922ns (94.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 14.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.020ns = ( 10.020 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.834     9.712    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.308    10.020 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.922    10.942    ADC2/spi_data_reg_n_0_[8]
    SLICE_X16Y31         LUT6 (Prop_lut6_I5_O)        0.053    10.995 f  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000    10.995    ADC2/spi_data[8]_i_1_n_0
    SLICE_X16Y31         FDRE                                         f  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.723    14.396    ADC2/clk_in
    SLICE_X16Y31         FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism              0.204    14.601    
                         clock uncertainty           -0.035    14.565    
    SLICE_X16Y31         FDRE (Setup_fdre_C_D)        0.071    14.636    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                  3.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.028ns (6.715%)  route 0.389ns (93.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.678     1.779    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.118     1.897 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.389     2.286    ADC2/spi_data_reg_n_0_[8]
    SLICE_X16Y31         LUT6 (Prop_lut6_I5_O)        0.028     2.314 r  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     2.314    ADC2/spi_data[8]_i_1_n_0
    SLICE_X16Y31         FDRE                                         r  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.916     2.165    ADC2/clk_in
    SLICE_X16Y31         FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism             -0.147     2.017    
    SLICE_X16Y31         FDRE (Hold_fdre_C_D)         0.087     2.104    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.210    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[9]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_data[9] fall@5.000ns)
  Data Path Delay:        2.496ns  (logic 0.053ns (2.124%)  route 2.443ns (97.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 14.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.020ns = ( 10.020 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.834     9.712    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.308    10.020 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.443    12.462    ADC2/spi_data_reg_n_0_[9]
    SLICE_X16Y31         LUT6 (Prop_lut6_I5_O)        0.053    12.515 f  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000    12.515    ADC2/spi_data[9]_i_1_n_0
    SLICE_X16Y31         FDRE                                         f  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.723    14.396    ADC2/clk_in
    SLICE_X16Y31         FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism              0.204    14.601    
                         clock uncertainty           -0.035    14.565    
    SLICE_X16Y31         FDRE (Setup_fdre_C_D)        0.072    14.637    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -12.515    
  -------------------------------------------------------------------
                         slack                                  2.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.028ns (2.470%)  route 1.106ns (97.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.678     1.779    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.118     1.897 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.106     3.003    ADC2/spi_data_reg_n_0_[9]
    SLICE_X16Y31         LUT6 (Prop_lut6_I5_O)        0.028     3.031 r  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     3.031    ADC2/spi_data[9]_i_1_n_0
    SLICE_X16Y31         FDRE                                         r  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.916     2.165    ADC2/clk_in
    SLICE_X16Y31         FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism             -0.147     2.017    
    SLICE_X16Y31         FDRE (Hold_fdre_C_D)         0.087     2.104    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.927    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.936ns  (logic 0.053ns (5.665%)  route 0.883ns (94.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 14.398 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns = ( 9.983 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.836     9.714    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.269     9.983 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.883    10.865    ADC2/spi_trigger_reg_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.053    10.918 f  ADC2/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000    10.918    ADC2/spi_trigger_i_1__0_n_0
    SLICE_X17Y32         FDCE                                         f  ADC2/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725    14.398    ADC2/clk_in
    SLICE_X17Y32         FDCE                                         r  ADC2/spi_trigger_reg/C
                         clock pessimism              0.204    14.603    
                         clock uncertainty           -0.035    14.567    
    SLICE_X17Y32         FDCE (Setup_fdce_C_D)        0.034    14.601    ADC2/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -10.918    
  -------------------------------------------------------------------
                         slack                                  3.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.028ns (6.706%)  route 0.390ns (93.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.679     1.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.100     1.880 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.390     2.270    ADC2/spi_trigger_reg_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.028     2.298 r  ADC2/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000     2.298    ADC2/spi_trigger_i_1__0_n_0
    SLICE_X17Y32         FDCE                                         r  ADC2/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.917     2.166    ADC2/clk_in
    SLICE_X17Y32         FDCE                                         r  ADC2/spi_trigger_reg/C
                         clock pessimism             -0.147     2.018    
    SLICE_X17Y32         FDCE (Hold_fdce_C_D)         0.060     2.078    ADC2/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.220    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.865ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 ADC2/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        3.084ns  (logic 0.573ns (18.583%)  route 2.511ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        -5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.076ns = ( 14.076 - 10.000 ) 
    Source Clock Delay      (SCD):    9.314ns = ( 10.564 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=158, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.889    10.564    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573    11.137 r  ADC2/pins[3].ISERDESE2_inst/Q2
                         net (fo=1, routed)           2.511    13.647    ADC2/data_out_30
    SLICE_X0Y110         FDRE                                         r  ADC2/ADC1_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.403    14.076    ADC2/clk_in
    SLICE_X0Y110         FDRE                                         r  ADC2/ADC1_out_reg[2]/C
                         clock pessimism              0.204    14.281    
                         clock uncertainty           -0.194    14.087    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)       -0.034    14.053    ADC2/ADC1_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.053    
                         arrival time                         -13.647    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 ADC2/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.908ns  (logic 0.573ns (19.703%)  route 2.335ns (80.297%))
  Logic Levels:           0  
  Clock Path Skew:        -5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 14.066 - 10.000 ) 
    Source Clock Delay      (SCD):    9.330ns = ( 10.580 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=158, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.905    10.580    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573    11.153 r  ADC2/pins[2].ISERDESE2_inst/Q3
                         net (fo=1, routed)           2.335    13.488    ADC2/data_out_21
    SLICE_X0Y128         FDRE                                         r  ADC2/ADC1_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.393    14.066    ADC2/clk_in
    SLICE_X0Y128         FDRE                                         r  ADC2/ADC1_out_reg[5]/C
                         clock pessimism              0.204    14.271    
                         clock uncertainty           -0.194    14.077    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)       -0.034    14.043    ADC2/ADC1_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.043    
                         arrival time                         -13.488    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 ADC2/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.873ns  (logic 0.573ns (19.944%)  route 2.300ns (80.056%))
  Logic Levels:           0  
  Clock Path Skew:        -5.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.065ns = ( 14.065 - 10.000 ) 
    Source Clock Delay      (SCD):    9.330ns = ( 10.580 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=158, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.905    10.580    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573    11.153 r  ADC2/pins[2].ISERDESE2_inst/Q2
                         net (fo=1, routed)           2.300    13.452    ADC2/data_out_22
    SLICE_X0Y122         FDRE                                         r  ADC2/ADC1_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.392    14.065    ADC2/clk_in
    SLICE_X0Y122         FDRE                                         r  ADC2/ADC1_out_reg[3]/C
                         clock pessimism              0.204    14.270    
                         clock uncertainty           -0.194    14.076    
    SLICE_X0Y122         FDRE (Setup_fdre_C_D)       -0.045    14.031    ADC2/ADC1_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                         -13.452    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 ADC2/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.695ns  (logic 0.573ns (21.259%)  route 2.122ns (78.741%))
  Logic Levels:           0  
  Clock Path Skew:        -5.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.065ns = ( 14.065 - 10.000 ) 
    Source Clock Delay      (SCD):    9.330ns = ( 10.580 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=158, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.905    10.580    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.573    11.153 r  ADC2/pins[2].ISERDESE2_inst/Q1
                         net (fo=1, routed)           2.122    13.275    ADC2/data_out_23
    SLICE_X0Y122         FDRE                                         r  ADC2/ADC1_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.392    14.065    ADC2/clk_in
    SLICE_X0Y122         FDRE                                         r  ADC2/ADC1_out_reg[1]/C
                         clock pessimism              0.204    14.270    
                         clock uncertainty           -0.194    14.076    
    SLICE_X0Y122         FDRE (Setup_fdre_C_D)       -0.034    14.042    ADC2/ADC1_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.042    
                         arrival time                         -13.275    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 ADC2/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.651ns  (logic 0.573ns (21.617%)  route 2.078ns (78.383%))
  Logic Levels:           0  
  Clock Path Skew:        -5.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.071ns = ( 14.071 - 10.000 ) 
    Source Clock Delay      (SCD):    9.330ns = ( 10.580 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=158, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.905    10.580    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573    11.153 r  ADC2/pins[2].ISERDESE2_inst/Q5
                         net (fo=1, routed)           2.078    13.230    ADC2/data_out_19
    SLICE_X0Y133         FDRE                                         r  ADC2/ADC1_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.398    14.071    ADC2/clk_in
    SLICE_X0Y133         FDRE                                         r  ADC2/ADC1_out_reg[9]/C
                         clock pessimism              0.204    14.276    
                         clock uncertainty           -0.194    14.082    
    SLICE_X0Y133         FDRE (Setup_fdre_C_D)       -0.034    14.048    ADC2/ADC1_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.048    
                         arrival time                         -13.230    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 ADC2/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.599ns  (logic 0.573ns (22.043%)  route 2.026ns (77.957%))
  Logic Levels:           0  
  Clock Path Skew:        -5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 14.066 - 10.000 ) 
    Source Clock Delay      (SCD):    9.330ns = ( 10.580 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=158, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.905    10.580    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    11.153 r  ADC2/pins[2].ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.026    13.179    ADC2/data_out_20
    SLICE_X0Y128         FDRE                                         r  ADC2/ADC1_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.393    14.066    ADC2/clk_in
    SLICE_X0Y128         FDRE                                         r  ADC2/ADC1_out_reg[7]/C
                         clock pessimism              0.204    14.271    
                         clock uncertainty           -0.194    14.077    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)       -0.045    14.032    ADC2/ADC1_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.032    
                         arrival time                         -13.179    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 ADC2/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.810ns  (logic 0.573ns (20.394%)  route 2.237ns (79.606%))
  Logic Levels:           0  
  Clock Path Skew:        -4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    9.314ns = ( 10.564 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=158, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.889    10.564    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573    11.137 r  ADC2/pins[3].ISERDESE2_inst/Q7
                         net (fo=1, routed)           2.237    13.373    ADC2/data_out_25
    SLICE_X0Y95          FDRE                                         r  ADC2/ADC1_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.598    14.271    ADC2/clk_in
    SLICE_X0Y95          FDRE                                         r  ADC2/ADC1_out_reg[12]/C
                         clock pessimism              0.204    14.476    
                         clock uncertainty           -0.194    14.282    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)       -0.034    14.248    ADC2/ADC1_out_reg[12]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                         -13.373    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 ADC2/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.526ns  (logic 0.573ns (22.683%)  route 1.953ns (77.317%))
  Logic Levels:           0  
  Clock Path Skew:        -5.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    9.330ns = ( 10.580 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=158, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.905    10.580    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573    11.153 r  ADC2/pins[2].ISERDESE2_inst/Q7
                         net (fo=1, routed)           1.953    13.106    ADC2/data_out_17
    SLICE_X0Y105         FDRE                                         r  ADC2/ADC1_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.404    14.077    ADC2/clk_in
    SLICE_X0Y105         FDRE                                         r  ADC2/ADC1_out_reg[13]/C
                         clock pessimism              0.204    14.282    
                         clock uncertainty           -0.194    14.088    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)       -0.034    14.054    ADC2/ADC1_out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.054    
                         arrival time                         -13.106    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 ADC2/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.507ns  (logic 0.573ns (22.857%)  route 1.934ns (77.143%))
  Logic Levels:           0  
  Clock Path Skew:        -5.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 14.073 - 10.000 ) 
    Source Clock Delay      (SCD):    9.330ns = ( 10.580 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=158, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.905    10.580    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573    11.153 r  ADC2/pins[2].ISERDESE2_inst/Q6
                         net (fo=1, routed)           1.934    13.086    ADC2/data_out_18
    SLICE_X0Y136         FDRE                                         r  ADC2/ADC1_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.400    14.073    ADC2/clk_in
    SLICE_X0Y136         FDRE                                         r  ADC2/ADC1_out_reg[11]/C
                         clock pessimism              0.204    14.278    
                         clock uncertainty           -0.194    14.084    
    SLICE_X0Y136         FDRE (Setup_fdre_C_D)       -0.034    14.050    ADC2/ADC1_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.050    
                         arrival time                         -13.086    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 ADC2/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.080ns  (logic 0.573ns (27.552%)  route 1.507ns (72.448%))
  Logic Levels:           0  
  Clock Path Skew:        -4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    9.314ns = ( 10.564 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=158, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.889    10.564    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573    11.137 r  ADC2/pins[3].ISERDESE2_inst/Q6
                         net (fo=1, routed)           1.507    12.643    ADC2/data_out_26
    SLICE_X0Y55          FDRE                                         r  ADC2/ADC1_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.598    14.271    ADC2/clk_in
    SLICE_X0Y55          FDRE                                         r  ADC2/ADC1_out_reg[10]/C
                         clock pessimism              0.204    14.476    
                         clock uncertainty           -0.194    14.282    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)       -0.034    14.248    ADC2/ADC1_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                         -12.643    
  -------------------------------------------------------------------
                         slack                                  1.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.865ns  (arrival time - required time)
  Source:                 ADC2/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.384ns  (logic 0.193ns (50.212%)  route 0.191ns (49.788%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    3.513ns = ( 4.763 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=158, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.708     4.763    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     4.956 r  ADC2/pins[3].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.191     5.148    ADC2/data_out_29
    SLICE_X0Y22          FDRE                                         r  ADC2/ADC1_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.944     2.193    ADC2/clk_in
    SLICE_X0Y22          FDRE                                         r  ADC2/ADC1_out_reg[4]/C
                         clock pessimism             -0.147     2.045    
                         clock uncertainty            0.194     2.239    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.044     2.283    ADC2/ADC1_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           5.148    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.865ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.384ns  (logic 0.193ns (50.212%)  route 0.191ns (49.788%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.520ns = ( 4.770 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=158, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     4.963 r  ADC2/pins[4].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.191     5.155    ADC2/p_5_out
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.951     2.200    ADC2/clk_in
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[5]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.044     2.290    ADC2/FR_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           5.155    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.903ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.428ns  (logic 0.193ns (45.099%)  route 0.235ns (54.901%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.520ns = ( 4.770 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=158, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     4.963 r  ADC2/pins[4].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.235     5.198    ADC2/p_7_out
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.951     2.200    ADC2/clk_in
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[7]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.049     2.295    ADC2/FR_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           5.198    
  -------------------------------------------------------------------
                         slack                                  2.903    

Slack (MET) :             2.914ns  (arrival time - required time)
  Source:                 ADC2/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.432ns  (logic 0.193ns (44.660%)  route 0.239ns (55.340%))
  Logic Levels:           0  
  Clock Path Skew:        -1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    3.524ns = ( 4.774 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=158, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.719     4.774    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.967 r  ADC2/pins[2].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.239     5.206    ADC2/data_out_16
    SLICE_X0Y45          FDRE                                         r  ADC2/ADC1_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.957     2.206    ADC2/clk_in
    SLICE_X0Y45          FDRE                                         r  ADC2/ADC1_out_reg[15]/C
                         clock pessimism             -0.147     2.058    
                         clock uncertainty            0.194     2.252    
    SLICE_X0Y45          FDRE (Hold_fdre_C_D)         0.040     2.292    ADC2/ADC1_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           5.206    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             2.919ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.427ns  (logic 0.193ns (45.171%)  route 0.234ns (54.829%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.520ns = ( 4.770 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=158, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     4.963 r  ADC2/pins[4].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.234     5.197    ADC2/p_3_out
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.951     2.200    ADC2/clk_in
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[3]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.033     2.279    ADC2/FR_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           5.197    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.920ns  (arrival time - required time)
  Source:                 ADC2/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.442ns  (logic 0.193ns (43.621%)  route 0.249ns (56.379%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    3.513ns = ( 4.763 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=158, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.708     4.763    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     4.956 r  ADC2/pins[3].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.249     5.206    ADC2/data_out_28
    SLICE_X0Y22          FDRE                                         r  ADC2/ADC1_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.944     2.193    ADC2/clk_in
    SLICE_X0Y22          FDRE                                         r  ADC2/ADC1_out_reg[6]/C
                         clock pessimism             -0.147     2.045    
                         clock uncertainty            0.194     2.239    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.047     2.286    ADC2/ADC1_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           5.206    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.920ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.442ns  (logic 0.193ns (43.621%)  route 0.249ns (56.379%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.520ns = ( 4.770 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=158, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     4.963 r  ADC2/pins[4].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.249     5.213    ADC2/p_4_out
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.951     2.200    ADC2/clk_in
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[4]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.047     2.293    ADC2/FR_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           5.213    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.947ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.459ns  (logic 0.193ns (42.076%)  route 0.266ns (57.924%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.520ns = ( 4.770 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=158, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     4.963 r  ADC2/pins[4].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.266     5.229    ADC2/p_1_out
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.951     2.200    ADC2/clk_in
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[1]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.036     2.282    ADC2/FR_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           5.229    
  -------------------------------------------------------------------
                         slack                                  2.947    

Slack (MET) :             2.949ns  (arrival time - required time)
  Source:                 ADC2/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.466ns  (logic 0.193ns (41.451%)  route 0.273ns (58.549%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    3.513ns = ( 4.763 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=158, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.708     4.763    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.956 r  ADC2/pins[3].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.273     5.229    ADC2/data_out_24
    SLICE_X0Y22          FDRE                                         r  ADC2/ADC1_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.944     2.193    ADC2/clk_in
    SLICE_X0Y22          FDRE                                         r  ADC2/ADC1_out_reg[14]/C
                         clock pessimism             -0.147     2.045    
                         clock uncertainty            0.194     2.239    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.041     2.280    ADC2/ADC1_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           5.229    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             2.957ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.480ns  (logic 0.193ns (40.218%)  route 0.287ns (59.782%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.520ns = ( 4.770 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=158, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     4.963 r  ADC2/pins[4].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.287     5.250    ADC2/p_6_out
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.951     2.200    ADC2/clk_in
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[6]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.047     2.293    ADC2/FR_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           5.250    
  -------------------------------------------------------------------
                         slack                                  2.957    





---------------------------------------------------------------------------------------------------
From Clock:  rstLEDclk/clk__0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.724ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.279ns  (required time - arrival time)
  Source:                 rstLEDclk/div_clk_reg/Q
                            (clock source 'rstLEDclk/clk__0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/div_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rstLEDclk/clk__0 fall@5.000ns)
  Data Path Delay:        2.340ns  (logic 0.173ns (7.393%)  route 2.167ns (92.606%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 13.953 - 10.000 ) 
    Source Clock Delay      (SCD):    4.577ns = ( 9.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 f  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 f  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.530    11.863    rstLEDclk/clk__0_BUFG
    SLICE_X54Y146        LUT5 (Prop_lut5_I4_O)        0.053    11.916 f  rstLEDclk/div_clk_i_1/O
                         net (fo=1, routed)           0.000    11.916    rstLEDclk/div_clk_i_1_n_0
    SLICE_X54Y146        FDRE                                         f  rstLEDclk/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/div_clk_reg/C
                         clock pessimism              0.204    14.158    
                         clock uncertainty           -0.035    14.122    
    SLICE_X54Y146        FDRE (Setup_fdre_C_D)        0.073    14.195    rstLEDclk/div_clk_reg
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -11.916    
  -------------------------------------------------------------------
                         slack                                  2.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 rstLEDclk/div_clk_reg/Q
                            (clock source 'rstLEDclk/clk__0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/div_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.054ns (6.055%)  route 0.838ns (93.945%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.594     2.624    rstLEDclk/clk__0_BUFG
    SLICE_X54Y146        LUT5 (Prop_lut5_I4_O)        0.028     2.652 r  rstLEDclk/div_clk_i_1/O
                         net (fo=1, routed)           0.000     2.652    rstLEDclk/div_clk_i_1_n_0
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/div_clk_reg/C
                         clock pessimism             -0.147     1.841    
    SLICE_X54Y146        FDRE (Hold_fdre_C_D)         0.087     1.928    rstLEDclk/div_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.724    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.337ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/rst_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.306ns  (logic 0.053ns (4.058%)  route 1.253ns (95.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         0.967    13.468    AD9783_inst1/rst_in
    SLICE_X14Y42         LUT3 (Prop_lut3_I2_O)        0.053    13.521 r  AD9783_inst1/rst_out_i_1/O
                         net (fo=1, routed)           0.287    13.808    AD9783_inst1/rst_out1_out
    SLICE_X15Y42         FDRE                                         r  AD9783_inst1/rst_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    AD9783_inst1/clk_in
    SLICE_X15Y42         FDRE                                         r  AD9783_inst1/rst_out_reg/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X15Y42         FDRE (Setup_fdre_C_CE)      -0.244    14.330    AD9783_inst1/rst_out_reg
  -------------------------------------------------------------------
                         required time                         14.330    
                         arrival time                         -13.808    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.506ns  (logic 0.053ns (3.518%)  route 1.453ns (96.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 14.396 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.453    13.955    ADC2/rst_in
    SLICE_X16Y31         LUT6 (Prop_lut6_I4_O)        0.053    14.008 r  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000    14.008    ADC2/spi_data[9]_i_1_n_0
    SLICE_X16Y31         FDRE                                         r  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.723    14.396    ADC2/clk_in
    SLICE_X16Y31         FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism              0.204    14.601    
                         clock uncertainty           -0.035    14.565    
    SLICE_X16Y31         FDRE (Setup_fdre_C_D)        0.072    14.637    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.403ns  (logic 0.053ns (3.778%)  route 1.350ns (96.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 14.396 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.350    13.851    ADC2/rst_in
    SLICE_X16Y31         LUT6 (Prop_lut6_I4_O)        0.053    13.904 r  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000    13.904    ADC2/spi_data[8]_i_1_n_0
    SLICE_X16Y31         FDRE                                         r  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.723    14.396    ADC2/clk_in
    SLICE_X16Y31         FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism              0.204    14.601    
                         clock uncertainty           -0.035    14.565    
    SLICE_X16Y31         FDRE (Setup_fdre_C_D)        0.071    14.636    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                         -13.904    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.074ns  (logic 0.053ns (4.935%)  route 1.021ns (95.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         0.878    13.379    AD9783_inst1/rst_in
    SLICE_X12Y42         LUT5 (Prop_lut5_I4_O)        0.053    13.432 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.143    13.575    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X12Y42         FDRE (Setup_fdre_C_CE)      -0.219    14.355    AD9783_inst1/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.355    
                         arrival time                         -13.575    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.074ns  (logic 0.053ns (4.935%)  route 1.021ns (95.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         0.878    13.379    AD9783_inst1/rst_in
    SLICE_X12Y42         LUT5 (Prop_lut5_I4_O)        0.053    13.432 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.143    13.575    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[15]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X12Y42         FDRE (Setup_fdre_C_CE)      -0.219    14.355    AD9783_inst1/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.355    
                         arrival time                         -13.575    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.074ns  (logic 0.053ns (4.935%)  route 1.021ns (95.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         0.878    13.379    AD9783_inst1/rst_in
    SLICE_X12Y42         LUT5 (Prop_lut5_I4_O)        0.053    13.432 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.143    13.575    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X12Y42         FDRE (Setup_fdre_C_CE)      -0.219    14.355    AD9783_inst1/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.355    
                         arrival time                         -13.575    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.074ns  (logic 0.053ns (4.935%)  route 1.021ns (95.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         0.878    13.379    AD9783_inst1/rst_in
    SLICE_X12Y42         LUT5 (Prop_lut5_I4_O)        0.053    13.432 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.143    13.575    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X12Y42         FDRE (Setup_fdre_C_CE)      -0.219    14.355    AD9783_inst1/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.355    
                         arrival time                         -13.575    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.324ns  (logic 0.053ns (4.002%)  route 1.271ns (95.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 14.396 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.271    13.773    ADC2/rst_in
    SLICE_X16Y31         LUT6 (Prop_lut6_I4_O)        0.053    13.826 r  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000    13.826    ADC2/spi_data[7]_i_1_n_0
    SLICE_X16Y31         FDRE                                         r  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.723    14.396    ADC2/clk_in
    SLICE_X16Y31         FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism              0.204    14.601    
                         clock uncertainty           -0.035    14.565    
    SLICE_X16Y31         FDRE (Setup_fdre_C_D)        0.073    14.638    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                         -13.826    
  -------------------------------------------------------------------
                         slack                                  0.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.337ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.028ns (5.100%)  route 0.521ns (94.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         0.466     3.309    AD9783_inst1/rst_in
    SLICE_X12Y42         LUT5 (Prop_lut5_I4_O)        0.028     3.337 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.055     3.392    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X12Y42         FDRE                                         f  AD9783_inst1/spi_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/C
                         clock pessimism             -0.147     2.025    
    SLICE_X12Y42         FDRE (Hold_fdre_C_CE)        0.030     2.055    AD9783_inst1/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           3.392    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.337ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.028ns (5.100%)  route 0.521ns (94.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         0.466     3.309    AD9783_inst1/rst_in
    SLICE_X12Y42         LUT5 (Prop_lut5_I4_O)        0.028     3.337 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.055     3.392    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X12Y42         FDRE                                         f  AD9783_inst1/spi_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[15]/C
                         clock pessimism             -0.147     2.025    
    SLICE_X12Y42         FDRE (Hold_fdre_C_CE)        0.030     2.055    AD9783_inst1/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           3.392    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.337ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.028ns (5.100%)  route 0.521ns (94.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         0.466     3.309    AD9783_inst1/rst_in
    SLICE_X12Y42         LUT5 (Prop_lut5_I4_O)        0.028     3.337 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.055     3.392    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X12Y42         FDRE                                         f  AD9783_inst1/spi_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
                         clock pessimism             -0.147     2.025    
    SLICE_X12Y42         FDRE (Hold_fdre_C_CE)        0.030     2.055    AD9783_inst1/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           3.392    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.337ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.028ns (5.100%)  route 0.521ns (94.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         0.466     3.309    AD9783_inst1/rst_in
    SLICE_X12Y42         LUT5 (Prop_lut5_I4_O)        0.028     3.337 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.055     3.392    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X12Y42         FDRE                                         f  AD9783_inst1/spi_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
                         clock pessimism             -0.147     2.025    
    SLICE_X12Y42         FDRE (Hold_fdre_C_CE)        0.030     2.055    AD9783_inst1/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           3.392    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.405ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.028ns (4.201%)  route 0.638ns (95.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         0.638     3.482    ADC2/rst_in
    SLICE_X16Y31         LUT6 (Prop_lut6_I4_O)        0.028     3.510 r  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     3.510    ADC2/spi_data[7]_i_1_n_0
    SLICE_X16Y31         FDRE                                         r  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.916     2.165    ADC2/clk_in
    SLICE_X16Y31         FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism             -0.147     2.017    
    SLICE_X16Y31         FDRE (Hold_fdre_C_D)         0.087     2.104    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           3.510    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.434ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.028ns (4.031%)  route 0.667ns (95.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         0.667     3.510    ADC2/rst_in
    SLICE_X16Y31         LUT6 (Prop_lut6_I4_O)        0.028     3.538 r  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     3.538    ADC2/spi_data[8]_i_1_n_0
    SLICE_X16Y31         FDRE                                         r  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.916     2.165    ADC2/clk_in
    SLICE_X16Y31         FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism             -0.147     2.017    
    SLICE_X16Y31         FDRE (Hold_fdre_C_D)         0.087     2.104    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.445ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/rst_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.028ns (4.394%)  route 0.609ns (95.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         0.501     3.344    AD9783_inst1/rst_in
    SLICE_X14Y42         LUT3 (Prop_lut3_I2_O)        0.028     3.372 f  AD9783_inst1/rst_out_i_1/O
                         net (fo=1, routed)           0.109     3.480    AD9783_inst1/rst_out1_out
    SLICE_X15Y42         FDRE                                         f  AD9783_inst1/rst_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/clk_in
    SLICE_X15Y42         FDRE                                         r  AD9783_inst1/rst_out_reg/C
                         clock pessimism             -0.147     2.025    
    SLICE_X15Y42         FDRE (Hold_fdre_C_CE)        0.010     2.035    AD9783_inst1/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           3.480    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.028ns (3.817%)  route 0.705ns (96.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         0.705     3.549    ADC2/rst_in
    SLICE_X16Y31         LUT6 (Prop_lut6_I4_O)        0.028     3.577 r  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     3.577    ADC2/spi_data[9]_i_1_n_0
    SLICE_X16Y31         FDRE                                         r  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.916     2.165    ADC2/clk_in
    SLICE_X16Y31         FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism             -0.147     2.017    
    SLICE_X16Y31         FDRE (Hold_fdre_C_D)         0.087     2.104    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           3.577    
  -------------------------------------------------------------------
                         slack                                  1.472    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            3  Failing Endpoints,  Worst Slack       -0.212ns,  Total Violation       -0.473ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.996ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.212ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        13.046ns  (logic 0.413ns (3.166%)  route 12.633ns (96.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    7.191ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.684     6.715    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.053     6.768 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.423     7.191    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.349     7.540 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          12.384    19.924    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.064    19.988 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.249    20.236    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X9Y41          FDCE (Setup_fdce_C_D)       -0.145    20.025    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         20.025    
                         arrival time                         -20.236    
  -------------------------------------------------------------------
                         slack                                 -0.212    

Slack (VIOLATED) :        -0.187ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        13.046ns  (logic 0.413ns (3.166%)  route 12.633ns (96.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    7.191ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.684     6.715    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.053     6.768 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.423     7.191    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.349     7.540 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          12.384    19.924    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.064    19.988 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.249    20.236    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X8Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X8Y41          FDPE (Setup_fdpe_C_D)       -0.120    20.050    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         20.050    
                         arrival time                         -20.236    
  -------------------------------------------------------------------
                         slack                                 -0.187    

Slack (VIOLATED) :        -0.074ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        13.033ns  (logic 0.402ns (3.084%)  route 12.631ns (96.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    7.191ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.684     6.715    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.053     6.768 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.423     7.191    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.349     7.540 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          12.384    19.924    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.053    19.977 r  AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.247    20.224    AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1_n_0
    SLICE_X9Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X9Y42          FDCE (Setup_fdce_C_D)       -0.020    20.150    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         20.150    
                         arrival time                         -20.224    
  -------------------------------------------------------------------
                         slack                                 -0.074    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        12.648ns  (logic 0.402ns (3.178%)  route 12.246ns (96.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    7.191ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.684     6.715    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.053     6.768 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.423     7.191    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.349     7.540 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          12.246    19.786    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I1_O)        0.053    19.839 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000    19.839    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X8Y42          FDCE (Setup_fdce_C_D)        0.073    20.243    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         20.243    
                         arrival time                         -19.839    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        12.545ns  (logic 0.402ns (3.204%)  route 12.143ns (96.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    7.191ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.684     6.715    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.053     6.768 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.423     7.191    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.349     7.540 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          12.143    19.683    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X8Y43          LUT3 (Prop_lut3_I1_O)        0.053    19.736 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000    19.736    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X8Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X8Y43          FDPE (Setup_fdpe_C_D)        0.071    20.241    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         20.241    
                         arrival time                         -19.736    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        11.858ns  (logic 0.405ns (3.415%)  route 11.453ns (96.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.002ns = ( 20.002 - 10.000 ) 
    Source Clock Delay      (SCD):    7.191ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.684     6.715    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.053     6.768 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.423     7.191    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.349     7.540 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=1, routed)          11.088    18.628    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.056    18.684 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           0.364    19.049    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X10Y41         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    20.002    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y41         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism              0.204    20.206    
                         clock uncertainty           -0.035    20.171    
    SLICE_X10Y41         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.141    20.030    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         20.030    
                         arrival time                         -19.049    
  -------------------------------------------------------------------
                         slack                                  0.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.996ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 0.158ns (2.814%)  route 5.456ns (97.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118     1.903 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.763     2.666    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.028     2.694 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.176     2.871    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.128     2.999 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=1, routed)           5.299     8.298    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.030     8.328 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           0.156     8.484    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X10Y41         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y41         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism             -0.147     5.427    
    SLICE_X10Y41         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     5.489    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         -5.489    
                         arrival time                           8.484    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             3.097ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 0.156ns (2.717%)  route 5.585ns (97.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.575ns
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118     1.903 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.763     2.666    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.028     2.694 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.176     2.871    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.128     2.999 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           5.585     8.584    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X8Y43          LUT3 (Prop_lut3_I1_O)        0.028     8.612 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000     8.612    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X8Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.926     5.575    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.147     5.428    
    SLICE_X8Y43          FDPE (Hold_fdpe_C_D)         0.087     5.515    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -5.515    
                         arrival time                           8.612    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.147ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 0.156ns (2.694%)  route 5.634ns (97.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118     1.903 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.763     2.666    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.028     2.694 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.176     2.871    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.128     2.999 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           5.634     8.633    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I1_O)        0.028     8.661 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000     8.661    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.147     5.427    
    SLICE_X8Y42          FDCE (Hold_fdce_C_D)         0.087     5.514    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -5.514    
                         arrival time                           8.661    
  -------------------------------------------------------------------
                         slack                                  3.147    

Slack (MET) :             3.355ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 0.156ns (2.618%)  route 5.802ns (97.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118     1.903 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.763     2.666    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.028     2.694 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.176     2.871    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.128     2.999 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           5.702     8.700    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.028     8.728 r  AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.100     8.829    AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1_n_0
    SLICE_X9Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism             -0.147     5.427    
    SLICE_X9Y42          FDCE (Hold_fdce_C_D)         0.047     5.474    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.474    
                         arrival time                           8.829    
  -------------------------------------------------------------------
                         slack                                  3.355    

Slack (MET) :             3.404ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 0.154ns (2.584%)  route 5.807ns (97.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118     1.903 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.763     2.666    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.028     2.694 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.176     2.871    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.128     2.999 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           5.702     8.700    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.026     8.726 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.105     8.831    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism             -0.147     5.427    
    SLICE_X9Y41          FDCE (Hold_fdce_C_D)         0.000     5.427    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -5.427    
                         arrival time                           8.831    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.407ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 0.154ns (2.584%)  route 5.807ns (97.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118     1.903 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.763     2.666    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.028     2.694 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.176     2.871    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.128     2.999 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           5.702     8.700    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.026     8.726 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.105     8.831    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X8Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism             -0.147     5.427    
    SLICE_X8Y41          FDPE (Hold_fdpe_C_D)        -0.003     5.424    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -5.424    
                         arrival time                           8.831    
  -------------------------------------------------------------------
                         slack                                  3.407    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.033ns,  Total Violation       -1.033ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.033ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        11.318ns  (logic 0.411ns (3.631%)  route 10.907ns (96.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.002ns = ( 20.002 - 10.000 ) 
    Source Clock Delay      (SCD):    9.758ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.282     5.005 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           4.186     9.190    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.153     9.343 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.415     9.758    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y39         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         LDCE (EnToQ_ldce_G_Q)        0.349    10.107 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)          10.395    20.501    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I1_O)        0.062    20.563 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           0.512    21.076    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X10Y44         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    20.002    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y44         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    20.206    
                         clock uncertainty           -0.035    20.171    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)       -0.128    20.043    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         20.043    
                         arrival time                         -21.076    
  -------------------------------------------------------------------
                         slack                                 -1.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.013ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 0.160ns (2.935%)  route 5.291ns (97.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.575ns
    Source Clock Delay      (SCD):    3.984ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.107     1.892 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           1.852     3.744    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.064     3.808 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.177     3.984    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y39         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         LDCE (EnToQ_ldce_G_Q)        0.128     4.112 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)           5.068     9.180    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I1_O)        0.032     9.212 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           0.223     9.435    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X10Y44         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.926     5.575    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y44         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     5.428    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)        -0.006     5.422    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -5.422    
                         arrival time                           9.435    
  -------------------------------------------------------------------
                         slack                                  4.013    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            9  Failing Endpoints,  Worst Slack       -2.519ns,  Total Violation      -13.135ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.507ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.519ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        11.366ns  (logic 0.402ns (3.537%)  route 10.964ns (96.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    11.356ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.269     4.992 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.711    10.703    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.053    10.756 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.601    11.356    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X11Y44         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         LDCE (EnToQ_ldce_G_Q)        0.349    11.705 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=1, routed)          10.964    22.670    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X9Y42          LUT3 (Prop_lut3_I1_O)        0.053    22.723 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000    22.723    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2_n_0
    SLICE_X9Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X9Y42          FDCE (Setup_fdce_C_D)        0.034    20.204    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         20.204    
                         arrival time                         -22.723    
  -------------------------------------------------------------------
                         slack                                 -2.519    

Slack (VIOLATED) :        -1.964ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        11.587ns  (logic 0.414ns (3.573%)  route 11.173ns (96.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    10.387ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.269     4.992 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.500     9.491    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.053     9.544 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.843    10.387    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y40          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          LDCE (EnToQ_ldce_G_Q)        0.349    10.736 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=6, routed)          10.710    21.447    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X8Y41          LUT3 (Prop_lut3_I1_O)        0.065    21.512 r  AD9783_inst1/AD_9783_SPI_inst/data_out[3]_C_i_1/O
                         net (fo=2, routed)           0.462    21.974    AD9783_inst1/AD_9783_SPI_inst/data_out[3]_C_i_1_n_0
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X9Y41          FDCE (Setup_fdce_C_D)       -0.160    20.010    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         20.010    
                         arrival time                         -21.974    
  -------------------------------------------------------------------
                         slack                                 -1.964    

Slack (VIOLATED) :        -1.937ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        11.587ns  (logic 0.414ns (3.573%)  route 11.173ns (96.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    10.387ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.269     4.992 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.500     9.491    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.053     9.544 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.843    10.387    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y40          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          LDCE (EnToQ_ldce_G_Q)        0.349    10.736 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=6, routed)          10.710    21.447    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X8Y41          LUT3 (Prop_lut3_I1_O)        0.065    21.512 r  AD9783_inst1/AD_9783_SPI_inst/data_out[3]_C_i_1/O
                         net (fo=2, routed)           0.462    21.974    AD9783_inst1/AD_9783_SPI_inst/data_out[3]_C_i_1_n_0
    SLICE_X8Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X8Y41          FDPE (Setup_fdpe_C_D)       -0.133    20.037    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         20.037    
                         arrival time                         -21.974    
  -------------------------------------------------------------------
                         slack                                 -1.937    

Slack (VIOLATED) :        -1.815ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        11.591ns  (logic 0.402ns (3.468%)  route 11.189ns (96.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    10.387ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.269     4.992 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.500     9.491    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.053     9.544 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.843    10.387    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y40          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          LDCE (EnToQ_ldce_G_Q)        0.349    10.736 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=6, routed)          10.710    21.447    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X8Y41          LUT3 (Prop_lut3_I1_O)        0.053    21.500 r  AD9783_inst1/AD_9783_SPI_inst/data_out[4]_P_i_1/O
                         net (fo=1, routed)           0.478    21.978    AD9783_inst1/AD_9783_SPI_inst/data_out[4]_P_i_1_n_0
    SLICE_X8Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X8Y43          FDPE (Setup_fdpe_C_D)       -0.007    20.163    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         20.163    
                         arrival time                         -21.978    
  -------------------------------------------------------------------
                         slack                                 -1.815    

Slack (VIOLATED) :        -1.335ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        11.153ns  (logic 0.402ns (3.604%)  route 10.751ns (96.396%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    10.387ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.269     4.992 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.500     9.491    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.053     9.544 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.843    10.387    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y40          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          LDCE (EnToQ_ldce_G_Q)        0.349    10.736 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=6, routed)          10.751    21.487    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I1_O)        0.053    21.540 r  AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0/O
                         net (fo=1, routed)           0.000    21.540    AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0_n_0
    SLICE_X9Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X9Y44          FDCE (Setup_fdce_C_D)        0.035    20.205    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         20.205    
                         arrival time                         -21.540    
  -------------------------------------------------------------------
                         slack                                 -1.335    

Slack (VIOLATED) :        -1.062ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        10.719ns  (logic 0.416ns (3.881%)  route 10.303ns (96.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    10.387ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.269     4.992 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.500     9.491    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.053     9.544 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.843    10.387    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y40          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          LDCE (EnToQ_ldce_G_Q)        0.349    10.736 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=6, routed)           9.827    20.563    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X8Y41          LUT3 (Prop_lut3_I1_O)        0.067    20.630 r  AD9783_inst1/AD_9783_SPI_inst/data_out[7]_C_i_1__0/O
                         net (fo=2, routed)           0.476    21.106    AD9783_inst1/AD_9783_SPI_inst/data_out[7]_C_i_1__0_n_0
    SLICE_X8Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X8Y41          FDPE (Setup_fdpe_C_D)       -0.126    20.044    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         20.044    
                         arrival time                         -21.106    
  -------------------------------------------------------------------
                         slack                                 -1.062    

Slack (VIOLATED) :        -1.006ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        10.861ns  (logic 0.402ns (3.701%)  route 10.459ns (96.299%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    10.387ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.269     4.992 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.500     9.491    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.053     9.544 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.843    10.387    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y40          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          LDCE (EnToQ_ldce_G_Q)        0.349    10.736 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=6, routed)          10.459    21.195    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I1_O)        0.053    21.248 r  AD9783_inst1/AD_9783_SPI_inst/data_out[4]_C_i_1/O
                         net (fo=1, routed)           0.000    21.248    AD9783_inst1/AD_9783_SPI_inst/data_out[4]_C_i_1_n_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X8Y42          FDCE (Setup_fdce_C_D)        0.072    20.242    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         20.242    
                         arrival time                         -21.248    
  -------------------------------------------------------------------
                         slack                                 -1.006    

Slack (VIOLATED) :        -0.766ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        10.398ns  (logic 0.416ns (4.001%)  route 9.982ns (95.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    10.387ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.269     4.992 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.500     9.491    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.053     9.544 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.843    10.387    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y40          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          LDCE (EnToQ_ldce_G_Q)        0.349    10.736 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=6, routed)           9.827    20.563    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X8Y41          LUT3 (Prop_lut3_I1_O)        0.067    20.630 r  AD9783_inst1/AD_9783_SPI_inst/data_out[7]_C_i_1__0/O
                         net (fo=2, routed)           0.154    20.785    AD9783_inst1/AD_9783_SPI_inst/data_out[7]_C_i_1__0_n_0
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X9Y41          FDCE (Setup_fdce_C_D)       -0.151    20.019    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         20.019    
                         arrival time                         -20.785    
  -------------------------------------------------------------------
                         slack                                 -0.766    

Slack (VIOLATED) :        -0.730ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        10.505ns  (logic 0.402ns (3.827%)  route 10.103ns (96.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.002ns = ( 20.002 - 10.000 ) 
    Source Clock Delay      (SCD):    10.387ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.269     4.992 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.500     9.491    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.053     9.544 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.843    10.387    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y40          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          LDCE (EnToQ_ldce_G_Q)        0.349    10.736 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=6, routed)           9.827    20.563    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X8Y41          LUT3 (Prop_lut3_I1_O)        0.053    20.616 r  AD9783_inst1/AD_9783_SPI_inst/data_out[8]_P_i_1__0/O
                         net (fo=1, routed)           0.275    20.892    AD9783_inst1/AD_9783_SPI_inst/data_out[8]_P_i_1__0_n_0
    SLICE_X10Y42         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    20.002    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y42         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    20.206    
                         clock uncertainty           -0.035    20.171    
    SLICE_X10Y42         FDPE (Setup_fdpe_C_D)       -0.009    20.162    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         20.162    
                         arrival time                         -20.892    
  -------------------------------------------------------------------
                         slack                                 -0.730    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.955ns  (logic 0.106ns (1.065%)  route 9.849ns (98.935%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        5.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.061ns = ( 20.061 - 10.000 ) 
    Source Clock Delay      (SCD):    4.992ns = ( 9.992 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     9.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.269     9.992 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.364    12.355    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.053    12.408 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          3.495    15.903    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.053    15.956 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__1/O
                         net (fo=1, routed)           3.990    19.946    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X7Y43          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.791    20.061    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y43          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.204    20.265    
                         clock uncertainty           -0.035    20.230    
    SLICE_X7Y43          FDRE (Setup_fdre_C_CE)      -0.244    19.986    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         19.986    
                         arrival time                         -19.946    
  -------------------------------------------------------------------
                         slack                                  0.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.156ns (4.773%)  route 3.112ns (95.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.575ns
    Source Clock Delay      (SCD):    2.696ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.100     1.885 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.533     2.418    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.028     2.446 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.250     2.696    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.128     2.824 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.269     4.093    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I4_O)        0.028     4.121 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           1.844     5.965    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0_n_0
    SLICE_X10Y44         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.926     5.575    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y44         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     5.428    
    SLICE_X10Y44         FDRE (Hold_fdre_C_CE)        0.030     5.458    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -5.458    
                         arrival time                           5.965    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.156ns (4.714%)  route 3.153ns (95.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.605ns
    Source Clock Delay      (SCD):    2.696ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.100     1.885 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.533     2.418    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.028     2.446 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.250     2.696    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.128     2.824 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.231     4.056    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I2_O)        0.028     4.084 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__1/O
                         net (fo=1, routed)           1.922     6.006    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X7Y43          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.956     5.605    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y43          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     5.458    
    SLICE_X7Y43          FDRE (Hold_fdre_C_CE)        0.010     5.468    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -5.468    
                         arrival time                           6.006    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.156ns (4.644%)  route 3.203ns (95.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.605ns
    Source Clock Delay      (SCD):    2.696ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.100     1.885 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.533     2.418    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.028     2.446 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.250     2.696    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.128     2.824 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.329     4.153    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I4_O)        0.028     4.181 r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           1.875     6.056    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0_n_0
    SLICE_X6Y43          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.956     5.605    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y43          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     5.458    
    SLICE_X6Y43          FDRE (Hold_fdre_C_CE)        0.030     5.488    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -5.488    
                         arrival time                           6.056    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.028ns (0.643%)  route 4.328ns (99.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.100     1.885 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.817     4.702    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT6 (Prop_lut6_I5_O)        0.028     4.730 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.511     6.241    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X8Y39          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.924     5.573    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     5.426    
    SLICE_X8Y39          FDCE (Hold_fdce_C_CE)        0.030     5.456    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.456    
                         arrival time                           6.241    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.028ns (0.643%)  route 4.328ns (99.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.100     1.885 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.817     4.702    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT6 (Prop_lut6_I5_O)        0.028     4.730 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.511     6.241    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X8Y39          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.924     5.573    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     5.426    
    SLICE_X8Y39          FDCE (Hold_fdce_C_CE)        0.030     5.456    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.456    
                         arrival time                           6.241    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.028ns (0.643%)  route 4.328ns (99.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.100     1.885 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.817     4.702    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT6 (Prop_lut6_I5_O)        0.028     4.730 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.511     6.241    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X8Y39          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.924     5.573    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     5.426    
    SLICE_X8Y39          FDCE (Hold_fdce_C_CE)        0.030     5.456    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.456    
                         arrival time                           6.241    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.028ns (0.643%)  route 4.328ns (99.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.100     1.885 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.817     4.702    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT6 (Prop_lut6_I5_O)        0.028     4.730 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.511     6.241    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X8Y39          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.924     5.573    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism             -0.147     5.426    
    SLICE_X8Y39          FDCE (Hold_fdce_C_CE)        0.030     5.456    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.456    
                         arrival time                           6.241    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 0.028ns (0.632%)  route 4.404ns (99.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.100     1.885 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.817     4.702    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT6 (Prop_lut6_I5_O)        0.028     4.730 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.587     6.317    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X10Y40         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y40         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.147     5.427    
    SLICE_X10Y40         FDCE (Hold_fdce_C_CE)        0.030     5.457    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.457    
                         arrival time                           6.317    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 0.028ns (0.632%)  route 4.404ns (99.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.100     1.885 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.817     4.702    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT6 (Prop_lut6_I5_O)        0.028     4.730 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.587     6.317    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X10Y40         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y40         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
                         clock pessimism             -0.147     5.427    
    SLICE_X10Y40         FDCE (Hold_fdce_C_CE)        0.030     5.457    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.457    
                         arrival time                           6.317    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.028ns (0.626%)  route 4.448ns (99.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.100     1.885 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.817     4.702    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT6 (Prop_lut6_I5_O)        0.028     4.730 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.631     6.361    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X8Y38          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.924     5.573    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     5.426    
    SLICE_X8Y38          FDCE (Hold_fdce_C_CE)        0.030     5.456    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.456    
                         arrival time                           6.361    
  -------------------------------------------------------------------
                         slack                                  0.905    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :           61  Failing Endpoints,  Worst Slack      -13.376ns,  Total Violation     -667.616ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.376ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        13.046ns  (logic 0.413ns (3.166%)  route 12.633ns (96.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    15.355ns = ( 20.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         7.378    19.879    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.053    19.932 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.423    20.355    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.349    20.704 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          12.384    33.088    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.064    33.152 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.249    33.401    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X9Y41          FDCE (Setup_fdce_C_D)       -0.145    20.025    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         20.025    
                         arrival time                         -33.401    
  -------------------------------------------------------------------
                         slack                                -13.376    

Slack (VIOLATED) :        -13.351ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        13.046ns  (logic 0.413ns (3.166%)  route 12.633ns (96.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    15.355ns = ( 20.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         7.378    19.879    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.053    19.932 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.423    20.355    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.349    20.704 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          12.384    33.088    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.064    33.152 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.249    33.401    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X8Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X8Y41          FDPE (Setup_fdpe_C_D)       -0.120    20.050    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         20.050    
                         arrival time                         -33.401    
  -------------------------------------------------------------------
                         slack                                -13.351    

Slack (VIOLATED) :        -13.239ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        13.033ns  (logic 0.402ns (3.084%)  route 12.631ns (96.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    15.355ns = ( 20.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         7.378    19.879    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.053    19.932 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.423    20.355    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.349    20.704 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          12.384    33.088    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.053    33.141 r  AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.247    33.389    AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1_n_0
    SLICE_X9Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X9Y42          FDCE (Setup_fdce_C_D)       -0.020    20.150    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         20.150    
                         arrival time                         -33.389    
  -------------------------------------------------------------------
                         slack                                -13.239    

Slack (VIOLATED) :        -12.761ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.648ns  (logic 0.402ns (3.178%)  route 12.246ns (96.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    15.355ns = ( 20.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         7.378    19.879    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.053    19.932 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.423    20.355    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.349    20.704 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          12.246    32.951    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I1_O)        0.053    33.004 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000    33.004    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X8Y42          FDCE (Setup_fdce_C_D)        0.073    20.243    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         20.243    
                         arrival time                         -33.004    
  -------------------------------------------------------------------
                         slack                                -12.761    

Slack (VIOLATED) :        -12.660ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.545ns  (logic 0.402ns (3.204%)  route 12.143ns (96.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    15.355ns = ( 20.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         7.378    19.879    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.053    19.932 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.423    20.355    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.349    20.704 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          12.143    32.847    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X8Y43          LUT3 (Prop_lut3_I1_O)        0.053    32.900 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000    32.900    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X8Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X8Y43          FDPE (Setup_fdpe_C_D)        0.071    20.241    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         20.241    
                         arrival time                         -32.900    
  -------------------------------------------------------------------
                         slack                                -12.660    

Slack (VIOLATED) :        -12.248ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.980ns  (logic 0.689ns (5.751%)  route 11.291ns (94.249%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -5.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.000ns = ( 20.000 - 10.000 ) 
    Source Clock Delay      (SCD):    15.508ns = ( 20.508 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         7.383    19.884    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.053    19.937 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.571    20.508    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.349    20.857 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.211    31.068    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y43         LUT3 (Prop_lut3_I1_O)        0.066    31.134 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_6__0/O
                         net (fo=1, routed)           0.618    31.752    AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X8Y39          LUT6 (Prop_lut6_I3_O)        0.168    31.920 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0/O
                         net (fo=1, routed)           0.212    32.132    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.053    32.185 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__1/O
                         net (fo=2, routed)           0.250    32.435    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__1_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I5_O)        0.053    32.488 r  AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__1/O
                         net (fo=1, routed)           0.000    32.488    AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__1_n_0
    SLICE_X8Y40          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.730    20.000    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y40          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.204    20.204    
                         clock uncertainty           -0.035    20.169    
    SLICE_X8Y40          FDCE (Setup_fdce_C_D)        0.071    20.240    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         20.240    
                         arrival time                         -32.488    
  -------------------------------------------------------------------
                         slack                                -12.248    

Slack (VIOLATED) :        -12.245ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.978ns  (logic 0.689ns (5.752%)  route 11.289ns (94.248%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -5.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.000ns = ( 20.000 - 10.000 ) 
    Source Clock Delay      (SCD):    15.508ns = ( 20.508 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         7.383    19.884    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.053    19.937 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.571    20.508    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.349    20.857 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.211    31.068    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y43         LUT3 (Prop_lut3_I1_O)        0.066    31.134 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_6__0/O
                         net (fo=1, routed)           0.618    31.752    AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X8Y39          LUT6 (Prop_lut6_I3_O)        0.168    31.920 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0/O
                         net (fo=1, routed)           0.212    32.132    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.053    32.185 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__1/O
                         net (fo=2, routed)           0.248    32.433    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__1_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.053    32.486 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__1/O
                         net (fo=1, routed)           0.000    32.486    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__1_n_0
    SLICE_X8Y40          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.730    20.000    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y40          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.204    20.204    
                         clock uncertainty           -0.035    20.169    
    SLICE_X8Y40          FDCE (Setup_fdce_C_D)        0.072    20.241    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         20.241    
                         arrival time                         -32.486    
  -------------------------------------------------------------------
                         slack                                -12.245    

Slack (VIOLATED) :        -12.183ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.858ns  (logic 0.405ns (3.415%)  route 11.453ns (96.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.002ns = ( 20.002 - 10.000 ) 
    Source Clock Delay      (SCD):    15.355ns = ( 20.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         7.378    19.879    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.053    19.932 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.423    20.355    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.349    20.704 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=1, routed)          11.088    31.793    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.056    31.849 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           0.364    32.213    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X10Y41         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    20.002    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y41         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism              0.204    20.206    
                         clock uncertainty           -0.035    20.171    
    SLICE_X10Y41         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.141    20.030    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         20.030    
                         arrival time                         -32.213    
  -------------------------------------------------------------------
                         slack                                -12.183    

Slack (VIOLATED) :        -12.171ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.587ns  (logic 0.414ns (3.573%)  route 11.173ns (96.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    15.595ns = ( 20.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         7.197    19.698    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.053    19.751 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.843    20.595    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y40          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          LDCE (EnToQ_ldce_G_Q)        0.349    20.944 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=6, routed)          10.710    31.654    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X8Y41          LUT3 (Prop_lut3_I1_O)        0.065    31.719 r  AD9783_inst1/AD_9783_SPI_inst/data_out[3]_C_i_1/O
                         net (fo=2, routed)           0.462    32.181    AD9783_inst1/AD_9783_SPI_inst/data_out[3]_C_i_1_n_0
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X9Y41          FDCE (Setup_fdce_C_D)       -0.160    20.010    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         20.010    
                         arrival time                         -32.181    
  -------------------------------------------------------------------
                         slack                                -12.171    

Slack (VIOLATED) :        -12.144ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.587ns  (logic 0.414ns (3.573%)  route 11.173ns (96.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    15.595ns = ( 20.595 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         7.197    19.698    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.053    19.751 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.843    20.595    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y40          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          LDCE (EnToQ_ldce_G_Q)        0.349    20.944 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=6, routed)          10.710    31.654    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X8Y41          LUT3 (Prop_lut3_I1_O)        0.065    31.719 r  AD9783_inst1/AD_9783_SPI_inst/data_out[3]_C_i_1/O
                         net (fo=2, routed)           0.462    32.181    AD9783_inst1/AD_9783_SPI_inst/data_out[3]_C_i_1_n_0
    SLICE_X8Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X8Y41          FDPE (Setup_fdpe_C_D)       -0.133    20.037    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         20.037    
                         arrival time                         -32.181    
  -------------------------------------------------------------------
                         slack                                -12.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.116ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 0.056ns (0.976%)  route 5.685ns (99.024%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.605ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         2.044     4.887    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.028     4.915 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          1.719     6.634    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I5_O)        0.028     6.662 f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__1/O
                         net (fo=1, routed)           1.922     8.584    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X7Y43          FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.956     5.605    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y43          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     5.458    
    SLICE_X7Y43          FDRE (Hold_fdre_C_CE)        0.010     5.468    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -5.468    
                         arrival time                           8.584    
  -------------------------------------------------------------------
                         slack                                  3.116    

Slack (MET) :             3.139ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 0.056ns (0.968%)  route 5.727ns (99.032%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.605ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         2.044     4.887    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.028     4.915 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          1.809     6.724    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I0_O)        0.028     6.752 f  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           1.875     8.627    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0_n_0
    SLICE_X6Y43          FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.956     5.605    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y43          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     5.458    
    SLICE_X6Y43          FDRE (Hold_fdre_C_CE)        0.030     5.488    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -5.488    
                         arrival time                           8.627    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.152ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 0.056ns (0.971%)  route 5.711ns (99.029%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.575ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         2.044     4.887    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.028     4.915 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          1.824     6.739    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I0_O)        0.028     6.767 f  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           1.844     8.610    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0_n_0
    SLICE_X10Y44         FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.926     5.575    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y44         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     5.428    
    SLICE_X10Y44         FDRE (Hold_fdre_C_CE)        0.030     5.458    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -5.458    
                         arrival time                           8.610    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             10.288ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.951ns  (logic 0.156ns (3.948%)  route 3.795ns (96.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    6.828ns = ( 11.828 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         3.707    11.550    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.028    11.578 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.250    11.828    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.128    11.956 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.284    14.240    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I1_O)        0.028    14.268 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.511    15.779    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X8Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.924     5.573    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     5.426    
                         clock uncertainty            0.035     5.461    
    SLICE_X8Y39          FDCE (Hold_fdce_C_CE)        0.030     5.491    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.491    
                         arrival time                          15.779    
  -------------------------------------------------------------------
                         slack                                 10.288    

Slack (MET) :             10.288ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.951ns  (logic 0.156ns (3.948%)  route 3.795ns (96.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    6.828ns = ( 11.828 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         3.707    11.550    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.028    11.578 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.250    11.828    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.128    11.956 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.284    14.240    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I1_O)        0.028    14.268 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.511    15.779    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X8Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.924     5.573    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     5.426    
                         clock uncertainty            0.035     5.461    
    SLICE_X8Y39          FDCE (Hold_fdce_C_CE)        0.030     5.491    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.491    
                         arrival time                          15.779    
  -------------------------------------------------------------------
                         slack                                 10.288    

Slack (MET) :             10.288ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.951ns  (logic 0.156ns (3.948%)  route 3.795ns (96.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    6.828ns = ( 11.828 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         3.707    11.550    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.028    11.578 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.250    11.828    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.128    11.956 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.284    14.240    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I1_O)        0.028    14.268 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.511    15.779    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X8Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.924     5.573    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     5.426    
                         clock uncertainty            0.035     5.461    
    SLICE_X8Y39          FDCE (Hold_fdce_C_CE)        0.030     5.491    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.491    
                         arrival time                          15.779    
  -------------------------------------------------------------------
                         slack                                 10.288    

Slack (MET) :             10.288ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.951ns  (logic 0.156ns (3.948%)  route 3.795ns (96.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    6.828ns = ( 11.828 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         3.707    11.550    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.028    11.578 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.250    11.828    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.128    11.956 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.284    14.240    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I1_O)        0.028    14.268 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.511    15.779    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X8Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.924     5.573    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism             -0.147     5.426    
                         clock uncertainty            0.035     5.461    
    SLICE_X8Y39          FDCE (Hold_fdce_C_CE)        0.030     5.491    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.491    
                         arrival time                          15.779    
  -------------------------------------------------------------------
                         slack                                 10.288    

Slack (MET) :             10.363ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.027ns  (logic 0.156ns (3.874%)  route 3.871ns (96.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    6.828ns = ( 11.828 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         3.707    11.550    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.028    11.578 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.250    11.828    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.128    11.956 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.284    14.240    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I1_O)        0.028    14.268 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.587    15.855    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X10Y40         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y40         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.147     5.427    
                         clock uncertainty            0.035     5.462    
    SLICE_X10Y40         FDCE (Hold_fdce_C_CE)        0.030     5.492    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.492    
                         arrival time                          15.855    
  -------------------------------------------------------------------
                         slack                                 10.363    

Slack (MET) :             10.363ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.027ns  (logic 0.156ns (3.874%)  route 3.871ns (96.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    6.828ns = ( 11.828 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         3.707    11.550    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.028    11.578 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.250    11.828    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.128    11.956 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.284    14.240    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I1_O)        0.028    14.268 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.587    15.855    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X10Y40         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y40         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
                         clock pessimism             -0.147     5.427    
                         clock uncertainty            0.035     5.462    
    SLICE_X10Y40         FDCE (Hold_fdce_C_CE)        0.030     5.492    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.492    
                         arrival time                          15.855    
  -------------------------------------------------------------------
                         slack                                 10.363    

Slack (MET) :             10.408ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.071ns  (logic 0.156ns (3.832%)  route 3.915ns (96.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    6.828ns = ( 11.828 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         3.707    11.550    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.028    11.578 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.250    11.828    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.128    11.956 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.284    14.240    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I1_O)        0.028    14.268 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.631    15.899    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X8Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.924     5.573    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     5.426    
                         clock uncertainty            0.035     5.461    
    SLICE_X8Y38          FDCE (Hold_fdce_C_CE)        0.030     5.491    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.491    
                         arrival time                          15.899    
  -------------------------------------------------------------------
                         slack                                 10.408    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.578ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        11.414ns  (logic 0.442ns (3.873%)  route 10.972ns (96.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.864ns = ( 19.864 - 10.000 ) 
    Source Clock Delay      (SCD):    6.161ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.834     4.712    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.308     5.020 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.723     5.742    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.053     5.795 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.366     6.161    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y29         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         LDCE (EnToQ_ldce_G_Q)        0.389     6.550 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)          10.972    17.522    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X13Y31         LUT5 (Prop_lut5_I1_O)        0.053    17.575 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000    17.575    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X13Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.724    19.864    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.068    
                         clock uncertainty           -0.035    20.032    
    SLICE_X13Y31         FDCE (Setup_fdce_C_D)        0.034    20.066    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         20.066    
                         arrival time                         -17.575    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.841ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        11.064ns  (logic 0.442ns (3.995%)  route 10.622ns (96.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.863ns = ( 19.863 - 10.000 ) 
    Source Clock Delay      (SCD):    6.161ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.834     4.712    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.308     5.020 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.723     5.742    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.053     5.795 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.366     6.161    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y29         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         LDCE (EnToQ_ldce_G_Q)        0.389     6.550 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)          10.622    17.173    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X13Y30         LUT3 (Prop_lut3_I1_O)        0.053    17.226 r  ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1/O
                         net (fo=1, routed)           0.000    17.226    ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1_n_0
    SLICE_X13Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.723    19.863    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    20.067    
                         clock uncertainty           -0.035    20.031    
    SLICE_X13Y30         FDPE (Setup_fdpe_C_D)        0.035    20.066    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         20.066    
                         arrival time                         -17.226    
  -------------------------------------------------------------------
                         slack                                  2.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.578ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 0.171ns (3.071%)  route 5.397ns (96.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.474ns
    Source Clock Delay      (SCD):    2.396ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.678     1.779    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.118     1.897 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.307     2.204    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.028     2.232 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.164     2.396    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y29         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         LDCE (EnToQ_ldce_G_Q)        0.143     2.539 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           5.397     7.936    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X13Y30         LUT3 (Prop_lut3_I1_O)        0.028     7.964 r  ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1/O
                         net (fo=1, routed)           0.000     7.964    ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1_n_0
    SLICE_X13Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.915     5.474    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     5.327    
    SLICE_X13Y30         FDPE (Hold_fdpe_C_D)         0.060     5.387    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -5.387    
                         arrival time                           7.964    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.709ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 0.171ns (3.000%)  route 5.530ns (97.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.475ns
    Source Clock Delay      (SCD):    2.396ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.678     1.779    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.118     1.897 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.307     2.204    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.028     2.232 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.164     2.396    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y29         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         LDCE (EnToQ_ldce_G_Q)        0.143     2.539 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           5.530     8.069    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X13Y31         LUT5 (Prop_lut5_I1_O)        0.028     8.097 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000     8.097    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X13Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.916     5.475    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     5.328    
    SLICE_X13Y31         FDCE (Hold_fdce_C_D)         0.060     5.388    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -5.388    
                         arrival time                           8.097    
  -------------------------------------------------------------------
                         slack                                  2.709    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.552ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        11.262ns  (logic 0.442ns (3.925%)  route 10.820ns (96.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.863ns = ( 19.863 - 10.000 ) 
    Source Clock Delay      (SCD):    6.658ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.834     4.712    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.308     5.020 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.054     6.073    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.053     6.126 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.532     6.658    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         LDCE (EnToQ_ldce_G_Q)        0.389     7.047 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)          10.820    17.867    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I1_O)        0.053    17.920 r  ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1/O
                         net (fo=1, routed)           0.000    17.920    ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1_n_0
    SLICE_X15Y30         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.723    19.863    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X15Y30         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    20.067    
                         clock uncertainty           -0.035    20.031    
    SLICE_X15Y30         FDCE (Setup_fdce_C_D)        0.035    20.066    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         20.066    
                         arrival time                         -17.920    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        11.160ns  (logic 0.442ns (3.961%)  route 10.718ns (96.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.864ns = ( 19.864 - 10.000 ) 
    Source Clock Delay      (SCD):    6.658ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.834     4.712    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.308     5.020 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.054     6.073    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.053     6.126 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.532     6.658    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         LDCE (EnToQ_ldce_G_Q)        0.389     7.047 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)          10.718    17.765    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.053    17.818 r  ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1/O
                         net (fo=1, routed)           0.000    17.818    ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1_n_0
    SLICE_X14Y31         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.724    19.864    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y31         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.204    20.068    
                         clock uncertainty           -0.035    20.032    
    SLICE_X14Y31         FDPE (Setup_fdpe_C_D)        0.071    20.103    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         20.103    
                         arrival time                         -17.818    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        11.099ns  (logic 0.442ns (3.982%)  route 10.657ns (96.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.866ns = ( 19.866 - 10.000 ) 
    Source Clock Delay      (SCD):    6.658ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.834     4.712    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.308     5.020 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.054     6.073    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.053     6.126 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.532     6.658    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         LDCE (EnToQ_ldce_G_Q)        0.389     7.047 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)          10.657    17.704    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X13Y32         LUT3 (Prop_lut3_I1_O)        0.053    17.757 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000    17.757    ADC2/LTC2195_SPI_inst/data_out[6]_i_2_n_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.726    19.866    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism              0.204    20.070    
                         clock uncertainty           -0.035    20.034    
    SLICE_X13Y32         FDCE (Setup_fdce_C_D)        0.034    20.068    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         20.068    
                         arrival time                         -17.757    
  -------------------------------------------------------------------
                         slack                                  2.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.552ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        5.362ns  (logic 0.171ns (3.189%)  route 5.191ns (96.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.475ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.678     1.779    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.118     1.897 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.443     2.340    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.028     2.368 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.237     2.605    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         LDCE (EnToQ_ldce_G_Q)        0.143     2.748 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           5.191     7.939    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.028     7.967 r  ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1/O
                         net (fo=1, routed)           0.000     7.967    ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1_n_0
    SLICE_X14Y31         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.916     5.475    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y31         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.147     5.328    
    SLICE_X14Y31         FDPE (Hold_fdpe_C_D)         0.087     5.415    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -5.415    
                         arrival time                           7.967    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.554ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 0.171ns (3.204%)  route 5.167ns (96.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.476ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.678     1.779    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.118     1.897 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.443     2.340    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.028     2.368 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.237     2.605    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         LDCE (EnToQ_ldce_G_Q)        0.143     2.748 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           5.167     7.914    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X13Y32         LUT3 (Prop_lut3_I1_O)        0.028     7.942 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000     7.942    ADC2/LTC2195_SPI_inst/data_out[6]_i_2_n_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.917     5.476    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.147     5.329    
    SLICE_X13Y32         FDCE (Hold_fdce_C_D)         0.060     5.389    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.389    
                         arrival time                           7.942    
  -------------------------------------------------------------------
                         slack                                  2.554    

Slack (MET) :             2.629ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 0.171ns (3.160%)  route 5.240ns (96.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.474ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.678     1.779    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.118     1.897 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.443     2.340    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.028     2.368 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.237     2.605    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         LDCE (EnToQ_ldce_G_Q)        0.143     2.748 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           5.240     7.988    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I1_O)        0.028     8.016 r  ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1/O
                         net (fo=1, routed)           0.000     8.016    ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1_n_0
    SLICE_X15Y30         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.915     5.474    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X15Y30         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism             -0.147     5.327    
    SLICE_X15Y30         FDCE (Hold_fdce_C_D)         0.060     5.387    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -5.387    
                         arrival time                           8.016    
  -------------------------------------------------------------------
                         slack                                  2.629    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 0.402ns (6.453%)  route 5.828ns (93.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.864ns = ( 19.864 - 10.000 ) 
    Source Clock Delay      (SCD):    8.865ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.834     4.712    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.308     5.020 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           3.201     8.221    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.053     8.274 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.591     8.865    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X15Y31         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         LDCE (EnToQ_ldce_G_Q)        0.349     9.214 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/Q
                         net (fo=1, routed)           5.466    14.679    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_n_0
    SLICE_X15Y31         LUT3 (Prop_lut3_I1_O)        0.053    14.732 r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1/O
                         net (fo=1, routed)           0.362    15.094    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1_n_0
    SLICE_X10Y31         SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.724    19.864    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y31         SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
                         clock pessimism              0.204    20.068    
                         clock uncertainty           -0.035    20.032    
    SLICE_X10Y31         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026    20.006    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         20.006    
                         arrival time                         -15.094    
  -------------------------------------------------------------------
                         slack                                  4.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.093ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.156ns (5.347%)  route 2.762ns (94.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.476ns
    Source Clock Delay      (SCD):    3.606ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.678     1.779    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.118     1.897 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.447     3.345    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.028     3.373 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.234     3.606    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X15Y31         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         LDCE (EnToQ_ldce_G_Q)        0.128     3.734 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/Q
                         net (fo=1, routed)           2.608     6.342    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_n_0
    SLICE_X15Y31         LUT3 (Prop_lut3_I1_O)        0.028     6.370 r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1/O
                         net (fo=1, routed)           0.154     6.524    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1_n_0
    SLICE_X10Y31         SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.917     5.476    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y31         SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
                         clock pessimism             -0.147     5.329    
    SLICE_X10Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     5.431    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         -5.431    
                         arrival time                           6.524    
  -------------------------------------------------------------------
                         slack                                  1.093    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            5  Failing Endpoints,  Worst Slack       -3.291ns,  Total Violation      -10.511ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.291ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        11.262ns  (logic 0.442ns (3.925%)  route 10.820ns (96.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.863ns = ( 19.863 - 10.000 ) 
    Source Clock Delay      (SCD):    12.095ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.836     4.714    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.269     4.983 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          6.528    11.510    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.053    11.563 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.532    12.095    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         LDCE (EnToQ_ldce_G_Q)        0.389    12.484 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)          10.820    23.304    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I1_O)        0.053    23.357 r  ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1/O
                         net (fo=1, routed)           0.000    23.357    ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1_n_0
    SLICE_X15Y30         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.723    19.863    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X15Y30         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    20.067    
                         clock uncertainty           -0.035    20.031    
    SLICE_X15Y30         FDCE (Setup_fdce_C_D)        0.035    20.066    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         20.066    
                         arrival time                         -23.357    
  -------------------------------------------------------------------
                         slack                                 -3.291    

Slack (VIOLATED) :        -3.152ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        11.160ns  (logic 0.442ns (3.961%)  route 10.718ns (96.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.864ns = ( 19.864 - 10.000 ) 
    Source Clock Delay      (SCD):    12.095ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.836     4.714    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.269     4.983 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          6.528    11.510    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.053    11.563 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.532    12.095    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         LDCE (EnToQ_ldce_G_Q)        0.389    12.484 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)          10.718    23.202    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.053    23.255 r  ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1/O
                         net (fo=1, routed)           0.000    23.255    ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1_n_0
    SLICE_X14Y31         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.724    19.864    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y31         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.204    20.068    
                         clock uncertainty           -0.035    20.032    
    SLICE_X14Y31         FDPE (Setup_fdpe_C_D)        0.071    20.103    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         20.103    
                         arrival time                         -23.255    
  -------------------------------------------------------------------
                         slack                                 -3.152    

Slack (VIOLATED) :        -3.125ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        11.099ns  (logic 0.442ns (3.982%)  route 10.657ns (96.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.866ns = ( 19.866 - 10.000 ) 
    Source Clock Delay      (SCD):    12.095ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.836     4.714    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.269     4.983 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          6.528    11.510    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.053    11.563 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.532    12.095    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         LDCE (EnToQ_ldce_G_Q)        0.389    12.484 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)          10.657    23.141    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X13Y32         LUT3 (Prop_lut3_I1_O)        0.053    23.194 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000    23.194    ADC2/LTC2195_SPI_inst/data_out[6]_i_2_n_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.726    19.866    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism              0.204    20.070    
                         clock uncertainty           -0.035    20.034    
    SLICE_X13Y32         FDCE (Setup_fdce_C_D)        0.034    20.068    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         20.068    
                         arrival time                         -23.194    
  -------------------------------------------------------------------
                         slack                                 -3.125    

Slack (VIOLATED) :        -0.646ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        11.414ns  (logic 0.442ns (3.873%)  route 10.972ns (96.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.864ns = ( 19.864 - 10.000 ) 
    Source Clock Delay      (SCD):    9.299ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.836     4.714    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.269     4.983 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.897     8.880    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.053     8.933 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.366     9.299    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y29         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         LDCE (EnToQ_ldce_G_Q)        0.389     9.688 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)          10.972    20.660    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X13Y31         LUT5 (Prop_lut5_I1_O)        0.053    20.713 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000    20.713    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X13Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.724    19.864    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.068    
                         clock uncertainty           -0.035    20.032    
    SLICE_X13Y31         FDCE (Setup_fdce_C_D)        0.034    20.066    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         20.066    
                         arrival time                         -20.713    
  -------------------------------------------------------------------
                         slack                                 -0.646    

Slack (VIOLATED) :        -0.297ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        11.064ns  (logic 0.442ns (3.995%)  route 10.622ns (96.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.863ns = ( 19.863 - 10.000 ) 
    Source Clock Delay      (SCD):    9.299ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.836     4.714    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.269     4.983 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.897     8.880    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.053     8.933 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.366     9.299    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y29         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         LDCE (EnToQ_ldce_G_Q)        0.389     9.688 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)          10.622    20.310    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X13Y30         LUT3 (Prop_lut3_I1_O)        0.053    20.363 r  ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1/O
                         net (fo=1, routed)           0.000    20.363    ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1_n_0
    SLICE_X13Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.723    19.863    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    20.067    
                         clock uncertainty           -0.035    20.031    
    SLICE_X13Y30         FDPE (Setup_fdpe_C_D)        0.035    20.066    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         20.066    
                         arrival time                         -20.363    
  -------------------------------------------------------------------
                         slack                                 -0.297    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.692ns  (logic 0.106ns (1.094%)  route 9.586ns (98.906%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        5.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.866ns = ( 19.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns = ( 9.983 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.836     9.714    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.269     9.983 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.192    12.175    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.053    12.228 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          3.556    15.784    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I5_O)        0.053    15.837 r  ADC2/LTC2195_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           3.838    19.675    ADC2/LTC2195_SPI_inst/spi_scs_out4_out
    SLICE_X12Y33         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.726    19.866    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y33         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.204    20.070    
                         clock uncertainty           -0.035    20.034    
    SLICE_X12Y33         FDRE (Setup_fdre_C_CE)      -0.219    19.815    ADC2/LTC2195_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         19.815    
                         arrival time                         -19.675    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.383ns  (logic 0.106ns (1.130%)  route 9.277ns (98.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        5.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.866ns = ( 19.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns = ( 9.983 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.836     9.714    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.269     9.983 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.192    12.175    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.053    12.228 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          3.296    15.524    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X15Y33         LUT6 (Prop_lut6_I0_O)        0.053    15.577 r  ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1/O
                         net (fo=1, routed)           3.789    19.366    ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1_n_0
    SLICE_X15Y33         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.726    19.866    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X15Y33         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    20.070    
                         clock uncertainty           -0.035    20.034    
    SLICE_X15Y33         FDRE (Setup_fdre_C_CE)      -0.244    19.790    ADC2/LTC2195_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         19.790    
                         arrival time                         -19.366    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.347ns  (logic 0.106ns (1.134%)  route 9.241ns (98.866%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        5.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.867ns = ( 19.867 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns = ( 9.983 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.836     9.714    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.269     9.983 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.192    12.175    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.053    12.228 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          3.368    15.595    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I0_O)        0.053    15.648 r  ADC2/LTC2195_SPI_inst/spi_sck_out_i_1/O
                         net (fo=1, routed)           3.681    19.329    ADC2/LTC2195_SPI_inst/spi_sck_out_i_1_n_0
    SLICE_X15Y34         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.727    19.867    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X15Y34         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/C
                         clock pessimism              0.204    20.071    
                         clock uncertainty           -0.035    20.035    
    SLICE_X15Y34         FDRE (Setup_fdre_C_CE)      -0.244    19.791    ADC2/LTC2195_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         19.791    
                         arrival time                         -19.329    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             1.316ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.493ns  (logic 0.053ns (0.624%)  route 8.440ns (99.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.867ns = ( 19.867 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns = ( 9.983 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.836     9.714    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.269     9.983 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          4.524    14.506    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X14Y33         LUT6 (Prop_lut6_I5_O)        0.053    14.559 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.917    18.476    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X13Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.727    19.867    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.204    20.071    
                         clock uncertainty           -0.035    20.035    
    SLICE_X13Y34         FDCE (Setup_fdce_C_CE)      -0.244    19.791    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         19.791    
                         arrival time                         -18.476    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.316ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.493ns  (logic 0.053ns (0.624%)  route 8.440ns (99.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.867ns = ( 19.867 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns = ( 9.983 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.836     9.714    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.269     9.983 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          4.524    14.506    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X14Y33         LUT6 (Prop_lut6_I5_O)        0.053    14.559 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.917    18.476    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X13Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.727    19.867    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.204    20.071    
                         clock uncertainty           -0.035    20.035    
    SLICE_X13Y34         FDCE (Setup_fdce_C_CE)      -0.244    19.791    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         19.791    
                         arrival time                         -18.476    
  -------------------------------------------------------------------
                         slack                                  1.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.322ns (48.614%)  route 0.340ns (51.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.965ns
    Source Clock Delay      (SCD):    10.465ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725     4.398    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.216     4.614 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          5.545    10.159    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.042    10.201 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.264    10.465    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X13Y35         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         LDCE (EnToQ_ldce_G_Q)        0.280    10.745 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.340    11.085    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I2_O)        0.042    11.127 r  ADC2/LTC2195_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000    11.127    ADC2/LTC2195_SPI_inst/ready_out_i_1_n_0
    SLICE_X14Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.838    10.965    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.204    10.761    
    SLICE_X14Y33         FDCE (Hold_fdce_C_D)         0.254    11.015    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                        -11.015    
                         arrival time                          11.127    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.322ns (40.762%)  route 0.468ns (59.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.967ns
    Source Clock Delay      (SCD):    10.465ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725     4.398    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.216     4.614 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          5.545    10.159    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.042    10.201 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.264    10.465    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X13Y35         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         LDCE (EnToQ_ldce_G_Q)        0.280    10.745 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.468    11.213    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I2_O)        0.042    11.255 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000    11.255    ADC2/LTC2195_SPI_inst/state_f[2]_i_1__0_n_0
    SLICE_X14Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.840    10.967    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.204    10.763    
    SLICE_X14Y34         FDCE (Hold_fdce_C_D)         0.254    11.017    ADC2/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                        -11.017    
                         arrival time                          11.255    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.322ns (40.659%)  route 0.470ns (59.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.967ns
    Source Clock Delay      (SCD):    10.465ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725     4.398    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.216     4.614 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          5.545    10.159    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.042    10.201 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.264    10.465    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X13Y35         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         LDCE (EnToQ_ldce_G_Q)        0.280    10.745 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.470    11.215    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I3_O)        0.042    11.257 r  ADC2/LTC2195_SPI_inst/state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000    11.257    ADC2/LTC2195_SPI_inst/state_f[1]_i_1__0_n_0
    SLICE_X14Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.840    10.967    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.204    10.763    
    SLICE_X14Y34         FDCE (Hold_fdce_C_D)         0.254    11.017    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.017    
                         arrival time                          11.257    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.322ns (43.033%)  route 0.426ns (56.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.968ns
    Source Clock Delay      (SCD):    10.465ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725     4.398    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.216     4.614 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          5.545    10.159    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.042    10.201 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.264    10.465    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X13Y35         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         LDCE (EnToQ_ldce_G_Q)        0.280    10.745 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.297    11.042    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I3_O)        0.042    11.084 r  ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0/O
                         net (fo=2, routed)           0.129    11.213    ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0_n_0
    SLICE_X12Y35         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.841    10.968    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y35         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism             -0.204    10.764    
    SLICE_X12Y35         FDCE (Hold_fdce_C_D)         0.189    10.953    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                        -10.953    
                         arrival time                          11.213    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.156ns (32.926%)  route 0.318ns (67.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.479ns
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.679     1.780    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.100     1.880 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.243     5.123    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.028     5.151 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.129     5.280    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X13Y35         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         LDCE (EnToQ_ldce_G_Q)        0.128     5.408 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.151     5.559    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I3_O)        0.028     5.587 r  ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0/O
                         net (fo=2, routed)           0.167     5.754    ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0_n_0
    SLICE_X14Y35         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.920     5.479    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y35         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     5.332    
    SLICE_X14Y35         FDPE (Hold_fdpe_C_D)         0.037     5.369    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -5.369    
                         arrival time                           5.754    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/CE
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.156ns (32.189%)  route 0.329ns (67.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.476ns
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.679     1.780    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.100     1.880 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.243     5.123    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.028     5.151 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.129     5.280    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X13Y35         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         LDCE (EnToQ_ldce_G_Q)        0.128     5.408 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.153     5.561    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I3_O)        0.028     5.589 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.176     5.764    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X12Y32         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.917     5.476    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y32         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.147     5.329    
    SLICE_X12Y32         FDPE (Hold_fdpe_C_CE)        0.030     5.359    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -5.359    
                         arrival time                           5.764    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.156ns (32.189%)  route 0.329ns (67.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.476ns
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.679     1.780    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.100     1.880 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.243     5.123    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.028     5.151 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.129     5.280    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X13Y35         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         LDCE (EnToQ_ldce_G_Q)        0.128     5.408 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.153     5.561    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I3_O)        0.028     5.589 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.176     5.764    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.917     5.476    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
                         clock pessimism             -0.147     5.329    
    SLICE_X13Y32         FDCE (Hold_fdce_C_CE)        0.010     5.339    ADC2/LTC2195_SPI_inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.339    
                         arrival time                           5.764    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.156ns (32.189%)  route 0.329ns (67.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.476ns
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.679     1.780    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.100     1.880 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.243     5.123    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.028     5.151 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.129     5.280    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X13Y35         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         LDCE (EnToQ_ldce_G_Q)        0.128     5.408 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.153     5.561    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I3_O)        0.028     5.589 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.176     5.764    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.917     5.476    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                         clock pessimism             -0.147     5.329    
    SLICE_X13Y32         FDCE (Hold_fdce_C_CE)        0.010     5.339    ADC2/LTC2195_SPI_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.339    
                         arrival time                           5.764    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.156ns (32.189%)  route 0.329ns (67.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.476ns
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.679     1.780    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.100     1.880 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.243     5.123    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.028     5.151 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.129     5.280    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X13Y35         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         LDCE (EnToQ_ldce_G_Q)        0.128     5.408 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.153     5.561    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I3_O)        0.028     5.589 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.176     5.764    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.917     5.476    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.147     5.329    
    SLICE_X13Y32         FDCE (Hold_fdce_C_CE)        0.010     5.339    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.339    
                         arrival time                           5.764    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.156ns (32.189%)  route 0.329ns (67.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.476ns
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.679     1.780    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.100     1.880 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.243     5.123    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.028     5.151 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.129     5.280    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X13Y35         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         LDCE (EnToQ_ldce_G_Q)        0.128     5.408 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.153     5.561    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I3_O)        0.028     5.589 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.176     5.764    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.917     5.476    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                         clock pessimism             -0.147     5.329    
    SLICE_X13Y32         FDCE (Hold_fdce_C_CE)        0.010     5.339    ADC2/LTC2195_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         -5.339    
                         arrival time                           5.764    
  -------------------------------------------------------------------
                         slack                                  0.426    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :           44  Failing Endpoints,  Worst Slack      -12.597ns,  Total Violation     -213.441ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.597ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.262ns  (logic 0.442ns (3.925%)  route 10.820ns (96.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.863ns = ( 19.863 - 10.000 ) 
    Source Clock Delay      (SCD):    16.401ns = ( 21.401 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         8.315    20.817    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.053    20.870 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.532    21.401    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         LDCE (EnToQ_ldce_G_Q)        0.389    21.790 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)          10.820    32.611    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I1_O)        0.053    32.664 r  ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1/O
                         net (fo=1, routed)           0.000    32.664    ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1_n_0
    SLICE_X15Y30         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.723    19.863    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X15Y30         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    20.067    
                         clock uncertainty           -0.035    20.031    
    SLICE_X15Y30         FDCE (Setup_fdce_C_D)        0.035    20.066    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         20.066    
                         arrival time                         -32.664    
  -------------------------------------------------------------------
                         slack                                -12.597    

Slack (VIOLATED) :        -12.458ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.160ns  (logic 0.442ns (3.961%)  route 10.718ns (96.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.864ns = ( 19.864 - 10.000 ) 
    Source Clock Delay      (SCD):    16.401ns = ( 21.401 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         8.315    20.817    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.053    20.870 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.532    21.401    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         LDCE (EnToQ_ldce_G_Q)        0.389    21.790 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)          10.718    32.508    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.053    32.561 r  ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1/O
                         net (fo=1, routed)           0.000    32.561    ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1_n_0
    SLICE_X14Y31         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.724    19.864    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y31         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.204    20.068    
                         clock uncertainty           -0.035    20.032    
    SLICE_X14Y31         FDPE (Setup_fdpe_C_D)        0.071    20.103    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         20.103    
                         arrival time                         -32.561    
  -------------------------------------------------------------------
                         slack                                -12.458    

Slack (VIOLATED) :        -12.432ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.099ns  (logic 0.442ns (3.982%)  route 10.657ns (96.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.866ns = ( 19.866 - 10.000 ) 
    Source Clock Delay      (SCD):    16.401ns = ( 21.401 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         8.315    20.817    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.053    20.870 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.532    21.401    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         LDCE (EnToQ_ldce_G_Q)        0.389    21.790 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)          10.657    32.447    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X13Y32         LUT3 (Prop_lut3_I1_O)        0.053    32.500 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000    32.500    ADC2/LTC2195_SPI_inst/data_out[6]_i_2_n_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.726    19.866    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism              0.204    20.070    
                         clock uncertainty           -0.035    20.034    
    SLICE_X13Y32         FDCE (Setup_fdce_C_D)        0.034    20.068    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         20.068    
                         arrival time                         -32.500    
  -------------------------------------------------------------------
                         slack                                -12.432    

Slack (VIOLATED) :        -11.772ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.414ns  (logic 0.442ns (3.873%)  route 10.972ns (96.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.864ns = ( 19.864 - 10.000 ) 
    Source Clock Delay      (SCD):    15.425ns = ( 20.425 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         7.504    20.006    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.053    20.059 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.366    20.425    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y29         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         LDCE (EnToQ_ldce_G_Q)        0.389    20.814 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)          10.972    31.786    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X13Y31         LUT5 (Prop_lut5_I1_O)        0.053    31.839 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000    31.839    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X13Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.724    19.864    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.068    
                         clock uncertainty           -0.035    20.032    
    SLICE_X13Y31         FDCE (Setup_fdce_C_D)        0.034    20.066    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         20.066    
                         arrival time                         -31.839    
  -------------------------------------------------------------------
                         slack                                -11.772    

Slack (VIOLATED) :        -11.423ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.064ns  (logic 0.442ns (3.995%)  route 10.622ns (96.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.863ns = ( 19.863 - 10.000 ) 
    Source Clock Delay      (SCD):    15.425ns = ( 20.425 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         7.504    20.006    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.053    20.059 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.366    20.425    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y29         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         LDCE (EnToQ_ldce_G_Q)        0.389    20.814 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)          10.622    31.436    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X13Y30         LUT3 (Prop_lut3_I1_O)        0.053    31.489 r  ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1/O
                         net (fo=1, routed)           0.000    31.489    ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1_n_0
    SLICE_X13Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.723    19.863    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    20.067    
                         clock uncertainty           -0.035    20.031    
    SLICE_X13Y30         FDPE (Setup_fdpe_C_D)        0.035    20.066    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         20.066    
                         arrival time                         -31.489    
  -------------------------------------------------------------------
                         slack                                -11.423    

Slack (VIOLATED) :        -7.441ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        6.230ns  (logic 0.402ns (6.453%)  route 5.828ns (93.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.864ns = ( 19.864 - 10.000 ) 
    Source Clock Delay      (SCD):    16.217ns = ( 21.217 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         8.072    20.574    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.053    20.627 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.591    21.217    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X15Y31         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         LDCE (EnToQ_ldce_G_Q)        0.349    21.566 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/Q
                         net (fo=1, routed)           5.466    27.032    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_n_0
    SLICE_X15Y31         LUT3 (Prop_lut3_I1_O)        0.053    27.085 r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1/O
                         net (fo=1, routed)           0.362    27.447    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1_n_0
    SLICE_X10Y31         SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.724    19.864    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y31         SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
                         clock pessimism              0.204    20.068    
                         clock uncertainty           -0.035    20.032    
    SLICE_X10Y31         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026    20.006    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         20.006    
                         arrival time                         -27.447    
  -------------------------------------------------------------------
                         slack                                 -7.441    

Slack (VIOLATED) :        -6.063ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.897ns  (logic 0.402ns (8.209%)  route 4.495ns (91.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.867ns = ( 19.867 - 10.000 ) 
    Source Clock Delay      (SCD):    15.958ns = ( 20.958 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         8.098    20.599    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.053    20.652 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.306    20.958    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X13Y35         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         LDCE (EnToQ_ldce_G_Q)        0.349    21.307 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.578    21.885    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I1_O)        0.053    21.938 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.917    25.855    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X13Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.727    19.867    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.204    20.071    
                         clock uncertainty           -0.035    20.035    
    SLICE_X13Y34         FDCE (Setup_fdce_C_CE)      -0.244    19.791    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         19.791    
                         arrival time                         -25.855    
  -------------------------------------------------------------------
                         slack                                 -6.063    

Slack (VIOLATED) :        -6.063ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.897ns  (logic 0.402ns (8.209%)  route 4.495ns (91.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.867ns = ( 19.867 - 10.000 ) 
    Source Clock Delay      (SCD):    15.958ns = ( 20.958 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         8.098    20.599    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.053    20.652 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.306    20.958    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X13Y35         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         LDCE (EnToQ_ldce_G_Q)        0.349    21.307 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.578    21.885    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I1_O)        0.053    21.938 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.917    25.855    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X13Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.727    19.867    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.204    20.071    
                         clock uncertainty           -0.035    20.035    
    SLICE_X13Y34         FDCE (Setup_fdce_C_CE)      -0.244    19.791    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         19.791    
                         arrival time                         -25.855    
  -------------------------------------------------------------------
                         slack                                 -6.063    

Slack (VIOLATED) :        -6.063ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.897ns  (logic 0.402ns (8.209%)  route 4.495ns (91.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.867ns = ( 19.867 - 10.000 ) 
    Source Clock Delay      (SCD):    15.958ns = ( 20.958 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         8.098    20.599    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.053    20.652 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.306    20.958    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X13Y35         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         LDCE (EnToQ_ldce_G_Q)        0.349    21.307 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.578    21.885    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I1_O)        0.053    21.938 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.917    25.855    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X13Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.727    19.867    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.204    20.071    
                         clock uncertainty           -0.035    20.035    
    SLICE_X13Y34         FDCE (Setup_fdce_C_CE)      -0.244    19.791    ADC2/LTC2195_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         19.791    
                         arrival time                         -25.855    
  -------------------------------------------------------------------
                         slack                                 -6.063    

Slack (VIOLATED) :        -6.063ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.897ns  (logic 0.402ns (8.209%)  route 4.495ns (91.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.867ns = ( 19.867 - 10.000 ) 
    Source Clock Delay      (SCD):    15.958ns = ( 20.958 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         8.098    20.599    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.053    20.652 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.306    20.958    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X13Y35         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         LDCE (EnToQ_ldce_G_Q)        0.349    21.307 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.578    21.885    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I1_O)        0.053    21.938 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.917    25.855    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X13Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.727    19.867    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
                         clock pessimism              0.204    20.071    
                         clock uncertainty           -0.035    20.035    
    SLICE_X13Y34         FDCE (Setup_fdce_C_CE)      -0.244    19.791    ADC2/LTC2195_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         19.791    
                         arrival time                         -25.855    
  -------------------------------------------------------------------
                         slack                                 -6.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.184ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        5.681ns  (logic 0.056ns (0.986%)  route 5.625ns (99.014%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.477ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         2.082     4.925    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X15Y33         LUT2 (Prop_lut2_I0_O)        0.028     4.953 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          1.691     6.644    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X15Y33         LUT6 (Prop_lut6_I0_O)        0.028     6.672 f  ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1/O
                         net (fo=1, routed)           1.852     8.524    ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1_n_0
    SLICE_X15Y33         FDRE                                         f  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.918     5.477    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X15Y33         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     5.330    
    SLICE_X15Y33         FDRE (Hold_fdre_C_CE)        0.010     5.340    ADC2/LTC2195_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -5.340    
                         arrival time                           8.524    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.233ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        5.730ns  (logic 0.056ns (0.977%)  route 5.674ns (99.023%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.478ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         2.082     4.925    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X15Y33         LUT2 (Prop_lut2_I0_O)        0.028     4.953 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          1.713     6.665    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I0_O)        0.028     6.693 f  ADC2/LTC2195_SPI_inst/spi_sck_out_i_1/O
                         net (fo=1, routed)           1.880     8.573    ADC2/LTC2195_SPI_inst/spi_sck_out_i_1_n_0
    SLICE_X15Y34         FDRE                                         f  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.919     5.478    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X15Y34         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     5.331    
    SLICE_X15Y34         FDRE (Hold_fdre_C_CE)        0.010     5.341    ADC2/LTC2195_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -5.341    
                         arrival time                           8.573    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.262ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        5.779ns  (logic 0.056ns (0.969%)  route 5.723ns (99.031%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.477ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         2.082     4.925    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X15Y33         LUT2 (Prop_lut2_I0_O)        0.028     4.953 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          1.795     6.748    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I5_O)        0.028     6.776 f  ADC2/LTC2195_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           1.846     8.622    ADC2/LTC2195_SPI_inst/spi_scs_out4_out
    SLICE_X12Y33         FDRE                                         f  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.918     5.477    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y33         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     5.330    
    SLICE_X12Y33         FDRE (Hold_fdre_C_CE)        0.030     5.360    ADC2/LTC2195_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -5.360    
                         arrival time                           8.622    
  -------------------------------------------------------------------
                         slack                                  3.262    

Slack (MET) :             6.946ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.352ns  (logic 0.156ns (44.272%)  route 0.196ns (55.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.477ns
    Source Clock Delay      (SCD):    7.046ns = ( 12.046 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         4.046    11.889    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.028    11.917 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.129    12.046    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X13Y35         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         LDCE (EnToQ_ldce_G_Q)        0.128    12.174 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.196    12.370    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I2_O)        0.028    12.398 r  ADC2/LTC2195_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000    12.398    ADC2/LTC2195_SPI_inst/ready_out_i_1_n_0
    SLICE_X14Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.918     5.477    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.147     5.330    
                         clock uncertainty            0.035     5.365    
    SLICE_X14Y33         FDCE (Hold_fdce_C_D)         0.087     5.452    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                          12.398    
  -------------------------------------------------------------------
                         slack                                  6.946    

Slack (MET) :             6.999ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.406ns  (logic 0.156ns (38.427%)  route 0.250ns (61.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.478ns
    Source Clock Delay      (SCD):    7.046ns = ( 12.046 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         4.046    11.889    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.028    11.917 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.129    12.046    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X13Y35         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         LDCE (EnToQ_ldce_G_Q)        0.128    12.174 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.250    12.424    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I3_O)        0.028    12.452 r  ADC2/LTC2195_SPI_inst/state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000    12.452    ADC2/LTC2195_SPI_inst/state_f[1]_i_1__0_n_0
    SLICE_X14Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.919     5.478    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.147     5.331    
                         clock uncertainty            0.035     5.366    
    SLICE_X14Y34         FDCE (Hold_fdce_C_D)         0.087     5.453    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.453    
                         arrival time                          12.452    
  -------------------------------------------------------------------
                         slack                                  6.999    

Slack (MET) :             6.999ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.406ns  (logic 0.156ns (38.427%)  route 0.250ns (61.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.478ns
    Source Clock Delay      (SCD):    7.046ns = ( 12.046 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         4.046    11.889    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.028    11.917 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.129    12.046    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X13Y35         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         LDCE (EnToQ_ldce_G_Q)        0.128    12.174 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.250    12.424    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I2_O)        0.028    12.452 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000    12.452    ADC2/LTC2195_SPI_inst/state_f[2]_i_1__0_n_0
    SLICE_X14Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.919     5.478    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.147     5.331    
                         clock uncertainty            0.035     5.366    
    SLICE_X14Y34         FDCE (Hold_fdce_C_D)         0.087     5.453    ADC2/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.453    
                         arrival time                          12.452    
  -------------------------------------------------------------------
                         slack                                  6.999    

Slack (MET) :             7.014ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.372ns  (logic 0.156ns (41.906%)  route 0.216ns (58.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.479ns
    Source Clock Delay      (SCD):    7.046ns = ( 12.046 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         4.046    11.889    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.028    11.917 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.129    12.046    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X13Y35         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         LDCE (EnToQ_ldce_G_Q)        0.128    12.174 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.151    12.325    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I3_O)        0.028    12.353 r  ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0/O
                         net (fo=2, routed)           0.065    12.418    ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0_n_0
    SLICE_X12Y35         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.920     5.479    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y35         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism             -0.147     5.332    
                         clock uncertainty            0.035     5.367    
    SLICE_X12Y35         FDCE (Hold_fdce_C_D)         0.037     5.404    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -5.404    
                         arrival time                          12.418    
  -------------------------------------------------------------------
                         slack                                  7.014    

Slack (MET) :             7.116ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.474ns  (logic 0.156ns (32.926%)  route 0.318ns (67.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.479ns
    Source Clock Delay      (SCD):    7.046ns = ( 12.046 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         4.046    11.889    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.028    11.917 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.129    12.046    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X13Y35         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         LDCE (EnToQ_ldce_G_Q)        0.128    12.174 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.151    12.325    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I3_O)        0.028    12.353 r  ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0/O
                         net (fo=2, routed)           0.167    12.519    ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0_n_0
    SLICE_X14Y35         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.920     5.479    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y35         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     5.332    
                         clock uncertainty            0.035     5.367    
    SLICE_X14Y35         FDPE (Hold_fdpe_C_D)         0.037     5.404    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -5.404    
                         arrival time                          12.519    
  -------------------------------------------------------------------
                         slack                                  7.116    

Slack (MET) :             7.136ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/CE
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.485ns  (logic 0.156ns (32.189%)  route 0.329ns (67.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.476ns
    Source Clock Delay      (SCD):    7.046ns = ( 12.046 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         4.046    11.889    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.028    11.917 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.129    12.046    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X13Y35         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         LDCE (EnToQ_ldce_G_Q)        0.128    12.174 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.153    12.327    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I3_O)        0.028    12.355 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.176    12.530    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X12Y32         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.917     5.476    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y32         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.147     5.329    
                         clock uncertainty            0.035     5.364    
    SLICE_X12Y32         FDPE (Hold_fdpe_C_CE)        0.030     5.394    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -5.394    
                         arrival time                          12.530    
  -------------------------------------------------------------------
                         slack                                  7.136    

Slack (MET) :             7.156ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.485ns  (logic 0.156ns (32.189%)  route 0.329ns (67.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.476ns
    Source Clock Delay      (SCD):    7.046ns = ( 12.046 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         4.046    11.889    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.028    11.917 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.129    12.046    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X13Y35         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         LDCE (EnToQ_ldce_G_Q)        0.128    12.174 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.153    12.327    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I3_O)        0.028    12.355 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.176    12.530    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.917     5.476    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
                         clock pessimism             -0.147     5.329    
                         clock uncertainty            0.035     5.364    
    SLICE_X13Y32         FDCE (Hold_fdce_C_CE)        0.010     5.374    ADC2/LTC2195_SPI_inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.374    
                         arrival time                          12.530    
  -------------------------------------------------------------------
                         slack                                  7.156    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        0.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.217ns  (logic 0.269ns (3.727%)  route 6.948ns (96.273%))
  Logic Levels:           0  
  Clock Path Skew:        3.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.643ns = ( 12.643 - 5.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.888     4.766    ADC2/clk_in
    SLICE_X0Y22          FDRE                                         r  ADC2/ADC1_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.269     5.035 r  ADC2/ADC1_out_reg[14]/Q
                         net (fo=2, routed)           6.948    11.982    AD9783_inst1/D[13]
    SLICE_X0Y18          FDRE                                         r  AD9783_inst1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.784    12.643    AD9783_inst1/clkD
    SLICE_X0Y18          FDRE                                         r  AD9783_inst1/data_in_reg[14]/C
                         clock pessimism              0.204    12.848    
                         clock uncertainty           -0.186    12.662    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.034    12.628    AD9783_inst1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -11.982    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.052ns  (logic 0.322ns (4.566%)  route 6.730ns (95.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 12.384 - 5.000 ) 
    Source Clock Delay      (SCD):    4.376ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.498     4.376    ADC2/clk_in
    SLICE_X0Y128         FDRE                                         r  ADC2/ADC1_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.269     4.645 f  ADC2/ADC1_out_reg[7]/Q
                         net (fo=2, routed)           6.730    11.374    ADC2/D[6]
    SLICE_X0Y208         LUT1 (Prop_lut1_I0_O)        0.053    11.427 r  ADC2/data_in[25]_i_1/O
                         net (fo=1, routed)           0.000    11.427    AD9783_inst1/D[21]
    SLICE_X0Y208         FDRE                                         r  AD9783_inst1/data_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.525    12.384    AD9783_inst1/clkD
    SLICE_X0Y208         FDRE                                         r  AD9783_inst1/data_in_reg[25]/C
                         clock pessimism              0.204    12.589    
                         clock uncertainty           -0.186    12.403    
    SLICE_X0Y208         FDRE (Setup_fdre_C_D)        0.035    12.438    AD9783_inst1/data_in_reg[25]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                         -11.427    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 0.322ns (4.705%)  route 6.522ns (95.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.252ns = ( 12.252 - 5.000 ) 
    Source Clock Delay      (SCD):    4.374ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.496     4.374    ADC2/clk_in
    SLICE_X0Y122         FDRE                                         r  ADC2/ADC1_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.269     4.643 f  ADC2/ADC1_out_reg[1]/Q
                         net (fo=2, routed)           6.522    11.165    ADC2/D[0]
    SLICE_X0Y196         LUT1 (Prop_lut1_I0_O)        0.053    11.218 r  ADC2/data_in[19]_i_1/O
                         net (fo=1, routed)           0.000    11.218    AD9783_inst1/D[15]
    SLICE_X0Y196         FDRE                                         r  AD9783_inst1/data_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.393    12.252    AD9783_inst1/clkD
    SLICE_X0Y196         FDRE                                         r  AD9783_inst1/data_in_reg[19]/C
                         clock pessimism              0.204    12.457    
                         clock uncertainty           -0.186    12.271    
    SLICE_X0Y196         FDRE (Setup_fdre_C_D)        0.035    12.306    AD9783_inst1/data_in_reg[19]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                         -11.218    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.571ns  (logic 0.399ns (6.072%)  route 6.172ns (93.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 12.384 - 5.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.888     4.766    ADC2/clk_in
    SLICE_X0Y22          FDRE                                         r  ADC2/ADC1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.246     5.012 f  ADC2/ADC1_out_reg[4]/Q
                         net (fo=2, routed)           6.172    11.184    ADC2/D[3]
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.153    11.337 r  ADC2/data_in[22]_i_1/O
                         net (fo=1, routed)           0.000    11.337    AD9783_inst1/D[18]
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.525    12.384    AD9783_inst1/clkD
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[22]/C
                         clock pessimism              0.204    12.589    
                         clock uncertainty           -0.186    12.403    
    SLICE_X0Y204         FDRE (Setup_fdre_C_D)        0.035    12.438    AD9783_inst1/data_in_reg[22]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                         -11.337    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.399ns  (logic 0.246ns (3.844%)  route 6.153ns (96.156%))
  Logic Levels:           0  
  Clock Path Skew:        2.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 12.384 - 5.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.888     4.766    ADC2/clk_in
    SLICE_X0Y22          FDRE                                         r  ADC2/ADC1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.246     5.012 r  ADC2/ADC1_out_reg[4]/Q
                         net (fo=2, routed)           6.153    11.165    AD9783_inst1/D[3]
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.525    12.384    AD9783_inst1/clkD
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[4]/C
                         clock pessimism              0.204    12.589    
                         clock uncertainty           -0.186    12.403    
    SLICE_X0Y204         FDRE (Setup_fdre_C_D)       -0.120    12.283    AD9783_inst1/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                         -11.165    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 0.269ns (4.002%)  route 6.453ns (95.998%))
  Logic Levels:           0  
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 12.384 - 5.000 ) 
    Source Clock Delay      (SCD):    4.376ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.498     4.376    ADC2/clk_in
    SLICE_X0Y128         FDRE                                         r  ADC2/ADC1_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.269     4.645 r  ADC2/ADC1_out_reg[7]/Q
                         net (fo=2, routed)           6.453    11.097    AD9783_inst1/D[6]
    SLICE_X0Y208         FDRE                                         r  AD9783_inst1/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.525    12.384    AD9783_inst1/clkD
    SLICE_X0Y208         FDRE                                         r  AD9783_inst1/data_in_reg[7]/C
                         clock pessimism              0.204    12.589    
                         clock uncertainty           -0.186    12.403    
    SLICE_X0Y208         FDRE (Setup_fdre_C_D)       -0.020    12.383    AD9783_inst1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                         -11.097    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 0.322ns (4.816%)  route 6.364ns (95.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 12.372 - 5.000 ) 
    Source Clock Delay      (SCD):    4.385ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.507     4.385    ADC2/clk_in
    SLICE_X0Y136         FDRE                                         r  ADC2/ADC1_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.269     4.654 f  ADC2/ADC1_out_reg[11]/Q
                         net (fo=2, routed)           6.364    11.018    ADC2/D[10]
    SLICE_X0Y222         LUT1 (Prop_lut1_I0_O)        0.053    11.071 r  ADC2/data_in[29]_i_1/O
                         net (fo=1, routed)           0.000    11.071    AD9783_inst1/D[25]
    SLICE_X0Y222         FDRE                                         r  AD9783_inst1/data_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.513    12.372    AD9783_inst1/clkD
    SLICE_X0Y222         FDRE                                         r  AD9783_inst1/data_in_reg[29]/C
                         clock pessimism              0.204    12.577    
                         clock uncertainty           -0.186    12.391    
    SLICE_X0Y222         FDRE (Setup_fdre_C_D)        0.035    12.426    AD9783_inst1/data_in_reg[29]
  -------------------------------------------------------------------
                         required time                         12.426    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.356ns  (logic 0.269ns (4.232%)  route 6.087ns (95.768%))
  Logic Levels:           0  
  Clock Path Skew:        3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 12.372 - 5.000 ) 
    Source Clock Delay      (SCD):    4.385ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.507     4.385    ADC2/clk_in
    SLICE_X0Y136         FDRE                                         r  ADC2/ADC1_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.269     4.654 r  ADC2/ADC1_out_reg[11]/Q
                         net (fo=2, routed)           6.087    10.741    AD9783_inst1/D[10]
    SLICE_X0Y222         FDRE                                         r  AD9783_inst1/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.513    12.372    AD9783_inst1/clkD
    SLICE_X0Y222         FDRE                                         r  AD9783_inst1/data_in_reg[11]/C
                         clock pessimism              0.204    12.577    
                         clock uncertainty           -0.186    12.391    
    SLICE_X0Y222         FDRE (Setup_fdre_C_D)       -0.020    12.371    AD9783_inst1/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 0.404ns (6.843%)  route 5.500ns (93.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.383ns = ( 12.383 - 5.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.888     4.766    ADC2/clk_in
    SLICE_X0Y22          FDRE                                         r  ADC2/ADC1_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.246     5.012 f  ADC2/ADC1_out_reg[6]/Q
                         net (fo=2, routed)           5.500    10.511    ADC2/D[5]
    SLICE_X0Y210         LUT1 (Prop_lut1_I0_O)        0.158    10.669 r  ADC2/data_in[24]_i_1/O
                         net (fo=1, routed)           0.000    10.669    AD9783_inst1/D[20]
    SLICE_X0Y210         FDRE                                         r  AD9783_inst1/data_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.524    12.383    AD9783_inst1/clkD
    SLICE_X0Y210         FDRE                                         r  AD9783_inst1/data_in_reg[24]/C
                         clock pessimism              0.204    12.588    
                         clock uncertainty           -0.186    12.402    
    SLICE_X0Y210         FDRE (Setup_fdre_C_D)        0.035    12.437    AD9783_inst1/data_in_reg[24]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                         -10.669    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 0.246ns (4.406%)  route 5.337ns (95.594%))
  Logic Levels:           0  
  Clock Path Skew:        2.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.383ns = ( 12.383 - 5.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.888     4.766    ADC2/clk_in
    SLICE_X0Y22          FDRE                                         r  ADC2/ADC1_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.246     5.012 r  ADC2/ADC1_out_reg[6]/Q
                         net (fo=2, routed)           5.337    10.348    AD9783_inst1/D[5]
    SLICE_X0Y210         FDRE                                         r  AD9783_inst1/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.524    12.383    AD9783_inst1/clkD
    SLICE_X0Y210         FDRE                                         r  AD9783_inst1/data_in_reg[6]/C
                         clock pessimism              0.204    12.588    
                         clock uncertainty           -0.186    12.402    
    SLICE_X0Y210         FDRE (Setup_fdre_C_D)       -0.125    12.277    AD9783_inst1/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                  1.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 0.258ns (6.412%)  route 3.766ns (93.588%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.190ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.792     4.465    ADC2/clk_in
    SLICE_X0Y45          FDRE                                         r  ADC2/ADC1_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.216     4.681 f  ADC2/ADC1_out_reg[15]/Q
                         net (fo=2, routed)           0.548     5.229    ADC2/D[14]
    SLICE_X0Y45          LUT1 (Prop_lut1_I0_O)        0.042     5.271 r  ADC2/ADC_out_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.218     8.489    AD9783_inst1/D[29]
    SLICE_X0Y43          FDRE                                         r  AD9783_inst1/data_in_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.904     8.190    AD9783_inst1/clkD
    SLICE_X0Y43          FDRE                                         r  AD9783_inst1/data_in_reg[33]/C
                         clock pessimism             -0.204     7.985    
                         clock uncertainty            0.186     8.171    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.161     8.332    AD9783_inst1/data_in_reg[33]
  -------------------------------------------------------------------
                         required time                         -8.332    
                         arrival time                           8.489    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.258ns (6.342%)  route 3.810ns (93.658%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.179ns
    Source Clock Delay      (SCD):    4.453ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.780     4.453    ADC2/clk_in
    SLICE_X0Y22          FDRE                                         r  ADC2/ADC1_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.216     4.669 f  ADC2/ADC1_out_reg[14]/Q
                         net (fo=2, routed)           0.539     5.209    ADC2/D[13]
    SLICE_X0Y22          LUT1 (Prop_lut1_I0_O)        0.042     5.251 r  ADC2/ADC_out_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.271     8.521    AD9783_inst1/D[28]
    SLICE_X0Y18          FDRE                                         r  AD9783_inst1/data_in_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.893     8.179    AD9783_inst1/clkD
    SLICE_X0Y18          FDRE                                         r  AD9783_inst1/data_in_reg[32]/C
                         clock pessimism             -0.204     7.974    
                         clock uncertainty            0.186     8.160    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.152     8.312    AD9783_inst1/data_in_reg[32]
  -------------------------------------------------------------------
                         required time                         -8.312    
                         arrival time                           8.521    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.100ns (4.528%)  route 2.109ns (95.472%))
  Logic Levels:           0  
  Clock Path Skew:        1.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.645ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.665     1.766    ADC2/clk_in
    SLICE_X0Y55          FDRE                                         r  ADC2/ADC1_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.100     1.866 r  ADC2/ADC1_out_reg[10]/Q
                         net (fo=2, routed)           2.109     3.975    AD9783_inst1/D[9]
    SLICE_X0Y224         FDRE                                         r  AD9783_inst1/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.888     3.645    AD9783_inst1/clkD
    SLICE_X0Y224         FDRE                                         r  AD9783_inst1/data_in_reg[10]/C
                         clock pessimism             -0.147     3.497    
                         clock uncertainty            0.186     3.683    
    SLICE_X0Y224         FDRE (Hold_fdre_C_D)         0.047     3.730    AD9783_inst1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.730    
                         arrival time                           3.975    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.258ns (6.260%)  route 3.864ns (93.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.789ns
    Source Clock Delay      (SCD):    4.077ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.404     4.077    ADC2/clk_in
    SLICE_X0Y105         FDRE                                         r  ADC2/ADC1_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.216     4.293 f  ADC2/ADC1_out_reg[13]/Q
                         net (fo=2, routed)           1.480     5.773    ADC2/D[12]
    SLICE_X0Y154         LUT1 (Prop_lut1_I0_O)        0.042     5.815 r  ADC2/ADC_out_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.384     8.199    AD9783_inst1/D[27]
    SLICE_X0Y186         FDRE                                         r  AD9783_inst1/data_in_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.503     7.789    AD9783_inst1/clkD
    SLICE_X0Y186         FDRE                                         r  AD9783_inst1/data_in_reg[31]/C
                         clock pessimism             -0.204     7.584    
                         clock uncertainty            0.186     7.770    
    SLICE_X0Y186         FDRE (Hold_fdre_C_D)         0.161     7.931    AD9783_inst1/data_in_reg[31]
  -------------------------------------------------------------------
                         required time                         -7.931    
                         arrival time                           8.199    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.258ns (6.161%)  route 3.930ns (93.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.794ns
    Source Clock Delay      (SCD):    4.076ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.403     4.076    ADC2/clk_in
    SLICE_X0Y110         FDRE                                         r  ADC2/ADC1_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.216     4.292 f  ADC2/ADC1_out_reg[2]/Q
                         net (fo=2, routed)           3.930     8.222    ADC2/D[1]
    SLICE_X0Y194         LUT1 (Prop_lut1_I0_O)        0.042     8.264 r  ADC2/data_in[20]_i_1/O
                         net (fo=1, routed)           0.000     8.264    AD9783_inst1/D[16]
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[20]/C
                         clock pessimism             -0.204     7.589    
                         clock uncertainty            0.186     7.775    
    SLICE_X0Y194         FDRE (Hold_fdre_C_D)         0.216     7.991    AD9783_inst1/data_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -7.991    
                         arrival time                           8.264    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.258ns (6.479%)  route 3.724ns (93.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.794ns
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.598     4.271    ADC2/clk_in
    SLICE_X0Y95          FDRE                                         r  ADC2/ADC1_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.216     4.487 f  ADC2/ADC1_out_reg[12]/Q
                         net (fo=2, routed)           1.587     6.074    ADC2/D[11]
    SLICE_X0Y154         LUT1 (Prop_lut1_I0_O)        0.042     6.116 r  ADC2/ADC_out_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.137     8.253    AD9783_inst1/D[26]
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[30]/C
                         clock pessimism             -0.204     7.589    
                         clock uncertainty            0.186     7.775    
    SLICE_X0Y194         FDRE (Hold_fdre_C_D)         0.152     7.927    AD9783_inst1/data_in_reg[30]
  -------------------------------------------------------------------
                         required time                         -7.927    
                         arrival time                           8.253    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.128ns (5.530%)  route 2.186ns (94.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.645ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.665     1.766    ADC2/clk_in
    SLICE_X0Y55          FDRE                                         r  ADC2/ADC1_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.100     1.866 f  ADC2/ADC1_out_reg[10]/Q
                         net (fo=2, routed)           2.186     4.053    ADC2/D[9]
    SLICE_X0Y224         LUT1 (Prop_lut1_I0_O)        0.028     4.081 r  ADC2/data_in[28]_i_1/O
                         net (fo=1, routed)           0.000     4.081    AD9783_inst1/D[24]
    SLICE_X0Y224         FDRE                                         r  AD9783_inst1/data_in_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.888     3.645    AD9783_inst1/clkD
    SLICE_X0Y224         FDRE                                         r  AD9783_inst1/data_in_reg[28]/C
                         clock pessimism             -0.147     3.497    
                         clock uncertainty            0.186     3.683    
    SLICE_X0Y224         FDRE (Hold_fdre_C_D)         0.060     3.743    AD9783_inst1/data_in_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.743    
                         arrival time                           4.081    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.216ns (5.147%)  route 3.981ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        3.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.775ns
    Source Clock Delay      (SCD):    4.077ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.404     4.077    ADC2/clk_in
    SLICE_X0Y105         FDRE                                         r  ADC2/ADC1_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.216     4.293 r  ADC2/ADC1_out_reg[13]/Q
                         net (fo=2, routed)           3.981     8.274    AD9783_inst1/D[12]
    SLICE_X0Y175         FDRE                                         r  AD9783_inst1/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.489     7.775    AD9783_inst1/clkD
    SLICE_X0Y175         FDRE                                         r  AD9783_inst1/data_in_reg[13]/C
                         clock pessimism             -0.204     7.570    
                         clock uncertainty            0.186     7.756    
    SLICE_X0Y175         FDRE (Hold_fdre_C_D)         0.161     7.917    AD9783_inst1/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -7.917    
                         arrival time                           8.274    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.258ns (5.945%)  route 4.082ns (94.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.795ns
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.392     4.065    ADC2/clk_in
    SLICE_X0Y122         FDRE                                         r  ADC2/ADC1_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.216     4.281 f  ADC2/ADC1_out_reg[3]/Q
                         net (fo=2, routed)           4.082     8.363    ADC2/D[2]
    SLICE_X0Y198         LUT1 (Prop_lut1_I0_O)        0.042     8.405 r  ADC2/data_in[21]_i_1/O
                         net (fo=1, routed)           0.000     8.405    AD9783_inst1/D[17]
    SLICE_X0Y198         FDRE                                         r  AD9783_inst1/data_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.509     7.795    AD9783_inst1/clkD
    SLICE_X0Y198         FDRE                                         r  AD9783_inst1/data_in_reg[21]/C
                         clock pessimism             -0.204     7.590    
                         clock uncertainty            0.186     7.776    
    SLICE_X0Y198         FDRE (Hold_fdre_C_D)         0.216     7.992    AD9783_inst1/data_in_reg[21]
  -------------------------------------------------------------------
                         required time                         -7.992    
                         arrival time                           8.405    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.216ns (5.054%)  route 4.058ns (94.946%))
  Logic Levels:           0  
  Clock Path Skew:        3.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.794ns
    Source Clock Delay      (SCD):    4.076ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.403     4.076    ADC2/clk_in
    SLICE_X0Y110         FDRE                                         r  ADC2/ADC1_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.216     4.292 r  ADC2/ADC1_out_reg[2]/Q
                         net (fo=2, routed)           4.058     8.350    AD9783_inst1/D[1]
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[2]/C
                         clock pessimism             -0.204     7.589    
                         clock uncertainty            0.186     7.775    
    SLICE_X0Y194         FDRE (Hold_fdre_C_D)         0.158     7.933    AD9783_inst1/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.933    
                         arrival time                           8.350    
  -------------------------------------------------------------------
                         slack                                  0.417    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int_1

Setup :            0  Failing Endpoints,  Worst Slack        1.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.524ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.763ns  (required time - arrival time)
  Source:                 ADC2/FR_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.194ns (24.556%)  route 0.596ns (75.444%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 4.768 - 1.250 ) 
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.951     2.200    ADC2/clk_in
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.124     2.324 f  ADC2/FR_out_reg[2]/Q
                         net (fo=1, routed)           0.393     2.716    ADC2/FR_out_reg_n_0_[2]
    SLICE_X0Y34          LUT4 (Prop_lut4_I1_O)        0.035     2.751 r  ADC2/BS_state_i_2__0/O
                         net (fo=1, routed)           0.203     2.955    ADC2/BS_state_i_2__0_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I3_O)        0.035     2.990 r  ADC2/BS_state_i_1__0/O
                         net (fo=1, routed)           0.000     2.990    ADC2/BS_state_i_1__0_n_0
    SLICE_X1Y34          FDRE                                         r  ADC2/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=158, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.713     4.768    ADC2/clk_div
    SLICE_X1Y34          FDRE                                         r  ADC2/BS_state_reg/C
                         clock pessimism              0.147     4.916    
                         clock uncertainty           -0.194     4.722    
    SLICE_X1Y34          FDRE (Setup_fdre_C_D)        0.031     4.753    ADC2/BS_state_reg
  -------------------------------------------------------------------
                         required time                          4.753    
                         arrival time                          -2.990    
  -------------------------------------------------------------------
                         slack                                  1.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.524ns  (arrival time - required time)
  Source:                 ADC2/FR_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int_1 rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        0.842ns  (logic 0.363ns (43.136%)  route 0.479ns (56.864%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        4.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.323ns = ( 10.573 - 1.250 ) 
    Source Clock Delay      (SCD):    4.460ns = ( 14.460 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.787    14.460    ADC2/clk_in
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.197    14.657 f  ADC2/FR_out_reg[7]/Q
                         net (fo=1, routed)           0.249    14.907    ADC2/FR_out_reg_n_0_[7]
    SLICE_X0Y34          LUT4 (Prop_lut4_I3_O)        0.124    15.031 r  ADC2/BS_state_i_3__0/O
                         net (fo=1, routed)           0.229    15.260    ADC2/BS_state_i_3__0_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.042    15.302 r  ADC2/BS_state_i_1__0/O
                         net (fo=1, routed)           0.000    15.302    ADC2/BS_state_i_1__0_n_0
    SLICE_X1Y34          FDRE                                         r  ADC2/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=158, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.898    10.573    ADC2/clk_div
    SLICE_X1Y34          FDRE                                         r  ADC2/BS_state_reg/C
                         clock pessimism             -0.204    10.368    
                         clock uncertainty            0.194    10.562    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.216    10.778    ADC2/BS_state_reg
  -------------------------------------------------------------------
                         required time                        -10.778    
                         arrival time                          15.302    
  -------------------------------------------------------------------
                         slack                                  4.524    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  clk_div_int_1

Setup :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.348ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.000ns (0.000%)  route 0.644ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.513ns = ( 4.763 - 1.250 ) 
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.952     3.403    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.124     3.527 r  rst_in_reg/Q
                         net (fo=176, routed)         0.644     4.171    ADC2/rst_in
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=158, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.708     4.763    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.911    
                         clock uncertainty           -0.194     4.717    
    ILOGIC_X0Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.472    ADC2/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.472    
                         arrival time                          -4.171    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.000ns (0.000%)  route 0.616ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.524ns = ( 4.774 - 1.250 ) 
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.952     3.403    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.124     3.527 r  rst_in_reg/Q
                         net (fo=176, routed)         0.616     4.144    ADC2/rst_in
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=158, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.719     4.774    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.922    
                         clock uncertainty           -0.194     4.728    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.483    ADC2/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.483    
                         arrival time                          -4.144    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.000ns (0.000%)  route 0.369ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 4.770 - 1.250 ) 
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.952     3.403    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.124     3.527 r  rst_in_reg/Q
                         net (fo=176, routed)         0.369     3.896    ADC2/rst_in
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=158, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.918    
                         clock uncertainty           -0.194     4.724    
    ILOGIC_X0Y34         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.479    ADC2/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.479    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.035ns (14.036%)  route 0.214ns (85.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 4.768 - 1.250 ) 
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.952     3.403    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.124     3.527 r  rst_in_reg/Q
                         net (fo=176, routed)         0.214     3.742    ADC2/rst_in
    SLICE_X1Y34          LUT3 (Prop_lut3_I2_O)        0.035     3.777 f  ADC2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.777    ADC2/counter[0]_i_1_n_0
    SLICE_X1Y34          FDRE                                         f  ADC2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=158, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.713     4.768    ADC2/clk_div
    SLICE_X1Y34          FDRE                                         r  ADC2/counter_reg[0]/C
                         clock pessimism              0.147     4.916    
                         clock uncertainty           -0.194     4.722    
    SLICE_X1Y34          FDRE (Setup_fdre_C_D)        0.031     4.753    ADC2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          4.753    
                         arrival time                          -3.777    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.035ns (14.093%)  route 0.213ns (85.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 4.768 - 1.250 ) 
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.952     3.403    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.124     3.527 r  rst_in_reg/Q
                         net (fo=176, routed)         0.213     3.741    ADC2/rst_in
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.035     3.776 f  ADC2/BS_state_i_1__0/O
                         net (fo=1, routed)           0.000     3.776    ADC2/BS_state_i_1__0_n_0
    SLICE_X1Y34          FDRE                                         f  ADC2/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=158, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.713     4.768    ADC2/clk_div
    SLICE_X1Y34          FDRE                                         r  ADC2/BS_state_reg/C
                         clock pessimism              0.147     4.916    
                         clock uncertainty           -0.194     4.722    
    SLICE_X1Y34          FDRE (Setup_fdre_C_D)        0.031     4.753    ADC2/BS_state_reg
  -------------------------------------------------------------------
                         required time                          4.753    
                         arrival time                          -3.776    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.041ns (16.056%)  route 0.214ns (83.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 4.768 - 1.250 ) 
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.952     3.403    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.124     3.527 r  rst_in_reg/Q
                         net (fo=176, routed)         0.214     3.742    ADC2/rst_in
    SLICE_X1Y34          LUT4 (Prop_lut4_I3_O)        0.041     3.783 f  ADC2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.783    ADC2/counter[1]_i_1_n_0
    SLICE_X1Y34          FDRE                                         f  ADC2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=158, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.713     4.768    ADC2/clk_div
    SLICE_X1Y34          FDRE                                         r  ADC2/counter_reg[1]/C
                         clock pessimism              0.147     4.916    
                         clock uncertainty           -0.194     4.722    
    SLICE_X1Y34          FDRE (Setup_fdre_C_D)        0.049     4.771    ADC2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          4.771    
                         arrival time                          -3.783    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.035ns (19.797%)  route 0.142ns (80.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 4.768 - 1.250 ) 
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.952     3.403    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.124     3.527 r  rst_in_reg/Q
                         net (fo=176, routed)         0.142     3.669    ADC2/rst_in
    SLICE_X1Y35          LUT3 (Prop_lut3_I1_O)        0.035     3.704 r  ADC2/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     3.704    ADC2/bit_slip_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  ADC2/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=158, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.713     4.768    ADC2/clk_div
    SLICE_X1Y35          FDRE                                         r  ADC2/bit_slip_reg/C
                         clock pessimism              0.147     4.916    
                         clock uncertainty           -0.194     4.722    
    SLICE_X1Y35          FDRE (Setup_fdre_C_D)        0.031     4.753    ADC2/bit_slip_reg
  -------------------------------------------------------------------
                         required time                          4.753    
                         arrival time                          -3.704    
  -------------------------------------------------------------------
                         slack                                  1.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.348ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.250ns  (logic 0.042ns (16.814%)  route 0.208ns (83.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.324ns = ( 10.574 - 1.250 ) 
    Source Clock Delay      (SCD):    6.877ns = ( 11.877 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    11.661    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    11.877 f  rst_in_reg/Q
                         net (fo=176, routed)         0.208    12.085    ADC2/rst_in
    SLICE_X1Y35          LUT3 (Prop_lut3_I1_O)        0.042    12.127 r  ADC2/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    12.127    ADC2/bit_slip_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  ADC2/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=158, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.899    10.574    ADC2/clk_div
    SLICE_X1Y35          FDRE                                         r  ADC2/bit_slip_reg/C
                         clock pessimism             -0.204    10.369    
                         clock uncertainty            0.194    10.563    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.216    10.779    ADC2/bit_slip_reg
  -------------------------------------------------------------------
                         required time                        -10.779    
                         arrival time                          12.127    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.451ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.352ns  (logic 0.042ns (11.920%)  route 0.310ns (88.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.323ns = ( 10.573 - 1.250 ) 
    Source Clock Delay      (SCD):    6.877ns = ( 11.877 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    11.661    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    11.877 f  rst_in_reg/Q
                         net (fo=176, routed)         0.310    12.187    ADC2/rst_in
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.042    12.229 r  ADC2/BS_state_i_1__0/O
                         net (fo=1, routed)           0.000    12.229    ADC2/BS_state_i_1__0_n_0
    SLICE_X1Y34          FDRE                                         r  ADC2/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=158, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.898    10.573    ADC2/clk_div
    SLICE_X1Y34          FDRE                                         r  ADC2/BS_state_reg/C
                         clock pessimism             -0.204    10.368    
                         clock uncertainty            0.194    10.562    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.216    10.778    ADC2/BS_state_reg
  -------------------------------------------------------------------
                         required time                        -10.778    
                         arrival time                          12.229    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.362ns  (logic 0.050ns (13.799%)  route 0.312ns (86.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.323ns = ( 10.573 - 1.250 ) 
    Source Clock Delay      (SCD):    6.877ns = ( 11.877 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    11.661    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    11.877 f  rst_in_reg/Q
                         net (fo=176, routed)         0.312    12.189    ADC2/rst_in
    SLICE_X1Y34          LUT4 (Prop_lut4_I3_O)        0.050    12.239 r  ADC2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    12.239    ADC2/counter[1]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  ADC2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=158, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.898    10.573    ADC2/clk_div
    SLICE_X1Y34          FDRE                                         r  ADC2/counter_reg[1]/C
                         clock pessimism             -0.204    10.368    
                         clock uncertainty            0.194    10.562    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.225    10.787    ADC2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.787    
                         arrival time                          12.239    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.454ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.354ns  (logic 0.042ns (11.853%)  route 0.312ns (88.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.323ns = ( 10.573 - 1.250 ) 
    Source Clock Delay      (SCD):    6.877ns = ( 11.877 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    11.661    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    11.877 f  rst_in_reg/Q
                         net (fo=176, routed)         0.312    12.189    ADC2/rst_in
    SLICE_X1Y34          LUT3 (Prop_lut3_I2_O)        0.042    12.231 r  ADC2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    12.231    ADC2/counter[0]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  ADC2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=158, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.898    10.573    ADC2/clk_div
    SLICE_X1Y34          FDRE                                         r  ADC2/counter_reg[0]/C
                         clock pessimism             -0.204    10.368    
                         clock uncertainty            0.194    10.562    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.215    10.777    ADC2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.777    
                         arrival time                          12.231    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             2.054ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.564ns  (logic 0.000ns (0.000%)  route 0.564ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.324ns = ( 10.574 - 1.250 ) 
    Source Clock Delay      (SCD):    6.877ns = ( 11.877 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    11.661    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    11.877 f  rst_in_reg/Q
                         net (fo=176, routed)         0.564    12.441    ADC2/rst_in
    ILOGIC_X0Y34         ISERDESE2                                    f  ADC2/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=158, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.899    10.574    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.369    
                         clock uncertainty            0.194    10.563    
    ILOGIC_X0Y34         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.387    ADC2/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.387    
                         arrival time                          12.441    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.387ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.903ns  (logic 0.000ns (0.000%)  route 0.903ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.330ns = ( 10.580 - 1.250 ) 
    Source Clock Delay      (SCD):    6.877ns = ( 11.877 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    11.661    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    11.877 f  rst_in_reg/Q
                         net (fo=176, routed)         0.903    12.780    ADC2/rst_in
    ILOGIC_X0Y46         ISERDESE2                                    f  ADC2/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=158, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.905    10.580    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.375    
                         clock uncertainty            0.194    10.569    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.393    ADC2/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.393    
                         arrival time                          12.780    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.454ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.954ns  (logic 0.000ns (0.000%)  route 0.954ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.314ns = ( 10.564 - 1.250 ) 
    Source Clock Delay      (SCD):    6.877ns = ( 11.877 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    11.661    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    11.877 f  rst_in_reg/Q
                         net (fo=176, routed)         0.954    12.831    ADC2/rst_in
    ILOGIC_X0Y22         ISERDESE2                                    f  ADC2/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=158, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.889    10.564    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.359    
                         clock uncertainty            0.194    10.553    
    ILOGIC_X0Y22         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.377    ADC2/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.377    
                         arrival time                          12.831    
  -------------------------------------------------------------------
                         slack                                  2.454    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  rstLEDclk/clk__0

Setup :            0  Failing Endpoints,  Worst Slack        2.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.980ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_in_reg/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (rstLEDclk/clk__0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.278ns  (logic 0.053ns (2.327%)  route 2.225ns (97.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.661ns = ( 16.661 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         2.225    14.726    rst_in
    SLICE_X0Y35          LUT3 (Prop_lut3_I0_O)        0.053    14.779 f  rst_in_i_1/O
                         net (fo=1, routed)           0.000    14.779    rst_in_i_1_n_0
    SLICE_X0Y35          FDRE                                         f  rst_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    16.661    clk__0
    SLICE_X0Y35          FDRE                                         r  rst_in_reg/C
                         clock pessimism              0.460    17.121    
                         clock uncertainty           -0.035    17.086    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)        0.035    17.121    rst_in_reg
  -------------------------------------------------------------------
                         required time                         17.121    
                         arrival time                         -14.779    
  -------------------------------------------------------------------
                         slack                                  2.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.980ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_in_reg/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.028ns (2.375%)  route 1.151ns (97.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.403ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         1.151     3.994    rst_in
    SLICE_X0Y35          LUT3 (Prop_lut3_I0_O)        0.028     4.022 r  rst_in_i_1/O
                         net (fo=1, routed)           0.000     4.022    rst_in_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  rst_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.952     3.403    clk__0
    SLICE_X0Y35          FDRE                                         r  rst_in_reg/C
                         clock pessimism             -0.421     2.982    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.060     3.042    rst_in_reg
  -------------------------------------------------------------------
                         required time                         -3.042    
                         arrival time                           4.022    
  -------------------------------------------------------------------
                         slack                                  0.980    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        4.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.729ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        10.106ns  (logic 0.053ns (0.524%)  route 10.053ns (99.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           6.712    11.743    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.053    11.796 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.340    15.136    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X8Y44          FDCE (Recov_fdce_C_CLR)     -0.192    19.978    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         19.978    
                         arrival time                         -15.136    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        10.101ns  (logic 0.053ns (0.525%)  route 10.048ns (99.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           6.712    11.743    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.053    11.796 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.336    15.132    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y42          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X8Y42          FDCE (Recov_fdce_C_CLR)     -0.192    19.978    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         19.978    
                         arrival time                         -15.132    
  -------------------------------------------------------------------
                         slack                                  4.846    

Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        10.101ns  (logic 0.053ns (0.525%)  route 10.048ns (99.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           6.712    11.743    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.053    11.796 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.336    15.132    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y42          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X8Y42          FDCE (Recov_fdce_C_CLR)     -0.192    19.978    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         19.978    
                         arrival time                         -15.132    
  -------------------------------------------------------------------
                         slack                                  4.846    

Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        10.101ns  (logic 0.053ns (0.525%)  route 10.048ns (99.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           6.712    11.743    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.053    11.796 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.336    15.132    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y42          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X8Y42          FDCE (Recov_fdce_C_CLR)     -0.192    19.978    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         19.978    
                         arrival time                         -15.132    
  -------------------------------------------------------------------
                         slack                                  4.846    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        1.238ns  (logic 0.035ns (2.827%)  route 1.203ns (97.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 14.588 - 10.000 ) 
    Source Clock Delay      (SCD):    2.320ns = ( 7.320 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.147     7.320 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.908     8.228    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.035     8.263 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.295     8.558    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X8Y43          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684    11.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.686    14.588    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism              0.147    14.735    
                         clock uncertainty           -0.035    14.700    
    SLICE_X8Y43          FDPE (Recov_fdpe_C_PRE)     -0.102    14.598    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        1.238ns  (logic 0.035ns (2.827%)  route 1.203ns (97.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 14.588 - 10.000 ) 
    Source Clock Delay      (SCD):    2.320ns = ( 7.320 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.147     7.320 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.908     8.228    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.035     8.263 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.295     8.558    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X8Y43          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684    11.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.686    14.588    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.147    14.735    
                         clock uncertainty           -0.035    14.700    
    SLICE_X8Y43          FDPE (Recov_fdpe_C_PRE)     -0.102    14.598    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        1.238ns  (logic 0.035ns (2.827%)  route 1.203ns (97.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 14.588 - 10.000 ) 
    Source Clock Delay      (SCD):    2.320ns = ( 7.320 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.147     7.320 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.908     8.228    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.035     8.263 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.295     8.558    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X8Y43          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684    11.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.686    14.588    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism              0.147    14.735    
                         clock uncertainty           -0.035    14.700    
    SLICE_X8Y43          FDPE (Recov_fdpe_C_PRE)     -0.102    14.598    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        1.238ns  (logic 0.035ns (2.827%)  route 1.203ns (97.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 14.588 - 10.000 ) 
    Source Clock Delay      (SCD):    2.320ns = ( 7.320 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.147     7.320 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.908     8.228    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.035     8.263 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.295     8.558    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X8Y43          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684    11.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.686    14.588    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism              0.147    14.735    
                         clock uncertainty           -0.035    14.700    
    SLICE_X8Y43          FDPE (Recov_fdpe_C_PRE)     -0.079    14.621    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  6.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        1.908ns  (logic 0.042ns (2.201%)  route 1.866ns (97.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.125ns
    Source Clock Delay      (SCD):    4.653ns = ( 9.653 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.248     9.653 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.400    11.053    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.042    11.095 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.466    11.561    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X8Y43          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.845    11.125    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism             -0.204    10.921    
                         clock uncertainty            0.035    10.956    
    SLICE_X8Y43          FDPE (Remov_fdpe_C_PRE)     -0.124    10.832    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                        -10.832    
                         arrival time                          11.561    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        1.908ns  (logic 0.042ns (2.201%)  route 1.866ns (97.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.125ns
    Source Clock Delay      (SCD):    4.653ns = ( 9.653 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.248     9.653 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.400    11.053    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.042    11.095 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.466    11.561    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X8Y43          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.845    11.125    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.204    10.921    
                         clock uncertainty            0.035    10.956    
    SLICE_X8Y43          FDPE (Remov_fdpe_C_PRE)     -0.124    10.832    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                        -10.832    
                         arrival time                          11.561    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        1.908ns  (logic 0.042ns (2.201%)  route 1.866ns (97.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.125ns
    Source Clock Delay      (SCD):    4.653ns = ( 9.653 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.248     9.653 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.400    11.053    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.042    11.095 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.466    11.561    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X8Y43          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.845    11.125    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.204    10.921    
                         clock uncertainty            0.035    10.956    
    SLICE_X8Y43          FDPE (Remov_fdpe_C_PRE)     -0.124    10.832    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                        -10.832    
                         arrival time                          11.561    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        1.908ns  (logic 0.042ns (2.201%)  route 1.866ns (97.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.125ns
    Source Clock Delay      (SCD):    4.653ns = ( 9.653 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.248     9.653 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.400    11.053    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.042    11.095 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.466    11.561    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X8Y43          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.845    11.125    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism             -0.204    10.921    
                         clock uncertainty            0.035    10.956    
    SLICE_X8Y43          FDPE (Remov_fdpe_C_PRE)     -0.124    10.832    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                        -10.832    
                         arrival time                          11.561    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             1.583ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 0.028ns (0.554%)  route 5.030ns (99.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.575ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118     1.903 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.420     5.324    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.028     5.352 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.609     6.961    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.926     5.575    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism             -0.147     5.428    
    SLICE_X8Y44          FDCE (Remov_fdce_C_CLR)     -0.050     5.378    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -5.378    
                         arrival time                           6.961    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.600ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 0.028ns (0.552%)  route 5.045ns (99.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118     1.903 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.420     5.324    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.028     5.352 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.625     6.977    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y42          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism             -0.147     5.427    
    SLICE_X8Y42          FDCE (Remov_fdce_C_CLR)     -0.050     5.377    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -5.377    
                         arrival time                           6.977    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 0.028ns (0.552%)  route 5.045ns (99.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118     1.903 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.420     5.324    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.028     5.352 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.625     6.977    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y42          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.147     5.427    
    SLICE_X8Y42          FDCE (Remov_fdce_C_CLR)     -0.050     5.377    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -5.377    
                         arrival time                           6.977    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 0.028ns (0.552%)  route 5.045ns (99.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118     1.903 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.420     5.324    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.028     5.352 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.625     6.977    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y42          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism             -0.147     5.427    
    SLICE_X8Y42          FDCE (Remov_fdce_C_CLR)     -0.050     5.377    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -5.377    
                         arrival time                           6.977    
  -------------------------------------------------------------------
                         slack                                  1.600    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        4.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        10.604ns  (logic 0.153ns (1.443%)  route 10.451ns (98.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.282     5.005 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           7.343    12.348    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y41         LUT3 (Prop_lut3_I1_O)        0.153    12.501 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.108    15.609    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X10Y39         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y39         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X10Y39         FDCE (Recov_fdce_C_CLR)     -0.192    19.978    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         19.978    
                         arrival time                         -15.609    
  -------------------------------------------------------------------
                         slack                                  4.369    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns)
  Data Path Delay:        2.526ns  (logic 0.080ns (3.167%)  route 2.446ns (96.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 14.586 - 10.000 ) 
    Source Clock Delay      (SCD):    2.306ns = ( 7.306 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.133     7.306 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           2.199     9.504    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.080     9.584 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.247     9.832    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X9Y39          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684    11.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.684    14.586    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y39          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism              0.147    14.733    
                         clock uncertainty           -0.035    14.698    
    SLICE_X9Y39          FDPE (Recov_fdpe_C_PRE)     -0.095    14.603    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  4.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.590ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 0.064ns (1.261%)  route 5.009ns (98.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.107     1.892 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           3.383     5.275    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y41         LUT3 (Prop_lut3_I1_O)        0.064     5.339 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.626     6.966    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X10Y39         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.924     5.573    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y39         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism             -0.147     5.426    
    SLICE_X10Y39         FDCE (Remov_fdce_C_CLR)     -0.050     5.376    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         -5.376    
                         arrival time                           6.966    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             2.896ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns)
  Data Path Delay:        4.064ns  (logic 0.123ns (3.027%)  route 3.941ns (96.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.123ns
    Source Clock Delay      (SCD):    4.631ns = ( 9.631 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.226     9.631 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           3.500    13.131    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.123    13.254 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.441    13.695    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X9Y39          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.843    11.123    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y39          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.204    10.919    
                         clock uncertainty            0.035    10.954    
    SLICE_X9Y39          FDPE (Remov_fdpe_C_PRE)     -0.155    10.799    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                        -10.799    
                         arrival time                          13.695    
  -------------------------------------------------------------------
                         slack                                  2.896    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        3.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.080ns  (logic 0.053ns (0.872%)  route 6.027ns (99.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.002ns = ( 20.002 - 10.000 ) 
    Source Clock Delay      (SCD):    4.992ns = ( 9.992 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     9.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.269     9.992 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.711    15.703    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.053    15.756 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.316    16.071    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y42         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    20.002    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y42         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    20.206    
                         clock uncertainty           -0.035    20.171    
    SLICE_X10Y42         FDPE (Recov_fdpe_C_PRE)     -0.228    19.943    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         19.943    
                         arrival time                         -16.071    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             4.127ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.197ns  (logic 0.035ns (1.095%)  route 3.162ns (98.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 14.587 - 10.000 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 7.297 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.264     8.560    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.035     8.595 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.898    10.493    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y42          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684    11.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.685    14.587    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.147    14.734    
                         clock uncertainty           -0.035    14.699    
    SLICE_X8Y42          FDCE (Recov_fdce_C_CLR)     -0.079    14.620    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  4.127    

Slack (MET) :             4.127ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.197ns  (logic 0.035ns (1.095%)  route 3.162ns (98.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 14.587 - 10.000 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 7.297 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.264     8.560    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.035     8.595 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.898    10.493    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y42          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684    11.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.685    14.587    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.147    14.734    
                         clock uncertainty           -0.035    14.699    
    SLICE_X8Y42          FDCE (Recov_fdce_C_CLR)     -0.079    14.620    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  4.127    

Slack (MET) :             4.127ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.197ns  (logic 0.035ns (1.095%)  route 3.162ns (98.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 14.587 - 10.000 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 7.297 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.264     8.560    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.035     8.595 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.898    10.493    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y42          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684    11.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.685    14.587    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism              0.147    14.734    
                         clock uncertainty           -0.035    14.699    
    SLICE_X8Y42          FDCE (Recov_fdce_C_CLR)     -0.079    14.620    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  4.127    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.157ns  (logic 0.035ns (1.109%)  route 3.122ns (98.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 14.588 - 10.000 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 7.297 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.201     8.498    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y43         LUT3 (Prop_lut3_I2_O)        0.035     8.533 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.921    10.454    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X9Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684    11.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.686    14.588    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.147    14.735    
                         clock uncertainty           -0.035    14.700    
    SLICE_X9Y44          FDCE (Recov_fdce_C_CLR)     -0.117    14.583    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -10.454    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.181ns  (logic 0.035ns (1.100%)  route 3.146ns (98.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 14.588 - 10.000 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 7.297 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.264     8.560    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.035     8.595 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.882    10.477    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684    11.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.686    14.588    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism              0.147    14.735    
                         clock uncertainty           -0.035    14.700    
    SLICE_X8Y44          FDCE (Recov_fdce_C_CLR)     -0.079    14.621    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.477    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.149ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.137ns  (logic 0.035ns (1.116%)  route 3.102ns (98.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 14.587 - 10.000 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 7.297 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.273     8.570    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.035     8.605 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.828    10.433    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X9Y41          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684    11.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.685    14.587    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.147    14.734    
                         clock uncertainty           -0.035    14.699    
    SLICE_X9Y41          FDCE (Recov_fdce_C_CLR)     -0.117    14.582    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                  4.149    

Slack (MET) :             4.149ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.137ns  (logic 0.035ns (1.116%)  route 3.102ns (98.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 14.587 - 10.000 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 7.297 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.273     8.570    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.035     8.605 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.828    10.433    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X9Y41          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684    11.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.685    14.587    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism              0.147    14.734    
                         clock uncertainty           -0.035    14.699    
    SLICE_X9Y41          FDCE (Recov_fdce_C_CLR)     -0.117    14.582    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                  4.149    

Slack (MET) :             4.149ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.137ns  (logic 0.035ns (1.116%)  route 3.102ns (98.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 14.587 - 10.000 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 7.297 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.273     8.570    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.035     8.605 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.828    10.433    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X9Y41          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684    11.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.685    14.587    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism              0.147    14.734    
                         clock uncertainty           -0.035    14.699    
    SLICE_X9Y41          FDCE (Recov_fdce_C_CLR)     -0.117    14.582    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                  4.149    

Slack (MET) :             4.149ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.137ns  (logic 0.035ns (1.116%)  route 3.102ns (98.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 14.587 - 10.000 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 7.297 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.273     8.570    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.035     8.605 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.828    10.433    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X9Y41          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684    11.785    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.902 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.685    14.587    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.147    14.734    
                         clock uncertainty           -0.035    14.699    
    SLICE_X9Y41          FDCE (Recov_fdce_C_CLR)     -0.117    14.582    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                  4.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.311ns  (logic 0.042ns (3.203%)  route 1.269ns (96.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.123ns
    Source Clock Delay      (SCD):    4.621ns = ( 9.621 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216     9.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.828    10.449    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y41         LUT3 (Prop_lut3_I1_O)        0.042    10.491 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.441    10.932    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X9Y39          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.843    11.123    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y39          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.204    10.919    
                         clock uncertainty            0.035    10.954    
    SLICE_X9Y39          FDPE (Remov_fdpe_C_PRE)     -0.155    10.799    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                        -10.799    
                         arrival time                          10.932    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.388ns  (logic 0.042ns (3.027%)  route 1.346ns (96.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.126ns
    Source Clock Delay      (SCD):    4.621ns = ( 9.621 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216     9.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.986    10.607    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.042    10.649 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.360    11.009    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y43         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.846    11.126    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y43         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.204    10.922    
                         clock uncertainty            0.035    10.957    
    SLICE_X11Y43         FDPE (Remov_fdpe_C_PRE)     -0.155    10.802    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                        -10.802    
                         arrival time                          11.009    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.615ns  (logic 0.042ns (2.600%)  route 1.573ns (97.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.125ns
    Source Clock Delay      (SCD):    4.621ns = ( 9.621 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216     9.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.107    10.729    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.042    10.771 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.466    11.237    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X8Y43          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.845    11.125    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism             -0.204    10.921    
                         clock uncertainty            0.035    10.956    
    SLICE_X8Y43          FDPE (Remov_fdpe_C_PRE)     -0.124    10.832    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                        -10.832    
                         arrival time                          11.237    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.615ns  (logic 0.042ns (2.600%)  route 1.573ns (97.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.125ns
    Source Clock Delay      (SCD):    4.621ns = ( 9.621 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216     9.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.107    10.729    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.042    10.771 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.466    11.237    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X8Y43          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.845    11.125    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.204    10.921    
                         clock uncertainty            0.035    10.956    
    SLICE_X8Y43          FDPE (Remov_fdpe_C_PRE)     -0.124    10.832    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                        -10.832    
                         arrival time                          11.237    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.615ns  (logic 0.042ns (2.600%)  route 1.573ns (97.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.125ns
    Source Clock Delay      (SCD):    4.621ns = ( 9.621 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216     9.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.107    10.729    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.042    10.771 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.466    11.237    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X8Y43          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.845    11.125    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.204    10.921    
                         clock uncertainty            0.035    10.956    
    SLICE_X8Y43          FDPE (Remov_fdpe_C_PRE)     -0.124    10.832    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                        -10.832    
                         arrival time                          11.237    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.615ns  (logic 0.042ns (2.600%)  route 1.573ns (97.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.125ns
    Source Clock Delay      (SCD):    4.621ns = ( 9.621 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216     9.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.107    10.729    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.042    10.771 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.466    11.237    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X8Y43          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.845    11.125    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism             -0.204    10.921    
                         clock uncertainty            0.035    10.956    
    SLICE_X8Y43          FDPE (Remov_fdpe_C_PRE)     -0.124    10.832    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                        -10.832    
                         arrival time                          11.237    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             1.235ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.421ns  (logic 0.042ns (1.735%)  route 2.379ns (98.265%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.125ns
    Source Clock Delay      (SCD):    4.621ns = ( 9.621 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216     9.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.980    11.601    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.042    11.643 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.399    12.042    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X11Y42         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.845    11.125    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.204    10.921    
                         clock uncertainty            0.035    10.956    
    SLICE_X11Y42         FDCE (Remov_fdce_C_CLR)     -0.149    10.807    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                        -10.807    
                         arrival time                          12.042    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.422ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.607ns  (logic 0.042ns (1.611%)  route 2.565ns (98.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.124ns
    Source Clock Delay      (SCD):    4.621ns = ( 9.621 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216     9.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.980    11.601    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.042    11.643 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.586    12.228    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X9Y42          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.844    11.124    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                         clock pessimism             -0.204    10.920    
                         clock uncertainty            0.035    10.955    
    SLICE_X9Y42          FDCE (Remov_fdce_C_CLR)     -0.149    10.806    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                        -10.806    
                         arrival time                          12.228    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.422ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.607ns  (logic 0.042ns (1.611%)  route 2.565ns (98.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.124ns
    Source Clock Delay      (SCD):    4.621ns = ( 9.621 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216     9.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.980    11.601    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.042    11.643 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.586    12.228    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X9Y42          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.844    11.124    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism             -0.204    10.920    
                         clock uncertainty            0.035    10.955    
    SLICE_X9Y42          FDCE (Remov_fdce_C_CLR)     -0.149    10.806    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.806    
                         arrival time                          12.228    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.422ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.607ns  (logic 0.042ns (1.611%)  route 2.565ns (98.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.124ns
    Source Clock Delay      (SCD):    4.621ns = ( 9.621 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216     9.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.980    11.601    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.042    11.643 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.586    12.228    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X9Y42          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.844     4.722    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.246     4.968 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.088     9.055    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.280 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.844    11.124    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism             -0.204    10.920    
                         clock uncertainty            0.035    10.955    
    SLICE_X9Y42          FDCE (Remov_fdce_C_CLR)     -0.149    10.806    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                        -10.806    
                         arrival time                          12.228    
  -------------------------------------------------------------------
                         slack                                  1.422    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        1.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.787ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.091ns  (logic 0.361ns (2.562%)  route 13.730ns (97.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)          13.118    18.148    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.053    18.201 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.612    18.813    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y41          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X8Y41          FDPE (Recov_fdpe_C_PRE)     -0.228    19.942    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         19.942    
                         arrival time                         -18.813    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.091ns  (logic 0.361ns (2.562%)  route 13.730ns (97.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)          13.118    18.148    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.053    18.201 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.612    18.813    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y41          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X8Y41          FDPE (Recov_fdpe_C_PRE)     -0.228    19.942    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         19.942    
                         arrival time                         -18.813    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.091ns  (logic 0.361ns (2.562%)  route 13.730ns (97.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)          13.118    18.148    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.053    18.201 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.612    18.813    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y41          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X8Y41          FDPE (Recov_fdpe_C_PRE)     -0.228    19.942    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         19.942    
                         arrival time                         -18.813    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.091ns  (logic 0.361ns (2.562%)  route 13.730ns (97.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)          13.118    18.148    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.053    18.201 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.612    18.813    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y41          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X8Y41          FDPE (Recov_fdpe_C_PRE)     -0.228    19.942    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         19.942    
                         arrival time                         -18.813    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.069ns  (logic 0.361ns (2.762%)  route 12.708ns (97.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.002ns = ( 20.002 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 f  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)          12.392    17.422    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.053    17.475 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.316    17.791    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y42         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    20.002    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y42         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    20.206    
                         clock uncertainty           -0.035    20.171    
    SLICE_X10Y42         FDPE (Recov_fdpe_C_PRE)     -0.228    19.943    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         19.943    
                         arrival time                         -17.791    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             3.112ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.080ns  (logic 0.361ns (2.988%)  route 11.719ns (97.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           8.606    13.636    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.053    13.689 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.113    16.803    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X9Y41          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X9Y41          FDCE (Recov_fdce_C_CLR)     -0.255    19.915    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         19.915    
                         arrival time                         -16.803    
  -------------------------------------------------------------------
                         slack                                  3.112    

Slack (MET) :             3.112ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.080ns  (logic 0.361ns (2.988%)  route 11.719ns (97.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           8.606    13.636    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.053    13.689 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.113    16.803    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X9Y41          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X9Y41          FDCE (Recov_fdce_C_CLR)     -0.255    19.915    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         19.915    
                         arrival time                         -16.803    
  -------------------------------------------------------------------
                         slack                                  3.112    

Slack (MET) :             3.112ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.080ns  (logic 0.361ns (2.988%)  route 11.719ns (97.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           8.606    13.636    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.053    13.689 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.113    16.803    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X9Y41          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X9Y41          FDCE (Recov_fdce_C_CLR)     -0.255    19.915    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         19.915    
                         arrival time                         -16.803    
  -------------------------------------------------------------------
                         slack                                  3.112    

Slack (MET) :             3.112ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.080ns  (logic 0.361ns (2.988%)  route 11.719ns (97.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           8.606    13.636    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.053    13.689 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.113    16.803    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X9Y41          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X9Y41          FDCE (Recov_fdce_C_CLR)     -0.255    19.915    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.915    
                         arrival time                         -16.803    
  -------------------------------------------------------------------
                         slack                                  3.112    

Slack (MET) :             3.657ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.535ns  (logic 0.361ns (3.130%)  route 11.174ns (96.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           7.844    12.875    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X11Y43         LUT3 (Prop_lut3_I1_O)        0.053    12.928 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           3.330    16.258    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X9Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X9Y44          FDCE (Recov_fdce_C_CLR)     -0.255    19.915    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.915    
                         arrival time                         -16.258    
  -------------------------------------------------------------------
                         slack                                  3.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.787ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.359ns  (logic 0.146ns (2.724%)  route 5.213ns (97.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118     1.903 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           3.621     5.524    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.028     5.552 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.592     7.144    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X9Y41          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism             -0.147     5.427    
    SLICE_X9Y41          FDCE (Remov_fdce_C_CLR)     -0.069     5.358    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -5.358    
                         arrival time                           7.144    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.787ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.359ns  (logic 0.146ns (2.724%)  route 5.213ns (97.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118     1.903 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           3.621     5.524    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.028     5.552 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.592     7.144    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X9Y41          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism             -0.147     5.427    
    SLICE_X9Y41          FDCE (Remov_fdce_C_CLR)     -0.069     5.358    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -5.358    
                         arrival time                           7.144    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.787ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.359ns  (logic 0.146ns (2.724%)  route 5.213ns (97.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118     1.903 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           3.621     5.524    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.028     5.552 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.592     7.144    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X9Y41          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism             -0.147     5.427    
    SLICE_X9Y41          FDCE (Remov_fdce_C_CLR)     -0.069     5.358    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -5.358    
                         arrival time                           7.144    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.787ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.359ns  (logic 0.146ns (2.724%)  route 5.213ns (97.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118     1.903 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           3.621     5.524    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.028     5.552 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.592     7.144    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X9Y41          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.147     5.427    
    SLICE_X9Y41          FDCE (Remov_fdce_C_CLR)     -0.069     5.358    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -5.358    
                         arrival time                           7.144    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.992ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 0.146ns (2.623%)  route 5.419ns (97.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.575ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118     1.903 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           3.758     5.661    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X11Y43         LUT3 (Prop_lut3_I1_O)        0.028     5.689 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.661     7.350    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X9Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.926     5.575    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     5.428    
    SLICE_X9Y44          FDCE (Remov_fdce_C_CLR)     -0.069     5.359    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -5.359    
                         arrival time                           7.350    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             2.495ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.085ns  (logic 0.146ns (2.399%)  route 5.939ns (97.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118     1.903 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           5.696     7.599    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.028     7.627 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.243     7.870    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y41          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism             -0.147     5.427    
    SLICE_X8Y41          FDPE (Remov_fdpe_C_PRE)     -0.052     5.375    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -5.375    
                         arrival time                           7.870    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.495ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.085ns  (logic 0.146ns (2.399%)  route 5.939ns (97.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118     1.903 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           5.696     7.599    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.028     7.627 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.243     7.870    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y41          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism             -0.147     5.427    
    SLICE_X8Y41          FDPE (Remov_fdpe_C_PRE)     -0.052     5.375    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -5.375    
                         arrival time                           7.870    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.495ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.085ns  (logic 0.146ns (2.399%)  route 5.939ns (97.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118     1.903 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           5.696     7.599    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.028     7.627 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.243     7.870    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y41          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism             -0.147     5.427    
    SLICE_X8Y41          FDPE (Remov_fdpe_C_PRE)     -0.052     5.375    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -5.375    
                         arrival time                           7.870    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.495ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.085ns  (logic 0.146ns (2.399%)  route 5.939ns (97.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118     1.903 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           5.696     7.599    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.028     7.627 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.243     7.870    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y41          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     5.427    
    SLICE_X8Y41          FDPE (Remov_fdpe_C_PRE)     -0.052     5.375    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -5.375    
                         arrival time                           7.870    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.825ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 0.146ns (2.276%)  route 6.269ns (97.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118     1.903 f  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           6.155     8.058    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.028     8.086 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.114     8.200    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y42         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y42         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     5.427    
    SLICE_X10Y42         FDPE (Remov_fdpe_C_PRE)     -0.052     5.375    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -5.375    
                         arrival time                           8.200    
  -------------------------------------------------------------------
                         slack                                  2.825    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        2.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.420ns  (logic 0.053ns (0.978%)  route 5.367ns (99.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.000ns = ( 20.000 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         4.139    16.640    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.053    16.693 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          1.228    17.921    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X8Y40          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.730    20.000    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y40          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.204    20.204    
                         clock uncertainty           -0.035    20.169    
    SLICE_X8Y40          FDCE (Recov_fdce_C_CLR)     -0.192    19.977    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         19.977    
                         arrival time                         -17.921    
  -------------------------------------------------------------------
                         slack                                  2.056    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.420ns  (logic 0.053ns (0.978%)  route 5.367ns (99.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.000ns = ( 20.000 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         4.139    16.640    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.053    16.693 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          1.228    17.921    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X8Y40          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.730    20.000    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y40          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.204    20.204    
                         clock uncertainty           -0.035    20.169    
    SLICE_X8Y40          FDCE (Recov_fdce_C_CLR)     -0.192    19.977    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         19.977    
                         arrival time                         -17.921    
  -------------------------------------------------------------------
                         slack                                  2.056    

Slack (MET) :             2.258ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.218ns  (logic 0.053ns (1.016%)  route 5.165ns (98.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.825    14.326    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.053    14.379 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.340    17.719    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X8Y44          FDCE (Recov_fdce_C_CLR)     -0.192    19.978    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         19.978    
                         arrival time                         -17.719    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.214ns  (logic 0.053ns (1.017%)  route 5.161ns (98.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.825    14.326    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.053    14.379 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.336    17.715    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y42          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X8Y42          FDCE (Recov_fdce_C_CLR)     -0.192    19.978    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         19.978    
                         arrival time                         -17.715    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.214ns  (logic 0.053ns (1.017%)  route 5.161ns (98.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.825    14.326    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.053    14.379 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.336    17.715    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y42          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X8Y42          FDCE (Recov_fdce_C_CLR)     -0.192    19.978    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         19.978    
                         arrival time                         -17.715    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.214ns  (logic 0.053ns (1.017%)  route 5.161ns (98.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.825    14.326    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.053    14.379 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.336    17.715    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y42          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X8Y42          FDCE (Recov_fdce_C_CLR)     -0.192    19.978    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         19.978    
                         arrival time                         -17.715    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.308ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.106ns  (logic 0.053ns (1.038%)  route 5.053ns (98.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.723    14.224    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.053    14.277 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           3.330    17.607    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X9Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X9Y44          FDCE (Recov_fdce_C_CLR)     -0.255    19.915    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.915    
                         arrival time                         -17.607    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.892ns  (logic 0.053ns (1.083%)  route 4.839ns (98.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         4.139    16.640    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.053    16.693 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.701    17.394    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X9Y42          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X9Y42          FDCE (Recov_fdce_C_CLR)     -0.255    19.915    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         19.915    
                         arrival time                         -17.394    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.892ns  (logic 0.053ns (1.083%)  route 4.839ns (98.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         4.139    16.640    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.053    16.693 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.701    17.394    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X9Y42          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X9Y42          FDCE (Recov_fdce_C_CLR)     -0.255    19.915    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         19.915    
                         arrival time                         -17.394    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.892ns  (logic 0.053ns (1.083%)  route 4.839ns (98.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.001ns = ( 20.001 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         4.139    16.640    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.053    16.693 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.701    17.394    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X9Y42          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.197    14.601 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.472    18.073    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.270 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.001    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism              0.204    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X9Y42          FDCE (Recov_fdce_C_CLR)     -0.255    19.915    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         19.915    
                         arrival time                         -17.394    
  -------------------------------------------------------------------
                         slack                                  2.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.356ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.028ns (0.720%)  route 3.860ns (99.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         3.746     6.589    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.028     6.617 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.114     6.731    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y42         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y42         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     5.427    
    SLICE_X10Y42         FDPE (Remov_fdpe_C_PRE)     -0.052     5.375    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -5.375    
                         arrival time                           6.731    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.028ns (0.724%)  route 3.842ns (99.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         3.633     6.476    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y41         LUT3 (Prop_lut3_I2_O)        0.028     6.504 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.209     6.713    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X9Y39          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.924     5.573    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y39          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.147     5.426    
    SLICE_X9Y39          FDPE (Remov_fdpe_C_PRE)     -0.072     5.354    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -5.354    
                         arrival time                           6.713    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.379ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.028ns (0.716%)  route 3.883ns (99.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         3.640     6.483    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.028     6.511 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.243     6.754    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y41          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism             -0.147     5.427    
    SLICE_X8Y41          FDPE (Remov_fdpe_C_PRE)     -0.052     5.375    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -5.375    
                         arrival time                           6.754    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.379ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.028ns (0.716%)  route 3.883ns (99.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         3.640     6.483    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.028     6.511 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.243     6.754    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y41          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism             -0.147     5.427    
    SLICE_X8Y41          FDPE (Remov_fdpe_C_PRE)     -0.052     5.375    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -5.375    
                         arrival time                           6.754    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.379ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.028ns (0.716%)  route 3.883ns (99.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         3.640     6.483    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.028     6.511 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.243     6.754    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y41          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism             -0.147     5.427    
    SLICE_X8Y41          FDPE (Remov_fdpe_C_PRE)     -0.052     5.375    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -5.375    
                         arrival time                           6.754    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.379ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.028ns (0.716%)  route 3.883ns (99.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         3.640     6.483    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.028     6.511 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.243     6.754    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y41          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.574    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     5.427    
    SLICE_X8Y41          FDPE (Remov_fdpe_C_PRE)     -0.052     5.375    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -5.375    
                         arrival time                           6.754    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.387ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 0.028ns (0.718%)  route 3.872ns (99.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.575ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         3.707     6.550    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.028     6.578 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.166     6.743    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y43         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.926     5.575    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y43         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     5.428    
    SLICE_X11Y43         FDPE (Remov_fdpe_C_PRE)     -0.072     5.356    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -5.356    
                         arrival time                           6.743    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.028ns (0.703%)  route 3.957ns (99.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.575ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         3.703     6.546    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.028     6.574 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.254     6.828    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X8Y43          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.926     5.575    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism             -0.147     5.428    
    SLICE_X8Y43          FDPE (Remov_fdpe_C_PRE)     -0.052     5.376    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -5.376    
                         arrival time                           6.828    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.028ns (0.703%)  route 3.957ns (99.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.575ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         3.703     6.546    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.028     6.574 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.254     6.828    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X8Y43          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.926     5.575    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.147     5.428    
    SLICE_X8Y43          FDPE (Remov_fdpe_C_PRE)     -0.052     5.376    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -5.376    
                         arrival time                           6.828    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.028ns (0.703%)  route 3.957ns (99.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.575ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         3.703     6.546    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.028     6.574 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.254     6.828    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X8Y43          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.649 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.926     5.575    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.147     5.428    
    SLICE_X8Y43          FDPE (Remov_fdpe_C_PRE)     -0.052     5.376    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -5.376    
                         arrival time                           6.828    
  -------------------------------------------------------------------
                         slack                                  1.452    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            2  Failing Endpoints,  Worst Slack       -9.101ns,  Total Violation      -18.203ns
Hold  :            0  Failing Endpoints,  Worst Slack       11.719ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.101ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        15.611ns  (logic 0.053ns (0.339%)  route 15.558ns (99.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.454ns = ( 11.454 - 5.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           6.712    11.743    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.053    11.796 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           8.846    20.642    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.248     9.653 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.400    11.053    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.042    11.095 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.358    11.454    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.377    11.831    
                         clock uncertainty           -0.035    11.796    
    SLICE_X9Y43          LDCE (Recov_ldce_G_CLR)     -0.255    11.541    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         11.541    
                         arrival time                         -20.642    
  -------------------------------------------------------------------
                         slack                                 -9.101    

Slack (VIOLATED) :        -9.101ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        15.611ns  (logic 0.053ns (0.339%)  route 15.558ns (99.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.454ns = ( 11.454 - 5.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           6.712    11.743    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.053    11.796 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           8.846    20.642    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.248     9.653 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.400    11.053    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.042    11.095 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.358    11.454    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.377    11.831    
                         clock uncertainty           -0.035    11.796    
    SLICE_X9Y43          LDCE (Recov_ldce_G_CLR)     -0.255    11.541    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         11.541    
                         arrival time                         -20.642    
  -------------------------------------------------------------------
                         slack                                 -9.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.719ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        7.836ns  (logic 0.028ns (0.357%)  route 7.808ns (99.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns = ( 8.471 - 5.000 ) 
    Source Clock Delay      (SCD):    1.903ns = ( 11.903 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684    11.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118    11.903 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.420    15.324    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.028    15.352 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.388    19.740    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.147     7.320 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.908     8.228    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.035     8.263 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.208     8.471    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.416     8.055    
                         clock uncertainty            0.035     8.090    
    SLICE_X9Y43          LDCE (Remov_ldce_G_CLR)     -0.069     8.021    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -8.021    
                         arrival time                          19.740    
  -------------------------------------------------------------------
                         slack                                 11.719    

Slack (MET) :             11.719ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        7.836ns  (logic 0.028ns (0.357%)  route 7.808ns (99.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns = ( 8.471 - 5.000 ) 
    Source Clock Delay      (SCD):    1.903ns = ( 11.903 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684    11.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118    11.903 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.420    15.324    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.028    15.352 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.388    19.740    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.147     7.320 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.908     8.228    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.035     8.263 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.208     8.471    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.416     8.055    
                         clock uncertainty            0.035     8.090    
    SLICE_X9Y43          LDCE (Remov_ldce_G_CLR)     -0.069     8.021    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -8.021    
                         arrival time                          19.740    
  -------------------------------------------------------------------
                         slack                                 11.719    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        11.283ns  (logic 0.053ns (0.470%)  route 11.230ns (99.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.454ns = ( 21.454 - 15.000 ) 
    Source Clock Delay      (SCD):    4.992ns = ( 9.992 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     9.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.269     9.992 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.384    12.375    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.053    12.428 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           8.846    21.274    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    19.405    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.248    19.653 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.400    21.053    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.042    21.095 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.358    21.454    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    21.658    
                         clock uncertainty           -0.035    21.623    
    SLICE_X9Y43          LDCE (Recov_ldce_G_CLR)     -0.255    21.368    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         21.368    
                         arrival time                         -21.274    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        11.283ns  (logic 0.053ns (0.470%)  route 11.230ns (99.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.454ns = ( 21.454 - 15.000 ) 
    Source Clock Delay      (SCD):    4.992ns = ( 9.992 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     9.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.269     9.992 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.384    12.375    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.053    12.428 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           8.846    21.274    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    19.405    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.248    19.653 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.400    21.053    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.042    21.095 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.358    21.454    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    21.658    
                         clock uncertainty           -0.035    21.623    
    SLICE_X9Y43          LDCE (Recov_ldce_G_CLR)     -0.255    21.368    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         21.368    
                         arrival time                         -21.274    
  -------------------------------------------------------------------
                         slack                                  0.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.107ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.477ns  (logic 0.028ns (0.511%)  route 5.449ns (99.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns = ( 8.471 - 5.000 ) 
    Source Clock Delay      (SCD):    1.885ns = ( 6.885 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     6.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.100     6.885 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.061     7.946    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.028     7.974 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.388    12.362    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.147     7.320 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.908     8.228    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.035     8.263 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.208     8.471    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     8.324    
    SLICE_X9Y43          LDCE (Remov_ldce_G_CLR)     -0.069     8.255    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -8.255    
                         arrival time                          12.362    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.107ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.477ns  (logic 0.028ns (0.511%)  route 5.449ns (99.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns = ( 8.471 - 5.000 ) 
    Source Clock Delay      (SCD):    1.885ns = ( 6.885 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     6.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.100     6.885 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.061     7.946    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.028     7.974 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.388    12.362    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.147     7.320 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.908     8.228    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.035     8.263 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.208     8.471    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     8.324    
    SLICE_X9Y43          LDCE (Remov_ldce_G_CLR)     -0.069     8.255    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -8.255    
                         arrival time                          12.362    
  -------------------------------------------------------------------
                         slack                                  4.107    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            2  Failing Endpoints,  Worst Slack       -1.857ns,  Total Violation       -3.715ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.857ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.857ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.724ns  (logic 0.053ns (0.494%)  route 10.671ns (99.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.454ns = ( 21.454 - 15.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.825    14.326    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.053    14.379 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           8.846    23.225    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    19.405    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.248    19.653 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.400    21.053    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.042    21.095 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.358    21.454    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    21.658    
                         clock uncertainty           -0.035    21.623    
    SLICE_X9Y43          LDCE (Recov_ldce_G_CLR)     -0.255    21.368    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         21.368    
                         arrival time                         -23.225    
  -------------------------------------------------------------------
                         slack                                 -1.857    

Slack (VIOLATED) :        -1.857ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.724ns  (logic 0.053ns (0.494%)  route 10.671ns (99.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.454ns = ( 21.454 - 15.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.825    14.326    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.053    14.379 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           8.846    23.225    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    19.405    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.248    19.653 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.400    21.053    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.042    21.095 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.358    21.454    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    21.658    
                         clock uncertainty           -0.035    21.623    
    SLICE_X9Y43          LDCE (Recov_ldce_G_CLR)     -0.255    21.368    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         21.368    
                         arrival time                         -23.225    
  -------------------------------------------------------------------
                         slack                                 -1.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.857ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.269ns  (logic 0.028ns (0.531%)  route 5.241ns (99.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns = ( 8.471 - 5.000 ) 
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.853     8.696    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.028     8.724 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.388    13.112    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.147     7.320 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.908     8.228    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.035     8.263 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.208     8.471    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     8.324    
    SLICE_X9Y43          LDCE (Remov_ldce_G_CLR)     -0.069     8.255    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -8.255    
                         arrival time                          13.112    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             4.857ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.269ns  (logic 0.028ns (0.531%)  route 5.241ns (99.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns = ( 8.471 - 5.000 ) 
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.853     8.696    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.028     8.724 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.388    13.112    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.147     7.320 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.908     8.228    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.035     8.263 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.208     8.471    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     8.324    
    SLICE_X9Y43          LDCE (Remov_ldce_G_CLR)     -0.069     8.255    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -8.255    
                         arrival time                          13.112    
  -------------------------------------------------------------------
                         slack                                  4.857    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            1  Failing Endpoint ,  Worst Slack       -6.258ns,  Total Violation       -6.258ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.859ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.258ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        14.944ns  (logic 0.153ns (1.024%)  route 14.791ns (98.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.607ns = ( 13.607 - 5.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.282     5.005 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           7.343    12.348    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y41         LUT3 (Prop_lut3_I1_O)        0.153    12.501 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           7.448    19.948    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.226     9.631 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           3.500    13.131    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.123    13.254 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.354    13.607    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.373    13.981    
                         clock uncertainty           -0.035    13.945    
    SLICE_X11Y39         LDCE (Recov_ldce_G_CLR)     -0.255    13.690    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         13.690    
                         arrival time                         -19.948    
  -------------------------------------------------------------------
                         slack                                 -6.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.859ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@10.000ns)
  Data Path Delay:        7.311ns  (logic 0.064ns (0.875%)  route 7.247ns (99.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 9.791 - 5.000 ) 
    Source Clock Delay      (SCD):    1.892ns = ( 11.892 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684    11.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.107    11.892 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           3.383    15.275    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y41         LUT3 (Prop_lut3_I1_O)        0.064    15.339 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.864    19.203    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.133     7.306 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           2.199     9.504    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.080     9.584 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.207     9.791    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.413     9.377    
                         clock uncertainty            0.035     9.413    
    SLICE_X11Y39         LDCE (Remov_ldce_G_CLR)     -0.069     9.344    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -9.344    
                         arrival time                          19.203    
  -------------------------------------------------------------------
                         slack                                  9.859    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            0  Failing Endpoints,  Worst Slack        4.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.928ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.367ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.163ns  (logic 0.053ns (0.578%)  route 9.110ns (99.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.607ns = ( 23.607 - 15.000 ) 
    Source Clock Delay      (SCD):    4.992ns = ( 9.992 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     9.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.269     9.992 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.663    11.654    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y41         LUT3 (Prop_lut3_I2_O)        0.053    11.707 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           7.448    19.155    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    19.405    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.226    19.631 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           3.500    23.131    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.123    23.254 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.354    23.607    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    23.812    
                         clock uncertainty           -0.035    23.776    
    SLICE_X11Y39         LDCE (Recov_ldce_G_CLR)     -0.255    23.521    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         23.521    
                         arrival time                         -19.155    
  -------------------------------------------------------------------
                         slack                                  4.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.928ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.617ns  (logic 0.028ns (0.606%)  route 4.589ns (99.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 9.791 - 5.000 ) 
    Source Clock Delay      (SCD):    1.885ns = ( 6.885 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     6.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.100     6.885 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.726     7.611    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y41         LUT3 (Prop_lut3_I2_O)        0.028     7.639 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.864    11.502    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.133     7.306 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           2.199     9.504    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.080     9.584 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.207     9.791    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     9.643    
    SLICE_X11Y39         LDCE (Remov_ldce_G_CLR)     -0.069     9.574    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -9.574    
                         arrival time                          11.502    
  -------------------------------------------------------------------
                         slack                                  1.928    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            0  Failing Endpoints,  Worst Slack        1.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.983ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        9.119ns  (logic 0.053ns (0.581%)  route 9.066ns (99.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.607ns = ( 23.607 - 15.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.619    14.120    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.053    14.173 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           7.448    21.620    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    19.405    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.226    19.631 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           3.500    23.131    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.123    23.254 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.354    23.607    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    23.812    
                         clock uncertainty           -0.035    23.776    
    SLICE_X11Y39         LDCE (Recov_ldce_G_CLR)     -0.255    23.521    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         23.521    
                         arrival time                         -21.620    
  -------------------------------------------------------------------
                         slack                                  1.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.983ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.714ns  (logic 0.028ns (0.594%)  route 4.686ns (99.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 9.791 - 5.000 ) 
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.823     8.666    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.028     8.694 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.864    12.557    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.133     7.306 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           2.199     9.504    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.080     9.584 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.207     9.791    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     9.643    
    SLICE_X11Y39         LDCE (Remov_ldce_G_CLR)     -0.069     9.574    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -9.574    
                         arrival time                          12.557    
  -------------------------------------------------------------------
                         slack                                  2.983    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            2  Failing Endpoints,  Worst Slack       -9.599ns,  Total Violation      -19.198ns
Hold  :            0  Failing Endpoints,  Worst Slack       11.662ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.599ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        15.611ns  (logic 0.053ns (0.339%)  route 15.558ns (99.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.129ns = ( 11.129 - 5.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           6.712    11.743    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.053    11.796 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           8.846    20.642    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216     9.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.107    10.729    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.042    10.771 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.358    11.129    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    11.333    
                         clock uncertainty           -0.035    11.298    
    SLICE_X9Y43          LDCE (Recov_ldce_G_CLR)     -0.255    11.043    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         11.043    
                         arrival time                         -20.642    
  -------------------------------------------------------------------
                         slack                                 -9.599    

Slack (VIOLATED) :        -9.599ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        15.611ns  (logic 0.053ns (0.339%)  route 15.558ns (99.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.129ns = ( 11.129 - 5.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           6.712    11.743    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.053    11.796 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           8.846    20.642    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216     9.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.107    10.729    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.042    10.771 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.358    11.129    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    11.333    
                         clock uncertainty           -0.035    11.298    
    SLICE_X9Y43          LDCE (Recov_ldce_G_CLR)     -0.255    11.043    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         11.043    
                         arrival time                         -20.642    
  -------------------------------------------------------------------
                         slack                                 -9.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.662ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        7.836ns  (logic 0.028ns (0.357%)  route 7.808ns (99.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 8.258 - 5.000 ) 
    Source Clock Delay      (SCD):    1.903ns = ( 11.903 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684    11.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118    11.903 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.420    15.324    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.028    15.352 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.388    19.740    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.718     8.015    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.035     8.050 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.208     8.258    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     8.111    
                         clock uncertainty            0.035     8.146    
    SLICE_X9Y43          LDCE (Remov_ldce_G_CLR)     -0.069     8.077    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -8.077    
                         arrival time                          19.740    
  -------------------------------------------------------------------
                         slack                                 11.662    

Slack (MET) :             11.662ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        7.836ns  (logic 0.028ns (0.357%)  route 7.808ns (99.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 8.258 - 5.000 ) 
    Source Clock Delay      (SCD):    1.903ns = ( 11.903 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684    11.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118    11.903 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.420    15.324    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.028    15.352 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.388    19.740    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.718     8.015    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.035     8.050 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.208     8.258    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     8.111    
                         clock uncertainty            0.035     8.146    
    SLICE_X9Y43          LDCE (Remov_ldce_G_CLR)     -0.069     8.077    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -8.077    
                         arrival time                          19.740    
  -------------------------------------------------------------------
                         slack                                 11.662    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -9.190ns,  Total Violation       -9.190ns
Hold  :            0  Failing Endpoints,  Worst Slack       11.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.190ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        14.944ns  (logic 0.153ns (1.024%)  route 14.791ns (98.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.844ns = ( 10.844 - 5.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.282     5.005 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           7.343    12.348    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y41         LUT3 (Prop_lut3_I1_O)        0.153    12.501 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           7.448    19.948    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216     9.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.828    10.449    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y41         LUT3 (Prop_lut3_I1_O)        0.042    10.491 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.354    10.844    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    11.049    
                         clock uncertainty           -0.035    11.013    
    SLICE_X11Y39         LDCE (Recov_ldce_G_CLR)     -0.255    10.758    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         10.758    
                         arrival time                         -19.948    
  -------------------------------------------------------------------
                         slack                                 -9.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.308ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@10.000ns)
  Data Path Delay:        7.311ns  (logic 0.064ns (0.875%)  route 7.247ns (99.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 8.076 - 5.000 ) 
    Source Clock Delay      (SCD):    1.892ns = ( 11.892 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684    11.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.107    11.892 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           3.383    15.275    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y41         LUT3 (Prop_lut3_I1_O)        0.064    15.339 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.864    19.203    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.538     7.834    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y41         LUT3 (Prop_lut3_I1_O)        0.035     7.869 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.207     8.076    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     7.928    
                         clock uncertainty            0.035     7.964    
    SLICE_X11Y39         LDCE (Remov_ldce_G_CLR)     -0.069     7.895    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.895    
                         arrival time                          19.203    
  -------------------------------------------------------------------
                         slack                                 11.308    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.065ns,  Total Violation       -0.131ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.065ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        11.283ns  (logic 0.053ns (0.470%)  route 11.230ns (99.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.129ns = ( 21.129 - 15.000 ) 
    Source Clock Delay      (SCD):    4.992ns = ( 9.992 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     9.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.269     9.992 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.384    12.375    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.053    12.428 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           8.846    21.274    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    19.405    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216    19.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.107    20.729    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.042    20.771 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.358    21.129    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.370    21.499    
                         clock uncertainty           -0.035    21.464    
    SLICE_X9Y43          LDCE (Recov_ldce_G_CLR)     -0.255    21.209    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         21.209    
                         arrival time                         -21.274    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.065ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        11.283ns  (logic 0.053ns (0.470%)  route 11.230ns (99.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.129ns = ( 21.129 - 15.000 ) 
    Source Clock Delay      (SCD):    4.992ns = ( 9.992 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     9.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.269     9.992 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.384    12.375    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.053    12.428 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           8.846    21.274    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    19.405    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216    19.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.107    20.729    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.042    20.771 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.358    21.129    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.370    21.499    
                         clock uncertainty           -0.035    21.464    
    SLICE_X9Y43          LDCE (Recov_ldce_G_CLR)     -0.255    21.209    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         21.209    
                         arrival time                         -21.274    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.163ns  (logic 0.053ns (0.578%)  route 9.110ns (99.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.844ns = ( 20.844 - 15.000 ) 
    Source Clock Delay      (SCD):    4.992ns = ( 9.992 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     9.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.269     9.992 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.663    11.654    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y41         LUT3 (Prop_lut3_I2_O)        0.053    11.707 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           7.448    19.155    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    19.405    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216    19.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.828    20.449    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y41         LUT3 (Prop_lut3_I1_O)        0.042    20.491 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.354    20.844    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.370    21.215    
                         clock uncertainty           -0.035    21.179    
    SLICE_X11Y39         LDCE (Recov_ldce_G_CLR)     -0.255    20.924    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         20.924    
                         arrival time                         -19.155    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             3.978ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        11.108ns  (logic 0.053ns (0.477%)  route 11.055ns (99.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.997ns = ( 24.997 - 15.000 ) 
    Source Clock Delay      (SCD):    4.992ns = ( 9.992 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     9.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.269     9.992 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.233    12.225    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y43         LUT3 (Prop_lut3_I2_O)        0.053    12.278 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           8.822    21.099    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X11Y44         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    19.405    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216    19.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.821    24.442    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.042    24.484 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.513    24.997    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X11Y44         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.370    25.367    
                         clock uncertainty           -0.035    25.332    
    SLICE_X11Y44         LDCE (Recov_ldce_G_CLR)     -0.255    25.077    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         25.077    
                         arrival time                         -21.099    
  -------------------------------------------------------------------
                         slack                                  3.978    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.144ns  (logic 0.053ns (0.580%)  route 9.091ns (99.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.173ns = ( 24.173 - 15.000 ) 
    Source Clock Delay      (SCD):    4.992ns = ( 9.992 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     9.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.269     9.992 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.364    12.356    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.053    12.409 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           6.726    19.135    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X9Y40          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    19.405    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216    19.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.800    23.421    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.042    23.463 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.710    24.173    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y40          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.370    24.543    
                         clock uncertainty           -0.035    24.508    
    SLICE_X9Y40          LDCE (Recov_ldce_G_CLR)     -0.255    24.253    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         24.253    
                         arrival time                         -19.135    
  -------------------------------------------------------------------
                         slack                                  5.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.553ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.518ns  (logic 0.028ns (0.620%)  route 4.490ns (99.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 10.294 - 5.000 ) 
    Source Clock Delay      (SCD):    1.885ns = ( 6.885 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     6.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.100     6.885 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.070     7.955    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.028     7.983 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.419    11.403    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X9Y40          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.541     9.837    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.035     9.872 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.422    10.294    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y40          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.411     9.883    
                         clock uncertainty            0.035     9.918    
    SLICE_X9Y40          LDCE (Remov_ldce_G_CLR)     -0.069     9.849    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -9.849    
                         arrival time                          11.403    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             2.128ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.680ns  (logic 0.028ns (0.493%)  route 5.652ns (99.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 10.882 - 5.000 ) 
    Source Clock Delay      (SCD):    1.885ns = ( 6.885 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     6.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.100     6.885 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.016     7.901    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y43         LUT3 (Prop_lut3_I2_O)        0.028     7.929 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           4.636    12.565    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X11Y44         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.227    10.524    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.035    10.559 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.324    10.882    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X11Y44         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.411    10.471    
                         clock uncertainty            0.035    10.507    
    SLICE_X11Y44         LDCE (Remov_ldce_G_CLR)     -0.069    10.438    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -10.438    
                         arrival time                          12.565    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             3.872ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.617ns  (logic 0.028ns (0.606%)  route 4.589ns (99.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.779ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 8.076 - 5.000 ) 
    Source Clock Delay      (SCD):    1.885ns = ( 6.885 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     6.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.100     6.885 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.726     7.611    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y41         LUT3 (Prop_lut3_I2_O)        0.028     7.639 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.864    11.502    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.538     7.834    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y41         LUT3 (Prop_lut3_I1_O)        0.035     7.869 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.207     8.076    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.411     7.664    
                         clock uncertainty            0.035     7.700    
    SLICE_X11Y39         LDCE (Remov_ldce_G_CLR)     -0.069     7.631    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.631    
                         arrival time                          11.502    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             4.549ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.477ns  (logic 0.028ns (0.511%)  route 5.449ns (99.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 8.258 - 5.000 ) 
    Source Clock Delay      (SCD):    1.885ns = ( 6.885 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     6.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.100     6.885 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.061     7.946    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.028     7.974 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.388    12.362    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.718     8.015    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.035     8.050 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.208     8.258    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.411     7.847    
                         clock uncertainty            0.035     7.882    
    SLICE_X9Y43          LDCE (Remov_ldce_G_CLR)     -0.069     7.813    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.813    
                         arrival time                          12.362    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.549ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.477ns  (logic 0.028ns (0.511%)  route 5.449ns (99.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 8.258 - 5.000 ) 
    Source Clock Delay      (SCD):    1.885ns = ( 6.885 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     6.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.100     6.885 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.061     7.946    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.028     7.974 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.388    12.362    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.718     8.015    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.035     8.050 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.208     8.258    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.411     7.847    
                         clock uncertainty            0.035     7.882    
    SLICE_X9Y43          LDCE (Remov_ldce_G_CLR)     -0.069     7.813    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.813    
                         arrival time                          12.362    
  -------------------------------------------------------------------
                         slack                                  4.549    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            2  Failing Endpoints,  Worst Slack       -6.838ns,  Total Violation      -13.167ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.838ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        17.027ns  (logic 0.361ns (2.120%)  route 16.666ns (97.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.997ns = ( 14.997 - 5.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           7.844    12.875    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X11Y43         LUT3 (Prop_lut3_I1_O)        0.053    12.928 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           8.822    21.749    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X11Y44         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216     9.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.821    14.442    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.042    14.484 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.513    14.997    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X11Y44         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X11Y44         LDCE (Recov_ldce_G_CLR)     -0.255    14.911    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -21.749    
  -------------------------------------------------------------------
                         slack                                 -6.838    

Slack (VIOLATED) :        -6.329ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        15.693ns  (logic 0.361ns (2.300%)  route 15.332ns (97.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.173ns = ( 14.173 - 5.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           8.606    13.636    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.053    13.689 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           6.726    20.416    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X9Y40          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216     9.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.800    13.421    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.042    13.463 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.710    14.173    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y40          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    14.377    
                         clock uncertainty           -0.035    14.342    
    SLICE_X9Y40          LDCE (Recov_ldce_G_CLR)     -0.255    14.087    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         14.087    
                         arrival time                         -20.416    
  -------------------------------------------------------------------
                         slack                                 -6.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.858ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        7.186ns  (logic 0.146ns (2.032%)  route 7.040ns (97.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 10.294 - 5.000 ) 
    Source Clock Delay      (SCD):    1.785ns = ( 11.785 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684    11.785    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118    11.903 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           3.621    15.524    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.028    15.552 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.419    18.971    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X9Y40          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.541     9.837    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.035     9.872 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.422    10.294    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y40          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147    10.147    
                         clock uncertainty            0.035    10.182    
    SLICE_X9Y40          LDCE (Remov_ldce_G_CLR)     -0.069    10.113    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                        -10.113    
                         arrival time                          18.971    
  -------------------------------------------------------------------
                         slack                                  8.858    

Slack (MET) :             9.624ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        8.540ns  (logic 0.146ns (1.710%)  route 8.394ns (98.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 10.882 - 5.000 ) 
    Source Clock Delay      (SCD):    1.785ns = ( 11.785 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684    11.785    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118    11.903 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           3.758    15.661    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X11Y43         LUT3 (Prop_lut3_I1_O)        0.028    15.689 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           4.636    20.325    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X11Y44         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.227    10.524    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.035    10.559 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.324    10.882    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X11Y44         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147    10.735    
                         clock uncertainty            0.035    10.771    
    SLICE_X11Y44         LDCE (Remov_ldce_G_CLR)     -0.069    10.702    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -10.702    
                         arrival time                          20.325    
  -------------------------------------------------------------------
                         slack                                  9.624    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            3  Failing Endpoints,  Worst Slack       -2.182ns,  Total Violation       -5.226ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.938ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.182ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.724ns  (logic 0.053ns (0.494%)  route 10.671ns (99.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.129ns = ( 21.129 - 15.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.825    14.326    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.053    14.379 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           8.846    23.225    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    19.405    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216    19.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.107    20.729    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.042    20.771 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.358    21.129    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    21.333    
                         clock uncertainty           -0.035    21.298    
    SLICE_X9Y43          LDCE (Recov_ldce_G_CLR)     -0.255    21.043    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         21.043    
                         arrival time                         -23.225    
  -------------------------------------------------------------------
                         slack                                 -2.182    

Slack (VIOLATED) :        -2.182ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.724ns  (logic 0.053ns (0.494%)  route 10.671ns (99.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.129ns = ( 21.129 - 15.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.825    14.326    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.053    14.379 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           8.846    23.225    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    19.405    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216    19.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.107    20.729    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.042    20.771 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.358    21.129    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    21.333    
                         clock uncertainty           -0.035    21.298    
    SLICE_X9Y43          LDCE (Recov_ldce_G_CLR)     -0.255    21.043    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         21.043    
                         arrival time                         -23.225    
  -------------------------------------------------------------------
                         slack                                 -2.182    

Slack (VIOLATED) :        -0.862ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        9.119ns  (logic 0.053ns (0.581%)  route 9.066ns (99.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.844ns = ( 20.844 - 15.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.619    14.120    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.053    14.173 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           7.448    21.620    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    19.405    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216    19.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.828    20.449    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y41         LUT3 (Prop_lut3_I1_O)        0.042    20.491 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.354    20.844    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    21.049    
                         clock uncertainty           -0.035    21.013    
    SLICE_X11Y39         LDCE (Recov_ldce_G_CLR)     -0.255    20.758    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         20.758    
                         arrival time                         -21.620    
  -------------------------------------------------------------------
                         slack                                 -0.862    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.597ns  (logic 0.053ns (0.500%)  route 10.544ns (99.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.997ns = ( 24.997 - 15.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.723    14.224    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.053    14.277 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           8.822    23.099    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X11Y44         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    19.405    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216    19.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.821    24.442    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.042    24.484 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.513    24.997    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X11Y44         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    25.201    
                         clock uncertainty           -0.035    25.166    
    SLICE_X11Y44         LDCE (Recov_ldce_G_CLR)     -0.255    24.911    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         24.911    
                         arrival time                         -23.099    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             3.282ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        8.303ns  (logic 0.053ns (0.638%)  route 8.250ns (99.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.173ns = ( 24.173 - 15.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.524    14.025    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.053    14.078 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           6.726    20.805    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X9Y40          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    19.405    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216    19.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.800    23.421    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.042    23.463 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.710    24.173    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y40          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    24.377    
                         clock uncertainty           -0.035    24.342    
    SLICE_X9Y40          LDCE (Recov_ldce_G_CLR)     -0.255    24.087    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         24.087    
                         arrival time                         -20.805    
  -------------------------------------------------------------------
                         slack                                  3.282    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.140ns  (logic 0.000ns (0.000%)  route 5.140ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 21.135 - 15.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         5.140    17.641    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    19.405    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216    19.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.986    20.607    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.042    20.649 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.486    21.135    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.204    21.340    
                         clock uncertainty           -0.035    21.304    
    SLICE_X11Y41         LDCE (Recov_ldce_G_CLR)     -0.255    21.049    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         21.049    
                         arrival time                         -17.641    
  -------------------------------------------------------------------
                         slack                                  3.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.938ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.172ns  (logic 0.028ns (0.671%)  route 4.144ns (99.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 10.294 - 5.000 ) 
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.725     8.568    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.028     8.596 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.419    12.016    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X9Y40          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.541     9.837    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.035     9.872 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.422    10.294    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y40          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147    10.147    
    SLICE_X9Y40          LDCE (Remov_ldce_G_CLR)     -0.069    10.078    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                        -10.078    
                         arrival time                          12.016    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             2.374ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.579ns  (logic 0.000ns (0.000%)  route 2.579ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 8.264 - 5.000 ) 
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         2.579    10.422    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.632     7.929    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.035     7.964 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.300     8.264    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.147     8.116    
    SLICE_X11Y41         LDCE (Remov_ldce_G_CLR)     -0.069     8.047    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -8.047    
                         arrival time                          10.422    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.707ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.530ns  (logic 0.028ns (0.506%)  route 5.502ns (99.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 10.882 - 5.000 ) 
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.867     8.710    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.028     8.738 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           4.636    13.374    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X11Y44         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.227    10.524    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.035    10.559 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.324    10.882    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X11Y44         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147    10.735    
    SLICE_X11Y44         LDCE (Remov_ldce_G_CLR)     -0.069    10.666    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -10.666    
                         arrival time                          13.374    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             4.698ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.714ns  (logic 0.028ns (0.594%)  route 4.686ns (99.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 8.076 - 5.000 ) 
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.823     8.666    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.028     8.694 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.864    12.557    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.538     7.834    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y41         LUT3 (Prop_lut3_I1_O)        0.035     7.869 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.207     8.076    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     7.928    
    SLICE_X11Y39         LDCE (Remov_ldce_G_CLR)     -0.069     7.859    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.859    
                         arrival time                          12.557    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             5.070ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.269ns  (logic 0.028ns (0.531%)  route 5.241ns (99.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 8.258 - 5.000 ) 
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.853     8.696    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.028     8.724 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.388    13.112    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.718     8.015    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.035     8.050 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.208     8.258    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     8.111    
    SLICE_X9Y43          LDCE (Remov_ldce_G_CLR)     -0.069     8.042    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -8.042    
                         arrival time                          13.112    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.070ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.269ns  (logic 0.028ns (0.531%)  route 5.241ns (99.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 8.258 - 5.000 ) 
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.853     8.696    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.028     8.724 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.388    13.112    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.718     8.015    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.035     8.050 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.208     8.258    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     8.111    
    SLICE_X9Y43          LDCE (Remov_ldce_G_CLR)     -0.069     8.042    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -8.042    
                         arrival time                          13.112    
  -------------------------------------------------------------------
                         slack                                  5.070    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        10.240ns  (logic 0.053ns (0.518%)  route 10.187ns (99.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.863ns = ( 19.863 - 10.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.834     4.712    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.308     5.020 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           6.690    11.709    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.053    11.762 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           3.498    15.260    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X14Y30         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.723    19.863    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y30         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    20.067    
                         clock uncertainty           -0.035    20.031    
    SLICE_X14Y30         FDCE (Recov_fdce_C_CLR)     -0.192    19.839    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.839    
                         arrival time                         -15.260    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             6.530ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] fall@5.000ns)
  Data Path Delay:        0.671ns  (logic 0.035ns (5.217%)  route 0.636ns (94.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 14.503 - 10.000 ) 
    Source Clock Delay      (SCD):    2.312ns = ( 7.312 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.916     7.165    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.147     7.312 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.371     7.682    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.035     7.717 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.265     7.982    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y30         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.685    11.786    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.091    11.877 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.884    13.762    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064    13.826 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.677    14.503    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.147    14.650    
                         clock uncertainty           -0.035    14.614    
    SLICE_X12Y30         FDPE (Recov_fdpe_C_PRE)     -0.102    14.512    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                          -7.982    
  -------------------------------------------------------------------
                         slack                                  6.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] fall@5.000ns)
  Data Path Delay:        1.108ns  (logic 0.042ns (3.791%)  route 1.066ns (96.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.961ns
    Source Clock Delay      (SCD):    4.644ns = ( 9.644 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.723     9.396    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.248     9.644 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.593    10.237    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.042    10.279 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.473    10.752    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y30         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.834    10.961    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.204    10.757    
                         clock uncertainty            0.035    10.792    
    SLICE_X12Y30         FDPE (Remov_fdpe_C_PRE)     -0.124    10.668    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                        -10.668    
                         arrival time                          10.752    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             1.572ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.028ns (0.566%)  route 4.923ns (99.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.474ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.678     1.779    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.118     1.897 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           3.200     5.097    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.028     5.125 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.724     6.849    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X14Y30         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.915     5.474    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y30         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.147     5.327    
    SLICE_X14Y30         FDCE (Remov_fdce_C_CLR)     -0.050     5.277    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -5.277    
                         arrival time                           6.849    
  -------------------------------------------------------------------
                         slack                                  1.572    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.796ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        10.962ns  (logic 0.053ns (0.483%)  route 10.909ns (99.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.864ns = ( 19.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.834     4.712    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.308     5.020 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           7.496    12.515    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X16Y31         LUT3 (Prop_lut3_I1_O)        0.053    12.568 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.413    15.982    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X13Y31         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.724    19.864    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              0.204    20.068    
                         clock uncertainty           -0.035    20.032    
    SLICE_X13Y31         FDCE (Recov_fdce_C_CLR)     -0.255    19.777    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         19.777    
                         arrival time                         -15.982    
  -------------------------------------------------------------------
                         slack                                  3.796    

Slack (MET) :             3.796ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        10.962ns  (logic 0.053ns (0.483%)  route 10.909ns (99.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.864ns = ( 19.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.834     4.712    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.308     5.020 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           7.496    12.515    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X16Y31         LUT3 (Prop_lut3_I1_O)        0.053    12.568 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.413    15.982    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X13Y31         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.724    19.864    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.068    
                         clock uncertainty           -0.035    20.032    
    SLICE_X13Y31         FDCE (Recov_fdce_C_CLR)     -0.255    19.777    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.777    
                         arrival time                         -15.982    
  -------------------------------------------------------------------
                         slack                                  3.796    

Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        0.771ns  (logic 0.035ns (4.537%)  route 0.736ns (95.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 14.503 - 10.000 ) 
    Source Clock Delay      (SCD):    2.312ns = ( 7.312 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.916     7.165    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.147     7.312 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.540     7.851    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.035     7.886 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.197     8.083    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X13Y30         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.685    11.786    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.091    11.877 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.884    13.762    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064    13.826 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.677    14.503    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.147    14.650    
                         clock uncertainty           -0.035    14.614    
    SLICE_X13Y30         FDPE (Recov_fdpe_C_PRE)     -0.095    14.519    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.491ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        0.712ns  (logic 0.035ns (4.918%)  route 0.677ns (95.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 14.505 - 10.000 ) 
    Source Clock Delay      (SCD):    2.312ns = ( 7.312 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.916     7.165    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.147     7.312 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.540     7.851    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.035     7.886 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.137     8.023    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X12Y32         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.685    11.786    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.091    11.877 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.884    13.762    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064    13.826 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.679    14.505    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y32         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism              0.147    14.652    
                         clock uncertainty           -0.035    14.616    
    SLICE_X12Y32         FDPE (Recov_fdpe_C_PRE)     -0.102    14.514    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                  6.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        1.164ns  (logic 0.042ns (3.609%)  route 1.122ns (96.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.964ns
    Source Clock Delay      (SCD):    4.644ns = ( 9.644 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.723     9.396    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.248     9.644 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.877    10.521    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.042    10.563 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.245    10.808    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X12Y32         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.837    10.964    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y32         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.204    10.760    
                         clock uncertainty            0.035    10.795    
    SLICE_X12Y32         FDPE (Remov_fdpe_C_PRE)     -0.124    10.671    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                        -10.671    
                         arrival time                          10.808    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        1.256ns  (logic 0.042ns (3.343%)  route 1.214ns (96.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.961ns
    Source Clock Delay      (SCD):    4.644ns = ( 9.644 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.723     9.396    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.248     9.644 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.877    10.521    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.042    10.563 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.338    10.901    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X13Y30         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.834    10.961    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.204    10.757    
                         clock uncertainty            0.035    10.792    
    SLICE_X13Y30         FDPE (Remov_fdpe_C_PRE)     -0.155    10.637    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                        -10.637    
                         arrival time                          10.901    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             2.006ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 0.028ns (0.522%)  route 5.339ns (99.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.475ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.678     1.779    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.118     1.897 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           3.685     5.582    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X16Y31         LUT3 (Prop_lut3_I1_O)        0.028     5.610 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.654     7.264    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X13Y31         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.916     5.475    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism             -0.147     5.328    
    SLICE_X13Y31         FDCE (Remov_fdce_C_CLR)     -0.069     5.259    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -5.259    
                         arrival time                           7.264    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.006ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 0.028ns (0.522%)  route 5.339ns (99.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.475ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.678     1.779    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.118     1.897 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           3.685     5.582    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X16Y31         LUT3 (Prop_lut3_I1_O)        0.028     5.610 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.654     7.264    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X13Y31         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.916     5.475    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     5.328    
    SLICE_X13Y31         FDCE (Remov_fdce_C_CLR)     -0.069     5.259    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -5.259    
                         arrival time                           7.264    
  -------------------------------------------------------------------
                         slack                                  2.006    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -6.960ns,  Total Violation       -6.960ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.960ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        21.717ns  (logic 0.053ns (0.244%)  route 21.664ns (99.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.863ns = ( 19.863 - 10.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.834     4.712    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.308     5.020 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)          17.686    22.706    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X15Y31         LUT3 (Prop_lut3_I1_O)        0.053    22.759 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           3.978    26.736    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X15Y30         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.723    19.863    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X15Y30         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    20.067    
                         clock uncertainty           -0.035    20.031    
    SLICE_X15Y30         FDCE (Recov_fdce_C_CLR)     -0.255    19.776    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         19.776    
                         arrival time                         -26.736    
  -------------------------------------------------------------------
                         slack                                 -6.960    

Slack (MET) :             5.306ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[9] fall@5.000ns)
  Data Path Delay:        1.896ns  (logic 0.035ns (1.846%)  route 1.861ns (98.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.504ns = ( 14.504 - 10.000 ) 
    Source Clock Delay      (SCD):    2.312ns = ( 7.312 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.916     7.165    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.147     7.312 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.728     9.040    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.035     9.075 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.132     9.207    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X14Y31         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.685    11.786    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.091    11.877 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.884    13.762    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064    13.826 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.678    14.504    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y31         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.147    14.651    
                         clock uncertainty           -0.035    14.615    
    SLICE_X14Y31         FDPE (Recov_fdpe_C_PRE)     -0.102    14.513    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  5.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.950ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[9] fall@5.000ns)
  Data Path Delay:        2.975ns  (logic 0.042ns (1.412%)  route 2.933ns (98.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.962ns
    Source Clock Delay      (SCD):    4.644ns = ( 9.644 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.723     9.396    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.248     9.644 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.669    12.314    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.042    12.356 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.263    12.619    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X14Y31         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.835    10.962    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y31         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.204    10.758    
                         clock uncertainty            0.035    10.793    
    SLICE_X14Y31         FDPE (Remov_fdpe_C_PRE)     -0.124    10.669    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                        -10.669    
                         arrival time                          12.619    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             7.413ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        10.773ns  (logic 0.028ns (0.260%)  route 10.745ns (99.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.474ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.678     1.779    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.118     1.897 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           8.675    10.573    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X15Y31         LUT3 (Prop_lut3_I1_O)        0.028    10.601 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           2.070    12.670    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X15Y30         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.915     5.474    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X15Y30         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism             -0.147     5.327    
    SLICE_X15Y30         FDCE (Remov_fdce_C_CLR)     -0.069     5.258    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -5.258    
                         arrival time                          12.670    
  -------------------------------------------------------------------
                         slack                                  7.413    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -1.667ns,  Total Violation       -1.667ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.667ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        11.461ns  (logic 0.053ns (0.462%)  route 11.408ns (99.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.863ns = ( 19.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns = ( 9.983 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.836     9.714    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.269     9.983 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          7.430    17.413    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.053    17.466 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           3.978    21.443    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X15Y30         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.723    19.863    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X15Y30         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    20.067    
                         clock uncertainty           -0.035    20.031    
    SLICE_X15Y30         FDCE (Recov_fdce_C_CLR)     -0.255    19.776    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         19.776    
                         arrival time                         -21.443    
  -------------------------------------------------------------------
                         slack                                 -1.667    

Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.983ns  (logic 0.053ns (0.759%)  route 6.930ns (99.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.863ns = ( 19.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns = ( 9.983 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.836     9.714    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.269     9.983 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          6.528    16.510    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.053    16.563 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.402    16.965    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X13Y30         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.723    19.863    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    20.067    
                         clock uncertainty           -0.035    20.031    
    SLICE_X13Y30         FDPE (Recov_fdpe_C_PRE)     -0.217    19.814    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         19.814    
                         arrival time                         -16.965    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.851ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.975ns  (logic 0.053ns (0.760%)  route 6.922ns (99.240%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.868ns = ( 19.868 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns = ( 9.983 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.836     9.714    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.269     9.983 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          6.536    16.519    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.053    16.572 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.386    16.957    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X14Y35         FDPE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.728    19.868    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y35         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism              0.204    20.072    
                         clock uncertainty           -0.035    20.036    
    SLICE_X14Y35         FDPE (Recov_fdpe_C_PRE)     -0.228    19.808    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         19.808    
                         arrival time                         -16.957    
  -------------------------------------------------------------------
                         slack                                  2.851    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.871ns  (logic 0.053ns (0.771%)  route 6.818ns (99.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.866ns = ( 19.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns = ( 9.983 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.836     9.714    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.269     9.983 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          6.528    16.510    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.053    16.563 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.290    16.853    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X12Y32         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.726    19.866    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y32         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism              0.204    20.070    
                         clock uncertainty           -0.035    20.034    
    SLICE_X12Y32         FDPE (Recov_fdpe_C_PRE)     -0.228    19.806    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         19.806    
                         arrival time                         -16.853    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.408ns  (logic 0.053ns (0.827%)  route 6.355ns (99.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.864ns = ( 19.864 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns = ( 9.983 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.836     9.714    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.269     9.983 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.942    12.924    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X16Y31         LUT3 (Prop_lut3_I2_O)        0.053    12.977 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.413    16.391    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X13Y31         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.724    19.864    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              0.204    20.068    
                         clock uncertainty           -0.035    20.032    
    SLICE_X13Y31         FDCE (Recov_fdce_C_CLR)     -0.255    19.777    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         19.777    
                         arrival time                         -16.391    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.408ns  (logic 0.053ns (0.827%)  route 6.355ns (99.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.864ns = ( 19.864 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns = ( 9.983 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.836     9.714    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.269     9.983 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.942    12.924    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X16Y31         LUT3 (Prop_lut3_I2_O)        0.053    12.977 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.413    16.391    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X13Y31         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.724    19.864    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.068    
                         clock uncertainty           -0.035    20.032    
    SLICE_X13Y31         FDCE (Recov_fdce_C_CLR)     -0.255    19.777    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.777    
                         arrival time                         -16.391    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             4.237ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.009ns  (logic 0.035ns (1.163%)  route 2.974ns (98.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 14.503 - 10.000 ) 
    Source Clock Delay      (SCD):    2.290ns = ( 7.290 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.917     7.166    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.124     7.290 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.980     8.269    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.035     8.304 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.994    10.298    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X14Y30         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.685    11.786    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.091    11.877 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.884    13.762    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064    13.826 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.677    14.503    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y30         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.147    14.650    
                         clock uncertainty           -0.035    14.614    
    SLICE_X14Y30         FDCE (Recov_fdce_C_CLR)     -0.079    14.535    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -10.298    
  -------------------------------------------------------------------
                         slack                                  4.237    

Slack (MET) :             4.690ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.532ns  (logic 0.035ns (1.382%)  route 2.497ns (98.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 14.503 - 10.000 ) 
    Source Clock Delay      (SCD):    2.290ns = ( 7.290 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.917     7.166    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.124     7.290 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.232     9.522    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.035     9.557 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.265     9.822    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y30         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.685    11.786    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.091    11.877 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.884    13.762    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064    13.826 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.677    14.503    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.147    14.650    
                         clock uncertainty           -0.035    14.614    
    SLICE_X12Y30         FDPE (Recov_fdpe_C_PRE)     -0.102    14.512    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  4.690    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.068ns  (logic 0.035ns (1.692%)  route 2.033ns (98.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.504ns = ( 14.504 - 10.000 ) 
    Source Clock Delay      (SCD):    2.290ns = ( 7.290 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.917     7.166    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.124     7.290 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.901     9.191    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y31         LUT3 (Prop_lut3_I1_O)        0.035     9.226 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.132     9.358    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X14Y31         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.685    11.786    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.091    11.877 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.884    13.762    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064    13.826 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.678    14.504    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y31         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.147    14.651    
                         clock uncertainty           -0.035    14.615    
    SLICE_X14Y31         FDPE (Recov_fdpe_C_PRE)     -0.102    14.513    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -9.358    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.590ns  (logic 0.035ns (2.201%)  route 1.555ns (97.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 14.505 - 10.000 ) 
    Source Clock Delay      (SCD):    2.290ns = ( 7.290 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.917     7.166    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.124     7.290 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.243     8.533    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.035     8.568 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.312     8.880    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X13Y32         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.685    11.786    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.091    11.877 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.884    13.762    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064    13.826 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.679    14.505    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
                         clock pessimism              0.147    14.652    
                         clock uncertainty           -0.035    14.616    
    SLICE_X13Y32         FDCE (Recov_fdce_C_CLR)     -0.117    14.499    ADC2/LTC2195_SPI_inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  5.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.126ns  (logic 0.042ns (1.975%)  route 2.084ns (98.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.967ns
    Source Clock Delay      (SCD):    4.614ns = ( 9.614 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725     9.398    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.216     9.614 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.851    11.465    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.042    11.507 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.233    11.740    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X14Y34         FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.840    10.967    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.204    10.763    
                         clock uncertainty            0.035    10.798    
    SLICE_X14Y34         FDCE (Remov_fdce_C_CLR)     -0.115    10.683    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.683    
                         arrival time                          11.740    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.126ns  (logic 0.042ns (1.975%)  route 2.084ns (98.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.967ns
    Source Clock Delay      (SCD):    4.614ns = ( 9.614 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725     9.398    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.216     9.614 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.851    11.465    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.042    11.507 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.233    11.740    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X14Y34         FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.840    10.967    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.204    10.763    
                         clock uncertainty            0.035    10.798    
    SLICE_X14Y34         FDCE (Remov_fdce_C_CLR)     -0.115    10.683    ADC2/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.683    
                         arrival time                          11.740    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.361ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.428ns  (logic 0.042ns (1.730%)  route 2.386ns (98.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.965ns
    Source Clock Delay      (SCD):    4.614ns = ( 9.614 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725     9.398    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.216     9.614 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.851    11.465    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.042    11.507 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.535    12.042    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X14Y33         FDCE                                         f  ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.838    10.965    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.204    10.761    
                         clock uncertainty            0.035    10.796    
    SLICE_X14Y33         FDCE (Remov_fdce_C_CLR)     -0.115    10.681    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                        -10.681    
                         arrival time                          12.042    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.383ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.414ns  (logic 0.042ns (1.740%)  route 2.372ns (98.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.964ns
    Source Clock Delay      (SCD):    4.614ns = ( 9.614 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725     9.398    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.216     9.614 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.851    11.465    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.042    11.507 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.521    12.029    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X13Y32         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.837    10.964    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
                         clock pessimism             -0.204    10.760    
                         clock uncertainty            0.035    10.795    
    SLICE_X13Y32         FDCE (Remov_fdce_C_CLR)     -0.149    10.646    ADC2/LTC2195_SPI_inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                        -10.646    
                         arrival time                          12.029    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.414ns  (logic 0.042ns (1.740%)  route 2.372ns (98.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.964ns
    Source Clock Delay      (SCD):    4.614ns = ( 9.614 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725     9.398    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.216     9.614 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.851    11.465    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.042    11.507 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.521    12.029    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X13Y32         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.837    10.964    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                         clock pessimism             -0.204    10.760    
                         clock uncertainty            0.035    10.795    
    SLICE_X13Y32         FDCE (Remov_fdce_C_CLR)     -0.149    10.646    ADC2/LTC2195_SPI_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.646    
                         arrival time                          12.029    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.414ns  (logic 0.042ns (1.740%)  route 2.372ns (98.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.964ns
    Source Clock Delay      (SCD):    4.614ns = ( 9.614 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725     9.398    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.216     9.614 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.851    11.465    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.042    11.507 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.521    12.029    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X13Y32         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.837    10.964    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.204    10.760    
                         clock uncertainty            0.035    10.795    
    SLICE_X13Y32         FDCE (Remov_fdce_C_CLR)     -0.149    10.646    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                        -10.646    
                         arrival time                          12.029    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.414ns  (logic 0.042ns (1.740%)  route 2.372ns (98.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.964ns
    Source Clock Delay      (SCD):    4.614ns = ( 9.614 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725     9.398    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.216     9.614 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.851    11.465    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.042    11.507 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.521    12.029    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X13Y32         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.837    10.964    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                         clock pessimism             -0.204    10.760    
                         clock uncertainty            0.035    10.795    
    SLICE_X13Y32         FDCE (Remov_fdce_C_CLR)     -0.149    10.646    ADC2/LTC2195_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                        -10.646    
                         arrival time                          12.029    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.414ns  (logic 0.042ns (1.740%)  route 2.372ns (98.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.964ns
    Source Clock Delay      (SCD):    4.614ns = ( 9.614 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725     9.398    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.216     9.614 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.851    11.465    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.042    11.507 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.521    12.029    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X13Y32         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.837    10.964    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                         clock pessimism             -0.204    10.760    
                         clock uncertainty            0.035    10.795    
    SLICE_X13Y32         FDCE (Remov_fdce_C_CLR)     -0.149    10.646    ADC2/LTC2195_SPI_inst/data_out_reg_c_0
  -------------------------------------------------------------------
                         required time                        -10.646    
                         arrival time                          12.029    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.414ns  (logic 0.042ns (1.740%)  route 2.372ns (98.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.964ns
    Source Clock Delay      (SCD):    4.614ns = ( 9.614 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725     9.398    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.216     9.614 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.851    11.465    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.042    11.507 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.521    12.029    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X13Y32         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.837    10.964    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
                         clock pessimism             -0.204    10.760    
                         clock uncertainty            0.035    10.795    
    SLICE_X13Y32         FDCE (Remov_fdce_C_CLR)     -0.149    10.646    ADC2/LTC2195_SPI_inst/data_out_reg_c_1
  -------------------------------------------------------------------
                         required time                        -10.646    
                         arrival time                          12.029    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.414ns  (logic 0.042ns (1.740%)  route 2.372ns (98.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.964ns
    Source Clock Delay      (SCD):    4.614ns = ( 9.614 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725     9.398    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.216     9.614 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.851    11.465    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.042    11.507 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.521    12.029    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X13Y32         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.837    10.964    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
                         clock pessimism             -0.204    10.760    
                         clock uncertainty            0.035    10.795    
    SLICE_X13Y32         FDCE (Remov_fdce_C_CLR)     -0.149    10.646    ADC2/LTC2195_SPI_inst/data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                        -10.646    
                         arrival time                          12.029    
  -------------------------------------------------------------------
                         slack                                  1.383    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -1.804ns,  Total Violation       -1.804ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.584ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.804ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        9.080ns  (logic 0.053ns (0.584%)  route 9.027ns (99.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.863ns = ( 19.863 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         5.049    17.550    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.053    17.603 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           3.978    21.581    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X15Y30         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.723    19.863    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X15Y30         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    20.067    
                         clock uncertainty           -0.035    20.031    
    SLICE_X15Y30         FDCE (Recov_fdce_C_CLR)     -0.255    19.776    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         19.776    
                         arrival time                         -21.581    
  -------------------------------------------------------------------
                         slack                                 -1.804    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.399ns  (logic 0.053ns (0.982%)  route 5.346ns (99.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.863ns = ( 19.863 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.849    14.350    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.053    14.403 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           3.498    17.901    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X14Y30         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.723    19.863    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y30         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    20.067    
                         clock uncertainty           -0.035    20.031    
    SLICE_X14Y30         FDCE (Recov_fdce_C_CLR)     -0.192    19.839    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.839    
                         arrival time                         -17.901    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.039ns  (logic 0.053ns (1.052%)  route 4.986ns (98.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.864ns = ( 19.864 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.573    14.074    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X16Y31         LUT3 (Prop_lut3_I0_O)        0.053    14.127 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.413    17.541    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X13Y31         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.724    19.864    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              0.204    20.068    
                         clock uncertainty           -0.035    20.032    
    SLICE_X13Y31         FDCE (Recov_fdce_C_CLR)     -0.255    19.777    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         19.777    
                         arrival time                         -17.541    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.039ns  (logic 0.053ns (1.052%)  route 4.986ns (98.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.864ns = ( 19.864 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.573    14.074    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X16Y31         LUT3 (Prop_lut3_I0_O)        0.053    14.127 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.413    17.541    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X13Y31         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.724    19.864    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.068    
                         clock uncertainty           -0.035    20.032    
    SLICE_X13Y31         FDCE (Recov_fdce_C_CLR)     -0.255    19.777    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.777    
                         arrival time                         -17.541    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.848ns  (logic 0.053ns (1.093%)  route 4.795ns (98.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.866ns = ( 19.866 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         4.173    16.674    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X15Y33         LUT2 (Prop_lut2_I0_O)        0.053    16.727 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.622    17.349    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X13Y32         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.726    19.866    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
                         clock pessimism              0.204    20.070    
                         clock uncertainty           -0.035    20.034    
    SLICE_X13Y32         FDCE (Recov_fdce_C_CLR)     -0.255    19.779    ADC2/LTC2195_SPI_inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         19.779    
                         arrival time                         -17.349    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.848ns  (logic 0.053ns (1.093%)  route 4.795ns (98.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.866ns = ( 19.866 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         4.173    16.674    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X15Y33         LUT2 (Prop_lut2_I0_O)        0.053    16.727 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.622    17.349    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X13Y32         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.726    19.866    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                         clock pessimism              0.204    20.070    
                         clock uncertainty           -0.035    20.034    
    SLICE_X13Y32         FDCE (Recov_fdce_C_CLR)     -0.255    19.779    ADC2/LTC2195_SPI_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         19.779    
                         arrival time                         -17.349    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.848ns  (logic 0.053ns (1.093%)  route 4.795ns (98.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.866ns = ( 19.866 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         4.173    16.674    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X15Y33         LUT2 (Prop_lut2_I0_O)        0.053    16.727 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.622    17.349    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X13Y32         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.726    19.866    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism              0.204    20.070    
                         clock uncertainty           -0.035    20.034    
    SLICE_X13Y32         FDCE (Recov_fdce_C_CLR)     -0.255    19.779    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         19.779    
                         arrival time                         -17.349    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.848ns  (logic 0.053ns (1.093%)  route 4.795ns (98.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.866ns = ( 19.866 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         4.173    16.674    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X15Y33         LUT2 (Prop_lut2_I0_O)        0.053    16.727 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.622    17.349    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X13Y32         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.726    19.866    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                         clock pessimism              0.204    20.070    
                         clock uncertainty           -0.035    20.034    
    SLICE_X13Y32         FDCE (Recov_fdce_C_CLR)     -0.255    19.779    ADC2/LTC2195_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         19.779    
                         arrival time                         -17.349    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.848ns  (logic 0.053ns (1.093%)  route 4.795ns (98.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.866ns = ( 19.866 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         4.173    16.674    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X15Y33         LUT2 (Prop_lut2_I0_O)        0.053    16.727 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.622    17.349    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X13Y32         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.726    19.866    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                         clock pessimism              0.204    20.070    
                         clock uncertainty           -0.035    20.034    
    SLICE_X13Y32         FDCE (Recov_fdce_C_CLR)     -0.255    19.779    ADC2/LTC2195_SPI_inst/data_out_reg_c_0
  -------------------------------------------------------------------
                         required time                         19.779    
                         arrival time                         -17.349    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.848ns  (logic 0.053ns (1.093%)  route 4.795ns (98.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.866ns = ( 19.866 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         4.173    16.674    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X15Y33         LUT2 (Prop_lut2_I0_O)        0.053    16.727 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.622    17.349    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X13Y32         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.197    14.602 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.340    17.943    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    18.140 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.726    19.866    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y32         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
                         clock pessimism              0.204    20.070    
                         clock uncertainty           -0.035    20.034    
    SLICE_X13Y32         FDCE (Recov_fdce_C_CLR)     -0.255    19.779    ADC2/LTC2195_SPI_inst/data_out_reg_c_1
  -------------------------------------------------------------------
                         required time                         19.779    
                         arrival time                         -17.349    
  -------------------------------------------------------------------
                         slack                                  2.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.584ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.028ns (0.697%)  route 3.988ns (99.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.474ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         3.765     6.609    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.028     6.637 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.222     6.859    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y30         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.915     5.474    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     5.327    
    SLICE_X12Y30         FDPE (Remov_fdpe_C_PRE)     -0.052     5.275    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -5.275    
                         arrival time                           6.859    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.784ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.028ns (0.664%)  route 4.189ns (99.336%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.475ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         4.075     6.919    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.028     6.947 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.113     7.060    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X14Y31         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.916     5.475    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y31         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.147     5.328    
    SLICE_X14Y31         FDPE (Remov_fdpe_C_PRE)     -0.052     5.276    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -5.276    
                         arrival time                           7.060    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.788ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.028ns (0.663%)  route 4.197ns (99.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.479ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         4.046     6.889    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.028     6.917 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.151     7.068    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X14Y35         FDPE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.920     5.479    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X14Y35         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     5.332    
    SLICE_X14Y35         FDPE (Remov_fdpe_C_PRE)     -0.052     5.280    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -5.280    
                         arrival time                           7.068    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.879ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 0.028ns (0.649%)  route 4.284ns (99.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.476ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         4.165     7.009    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.028     7.037 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.119     7.155    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X12Y32         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.917     5.476    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y32         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.147     5.329    
    SLICE_X12Y32         FDPE (Remov_fdpe_C_PRE)     -0.052     5.277    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -5.277    
                         arrival time                           7.155    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.948ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.720ns  (logic 0.000ns (0.000%)  route 0.720ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        3.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.967ns
    Source Clock Delay      (SCD):    6.877ns = ( 11.877 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    11.661    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    11.877 f  rst_in_reg/Q
                         net (fo=176, routed)         0.720    12.597    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X13Y34         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.840    10.967    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.204    10.763    
                         clock uncertainty            0.035    10.798    
    SLICE_X13Y34         FDCE (Remov_fdce_C_CLR)     -0.149    10.649    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                        -10.649    
                         arrival time                          12.597    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.948ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.720ns  (logic 0.000ns (0.000%)  route 0.720ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        3.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.967ns
    Source Clock Delay      (SCD):    6.877ns = ( 11.877 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    11.661    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    11.877 f  rst_in_reg/Q
                         net (fo=176, routed)         0.720    12.597    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X13Y34         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.840    10.967    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.204    10.763    
                         clock uncertainty            0.035    10.798    
    SLICE_X13Y34         FDCE (Remov_fdce_C_CLR)     -0.149    10.649    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                        -10.649    
                         arrival time                          12.597    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.948ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.720ns  (logic 0.000ns (0.000%)  route 0.720ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        3.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.967ns
    Source Clock Delay      (SCD):    6.877ns = ( 11.877 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    11.661    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    11.877 f  rst_in_reg/Q
                         net (fo=176, routed)         0.720    12.597    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X13Y34         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.840    10.967    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.204    10.763    
                         clock uncertainty            0.035    10.798    
    SLICE_X13Y34         FDCE (Remov_fdce_C_CLR)     -0.149    10.649    ADC2/LTC2195_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.649    
                         arrival time                          12.597    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.948ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.720ns  (logic 0.000ns (0.000%)  route 0.720ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        3.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.967ns
    Source Clock Delay      (SCD):    6.877ns = ( 11.877 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    11.661    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    11.877 f  rst_in_reg/Q
                         net (fo=176, routed)         0.720    12.597    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X13Y34         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.840    10.967    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y34         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
                         clock pessimism             -0.204    10.763    
                         clock uncertainty            0.035    10.798    
    SLICE_X13Y34         FDCE (Remov_fdce_C_CLR)     -0.149    10.649    ADC2/LTC2195_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                        -10.649    
                         arrival time                          12.597    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.952ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.028ns (0.642%)  route 4.335ns (99.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.474ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     2.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     2.843 r  rst_in_reg/Q
                         net (fo=176, routed)         4.165     7.009    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.028     7.037 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.170     7.206    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X13Y30         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.113     2.287 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.195     4.482    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.559 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.915     5.474    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X13Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     5.327    
    SLICE_X13Y30         FDPE (Remov_fdpe_C_PRE)     -0.072     5.255    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -5.255    
                         arrival time                           7.206    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             2.021ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.827ns  (logic 0.000ns (0.000%)  route 0.827ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        3.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.968ns
    Source Clock Delay      (SCD):    6.877ns = ( 11.877 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    11.661    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    11.877 f  rst_in_reg/Q
                         net (fo=176, routed)         0.827    12.705    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y35         FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.846     4.724    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.246     4.970 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.932     8.902    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     9.127 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.841    10.968    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y35         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism             -0.204    10.764    
                         clock uncertainty            0.035    10.799    
    SLICE_X12Y35         FDCE (Remov_fdce_C_CLR)     -0.115    10.684    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                        -10.684    
                         arrival time                          12.705    
  -------------------------------------------------------------------
                         slack                                  2.021    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/spi_data[7]

Setup :            1  Failing Endpoint ,  Worst Slack      -10.341ns,  Total Violation      -10.341ns
Hold  :            0  Failing Endpoints,  Worst Slack       12.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.341ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[7] fall@5.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        16.063ns  (logic 0.053ns (0.330%)  route 16.010ns (99.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.593ns = ( 10.593 - 5.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.834     4.712    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.308     5.020 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           6.690    11.709    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.053    11.762 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           9.320    21.082    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.723     9.396    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.248     9.644 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.593    10.237    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.042    10.279 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.314    10.593    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.375    10.968    
                         clock uncertainty           -0.035    10.933    
    SLICE_X12Y29         LDCE (Recov_ldce_G_CLR)     -0.192    10.741    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         10.741    
                         arrival time                         -21.082    
  -------------------------------------------------------------------
                         slack                                -10.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.180ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[7] fall@5.000ns - ADC2/spi_data[7] rise@10.000ns)
  Data Path Delay:        7.764ns  (logic 0.028ns (0.361%)  route 7.736ns (99.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 7.909 - 5.000 ) 
    Source Clock Delay      (SCD):    1.897ns = ( 11.897 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.678    11.779    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.118    11.897 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           3.200    15.097    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.028    15.125 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           4.536    19.661    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.916     7.165    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.147     7.312 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.371     7.682    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.035     7.717 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.192     7.909    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.414     7.495    
                         clock uncertainty            0.035     7.531    
    SLICE_X12Y29         LDCE (Remov_ldce_G_CLR)     -0.050     7.481    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.481    
                         arrival time                          19.661    
  -------------------------------------------------------------------
                         slack                                 12.180    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_data[7]

Setup :            1  Failing Endpoint ,  Worst Slack       -0.579ns,  Total Violation       -0.579ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.579ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[7] fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        11.167ns  (logic 0.053ns (0.475%)  route 11.114ns (99.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.593ns = ( 20.593 - 15.000 ) 
    Source Clock Delay      (SCD):    4.983ns = ( 9.983 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.836     9.714    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.269     9.983 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.794    11.776    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.053    11.829 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           9.320    21.149    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.723    19.396    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.248    19.644 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.593    20.237    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.042    20.279 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.314    20.593    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    20.797    
                         clock uncertainty           -0.035    20.762    
    SLICE_X12Y29         LDCE (Recov_ldce_G_CLR)     -0.192    20.570    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.570    
                         arrival time                         -21.149    
  -------------------------------------------------------------------
                         slack                                 -0.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.560ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[7] fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.392ns  (logic 0.028ns (0.519%)  route 5.364ns (99.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 7.909 - 5.000 ) 
    Source Clock Delay      (SCD):    1.880ns = ( 6.880 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.679     6.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.100     6.880 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.828     7.708    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.028     7.736 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           4.536    12.272    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.916     7.165    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.147     7.312 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.371     7.682    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.035     7.717 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.192     7.909    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.762    
    SLICE_X12Y29         LDCE (Remov_ldce_G_CLR)     -0.050     7.712    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.712    
                         arrival time                          12.272    
  -------------------------------------------------------------------
                         slack                                  4.560    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_data[7]

Setup :            1  Failing Endpoint ,  Worst Slack       -3.153ns,  Total Violation       -3.153ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.619ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.153ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[7] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.222ns  (logic 0.053ns (0.472%)  route 11.169ns (99.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.593ns = ( 20.593 - 15.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.849    14.350    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.053    14.403 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           9.320    23.723    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.723    19.396    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.248    19.644 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.593    20.237    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.042    20.279 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.314    20.593    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    20.797    
                         clock uncertainty           -0.035    20.762    
    SLICE_X12Y29         LDCE (Recov_ldce_G_CLR)     -0.192    20.570    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.570    
                         arrival time                         -23.723    
  -------------------------------------------------------------------
                         slack                                 -3.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.619ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[7] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.488ns  (logic 0.028ns (0.510%)  route 5.460ns (99.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 7.909 - 5.000 ) 
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.924     8.767    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.028     8.795 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           4.536    13.331    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.916     7.165    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.147     7.312 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.371     7.682    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.035     7.717 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.192     7.909    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.762    
    SLICE_X12Y29         LDCE (Remov_ldce_G_CLR)     -0.050     7.712    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.712    
                         arrival time                          13.331    
  -------------------------------------------------------------------
                         slack                                  5.619    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/spi_data[8]

Setup :            1  Failing Endpoint ,  Worst Slack      -10.770ns,  Total Violation      -10.770ns
Hold  :            0  Failing Endpoints,  Worst Slack       12.547ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.770ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[8] fall@5.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        16.915ns  (logic 0.053ns (0.313%)  route 16.862ns (99.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.017ns = ( 11.017 - 5.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.834     4.712    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.308     5.020 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           7.496    12.515    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X16Y31         LUT3 (Prop_lut3_I1_O)        0.053    12.568 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           9.366    21.934    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.723     9.396    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.248     9.644 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.877    10.521    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.042    10.563 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.454    11.017    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.375    11.392    
                         clock uncertainty           -0.035    11.357    
    SLICE_X16Y30         LDCE (Recov_ldce_G_CLR)     -0.192    11.165    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         11.165    
                         arrival time                         -21.934    
  -------------------------------------------------------------------
                         slack                                -10.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.547ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[8] fall@5.000ns - ADC2/spi_data[8] rise@10.000ns)
  Data Path Delay:        8.383ns  (logic 0.028ns (0.334%)  route 8.355ns (99.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.162ns = ( 8.162 - 5.000 ) 
    Source Clock Delay      (SCD):    1.897ns = ( 11.897 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.678    11.779    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.118    11.897 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           3.685    15.582    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X16Y31         LUT3 (Prop_lut3_I1_O)        0.028    15.610 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           4.670    20.280    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.916     7.165    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.147     7.312 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.540     7.851    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.035     7.886 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.276     8.162    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.414     7.748    
                         clock uncertainty            0.035     7.783    
    SLICE_X16Y30         LDCE (Remov_ldce_G_CLR)     -0.050     7.733    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.733    
                         arrival time                          20.280    
  -------------------------------------------------------------------
                         slack                                 12.547    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_data[8]

Setup :            1  Failing Endpoint ,  Worst Slack       -1.350ns,  Total Violation       -1.350ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.350ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[8] fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        12.361ns  (logic 0.053ns (0.429%)  route 12.308ns (99.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.017ns = ( 21.017 - 15.000 ) 
    Source Clock Delay      (SCD):    4.983ns = ( 9.983 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.836     9.714    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.269     9.983 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.942    12.924    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X16Y31         LUT3 (Prop_lut3_I2_O)        0.053    12.977 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           9.366    22.343    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.723    19.396    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.248    19.644 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.877    20.521    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.042    20.563 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.454    21.017    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    21.221    
                         clock uncertainty           -0.035    21.186    
    SLICE_X16Y30         LDCE (Recov_ldce_G_CLR)     -0.192    20.994    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         20.994    
                         arrival time                         -22.343    
  -------------------------------------------------------------------
                         slack                                 -1.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.047ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[8] fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.132ns  (logic 0.028ns (0.457%)  route 6.104ns (99.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.162ns = ( 8.162 - 5.000 ) 
    Source Clock Delay      (SCD):    1.880ns = ( 6.880 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.679     6.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.100     6.880 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.434     8.314    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X16Y31         LUT3 (Prop_lut3_I2_O)        0.028     8.342 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           4.670    13.012    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.916     7.165    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.147     7.312 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.540     7.851    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.035     7.886 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.276     8.162    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     8.015    
    SLICE_X16Y30         LDCE (Remov_ldce_G_CLR)     -0.050     7.965    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.965    
                         arrival time                          13.012    
  -------------------------------------------------------------------
                         slack                                  5.047    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_data[8]

Setup :            1  Failing Endpoint ,  Worst Slack       -2.500ns,  Total Violation       -2.500ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.500ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[8] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.992ns  (logic 0.053ns (0.482%)  route 10.939ns (99.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.017ns = ( 21.017 - 15.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.573    14.074    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X16Y31         LUT3 (Prop_lut3_I0_O)        0.053    14.127 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           9.366    23.493    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.723    19.396    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.248    19.644 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.877    20.521    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.042    20.563 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.454    21.017    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    21.221    
                         clock uncertainty           -0.035    21.186    
    SLICE_X16Y30         LDCE (Recov_ldce_G_CLR)     -0.192    20.994    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         20.994    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                 -2.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.346ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[8] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.468ns  (logic 0.028ns (0.512%)  route 5.440ns (99.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.162ns = ( 8.162 - 5.000 ) 
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.770     8.613    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X16Y31         LUT3 (Prop_lut3_I0_O)        0.028     8.641 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           4.670    13.311    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.916     7.165    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.147     7.312 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.540     7.851    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.035     7.886 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.276     8.162    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     8.015    
    SLICE_X16Y30         LDCE (Remov_ldce_G_CLR)     -0.050     7.965    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.965    
                         arrival time                          13.311    
  -------------------------------------------------------------------
                         slack                                  5.346    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/spi_data[9]

Setup :            1  Failing Endpoint ,  Worst Slack      -18.848ns,  Total Violation      -18.848ns
Hold  :            0  Failing Endpoints,  Worst Slack       16.288ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.848ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[9] fall@5.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        26.770ns  (logic 0.053ns (0.198%)  route 26.717ns (99.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.856ns = ( 12.856 - 5.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.834     4.712    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.308     5.020 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)          17.686    22.706    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X15Y31         LUT3 (Prop_lut3_I1_O)        0.053    22.759 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           9.031    31.790    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.723     9.396    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.248     9.644 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.669    12.314    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.042    12.356 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.501    12.856    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.375    13.232    
                         clock uncertainty           -0.035    13.196    
    SLICE_X15Y31         LDCE (Recov_ldce_G_CLR)     -0.255    12.941    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                         -31.790    
  -------------------------------------------------------------------
                         slack                                -18.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.288ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[9] fall@5.000ns - ADC2/spi_data[9] rise@10.000ns)
  Data Path Delay:        13.292ns  (logic 0.028ns (0.211%)  route 13.264ns (99.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 9.350 - 5.000 ) 
    Source Clock Delay      (SCD):    1.897ns = ( 11.897 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.678    11.779    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.118    11.897 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           8.675    20.573    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X15Y31         LUT3 (Prop_lut3_I1_O)        0.028    20.601 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           4.589    25.189    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.916     7.165    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.147     7.312 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.728     9.040    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.035     9.075 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.275     9.350    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.414     8.935    
                         clock uncertainty            0.035     8.971    
    SLICE_X15Y31         LDCE (Remov_ldce_G_CLR)     -0.069     8.902    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -8.902    
                         arrival time                          25.189    
  -------------------------------------------------------------------
                         slack                                 16.288    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_data[9]

Setup :            1  Failing Endpoint ,  Worst Slack       -3.726ns,  Total Violation       -3.726ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.726ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[9] fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        16.514ns  (logic 0.053ns (0.321%)  route 16.461ns (99.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.856ns = ( 22.856 - 15.000 ) 
    Source Clock Delay      (SCD):    4.983ns = ( 9.983 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.836     9.714    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.269     9.983 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          7.430    17.413    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.053    17.466 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           9.031    26.496    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.723    19.396    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.248    19.644 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.669    22.314    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.042    22.356 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.501    22.856    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    23.061    
                         clock uncertainty           -0.035    23.025    
    SLICE_X15Y31         LDCE (Recov_ldce_G_CLR)     -0.255    22.770    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         22.770    
                         arrival time                         -26.496    
  -------------------------------------------------------------------
                         slack                                 -3.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.043ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[9] fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.296ns  (logic 0.028ns (0.338%)  route 8.268ns (99.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 9.350 - 5.000 ) 
    Source Clock Delay      (SCD):    1.880ns = ( 6.880 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.679     6.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.100     6.880 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.679    10.559    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.028    10.587 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           4.589    15.176    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.916     7.165    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.147     7.312 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.728     9.040    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.035     9.075 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.275     9.350    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     9.202    
    SLICE_X15Y31         LDCE (Remov_ldce_G_CLR)     -0.069     9.133    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -9.133    
                         arrival time                          15.176    
  -------------------------------------------------------------------
                         slack                                  6.043    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_data[9]

Setup :            1  Failing Endpoint ,  Worst Slack       -3.864ns,  Total Violation       -3.864ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.807ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.864ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[9] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        14.133ns  (logic 0.053ns (0.375%)  route 14.080ns (99.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.856ns = ( 22.856 - 15.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         5.049    17.550    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.053    17.603 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           9.031    26.634    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.723    19.396    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.248    19.644 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.669    22.314    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.042    22.356 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.501    22.856    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    23.061    
                         clock uncertainty           -0.035    23.025    
    SLICE_X15Y31         LDCE (Recov_ldce_G_CLR)     -0.255    22.770    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         22.770    
                         arrival time                         -26.634    
  -------------------------------------------------------------------
                         slack                                 -3.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.807ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[9] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        7.098ns  (logic 0.028ns (0.394%)  route 7.070ns (99.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 9.350 - 5.000 ) 
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         2.481    10.324    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.028    10.352 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           4.589    14.941    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.916     7.165    ADC2/clk_in
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.147     7.312 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.728     9.040    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.035     9.075 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.275     9.350    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     9.202    
    SLICE_X15Y31         LDCE (Remov_ldce_G_CLR)     -0.069     9.133    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -9.133    
                         arrival time                          14.941    
  -------------------------------------------------------------------
                         slack                                  5.807    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -7.834ns,  Total Violation       -7.834ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.834ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        16.063ns  (logic 0.053ns (0.330%)  route 16.010ns (99.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.271ns = ( 13.271 - 5.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.834     4.712    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.308     5.020 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           6.690    11.709    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.053    11.762 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           9.320    21.082    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725     9.398    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.216     9.614 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.300    12.915    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.042    12.957 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.314    13.271    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    13.475    
                         clock uncertainty           -0.035    13.440    
    SLICE_X12Y29         LDCE (Recov_ldce_G_CLR)     -0.192    13.248    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         13.248    
                         arrival time                         -21.082    
  -------------------------------------------------------------------
                         slack                                 -7.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.074ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[7] rise@10.000ns)
  Data Path Delay:        7.764ns  (logic 0.028ns (0.361%)  route 7.736ns (99.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns = ( 9.749 - 5.000 ) 
    Source Clock Delay      (SCD):    1.897ns = ( 11.897 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.678    11.779    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.118    11.897 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           3.200    15.097    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.028    15.125 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           4.536    19.661    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.917     7.166    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.124     7.290 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.232     9.522    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.035     9.557 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.192     9.749    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     9.602    
                         clock uncertainty            0.035     9.637    
    SLICE_X12Y29         LDCE (Remov_ldce_G_CLR)     -0.050     9.587    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -9.587    
                         arrival time                          19.661    
  -------------------------------------------------------------------
                         slack                                 10.074    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -6.312ns,  Total Violation       -6.312ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.312ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        16.915ns  (logic 0.053ns (0.313%)  route 16.862ns (99.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.646ns = ( 15.646 - 5.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.834     4.712    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.308     5.020 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           7.496    12.515    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X16Y31         LUT3 (Prop_lut3_I1_O)        0.053    12.568 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           9.366    21.934    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725     9.398    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.216     9.614 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          5.536    15.150    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.042    15.192 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.454    15.646    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    15.850    
                         clock uncertainty           -0.035    15.815    
    SLICE_X16Y30         LDCE (Recov_ldce_G_CLR)     -0.192    15.623    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         15.623    
                         arrival time                         -21.934    
  -------------------------------------------------------------------
                         slack                                 -6.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.075ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[8] rise@10.000ns)
  Data Path Delay:        8.383ns  (logic 0.028ns (0.334%)  route 8.355ns (99.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.367ns = ( 11.367 - 5.000 ) 
    Source Clock Delay      (SCD):    1.897ns = ( 11.897 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.678    11.779    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.118    11.897 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           3.685    15.582    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X16Y31         LUT3 (Prop_lut3_I1_O)        0.028    15.610 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           4.670    20.280    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.917     7.166    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.124     7.290 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.767    11.056    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.035    11.091 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.276    11.367    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147    11.220    
                         clock uncertainty            0.035    11.255    
    SLICE_X16Y30         LDCE (Remov_ldce_G_CLR)     -0.050    11.205    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -11.205    
                         arrival time                          20.280    
  -------------------------------------------------------------------
                         slack                                  9.075    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack      -18.928ns,  Total Violation      -18.928ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.928ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        26.770ns  (logic 0.053ns (0.198%)  route 26.717ns (99.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.947ns = ( 12.947 - 5.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.834     4.712    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.308     5.020 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)          17.686    22.706    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X15Y31         LUT3 (Prop_lut3_I1_O)        0.053    22.759 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           9.031    31.790    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725     9.398    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.216     9.614 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.790    12.404    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y31         LUT3 (Prop_lut3_I1_O)        0.042    12.446 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.501    12.947    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    13.151    
                         clock uncertainty           -0.035    13.116    
    SLICE_X15Y31         LDCE (Recov_ldce_G_CLR)     -0.255    12.861    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         12.861    
                         arrival time                         -31.790    
  -------------------------------------------------------------------
                         slack                                -18.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.870ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[9] rise@10.000ns)
  Data Path Delay:        13.292ns  (logic 0.028ns (0.211%)  route 13.264ns (99.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 9.500 - 5.000 ) 
    Source Clock Delay      (SCD):    1.897ns = ( 11.897 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.678    11.779    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.118    11.897 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           8.675    20.573    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X15Y31         LUT3 (Prop_lut3_I1_O)        0.028    20.601 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           4.589    25.189    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.917     7.166    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.124     7.290 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.901     9.191    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y31         LUT3 (Prop_lut3_I1_O)        0.035     9.226 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.275     9.500    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     9.353    
                         clock uncertainty            0.035     9.388    
    SLICE_X15Y31         LDCE (Remov_ldce_G_CLR)     -0.069     9.319    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -9.319    
                         arrival time                          25.189    
  -------------------------------------------------------------------
                         slack                                 15.870    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.471ns,  Total Violation       -3.471ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.471ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        16.514ns  (logic 0.053ns (0.321%)  route 16.461ns (99.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.947ns = ( 22.947 - 15.000 ) 
    Source Clock Delay      (SCD):    4.983ns = ( 9.983 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.836     9.714    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.269     9.983 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          7.430    17.413    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.053    17.466 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           9.031    26.496    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725    19.398    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.216    19.614 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.790    22.404    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y31         LUT3 (Prop_lut3_I1_O)        0.042    22.446 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.501    22.947    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.368    23.315    
                         clock uncertainty           -0.035    23.280    
    SLICE_X15Y31         LDCE (Recov_ldce_G_CLR)     -0.255    23.025    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         23.025    
                         arrival time                         -26.496    
  -------------------------------------------------------------------
                         slack                                 -3.471    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        11.167ns  (logic 0.053ns (0.475%)  route 11.114ns (99.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.271ns = ( 23.271 - 15.000 ) 
    Source Clock Delay      (SCD):    4.983ns = ( 9.983 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.836     9.714    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.269     9.983 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.794    11.776    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.053    11.829 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           9.320    21.149    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725    19.398    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.216    19.614 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.300    22.915    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.042    22.957 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.314    23.271    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.368    23.639    
                         clock uncertainty           -0.035    23.604    
    SLICE_X12Y29         LDCE (Recov_ldce_G_CLR)     -0.192    23.412    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         23.412    
                         arrival time                         -21.149    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        12.361ns  (logic 0.053ns (0.429%)  route 12.308ns (99.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.646ns = ( 25.646 - 15.000 ) 
    Source Clock Delay      (SCD):    4.983ns = ( 9.983 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.836     9.714    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.269     9.983 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.942    12.924    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X16Y31         LUT3 (Prop_lut3_I2_O)        0.053    12.977 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           9.366    22.343    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725    19.398    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.216    19.614 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          5.536    25.150    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.042    25.192 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.454    25.646    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.368    26.014    
                         clock uncertainty           -0.035    25.979    
    SLICE_X16Y30         LDCE (Recov_ldce_G_CLR)     -0.192    25.787    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         25.787    
                         arrival time                         -22.343    
  -------------------------------------------------------------------
                         slack                                  3.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.069ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.132ns  (logic 0.028ns (0.457%)  route 6.104ns (99.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.367ns = ( 11.367 - 5.000 ) 
    Source Clock Delay      (SCD):    1.880ns = ( 6.880 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.679     6.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.100     6.880 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.434     8.314    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X16Y31         LUT3 (Prop_lut3_I2_O)        0.028     8.342 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           4.670    13.012    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.917     7.166    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.124     7.290 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.767    11.056    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.035    11.091 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.276    11.367    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.409    10.958    
                         clock uncertainty            0.035    10.993    
    SLICE_X16Y30         LDCE (Remov_ldce_G_CLR)     -0.050    10.943    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -10.943    
                         arrival time                          13.012    
  -------------------------------------------------------------------
                         slack                                  2.069    

Slack (MET) :             2.947ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.392ns  (logic 0.028ns (0.519%)  route 5.364ns (99.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns = ( 9.749 - 5.000 ) 
    Source Clock Delay      (SCD):    1.880ns = ( 6.880 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.679     6.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.100     6.880 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.828     7.708    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.028     7.736 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           4.536    12.272    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.917     7.166    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.124     7.290 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.232     9.522    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.035     9.557 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.192     9.749    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.409     9.340    
                         clock uncertainty            0.035     9.375    
    SLICE_X12Y29         LDCE (Remov_ldce_G_CLR)     -0.050     9.325    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -9.325    
                         arrival time                          12.272    
  -------------------------------------------------------------------
                         slack                                  2.947    

Slack (MET) :             6.119ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.296ns  (logic 0.028ns (0.338%)  route 8.268ns (99.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 9.500 - 5.000 ) 
    Source Clock Delay      (SCD):    1.880ns = ( 6.880 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.679     6.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.100     6.880 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.679    10.559    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.028    10.587 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           4.589    15.176    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.917     7.166    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.124     7.290 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.901     9.191    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y31         LUT3 (Prop_lut3_I1_O)        0.035     9.226 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.275     9.500    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.409     9.091    
                         clock uncertainty            0.035     9.126    
    SLICE_X15Y31         LDCE (Remov_ldce_G_CLR)     -0.069     9.057    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -9.057    
                         arrival time                          15.176    
  -------------------------------------------------------------------
                         slack                                  6.119    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            2  Failing Endpoints,  Worst Slack       -3.773ns,  Total Violation       -4.248ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.631ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.773ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        14.133ns  (logic 0.053ns (0.375%)  route 14.080ns (99.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.947ns = ( 22.947 - 15.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         5.049    17.550    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.053    17.603 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           9.031    26.634    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725    19.398    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.216    19.614 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.790    22.404    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y31         LUT3 (Prop_lut3_I1_O)        0.042    22.446 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.501    22.947    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    23.151    
                         clock uncertainty           -0.035    23.116    
    SLICE_X15Y31         LDCE (Recov_ldce_G_CLR)     -0.255    22.861    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         22.861    
                         arrival time                         -26.634    
  -------------------------------------------------------------------
                         slack                                 -3.773    

Slack (VIOLATED) :        -0.475ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.222ns  (logic 0.053ns (0.472%)  route 11.169ns (99.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.271ns = ( 23.271 - 15.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.849    14.350    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.053    14.403 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           9.320    23.723    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725    19.398    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.216    19.614 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.300    22.915    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.042    22.957 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.314    23.271    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    23.475    
                         clock uncertainty           -0.035    23.440    
    SLICE_X12Y29         LDCE (Recov_ldce_G_CLR)     -0.192    23.248    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         23.248    
                         arrival time                         -23.723    
  -------------------------------------------------------------------
                         slack                                 -0.475    

Slack (MET) :             2.129ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.992ns  (logic 0.053ns (0.482%)  route 10.939ns (99.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.646ns = ( 25.646 - 15.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.573    14.074    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X16Y31         LUT3 (Prop_lut3_I0_O)        0.053    14.127 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           9.366    23.493    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725    19.398    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.216    19.614 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          5.536    25.150    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.042    25.192 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.454    25.646    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    25.850    
                         clock uncertainty           -0.035    25.815    
    SLICE_X16Y30         LDCE (Recov_ldce_G_CLR)     -0.192    25.623    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         25.623    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                  2.129    

Slack (MET) :             3.283ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        9.595ns  (logic 0.000ns (0.000%)  route 9.595ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        3.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.465ns = ( 25.465 - 15.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         9.595    22.096    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X13Y35         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725    19.398    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.216    19.614 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          5.545    25.159    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.042    25.201 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.264    25.465    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X13Y35         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.204    25.669    
                         clock uncertainty           -0.035    25.634    
    SLICE_X13Y35         LDCE (Recov_ldce_G_CLR)     -0.255    25.379    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         25.379    
                         arrival time                         -22.096    
  -------------------------------------------------------------------
                         slack                                  3.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.631ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.827ns  (logic 0.000ns (0.000%)  route 4.827ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        3.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.255ns = ( 11.255 - 5.000 ) 
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         4.827    12.670    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X13Y35         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.917     7.166    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.124     7.290 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.781    11.071    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.035    11.106 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.150    11.255    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X13Y35         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.147    11.108    
    SLICE_X13Y35         LDCE (Remov_ldce_G_CLR)     -0.069    11.039    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                        -11.039    
                         arrival time                          12.670    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             2.141ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.468ns  (logic 0.028ns (0.512%)  route 5.440ns (99.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.367ns = ( 11.367 - 5.000 ) 
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.770     8.613    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X16Y31         LUT3 (Prop_lut3_I0_O)        0.028     8.641 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           4.670    13.311    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.917     7.166    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.124     7.290 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.767    11.056    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.035    11.091 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.276    11.367    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147    11.220    
    SLICE_X16Y30         LDCE (Remov_ldce_G_CLR)     -0.050    11.170    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -11.170    
                         arrival time                          13.311    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             3.779ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.488ns  (logic 0.028ns (0.510%)  route 5.460ns (99.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns = ( 9.749 - 5.000 ) 
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.924     8.767    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.028     8.795 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           4.536    13.331    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.917     7.166    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.124     7.290 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.232     9.522    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.035     9.557 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.192     9.749    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     9.602    
    SLICE_X12Y29         LDCE (Remov_ldce_G_CLR)     -0.050     9.552    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -9.552    
                         arrival time                          13.331    
  -------------------------------------------------------------------
                         slack                                  3.779    

Slack (MET) :             5.657ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        7.098ns  (logic 0.028ns (0.394%)  route 7.070ns (99.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 9.500 - 5.000 ) 
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         2.481    10.324    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.028    10.352 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           4.589    14.941    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.917     7.166    ADC2/clk_in
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.124     7.290 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.901     9.191    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y31         LUT3 (Prop_lut3_I1_O)        0.035     9.226 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.275     9.500    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     9.353    
    SLICE_X15Y31         LDCE (Remov_ldce_G_CLR)     -0.069     9.284    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -9.284    
                         arrival time                          14.941    
  -------------------------------------------------------------------
                         slack                                  5.657    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.566ns  (logic 0.000ns (0.000%)  route 1.566ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.566    14.068    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y41         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X16Y41         FDCE (Recov_fdce_C_CLR)     -0.228    14.345    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                         -14.068    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/counter_f_reg[2]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.551ns  (logic 0.000ns (0.000%)  route 1.551ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.551    14.052    AD9783_inst1/rst_in
    SLICE_X14Y41         FDPE                                         f  AD9783_inst1/counter_f_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    AD9783_inst1/clk_in
    SLICE_X14Y41         FDPE                                         r  AD9783_inst1/counter_f_reg[2]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X14Y41         FDPE (Recov_fdpe_C_PRE)     -0.228    14.346    AD9783_inst1/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                         -14.052    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/counter_f_reg[3]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.551ns  (logic 0.000ns (0.000%)  route 1.551ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.551    14.052    AD9783_inst1/rst_in
    SLICE_X14Y41         FDPE                                         f  AD9783_inst1/counter_f_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    AD9783_inst1/clk_in
    SLICE_X14Y41         FDPE                                         r  AD9783_inst1/counter_f_reg[3]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X14Y41         FDPE (Recov_fdpe_C_PRE)     -0.228    14.346    AD9783_inst1/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                         -14.052    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/counter_f_reg[5]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.551ns  (logic 0.000ns (0.000%)  route 1.551ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.551    14.052    AD9783_inst1/rst_in
    SLICE_X14Y41         FDPE                                         f  AD9783_inst1/counter_f_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    AD9783_inst1/clk_in
    SLICE_X14Y41         FDPE                                         r  AD9783_inst1/counter_f_reg[5]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X14Y41         FDPE (Recov_fdpe_C_PRE)     -0.228    14.346    AD9783_inst1/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                         -14.052    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.587ns  (logic 0.000ns (0.000%)  route 1.587ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.587    14.088    AD9783_inst1/rst_in
    SLICE_X12Y44         FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    AD9783_inst1/clk_in
    SLICE_X12Y44         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[4]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X12Y44         FDCE (Recov_fdce_C_CLR)     -0.192    14.382    AD9783_inst1/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                         -14.088    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.587ns  (logic 0.000ns (0.000%)  route 1.587ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.587    14.088    AD9783_inst1/rst_in
    SLICE_X12Y44         FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    AD9783_inst1/clk_in
    SLICE_X12Y44         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[7]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X12Y44         FDCE (Recov_fdce_C_CLR)     -0.192    14.382    AD9783_inst1/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                         -14.088    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/counter_f_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.551ns  (logic 0.000ns (0.000%)  route 1.551ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.551    14.052    AD9783_inst1/rst_in
    SLICE_X15Y41         FDPE                                         f  AD9783_inst1/counter_f_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    AD9783_inst1/clk_in
    SLICE_X15Y41         FDPE                                         r  AD9783_inst1/counter_f_reg[0]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X15Y41         FDPE (Recov_fdpe_C_PRE)     -0.217    14.357    AD9783_inst1/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                         -14.052    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/counter_f_reg[1]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.551ns  (logic 0.000ns (0.000%)  route 1.551ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.551    14.052    AD9783_inst1/rst_in
    SLICE_X15Y41         FDPE                                         f  AD9783_inst1/counter_f_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    AD9783_inst1/clk_in
    SLICE_X15Y41         FDPE                                         r  AD9783_inst1/counter_f_reg[1]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X15Y41         FDPE (Recov_fdpe_C_PRE)     -0.217    14.357    AD9783_inst1/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                         -14.052    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/counter_f_reg[6]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.551ns  (logic 0.000ns (0.000%)  route 1.551ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.551    14.052    AD9783_inst1/rst_in
    SLICE_X15Y41         FDPE                                         f  AD9783_inst1/counter_f_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    AD9783_inst1/clk_in
    SLICE_X15Y41         FDPE                                         r  AD9783_inst1/counter_f_reg[6]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X15Y41         FDPE (Recov_fdpe_C_PRE)     -0.217    14.357    AD9783_inst1/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                         -14.052    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/counter_f_reg[7]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.551ns  (logic 0.000ns (0.000%)  route 1.551ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.551    14.052    AD9783_inst1/rst_in
    SLICE_X15Y41         FDPE                                         f  AD9783_inst1/counter_f_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732    14.405    AD9783_inst1/clk_in
    SLICE_X15Y41         FDPE                                         r  AD9783_inst1/counter_f_reg[7]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X15Y41         FDPE (Recov_fdpe_C_PRE)     -0.217    14.357    AD9783_inst1/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                         -14.052    
  -------------------------------------------------------------------
                         slack                                  0.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.295ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.444ns  (logic 0.000ns (0.000%)  route 0.444ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.444     8.287    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X17Y41         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism             -0.147     2.025    
                         clock uncertainty            0.035     2.061    
    SLICE_X17Y41         FDCE (Remov_fdce_C_CLR)     -0.069     1.992    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           8.287    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.295ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.444ns  (logic 0.000ns (0.000%)  route 0.444ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.444     8.287    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X17Y41         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism             -0.147     2.025    
                         clock uncertainty            0.035     2.061    
    SLICE_X17Y41         FDCE (Remov_fdce_C_CLR)     -0.069     1.992    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           8.287    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.295ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.444ns  (logic 0.000ns (0.000%)  route 0.444ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.444     8.287    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X17Y41         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X17Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/C
                         clock pessimism             -0.147     2.025    
                         clock uncertainty            0.035     2.061    
    SLICE_X17Y41         FDCE (Remov_fdce_C_CLR)     -0.069     1.992    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           8.287    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.327ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.476ns  (logic 0.000ns (0.000%)  route 0.476ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.476     8.319    AD9783_inst1/rst_in
    SLICE_X13Y42         FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.147     2.025    
                         clock uncertainty            0.035     2.061    
    SLICE_X13Y42         FDCE (Remov_fdce_C_CLR)     -0.069     1.992    AD9783_inst1/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           8.319    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.327ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.476ns  (logic 0.000ns (0.000%)  route 0.476ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.476     8.319    AD9783_inst1/rst_in
    SLICE_X13Y42         FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[14]/C
                         clock pessimism             -0.147     2.025    
                         clock uncertainty            0.035     2.061    
    SLICE_X13Y42         FDCE (Remov_fdce_C_CLR)     -0.069     1.992    AD9783_inst1/FSM_onehot_state_f_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           8.319    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.327ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.476ns  (logic 0.000ns (0.000%)  route 0.476ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.476     8.319    AD9783_inst1/rst_in
    SLICE_X13Y42         FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[5]/C
                         clock pessimism             -0.147     2.025    
                         clock uncertainty            0.035     2.061    
    SLICE_X13Y42         FDCE (Remov_fdce_C_CLR)     -0.069     1.992    AD9783_inst1/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           8.319    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.327ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.476ns  (logic 0.000ns (0.000%)  route 0.476ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.476     8.319    AD9783_inst1/rst_in
    SLICE_X13Y42         FDCE                                         f  AD9783_inst1/spi_trigger_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     2.173    AD9783_inst1/clk_in
    SLICE_X13Y42         FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism             -0.147     2.025    
                         clock uncertainty            0.035     2.061    
    SLICE_X13Y42         FDCE (Remov_fdce_C_CLR)     -0.069     1.992    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           8.319    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.362ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/clk_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.530ns  (logic 0.000ns (0.000%)  route 0.530ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.530     8.373    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X16Y45         FDCE                                         f  ADC2/LTC2195_SPI_inst/clk_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X16Y45         FDCE                                         r  ADC2/LTC2195_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism             -0.147     2.026    
                         clock uncertainty            0.035     2.062    
    SLICE_X16Y45         FDCE (Remov_fdce_C_CLR)     -0.050     2.012    ADC2/LTC2195_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           8.373    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.362ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/clk_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.530ns  (logic 0.000ns (0.000%)  route 0.530ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.530     8.373    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X16Y45         FDCE                                         f  ADC2/LTC2195_SPI_inst/clk_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X16Y45         FDCE                                         r  ADC2/LTC2195_SPI_inst/clk_counter_reg[7]/C
                         clock pessimism             -0.147     2.026    
                         clock uncertainty            0.035     2.062    
    SLICE_X16Y45         FDCE (Remov_fdce_C_CLR)     -0.050     2.012    ADC2/LTC2195_SPI_inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           8.373    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.372ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.541ns  (logic 0.000ns (0.000%)  route 0.541ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.541     8.384    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X14Y45         FDCE                                         f  ADC2/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.925     2.174    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X14Y45         FDCE                                         r  ADC2/LTC2195_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism             -0.147     2.026    
                         clock uncertainty            0.035     2.062    
    SLICE_X14Y45         FDCE (Remov_fdce_C_CLR)     -0.050     2.012    ADC2/LTC2195_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           8.384    
  -------------------------------------------------------------------
                         slack                                  6.372    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  clkPS_int_1

Setup :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.394ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ODDR_inst/R
                            (recovery check against rising-edge clock clkPS_int_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkPS_int_1 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.695ns  (logic 0.000ns (0.000%)  route 5.695ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.823ns = ( 18.823 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         5.695    18.196    ADC2/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC2/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int_1 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.833    14.506    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.589 r  ADC2/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.262    16.851    ADC2/clkPS_int
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC2/BUFG_clkPS/O
                         net (fo=1, routed)           1.859    18.823    ADC2/clkPS
    OLOGIC_X0Y36         ODDR                                         r  ADC2/ODDR_inst/C
                         clock pessimism              0.204    19.028    
                         clock uncertainty           -0.194    18.834    
    OLOGIC_X0Y36         ODDR (Recov_oddr_C_R)       -0.264    18.570    ADC2/ODDR_inst
  -------------------------------------------------------------------
                         required time                         18.570    
                         arrival time                         -18.196    
  -------------------------------------------------------------------
                         slack                                  0.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.394ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ODDR_inst/R
                            (removal check against falling-edge clock clkPS_int_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkPS_int_1 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.852ns  (logic 0.000ns (0.000%)  route 2.852ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 9.255 - 5.000 ) 
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         2.852    10.695    ADC2/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC2/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int_1 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 f  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 f  BUFG_inst/O
                         net (fo=158, routed)         0.946     7.195    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     7.248 f  ADC2/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.996     8.244    ADC2/clkPS_int
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     8.274 f  ADC2/BUFG_clkPS/O
                         net (fo=1, routed)           0.981     9.255    ADC2/clkPS
    OLOGIC_X0Y36         ODDR                                         f  ADC2/ODDR_inst/C
                         clock pessimism             -0.147     9.107    
                         clock uncertainty            0.194     9.301    
    OLOGIC_X0Y36         ODDR (Remov_oddr_C_R)        0.000     9.301    ADC2/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -9.301    
                         arrival time                          10.695    
  -------------------------------------------------------------------
                         slack                                  1.394    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        2.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.892ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        15.611ns  (logic 0.053ns (0.339%)  route 15.558ns (99.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.531ns = ( 23.531 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           6.712    11.743    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.053    11.796 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           8.846    20.642    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    16.661    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    16.877 r  rst_in_reg/Q
                         net (fo=176, routed)         6.254    23.131    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.042    23.173 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.358    23.531    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    23.735    
                         clock uncertainty           -0.035    23.700    
    SLICE_X9Y43          LDCE (Recov_ldce_G_CLR)     -0.255    23.445    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         23.445    
                         arrival time                         -20.642    
  -------------------------------------------------------------------
                         slack                                  2.803    

Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        15.611ns  (logic 0.053ns (0.339%)  route 15.558ns (99.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.531ns = ( 23.531 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           6.712    11.743    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.053    11.796 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           8.846    20.642    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    16.661    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    16.877 r  rst_in_reg/Q
                         net (fo=176, routed)         6.254    23.131    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.042    23.173 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.358    23.531    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    23.735    
                         clock uncertainty           -0.035    23.700    
    SLICE_X9Y43          LDCE (Recov_ldce_G_CLR)     -0.255    23.445    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         23.445    
                         arrival time                         -20.642    
  -------------------------------------------------------------------
                         slack                                  2.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.892ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        7.836ns  (logic 0.028ns (0.357%)  route 7.808ns (99.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.063ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118     1.903 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.420     5.324    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.028     5.352 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.388     9.740    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.952     3.403    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.124     3.527 r  rst_in_reg/Q
                         net (fo=176, routed)         4.293     7.820    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.035     7.855 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.208     8.063    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     7.916    
    SLICE_X9Y43          LDCE (Remov_ldce_G_CLR)     -0.069     7.847    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.847    
                         arrival time                           9.740    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.892ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        7.836ns  (logic 0.028ns (0.357%)  route 7.808ns (99.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.063ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118     1.903 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.420     5.324    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.028     5.352 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.388     9.740    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.952     3.403    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.124     3.527 r  rst_in_reg/Q
                         net (fo=176, routed)         4.293     7.820    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.035     7.855 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.208     8.063    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     7.916    
    SLICE_X9Y43          LDCE (Remov_ldce_G_CLR)     -0.069     7.847    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.847    
                         arrival time                           9.740    
  -------------------------------------------------------------------
                         slack                                  1.892    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        3.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.443ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.335ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        14.944ns  (logic 0.153ns (1.024%)  route 14.791ns (98.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.369ns = ( 23.369 - 10.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.282     5.005 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           7.343    12.348    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y41         LUT3 (Prop_lut3_I1_O)        0.153    12.501 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           7.448    19.948    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    16.661    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    16.877 r  rst_in_reg/Q
                         net (fo=176, routed)         6.097    22.974    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y41         LUT3 (Prop_lut3_I2_O)        0.042    23.016 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.354    23.369    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    23.573    
                         clock uncertainty           -0.035    23.538    
    SLICE_X11Y39         LDCE (Recov_ldce_G_CLR)     -0.255    23.283    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         23.283    
                         arrival time                         -19.948    
  -------------------------------------------------------------------
                         slack                                  3.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.443ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        7.311ns  (logic 0.064ns (0.875%)  route 7.247ns (99.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.976ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.107     1.892 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           3.383     5.275    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y41         LUT3 (Prop_lut3_I1_O)        0.064     5.339 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.864     9.203    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.952     3.403    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.124     3.527 r  rst_in_reg/Q
                         net (fo=176, routed)         4.208     7.735    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y41         LUT3 (Prop_lut3_I2_O)        0.035     7.770 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.207     7.976    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     7.829    
    SLICE_X11Y39         LDCE (Remov_ldce_G_CLR)     -0.069     7.760    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.760    
                         arrival time                           9.203    
  -------------------------------------------------------------------
                         slack                                  1.443    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        2.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        11.283ns  (logic 0.053ns (0.470%)  route 11.230ns (99.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.531ns = ( 23.531 - 10.000 ) 
    Source Clock Delay      (SCD):    4.992ns = ( 9.992 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     9.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.269     9.992 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.384    12.375    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.053    12.428 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           8.846    21.274    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    16.661    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    16.877 r  rst_in_reg/Q
                         net (fo=176, routed)         6.254    23.131    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.042    23.173 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.358    23.531    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    23.735    
                         clock uncertainty           -0.035    23.700    
    SLICE_X9Y43          LDCE (Recov_ldce_G_CLR)     -0.255    23.445    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         23.445    
                         arrival time                         -21.274    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        11.283ns  (logic 0.053ns (0.470%)  route 11.230ns (99.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.531ns = ( 23.531 - 10.000 ) 
    Source Clock Delay      (SCD):    4.992ns = ( 9.992 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     9.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.269     9.992 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.384    12.375    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.053    12.428 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           8.846    21.274    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    16.661    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    16.877 r  rst_in_reg/Q
                         net (fo=176, routed)         6.254    23.131    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.042    23.173 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.358    23.531    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    23.735    
                         clock uncertainty           -0.035    23.700    
    SLICE_X9Y43          LDCE (Recov_ldce_G_CLR)     -0.255    23.445    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         23.445    
                         arrival time                         -21.274    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        11.108ns  (logic 0.053ns (0.477%)  route 11.055ns (99.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.719ns = ( 23.719 - 10.000 ) 
    Source Clock Delay      (SCD):    4.992ns = ( 9.992 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     9.723    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.269     9.992 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.233    12.225    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y43         LUT3 (Prop_lut3_I2_O)        0.053    12.278 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           8.822    21.099    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X11Y44         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    16.661    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    16.877 r  rst_in_reg/Q
                         net (fo=176, routed)         6.287    23.164    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.042    23.206 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.513    23.719    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X11Y44         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    23.923    
                         clock uncertainty           -0.035    23.888    
    SLICE_X11Y44         LDCE (Recov_ldce_G_CLR)     -0.255    23.633    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         23.633    
                         arrival time                         -21.099    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.334ns  (logic 0.035ns (0.656%)  route 5.299ns (99.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.680ns = ( 16.680 - 10.000 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 7.297 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.864     8.160    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y41         LUT3 (Prop_lut3_I2_O)        0.035     8.195 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           4.436    12.631    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118    11.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244    12.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713    12.743    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100    12.843 r  rst_in_reg/Q
                         net (fo=176, routed)         3.633    16.476    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y41         LUT3 (Prop_lut3_I2_O)        0.028    16.504 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.177    16.680    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.147    16.827    
                         clock uncertainty           -0.035    16.792    
    SLICE_X11Y39         LDCE (Recov_ldce_G_CLR)     -0.117    16.675    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         16.675    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.257ns  (logic 0.035ns (0.666%)  route 5.222ns (99.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.864ns = ( 16.864 - 10.000 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 7.297 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.924     7.173    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.124     7.297 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.273     8.570    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.035     8.605 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.948    12.553    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X9Y40          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118    11.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244    12.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713    12.743    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100    12.843 r  rst_in_reg/Q
                         net (fo=176, routed)         3.640    16.483    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.028    16.511 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.353    16.864    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y40          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.147    17.012    
                         clock uncertainty           -0.035    16.976    
    SLICE_X9Y40          LDCE (Recov_ldce_G_CLR)     -0.117    16.859    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         16.859    
                         arrival time                         -12.553    
  -------------------------------------------------------------------
                         slack                                  4.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.085ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.741ns  (logic 0.042ns (0.543%)  route 7.699ns (99.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        10.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.595ns
    Source Clock Delay      (SCD):    4.621ns = ( 9.621 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216     9.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.978    11.599    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.042    11.641 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           5.720    17.362    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X9Y40          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899     7.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269     7.501 r  rst_in_reg/Q
                         net (fo=176, routed)         7.197    14.698    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.053    14.751 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.843    15.595    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y40          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.204    15.390    
                         clock uncertainty            0.035    15.426    
    SLICE_X9Y40          LDCE (Remov_ldce_G_CLR)     -0.149    15.277    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                        -15.277    
                         arrival time                          17.362    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.581ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.791ns  (logic 0.042ns (0.539%)  route 7.749ns (99.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        10.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.149ns
    Source Clock Delay      (SCD):    4.621ns = ( 9.621 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216     9.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.390    11.011    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y41         LUT3 (Prop_lut3_I2_O)        0.042    11.053 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           6.360    17.412    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899     7.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269     7.501 r  rst_in_reg/Q
                         net (fo=176, routed)         7.181    14.682    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y41         LUT3 (Prop_lut3_I2_O)        0.053    14.735 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.415    15.149    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.204    14.945    
                         clock uncertainty            0.035    14.980    
    SLICE_X11Y39         LDCE (Remov_ldce_G_CLR)     -0.149    14.831    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                        -14.831    
                         arrival time                          17.412    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             3.852ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.465ns  (logic 0.042ns (0.444%)  route 9.423ns (99.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        10.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.552ns
    Source Clock Delay      (SCD):    4.621ns = ( 9.621 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216     9.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.866    11.487    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y43         LUT3 (Prop_lut3_I2_O)        0.042    11.529 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           7.557    19.086    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X11Y44         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899     7.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269     7.501 r  rst_in_reg/Q
                         net (fo=176, routed)         7.397    14.899    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.053    14.952 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.601    15.552    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X11Y44         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.204    15.348    
                         clock uncertainty            0.035    15.383    
    SLICE_X11Y44         LDCE (Remov_ldce_G_CLR)     -0.149    15.234    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -15.234    
                         arrival time                          19.086    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             4.130ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.547ns  (logic 0.042ns (0.440%)  route 9.505ns (99.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        10.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.355ns
    Source Clock Delay      (SCD):    4.621ns = ( 9.621 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216     9.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.992    11.613    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.042    11.655 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           7.513    19.168    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899     7.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269     7.501 r  rst_in_reg/Q
                         net (fo=176, routed)         7.378    14.879    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.053    14.932 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.423    15.355    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.204    15.151    
                         clock uncertainty            0.035    15.187    
    SLICE_X9Y43          LDCE (Remov_ldce_G_CLR)     -0.149    15.038    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                        -15.038    
                         arrival time                          19.168    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.130ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.547ns  (logic 0.042ns (0.440%)  route 9.505ns (99.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        10.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.355ns
    Source Clock Delay      (SCD):    4.621ns = ( 9.621 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.732     9.405    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.216     9.621 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.992    11.613    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.042    11.655 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           7.513    19.168    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899     7.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269     7.501 r  rst_in_reg/Q
                         net (fo=176, routed)         7.378    14.879    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.053    14.932 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.423    15.355    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.204    15.151    
                         clock uncertainty            0.035    15.187    
    SLICE_X9Y43          LDCE (Remov_ldce_G_CLR)     -0.149    15.038    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                        -15.038    
                         arrival time                          19.168    
  -------------------------------------------------------------------
                         slack                                  4.130    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        2.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.742ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        16.063ns  (logic 0.053ns (0.330%)  route 16.010ns (99.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.595ns = ( 23.595 - 10.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.834     4.712    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.308     5.020 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           6.690    11.709    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.053    11.762 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           9.320    21.082    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    16.661    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    16.877 r  rst_in_reg/Q
                         net (fo=176, routed)         6.361    23.239    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.042    23.281 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.314    23.595    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    23.799    
                         clock uncertainty           -0.035    23.764    
    SLICE_X12Y29         LDCE (Recov_ldce_G_CLR)     -0.192    23.572    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         23.572    
                         arrival time                         -21.082    
  -------------------------------------------------------------------
                         slack                                  2.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.742ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 0.028ns (0.361%)  route 7.736ns (99.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.116ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.678     1.779    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.118     1.897 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           3.200     5.097    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.028     5.125 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           4.536     9.661    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.952     3.403    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.124     3.527 r  rst_in_reg/Q
                         net (fo=176, routed)         4.361     7.889    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.035     7.924 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.192     8.116    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.969    
    SLICE_X12Y29         LDCE (Remov_ldce_G_CLR)     -0.050     7.919    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.919    
                         arrival time                           9.661    
  -------------------------------------------------------------------
                         slack                                  1.742    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        2.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.813ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        16.915ns  (logic 0.053ns (0.313%)  route 16.862ns (99.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    14.422ns = ( 24.422 - 10.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.834     4.712    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.308     5.020 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           7.496    12.515    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X16Y31         LUT3 (Prop_lut3_I1_O)        0.053    12.568 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           9.366    21.934    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    16.661    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    16.877 r  rst_in_reg/Q
                         net (fo=176, routed)         7.049    23.927    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.042    23.969 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.454    24.422    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    24.626    
                         clock uncertainty           -0.035    24.591    
    SLICE_X16Y30         LDCE (Recov_ldce_G_CLR)     -0.192    24.399    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         24.399    
                         arrival time                         -21.934    
  -------------------------------------------------------------------
                         slack                                  2.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.813ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        8.383ns  (logic 0.028ns (0.334%)  route 8.355ns (99.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.664ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.678     1.779    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.118     1.897 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           3.685     5.582    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X16Y31         LUT3 (Prop_lut3_I1_O)        0.028     5.610 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           4.670    10.280    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.952     3.403    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.124     3.527 r  rst_in_reg/Q
                         net (fo=176, routed)         4.826     8.354    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.035     8.389 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.276     8.664    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     8.517    
    SLICE_X16Y30         LDCE (Remov_ldce_G_CLR)     -0.050     8.467    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -8.467    
                         arrival time                          10.280    
  -------------------------------------------------------------------
                         slack                                  1.813    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  rst_in

Setup :            1  Failing Endpoint ,  Worst Slack       -7.602ns,  Total Violation       -7.602ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.861ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.602ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        26.770ns  (logic 0.053ns (0.198%)  route 26.717ns (99.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    14.273ns = ( 24.273 - 10.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.834     4.712    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.308     5.020 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)          17.686    22.706    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X15Y31         LUT3 (Prop_lut3_I1_O)        0.053    22.759 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           9.031    31.790    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    16.661    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    16.877 r  rst_in_reg/Q
                         net (fo=176, routed)         6.853    23.731    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.042    23.773 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.501    24.273    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    24.477    
                         clock uncertainty           -0.035    24.442    
    SLICE_X15Y31         LDCE (Recov_ldce_G_CLR)     -0.255    24.187    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         24.187    
                         arrival time                         -31.790    
  -------------------------------------------------------------------
                         slack                                 -7.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.861ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        13.292ns  (logic 0.028ns (0.211%)  route 13.264ns (99.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.544ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.678     1.779    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.118     1.897 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           8.675    10.573    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X15Y31         LUT3 (Prop_lut3_I1_O)        0.028    10.601 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           4.589    15.189    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.952     3.403    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.124     3.527 r  rst_in_reg/Q
                         net (fo=176, routed)         4.707     8.235    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.035     8.270 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.275     8.544    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     8.397    
    SLICE_X15Y31         LDCE (Remov_ldce_G_CLR)     -0.069     8.328    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -8.328    
                         arrival time                          15.189    
  -------------------------------------------------------------------
                         slack                                  6.861    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  rst_in

Setup :            1  Failing Endpoint ,  Worst Slack       -2.309ns,  Total Violation       -2.309ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.880ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.309ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        16.514ns  (logic 0.053ns (0.321%)  route 16.461ns (99.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    14.273ns = ( 24.273 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns = ( 9.983 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.836     9.714    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.269     9.983 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          7.430    17.413    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.053    17.466 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           9.031    26.496    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    16.661    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    16.877 r  rst_in_reg/Q
                         net (fo=176, routed)         6.853    23.731    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.042    23.773 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.501    24.273    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    24.477    
                         clock uncertainty           -0.035    24.442    
    SLICE_X15Y31         LDCE (Recov_ldce_G_CLR)     -0.255    24.187    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         24.187    
                         arrival time                         -26.496    
  -------------------------------------------------------------------
                         slack                                 -2.309    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        12.361ns  (logic 0.053ns (0.429%)  route 12.308ns (99.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    14.422ns = ( 24.422 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns = ( 9.983 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.836     9.714    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.269     9.983 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.942    12.924    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X16Y31         LUT3 (Prop_lut3_I2_O)        0.053    12.977 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           9.366    22.343    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    16.661    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    16.877 r  rst_in_reg/Q
                         net (fo=176, routed)         7.049    23.927    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.042    23.969 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.454    24.422    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    24.626    
                         clock uncertainty           -0.035    24.591    
    SLICE_X16Y30         LDCE (Recov_ldce_G_CLR)     -0.192    24.399    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         24.399    
                         arrival time                         -22.343    
  -------------------------------------------------------------------
                         slack                                  2.056    

Slack (MET) :             2.422ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        11.167ns  (logic 0.053ns (0.475%)  route 11.114ns (99.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.595ns = ( 23.595 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns = ( 9.983 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.836     9.714    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.269     9.983 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.794    11.776    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.053    11.829 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           9.320    21.149    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    16.661    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    16.877 r  rst_in_reg/Q
                         net (fo=176, routed)         6.361    23.239    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.042    23.281 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.314    23.595    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    23.799    
                         clock uncertainty           -0.035    23.764    
    SLICE_X12Y29         LDCE (Recov_ldce_G_CLR)     -0.192    23.572    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         23.572    
                         arrival time                         -21.149    
  -------------------------------------------------------------------
                         slack                                  2.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.880ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.407ns  (logic 0.042ns (0.446%)  route 9.365ns (99.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        10.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.425ns
    Source Clock Delay      (SCD):    4.614ns = ( 9.614 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725     9.398    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.216     9.614 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.503    11.117    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.042    11.159 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           7.862    19.021    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899     7.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269     7.501 r  rst_in_reg/Q
                         net (fo=176, routed)         7.504    15.006    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.053    15.059 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.366    15.425    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.204    15.221    
                         clock uncertainty            0.035    15.256    
    SLICE_X12Y29         LDCE (Remov_ldce_G_CLR)     -0.115    15.141    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                        -15.141    
                         arrival time                          19.021    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             3.961ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        10.465ns  (logic 0.042ns (0.401%)  route 10.423ns (99.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        11.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    16.401ns
    Source Clock Delay      (SCD):    4.614ns = ( 9.614 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.725     9.398    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.216     9.614 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.489    12.103    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X16Y31         LUT3 (Prop_lut3_I2_O)        0.042    12.145 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           7.934    20.079    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899     7.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269     7.501 r  rst_in_reg/Q
                         net (fo=176, routed)         8.315    15.817    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.053    15.870 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.532    16.401    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.204    16.197    
                         clock uncertainty            0.035    16.233    
    SLICE_X16Y30         LDCE (Remov_ldce_G_CLR)     -0.115    16.118    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -16.118    
                         arrival time                          20.079    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             6.813ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.296ns  (logic 0.028ns (0.338%)  route 8.268ns (99.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.544ns
    Source Clock Delay      (SCD):    1.880ns = ( 6.880 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.679     6.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.100     6.880 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.679    10.559    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.028    10.587 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           4.589    15.176    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.952     3.403    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.124     3.527 r  rst_in_reg/Q
                         net (fo=176, routed)         4.707     8.235    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.035     8.270 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.275     8.544    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     8.397    
                         clock uncertainty            0.035     8.433    
    SLICE_X15Y31         LDCE (Remov_ldce_G_CLR)     -0.069     8.364    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -8.364    
                         arrival time                          15.176    
  -------------------------------------------------------------------
                         slack                                  6.813    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        1.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.989ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        17.027ns  (logic 0.361ns (2.120%)  route 16.666ns (97.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.719ns = ( 23.719 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           7.844    12.875    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X11Y43         LUT3 (Prop_lut3_I1_O)        0.053    12.928 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           8.822    21.749    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X11Y44         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    16.661    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    16.877 r  rst_in_reg/Q
                         net (fo=176, routed)         6.287    23.164    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.042    23.206 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.513    23.719    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X11Y44         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    23.923    
                         clock uncertainty           -0.035    23.888    
    SLICE_X11Y44         LDCE (Recov_ldce_G_CLR)     -0.255    23.633    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         23.633    
                         arrival time                         -21.749    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             3.230ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.693ns  (logic 0.361ns (2.300%)  route 15.332ns (97.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.731ns = ( 23.731 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.845     4.723    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.308     5.031 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           8.606    13.636    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.053    13.689 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           6.726    20.416    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X9Y40          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    16.661    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    16.877 r  rst_in_reg/Q
                         net (fo=176, routed)         6.102    22.979    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.042    23.021 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.710    23.731    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y40          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    23.936    
                         clock uncertainty           -0.035    23.900    
    SLICE_X9Y40          LDCE (Recov_ldce_G_CLR)     -0.255    23.645    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         23.645    
                         arrival time                         -20.416    
  -------------------------------------------------------------------
                         slack                                  3.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 0.146ns (2.032%)  route 7.040ns (97.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.199ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118     1.903 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           3.621     5.524    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.028     5.552 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.419     8.971    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X9Y40          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.952     3.403    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.124     3.527 r  rst_in_reg/Q
                         net (fo=176, routed)         4.214     7.741    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.035     7.776 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.422     8.199    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y40          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     8.051    
    SLICE_X9Y40          LDCE (Remov_ldce_G_CLR)     -0.069     7.982    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.982    
                         arrival time                           8.971    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             2.313ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        8.540ns  (logic 0.146ns (1.710%)  route 8.394ns (98.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.228ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X12Y42         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.118     1.903 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           3.758     5.661    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X11Y43         LUT3 (Prop_lut3_I1_O)        0.028     5.689 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           4.636    10.325    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X11Y44         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.952     3.403    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.124     3.527 r  rst_in_reg/Q
                         net (fo=176, routed)         4.342     7.870    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.035     7.905 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.324     8.228    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X11Y44         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     8.081    
    SLICE_X11Y44         LDCE (Remov_ldce_G_CLR)     -0.069     8.012    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -8.012    
                         arrival time                          10.325    
  -------------------------------------------------------------------
                         slack                                  2.313    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  rst_in

Setup :            1  Failing Endpoint ,  Worst Slack       -2.027ns,  Total Violation       -2.027ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.027ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        14.133ns  (logic 0.053ns (0.375%)  route 14.080ns (99.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    14.273ns = ( 24.273 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         5.049    17.550    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.053    17.603 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           9.031    26.634    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    16.661    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    16.877 r  rst_in_reg/Q
                         net (fo=176, routed)         6.853    23.731    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.042    23.773 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.501    24.273    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X15Y31         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.624    24.897    
                         clock uncertainty           -0.035    24.862    
    SLICE_X15Y31         LDCE (Recov_ldce_G_CLR)     -0.255    24.607    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         24.607    
                         arrival time                         -26.634    
  -------------------------------------------------------------------
                         slack                                 -2.027    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.222ns  (logic 0.053ns (0.472%)  route 11.169ns (99.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.595ns = ( 23.595 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.849    14.350    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.053    14.403 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           9.320    23.723    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    16.661    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    16.877 r  rst_in_reg/Q
                         net (fo=176, routed)         6.361    23.239    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.042    23.281 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.314    23.595    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.624    24.219    
                         clock uncertainty           -0.035    24.184    
    SLICE_X12Y29         LDCE (Recov_ldce_G_CLR)     -0.192    23.992    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         23.992    
                         arrival time                         -23.723    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.724ns  (logic 0.053ns (0.494%)  route 10.671ns (99.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.531ns = ( 23.531 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.825    14.326    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.053    14.379 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           8.846    23.225    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    16.661    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    16.877 r  rst_in_reg/Q
                         net (fo=176, routed)         6.254    23.131    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.042    23.173 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.358    23.531    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.624    24.155    
                         clock uncertainty           -0.035    24.120    
    SLICE_X9Y43          LDCE (Recov_ldce_G_CLR)     -0.255    23.865    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         23.865    
                         arrival time                         -23.225    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.724ns  (logic 0.053ns (0.494%)  route 10.671ns (99.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.531ns = ( 23.531 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.825    14.326    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.053    14.379 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           8.846    23.225    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    16.661    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    16.877 r  rst_in_reg/Q
                         net (fo=176, routed)         6.254    23.131    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.042    23.173 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.358    23.531    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.624    24.155    
                         clock uncertainty           -0.035    24.120    
    SLICE_X9Y43          LDCE (Recov_ldce_G_CLR)     -0.255    23.865    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         23.865    
                         arrival time                         -23.225    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.597ns  (logic 0.053ns (0.500%)  route 10.544ns (99.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.719ns = ( 23.719 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.723    14.224    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.053    14.277 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           8.822    23.099    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X11Y44         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    16.661    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    16.877 r  rst_in_reg/Q
                         net (fo=176, routed)         6.287    23.164    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.042    23.206 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.513    23.719    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X11Y44         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.624    24.343    
                         clock uncertainty           -0.035    24.308    
    SLICE_X11Y44         LDCE (Recov_ldce_G_CLR)     -0.255    24.053    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         24.053    
                         arrival time                         -23.099    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.992ns  (logic 0.053ns (0.482%)  route 10.939ns (99.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    14.422ns = ( 24.422 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.573    14.074    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X16Y31         LUT3 (Prop_lut3_I0_O)        0.053    14.127 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           9.366    23.493    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    16.661    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    16.877 r  rst_in_reg/Q
                         net (fo=176, routed)         7.049    23.927    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.042    23.969 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.454    24.422    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.624    25.046    
                         clock uncertainty           -0.035    25.011    
    SLICE_X16Y30         LDCE (Recov_ldce_G_CLR)     -0.192    24.819    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         24.819    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        9.119ns  (logic 0.053ns (0.581%)  route 9.066ns (99.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.369ns = ( 23.369 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.619    14.120    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.053    14.173 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           7.448    21.620    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    16.661    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    16.877 r  rst_in_reg/Q
                         net (fo=176, routed)         6.097    22.974    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y41         LUT3 (Prop_lut3_I2_O)        0.042    23.016 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.354    23.369    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.624    23.993    
                         clock uncertainty           -0.035    23.958    
    SLICE_X11Y39         LDCE (Recov_ldce_G_CLR)     -0.255    23.703    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         23.703    
                         arrival time                         -21.620    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        9.595ns  (logic 0.000ns (0.000%)  route 9.595ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        7.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    14.049ns = ( 24.049 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         9.595    22.096    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X13Y35         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    16.661    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    16.877 r  rst_in_reg/Q
                         net (fo=176, routed)         6.866    23.743    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.042    23.785 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.264    24.049    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X13Y35         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.624    24.673    
                         clock uncertainty           -0.035    24.638    
    SLICE_X13Y35         LDCE (Recov_ldce_G_CLR)     -0.255    24.383    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         24.383    
                         arrival time                         -22.096    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             3.260ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        8.303ns  (logic 0.053ns (0.638%)  route 8.250ns (99.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.731ns = ( 23.731 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.524    14.025    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.053    14.078 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           6.726    20.805    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X9Y40          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    16.661    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    16.877 r  rst_in_reg/Q
                         net (fo=176, routed)         6.102    22.979    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.042    23.021 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.710    23.731    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y40          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.624    24.356    
                         clock uncertainty           -0.035    24.320    
    SLICE_X9Y40          LDCE (Recov_ldce_G_CLR)     -0.255    24.065    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         24.065    
                         arrival time                         -20.805    
  -------------------------------------------------------------------
                         slack                                  3.260    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.310ns  (logic 0.000ns (0.000%)  route 1.310ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns = ( 18.162 - 10.000 ) 
    Source Clock Delay      (SCD):    7.501ns = ( 12.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899    12.232    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    12.501 f  rst_in_reg/Q
                         net (fo=176, routed)         1.310    13.812    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X14Y36         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    16.661    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    16.877 r  rst_in_reg/Q
                         net (fo=176, routed)         1.011    17.889    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.042    17.931 f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.231    18.162    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X14Y36         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.624    18.786    
                         clock uncertainty           -0.035    18.751    
    SLICE_X14Y36         LDCE (Recov_ldce_G_CLR)     -0.192    18.559    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         18.559    
                         arrival time                         -13.812    
  -------------------------------------------------------------------
                         slack                                  4.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.466ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.360ns  (logic 0.000ns (0.000%)  route 4.360ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        8.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.508ns
    Source Clock Delay      (SCD):    6.877ns = ( 11.877 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    11.661    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    11.877 f  rst_in_reg/Q
                         net (fo=176, routed)         4.360    16.237    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899     7.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269     7.501 r  rst_in_reg/Q
                         net (fo=176, routed)         7.383    14.884    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.053    14.937 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.571    15.508    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.624    14.884    
                         clock uncertainty            0.035    14.919    
    SLICE_X11Y41         LDCE (Remov_ldce_G_CLR)     -0.149    14.770    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                        -14.770    
                         arrival time                          16.237    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             4.059ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        7.038ns  (logic 0.042ns (0.597%)  route 6.996ns (99.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.595ns
    Source Clock Delay      (SCD):    6.877ns = ( 11.877 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    11.661    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    11.877 f  rst_in_reg/Q
                         net (fo=176, routed)         1.276    13.153    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.042    13.195 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           5.720    18.916    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X9Y40          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899     7.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269     7.501 r  rst_in_reg/Q
                         net (fo=176, routed)         7.197    14.698    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.053    14.751 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.843    15.595    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y40          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.624    14.970    
                         clock uncertainty            0.035    15.006    
    SLICE_X9Y40          LDCE (Remov_ldce_G_CLR)     -0.149    14.857    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                        -14.857    
                         arrival time                          18.916    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.699ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.120ns  (logic 0.000ns (0.000%)  route 1.120ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.002ns
    Source Clock Delay      (SCD):    6.877ns = ( 11.877 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    11.661    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    11.877 f  rst_in_reg/Q
                         net (fo=176, routed)         1.120    12.998    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X14Y36         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899     7.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269     7.501 r  rst_in_reg/Q
                         net (fo=176, routed)         1.181     8.683    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.053     8.736 f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.266     9.002    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X14Y36         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.624     8.378    
                         clock uncertainty            0.035     8.413    
    SLICE_X14Y36         LDCE (Remov_ldce_G_CLR)     -0.115     8.298    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -8.298    
                         arrival time                          12.998    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.798ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        8.141ns  (logic 0.000ns (0.000%)  route 8.141ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        8.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.958ns
    Source Clock Delay      (SCD):    6.877ns = ( 11.877 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    11.661    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    11.877 f  rst_in_reg/Q
                         net (fo=176, routed)         8.141    20.018    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X13Y35         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899     7.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269     7.501 r  rst_in_reg/Q
                         net (fo=176, routed)         8.098    15.599    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.053    15.652 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.306    15.958    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X13Y35         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.624    15.334    
                         clock uncertainty            0.035    15.369    
    SLICE_X13Y35         LDCE (Remov_ldce_G_CLR)     -0.149    15.220    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                        -15.220    
                         arrival time                          20.018    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             5.248ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        7.782ns  (logic 0.042ns (0.540%)  route 7.740ns (99.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.149ns
    Source Clock Delay      (SCD):    6.877ns = ( 11.877 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=158, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.788    11.661    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.216    11.877 f  rst_in_reg/Q
                         net (fo=176, routed)         1.381    13.258    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.042    13.300 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           6.360    19.659    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=158, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.899     7.232    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269     7.501 r  rst_in_reg/Q
                         net (fo=176, routed)         7.181    14.682    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y41         LUT3 (Prop_lut3_I2_O)        0.053    14.735 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.415    15.149    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.624    14.525    
                         clock uncertainty            0.035    14.560    
    SLICE_X11Y39         LDCE (Remov_ldce_G_CLR)     -0.149    14.411    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                        -14.411    
                         arrival time                          19.659    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.345ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.468ns  (logic 0.028ns (0.512%)  route 5.440ns (99.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.664ns
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.770     8.613    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X16Y31         LUT3 (Prop_lut3_I0_O)        0.028     8.641 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           4.670    13.311    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.952     3.403    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.124     3.527 r  rst_in_reg/Q
                         net (fo=176, routed)         4.826     8.354    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.035     8.389 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.276     8.664    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X16Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.684     7.980    
                         clock uncertainty            0.035     8.016    
    SLICE_X16Y30         LDCE (Remov_ldce_G_CLR)     -0.050     7.966    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.966    
                         arrival time                          13.311    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.766ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.269ns  (logic 0.028ns (0.531%)  route 5.241ns (99.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.063ns
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.853     8.696    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.028     8.724 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.388    13.112    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.952     3.403    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.124     3.527 r  rst_in_reg/Q
                         net (fo=176, routed)         4.293     7.820    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.035     7.855 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.208     8.063    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.684     7.379    
                         clock uncertainty            0.035     7.415    
    SLICE_X9Y43          LDCE (Remov_ldce_G_CLR)     -0.069     7.346    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.346    
                         arrival time                          13.112    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             5.766ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.269ns  (logic 0.028ns (0.531%)  route 5.241ns (99.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.063ns
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.853     8.696    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.028     8.724 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.388    13.112    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.952     3.403    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.124     3.527 r  rst_in_reg/Q
                         net (fo=176, routed)         4.293     7.820    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.035     7.855 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.208     8.063    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.684     7.379    
                         clock uncertainty            0.035     7.415    
    SLICE_X9Y43          LDCE (Remov_ldce_G_CLR)     -0.069     7.346    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.346    
                         arrival time                          13.112    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             5.863ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.530ns  (logic 0.028ns (0.506%)  route 5.502ns (99.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.228ns
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.867     8.710    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.028     8.738 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           4.636    13.374    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X11Y44         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.952     3.403    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.124     3.527 r  rst_in_reg/Q
                         net (fo=176, routed)         4.342     7.870    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.035     7.905 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.324     8.228    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X11Y44         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.684     7.544    
                         clock uncertainty            0.035     7.579    
    SLICE_X11Y44         LDCE (Remov_ldce_G_CLR)     -0.069     7.510    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.510    
                         arrival time                          13.374    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.914ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.488ns  (logic 0.028ns (0.510%)  route 5.460ns (99.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.116ns
    Source Clock Delay      (SCD):    2.843ns = ( 7.843 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=158, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.713     7.743    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     7.843 f  rst_in_reg/Q
                         net (fo=176, routed)         0.924     8.767    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.028     8.795 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           4.536    13.331    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=158, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.952     3.403    clk__0
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.124     3.527 r  rst_in_reg/Q
                         net (fo=176, routed)         4.361     7.889    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.035     7.924 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.192     8.116    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X12Y29         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.684     7.432    
                         clock uncertainty            0.035     7.467    
    SLICE_X12Y29         LDCE (Remov_ldce_G_CLR)     -0.050     7.417    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.417    
                         arrival time                          13.331    
  -------------------------------------------------------------------
                         slack                                  5.914    





