$date
	Tue May 20 12:14:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alwaysTB $end
$var wire 1 ! c $end
$var reg 2 " ab [1:0] $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var reg 1 ! c $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
b0 "
0!
$end
#5000
1$
b1 "
#10000
1#
0$
b10 "
#15000
1!
1$
b11 "
#20000
