# Digital_Design

<img alt="GitHub License" src="https://img.shields.io/github/license/hankshyu/Digital_Design?color=orange&logo=github"> <img alt="GitHub release (latest SemVer)" src="https://img.shields.io/github/v/release/hankshyu/Digital_Design?color=orange&logo=github"> <img alt="GitHub language count" src="https://img.shields.io/github/languages/count/hankshyu/Digital_Design"> <img alt="GitHub top language" src="https://img.shields.io/github/languages/top/hankshyu/Digital_Design"> <img alt="GitHub code size in bytes" src="https://img.shields.io/github/languages/code-size/hankshyu/Digital_Design"> <img alt="GitHub contributors" src="https://img.shields.io/github/contributors/hankshyu/Digital_Design?logo=git&color=green"> <img alt="GitHub commit activity" src="https://img.shields.io/github/commit-activity/y/hankshyu/Digital_Design?logo=git&color=green">  <img alt="GitHub last commit" src="https://img.shields.io/github/last-commit/hankshyu/Digital_Design?logo=git&color=green">


### Circuit implementations on the Artix-7 FPGA Development Board


## Xilinx Artix-35T FPGA:
- 33,280 logic cells in 5200 slices (each slice contains four 6-input LUTs and 8 flip-flops)
- 1,800 Kbits of fast block RAM
- Five clock management tiles, each with a phase-locked loop (PLL)
- 90 DSP slices
- Internal clock speeds exceeding 450MHz
- On-chip analog-to-digital converter (XADC)
- Programmable over JTAG and Quad-SPI Flash

## System Features
- 256MB DDR3L with a 16-bit bus @ 667MHz
- 16MB Quad-SPI Flash
- UART,SPI,I2C,10/100 Ethernet
- 4 Switches, 4 Buttons, 8 LEDs(4 RGB)
- USB-JTAG Programming circuitry (USB Micro cable 

## Self Added Features
- Video Graphics Array(VGA) connection
- 1602 Character LCD Display
- SD Card connection


## Labs
 Lab   | Descriptions
--------|:-----
[Lab1][l1]|Sequential binary multiplier
[Lab2][l2]|3x3 matrix multiplier
[Lab3][l3]|Simple I/O control circuit
[Lab4][l4]|UART I/O circuit
[Lab5][l5]|Sieve algorithm & Standard 1602 character LCD display
[Lab7][l7]|4 x 4 pipelined matrix multiplier
[Lab8][l8]|MD5 password cracking circuit
[Lab9][l9]|Correlation filter circuit
[Lab10][l10]|VGA video interface circuit



[l1]: Lab_01
[l2]: Lab_02
[l3]: Lab_03
[l4]: Lab_04
[l5]: Lab_05
[l7]: Lab_07
[l8]: Lab_08
[l9]: Lab_09
[l10]: Lab_10


