<profile>

<section name = "Vitis HLS Report for 'buf2stream'" level="0">
<item name = "Date">Thu Oct 15 23:47:01 2020
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">PING_PONG</item>
<item name = "Solution">original (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.969 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 22, 10.000 ns, 0.220 us, 1, 22, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_WRITE">20, 20, 2, 1, 1, 20, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 34, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 165, -</column>
<column name="Register">-, -, 12, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_322_p2">+, 0, 0, 15, 5, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln13_fu_316_p2">icmp, 0, 0, 11, 5, 5</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_phi_ln167_1_phi_fu_271_p4">15, 3, 32, 96</column>
<column name="ap_phi_mux_phi_ln167_2_phi_fu_283_p4">15, 3, 32, 96</column>
<column name="ap_phi_mux_phi_ln167_3_phi_fu_295_p4">15, 3, 32, 96</column>
<column name="ap_phi_mux_phi_ln167_4_phi_fu_307_p4">15, 3, 32, 96</column>
<column name="ap_phi_mux_phi_ln167_phi_fu_259_p4">15, 3, 32, 96</column>
<column name="dst_1_V_blk_n">9, 2, 1, 2</column>
<column name="dst_2_V_blk_n">9, 2, 1, 2</column>
<column name="dst_3_V_blk_n">9, 2, 1, 2</column>
<column name="dst_4_V_blk_n">9, 2, 1, 2</column>
<column name="dst_V_blk_n">9, 2, 1, 2</column>
<column name="i_reg_245">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="empty_40_reg_369">1, 0, 1, 0</column>
<column name="i_reg_245">5, 0, 5, 0</column>
<column name="icmp_ln13_reg_360">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, buf2stream, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, buf2stream, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, buf2stream, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, buf2stream, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, buf2stream, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, buf2stream, return value</column>
<column name="buffer_0_address0">out, 4, ap_memory, buffer_0, array</column>
<column name="buffer_0_ce0">out, 1, ap_memory, buffer_0, array</column>
<column name="buffer_0_q0">in, 32, ap_memory, buffer_0, array</column>
<column name="buffer_1_address0">out, 4, ap_memory, buffer_1, array</column>
<column name="buffer_1_ce0">out, 1, ap_memory, buffer_1, array</column>
<column name="buffer_1_q0">in, 32, ap_memory, buffer_1, array</column>
<column name="buffer_2_address0">out, 4, ap_memory, buffer_2, array</column>
<column name="buffer_2_ce0">out, 1, ap_memory, buffer_2, array</column>
<column name="buffer_2_q0">in, 32, ap_memory, buffer_2, array</column>
<column name="buffer_3_address0">out, 4, ap_memory, buffer_3, array</column>
<column name="buffer_3_ce0">out, 1, ap_memory, buffer_3, array</column>
<column name="buffer_3_q0">in, 32, ap_memory, buffer_3, array</column>
<column name="buffer_4_address0">out, 4, ap_memory, buffer_4, array</column>
<column name="buffer_4_ce0">out, 1, ap_memory, buffer_4, array</column>
<column name="buffer_4_q0">in, 32, ap_memory, buffer_4, array</column>
<column name="buffer_5_address0">out, 4, ap_memory, buffer_5, array</column>
<column name="buffer_5_ce0">out, 1, ap_memory, buffer_5, array</column>
<column name="buffer_5_q0">in, 32, ap_memory, buffer_5, array</column>
<column name="buffer_6_address0">out, 4, ap_memory, buffer_6, array</column>
<column name="buffer_6_ce0">out, 1, ap_memory, buffer_6, array</column>
<column name="buffer_6_q0">in, 32, ap_memory, buffer_6, array</column>
<column name="buffer_7_address0">out, 4, ap_memory, buffer_7, array</column>
<column name="buffer_7_ce0">out, 1, ap_memory, buffer_7, array</column>
<column name="buffer_7_q0">in, 32, ap_memory, buffer_7, array</column>
<column name="buffer_8_address0">out, 4, ap_memory, buffer_8, array</column>
<column name="buffer_8_ce0">out, 1, ap_memory, buffer_8, array</column>
<column name="buffer_8_q0">in, 32, ap_memory, buffer_8, array</column>
<column name="buffer_9_address0">out, 4, ap_memory, buffer_9, array</column>
<column name="buffer_9_ce0">out, 1, ap_memory, buffer_9, array</column>
<column name="buffer_9_q0">in, 32, ap_memory, buffer_9, array</column>
<column name="dst_V_din">out, 32, ap_fifo, dst_V, pointer</column>
<column name="dst_V_full_n">in, 1, ap_fifo, dst_V, pointer</column>
<column name="dst_V_write">out, 1, ap_fifo, dst_V, pointer</column>
<column name="dst_1_V_din">out, 32, ap_fifo, dst_1_V, pointer</column>
<column name="dst_1_V_full_n">in, 1, ap_fifo, dst_1_V, pointer</column>
<column name="dst_1_V_write">out, 1, ap_fifo, dst_1_V, pointer</column>
<column name="dst_2_V_din">out, 32, ap_fifo, dst_2_V, pointer</column>
<column name="dst_2_V_full_n">in, 1, ap_fifo, dst_2_V, pointer</column>
<column name="dst_2_V_write">out, 1, ap_fifo, dst_2_V, pointer</column>
<column name="dst_3_V_din">out, 32, ap_fifo, dst_3_V, pointer</column>
<column name="dst_3_V_full_n">in, 1, ap_fifo, dst_3_V, pointer</column>
<column name="dst_3_V_write">out, 1, ap_fifo, dst_3_V, pointer</column>
<column name="dst_4_V_din">out, 32, ap_fifo, dst_4_V, pointer</column>
<column name="dst_4_V_full_n">in, 1, ap_fifo, dst_4_V, pointer</column>
<column name="dst_4_V_write">out, 1, ap_fifo, dst_4_V, pointer</column>
<column name="enable">in, 1, ap_none, enable, scalar</column>
</table>
</item>
</section>
</profile>
