\hypertarget{union__hw__sdhc__dsaddr}{}\section{\+\_\+hw\+\_\+sdhc\+\_\+dsaddr Union Reference}
\label{union__hw__sdhc__dsaddr}\index{\+\_\+hw\+\_\+sdhc\+\_\+dsaddr@{\+\_\+hw\+\_\+sdhc\+\_\+dsaddr}}


H\+W\+\_\+\+S\+D\+H\+C\+\_\+\+D\+S\+A\+D\+DR -\/ D\+MA System Address register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+sdhc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields}{\+\_\+hw\+\_\+sdhc\+\_\+dsaddr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__sdhc__dsaddr_ad3a7fa0ab06e273de47b1864eecc0297}{}\label{union__hw__sdhc__dsaddr_ad3a7fa0ab06e273de47b1864eecc0297}

\item 
struct \hyperlink{struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields}{\+\_\+hw\+\_\+sdhc\+\_\+dsaddr\+::\+\_\+hw\+\_\+sdhc\+\_\+dsaddr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__sdhc__dsaddr_a3c277973109f2231a41736ac571d7d89}{}\label{union__hw__sdhc__dsaddr_a3c277973109f2231a41736ac571d7d89}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+D\+H\+C\+\_\+\+D\+S\+A\+D\+DR -\/ D\+MA System Address register (RW) 

Reset value\+: 0x00000000U

This register contains the physical system memory address used for D\+MA transfers. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sdhc.\+h\end{DoxyCompactItemize}
