

================================================================
== Vitis HLS Report for 'v_mix_core_alpha_false_false_s'
================================================================
* Date:           Thu Jul 18 12:04:21 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.681 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     4418|  8305202|  44.180 us|  83.052 ms|  4418|  8305202|       no|
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+-----------+-----+------+-----------------------------------------------+
        |                                                                   |                                                        |  Latency (cycles) |  Latency (absolute)  |  Interval  |                    Pipeline                   |
        |                              Instance                             |                         Module                         |   min   |   max   |    min   |    max    | min |  max |                      Type                     |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+-----------+-----+------+-----------------------------------------------+
        |grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170  |v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3  |       67|     3843|  0.670 us|  38.430 us|   65|  3841|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+-----------+-----+------+-----------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_463_2  |     4416|  8305200|  69 ~ 3845|          -|          -|  64 ~ 2160|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    164|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     117|    242|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    129|    -|
|Register         |        -|    -|     120|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     237|    535|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170  |v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3  |        0|   0|  117|  242|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                              |                                                        |        0|   0|  117|  242|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add60_i_fu_233_p2     |         +|   0|  0|  17|          17|          17|
    |add71_i_fu_245_p2     |         +|   0|  0|  17|          17|          17|
    |add_ln463_fu_259_p2   |         +|   0|  0|  12|          12|           1|
    |icmp_ln463_fu_254_p2  |      icmp|   0|  0|  12|          12|          12|
    |notrhs_i_fu_285_p2    |      icmp|   0|  0|  17|          17|          17|
    |ult_fu_273_p2         |      icmp|   0|  0|  16|          16|          16|
    |ap_block_state1       |        or|   0|  0|   1|           1|           1|
    |shl_ln449_fu_198_p2   |       shl|   0|  0|  35|          16|          16|
    |shl_ln450_fu_208_p2   |       shl|   0|  0|  35|          16|          16|
    |rev18_fu_278_p2       |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 164|         125|         115|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |HwReg_layerEnable_val16_blk_n         |   9|          2|    1|          2|
    |HwReg_layerEnable_val16_c_blk_n       |   9|          2|    1|          2|
    |HwReg_layerHeight_1_val_blk_n         |   9|          2|    1|          2|
    |HwReg_layerScaleFactor_1_val25_blk_n  |   9|          2|    1|          2|
    |HwReg_layerStartX_1_val17_blk_n       |   9|          2|    1|          2|
    |HwReg_layerStartY_1_val19_blk_n       |   9|          2|    1|          2|
    |HwReg_layerWidth_1_val_blk_n          |   9|          2|    1|          2|
    |ap_NS_fsm                             |  21|          5|    1|          5|
    |ap_done                               |   9|          2|    1|          2|
    |outLayer0_read                        |   9|          2|    1|          2|
    |outLayer1_write                       |   9|          2|    1|          2|
    |srcLayer1x_read                       |   9|          2|    1|          2|
    |y_fu_92                               |   9|          2|   12|         24|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 129|         29|   24|         51|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |add60_i_reg_360                                                                 |  17|   0|   17|          0|
    |add71_i_reg_365                                                                 |  17|   0|   17|          0|
    |ap_CS_fsm                                                                       |   4|   0|    4|          0|
    |ap_done_reg                                                                     |   1|   0|    1|          0|
    |empty_reg_315                                                                   |   1|   0|    1|          0|
    |grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170_ap_start_reg  |   1|   0|    1|          0|
    |layerStartX_reg_309                                                             |  16|   0|   16|          0|
    |layerStartY_reg_303                                                             |  16|   0|   16|          0|
    |notrhs_i_reg_378                                                                |   1|   0|    1|          0|
    |rev18_reg_373                                                                   |   1|   0|    1|          0|
    |shl_ln449_reg_320                                                               |  16|   0|   16|          0|
    |shl_ln450_reg_325                                                               |  16|   0|   16|          0|
    |tmp_7_reg_330                                                                   |   1|   0|    1|          0|
    |y_fu_92                                                                         |  12|   0|   12|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 120|   0|  120|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+------------+--------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-----------------------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                                         |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>|  return value|
|ap_rst                                         |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>|  return value|
|ap_start                                       |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>|  return value|
|ap_done                                        |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>|  return value|
|ap_continue                                    |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>|  return value|
|ap_idle                                        |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>|  return value|
|ap_ready                                       |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>|  return value|
|outLayer0_dout                                 |   in|   24|     ap_fifo|                       outLayer0|       pointer|
|outLayer0_num_data_valid                       |   in|    3|     ap_fifo|                       outLayer0|       pointer|
|outLayer0_fifo_cap                             |   in|    3|     ap_fifo|                       outLayer0|       pointer|
|outLayer0_empty_n                              |   in|    1|     ap_fifo|                       outLayer0|       pointer|
|outLayer0_read                                 |  out|    1|     ap_fifo|                       outLayer0|       pointer|
|srcLayer1x_dout                                |   in|   24|     ap_fifo|                      srcLayer1x|       pointer|
|srcLayer1x_num_data_valid                      |   in|    3|     ap_fifo|                      srcLayer1x|       pointer|
|srcLayer1x_fifo_cap                            |   in|    3|     ap_fifo|                      srcLayer1x|       pointer|
|srcLayer1x_empty_n                             |   in|    1|     ap_fifo|                      srcLayer1x|       pointer|
|srcLayer1x_read                                |  out|    1|     ap_fifo|                      srcLayer1x|       pointer|
|HwReg_width_val                                |   in|   12|   ap_stable|                 HwReg_width_val|        scalar|
|HwReg_height_val                               |   in|   12|   ap_stable|                HwReg_height_val|        scalar|
|HwReg_background_Y_R_val12                     |   in|    8|   ap_stable|      HwReg_background_Y_R_val12|        scalar|
|HwReg_background_U_G_val13                     |   in|    8|   ap_stable|      HwReg_background_U_G_val13|        scalar|
|HwReg_background_V_B_val14                     |   in|    8|   ap_stable|      HwReg_background_V_B_val14|        scalar|
|HwReg_layerEnable_val16_dout                   |   in|    3|     ap_fifo|         HwReg_layerEnable_val16|       pointer|
|HwReg_layerEnable_val16_num_data_valid         |   in|    4|     ap_fifo|         HwReg_layerEnable_val16|       pointer|
|HwReg_layerEnable_val16_fifo_cap               |   in|    4|     ap_fifo|         HwReg_layerEnable_val16|       pointer|
|HwReg_layerEnable_val16_empty_n                |   in|    1|     ap_fifo|         HwReg_layerEnable_val16|       pointer|
|HwReg_layerEnable_val16_read                   |  out|    1|     ap_fifo|         HwReg_layerEnable_val16|       pointer|
|HwReg_layerStartX_1_val17_dout                 |   in|   16|     ap_fifo|       HwReg_layerStartX_1_val17|       pointer|
|HwReg_layerStartX_1_val17_num_data_valid       |   in|    4|     ap_fifo|       HwReg_layerStartX_1_val17|       pointer|
|HwReg_layerStartX_1_val17_fifo_cap             |   in|    4|     ap_fifo|       HwReg_layerStartX_1_val17|       pointer|
|HwReg_layerStartX_1_val17_empty_n              |   in|    1|     ap_fifo|       HwReg_layerStartX_1_val17|       pointer|
|HwReg_layerStartX_1_val17_read                 |  out|    1|     ap_fifo|       HwReg_layerStartX_1_val17|       pointer|
|HwReg_layerStartY_1_val19_dout                 |   in|   16|     ap_fifo|       HwReg_layerStartY_1_val19|       pointer|
|HwReg_layerStartY_1_val19_num_data_valid       |   in|    4|     ap_fifo|       HwReg_layerStartY_1_val19|       pointer|
|HwReg_layerStartY_1_val19_fifo_cap             |   in|    4|     ap_fifo|       HwReg_layerStartY_1_val19|       pointer|
|HwReg_layerStartY_1_val19_empty_n              |   in|    1|     ap_fifo|       HwReg_layerStartY_1_val19|       pointer|
|HwReg_layerStartY_1_val19_read                 |  out|    1|     ap_fifo|       HwReg_layerStartY_1_val19|       pointer|
|HwReg_layerWidth_1_val_dout                    |   in|   16|     ap_fifo|          HwReg_layerWidth_1_val|       pointer|
|HwReg_layerWidth_1_val_num_data_valid          |   in|    3|     ap_fifo|          HwReg_layerWidth_1_val|       pointer|
|HwReg_layerWidth_1_val_fifo_cap                |   in|    3|     ap_fifo|          HwReg_layerWidth_1_val|       pointer|
|HwReg_layerWidth_1_val_empty_n                 |   in|    1|     ap_fifo|          HwReg_layerWidth_1_val|       pointer|
|HwReg_layerWidth_1_val_read                    |  out|    1|     ap_fifo|          HwReg_layerWidth_1_val|       pointer|
|HwReg_layerHeight_1_val_dout                   |   in|   16|     ap_fifo|         HwReg_layerHeight_1_val|       pointer|
|HwReg_layerHeight_1_val_num_data_valid         |   in|    3|     ap_fifo|         HwReg_layerHeight_1_val|       pointer|
|HwReg_layerHeight_1_val_fifo_cap               |   in|    3|     ap_fifo|         HwReg_layerHeight_1_val|       pointer|
|HwReg_layerHeight_1_val_empty_n                |   in|    1|     ap_fifo|         HwReg_layerHeight_1_val|       pointer|
|HwReg_layerHeight_1_val_read                   |  out|    1|     ap_fifo|         HwReg_layerHeight_1_val|       pointer|
|HwReg_layerScaleFactor_1_val25_dout            |   in|    8|     ap_fifo|  HwReg_layerScaleFactor_1_val25|       pointer|
|HwReg_layerScaleFactor_1_val25_num_data_valid  |   in|    4|     ap_fifo|  HwReg_layerScaleFactor_1_val25|       pointer|
|HwReg_layerScaleFactor_1_val25_fifo_cap        |   in|    4|     ap_fifo|  HwReg_layerScaleFactor_1_val25|       pointer|
|HwReg_layerScaleFactor_1_val25_empty_n         |   in|    1|     ap_fifo|  HwReg_layerScaleFactor_1_val25|       pointer|
|HwReg_layerScaleFactor_1_val25_read            |  out|    1|     ap_fifo|  HwReg_layerScaleFactor_1_val25|       pointer|
|outLayer1_din                                  |  out|   24|     ap_fifo|                       outLayer1|       pointer|
|outLayer1_num_data_valid                       |   in|    3|     ap_fifo|                       outLayer1|       pointer|
|outLayer1_fifo_cap                             |   in|    3|     ap_fifo|                       outLayer1|       pointer|
|outLayer1_full_n                               |   in|    1|     ap_fifo|                       outLayer1|       pointer|
|outLayer1_write                                |  out|    1|     ap_fifo|                       outLayer1|       pointer|
|HwReg_layerEnable_val16_c_din                  |  out|    3|     ap_fifo|       HwReg_layerEnable_val16_c|       pointer|
|HwReg_layerEnable_val16_c_num_data_valid       |   in|    3|     ap_fifo|       HwReg_layerEnable_val16_c|       pointer|
|HwReg_layerEnable_val16_c_fifo_cap             |   in|    3|     ap_fifo|       HwReg_layerEnable_val16_c|       pointer|
|HwReg_layerEnable_val16_c_full_n               |   in|    1|     ap_fifo|       HwReg_layerEnable_val16_c|       pointer|
|HwReg_layerEnable_val16_c_write                |  out|    1|     ap_fifo|       HwReg_layerEnable_val16_c|       pointer|
+-----------------------------------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.68>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 5 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (3.28ns)   --->   "%HwReg_layerScaleFactor_1_val25_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %HwReg_layerScaleFactor_1_val25"   --->   Operation 6 'read' 'HwReg_layerScaleFactor_1_val25_read' <Predicate = true> <Delay = 3.28> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.28> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 7> <FIFO>
ST_1 : Operation 7 [1/1] (3.40ns)   --->   "%HwReg_layerHeight_1_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %HwReg_layerHeight_1_val"   --->   Operation 7 'read' 'HwReg_layerHeight_1_val_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (3.40ns)   --->   "%HwReg_layerWidth_1_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %HwReg_layerWidth_1_val"   --->   Operation 8 'read' 'HwReg_layerWidth_1_val_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (3.28ns)   --->   "%layerStartY = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %HwReg_layerStartY_1_val19"   --->   Operation 9 'read' 'layerStartY' <Predicate = true> <Delay = 3.28> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.28> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 7> <FIFO>
ST_1 : Operation 10 [1/1] (3.28ns)   --->   "%layerStartX = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %HwReg_layerStartX_1_val17"   --->   Operation 10 'read' 'layerStartX' <Predicate = true> <Delay = 3.28> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.28> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 7> <FIFO>
ST_1 : Operation 11 [1/1] (3.28ns)   --->   "%HwReg_layerEnable_val16_read = read i3 @_ssdm_op_Read.ap_fifo.i3P0A, i3 %HwReg_layerEnable_val16"   --->   Operation 11 'read' 'HwReg_layerEnable_val16_read' <Predicate = true> <Delay = 3.28> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.28> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 7> <FIFO>
ST_1 : Operation 12 [1/1] (3.40ns)   --->   "%write_ln445 = write void @_ssdm_op_Write.ap_fifo.i3P0A, i3 %HwReg_layerEnable_val16_c, i3 %HwReg_layerEnable_val16_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:445->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 12 'write' 'write_ln445' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = trunc i3 %HwReg_layerEnable_val16_read"   --->   Operation 13 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%HwReg_layerScaleFactor_1_val25_readcast = zext i8 %HwReg_layerScaleFactor_1_val25_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:449->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 14 'zext' 'HwReg_layerScaleFactor_1_val25_readcast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.12ns)   --->   "%shl_ln449 = shl i16 %HwReg_layerHeight_1_val_read, i16 %HwReg_layerScaleFactor_1_val25_readcast" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:449->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 15 'shl' 'shl_ln449' <Predicate = true> <Delay = 3.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%HwReg_layerScaleFactor_1_val25_readcast19 = zext i8 %HwReg_layerScaleFactor_1_val25_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:450->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 16 'zext' 'HwReg_layerScaleFactor_1_val25_readcast19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.12ns)   --->   "%shl_ln450 = shl i16 %HwReg_layerWidth_1_val_read, i16 %HwReg_layerScaleFactor_1_val25_readcast19" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:450->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 17 'shl' 'shl_ln450' <Predicate = true> <Delay = 3.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %HwReg_layerEnable_val16_read, i32 1"   --->   Operation 18 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.29ns)   --->   "%store_ln440 = store i12 0, i12 %y" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 19 'store' 'store_ln440' <Predicate = true> <Delay = 1.29>

State 2 <SV = 1> <Delay = 1.54>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %HwReg_layerScaleFactor_1_val25, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%HwReg_background_V_B_val14_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %HwReg_background_V_B_val14"   --->   Operation 21 'read' 'HwReg_background_V_B_val14_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%HwReg_background_U_G_val13_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %HwReg_background_U_G_val13"   --->   Operation 22 'read' 'HwReg_background_U_G_val13_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%HwReg_background_Y_R_val12_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %HwReg_background_Y_R_val12"   --->   Operation 23 'read' 'HwReg_background_Y_R_val12_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%HwReg_height_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %HwReg_height_val"   --->   Operation 24 'read' 'HwReg_height_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%HwReg_width_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %HwReg_width_val"   --->   Operation 25 'read' 'HwReg_width_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerHeight_1_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerWidth_1_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerStartY_1_val19, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerStartX_1_val17, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %HwReg_layerEnable_val16, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %HwReg_layerEnable_val16_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %HwReg_background_V_B_val14, void "   --->   Operation 32 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %HwReg_background_U_G_val13, void "   --->   Operation 33 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %HwReg_background_Y_R_val12, void "   --->   Operation 34 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %HwReg_height_val, void "   --->   Operation 35 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %HwReg_width_val, void "   --->   Operation 36 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer1, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer1x, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer0, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%hwReg_10_1_val_cast_i = zext i16 %layerStartY"   --->   Operation 40 'zext' 'hwReg_10_1_val_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%layerHeight_cast_i = zext i16 %shl_ln449" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:449->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 41 'zext' 'layerHeight_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.54ns)   --->   "%add60_i = add i17 %layerHeight_cast_i, i17 %hwReg_10_1_val_cast_i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:449->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 42 'add' 'add60_i' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%hwReg_9_1_val_cast_i = zext i16 %layerStartX"   --->   Operation 43 'zext' 'hwReg_9_1_val_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%layerWidth_cast_i = zext i16 %shl_ln450" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:450->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 44 'zext' 'layerWidth_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.54ns)   --->   "%add71_i = add i17 %layerWidth_cast_i, i17 %hwReg_9_1_val_cast_i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:450->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 45 'add' 'add71_i' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln463 = br void %VITIS_LOOP_465_3.i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 46 'br' 'br_ln463' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.18>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%y_14 = load i12 %y" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 47 'load' 'y_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.54ns)   --->   "%icmp_ln463 = icmp_eq  i12 %y_14, i12 %HwReg_height_val_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 48 'icmp' 'icmp_ln463' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 2160, i64 0"   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.54ns)   --->   "%add_ln463 = add i12 %y_14, i12 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 50 'add' 'add_ln463' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln463 = br i1 %icmp_ln463, void %VITIS_LOOP_465_3.split.i, void %v_mix_core_alpha<false, false>.exit" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 51 'br' 'br_ln463' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln463 = zext i12 %y_14" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 52 'zext' 'zext_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln463_2 = zext i12 %y_14" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 53 'zext' 'zext_ln463_2' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.54ns)   --->   "%ult = icmp_ult  i16 %zext_ln463_2, i16 %layerStartY" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 54 'icmp' 'ult' <Predicate = (!icmp_ln463)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.80ns)   --->   "%rev18 = xor i1 %ult, i1 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 55 'xor' 'rev18' <Predicate = (!icmp_ln463)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.55ns)   --->   "%notrhs_i = icmp_ugt  i17 %add60_i, i17 %zext_ln463" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:449->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 56 'icmp' 'notrhs_i' <Predicate = (!icmp_ln463)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%empty_77 = wait i32 @_ssdm_op_Wait"   --->   Operation 57 'wait' 'empty_77' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.84ns)   --->   "%call_ln450 = call void @v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3, i12 %HwReg_width_val_read, i24 %outLayer1, i24 %srcLayer1x, i8 %HwReg_background_V_B_val14_read, i8 %HwReg_background_U_G_val13_read, i8 %HwReg_background_Y_R_val12_read, i16 %layerStartX, i17 %add71_i, i1 %notrhs_i, i1 %rev18, i1 %tmp_7, i1 %empty, i24 %outLayer0" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:450->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 58 'call' 'call_ln450' <Predicate = (!icmp_ln463)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 59 [1/1] (1.29ns)   --->   "%store_ln440 = store i12 %add_ln463, i12 %y" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 59 'store' 'store_ln440' <Predicate = (!icmp_ln463)> <Delay = 1.29>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln717 = ret" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 60 'ret' 'ret_ln717' <Predicate = (icmp_ln463)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln463 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 61 'specloopname' 'specloopname_ln463' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln450 = call void @v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3, i12 %HwReg_width_val_read, i24 %outLayer1, i24 %srcLayer1x, i8 %HwReg_background_V_B_val14_read, i8 %HwReg_background_U_G_val13_read, i8 %HwReg_background_Y_R_val12_read, i16 %layerStartX, i17 %add71_i, i1 %notrhs_i, i1 %rev18, i1 %tmp_7, i1 %empty, i24 %outLayer0" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:450->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 62 'call' 'call_ln450' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln463 = br void %VITIS_LOOP_465_3.i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 63 'br' 'br_ln463' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outLayer0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ srcLayer1x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_width_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ HwReg_height_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ HwReg_background_Y_R_val12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ HwReg_background_U_G_val13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ HwReg_background_V_B_val14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ HwReg_layerEnable_val16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_layerStartX_1_val17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_layerStartY_1_val19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_layerWidth_1_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_layerHeight_1_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_layerScaleFactor_1_val25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outLayer1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_layerEnable_val16_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                                         (alloca           ) [ 01111]
HwReg_layerScaleFactor_1_val25_read       (read             ) [ 00000]
HwReg_layerHeight_1_val_read              (read             ) [ 00000]
HwReg_layerWidth_1_val_read               (read             ) [ 00000]
layerStartY                               (read             ) [ 00111]
layerStartX                               (read             ) [ 00111]
HwReg_layerEnable_val16_read              (read             ) [ 00000]
write_ln445                               (write            ) [ 00000]
empty                                     (trunc            ) [ 00111]
HwReg_layerScaleFactor_1_val25_readcast   (zext             ) [ 00000]
shl_ln449                                 (shl              ) [ 00100]
HwReg_layerScaleFactor_1_val25_readcast19 (zext             ) [ 00000]
shl_ln450                                 (shl              ) [ 00100]
tmp_7                                     (bitselect        ) [ 00111]
store_ln440                               (store            ) [ 00000]
specinterface_ln0                         (specinterface    ) [ 00000]
HwReg_background_V_B_val14_read           (read             ) [ 00011]
HwReg_background_U_G_val13_read           (read             ) [ 00011]
HwReg_background_Y_R_val12_read           (read             ) [ 00011]
HwReg_height_val_read                     (read             ) [ 00011]
HwReg_width_val_read                      (read             ) [ 00011]
specinterface_ln0                         (specinterface    ) [ 00000]
specinterface_ln0                         (specinterface    ) [ 00000]
specinterface_ln0                         (specinterface    ) [ 00000]
specinterface_ln0                         (specinterface    ) [ 00000]
specinterface_ln0                         (specinterface    ) [ 00000]
specinterface_ln0                         (specinterface    ) [ 00000]
specstablecontent_ln0                     (specstablecontent) [ 00000]
specstablecontent_ln0                     (specstablecontent) [ 00000]
specstablecontent_ln0                     (specstablecontent) [ 00000]
specstablecontent_ln0                     (specstablecontent) [ 00000]
specstablecontent_ln0                     (specstablecontent) [ 00000]
specinterface_ln0                         (specinterface    ) [ 00000]
specinterface_ln0                         (specinterface    ) [ 00000]
specinterface_ln0                         (specinterface    ) [ 00000]
hwReg_10_1_val_cast_i                     (zext             ) [ 00000]
layerHeight_cast_i                        (zext             ) [ 00000]
add60_i                                   (add              ) [ 00011]
hwReg_9_1_val_cast_i                      (zext             ) [ 00000]
layerWidth_cast_i                         (zext             ) [ 00000]
add71_i                                   (add              ) [ 00011]
br_ln463                                  (br               ) [ 00000]
y_14                                      (load             ) [ 00000]
icmp_ln463                                (icmp             ) [ 00011]
speclooptripcount_ln0                     (speclooptripcount) [ 00000]
add_ln463                                 (add              ) [ 00000]
br_ln463                                  (br               ) [ 00000]
zext_ln463                                (zext             ) [ 00000]
zext_ln463_2                              (zext             ) [ 00000]
ult                                       (icmp             ) [ 00000]
rev18                                     (xor              ) [ 00001]
notrhs_i                                  (icmp             ) [ 00001]
empty_77                                  (wait             ) [ 00000]
store_ln440                               (store            ) [ 00000]
ret_ln717                                 (ret              ) [ 00000]
specloopname_ln463                        (specloopname     ) [ 00000]
call_ln450                                (call             ) [ 00000]
br_ln463                                  (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outLayer0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLayer0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="srcLayer1x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer1x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="HwReg_width_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_width_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="HwReg_height_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_height_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="HwReg_background_Y_R_val12">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_background_Y_R_val12"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="HwReg_background_U_G_val13">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_background_U_G_val13"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="HwReg_background_V_B_val14">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_background_V_B_val14"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="HwReg_layerEnable_val16">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerEnable_val16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="HwReg_layerStartX_1_val17">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerStartX_1_val17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="HwReg_layerStartY_1_val19">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerStartY_1_val19"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="HwReg_layerWidth_1_val">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerWidth_1_val"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="HwReg_layerHeight_1_val">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerHeight_1_val"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="HwReg_layerScaleFactor_1_val25">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerScaleFactor_1_val25"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outLayer1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLayer1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="HwReg_layerEnable_val16_c">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerEnable_val16_c"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="y_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="HwReg_layerScaleFactor_1_val25_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_layerScaleFactor_1_val25_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="HwReg_layerHeight_1_val_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_layerHeight_1_val_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="HwReg_layerWidth_1_val_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_layerWidth_1_val_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="layerStartY_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layerStartY/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="layerStartX_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layerStartX/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="HwReg_layerEnable_val16_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="0" index="1" bw="3" slack="0"/>
<pin id="129" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_layerEnable_val16_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln445_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="3" slack="0"/>
<pin id="135" dir="0" index="2" bw="3" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln445/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="HwReg_background_V_B_val14_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_background_V_B_val14_read/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="HwReg_background_U_G_val13_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_background_U_G_val13_read/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="HwReg_background_Y_R_val12_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_background_Y_R_val12_read/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="HwReg_height_val_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="12" slack="0"/>
<pin id="160" dir="0" index="1" bw="12" slack="0"/>
<pin id="161" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_height_val_read/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="HwReg_width_val_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="12" slack="0"/>
<pin id="166" dir="0" index="1" bw="12" slack="0"/>
<pin id="167" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_width_val_read/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="12" slack="1"/>
<pin id="173" dir="0" index="2" bw="24" slack="0"/>
<pin id="174" dir="0" index="3" bw="24" slack="0"/>
<pin id="175" dir="0" index="4" bw="8" slack="1"/>
<pin id="176" dir="0" index="5" bw="8" slack="1"/>
<pin id="177" dir="0" index="6" bw="8" slack="1"/>
<pin id="178" dir="0" index="7" bw="16" slack="2"/>
<pin id="179" dir="0" index="8" bw="17" slack="1"/>
<pin id="180" dir="0" index="9" bw="1" slack="0"/>
<pin id="181" dir="0" index="10" bw="1" slack="0"/>
<pin id="182" dir="0" index="11" bw="1" slack="2"/>
<pin id="183" dir="0" index="12" bw="1" slack="2"/>
<pin id="184" dir="0" index="13" bw="24" slack="0"/>
<pin id="185" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln450/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="empty_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="HwReg_layerScaleFactor_1_val25_readcast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="HwReg_layerScaleFactor_1_val25_readcast/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="shl_ln449_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln449/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="HwReg_layerScaleFactor_1_val25_readcast19_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="HwReg_layerScaleFactor_1_val25_readcast19/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="shl_ln450_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln450/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_7_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="3" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln440_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="12" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln440/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="hwReg_10_1_val_cast_i_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="1"/>
<pin id="229" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="hwReg_10_1_val_cast_i/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="layerHeight_cast_i_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="1"/>
<pin id="232" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="layerHeight_cast_i/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add60_i_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="0"/>
<pin id="236" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add60_i/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="hwReg_9_1_val_cast_i_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="1"/>
<pin id="241" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="hwReg_9_1_val_cast_i/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="layerWidth_cast_i_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="1"/>
<pin id="244" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="layerWidth_cast_i/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add71_i_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="0"/>
<pin id="248" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add71_i/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="y_14_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="12" slack="2"/>
<pin id="253" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_14/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln463_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="12" slack="0"/>
<pin id="256" dir="0" index="1" bw="12" slack="1"/>
<pin id="257" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln463/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln463_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="12" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln463/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln463_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="12" slack="0"/>
<pin id="267" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln463/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln463_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="12" slack="0"/>
<pin id="271" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln463_2/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="ult_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="0"/>
<pin id="275" dir="0" index="1" bw="16" slack="2"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="rev18_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev18/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="notrhs_i_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="17" slack="1"/>
<pin id="287" dir="0" index="1" bw="17" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs_i/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln440_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="0"/>
<pin id="293" dir="0" index="1" bw="12" slack="2"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln440/3 "/>
</bind>
</comp>

<comp id="296" class="1005" name="y_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="0"/>
<pin id="298" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="303" class="1005" name="layerStartY_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="1"/>
<pin id="305" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layerStartY "/>
</bind>
</comp>

<comp id="309" class="1005" name="layerStartX_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="1"/>
<pin id="311" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layerStartX "/>
</bind>
</comp>

<comp id="315" class="1005" name="empty_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="2"/>
<pin id="317" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="320" class="1005" name="shl_ln449_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="1"/>
<pin id="322" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln449 "/>
</bind>
</comp>

<comp id="325" class="1005" name="shl_ln450_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="1"/>
<pin id="327" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln450 "/>
</bind>
</comp>

<comp id="330" class="1005" name="tmp_7_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="2"/>
<pin id="332" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="335" class="1005" name="HwReg_background_V_B_val14_read_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="1"/>
<pin id="337" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="HwReg_background_V_B_val14_read "/>
</bind>
</comp>

<comp id="340" class="1005" name="HwReg_background_U_G_val13_read_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="1"/>
<pin id="342" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="HwReg_background_U_G_val13_read "/>
</bind>
</comp>

<comp id="345" class="1005" name="HwReg_background_Y_R_val12_read_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="1"/>
<pin id="347" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="HwReg_background_Y_R_val12_read "/>
</bind>
</comp>

<comp id="350" class="1005" name="HwReg_height_val_read_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="12" slack="1"/>
<pin id="352" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="HwReg_height_val_read "/>
</bind>
</comp>

<comp id="355" class="1005" name="HwReg_width_val_read_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="12" slack="1"/>
<pin id="357" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="HwReg_width_val_read "/>
</bind>
</comp>

<comp id="360" class="1005" name="add60_i_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="17" slack="1"/>
<pin id="362" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add60_i "/>
</bind>
</comp>

<comp id="365" class="1005" name="add71_i_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="17" slack="1"/>
<pin id="367" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add71_i "/>
</bind>
</comp>

<comp id="373" class="1005" name="rev18_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rev18 "/>
</bind>
</comp>

<comp id="378" class="1005" name="notrhs_i_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="1"/>
<pin id="380" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="126" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="60" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="60" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="60" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="62" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="62" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="186"><net_src comp="86" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="170" pin=13"/></net>

<net id="193"><net_src comp="126" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="96" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="102" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="194" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="96" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="108" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="204" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="40" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="126" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="226"><net_src comp="42" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="237"><net_src comp="230" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="227" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="249"><net_src comp="242" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="239" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="258"><net_src comp="251" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="251" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="80" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="251" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="251" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="273" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="82" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="284"><net_src comp="278" pin="2"/><net_sink comp="170" pin=10"/></net>

<net id="289"><net_src comp="265" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="290"><net_src comp="285" pin="2"/><net_sink comp="170" pin=9"/></net>

<net id="295"><net_src comp="259" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="92" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="306"><net_src comp="114" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="312"><net_src comp="120" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="170" pin=7"/></net>

<net id="318"><net_src comp="190" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="170" pin=12"/></net>

<net id="323"><net_src comp="198" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="328"><net_src comp="208" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="333"><net_src comp="214" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="170" pin=11"/></net>

<net id="338"><net_src comp="140" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="170" pin=4"/></net>

<net id="343"><net_src comp="146" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="170" pin=5"/></net>

<net id="348"><net_src comp="152" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="170" pin=6"/></net>

<net id="353"><net_src comp="158" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="358"><net_src comp="164" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="363"><net_src comp="233" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="368"><net_src comp="245" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="170" pin=8"/></net>

<net id="376"><net_src comp="278" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="170" pin=10"/></net>

<net id="381"><net_src comp="285" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="170" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outLayer1 | {3 4 }
	Port: HwReg_layerEnable_val16_c | {1 }
 - Input state : 
	Port: v_mix_core_alpha<false, false> : outLayer0 | {3 4 }
	Port: v_mix_core_alpha<false, false> : srcLayer1x | {3 4 }
	Port: v_mix_core_alpha<false, false> : HwReg_width_val | {2 }
	Port: v_mix_core_alpha<false, false> : HwReg_height_val | {2 }
	Port: v_mix_core_alpha<false, false> : HwReg_background_Y_R_val12 | {2 }
	Port: v_mix_core_alpha<false, false> : HwReg_background_U_G_val13 | {2 }
	Port: v_mix_core_alpha<false, false> : HwReg_background_V_B_val14 | {2 }
	Port: v_mix_core_alpha<false, false> : HwReg_layerEnable_val16 | {1 }
	Port: v_mix_core_alpha<false, false> : HwReg_layerStartX_1_val17 | {1 }
	Port: v_mix_core_alpha<false, false> : HwReg_layerStartY_1_val19 | {1 }
	Port: v_mix_core_alpha<false, false> : HwReg_layerWidth_1_val | {1 }
	Port: v_mix_core_alpha<false, false> : HwReg_layerHeight_1_val | {1 }
	Port: v_mix_core_alpha<false, false> : HwReg_layerScaleFactor_1_val25 | {1 }
  - Chain level:
	State 1
		shl_ln449 : 1
		shl_ln450 : 1
		store_ln440 : 1
	State 2
		add60_i : 1
		add71_i : 1
	State 3
		icmp_ln463 : 1
		add_ln463 : 1
		br_ln463 : 2
		zext_ln463 : 1
		zext_ln463_2 : 1
		ult : 2
		rev18 : 3
		notrhs_i : 2
		call_ln450 : 3
		store_ln440 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|
| Operation|                          Functional Unit                          |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|
|   call   | grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170 |   135   |    62   |
|----------|-------------------------------------------------------------------|---------|---------|
|    shl   |                          shl_ln449_fu_198                         |    0    |    35   |
|          |                          shl_ln450_fu_208                         |    0    |    35   |
|----------|-------------------------------------------------------------------|---------|---------|
|          |                         icmp_ln463_fu_254                         |    0    |    12   |
|   icmp   |                             ult_fu_273                            |    0    |    16   |
|          |                          notrhs_i_fu_285                          |    0    |    17   |
|----------|-------------------------------------------------------------------|---------|---------|
|          |                           add60_i_fu_233                          |    0    |    16   |
|    add   |                           add71_i_fu_245                          |    0    |    16   |
|          |                          add_ln463_fu_259                         |    0    |    12   |
|----------|-------------------------------------------------------------------|---------|---------|
|    xor   |                            rev18_fu_278                           |    0    |    1    |
|----------|-------------------------------------------------------------------|---------|---------|
|          |           HwReg_layerScaleFactor_1_val25_read_read_fu_96          |    0    |    0    |
|          |              HwReg_layerHeight_1_val_read_read_fu_102             |    0    |    0    |
|          |              HwReg_layerWidth_1_val_read_read_fu_108              |    0    |    0    |
|          |                      layerStartY_read_fu_114                      |    0    |    0    |
|          |                      layerStartX_read_fu_120                      |    0    |    0    |
|   read   |              HwReg_layerEnable_val16_read_read_fu_126             |    0    |    0    |
|          |            HwReg_background_V_B_val14_read_read_fu_140            |    0    |    0    |
|          |            HwReg_background_U_G_val13_read_read_fu_146            |    0    |    0    |
|          |            HwReg_background_Y_R_val12_read_read_fu_152            |    0    |    0    |
|          |                 HwReg_height_val_read_read_fu_158                 |    0    |    0    |
|          |                  HwReg_width_val_read_read_fu_164                 |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|   write  |                      write_ln445_write_fu_132                     |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|   trunc  |                            empty_fu_190                           |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|          |           HwReg_layerScaleFactor_1_val25_readcast_fu_194          |    0    |    0    |
|          |          HwReg_layerScaleFactor_1_val25_readcast19_fu_204         |    0    |    0    |
|          |                    hwReg_10_1_val_cast_i_fu_227                   |    0    |    0    |
|   zext   |                     layerHeight_cast_i_fu_230                     |    0    |    0    |
|          |                    hwReg_9_1_val_cast_i_fu_239                    |    0    |    0    |
|          |                      layerWidth_cast_i_fu_242                     |    0    |    0    |
|          |                         zext_ln463_fu_265                         |    0    |    0    |
|          |                        zext_ln463_2_fu_269                        |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
| bitselect|                            tmp_7_fu_214                           |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|   Total  |                                                                   |   135   |   222   |
|----------|-------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|HwReg_background_U_G_val13_read_reg_340|    8   |
|HwReg_background_V_B_val14_read_reg_335|    8   |
|HwReg_background_Y_R_val12_read_reg_345|    8   |
|     HwReg_height_val_read_reg_350     |   12   |
|      HwReg_width_val_read_reg_355     |   12   |
|            add60_i_reg_360            |   17   |
|            add71_i_reg_365            |   17   |
|             empty_reg_315             |    1   |
|          layerStartX_reg_309          |   16   |
|          layerStartY_reg_303          |   16   |
|            notrhs_i_reg_378           |    1   |
|             rev18_reg_373             |    1   |
|           shl_ln449_reg_320           |   16   |
|           shl_ln450_reg_325           |   16   |
|             tmp_7_reg_330             |    1   |
|               y_reg_296               |   12   |
+---------------------------------------+--------+
|                 Total                 |   162  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                Comp                               |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170 |  p9  |   2  |   1  |    2   ||    0    ||    9    |
| grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170 |  p10 |   2  |   1  |    2   ||    0    ||    9    |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                               Total                               |      |      |      |    4   ||  2.596  ||    0    ||    18   |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   135  |   222  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    0   |   18   |
|  Register |    -   |   162  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   297  |   240  |
+-----------+--------+--------+--------+
