[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TypeParam/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 202
LIB: work
FILE: ${SURELOG_DIR}/tests/TypeParam/dut.sv
n<> u<201> t<Top_level_rule> c<1> l<1:1> el<23:1>
  n<> u<1> t<Null_rule> p<201> s<200> l<1:1>
  n<> u<200> t<Source_text> p<201> c<50> l<1:1> el<21:10>
    n<> u<50> t<Description> p<200> c<49> s<120> l<1:1> el<8:10>
      n<> u<49> t<Module_declaration> p<50> c<5> l<1:1> el<8:10>
        n<> u<5> t<Module_nonansi_header> p<49> c<2> s<19> l<1:1> el<1:15>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<List_of_ports> p<5> l<1:12> el<1:14>
        n<> u<19> t<Module_item> p<49> c<18> s<27> l<2:1> el<2:28>
          n<> u<18> t<Non_port_module_item> p<19> c<17> l<2:1> el<2:28>
            n<> u<17> t<Module_or_generate_item> p<18> c<16> l<2:1> el<2:28>
              n<> u<16> t<Module_common_item> p<17> c<15> l<2:1> el<2:28>
                n<> u<15> t<Module_or_generate_item_declaration> p<16> c<14> l<2:1> el<2:28>
                  n<> u<14> t<Package_or_generate_item_declaration> p<15> c<13> l<2:1> el<2:28>
                    n<> u<13> t<Parameter_declaration> p<14> c<12> l<2:1> el<2:27>
                      n<> u<12> t<TYPE> p<13> s<11> l<2:11> el<2:15>
                      n<> u<11> t<List_of_param_assignments> p<13> c<10> l<2:16> el<2:27>
                        n<> u<10> t<Param_assignment> p<11> c<6> l<2:16> el<2:27>
                          n<TPTOP> u<6> t<STRING_CONST> p<10> s<9> l<2:16> el<2:21>
                          n<> u<9> t<Constant_param_expression> p<10> c<8> l<2:24> el<2:27>
                            n<> u<8> t<Data_type> p<9> c<7> l<2:24> el<2:27>
                              n<> u<7> t<IntegerAtomType_Int> p<8> l<2:24> el<2:27>
        n<> u<27> t<Module_item> p<49> c<26> s<47> l<4:2> el<4:16>
          n<> u<26> t<Port_declaration> p<27> c<25> l<4:2> el<4:15>
            n<> u<25> t<Interface_port_declaration> p<26> c<21> l<4:2> el<4:15>
              n<TPTOP> u<21> t<Interface_identifier> p<25> c<20> s<24> l<4:2> el<4:7>
                n<TPTOP> u<20> t<STRING_CONST> p<21> l<4:2> el<4:7>
              n<> u<24> t<List_of_interface_identifiers> p<25> c<23> l<4:8> el<4:15>
                n<DATATOP> u<23> t<Interface_identifier> p<24> c<22> l<4:8> el<4:15>
                  n<DATATOP> u<22> t<STRING_CONST> p<23> l<4:8> el<4:15>
        n<> u<47> t<Module_item> p<49> c<46> s<48> l<6:3> el<6:27>
          n<> u<46> t<Non_port_module_item> p<47> c<45> l<6:3> el<6:27>
            n<> u<45> t<Module_or_generate_item> p<46> c<44> l<6:3> el<6:27>
              n<> u<44> t<Module_instantiation> p<45> c<28> l<6:3> el<6:27>
                n<mid> u<28> t<STRING_CONST> p<44> s<38> l<6:3> el<6:6>
                n<> u<38> t<Parameter_value_assignment> p<44> c<37> s<43> l<6:7> el<6:21>
                  n<> u<37> t<List_of_parameter_assignments> p<38> c<36> l<6:9> el<6:20>
                    n<> u<36> t<Named_parameter_assignment> p<37> c<29> l<6:9> el<6:20>
                      n<TP0> u<29> t<STRING_CONST> p<36> s<35> l<6:10> el<6:13>
                      n<> u<35> t<Param_expression> p<36> c<34> l<6:14> el<6:19>
                        n<> u<34> t<Mintypmax_expression> p<35> c<33> l<6:14> el<6:19>
                          n<> u<33> t<Expression> p<34> c<32> l<6:14> el<6:19>
                            n<> u<32> t<Primary> p<33> c<31> l<6:14> el<6:19>
                              n<> u<31> t<Primary_literal> p<32> c<30> l<6:14> el<6:19>
                                n<TPTOP> u<30> t<STRING_CONST> p<31> l<6:14> el<6:19>
                n<> u<43> t<Hierarchical_instance> p<44> c<40> l<6:22> el<6:26>
                  n<> u<40> t<Name_of_instance> p<43> c<39> s<42> l<6:22> el<6:24>
                    n<u0> u<39> t<STRING_CONST> p<40> l<6:22> el<6:24>
                  n<> u<42> t<List_of_port_connections> p<43> c<41> l<6:25> el<6:25>
                    n<> u<41> t<Ordered_port_connection> p<42> l<6:25> el<6:25>
        n<> u<48> t<ENDMODULE> p<49> l<8:1> el<8:10>
    n<> u<120> t<Description> p<200> c<119> s<199> l<10:1> el<15:10>
      n<> u<119> t<Module_declaration> p<120> c<64> l<10:1> el<15:10>
        n<> u<64> t<Module_nonansi_header> p<119> c<51> s<72> l<10:1> el<10:45>
          n<module> u<51> t<Module_keyword> p<64> s<52> l<10:1> el<10:7>
          n<mid> u<52> t<STRING_CONST> p<64> s<62> l<10:8> el<10:11>
          n<> u<62> t<Parameter_port_list> p<64> c<61> s<63> l<10:12> el<10:41>
            n<> u<61> t<Parameter_port_declaration> p<62> c<60> l<10:14> el<10:40>
              n<> u<60> t<Parameter_declaration> p<61> c<59> l<10:14> el<10:40>
                n<> u<59> t<TYPE> p<60> s<58> l<10:24> el<10:28>
                n<> u<58> t<List_of_param_assignments> p<60> c<57> l<10:29> el<10:40>
                  n<> u<57> t<Param_assignment> p<58> c<53> l<10:29> el<10:40>
                    n<TP0> u<53> t<STRING_CONST> p<57> s<56> l<10:29> el<10:32>
                    n<> u<56> t<Constant_param_expression> p<57> c<55> l<10:35> el<10:40>
                      n<> u<55> t<Data_type> p<56> c<54> l<10:35> el<10:40>
                        n<> u<54> t<IntVec_TypeLogic> p<55> l<10:35> el<10:40>
          n<> u<63> t<List_of_ports> p<64> l<10:42> el<10:44>
        n<> u<72> t<Module_item> p<119> c<71> s<92> l<11:2> el<11:12>
          n<> u<71> t<Port_declaration> p<72> c<70> l<11:2> el<11:11>
            n<> u<70> t<Interface_port_declaration> p<71> c<66> l<11:2> el<11:11>
              n<TP0> u<66> t<Interface_identifier> p<70> c<65> s<69> l<11:2> el<11:5>
                n<TP0> u<65> t<STRING_CONST> p<66> l<11:2> el<11:5>
              n<> u<69> t<List_of_interface_identifiers> p<70> c<68> l<11:6> el<11:11>
                n<DATA0> u<68> t<Interface_identifier> p<69> c<67> l<11:6> el<11:11>
                  n<DATA0> u<67> t<STRING_CONST> p<68> l<11:6> el<11:11>
        n<> u<92> t<Module_item> p<119> c<91> s<117> l<12:2> el<12:27>
          n<> u<91> t<Non_port_module_item> p<92> c<90> l<12:2> el<12:27>
            n<> u<90> t<Module_or_generate_item> p<91> c<89> l<12:2> el<12:27>
              n<> u<89> t<Module_instantiation> p<90> c<73> l<12:2> el<12:27>
                n<bottom> u<73> t<STRING_CONST> p<89> s<83> l<12:2> el<12:8>
                n<> u<83> t<Parameter_value_assignment> p<89> c<82> s<88> l<12:9> el<12:21>
                  n<> u<82> t<List_of_parameter_assignments> p<83> c<81> l<12:11> el<12:20>
                    n<> u<81> t<Named_parameter_assignment> p<82> c<74> l<12:11> el<12:20>
                      n<TP1> u<74> t<STRING_CONST> p<81> s<80> l<12:12> el<12:15>
                      n<> u<80> t<Param_expression> p<81> c<79> l<12:16> el<12:19>
                        n<> u<79> t<Mintypmax_expression> p<80> c<78> l<12:16> el<12:19>
                          n<> u<78> t<Expression> p<79> c<77> l<12:16> el<12:19>
                            n<> u<77> t<Primary> p<78> c<76> l<12:16> el<12:19>
                              n<> u<76> t<Primary_literal> p<77> c<75> l<12:16> el<12:19>
                                n<TP0> u<75> t<STRING_CONST> p<76> l<12:16> el<12:19>
                n<> u<88> t<Hierarchical_instance> p<89> c<85> l<12:22> el<12:26>
                  n<> u<85> t<Name_of_instance> p<88> c<84> s<87> l<12:22> el<12:24>
                    n<u1> u<84> t<STRING_CONST> p<85> l<12:22> el<12:24>
                  n<> u<87> t<List_of_port_connections> p<88> c<86> l<12:25> el<12:25>
                    n<> u<86> t<Ordered_port_connection> p<87> l<12:25> el<12:25>
        n<> u<117> t<Module_item> p<119> c<116> s<118> l<13:2> el<13:38>
          n<> u<116> t<Non_port_module_item> p<117> c<115> l<13:2> el<13:38>
            n<> u<115> t<Module_or_generate_item> p<116> c<114> l<13:2> el<13:38>
              n<> u<114> t<Module_instantiation> p<115> c<93> l<13:2> el<13:38>
                n<bottom> u<93> t<STRING_CONST> p<114> s<108> l<13:2> el<13:8>
                n<> u<108> t<Parameter_value_assignment> p<114> c<107> s<113> l<13:9> el<13:32>
                  n<> u<107> t<List_of_parameter_assignments> p<108> c<98> l<13:11> el<13:31>
                    n<> u<98> t<Named_parameter_assignment> p<107> c<94> s<106> l<13:11> el<13:20>
                      n<TP1> u<94> t<STRING_CONST> p<98> s<97> l<13:12> el<13:15>
                      n<> u<97> t<Param_expression> p<98> c<96> l<13:16> el<13:19>
                        n<> u<96> t<Data_type> p<97> c<95> l<13:16> el<13:19>
                          n<> u<95> t<IntegerAtomType_Int> p<96> l<13:16> el<13:19>
                    n<> u<106> t<Named_parameter_assignment> p<107> c<99> l<13:22> el<13:31>
                      n<SIZE> u<99> t<STRING_CONST> p<106> s<105> l<13:23> el<13:27>
                      n<> u<105> t<Param_expression> p<106> c<104> l<13:28> el<13:30>
                        n<> u<104> t<Mintypmax_expression> p<105> c<103> l<13:28> el<13:30>
                          n<> u<103> t<Expression> p<104> c<102> l<13:28> el<13:30>
                            n<> u<102> t<Primary> p<103> c<101> l<13:28> el<13:30>
                              n<> u<101> t<Primary_literal> p<102> c<100> l<13:28> el<13:30>
                                n<20> u<100> t<INT_CONST> p<101> l<13:28> el<13:30>
                n<> u<113> t<Hierarchical_instance> p<114> c<110> l<13:33> el<13:37>
                  n<> u<110> t<Name_of_instance> p<113> c<109> s<112> l<13:33> el<13:35>
                    n<u2> u<109> t<STRING_CONST> p<110> l<13:33> el<13:35>
                  n<> u<112> t<List_of_port_connections> p<113> c<111> l<13:36> el<13:36>
                    n<> u<111> t<Ordered_port_connection> p<112> l<13:36> el<13:36>
        n<> u<118> t<ENDMODULE> p<119> l<15:1> el<15:10>
    n<> u<199> t<Description> p<200> c<198> l<17:1> el<21:10>
      n<> u<198> t<Module_declaration> p<199> c<154> l<17:1> el<21:10>
        n<> u<154> t<Module_ansi_header> p<198> c<121> s<164> l<17:1> el<17:90>
          n<module> u<121> t<Module_keyword> p<154> s<122> l<17:1> el<17:7>
          n<bottom> u<122> t<STRING_CONST> p<154> s<153> l<17:8> el<17:14>
          n<> u<153> t<Parameter_port_list> p<154> c<131> l<17:15> el<17:89>
            n<> u<131> t<Parameter_port_declaration> p<153> c<130> s<143> l<17:17> el<17:43>
              n<> u<130> t<Parameter_declaration> p<131> c<129> l<17:17> el<17:43>
                n<> u<129> t<TYPE> p<130> s<128> l<17:27> el<17:31>
                n<> u<128> t<List_of_param_assignments> p<130> c<127> l<17:32> el<17:43>
                  n<> u<127> t<Param_assignment> p<128> c<123> l<17:32> el<17:43>
                    n<TP1> u<123> t<STRING_CONST> p<127> s<126> l<17:32> el<17:35>
                    n<> u<126> t<Constant_param_expression> p<127> c<125> l<17:38> el<17:43>
                      n<> u<125> t<Data_type> p<126> c<124> l<17:38> el<17:43>
                        n<> u<124> t<IntVec_TypeLogic> p<125> l<17:38> el<17:43>
            n<> u<143> t<Parameter_port_declaration> p<153> c<142> s<152> l<17:45> el<17:62>
              n<> u<142> t<Parameter_declaration> p<143> c<132> l<17:45> el<17:62>
                n<> u<132> t<Data_type_or_implicit> p<142> s<141> l<17:55> el<17:55>
                n<> u<141> t<List_of_param_assignments> p<142> c<140> l<17:55> el<17:62>
                  n<> u<140> t<Param_assignment> p<141> c<133> l<17:55> el<17:62>
                    n<SIZE> u<133> t<STRING_CONST> p<140> s<139> l<17:55> el<17:59>
                    n<> u<139> t<Constant_param_expression> p<140> c<138> l<17:60> el<17:62>
                      n<> u<138> t<Constant_mintypmax_expression> p<139> c<137> l<17:60> el<17:62>
                        n<> u<137> t<Constant_expression> p<138> c<136> l<17:60> el<17:62>
                          n<> u<136> t<Constant_primary> p<137> c<135> l<17:60> el<17:62>
                            n<> u<135> t<Primary_literal> p<136> c<134> l<17:60> el<17:62>
                              n<10> u<134> t<INT_CONST> p<135> l<17:60> el<17:62>
            n<> u<152> t<Parameter_port_declaration> p<153> c<151> l<17:64> el<17:88>
              n<> u<151> t<Parameter_declaration> p<152> c<150> l<17:64> el<17:88>
                n<> u<150> t<TYPE> p<151> s<149> l<17:74> el<17:78>
                n<> u<149> t<List_of_param_assignments> p<151> c<148> l<17:79> el<17:88>
                  n<> u<148> t<Param_assignment> p<149> c<144> l<17:79> el<17:88>
                    n<TP2> u<144> t<STRING_CONST> p<148> s<147> l<17:79> el<17:82>
                    n<> u<147> t<Constant_param_expression> p<148> c<146> l<17:85> el<17:88>
                      n<> u<146> t<Data_type> p<147> c<145> l<17:85> el<17:88>
                        n<> u<145> t<IntegerAtomType_Int> p<146> l<17:85> el<17:88>
        n<> u<164> t<Non_port_module_item> p<198> c<163> s<186> l<18:5> el<18:15>
          n<> u<163> t<Module_or_generate_item> p<164> c<162> l<18:5> el<18:15>
            n<> u<162> t<Module_common_item> p<163> c<161> l<18:5> el<18:15>
              n<> u<161> t<Module_or_generate_item_declaration> p<162> c<160> l<18:5> el<18:15>
                n<> u<160> t<Package_or_generate_item_declaration> p<161> c<159> l<18:5> el<18:15>
                  n<> u<159> t<Net_declaration> p<160> c<155> l<18:5> el<18:15>
                    n<TP1> u<155> t<STRING_CONST> p<159> s<158> l<18:5> el<18:8>
                    n<> u<158> t<List_of_net_decl_assignments> p<159> c<157> l<18:9> el<18:14>
                      n<> u<157> t<Net_decl_assignment> p<158> c<156> l<18:9> el<18:14>
                        n<DATA1> u<156> t<STRING_CONST> p<157> l<18:9> el<18:14>
        n<> u<186> t<Non_port_module_item> p<198> c<185> s<196> l<19:5> el<19:22>
          n<> u<185> t<Module_or_generate_item> p<186> c<184> l<19:5> el<19:22>
            n<> u<184> t<Module_common_item> p<185> c<183> l<19:5> el<19:22>
              n<> u<183> t<Module_or_generate_item_declaration> p<184> c<182> l<19:5> el<19:22>
                n<> u<182> t<Package_or_generate_item_declaration> p<183> c<181> l<19:5> el<19:22>
                  n<> u<181> t<Data_declaration> p<182> c<180> l<19:5> el<19:22>
                    n<> u<180> t<Variable_declaration> p<181> c<176> l<19:5> el<19:22>
                      n<> u<176> t<Data_type> p<180> c<165> s<179> l<19:5> el<19:19>
                        n<> u<165> t<IntVec_TypeLogic> p<176> s<175> l<19:5> el<19:10>
                        n<> u<175> t<Packed_dimension> p<176> c<174> l<19:11> el<19:19>
                          n<> u<174> t<Constant_range> p<175> c<169> l<19:12> el<19:18>
                            n<> u<169> t<Constant_expression> p<174> c<168> s<173> l<19:12> el<19:16>
                              n<> u<168> t<Constant_primary> p<169> c<167> l<19:12> el<19:16>
                                n<> u<167> t<Primary_literal> p<168> c<166> l<19:12> el<19:16>
                                  n<SIZE> u<166> t<STRING_CONST> p<167> l<19:12> el<19:16>
                            n<> u<173> t<Constant_expression> p<174> c<172> l<19:17> el<19:18>
                              n<> u<172> t<Constant_primary> p<173> c<171> l<19:17> el<19:18>
                                n<> u<171> t<Primary_literal> p<172> c<170> l<19:17> el<19:18>
                                  n<0> u<170> t<INT_CONST> p<171> l<19:17> el<19:18>
                      n<> u<179> t<List_of_variable_decl_assignments> p<180> c<178> l<19:20> el<19:21>
                        n<> u<178> t<Variable_decl_assignment> p<179> c<177> l<19:20> el<19:21>
                          n<a> u<177> t<STRING_CONST> p<178> l<19:20> el<19:21>
        n<> u<196> t<Non_port_module_item> p<198> c<195> s<197> l<20:5> el<20:15>
          n<> u<195> t<Module_or_generate_item> p<196> c<194> l<20:5> el<20:15>
            n<> u<194> t<Module_common_item> p<195> c<193> l<20:5> el<20:15>
              n<> u<193> t<Module_or_generate_item_declaration> p<194> c<192> l<20:5> el<20:15>
                n<> u<192> t<Package_or_generate_item_declaration> p<193> c<191> l<20:5> el<20:15>
                  n<> u<191> t<Net_declaration> p<192> c<187> l<20:5> el<20:15>
                    n<TP2> u<187> t<STRING_CONST> p<191> s<190> l<20:5> el<20:8>
                    n<> u<190> t<List_of_net_decl_assignments> p<191> c<189> l<20:9> el<20:14>
                      n<> u<189> t<Net_decl_assignment> p<190> c<188> l<20:9> el<20:14>
                        n<DATA2> u<188> t<STRING_CONST> p<189> l<20:9> el<20:14>
        n<> u<197> t<ENDMODULE> p<198> l<21:1> el<21:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParam/dut.sv:1:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParam/dut.sv:10:1: No timescale set for "mid".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParam/dut.sv:17:1: No timescale set for "bottom".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TypeParam/dut.sv:17:1: Compile module "work@bottom".
[INF:CP0303] ${SURELOG_DIR}/tests/TypeParam/dut.sv:10:1: Compile module "work@mid".
[INF:CP0303] ${SURELOG_DIR}/tests/TypeParam/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               3
Design                                                 1
IntTypespec                                            2
LogicNet                                               4
LogicTypespec                                          3
LogicVar                                               1
Module                                                 3
ModuleTypespec                                         2
ParamAssign                                            1
Parameter                                              1
Range                                                  2
RefModule                                              3
RefObj                                                 2
RefTypespec                                            9
TypeParameter                                          4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TypeParam/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@bottom
  |vpiVariables:
  \_LogicVar: (work@bottom.a), line:19:20, endln:19:21
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |vpiTypespec:
    \_RefTypespec: (work@bottom.a), line:19:5, endln:19:19
      |vpiParent:
      \_LogicVar: (work@bottom.a), line:19:20, endln:19:21
      |vpiFullName:work@bottom.a
      |vpiActual:
      \_LogicTypespec: , line:19:5, endln:19:19
    |vpiName:a
    |vpiFullName:work@bottom.a
    |vpiVisibility:1
  |vpiReg:
  \_LogicVar: (work@bottom.a), line:19:20, endln:19:21
  |vpiParameter:
  \_TypeParameter: (work@bottom.TP1), line:17:32, endln:17:35
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |vpiName:TP1
    |vpiFullName:work@bottom.TP1
    |vpiTypespec:
    \_RefTypespec: (work@bottom.TP1), line:17:38, endln:17:43
      |vpiParent:
      \_TypeParameter: (work@bottom.TP1), line:17:32, endln:17:35
      |vpiFullName:work@bottom.TP1
      |vpiActual:
      \_LogicTypespec: , line:17:38, endln:17:43
  |vpiParameter:
  \_Parameter: (work@bottom.SIZE), line:17:55, endln:17:62
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |UINT:10
    |vpiName:SIZE
    |vpiFullName:work@bottom.SIZE
  |vpiParameter:
  \_TypeParameter: (work@bottom.TP2), line:17:79, endln:17:82
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |vpiName:TP2
    |vpiFullName:work@bottom.TP2
    |vpiTypespec:
    \_RefTypespec: (work@bottom.TP2), line:17:85, endln:17:88
      |vpiParent:
      \_TypeParameter: (work@bottom.TP2), line:17:79, endln:17:82
      |vpiFullName:work@bottom.TP2
      |vpiActual:
      \_IntTypespec: , line:17:85, endln:17:88
  |vpiParamAssign:
  \_ParamAssign: , line:17:55, endln:17:62
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |vpiRhs:
    \_Constant: , line:17:60, endln:17:62
      |vpiParent:
      \_ParamAssign: , line:17:55, endln:17:62
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@bottom.SIZE), line:17:55, endln:17:62
  |vpiTypedef:
  \_TypeParameter: (work@bottom.TP1), line:17:32, endln:17:35
  |vpiTypedef:
  \_LogicTypespec: , line:17:38, endln:17:43
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
  |vpiTypedef:
  \_TypeParameter: (work@bottom.TP2), line:17:79, endln:17:82
  |vpiTypedef:
  \_IntTypespec: , line:17:85, endln:17:88
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: , line:19:5, endln:19:19
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |vpiRange:
    \_Range: , line:19:11, endln:19:19
      |vpiParent:
      \_LogicTypespec: , line:19:5, endln:19:19
      |vpiLeftRange:
      \_RefObj: (work@bottom.SIZE), line:19:12, endln:19:16
        |vpiParent:
        \_Range: , line:19:11, endln:19:19
        |vpiName:SIZE
        |vpiFullName:work@bottom.SIZE
        |vpiActual:
        \_Parameter: (work@bottom.SIZE), line:17:55, endln:17:62
      |vpiRightRange:
      \_Constant: , line:19:17, endln:19:18
        |vpiParent:
        \_Range: , line:19:11, endln:19:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_TypeParameter: (work@bottom.TP1), line:17:32, endln:17:35
  |vpiImportTypespec:
  \_LogicTypespec: , line:17:38, endln:17:43
  |vpiImportTypespec:
  \_TypeParameter: (work@bottom.TP2), line:17:79, endln:17:82
  |vpiImportTypespec:
  \_IntTypespec: , line:17:85, endln:17:88
  |vpiImportTypespec:
  \_LogicNet: (work@bottom.DATA1), line:18:9, endln:18:14
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |vpiTypespec:
    \_RefTypespec: (work@bottom.DATA1.TP1), line:18:5, endln:18:8
      |vpiParent:
      \_LogicNet: (work@bottom.DATA1), line:18:9, endln:18:14
      |vpiName:TP1
      |vpiFullName:work@bottom.DATA1.TP1
      |vpiActual:
      \_TypeParameter: (work@bottom.TP1), line:17:32, endln:17:35
    |vpiName:DATA1
    |vpiFullName:work@bottom.DATA1
  |vpiImportTypespec:
  \_LogicTypespec: , line:19:5, endln:19:19
  |vpiImportTypespec:
  \_LogicVar: (work@bottom.a), line:19:20, endln:19:21
  |vpiImportTypespec:
  \_LogicNet: (work@bottom.DATA2), line:20:9, endln:20:14
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |vpiTypespec:
    \_RefTypespec: (work@bottom.DATA2.TP2), line:20:5, endln:20:8
      |vpiParent:
      \_LogicNet: (work@bottom.DATA2), line:20:9, endln:20:14
      |vpiName:TP2
      |vpiFullName:work@bottom.DATA2.TP2
      |vpiActual:
      \_TypeParameter: (work@bottom.TP2), line:17:79, endln:17:82
    |vpiName:DATA2
    |vpiFullName:work@bottom.DATA2
  |vpiDefName:work@bottom
  |vpiNet:
  \_LogicNet: (work@bottom.DATA1), line:18:9, endln:18:14
  |vpiNet:
  \_LogicNet: (work@bottom.DATA2), line:20:9, endln:20:14
|vpiAllModules:
\_Module: work@mid (work@mid), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:10:1, endln:15:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@mid
  |vpiParameter:
  \_TypeParameter: (work@mid.TP0), line:10:29, endln:10:32
    |vpiParent:
    \_Module: work@mid (work@mid), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:10:1, endln:15:10
    |vpiName:TP0
    |vpiFullName:work@mid.TP0
    |vpiTypespec:
    \_RefTypespec: (work@mid.TP0), line:10:35, endln:10:40
      |vpiParent:
      \_TypeParameter: (work@mid.TP0), line:10:29, endln:10:32
      |vpiFullName:work@mid.TP0
      |vpiActual:
      \_LogicTypespec: , line:10:35, endln:10:40
  |vpiTypedef:
  \_TypeParameter: (work@mid.TP0), line:10:29, endln:10:32
  |vpiTypedef:
  \_LogicTypespec: , line:10:35, endln:10:40
    |vpiParent:
    \_Module: work@mid (work@mid), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:10:1, endln:15:10
  |vpiTypedef:
  \_ModuleTypespec: (bottom), line:12:2, endln:12:8
    |vpiParent:
    \_Module: work@mid (work@mid), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:10:1, endln:15:10
    |vpiName:bottom
  |vpiImportTypespec:
  \_TypeParameter: (work@mid.TP0), line:10:29, endln:10:32
  |vpiImportTypespec:
  \_LogicTypespec: , line:10:35, endln:10:40
  |vpiImportTypespec:
  \_ModuleTypespec: (bottom), line:12:2, endln:12:8
  |vpiImportTypespec:
  \_LogicNet: (work@mid.DATA0), line:11:6, endln:11:11
    |vpiParent:
    \_Module: work@mid (work@mid), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:10:1, endln:15:10
    |vpiTypespec:
    \_RefTypespec: (work@mid.DATA0.TP0), line:11:2, endln:11:5
      |vpiParent:
      \_LogicNet: (work@mid.DATA0), line:11:6, endln:11:11
      |vpiName:TP0
      |vpiFullName:work@mid.DATA0.TP0
      |vpiActual:
      \_TypeParameter: (work@mid.TP0), line:10:29, endln:10:32
    |vpiName:DATA0
    |vpiFullName:work@mid.DATA0
  |vpiDefName:work@mid
  |vpiNet:
  \_LogicNet: (work@mid.DATA0), line:11:6, endln:11:11
  |vpiRefModule:
  \_RefModule: work@bottom (u1), line:12:2, endln:12:8
    |vpiParent:
    \_Module: work@mid (work@mid), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:10:1, endln:15:10
    |vpiName:u1
    |vpiDefName:work@bottom
    |vpiActual:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
  |vpiRefModule:
  \_RefModule: work@bottom (u2), line:13:2, endln:13:8
    |vpiParent:
    \_Module: work@mid (work@mid), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:10:1, endln:15:10
    |vpiName:u2
    |vpiDefName:work@bottom
    |vpiActual:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiParameter:
  \_TypeParameter: (work@top.TPTOP), line:2:16, endln:2:21
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:1:1, endln:8:10
    |vpiName:TPTOP
    |vpiFullName:work@top.TPTOP
    |vpiTypespec:
    \_RefTypespec: (work@top.TPTOP), line:2:24, endln:2:27
      |vpiParent:
      \_TypeParameter: (work@top.TPTOP), line:2:16, endln:2:21
      |vpiFullName:work@top.TPTOP
      |vpiActual:
      \_IntTypespec: , line:2:24, endln:2:27
  |vpiTypedef:
  \_TypeParameter: (work@top.TPTOP), line:2:16, endln:2:21
  |vpiTypedef:
  \_IntTypespec: , line:2:24, endln:2:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:1:1, endln:8:10
    |vpiSigned:1
  |vpiTypedef:
  \_ModuleTypespec: (mid), line:6:3, endln:6:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:1:1, endln:8:10
    |vpiName:mid
  |vpiImportTypespec:
  \_TypeParameter: (work@top.TPTOP), line:2:16, endln:2:21
  |vpiImportTypespec:
  \_IntTypespec: , line:2:24, endln:2:27
  |vpiImportTypespec:
  \_ModuleTypespec: (mid), line:6:3, endln:6:6
  |vpiImportTypespec:
  \_LogicNet: (work@top.DATATOP), line:4:8, endln:4:15
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@top.DATATOP.TPTOP), line:4:2, endln:4:7
      |vpiParent:
      \_LogicNet: (work@top.DATATOP), line:4:8, endln:4:15
      |vpiName:TPTOP
      |vpiFullName:work@top.DATATOP.TPTOP
      |vpiActual:
      \_TypeParameter: (work@top.TPTOP), line:2:16, endln:2:21
    |vpiName:DATATOP
    |vpiFullName:work@top.DATATOP
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.DATATOP), line:4:8, endln:4:15
  |vpiRefModule:
  \_RefModule: work@mid (u0), line:6:3, endln:6:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:1:1, endln:8:10
    |vpiName:u0
    |vpiDefName:work@mid
    |vpiActual:
    \_Module: work@mid (work@mid), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:10:1, endln:15:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
