\# Program start time:     UTC 2024.02.09 10:15:22.732
\# Local time: EST (UTC-05:00) 2024.02.09 05:15:22.732
\o Program:		@(#)$CDS: virtuoso version 6.1.8-64b 10/11/2023 09:56 (cpgbld01) $
\o Hierarchy:		/home/saul/cadence/installs/IC618/tools.lnx86/dfII/
\o Sub version:		sub-version  IC6.1.8-64b.500.34  (64-bit addresses)
\# Command line:	/pkg/cadence/installs/IC618/tools.lnx86/dfII/bin/64bit/virtuoso -noautostart -mpssession virtuoso22965 -mpshost phoenix -davinciService DaVinciService_22965_1707468654 -log /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/logs_saul/logs0/Job32.log -licenseLockFileName /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/.tmp_saul/.phoenix_22965 -interactiveA -interactiveE -interactiveRTT -nostdin -nographE -axlChildIdFlag 32
\# Host name (type):	phoenix (x86_64)
\# Operating system:	Linux 3.10.0-1160.105.1.el7.x86_64 #1 SMP Thu Dec 7 15:39:45 UTC 2023
\# Linux /etc/issue:	\S
\# Linux /etc/issue:	Kernel \r on an \m
\# X display name (WxH):	:2253 (1024x868)
\# Available geometry:			TL(0:0) BR(1023:867)
\# X server:			The X.Org Foundation
\# Depth of Visual (Root):	24 (24)
\# Number of Planes Used:	24
\# X version:		11.0 (vendor release 12004000)
\# X resource pool:	base 0x400000, mask 0x1fffff (2097151), shift 0
\# 			current id 0x0, current max 0x1ffffa (2097146)
\# Max data seg size:	     unlimited
\# Max process size:	     unlimited
\# Initial sbrk value:	        625 MB
\# Available memory:	     19,774 MB
\# System memory:	     23,948 MB
\# Maximum memory size:	     23,534 MB
\# Max mem available:	     19,984 MB
\# Initial memory used:	        210 MB
\#        process size:	      1,813 MB
\# Thread usage limits (effective/default):	maxthreads 4096/4096 maxload 6.00/6.00
\# Qt version:		5.9.1
\# Window Manager:	other
\# User Name:		saul
\o Working Directory:	phoenix:/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso
\# Process Id:		13842
\o 
\o COPYRIGHT (C) 1992-2023  CADENCE DESIGN SYSTEMS INC.  ALL RIGHTS RESERVED.
\o           (C) 1992-2023  UNIX SYSTEMS Laboratories INC.,
\o                          Reproduced with permission.
\o 
\o This Cadence Design Systems program and online documentation are
\o proprietary/confidential information and may be disclosed/used only
\o as authorized in a license agreement controlling such use and disclosure.
\o 
\o           RESTRICTED RIGHTS NOTICE (SHORT FORM)
\o Use/reproduction/disclosure is subject to restriction
\o set forth at FAR 1252.227-19 or its equivalent.
\o Loading geView.cxt 
\o Loading menuBuilder.cxt 
\o Loading schView.cxt 
\o Loading selectSv.cxt 
\o Loading pvsui.cxt
\o Loading wireEdit.cxt 
\o Loading pte2.cxt 
\o Loading xlUI.cxt 
\o Loading auCore.cxt 
\o Loading vhdl.cxt 
\o Loading seismic.cxt 
\o Loading ci.cxt 
\o Loading ams.cxt 
\o Loading oasis.cxt 
\o Loading analog.cxt 
\o Loading asimenv.cxt 
\o Loading dal.cxt 
\o Loading awv.cxt 
\o Loading socket.cxt 
\o Loading par.cxt 
\o Loading alvs.cxt 
\o Loading caa.cxt 
\o Loading amps.cxt 
\o Loading adexlCore.cxt 
\o Loading adexl.cxt 
\o *Info*    Exporting services from client ... 
\o 
\o Loading adexlDM.cxt 
\o Loading cpf.cxt 
\o Loading cli.cxt 
\o Loading lp.cxt 
\o INFO (ELI-00302) Connecting to parent process (session=virtuoso22965, host=phoenix). Connection mode is ICRP. Total timeout is 180 seconds. Connection timeout is 90 seconds.
\o INFO (ELI-00303) Step 1: Connecting to parent. Time spent is 0 seconds.
\o INFO (ELI-00304) The registration of the child 13842 within 90 seconds is being processed...
\o INFO (ELI-00305) The result of registration is true. Time spent is 0 seconds.
\o INFO (ELI-00308) The connection has ended. Result is true. Total time spent is 0 seconds.
\# [05:15:22.512377] Configured Lic search path (22.01-s002): 3000@lic08.ug.kth.se
\# Memory report: using         362 MB, process size 2,094 MB at UTC 2024.02.09 10:15:24.464
\o Loading .cdsinit for the XH018 X-Fab XKit.
\o     LOAD xh018_1143 SPECIFIC CALL-BACK ROUTINES
\o     LOAD ALL AVAILABLE P-CELL FUNCTIONS
\o ** Info: PDK loadpath is "/home/saul/pkg/xfab/XKIT/xh018/cadence/v9_0/PDK/IC61/v9_0_4"
\o Loading XfSktTools.cxt
\o Loading XfMenu.cxt
\o Loading XfTechXh018.cxt
\o Loading XfPcellCore.cxt
\o function ansiSpicePrintProperties_subcircuit redefined
\o Loading XfSkillExt.cxt
\o Initializing library.
\o Finished Initializing Library .
\o     Generic PcellKit: 'production' loaded.
\o     Generic Pcell Skill Tools: 'production' loaded.
\o Loading Circuit Prospector Setup (XfCircuitProspSetup.il)
\o     LOAD THE ENVIRONMENT FILE
\o  --> Setting the required PDK definitions...
\o     GDSII LAYER MAPPING FILE = "./.xkit/setup/xh018/cadence/PDK/TECH_XH018_1143/strmInOut.layertable"
\o     GDSII OBJECT MAPPING FILE = "./.xkit/setup/xh018/cadence/PDK/TECH_XH018_1143/strmOutObjects.map"
\o Use model setup from PDK...
\o Loading spectrei.cxt 
\o Loading devCheck.cxt 
\o Loading relXpert.cxt 
\o Loading vdsil.cxt 
\o Loading hspiceD.cxt 
\o Loading spectreinl.cxt 
\o Loading UltraSim.cxt 
\o Loading msgHandler.cxt 
\o Loading AMSOSS.cxt 
\o Loading AMS.cxt 
\# Memory report: using         463 MB, process size 2,196 MB at UTC 2024.02.09 10:15:25.304
\o  --> Finished setting the required PDK definitions
\o  --> Setting the recommended EDA tool defaults...
\o  --> Finished setting the recommended EDA tool defaults
\o     LOAD DEFAULT BINDKEYS
\o Loading viva.cxt 
\o  --> AssuraTools Setup not available
\o *Info*    Client has finished starting ... 
\o 
\p > 
\# Loading perfDiag...
\# (PerfDiag): Set GDB path to environment variable 'gdbPath' (gdb).
\# Performance Diagnostic tool is installed. You can access PerfDiag from CIW Tools or use the shell command 'cdsPerfDiag -p 13842' to open it when Virtuoso freezes.
\# (PerfDiag): Loading backtrace from /pkg/cadence/installs/IC618/tools/lib/64bit/cdnslibunwind.so
\o     LOAD GENERIC "X-KIT" SKILL CONTEXT "./.xkit/setup/x_all/cadence/xenv/skill/context6/xkit.cxt" 
\o  - Menu "XKit Utilities" installed to CIW.
\o     LOAD ".cdsinit_personal" FILE FROM THE WORKING DIRECTORY.
\o     INFO: To customize this setup, please use the following environment variables:
\o           CUSTOM_SCRIPT_PATH - should point to the master shell or perl script
\o                              e.g.:
\o                              setenv CUSTOM_SCRIPT_PATH /path/to/my/script/LoadMyScripts.csh
\o           CUSTOM_SKILL_PATH - should point to your master skill load file
\o                              e.g.:
\o                              setenv CUSTOM_SKILL_PATH /path/to/my/skill/LoadMySkills.il
\o  -> END LOAD ".cdsinit" FILE
\# Available memory:         19,515 MB at UTC 2024.02.09 10:15:32.950
\# Memory report: Maximum memory size now 19,999 MB at UTC 2024.02.09 10:15:32.950
\# Thread usage report: 12 active threads, active load 1.40 at UTC 2024.02.09 10:15:32.950
\o Loading vqp.cxt 
\o Loading hdlPkg.cxt 
\o 
\o 
\o *Info*    Configuring the session ...
\o 
\o Loading simui.cxt 
\o 	Library      = TOP
\o 	Cell         = top_tb
\o 	View         = config_functional
\o 	Simulator    = ams
\o 	State Path   = $AXL_SETUPDB_DIR/test_states
\o 	State Name   = TOP:top_tb:1_none_Interactive.11
\o 	Results DB   = /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/TOP/top_tb/adexl/results/data/Interactive.11.rdb
\o 	Results Dir  = /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim/TOP/top_tb/adexl/results/data/Interactive.11/1/TOP:top_tb:1
\o 	Results Loc  = /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim/TOP/top_tb/adexl/results/data
\o 	Project Dir  = /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim
\o 	Setup DB loc = /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/TOP/top_tb/adexl
\o 	File Encoding = 0
\o 
\o 
\o WARNING (AMS-1058): The rule 'ConnRules_inhconn_full_fast_gnd' has been specified twice for the library 'xfab_connectLib' in the connectRules.il file. Therefore, the second occurrence of this rule has been ignored.
\o 
\o 
\o *Info*    The auto suspension is disabled.
\o 
\o Loading monte.cxt 
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (3 1) on testbench [ TOP:top_tb:1 ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting var temperature = "27"
\o Setting temp(T) = 27
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim/TOP/top_tb/adexl/results/data/Interactive.11/1/TOP:top_tb:1/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim/TOP/top_tb/adexl/results/data/Interactive.11/1/TOP:top_tb:1
\o 
\o 
\o *Info*    Creating Netlist for Point ID (3 1)
\o 
\o generate netlist...
\o INFO (AMS-2142): The AMS Unified Netlisting (AMS UNL) flow has been enabled.
\w *WARNING* (AMS-2187): Support for the 'Connect Rule/Connect Module Based Setup' option in the Interface Element (IE) Setup form will be removed in a future release. Cadence recommends that you switch to use the 'Interface Element/IE-card Based Setup (OSS/UNL)' option in this form.
\o Loading seCore.cxt 
\o INFO (AMS-2031): The instances bound to the views specified in the 'Netlist using spectre CDF simInfo'
\o  field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o  analog primitives using the Spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o Loading verilogI.cxt 
\# [05:16:10.390280] Periodic Lic check successful
\# [05:16:10.390281] Feature usage summary:
\o Begin Netlisting Feb  9 05:16:10 2024
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim/TOP/top_tb/adexl/results/data/Interactive.11/1/TOP:top_tb:1/netlist/digital/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\# Memory report: using         674 MB, process size 2,413 MB at UTC 2024.02.09 10:16:12.993
\o INFO (AMS-2150): Generating the 'changedVarsSummary' file in the 'netlist' directory. This file prints the values of the netlister control variables, which are different from their default values. To disable the file creation, type 'envSetVal("ams.netlisterOpts" "print_control_vars" 'boolean nil )' in the '.cdsinit' file.
\o INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\o Loading digitalSim.cxt 
\o WARNING (VLOGNET-110): The cell 'TOP/top_tb/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------
\o 
\o 
\o 
\o LIB NAME                    CELL NAME                   VIEW NAME            NOTE             
\o ---------                   ---------                   ---------            ----             
\o 
\o IO_CELLS_JIC3V              VDDORPADPC                  verilogams           *Stopping View*  
\o IO_CELLS_JIC3V              VDDPADPC                    verilogams           *Stopping View*  
\o IO_CELLS_JIC3V              GNDORPADPC                  verilogams           *Stopping View*  
\o IO_CELLS_JIC3V              PSUBPADPC                   verilogams           *Stopping View*  
\o IO_CELLS_JIC3V              GNDPADPC                    verilogams           *Stopping View*  
\o VLG_PRIMITIVES              check_gnd                   verilogams           *Stopping View*  
\o VLG_PRIMITIVES              check_buf                   functional           *Stopping View*  
\o VLG_PRIMITIVES              check_vdd                   verilogams           *Stopping View*  
\o IO_CELLS_JIC3V              PWRCUTDCPC                  verilogams           *Stopping View*  
\o VLG_PRIMITIVES              resistor_ams                verilogams           *Stopping View*  
\o IO_CELLS_JIC3V              APR00DPC                    verilogams           *Stopping View*  
\o PRIMLIB                     ddnw                        spectre              *Stopping View*  
\o PRIMLIB                     dhpw                        spectre              *Stopping View*  
\o PRIMLIB                     rdp_io                      spectre              *Stopping View*  
\o PRIMLIB                     dphnw                       spectre              *Stopping View*  
\o PRIMLIB                     pmb                         spectre              *Stopping View*  
\o PRIMLIB                     dp3                         spectre              *Stopping View*  
\o PRIMLIB                     rnp1                        spectre              *Stopping View*  
\o PRIMLIB                     pe3i                        spectre              *Stopping View*  
\o PRIMLIB                     rdp3                        spectre              *Stopping View*  
\o PRIMLIB                     dnpdd_scr                   spectre              *Stopping View*  
\o PRIMLIB                     dpdd_scr                    spectre              *Stopping View*  
\o PRIMLIB                     dpdnw                       spectre              *Stopping View*  
\o PRIMLIB                     rpp1s                       spectre              *Stopping View*  
\o PRIMLIB                     ne3                         spectre              *Stopping View*  
\o PRIMLIB                     pe3                         spectre              *Stopping View*  
\o PRIMLIB                     nedia                       spectre              *Stopping View*  
\o PRIMLIB                     rpp1k1_3                    spectre              *Stopping View*  
\o COUNTER_JI3                 counter                     functional           *Stopping View*  
\o COUNTER_JI3                 counter_stimulus            verilogams           *Stopping View*  
\o analogLib                   vdc                         spectre              *Stopping View*  
\o analogLib                   res                         spectre              *Stopping View*  
\o analogLib                   vpulse                      spectre              *Stopping View*  
\o TOP                         top_tb                      schematic                             
\o TOP                         top                         schematic                             
\o INV_HV                      inv_hv                      schematic                             
\o INV_LP                      inv                         schematic                             
\o IORING                      ioring                      schematic                             
\o HV_CELLS                    HVD4SJD1R5PKFs              schematic                             
\o HV_CELLS                    ioh_c5pk                    schematic                             
\o HV_CELLS                    ioh_pmbsabhv_750            schematic                             
\o HV_CELLS                    ioh_pmbsab_15_10            schematic                             
\o HV_CELLS                    ioh_pe3isabhv_1050gcr       schematic                             
\o HV_CELLS                    ioh_pe3isab_15_04           schematic                             
\o HV_CELLS                    ioh_iscrd2_4x100            schematic                             
\o HV_CELLS                    HVDD4D2PK                   schematic                             
\o HV_CELLS                    ioh_d2pk                    schematic                             
\o HV_CELLS                    HVDD4DJ5PKFs                schematic                             
\o HV_CELLS                    ioh_d5pk                    schematic                             
\o HV_CELLS                    ioh_pe3isabhv_2800gcr       schematic                             
\o HV_CELLS                    ioh_pe3isab_40_04           schematic                             
\o HV_CELLS                    ioh_pmbsabhv_2000           schematic                             
\o HV_CELLS                    ioh_pmbsab_40_10            schematic                             
\o HV_CELLS                    ioh_dhpw_2x100_stack3       schematic                             
\o HV_CELLS                    ioh_dhpw_2x100              schematic                             
\o IO_CELLS_JIC3V              APR04DPC                    verilogams                            
\o IO_CELLS_JIC3V              BT4PC                       verilogams                            
\o IO_CELLS_JIC3V              ICPC                        verilogams                            
\o 
\o ---------- End of netlist configuration information   ----------
\o function ansCdlCompPrim redefined
\o Loading hnlInit.cxt 
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o Initializing the control file using cp:
\o     cp /home/saul/cadence/installs/IC618/tools.lnx86/dfII/etc/si/control.spectre /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim/TOP/top_tb/adexl/results/data/Interactive.11/1/TOP:top_tb:1/netlist/analog/control
\o Copying Spectre source file 'spectre.inp'
\o Copying Spectre command file 'spectre.sim'
\o Running netlist assembly..
\o ........
\o End netlisting Feb  9 05:16:18 2024
\o INFO (AMS-1241): AMS UNL netlisting has completed successfully.
\o To view the modules, right-click the test name on the Tests and Analyses 
\o assistant pane and choose Netlist->Display menu option.
\o       ...successful.
\o create cds_globals...
\o Loading cdf.cxt 
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o 
\o *Info*    Running simulation on testbench [ TOP:top_tb:1 ] for Point
\o           ID (3 1).
\o 
\o Delete simulation data in /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim/TOP/top_tb/adexl/results/data/Interactive.11/1/TOP:top_tb:1/psf.
\o create cds_globals...
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o validating simulator hierarchy...
\o       ...successful.
\o running...
\o To check for output from compilation, elaboration and simulation run, 
\o right-click on the test name, result name, or any value in the "Results" 
\o tab of the Outputs section and choose "Output Log" menu option.
\o Loading paraplot.cxt 
\o INFO (ADE-3071): Simulation completed successfully.
\o reading simulation data...
\o       ...successful.
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 1) on testbench [ TOP:top_tb:1
\o           ].
\o 
\o 
\o 
\o 
\o 
\o Simulation design variables differ from those on the cellView,
\o they have been saved in the file "/tmp/saved-design-variables".
\o To save future changes, copy variables to cellView before exiting.
\o 
\o 
\o *Info*    Configuring the session ...
\o 
\o 	Library      = TOP
\o 	Cell         = top_tb
\o 	View         = config_sch
\o 	Simulator    = ams
\o 	State Path   = $AXL_SETUPDB_DIR/test_states
\o 	State Name   = TOP:top_tb:1:1_TOP:top_tb:1:1_state_Interactive.11
\o 	Results DB   = /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/TOP/top_tb/adexl/results/data/Interactive.11.rdb
\o 	Results Dir  = /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim/TOP/top_tb/adexl/results/data/Interactive.11/1/TOP:top_tb:1:1
\o 	Results Loc  = /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim/TOP/top_tb/adexl/results/data
\o 	Project Dir  = /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim
\o 	Setup DB loc = /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/TOP/top_tb/adexl
\o 	File Encoding = 0
\o 
\o 
\o 
\o *Info*    The auto suspension is disabled.
\o 
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (3 1) on testbench [ TOP:top_tb:1:1
\o           ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting var temperature = "27"
\o Setting temp(T) = 27
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim/TOP/top_tb/adexl/results/data/Interactive.11/1/TOP:top_tb:1:1/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim/TOP/top_tb/adexl/results/data/Interactive.11/1/TOP:top_tb:1:1
\o 
\o 
\o *Info*    Creating Netlist for Point ID (3 1)
\o 
\o generate netlist...
\o INFO (AMS-2142): The AMS Unified Netlisting (AMS UNL) flow has been enabled.
\w *WARNING* (AMS-2187): Support for the 'Connect Rule/Connect Module Based Setup' option in the Interface Element (IE) Setup form will be removed in a future release. Cadence recommends that you switch to use the 'Interface Element/IE-card Based Setup (OSS/UNL)' option in this form.
\o INFO (AMS-2031): The instances bound to the views specified in the 'Netlist using spectre CDF simInfo'
\o  field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o  analog primitives using the Spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o Initializing the control file using cp:
\o     cp /home/saul/cadence/installs/IC618/tools.lnx86/dfII/etc/si/control.ver /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim/TOP/top_tb/adexl/results/data/Interactive.11/1/TOP:top_tb:1:1/netlist/digital/control
\o Begin Netlisting Feb  9 05:16:33 2024
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim/TOP/top_tb/adexl/results/data/Interactive.11/1/TOP:top_tb:1:1/netlist/digital/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\o INFO (AMS-2150): Generating the 'changedVarsSummary' file in the 'netlist' directory. This file prints the values of the netlister control variables, which are different from their default values. To disable the file creation, type 'envSetVal("ams.netlisterOpts" "print_control_vars" 'boolean nil )' in the '.cdsinit' file.
\o INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\o WARNING (VLOGNET-110): The cell 'TOP/top_tb/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------
\o 
\o 
\o 
\o LIB NAME                    CELL NAME                   VIEW NAME            NOTE             
\o ---------                   ---------                   ---------            ----             
\o 
\o PRIMLIB                     dn3                         spectre              *Stopping View*  
\o PRIMLIB                     rdn3                        spectre              *Stopping View*  
\o PRIMLIB                     ne3i                        spectre              *Stopping View*  
\o PRIMLIB                     rdp3                        spectre              *Stopping View*  
\o PRIMLIB                     ddnwmv                      spectre              *Stopping View*  
\o PRIMLIB                     dipdnwmv                    spectre              *Stopping View*  
\o PRIMLIB                     pe3i                        spectre              *Stopping View*  
\o PRIMLIB                     rpp1                        spectre              *Stopping View*  
\o PRIMLIB                     dp3                         spectre              *Stopping View*  
\o PRIMLIB                     ddnw                        spectre              *Stopping View*  
\o PRIMLIB                     dhpw                        spectre              *Stopping View*  
\o PRIMLIB                     rdp_io                      spectre              *Stopping View*  
\o PRIMLIB                     dphnw                       spectre              *Stopping View*  
\o PRIMLIB                     pmb                         spectre              *Stopping View*  
\o PRIMLIB                     rnp1                        spectre              *Stopping View*  
\o PRIMLIB                     dnpdd_scr                   spectre              *Stopping View*  
\o PRIMLIB                     dpdd_scr                    spectre              *Stopping View*  
\o PRIMLIB                     dpdnw                       spectre              *Stopping View*  
\o PRIMLIB                     rpp1s                       spectre              *Stopping View*  
\o PRIMLIB                     ne3                         spectre              *Stopping View*  
\o PRIMLIB                     pe3                         spectre              *Stopping View*  
\o PRIMLIB                     nedia                       spectre              *Stopping View*  
\o PRIMLIB                     rpp1k1_3                    spectre              *Stopping View*  
\o COUNTER_JI3                 counter                     functional           *Stopping View*  
\o COUNTER_JI3                 counter_stimulus            verilogams           *Stopping View*  
\o analogLib                   vdc                         spectre              *Stopping View*  
\o analogLib                   res                         spectre              *Stopping View*  
\o analogLib                   vpulse                      spectre              *Stopping View*  
\o TOP                         top_tb                      schematic                             
\o TOP                         top                         schematic                             
\o INV_HV                      inv_hv                      schematic                             
\o INV_LP                      inv                         schematic                             
\o IORING                      ioring                      schematic                             
\o HV_CELLS                    HVD4SJD1R5PKFs              schematic                             
\o HV_CELLS                    ioh_c5pk                    schematic                             
\o HV_CELLS                    ioh_pmbsabhv_750            schematic                             
\o HV_CELLS                    ioh_pmbsab_15_10            schematic                             
\o HV_CELLS                    ioh_pe3isabhv_1050gcr       schematic                             
\o HV_CELLS                    ioh_pe3isab_15_04           schematic                             
\o HV_CELLS                    ioh_iscrd2_4x100            schematic                             
\o HV_CELLS                    HVDD4D2PK                   schematic                             
\o HV_CELLS                    ioh_d2pk                    schematic                             
\o HV_CELLS                    HVDD4DJ5PKFs                schematic                             
\o HV_CELLS                    ioh_d5pk                    schematic                             
\o HV_CELLS                    ioh_pe3isabhv_2800gcr       schematic                             
\o HV_CELLS                    ioh_pe3isab_40_04           schematic                             
\o HV_CELLS                    ioh_pmbsabhv_2000           schematic                             
\o HV_CELLS                    ioh_pmbsab_40_10            schematic                             
\o HV_CELLS                    ioh_dhpw_2x100_stack3       schematic                             
\o HV_CELLS                    ioh_dhpw_2x100              schematic                             
\o IO_CELLS_JIC3V              APR00DPC                    cmos_sch                              
\o IO_CELLS_JIC3V              APR04DPC                    cmos_sch                              
\o IO_CELLS_JIC3V              jio_anrdio_pc               cmos_sch                              
\o IO_CELLS_JIC3V              BT4PC                       cmos_sch                              
\o IO_CELLS_JIC3V              jio_ts4_pc                  cmos_sch                              
\o IO_CELLS_JIC3V              jio_tsctrl_pc               cmos_sch                              
\o IO_CELLS_JIC3V              jio_tp4_pc                  cmos_sch                              
\o IO_CELLS_JIC3V              PWRCUTDCPC                  cmos_sch                              
\o IO_CELLS_JIC3V              ICPC                        cmos_sch                              
\o IO_CELLS_JIC3V              jio_esd1_pc                 cmos_sch                              
\o IO_CELLS_JIC3V              jio_ne3is_pc                cmos_sch                              
\o IO_CELLS_JIC3V              jio_resp_pc                 cmos_sch                              
\o IO_CELLS_JIC3V              jio_bufc_pc                 cmos_sch                              
\o IO_CELLS_JIC3V              jio_ndtr_pc                 cmos_sch                              
\o IO_CELLS_JIC3V              jio_opdio_pc                cmos_sch                              
\o IO_CELLS_JIC3V              jio_lviodio_pc              cmos_sch                              
\o IO_CELLS_JIC3V              jio_ipdio_pc                cmos_sch                              
\o IO_CELLS_JIC3V              GNDPADPC                    cmos_sch                              
\o IO_CELLS_JIC3V              PSUBPADPC                   cmos_sch                              
\o IO_CELLS_JIC3V              GNDORPADPC                  cmos_sch                              
\o IO_CELLS_JIC3V              VDDPADPC                    cmos_sch                              
\o IO_CELLS_JIC3V              jio_pe3i_pc                 cmos_sch                              
\o IO_CELLS_JIC3V              VDDORPADPC                  cmos_sch                              
\o IO_CELLS_JIC3V              jio_andio_pc                cmos_sch                              
\o IO_CELLS_JIC3V              jio_ne3i_pc                 cmos_sch                              
\o 
\o ---------- End of netlist configuration information   ----------
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o Initializing the control file using cp:
\o     cp /home/saul/cadence/installs/IC618/tools.lnx86/dfII/etc/si/control.spectre /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim/TOP/top_tb/adexl/results/data/Interactive.11/1/TOP:top_tb:1:1/netlist/analog/control
\o Copying Spectre source file 'spectre.inp'
\o Copying Spectre command file 'spectre.sim'
\o Loading json.cxt 
\o Running netlist assembly..
\o .........
\o End netlisting Feb  9 05:16:39 2024
\o INFO (AMS-1241): AMS UNL netlisting has completed successfully.
\o To view the modules, right-click the test name on the Tests and Analyses 
\o assistant pane and choose Netlist->Display menu option.
\o       ...successful.
\o create cds_globals...
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o 
\o *Info*    Running simulation on testbench [ TOP:top_tb:1:1 ] for
\o           Point ID (3 1).
\o 
\o Delete simulation data in /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim/TOP/top_tb/adexl/results/data/Interactive.11/1/TOP:top_tb:1:1/psf.
\o create cds_globals...
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o validating simulator hierarchy...
\o       ...successful.
\o running...
\o To check for output from compilation, elaboration and simulation run, 
\o right-click on the test name, result name, or any value in the "Results" 
\o tab of the Outputs section and choose "Output Log" menu option.
\o INFO (ADE-3071): Simulation completed successfully.
\o reading simulation data...
\o       ...successful.
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 1) on testbench [
\o           TOP:top_tb:1:1 ].
\o 
\o 
\o 
\o 
\o 
\o Simulation design variables differ from those on the cellView,
\o they have been saved in the file "/tmp/saved-design-variables".
\o To save future changes, copy variables to cellView before exiting.
\o 
\o *Info*    Received signal SIGTERM.
\o 
\o 
