INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment12/Assignment12.srcs/sources_1/new/counter_load.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_load
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment12/Assignment12.srcs/sim_1/new/tb_counter_load.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_load
