// Seed: 1921911326
module module_0;
  tri0 id_1 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd1,
    parameter id_2 = 32'd13
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire _id_2;
  input wire _id_1;
  logic id_8;
  ;
  wire id_9;
  ;
  wire id_10;
  parameter id_11 = -1;
  assign id_5 = id_8;
  logic [-1 : id_1  ==  -1 'd0] id_12;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic [-1 : id_2] id_13;
  ;
  wire  id_14;
  logic id_15;
  assign id_9 = id_2;
  wire id_16;
  wire id_17;
endmodule
