--******************************************************--
--        PONTIFICIA UNIVERSIDAD JAVERIANA              --
--        Diseno de Sistemas Digitales   					  --
--                                                      --
-- Nombres  Oscar Castelblanco
--          Maria Alejandra Gomez
--******************************************************--                                            --
-- Fecha    31 de Mayo de 2017
--                                    --
--******************************************************--

--Definicion de las bibliotecas

library IEEE;
use IEEE.std_logic_1164.all;


--******************************************************--

--******************************************************--

entity Selector12II is
port(
        A: in std_logic_vector(0 to 11);
		  B: in std_logic_vector(0 to 11);
		  Control: in std_logic; -- Control en 1 deja pasar A y en 0 deja pasar B	  
		  Salida: out std_logic_vector(0 to 11)
);
end entity Selector12II;   

architecture Selector12IIArch of Selector12II is


begin


Salida(0) <= (Control and A(0)) or (not Control and B(0));
Salida(1) <= (Control and A(1)) or (not Control and B(1));
Salida(2) <= (Control and A(2)) or (not Control and B(2));
Salida(3) <= (Control and A(3)) or (not Control and B(3));
Salida(4) <= (Control and A(4)) or (not Control and B(4));
Salida(5) <= (Control and A(5)) or (not Control and B(5));
Salida(6) <= (Control and A(6)) or (not Control and B(6));
Salida(7) <= (Control and A(7)) or (not Control and B(7));
Salida(8) <= (Control and A(8)) or (not Control and B(8));
Salida(9) <= (Control and A(9)) or (not Control and B(9));
Salida(10) <= (Control and A(10)) or (not Control and B(10));
Salida(11) <= (Control and A(11)) or (not Control and B(11));


End Selector12IIArch;
--Definicion de la arquitectura 
--******************************************************--
--Aqui funcionamiento del Disenho1                  --
