

================================================================
== Synthesis Summary Report of 'funArr'
================================================================
+ General Information: 
    * Date:           Fri Jan 27 17:57:29 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        array_hls_27_jan
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvf1517-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+------+---------+---------+----------+---------+------+----------+------+----+---------+----------+-----+
    |      Modules      | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |         |          |     |
    |      & Loops      | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF   |    LUT   | URAM|
    +-------------------+------+------+---------+---------+----------+---------+------+----------+------+----+---------+----------+-----+
    |+ funArr           |     -|  5.93|       19|  190.000|         -|       20|     -|        no|     -|   -|  7 (~0%)|  48 (~0%)|    -|
    | o VITIS_LOOP_6_1  |     -|  7.30|       17|  170.000|         1|        1|    17|       yes|     -|   -|        -|         -|    -|
    +-------------------+------+------+---------+---------+----------+---------+------+----------+------+----+---------+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| A         | ap_none | 32       |
| S         | ap_vld  | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | int*     |
| S        | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| A        | A            | port    |
| S        | S            | port    |
| S        | S_ap_vld     | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------+-----+--------+----------+-----+--------+---------+
| Name               | DSP | Pragma | Variable | Op  | Impl   | Latency |
+--------------------+-----+--------+----------+-----+--------+---------+
| + funArr           | 0   |        |          |     |        |         |
|   add_ln6_fu_84_p2 | -   |        | add_ln6  | add | fabric | 0       |
+--------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

