INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/rx_edit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_uart_edit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CR/Desktop/testRxUart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testRxUart
