# Benchmark "mux" written by ABC on Sun Jul 13 20:28:33 2025
.model mux
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins_valid[0] \
 ins_valid[1] index[0] index[1] index_valid outs_ready
.outputs ins_ready[0] ins_ready[1] index_ready outs[0] outs[1] outs[2] \
 outs[3] outs[4] outs[5] outs[6] outs[7] outs_valid
.names index[1] index_valid new_n37
01 1
.names ins_valid[0] index[0] new_n38
10 1
.names new_n37 new_n38 new_n39
11 1
.names outs_ready new_n39 new_n40
11 1
.names ins_valid[0] new_n40 new_n41
10 1
.names rst new_n41 ins_ready[0]
00 1
.names ins_valid[1] index[0] new_n43
11 1
.names new_n37 new_n43 new_n44
11 1
.names outs_ready new_n44 new_n45
11 1
.names ins_valid[1] new_n45 new_n46
10 1
.names rst new_n46 ins_ready[1]
00 1
.names new_n39 new_n44 new_n48
00 1
.names rst new_n48 outs_valid
00 1
.names outs_ready outs_valid new_n50
11 1
.names index_valid new_n50 index_ready
10 0
.names ins[0] new_n44 new_n52
10 1
.names ins[8] new_n44 new_n53
11 1
.names new_n52 new_n53 new_n54
00 1
.names rst new_n54 outs[0]
00 1
.names ins[1] new_n44 new_n56
10 1
.names ins[9] new_n44 new_n57
11 1
.names new_n56 new_n57 new_n58
00 1
.names rst new_n58 outs[1]
00 1
.names ins[2] new_n44 new_n60
10 1
.names ins[10] new_n44 new_n61
11 1
.names new_n60 new_n61 new_n62
00 1
.names rst new_n62 outs[2]
00 1
.names ins[3] new_n44 new_n64
10 1
.names ins[11] new_n44 new_n65
11 1
.names new_n64 new_n65 new_n66
00 1
.names rst new_n66 outs[3]
00 1
.names ins[4] new_n44 new_n68
10 1
.names ins[12] new_n44 new_n69
11 1
.names new_n68 new_n69 new_n70
00 1
.names rst new_n70 outs[4]
00 1
.names ins[5] new_n44 new_n72
10 1
.names ins[13] new_n44 new_n73
11 1
.names new_n72 new_n73 new_n74
00 1
.names rst new_n74 outs[5]
00 1
.names ins[6] new_n44 new_n76
10 1
.names ins[14] new_n44 new_n77
11 1
.names new_n76 new_n77 new_n78
00 1
.names rst new_n78 outs[6]
00 1
.names ins[7] new_n44 new_n80
10 1
.names ins[15] new_n44 new_n81
11 1
.names new_n80 new_n81 new_n82
00 1
.names rst new_n82 outs[7]
00 1
.end
