I0: io16_hw_output_global_wrapper_stencil_clkwrk_10_op_hcompute_hw_output_global_wrapper_stencil_6_write_0
i1: io1_hw_output_global_wrapper_stencil_clkwrk_10_op_hcompute_hw_output_global_wrapper_stencil_6_write_valid
I2: io16_hw_output_global_wrapper_stencil_clkwrk_11_op_hcompute_hw_output_global_wrapper_stencil_7_write_0
i3: io1_hw_output_global_wrapper_stencil_clkwrk_11_op_hcompute_hw_output_global_wrapper_stencil_7_write_valid
I4: io16_hw_output_global_wrapper_stencil_clkwrk_12_op_hcompute_hw_output_global_wrapper_stencil_8_write_0
i5: io1_hw_output_global_wrapper_stencil_clkwrk_12_op_hcompute_hw_output_global_wrapper_stencil_8_write_valid
I6: io16_hw_output_global_wrapper_stencil_clkwrk_13_op_hcompute_hw_output_global_wrapper_stencil_9_write_0
i7: io1_hw_output_global_wrapper_stencil_clkwrk_13_op_hcompute_hw_output_global_wrapper_stencil_9_write_valid
I8: io16_hw_output_global_wrapper_stencil_clkwrk_14_op_hcompute_hw_output_global_wrapper_stencil_10_write_0
i9: io1_hw_output_global_wrapper_stencil_clkwrk_14_op_hcompute_hw_output_global_wrapper_stencil_10_write_valid
I10: io16_hw_output_global_wrapper_stencil_clkwrk_15_op_hcompute_hw_output_global_wrapper_stencil_11_write_0
i11: io1_hw_output_global_wrapper_stencil_clkwrk_15_op_hcompute_hw_output_global_wrapper_stencil_11_write_valid
I12: io16_hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_write_0
i13: io1_hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_write_valid
I14: io16_hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_1_write_0
i15: io1_hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_1_write_valid
I16: io16_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_2_write_0
i17: io1_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_2_write_valid
I18: io16_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_3_write_0
i19: io1_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_3_write_valid
I20: io16_hw_output_global_wrapper_stencil_clkwrk_8_op_hcompute_hw_output_global_wrapper_stencil_4_write_0
i21: io1_hw_output_global_wrapper_stencil_clkwrk_8_op_hcompute_hw_output_global_wrapper_stencil_4_write_valid
I22: io16_hw_output_global_wrapper_stencil_clkwrk_9_op_hcompute_hw_output_global_wrapper_stencil_5_write_0
i23: io1_hw_output_global_wrapper_stencil_clkwrk_9_op_hcompute_hw_output_global_wrapper_stencil_5_write_valid
p24: op_hcompute_denoised_1_stencil_1$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_7_400_401_tree$opN_1$_join$max_mux_i3674_i812
p25: op_hcompute_denoised_1_stencil_1$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_7_400_401_tree$opN_0$_join$max_mux_i3678_i812
p26: op_hcompute_denoised_1_stencil_1$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_7_400_401_tree$_join$max_mux_i3680_i812
p27: op_hcompute_denoised_1_stencil_1$inner_compute$umin_hw_input_global_wrapper_global_wrapper_stencil_6_401_402$min_mux_i3683_i2192
r28: b_b_stencil$d_reg__U1$reg0
r29: b_b_stencil$d_reg__U2$reg0
m30: b_b_stencil$ub_b_b_stencil_BANK_0_garnet
p31: op_hcompute_b_gr_stencil$inner_compute$add_b_b_stencil_3_b_b_stencil_4_573_i2632_i2231
p32: op_hcompute_b_gr_stencil$inner_compute$lshr_573_574_575_i2634_i212
p33: op_hcompute_g_b_stencil$inner_compute$add_g_gb_stencil_1_g_gb_stencil_2_508_i3733_i2231
p34: op_hcompute_g_b_stencil$inner_compute$lshr_508_509_510_i3735_i212
p35: op_hcompute_denoised_1_stencil$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_2_377_378_tree$opN_1$_join$max_mux_i3656_i812
p36: op_hcompute_denoised_1_stencil$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_2_377_378_tree$opN_0$_join$max_mux_i3660_i812
p37: op_hcompute_denoised_1_stencil$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_2_377_378_tree$_join$max_mux_i3662_i812
p38: op_hcompute_denoised_1_stencil$inner_compute$umin_hw_input_global_wrapper_global_wrapper_stencil_1_378_379$min_mux_i3665_i2192
p39: op_hcompute_g_b_stencil$inner_compute$add_g_gr_stencil_1_g_gr_stencil_2_511_i3727_i2231
p40: op_hcompute_g_b_stencil$inner_compute$lshr_511_509_512_i3729_i212
p41: op_hcompute_g_b_stencil$inner_compute$absd_g_gr_stencil_1_g_gr_stencil_2_506$sub_i3743_i134
p42: op_hcompute_g_b_stencil$inner_compute$absd_g_gr_stencil_1_g_gr_stencil_2_506$abs$mult_i3744_i1096
p43: op_hcompute_g_b_stencil$inner_compute$absd_g_gr_stencil_1_g_gr_stencil_2_506$abs$is_pos_i3746_i2391
p44: op_hcompute_g_b_stencil$inner_compute$absd_g_gr_stencil_1_g_gr_stencil_2_506$abs$out_mux_i3747_i1784
p45: op_hcompute_g_b_stencil$inner_compute$absd_g_gb_stencil_1_g_gb_stencil_2_505$sub_i3737_i134
p46: op_hcompute_g_b_stencil$inner_compute$absd_g_gb_stencil_1_g_gb_stencil_2_505$abs$mult_i3738_i1096
p47: op_hcompute_g_b_stencil$inner_compute$absd_g_gb_stencil_1_g_gb_stencil_2_505$abs$is_pos_i3740_i2391
p48: op_hcompute_g_b_stencil$inner_compute$absd_g_gb_stencil_1_g_gb_stencil_2_505$abs$out_mux_i3741_i1784
p49: op_hcompute_g_b_stencil$inner_compute$ult_505_506_507_i3748_i571
p50: op_hcompute_g_b_stencil$inner_compute$mux_507_510_512_i3749_i1784
p51: op_hcompute_b_gr_stencil$inner_compute$add_g_b_stencil_3_g_b_stencil_4_577_i2639_i2231
p52: op_hcompute_b_gr_stencil$inner_compute$lshr_577_574_578_i2641_i212
p53: op_hcompute_b_gr_stencil$inner_compute$sub_576_578_579_i2642_i1985
r54: b_gr_stencil$d_reg__U3$reg0
r55: g_b_stencil$d_reg__U5$reg0
r56: g_b_stencil$d_reg__U6$reg0
m57: g_b_stencil$ub_g_b_stencil_BANK_0_garnet
p58: op_hcompute_denoised_1_stencil_3$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_17_448_449_tree$opN_1$_join$max_mux_i3710_i812
p59: op_hcompute_denoised_1_stencil_3$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_17_448_449_tree$opN_0$_join$max_mux_i3714_i812
p60: op_hcompute_denoised_1_stencil_3$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_17_448_449_tree$_join$max_mux_i3716_i812
p61: op_hcompute_denoised_1_stencil_3$inner_compute$umin_hw_input_global_wrapper_global_wrapper_stencil_16_449_450$min_mux_i3719_i2192
r62: g_gb_stencil$d_reg__U8$reg0
r63: g_gb_stencil$d_reg__U9$reg0
m64: g_gb_stencil$ub_g_gb_stencil_BANK_0_garnet
r65: g_gr_stencil$d_reg__U11$reg0
r66: g_gr_stencil$d_reg__U12$reg0
m67: g_gr_stencil$ub_g_gr_stencil_BANK_0_garnet
p68: op_hcompute_g_r_stencil$inner_compute$add_g_gr_stencil_4_g_gr_stencil_5_614_i3795_i2231
p69: op_hcompute_g_r_stencil$inner_compute$lshr_614_615_616_i3797_i212
p70: op_hcompute_g_r_stencil$inner_compute$add_g_gb_stencil_4_g_gb_stencil_5_617_i3789_i2231
p71: op_hcompute_g_r_stencil$inner_compute$lshr_617_615_618_i3791_i212
p72: op_hcompute_g_r_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_5_612$sub_i3805_i134
p73: op_hcompute_g_r_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_5_612$abs$mult_i3806_i1096
p74: op_hcompute_g_r_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_5_612$abs$is_pos_i3808_i2391
p75: op_hcompute_g_r_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_5_612$abs$out_mux_i3809_i1784
p76: op_hcompute_g_r_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_5_611$sub_i3799_i134
p77: op_hcompute_g_r_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_5_611$abs$mult_i3800_i1096
p78: op_hcompute_g_r_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_5_611$abs$is_pos_i3802_i2391
p79: op_hcompute_g_r_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_5_611$abs$out_mux_i3803_i1784
p80: op_hcompute_g_r_stencil$inner_compute$ult_611_612_613_i3810_i571
p81: op_hcompute_g_r_stencil$inner_compute$mux_613_616_618_i3811_i1784
r82: g_r_stencil$d_reg__U14$reg0
r83: g_r_stencil$d_reg__U15$reg0
m84: g_r_stencil$ub_g_r_stencil_BANK_0_garnet
r85: hw_input_global_wrapper_global_wrapper_stencil$d_reg__U23$reg0
r86: hw_input_global_wrapper_global_wrapper_stencil$d_reg__U24$reg0
r87: hw_input_global_wrapper_global_wrapper_stencil$d_reg__U25$reg0
r88: hw_input_global_wrapper_global_wrapper_stencil$d_reg__U26$reg0
r89: hw_input_global_wrapper_global_wrapper_stencil$d_reg__U27$reg0
r90: hw_input_global_wrapper_global_wrapper_stencil$d_reg__U28$reg0
r91: hw_input_global_wrapper_global_wrapper_stencil$d_reg__U29$reg0
r92: hw_input_global_wrapper_global_wrapper_stencil$d_reg__U30$reg0
r93: hw_input_global_wrapper_global_wrapper_stencil$d_reg__U31$reg0
r94: hw_input_global_wrapper_global_wrapper_stencil$d_reg__U32$reg0
r95: hw_input_global_wrapper_global_wrapper_stencil$d_reg__U33$reg0
r96: hw_input_global_wrapper_global_wrapper_stencil$d_reg__U34$reg0
m97: hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_2_garnet
m98: hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_3_garnet
m99: hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_4_garnet
m100: hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_5_garnet
m101: hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_6_garnet
m102: hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_7_garnet
m103: hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_bank_8_garnet
p104: op_hcompute_corrected_stencil$inner_compute$umin_demosaicked_1_stencil_3_938_946$min_mux_i2757_i2192
p105: op_hcompute_corrected_stencil$inner_compute$mult_middle_9477_948_i2759_i1258
p106: op_hcompute_corrected_stencil$inner_compute$add_949_950_951_tree$opN_1$_join_i2761_i2231
p107: op_hcompute_corrected_stencil$inner_compute$umin_demosaicked_1_stencil_1_938_939$min_mux_i2744_i2192
p108: op_hcompute_corrected_stencil$inner_compute$mult_middle_940549_941_i2746_i1258
p109: op_hcompute_corrected_stencil$inner_compute$umin_demosaicked_1_stencil_2_938_942$min_mux_i2750_i2192
p110: op_hcompute_corrected_stencil$inner_compute$mult_middle_943n103_944_i2752_i1258
p111: op_hcompute_corrected_stencil$inner_compute$add_949_950_951_tree$_join_i2762_i1176
p112: op_hcompute_curved_stencil$inner_compute$smax_3694_3695_3696$max_mux_i3371_i1301
p113: op_hcompute_curved_stencil$inner_compute$i3378_i3379_i292
m114: op_hcompute_curved_stencil$inner_compute$rom_curvea0_garnet
p115: op_hcompute_corrected_stencil_1$inner_compute$umin_demosaicked_1_stencil_6_997_1005$min_mux_i2809_i2192
p116: op_hcompute_corrected_stencil_1$inner_compute$mult_middle_100662_1007_i2811_i1258
p117: op_hcompute_corrected_stencil_1$inner_compute$add_1008_1009_1010_tree$opN_1$_join_i2813_i2231
p118: op_hcompute_corrected_stencil_1$inner_compute$umin_demosaicked_1_stencil_4_997_998$min_mux_i2796_i2192
p119: op_hcompute_corrected_stencil_1$inner_compute$mult_middle_999n96_1000_i2798_i1258
p120: op_hcompute_corrected_stencil_1$inner_compute$umin_demosaicked_1_stencil_5_997_1001$min_mux_i2802_i2192
p121: op_hcompute_corrected_stencil_1$inner_compute$mult_middle_1002373_1003_i2804_i1258
p122: op_hcompute_corrected_stencil_1$inner_compute$add_1008_1009_1010_tree$_join_i2814_i1176
p123: op_hcompute_curved_stencil_1$inner_compute$smax_4741_4742_4743$max_mux_i3393_i1301
p124: op_hcompute_curved_stencil_1$inner_compute$i3400_i3401_i292
m125: op_hcompute_curved_stencil_1$inner_compute$rom_curvea0$1_garnet
p126: op_hcompute_b_gb_stencil$inner_compute$add_b_b_stencil_1_b_b_stencil_2_545_i2605_i2231
p127: op_hcompute_b_gb_stencil$inner_compute$lshr_545_546_547_i2607_i212
p128: op_hcompute_b_gb_stencil$inner_compute$add_g_b_stencil_1_g_b_stencil_2_549_i2612_i2231
p129: op_hcompute_b_gb_stencil$inner_compute$lshr_549_546_550_i2614_i212
p130: op_hcompute_b_gb_stencil$inner_compute$sub_548_550_551_i2615_i1985
p131: op_hcompute_corrected_stencil_10$inner_compute$umin_demosaicked_1_stencil_33_1536_1544$min_mux_i2861_i2192
p132: op_hcompute_corrected_stencil_10$inner_compute$mult_middle_154562_1546_i2863_i1258
p133: op_hcompute_corrected_stencil_10$inner_compute$add_1547_1548_1549_tree$opN_1$_join_i2865_i2231
p134: op_hcompute_denoised_1_stencil_2$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_12_424_425_tree$opN_1$_join$max_mux_i3692_i812
p135: op_hcompute_denoised_1_stencil_2$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_12_424_425_tree$opN_0$_join$max_mux_i3696_i812
p136: op_hcompute_denoised_1_stencil_2$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_12_424_425_tree$_join$max_mux_i3698_i812
p137: op_hcompute_denoised_1_stencil_2$inner_compute$umin_hw_input_global_wrapper_global_wrapper_stencil_11_425_426$min_mux_i3701_i2192
p138: op_hcompute_r_gb_stencil$inner_compute$add_r_r_stencil_5_r_r_stencil_6_813_i3999_i2231
p139: op_hcompute_r_gb_stencil$inner_compute$lshr_813_814_815_i4001_i212
p140: op_hcompute_r_gb_stencil$inner_compute$add_g_r_stencil_6_g_r_stencil_7_817_i4006_i2231
p141: op_hcompute_r_gb_stencil$inner_compute$lshr_817_814_818_i4008_i212
p142: op_hcompute_r_gb_stencil$inner_compute$sub_816_818_819_i4009_i1985
p143: op_hcompute_corrected_stencil_10$inner_compute$umin_demosaicked_1_stencil_31_1536_1537$min_mux_i2848_i2192
p144: op_hcompute_corrected_stencil_10$inner_compute$mult_middle_1538n96_1539_i2850_i1258
p145: op_hcompute_corrected_stencil_10$inner_compute$umin_demosaicked_1_stencil_32_1536_1540$min_mux_i2854_i2192
p146: op_hcompute_corrected_stencil_10$inner_compute$mult_middle_1541373_1542_i2856_i1258
p147: op_hcompute_corrected_stencil_10$inner_compute$add_1547_1548_1549_tree$_join_i2866_i1176
p148: op_hcompute_curved_stencil_10$inner_compute$smax_14172_14173_14174$max_mux_i3415_i1301
p149: op_hcompute_curved_stencil_10$inner_compute$i3422_i3423_i292
m150: op_hcompute_curved_stencil_10$inner_compute$rom_curvea0$10_garnet
p151: op_hcompute_corrected_stencil_11$inner_compute$umin_demosaicked_1_stencil_36_1597_1605$min_mux_i2913_i2192
p152: op_hcompute_corrected_stencil_11$inner_compute$mult_middle_1606883_1607_i2915_i1258
p153: op_hcompute_corrected_stencil_11$inner_compute$add_1608_1609_1610_tree$opN_1$_join_i2917_i2231
p154: op_hcompute_corrected_stencil_11$inner_compute$umin_demosaicked_1_stencil_34_1597_1598$min_mux_i2900_i2192
p155: op_hcompute_corrected_stencil_11$inner_compute$mult_middle_1599n31_1600_i2902_i1258
p156: op_hcompute_corrected_stencil_11$inner_compute$umin_demosaicked_1_stencil_35_1597_1601$min_mux_i2906_i2192
p157: op_hcompute_corrected_stencil_11$inner_compute$mult_middle_1602n261_1603_i2908_i1258
p158: op_hcompute_corrected_stencil_11$inner_compute$add_1608_1609_1610_tree$_join_i2918_i1176
p159: op_hcompute_curved_stencil_11$inner_compute$smax_15221_15222_15223$max_mux_i3437_i1301
p160: op_hcompute_curved_stencil_11$inner_compute$i3444_i3445_i292
m161: op_hcompute_curved_stencil_11$inner_compute$rom_curvea0$11_garnet
p162: op_hcompute_corrected_stencil_2$inner_compute$umin_demosaicked_1_stencil_9_1056_1064$min_mux_i2965_i2192
p163: op_hcompute_corrected_stencil_2$inner_compute$mult_middle_1065883_1066_i2967_i1258
p164: op_hcompute_corrected_stencil_2$inner_compute$add_1067_1068_1069_tree$opN_1$_join_i2969_i2231
p165: op_hcompute_corrected_stencil_2$inner_compute$umin_demosaicked_1_stencil_7_1056_1057$min_mux_i2952_i2192
p166: op_hcompute_corrected_stencil_2$inner_compute$mult_middle_1058n31_1059_i2954_i1258
p167: op_hcompute_corrected_stencil_2$inner_compute$umin_demosaicked_1_stencil_8_1056_1060$min_mux_i2958_i2192
p168: op_hcompute_corrected_stencil_2$inner_compute$mult_middle_1061n261_1062_i2960_i1258
p169: op_hcompute_corrected_stencil_2$inner_compute$add_1067_1068_1069_tree$_join_i2970_i1176
p170: op_hcompute_curved_stencil_2$inner_compute$smax_5788_5789_5790$max_mux_i3459_i1301
p171: op_hcompute_curved_stencil_2$inner_compute$i3466_i3467_i292
m172: op_hcompute_curved_stencil_2$inner_compute$rom_curvea0$2_garnet
p173: op_hcompute_corrected_stencil_3$inner_compute$umin_demosaicked_1_stencil_12_1115_1123$min_mux_i3017_i2192
p174: op_hcompute_corrected_stencil_3$inner_compute$mult_middle_11247_1125_i3019_i1258
p175: op_hcompute_corrected_stencil_3$inner_compute$add_1126_1127_1128_tree$opN_1$_join_i3021_i2231
p176: op_hcompute_r_b_stencil$inner_compute$add_r_r_stencil_1_r_r_stencil_2_756_i3926_i2231
p177: op_hcompute_r_b_stencil$inner_compute$lshr_756_757_758_i3928_i212
p178: op_hcompute_r_b_stencil$inner_compute$add_g_r_stencil_2_g_r_stencil_3_760_i3932_i2231
p179: op_hcompute_r_b_stencil$inner_compute$lshr_760_757_761_i3934_i212
p180: op_hcompute_r_b_stencil$inner_compute$sub_759_761_762_i3935_i1985
p181: op_hcompute_r_b_stencil$inner_compute$add_r_r_stencil_3_r_r_stencil_4_763_i3913_i2231
p182: op_hcompute_r_b_stencil$inner_compute$lshr_763_757_764_i3915_i212
p183: op_hcompute_r_b_stencil$inner_compute$add_g_r_stencil_4_g_r_stencil_5_766_i3920_i2231
p184: op_hcompute_r_b_stencil$inner_compute$lshr_766_757_767_i3922_i212
p185: op_hcompute_r_b_stencil$inner_compute$sub_765_767_768_i3923_i1985
p186: op_hcompute_r_b_stencil$inner_compute$absd_r_r_stencil_3_r_r_stencil_4_754$sub_i3943_i134
p187: op_hcompute_r_b_stencil$inner_compute$absd_r_r_stencil_3_r_r_stencil_4_754$abs$mult_i3944_i1096
p188: op_hcompute_r_b_stencil$inner_compute$absd_r_r_stencil_3_r_r_stencil_4_754$abs$is_pos_i3946_i2391
p189: op_hcompute_r_b_stencil$inner_compute$absd_r_r_stencil_3_r_r_stencil_4_754$abs$out_mux_i3947_i1784
p190: op_hcompute_r_b_stencil$inner_compute$absd_r_r_stencil_1_r_r_stencil_2_753$sub_i3937_i134
p191: op_hcompute_r_b_stencil$inner_compute$absd_r_r_stencil_1_r_r_stencil_2_753$abs$mult_i3938_i1096
p192: op_hcompute_r_b_stencil$inner_compute$absd_r_r_stencil_1_r_r_stencil_2_753$abs$is_pos_i3940_i2391
p193: op_hcompute_r_b_stencil$inner_compute$absd_r_r_stencil_1_r_r_stencil_2_753$abs$out_mux_i3941_i1784
p194: op_hcompute_r_b_stencil$inner_compute$ult_753_754_755_i3948_i571
p195: op_hcompute_r_b_stencil$inner_compute$mux_755_762_768_i3949_i1784
p196: op_hcompute_corrected_stencil_3$inner_compute$umin_demosaicked_1_stencil_10_1115_1116$min_mux_i3004_i2192
p197: op_hcompute_corrected_stencil_3$inner_compute$mult_middle_1117549_1118_i3006_i1258
p198: op_hcompute_corrected_stencil_3$inner_compute$umin_demosaicked_1_stencil_11_1115_1119$min_mux_i3010_i2192
p199: op_hcompute_corrected_stencil_3$inner_compute$mult_middle_1120n103_1121_i3012_i1258
p200: op_hcompute_corrected_stencil_3$inner_compute$add_1126_1127_1128_tree$_join_i3022_i1176
p201: op_hcompute_curved_stencil_3$inner_compute$smax_6835_6836_6837$max_mux_i3481_i1301
p202: op_hcompute_curved_stencil_3$inner_compute$i3488_i3489_i292
m203: op_hcompute_curved_stencil_3$inner_compute$rom_curvea0$3_garnet
p204: op_hcompute_corrected_stencil_4$inner_compute$umin_demosaicked_1_stencil_15_1175_1183$min_mux_i3069_i2192
p205: op_hcompute_corrected_stencil_4$inner_compute$mult_middle_118462_1185_i3071_i1258
p206: op_hcompute_corrected_stencil_4$inner_compute$add_1186_1187_1188_tree$opN_1$_join_i3073_i2231
p207: op_hcompute_corrected_stencil_4$inner_compute$umin_demosaicked_1_stencil_13_1175_1176$min_mux_i3056_i2192
p208: op_hcompute_corrected_stencil_4$inner_compute$mult_middle_1177n96_1178_i3058_i1258
p209: op_hcompute_corrected_stencil_4$inner_compute$umin_demosaicked_1_stencil_14_1175_1179$min_mux_i3062_i2192
p210: op_hcompute_corrected_stencil_4$inner_compute$mult_middle_1180373_1181_i3064_i1258
p211: op_hcompute_corrected_stencil_4$inner_compute$add_1186_1187_1188_tree$_join_i3074_i1176
p212: op_hcompute_curved_stencil_4$inner_compute$smax_7883_7884_7885$max_mux_i3503_i1301
p213: op_hcompute_curved_stencil_4$inner_compute$i3510_i3511_i292
m214: op_hcompute_curved_stencil_4$inner_compute$rom_curvea0$4_garnet
p215: op_hcompute_corrected_stencil_5$inner_compute$umin_demosaicked_1_stencil_18_1235_1243$min_mux_i3121_i2192
p216: op_hcompute_corrected_stencil_5$inner_compute$mult_middle_1244883_1245_i3123_i1258
p217: op_hcompute_corrected_stencil_5$inner_compute$add_1246_1247_1248_tree$opN_1$_join_i3125_i2231
p218: op_hcompute_corrected_stencil_5$inner_compute$umin_demosaicked_1_stencil_16_1235_1236$min_mux_i3108_i2192
p219: op_hcompute_corrected_stencil_5$inner_compute$mult_middle_1237n31_1238_i3110_i1258
p220: op_hcompute_corrected_stencil_5$inner_compute$umin_demosaicked_1_stencil_17_1235_1239$min_mux_i3114_i2192
p221: op_hcompute_corrected_stencil_5$inner_compute$mult_middle_1240n261_1241_i3116_i1258
p222: op_hcompute_corrected_stencil_5$inner_compute$add_1246_1247_1248_tree$_join_i3126_i1176
p223: op_hcompute_curved_stencil_5$inner_compute$smax_8931_8932_8933$max_mux_i3525_i1301
p224: op_hcompute_curved_stencil_5$inner_compute$i3532_i3533_i292
m225: op_hcompute_curved_stencil_5$inner_compute$rom_curvea0$5_garnet
p226: op_hcompute_b_r_stencil$inner_compute$add_b_b_stencil_5_b_b_stencil_6_672_i2672_i2231
p227: op_hcompute_b_r_stencil$inner_compute$lshr_672_673_674_i2674_i212
p228: op_hcompute_b_r_stencil$inner_compute$add_g_b_stencil_5_g_b_stencil_6_676_i2678_i2231
p229: op_hcompute_b_r_stencil$inner_compute$lshr_676_673_677_i2680_i212
p230: op_hcompute_b_r_stencil$inner_compute$sub_675_677_678_i2681_i1985
p231: op_hcompute_b_r_stencil$inner_compute$add_b_b_stencil_7_b_b_stencil_8_679_i2659_i2231
p232: op_hcompute_b_r_stencil$inner_compute$lshr_679_673_680_i2661_i212
p233: op_hcompute_b_r_stencil$inner_compute$add_g_b_stencil_7_g_b_stencil_8_682_i2666_i2231
p234: op_hcompute_b_r_stencil$inner_compute$lshr_682_673_683_i2668_i212
p235: op_hcompute_b_r_stencil$inner_compute$sub_681_683_684_i2669_i1985
p236: op_hcompute_b_r_stencil$inner_compute$absd_b_b_stencil_7_b_b_stencil_8_670$sub_i2689_i134
p237: op_hcompute_b_r_stencil$inner_compute$absd_b_b_stencil_7_b_b_stencil_8_670$abs$mult_i2690_i1096
p238: op_hcompute_b_r_stencil$inner_compute$absd_b_b_stencil_7_b_b_stencil_8_670$abs$is_pos_i2692_i2391
p239: op_hcompute_b_r_stencil$inner_compute$absd_b_b_stencil_7_b_b_stencil_8_670$abs$out_mux_i2693_i1784
p240: op_hcompute_b_r_stencil$inner_compute$absd_b_b_stencil_5_b_b_stencil_6_669$sub_i2683_i134
p241: op_hcompute_b_r_stencil$inner_compute$absd_b_b_stencil_5_b_b_stencil_6_669$abs$mult_i2684_i1096
p242: op_hcompute_b_r_stencil$inner_compute$absd_b_b_stencil_5_b_b_stencil_6_669$abs$is_pos_i2686_i2391
p243: op_hcompute_b_r_stencil$inner_compute$absd_b_b_stencil_5_b_b_stencil_6_669$abs$out_mux_i2687_i1784
p244: op_hcompute_b_r_stencil$inner_compute$ult_669_670_671_i2694_i571
p245: op_hcompute_b_r_stencil$inner_compute$mux_671_678_684_i2695_i1784
p246: op_hcompute_corrected_stencil_6$inner_compute$umin_demosaicked_1_stencil_21_1295_1303$min_mux_i3173_i2192
p247: op_hcompute_corrected_stencil_6$inner_compute$mult_middle_13047_1305_i3175_i1258
p248: op_hcompute_corrected_stencil_6$inner_compute$add_1306_1307_1308_tree$opN_1$_join_i3177_i2231
p249: op_hcompute_corrected_stencil_6$inner_compute$umin_demosaicked_1_stencil_19_1295_1296$min_mux_i3160_i2192
p250: op_hcompute_corrected_stencil_6$inner_compute$mult_middle_1297549_1298_i3162_i1258
p251: op_hcompute_corrected_stencil_6$inner_compute$umin_demosaicked_1_stencil_20_1295_1299$min_mux_i3166_i2192
p252: op_hcompute_corrected_stencil_6$inner_compute$mult_middle_1300n103_1301_i3168_i1258
p253: op_hcompute_corrected_stencil_6$inner_compute$add_1306_1307_1308_tree$_join_i3178_i1176
p254: op_hcompute_curved_stencil_6$inner_compute$smax_9979_9980_9981$max_mux_i3547_i1301
p255: op_hcompute_curved_stencil_6$inner_compute$i3554_i3555_i292
m256: op_hcompute_curved_stencil_6$inner_compute$rom_curvea0$6_garnet
p257: op_hcompute_corrected_stencil_7$inner_compute$umin_demosaicked_1_stencil_24_1355_1363$min_mux_i3225_i2192
p258: op_hcompute_corrected_stencil_7$inner_compute$mult_middle_136462_1365_i3227_i1258
p259: op_hcompute_corrected_stencil_7$inner_compute$add_1366_1367_1368_tree$opN_1$_join_i3229_i2231
p260: op_hcompute_corrected_stencil_7$inner_compute$umin_demosaicked_1_stencil_22_1355_1356$min_mux_i3212_i2192
p261: op_hcompute_corrected_stencil_7$inner_compute$mult_middle_1357n96_1358_i3214_i1258
p262: op_hcompute_corrected_stencil_7$inner_compute$umin_demosaicked_1_stencil_23_1355_1359$min_mux_i3218_i2192
p263: op_hcompute_corrected_stencil_7$inner_compute$mult_middle_1360373_1361_i3220_i1258
p264: op_hcompute_corrected_stencil_7$inner_compute$add_1366_1367_1368_tree$_join_i3230_i1176
p265: op_hcompute_curved_stencil_7$inner_compute$smax_11027_11028_11029$max_mux_i3569_i1301
p266: op_hcompute_curved_stencil_7$inner_compute$i3576_i3577_i292
m267: op_hcompute_curved_stencil_7$inner_compute$rom_curvea0$7_garnet
p268: op_hcompute_corrected_stencil_8$inner_compute$umin_demosaicked_1_stencil_27_1415_1423$min_mux_i3277_i2192
p269: op_hcompute_corrected_stencil_8$inner_compute$mult_middle_1424883_1425_i3279_i1258
p270: op_hcompute_corrected_stencil_8$inner_compute$add_1426_1427_1428_tree$opN_1$_join_i3281_i2231
p271: op_hcompute_corrected_stencil_8$inner_compute$umin_demosaicked_1_stencil_25_1415_1416$min_mux_i3264_i2192
p272: op_hcompute_corrected_stencil_8$inner_compute$mult_middle_1417n31_1418_i3266_i1258
p273: op_hcompute_corrected_stencil_8$inner_compute$umin_demosaicked_1_stencil_26_1415_1419$min_mux_i3270_i2192
p274: op_hcompute_corrected_stencil_8$inner_compute$mult_middle_1420n261_1421_i3272_i1258
p275: op_hcompute_corrected_stencil_8$inner_compute$add_1426_1427_1428_tree$_join_i3282_i1176
p276: op_hcompute_curved_stencil_8$inner_compute$smax_12075_12076_12077$max_mux_i3591_i1301
p277: op_hcompute_curved_stencil_8$inner_compute$i3598_i3599_i292
m278: op_hcompute_curved_stencil_8$inner_compute$rom_curvea0$8_garnet
p279: op_hcompute_corrected_stencil_9$inner_compute$umin_demosaicked_1_stencil_30_1475_1483$min_mux_i3329_i2192
p280: op_hcompute_corrected_stencil_9$inner_compute$mult_middle_14847_1485_i3331_i1258
p281: op_hcompute_corrected_stencil_9$inner_compute$add_1486_1487_1488_tree$opN_1$_join_i3333_i2231
p282: op_hcompute_corrected_stencil_9$inner_compute$umin_demosaicked_1_stencil_28_1475_1476$min_mux_i3316_i2192
p283: op_hcompute_corrected_stencil_9$inner_compute$mult_middle_1477549_1478_i3318_i1258
p284: op_hcompute_corrected_stencil_9$inner_compute$umin_demosaicked_1_stencil_29_1475_1479$min_mux_i3322_i2192
p285: op_hcompute_corrected_stencil_9$inner_compute$mult_middle_1480n103_1481_i3324_i1258
p286: op_hcompute_corrected_stencil_9$inner_compute$add_1486_1487_1488_tree$_join_i3334_i1176
p287: op_hcompute_curved_stencil_9$inner_compute$smax_13123_13124_13125$max_mux_i3613_i1301
p288: op_hcompute_curved_stencil_9$inner_compute$i3620_i3621_i292
m289: op_hcompute_curved_stencil_9$inner_compute$rom_curvea0$9_garnet
m290: op_hcompute_hw_output_global_wrapper_stencil_10_port_controller_garnet
m291: op_hcompute_hw_output_global_wrapper_stencil_11_port_controller_garnet
m292: op_hcompute_hw_output_global_wrapper_stencil_1_port_controller_garnet
m293: op_hcompute_hw_output_global_wrapper_stencil_2_port_controller_garnet
m294: op_hcompute_hw_output_global_wrapper_stencil_3_port_controller_garnet
m295: op_hcompute_hw_output_global_wrapper_stencil_4_port_controller_garnet
m296: op_hcompute_hw_output_global_wrapper_stencil_5_port_controller_garnet
m297: op_hcompute_hw_output_global_wrapper_stencil_6_port_controller_garnet
m298: op_hcompute_hw_output_global_wrapper_stencil_7_port_controller_garnet
m299: op_hcompute_hw_output_global_wrapper_stencil_8_port_controller_garnet
m300: op_hcompute_hw_output_global_wrapper_stencil_9_port_controller_garnet
m301: op_hcompute_hw_output_global_wrapper_stencil_port_controller_garnet
p302: op_hcompute_r_gr_stencil$inner_compute$add_r_r_stencil_7_r_r_stencil_8_841_i4026_i2231
p303: op_hcompute_r_gr_stencil$inner_compute$lshr_841_842_843_i4028_i212
p304: op_hcompute_r_gr_stencil$inner_compute$add_g_r_stencil_8_g_r_stencil_9_845_i4033_i2231
p305: op_hcompute_r_gr_stencil$inner_compute$lshr_845_842_846_i4035_i212
p306: op_hcompute_r_gr_stencil$inner_compute$sub_844_846_847_i4036_i1985
m307: r_gr_stencil$ub_r_gr_stencil_BANK_0_garnet
r308: r_r_stencil$d_reg__U37$reg0
r309: r_r_stencil$d_reg__U38$reg0
m310: r_r_stencil$ub_r_r_stencil_BANK_0_garnet
r311: io16_hw_output_global_wrapper_stencil_clkwrk_10_op_hcompute_hw_output_global_wrapper_stencil_6_write_0$reg0
r312: io1_hw_output_global_wrapper_stencil_clkwrk_10_op_hcompute_hw_output_global_wrapper_stencil_6_write_valid$reg1
r313: io16_hw_output_global_wrapper_stencil_clkwrk_11_op_hcompute_hw_output_global_wrapper_stencil_7_write_0$reg2
r314: io1_hw_output_global_wrapper_stencil_clkwrk_11_op_hcompute_hw_output_global_wrapper_stencil_7_write_valid$reg3
r315: io16_hw_output_global_wrapper_stencil_clkwrk_12_op_hcompute_hw_output_global_wrapper_stencil_8_write_0$reg4
r316: io1_hw_output_global_wrapper_stencil_clkwrk_12_op_hcompute_hw_output_global_wrapper_stencil_8_write_valid$reg5
r317: io16_hw_output_global_wrapper_stencil_clkwrk_13_op_hcompute_hw_output_global_wrapper_stencil_9_write_0$reg6
r318: io1_hw_output_global_wrapper_stencil_clkwrk_13_op_hcompute_hw_output_global_wrapper_stencil_9_write_valid$reg7
r319: io16_hw_output_global_wrapper_stencil_clkwrk_14_op_hcompute_hw_output_global_wrapper_stencil_10_write_0$reg8
r320: io1_hw_output_global_wrapper_stencil_clkwrk_14_op_hcompute_hw_output_global_wrapper_stencil_10_write_valid$reg9
r321: io16_hw_output_global_wrapper_stencil_clkwrk_15_op_hcompute_hw_output_global_wrapper_stencil_11_write_0$reg10
r322: io1_hw_output_global_wrapper_stencil_clkwrk_15_op_hcompute_hw_output_global_wrapper_stencil_11_write_valid$reg11
r323: io16_hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_write_0$reg12
r324: io1_hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_write_valid$reg13
r325: io16_hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_1_write_0$reg14
r326: io1_hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_1_write_valid$reg15
r327: io16_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_2_write_0$reg16
r328: io1_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_2_write_valid$reg17
r329: io16_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_3_write_0$reg18
r330: io1_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_3_write_valid$reg19
r331: io16_hw_output_global_wrapper_stencil_clkwrk_8_op_hcompute_hw_output_global_wrapper_stencil_4_write_0$reg20
r332: io1_hw_output_global_wrapper_stencil_clkwrk_8_op_hcompute_hw_output_global_wrapper_stencil_4_write_valid$reg21
r333: io16_hw_output_global_wrapper_stencil_clkwrk_9_op_hcompute_hw_output_global_wrapper_stencil_5_write_0$reg22
r334: io1_hw_output_global_wrapper_stencil_clkwrk_9_op_hcompute_hw_output_global_wrapper_stencil_5_write_valid$reg23
I335: io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0
r336: io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg24
r337: io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg25
r338: io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg26
r339: io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg27
r340: io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg28
r341: io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg29
r342: io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg30
I343: io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0
r344: io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg31
r345: io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg32
r346: io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg33
r347: io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg34
r348: io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg35
r349: io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg36
I350: io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0
r351: io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg37
r352: io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg38
r353: io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg39
r354: io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg40
r355: io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg41
r356: io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg42
r357: io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg43
I358: io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0
r359: io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg44
r360: io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg45
r361: io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg46
r362: io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg47
r363: io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg48
r364: io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg49
r365: io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg50
r366: pnr_pipelining366
r367: pnr_pipelining367
r368: pnr_pipelining368
r369: pnr_pipelining369
r370: pnr_pipelining370
r371: pnr_pipelining371
r372: pnr_pipelining372
r373: pnr_pipelining373
r374: pnr_pipelining374
r375: pnr_pipelining375
r376: pnr_pipelining376
r377: pnr_pipelining377
r378: pnr_pipelining378
r379: pnr_pipelining379
r380: pnr_pipelining380
r381: pnr_pipelining381
r382: pnr_pipelining382
r383: pnr_pipelining383
r384: pnr_pipelining384
r385: pnr_pipelining385
r386: pnr_pipelining386
r387: pnr_pipelining387
r388: pnr_pipelining388
r389: pnr_pipelining389
r390: pnr_pipelining390
r391: pnr_pipelining391
r392: pnr_pipelining392
r393: pnr_pipelining393
r394: pnr_pipelining394
r395: pnr_pipelining395
r396: pnr_pipelining396
r397: pnr_pipelining397
r398: pnr_pipelining398
r399: pnr_pipelining399
r400: pnr_pipelining400
r401: pnr_pipelining401
r402: pnr_pipelining402
r403: pnr_pipelining403
r404: pnr_pipelining404
r405: pnr_pipelining405
r406: pnr_pipelining406
r407: pnr_pipelining407
r408: pnr_pipelining408
r409: pnr_pipelining409
r410: pnr_pipelining410
r411: pnr_pipelining411
r412: pnr_pipelining412
r413: pnr_pipelining413
r414: pnr_pipelining414
r415: pnr_pipelining415
r416: pnr_pipelining416
r417: pnr_pipelining417
r418: pnr_pipelining418
r419: pnr_pipelining419
r420: pnr_pipelining420
r421: pnr_pipelining421
r422: pnr_pipelining422
r423: pnr_pipelining423
r424: pnr_pipelining424
r425: pnr_pipelining425
r426: pnr_pipelining426
r427: pnr_pipelining427
r428: pnr_pipelining428
r429: pnr_pipelining429
r430: pnr_pipelining430
r431: pnr_pipelining431
r432: pnr_pipelining432
r433: pnr_pipelining433
r434: pnr_pipelining434
r435: pnr_pipelining435
r436: pnr_pipelining436
r437: pnr_pipelining437
r438: pnr_pipelining438
r439: pnr_pipelining439
r440: pnr_pipelining440
r441: pnr_pipelining441
