Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov 25 15:08:11 2024
| Host         : DESKTOP-37A9H0N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 39 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.594        0.000                      0                   32        0.164        0.000                      0                   32        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.594        0.000                      0                   32        0.164        0.000                      0                   32        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 sh_pipe_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.800ns (18.117%)  route 3.616ns (81.883%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.059ns = ( 14.059 - 10.000 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.566     4.531    clk_IBUF_BUFG
    SLICE_X113Y82        FDCE                                         r  sh_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDCE (Prop_fdce_C_Q)         0.348     4.879 r  sh_pipe_reg[1]/Q
                         net (fo=64, routed)          1.866     6.745    u_bsh_32/Q[1]
    SLICE_X112Y77        LUT6 (Prop_lut6_I2_O)        0.242     6.987 r  u_bsh_32/data_out[28]_i_9/O
                         net (fo=4, routed)           0.797     7.784    u_bsh_32/data_out[28]_i_9_n_0
    SLICE_X111Y79        LUT6 (Prop_lut6_I1_O)        0.105     7.889 r  u_bsh_32/data_out[20]_i_2/O
                         net (fo=2, routed)           0.952     8.841    u_bsh_32/data_out[20]_i_2_n_0
    SLICE_X112Y80        LUT6 (Prop_lut6_I0_O)        0.105     8.946 r  u_bsh_32/data_out[20]_i_1/O
                         net (fo=1, routed)           0.000     8.946    data_out_t[20]
    SLICE_X112Y80        FDCE                                         r  data_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    10.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    12.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.406    14.059    clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  data_out_reg[20]/C
                         clock pessimism              0.445    14.504    
                         clock uncertainty           -0.035    14.468    
    SLICE_X112Y80        FDCE (Setup_fdce_C_D)        0.072    14.540    data_out_reg[20]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 sh_pipe_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.800ns (18.737%)  route 3.470ns (81.263%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.059ns = ( 14.059 - 10.000 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.566     4.531    clk_IBUF_BUFG
    SLICE_X113Y82        FDCE                                         r  sh_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDCE (Prop_fdce_C_Q)         0.348     4.879 r  sh_pipe_reg[1]/Q
                         net (fo=64, routed)          1.866     6.745    u_bsh_32/Q[1]
    SLICE_X112Y77        LUT6 (Prop_lut6_I2_O)        0.242     6.987 r  u_bsh_32/data_out[28]_i_9/O
                         net (fo=4, routed)           0.797     7.784    u_bsh_32/data_out[28]_i_9_n_0
    SLICE_X111Y79        LUT6 (Prop_lut6_I1_O)        0.105     7.889 r  u_bsh_32/data_out[20]_i_2/O
                         net (fo=2, routed)           0.806     8.695    u_bsh_32/data_out[20]_i_2_n_0
    SLICE_X112Y80        LUT6 (Prop_lut6_I1_O)        0.105     8.800 r  u_bsh_32/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     8.800    data_out_t[4]
    SLICE_X112Y80        FDCE                                         r  data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    10.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    12.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.406    14.059    clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  data_out_reg[4]/C
                         clock pessimism              0.445    14.504    
                         clock uncertainty           -0.035    14.468    
    SLICE_X112Y80        FDCE (Setup_fdce_C_D)        0.074    14.542    data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.816ns  (required time - arrival time)
  Source:                 sh_pipe_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.800ns (19.063%)  route 3.397ns (80.937%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.061ns = ( 14.061 - 10.000 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.566     4.531    clk_IBUF_BUFG
    SLICE_X113Y82        FDCE                                         r  sh_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDCE (Prop_fdce_C_Q)         0.348     4.879 r  sh_pipe_reg[1]/Q
                         net (fo=64, routed)          1.834     6.712    u_bsh_32/Q[1]
    SLICE_X111Y76        LUT6 (Prop_lut6_I2_O)        0.242     6.954 r  u_bsh_32/data_out[31]_i_16/O
                         net (fo=4, routed)           0.711     7.665    u_bsh_32/data_out[31]_i_16_n_0
    SLICE_X112Y77        LUT6 (Prop_lut6_I3_O)        0.105     7.770 r  u_bsh_32/data_out[31]_i_4/O
                         net (fo=2, routed)           0.852     8.622    u_bsh_32/data_out[31]_i_4_n_0
    SLICE_X112Y82        LUT6 (Prop_lut6_I5_O)        0.105     8.727 r  u_bsh_32/data_out[15]_i_1/O
                         net (fo=1, routed)           0.000     8.727    data_out_t[15]
    SLICE_X112Y82        FDCE                                         r  data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    10.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    12.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.408    14.061    clk_IBUF_BUFG
    SLICE_X112Y82        FDCE                                         r  data_out_reg[15]/C
                         clock pessimism              0.446    14.507    
                         clock uncertainty           -0.035    14.471    
    SLICE_X112Y82        FDCE (Setup_fdce_C_D)        0.072    14.543    data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  5.816    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 sh_pipe_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.800ns (19.104%)  route 3.388ns (80.896%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.061ns = ( 14.061 - 10.000 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.566     4.531    clk_IBUF_BUFG
    SLICE_X113Y82        FDCE                                         r  sh_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDCE (Prop_fdce_C_Q)         0.348     4.879 r  sh_pipe_reg[1]/Q
                         net (fo=64, routed)          1.834     6.712    u_bsh_32/Q[1]
    SLICE_X111Y76        LUT6 (Prop_lut6_I2_O)        0.242     6.954 r  u_bsh_32/data_out[31]_i_16/O
                         net (fo=4, routed)           0.711     7.665    u_bsh_32/data_out[31]_i_16_n_0
    SLICE_X112Y77        LUT6 (Prop_lut6_I3_O)        0.105     7.770 r  u_bsh_32/data_out[31]_i_4/O
                         net (fo=2, routed)           0.843     8.613    u_bsh_32/data_out[31]_i_4_n_0
    SLICE_X112Y82        LUT6 (Prop_lut6_I3_O)        0.105     8.718 r  u_bsh_32/data_out[31]_i_1/O
                         net (fo=1, routed)           0.000     8.718    data_out_t[31]
    SLICE_X112Y82        FDCE                                         r  data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    10.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    12.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.408    14.061    clk_IBUF_BUFG
    SLICE_X112Y82        FDCE                                         r  data_out_reg[31]/C
                         clock pessimism              0.446    14.507    
                         clock uncertainty           -0.035    14.471    
    SLICE_X112Y82        FDCE (Setup_fdce_C_D)        0.076    14.547    data_out_reg[31]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 sh_pipe_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.800ns (19.466%)  route 3.310ns (80.534%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.065ns = ( 14.065 - 10.000 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.566     4.531    clk_IBUF_BUFG
    SLICE_X113Y82        FDCE                                         r  sh_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDCE (Prop_fdce_C_Q)         0.348     4.879 r  sh_pipe_reg[1]/Q
                         net (fo=64, routed)          1.557     6.436    u_bsh_32/Q[1]
    SLICE_X111Y77        LUT6 (Prop_lut6_I2_O)        0.242     6.678 r  u_bsh_32/data_out[28]_i_6/O
                         net (fo=4, routed)           0.668     7.346    u_bsh_32/data_out[28]_i_6_n_0
    SLICE_X111Y78        LUT6 (Prop_lut6_I1_O)        0.105     7.451 r  u_bsh_32/data_out[16]_i_3/O
                         net (fo=2, routed)           1.084     8.535    u_bsh_32/data_out[16]_i_3_n_0
    SLICE_X112Y87        LUT6 (Prop_lut6_I0_O)        0.105     8.640 r  u_bsh_32/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     8.640    data_out_t[0]
    SLICE_X112Y87        FDCE                                         r  data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    10.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    12.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.412    14.065    clk_IBUF_BUFG
    SLICE_X112Y87        FDCE                                         r  data_out_reg[0]/C
                         clock pessimism              0.445    14.510    
                         clock uncertainty           -0.035    14.474    
    SLICE_X112Y87        FDCE (Setup_fdce_C_D)        0.072    14.546    data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             5.919ns  (required time - arrival time)
  Source:                 sh_pipe_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.800ns (19.509%)  route 3.301ns (80.491%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.065ns = ( 14.065 - 10.000 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.566     4.531    clk_IBUF_BUFG
    SLICE_X113Y82        FDCE                                         r  sh_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDCE (Prop_fdce_C_Q)         0.348     4.879 r  sh_pipe_reg[1]/Q
                         net (fo=64, routed)          1.557     6.436    u_bsh_32/Q[1]
    SLICE_X111Y77        LUT6 (Prop_lut6_I2_O)        0.242     6.678 r  u_bsh_32/data_out[28]_i_6/O
                         net (fo=4, routed)           0.668     7.346    u_bsh_32/data_out[28]_i_6_n_0
    SLICE_X111Y78        LUT6 (Prop_lut6_I1_O)        0.105     7.451 r  u_bsh_32/data_out[16]_i_3/O
                         net (fo=2, routed)           1.075     8.526    u_bsh_32/data_out[16]_i_3_n_0
    SLICE_X112Y87        LUT6 (Prop_lut6_I1_O)        0.105     8.631 r  u_bsh_32/data_out[16]_i_1/O
                         net (fo=1, routed)           0.000     8.631    data_out_t[16]
    SLICE_X112Y87        FDCE                                         r  data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    10.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    12.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.412    14.065    clk_IBUF_BUFG
    SLICE_X112Y87        FDCE                                         r  data_out_reg[16]/C
                         clock pessimism              0.445    14.510    
                         clock uncertainty           -0.035    14.474    
    SLICE_X112Y87        FDCE (Setup_fdce_C_D)        0.076    14.550    data_out_reg[16]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  5.919    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 sh_pipe_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.800ns (19.987%)  route 3.203ns (80.013%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.060ns = ( 14.060 - 10.000 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.566     4.531    clk_IBUF_BUFG
    SLICE_X113Y82        FDCE                                         r  sh_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDCE (Prop_fdce_C_Q)         0.348     4.879 r  sh_pipe_reg[1]/Q
                         net (fo=64, routed)          1.866     6.745    u_bsh_32/Q[1]
    SLICE_X112Y77        LUT6 (Prop_lut6_I2_O)        0.242     6.987 r  u_bsh_32/data_out[28]_i_9/O
                         net (fo=4, routed)           0.579     7.566    u_bsh_32/data_out[28]_i_9_n_0
    SLICE_X111Y78        LUT6 (Prop_lut6_I5_O)        0.105     7.671 r  u_bsh_32/data_out[28]_i_2/O
                         net (fo=2, routed)           0.758     8.428    u_bsh_32/data_out[28]_i_2_n_0
    SLICE_X110Y81        LUT6 (Prop_lut6_I1_O)        0.105     8.533 r  u_bsh_32/data_out[12]_i_1/O
                         net (fo=1, routed)           0.000     8.533    data_out_t[12]
    SLICE_X110Y81        FDCE                                         r  data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    10.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    12.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.407    14.060    clk_IBUF_BUFG
    SLICE_X110Y81        FDCE                                         r  data_out_reg[12]/C
                         clock pessimism              0.445    14.505    
                         clock uncertainty           -0.035    14.469    
    SLICE_X110Y81        FDCE (Setup_fdce_C_D)        0.030    14.499    data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 sh_pipe_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.800ns (20.003%)  route 3.199ns (79.997%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.060ns = ( 14.060 - 10.000 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.566     4.531    clk_IBUF_BUFG
    SLICE_X113Y82        FDCE                                         r  sh_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDCE (Prop_fdce_C_Q)         0.348     4.879 r  sh_pipe_reg[1]/Q
                         net (fo=64, routed)          1.866     6.745    u_bsh_32/Q[1]
    SLICE_X112Y77        LUT6 (Prop_lut6_I2_O)        0.242     6.987 r  u_bsh_32/data_out[28]_i_9/O
                         net (fo=4, routed)           0.579     7.566    u_bsh_32/data_out[28]_i_9_n_0
    SLICE_X111Y78        LUT6 (Prop_lut6_I5_O)        0.105     7.671 r  u_bsh_32/data_out[28]_i_2/O
                         net (fo=2, routed)           0.754     8.425    u_bsh_32/data_out[28]_i_2_n_0
    SLICE_X110Y81        LUT6 (Prop_lut6_I0_O)        0.105     8.530 r  u_bsh_32/data_out[28]_i_1/O
                         net (fo=1, routed)           0.000     8.530    data_out_t[28]
    SLICE_X110Y81        FDCE                                         r  data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    10.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    12.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.407    14.060    clk_IBUF_BUFG
    SLICE_X110Y81        FDCE                                         r  data_out_reg[28]/C
                         clock pessimism              0.445    14.505    
                         clock uncertainty           -0.035    14.469    
    SLICE_X110Y81        FDCE (Setup_fdce_C_D)        0.032    14.501    data_out_reg[28]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -8.530    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 sh_pipe_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.800ns (19.991%)  route 3.202ns (80.009%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.061ns = ( 14.061 - 10.000 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.566     4.531    clk_IBUF_BUFG
    SLICE_X113Y82        FDCE                                         r  sh_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDCE (Prop_fdce_C_Q)         0.348     4.879 r  sh_pipe_reg[1]/Q
                         net (fo=64, routed)          1.834     6.712    u_bsh_32/Q[1]
    SLICE_X111Y76        LUT6 (Prop_lut6_I2_O)        0.242     6.954 r  u_bsh_32/data_out[31]_i_16/O
                         net (fo=4, routed)           0.544     7.498    u_bsh_32/data_out[31]_i_16_n_0
    SLICE_X113Y77        LUT6 (Prop_lut6_I0_O)        0.105     7.603 r  u_bsh_32/data_out[23]_i_5/O
                         net (fo=2, routed)           0.824     8.427    u_bsh_32/data_out[23]_i_5_n_0
    SLICE_X113Y82        LUT6 (Prop_lut6_I5_O)        0.105     8.532 r  u_bsh_32/data_out[23]_i_1/O
                         net (fo=1, routed)           0.000     8.532    data_out_t[23]
    SLICE_X113Y82        FDCE                                         r  data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    10.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    12.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.408    14.061    clk_IBUF_BUFG
    SLICE_X113Y82        FDCE                                         r  data_out_reg[23]/C
                         clock pessimism              0.470    14.531    
                         clock uncertainty           -0.035    14.495    
    SLICE_X113Y82        FDCE (Setup_fdce_C_D)        0.030    14.525    data_out_reg[23]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  5.993    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 sh_pipe_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.800ns (19.991%)  route 3.202ns (80.009%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.061ns = ( 14.061 - 10.000 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.566     4.531    clk_IBUF_BUFG
    SLICE_X113Y82        FDCE                                         r  sh_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDCE (Prop_fdce_C_Q)         0.348     4.879 r  sh_pipe_reg[1]/Q
                         net (fo=64, routed)          1.834     6.712    u_bsh_32/Q[1]
    SLICE_X111Y76        LUT6 (Prop_lut6_I2_O)        0.242     6.954 r  u_bsh_32/data_out[31]_i_16/O
                         net (fo=4, routed)           0.544     7.498    u_bsh_32/data_out[31]_i_16_n_0
    SLICE_X113Y77        LUT6 (Prop_lut6_I0_O)        0.105     7.603 r  u_bsh_32/data_out[23]_i_5/O
                         net (fo=2, routed)           0.824     8.427    u_bsh_32/data_out[23]_i_5_n_0
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.105     8.532 r  u_bsh_32/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     8.532    data_out_t[7]
    SLICE_X113Y82        FDCE                                         r  data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    10.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    12.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.408    14.061    clk_IBUF_BUFG
    SLICE_X113Y82        FDCE                                         r  data_out_reg[7]/C
                         clock pessimism              0.470    14.531    
                         clock uncertainty           -0.035    14.495    
    SLICE_X113Y82        FDCE (Setup_fdce_C_D)        0.032    14.527    data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  5.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 dir_pipe_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.707%)  route 0.111ns (37.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.633     1.635    clk_IBUF_BUFG
    SLICE_X113Y87        FDCE                                         r  dir_pipe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.141     1.776 r  dir_pipe_reg/Q
                         net (fo=32, routed)          0.111     1.887    u_bsh_32/dir_pipe
    SLICE_X112Y87        LUT6 (Prop_lut6_I2_O)        0.045     1.932 r  u_bsh_32/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.932    data_out_t[0]
    SLICE_X112Y87        FDCE                                         r  data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.904     2.156    clk_IBUF_BUFG
    SLICE_X112Y87        FDCE                                         r  data_out_reg[0]/C
                         clock pessimism             -0.508     1.648    
    SLICE_X112Y87        FDCE (Hold_fdce_C_D)         0.120     1.768    data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dir_pipe_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.873%)  route 0.115ns (38.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.633     1.635    clk_IBUF_BUFG
    SLICE_X113Y87        FDCE                                         r  dir_pipe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.141     1.776 r  dir_pipe_reg/Q
                         net (fo=32, routed)          0.115     1.891    u_bsh_32/dir_pipe
    SLICE_X112Y87        LUT6 (Prop_lut6_I2_O)        0.045     1.936 r  u_bsh_32/data_out[16]_i_1/O
                         net (fo=1, routed)           0.000     1.936    data_out_t[16]
    SLICE_X112Y87        FDCE                                         r  data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.904     2.156    clk_IBUF_BUFG
    SLICE_X112Y87        FDCE                                         r  data_out_reg[16]/C
                         clock pessimism             -0.508     1.648    
    SLICE_X112Y87        FDCE (Hold_fdce_C_D)         0.121     1.769    data_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dir_pipe_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.524%)  route 0.310ns (62.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.633     1.635    clk_IBUF_BUFG
    SLICE_X113Y87        FDCE                                         r  dir_pipe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.141     1.776 r  dir_pipe_reg/Q
                         net (fo=32, routed)          0.310     2.086    u_bsh_32/dir_pipe
    SLICE_X112Y82        LUT6 (Prop_lut6_I2_O)        0.045     2.131 r  u_bsh_32/data_out[15]_i_1/O
                         net (fo=1, routed)           0.000     2.131    data_out_t[15]
    SLICE_X112Y82        FDCE                                         r  data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.900     2.152    clk_IBUF_BUFG
    SLICE_X112Y82        FDCE                                         r  data_out_reg[15]/C
                         clock pessimism             -0.506     1.646    
    SLICE_X112Y82        FDCE (Hold_fdce_C_D)         0.120     1.766    data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dir_pipe_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.198%)  route 0.328ns (63.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.633     1.635    clk_IBUF_BUFG
    SLICE_X113Y87        FDCE                                         r  dir_pipe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.141     1.776 r  dir_pipe_reg/Q
                         net (fo=32, routed)          0.328     2.104    u_bsh_32/dir_pipe
    SLICE_X112Y80        LUT6 (Prop_lut6_I2_O)        0.045     2.149 r  u_bsh_32/data_out[8]_i_1/O
                         net (fo=1, routed)           0.000     2.149    data_out_t[8]
    SLICE_X112Y80        FDCE                                         r  data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     2.150    clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  data_out_reg[8]/C
                         clock pessimism             -0.506     1.644    
    SLICE_X112Y80        FDCE (Hold_fdce_C_D)         0.121     1.765    data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dir_pipe_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.829%)  route 0.306ns (62.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.633     1.635    clk_IBUF_BUFG
    SLICE_X113Y87        FDCE                                         r  dir_pipe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.141     1.776 r  dir_pipe_reg/Q
                         net (fo=32, routed)          0.306     2.082    u_bsh_32/dir_pipe
    SLICE_X113Y82        LUT6 (Prop_lut6_I2_O)        0.045     2.127 r  u_bsh_32/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     2.127    data_out_t[7]
    SLICE_X113Y82        FDCE                                         r  data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.900     2.152    clk_IBUF_BUFG
    SLICE_X113Y82        FDCE                                         r  data_out_reg[7]/C
                         clock pessimism             -0.506     1.646    
    SLICE_X113Y82        FDCE (Hold_fdce_C_D)         0.092     1.738    data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dir_pipe_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.038%)  route 0.345ns (64.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.633     1.635    clk_IBUF_BUFG
    SLICE_X113Y87        FDCE                                         r  dir_pipe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.141     1.776 r  dir_pipe_reg/Q
                         net (fo=32, routed)          0.345     2.121    u_bsh_32/dir_pipe
    SLICE_X112Y80        LUT6 (Prop_lut6_I2_O)        0.045     2.166 r  u_bsh_32/data_out[24]_i_1/O
                         net (fo=1, routed)           0.000     2.166    data_out_t[24]
    SLICE_X112Y80        FDCE                                         r  data_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     2.150    clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  data_out_reg[24]/C
                         clock pessimism             -0.506     1.644    
    SLICE_X112Y80        FDCE (Hold_fdce_C_D)         0.121     1.765    data_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 dir_pipe_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.137%)  route 0.359ns (65.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.633     1.635    clk_IBUF_BUFG
    SLICE_X113Y87        FDCE                                         r  dir_pipe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.141     1.776 r  dir_pipe_reg/Q
                         net (fo=32, routed)          0.359     2.135    u_bsh_32/dir_pipe
    SLICE_X112Y80        LUT6 (Prop_lut6_I2_O)        0.045     2.180 r  u_bsh_32/data_out[20]_i_1/O
                         net (fo=1, routed)           0.000     2.180    data_out_t[20]
    SLICE_X112Y80        FDCE                                         r  data_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.898     2.150    clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  data_out_reg[20]/C
                         clock pessimism             -0.506     1.644    
    SLICE_X112Y80        FDCE (Hold_fdce_C_D)         0.120     1.764    data_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 sh_pipe_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.018%)  route 0.377ns (66.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.633     1.635    clk_IBUF_BUFG
    SLICE_X113Y87        FDCE                                         r  sh_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.141     1.776 r  sh_pipe_reg[4]/Q
                         net (fo=32, routed)          0.377     2.153    u_bsh_32/Q[4]
    SLICE_X112Y82        LUT6 (Prop_lut6_I4_O)        0.045     2.198 r  u_bsh_32/data_out[31]_i_1/O
                         net (fo=1, routed)           0.000     2.198    data_out_t[31]
    SLICE_X112Y82        FDCE                                         r  data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.900     2.152    clk_IBUF_BUFG
    SLICE_X112Y82        FDCE                                         r  data_out_reg[31]/C
                         clock pessimism             -0.506     1.646    
    SLICE_X112Y82        FDCE (Hold_fdce_C_D)         0.121     1.767    data_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 dir_pipe_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.841%)  route 0.348ns (65.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.633     1.635    clk_IBUF_BUFG
    SLICE_X113Y87        FDCE                                         r  dir_pipe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.141     1.776 r  dir_pipe_reg/Q
                         net (fo=32, routed)          0.348     2.124    u_bsh_32/dir_pipe
    SLICE_X110Y81        LUT6 (Prop_lut6_I2_O)        0.045     2.169 r  u_bsh_32/data_out[12]_i_1/O
                         net (fo=1, routed)           0.000     2.169    data_out_t[12]
    SLICE_X110Y81        FDCE                                         r  data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.899     2.151    clk_IBUF_BUFG
    SLICE_X110Y81        FDCE                                         r  data_out_reg[12]/C
                         clock pessimism             -0.506     1.645    
    SLICE_X110Y81        FDCE (Hold_fdce_C_D)         0.091     1.736    data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 dir_pipe_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.554%)  route 0.352ns (65.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.633     1.635    clk_IBUF_BUFG
    SLICE_X113Y87        FDCE                                         r  dir_pipe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.141     1.776 r  dir_pipe_reg/Q
                         net (fo=32, routed)          0.352     2.128    u_bsh_32/dir_pipe
    SLICE_X110Y81        LUT6 (Prop_lut6_I2_O)        0.045     2.173 r  u_bsh_32/data_out[28]_i_1/O
                         net (fo=1, routed)           0.000     2.173    data_out_t[28]
    SLICE_X110Y81        FDCE                                         r  data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.899     2.151    clk_IBUF_BUFG
    SLICE_X110Y81        FDCE                                         r  data_out_reg[28]/C
                         clock pessimism             -0.506     1.645    
    SLICE_X110Y81        FDCE (Hold_fdce_C_D)         0.092     1.737    data_out_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.436    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y73   data_in_pipe_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y75   data_in_pipe_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y72   data_in_pipe_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X110Y75   data_in_pipe_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y72   data_in_pipe_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X110Y75   data_in_pipe_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y75   data_in_pipe_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y72   data_in_pipe_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y74   data_in_pipe_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y79   data_in_pipe_reg[28]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y70   data_in_pipe_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y70   data_in_pipe_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y72   data_in_pipe_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y72   data_in_pipe_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y72   data_in_pipe_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y77   data_in_pipe_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y79   data_in_pipe_reg[28]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y80   data_in_pipe_reg[29]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y81   data_in_pipe_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y80   data_in_pipe_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y81   data_in_pipe_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y82   data_in_pipe_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y82   data_out_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y81   data_out_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y82   data_out_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y81   data_out_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y80   data_out_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y82   data_out_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y80   data_out_reg[24]/C



