// Seed: 2113517764
module module_0 (
    input wire id_0,
    output wire id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input uwire id_5,
    output supply0 id_6,
    output wor id_7,
    input wand id_8,
    output tri0 id_9,
    output wor id_10,
    output wire id_11,
    output supply0 id_12,
    input tri1 id_13
);
  assign id_4  = id_8 - id_8;
  assign id_11 = id_13;
  assign id_11 = id_3 == 1'b0;
  wire id_15;
  supply0 id_16 = 'b0, id_17;
  always if (id_16) return id_0;
  always begin : LABEL_0
    id_11 = 1;
    id_7  = 1;
  end
  wire id_18;
  assign id_9 = 1'h0 - id_5 * 1'b0;
  tri id_19, id_20;
  assign id_4 = id_20;
  assign id_6 = 1;
  wire id_21;
endmodule
module module_1 (
    output logic id_0,
    input  wire  id_1,
    output tri0  id_2,
    input  wor   id_3,
    input  tri0  id_4,
    input  wire  id_5
);
  always id_0 <= ~1'b0;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_1,
      id_2,
      id_3,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3
  );
  assign modCall_1.id_4 = 0;
  assign id_2 = 1'b0;
endmodule
