// Seed: 1412135729
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri1 id_4,
    output tri1 id_5,
    input wor id_6
);
  wire id_8;
  ;
  parameter id_9 = 1;
  logic id_10;
endmodule
module module_1 (
    output tri1 id_0,
    output tri id_1,
    input supply1 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input uwire id_5,
    output supply0 id_6,
    output logic id_7
);
  always id_7 <= 1;
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_2,
      id_5,
      id_3,
      id_5
  );
  assign modCall_1.id_4 = 0;
  logic id_10;
  assign id_1 = -1'b0;
  wire id_11, id_12;
  assign id_1 = 1;
  always id_7 <= 1;
endmodule
