Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3e2f405d655c426ab84fabae7cf3f39e --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot lab4_source_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.lab4_source_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "lab4_source_tb_time_synth.sdf", for root module "lab4_source_tb/lab4_tb".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "lab4_source_tb_time_synth.sdf", for root module "lab4_source_tb/lab4_tb".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.Two4DigitDisplay
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit4To1
Compiling module xil_defaultlib.Mux32Bit4To1_0
Compiling module xil_defaultlib.EX_MEM_REG_V2
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.EX_STAGE_V2
Compiling module xil_defaultlib.MEM_WB_REG_V2
Compiling module xil_defaultlib.MEM_STAGE_V2
Compiling module xil_defaultlib.EX_MEM_COMBO_V2
Compiling module simprims_ver.GND
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ID_EX_REG_V2
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD23
Compiling module xil_defaultlib.RAM32M_HD24
Compiling module xil_defaultlib.RAM32M_HD25
Compiling module xil_defaultlib.RAM32M_HD26
Compiling module xil_defaultlib.RAM32M_HD27
Compiling module xil_defaultlib.RAM32M_HD28
Compiling module xil_defaultlib.RAM32M_HD29
Compiling module xil_defaultlib.RAM32M_HD30
Compiling module xil_defaultlib.RAM32M_HD31
Compiling module xil_defaultlib.RAM32M_HD32
Compiling module xil_defaultlib.RAM32M_HD33
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID_STAGE_V2
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.IF_ID_REG_V2
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.Mux32Bit2To1_1
Compiling module xil_defaultlib.IF_STAGE_V2
Compiling module xil_defaultlib.IF_ID_COMBO_V2
Compiling module xil_defaultlib.IF_ID_EX_MEM_COMBO_V2
Compiling module xil_defaultlib.WB_STAGE_V2
Compiling module xil_defaultlib.ClkDiv
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.lab4_source
Compiling module xil_defaultlib.lab4_source_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab4_source_tb_time_synth
