{"Source Block": ["hdl/library/axi_dmac/2d_transfer.v@96:141@HdlStmProcess", "\t\t\treq_eot <= last_req[eot_id];\n\t\tend\n\tend\nend\n\nalways @(posedge req_aclk)\nbegin\n\tif (req_aresetn == 1'b0) begin\n\t\tdest_address <= 'h00;\n\t\tsrc_address <= 'h00;\n\t\tx_length <= 'h00;\n\t\ty_length <= 'h00;\n\t\tdest_stride <= 'h00;\n\t\tsrc_stride <= 'h00;\n\t\treq_ready <= 1'b1;\n\t\tout_req_valid <= 1'b0;\n\t\tout_req_sync_transfer_start <= 1'b0;\n\tend else begin\n\t\tif (req_ready) begin\n\t\t\tif (req_valid) begin\n\t\t\t\tdest_address <= req_dest_address;\n\t\t\t\tsrc_address <= req_src_address;\n\t\t\t\tx_length <= req_x_length;\n\t\t\t\ty_length <= req_y_length;\n\t\t\t\tdest_stride <= req_dest_stride;\n\t\t\t\tsrc_stride <= req_src_stride;\n\t\t\t\tout_req_sync_transfer_start <= req_sync_transfer_start;\n\t\t\t\treq_ready <= 1'b0;\n\t\t\t\tout_req_valid <= 1'b1;\n\t\t\tend\n\t\tend else begin\n\t\t\tif (out_req_valid && out_req_ready) begin\n\t\t\t\tdest_address <= dest_address + dest_stride[C_DMA_LENGTH_WIDTH-1:C_ADDR_ALIGN_BITS];\n\t\t\t\tsrc_address <= src_address + src_stride[C_DMA_LENGTH_WIDTH-1:C_ADDR_ALIGN_BITS];\n\t\t\t\ty_length <= y_length - 1'b1;\n\t\t\t\tout_req_sync_transfer_start <= 1'b0;\n\t\t\t\tif (y_length == 0) begin\n\t\t\t\t\tout_req_valid <= 1'b0;\n\t\t\t\t\treq_ready <= 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tend\nend\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[128, "\t\t\t\tdest_address <= dest_address + dest_stride[C_DMA_LENGTH_WIDTH-1:C_ADDR_ALIGN_BITS];\n"], [129, "\t\t\t\tsrc_address <= src_address + src_stride[C_DMA_LENGTH_WIDTH-1:C_ADDR_ALIGN_BITS];\n"]], "Add": [[129, "\t\t\t\tdest_address <= dest_address + dest_stride[C_DMA_LENGTH_WIDTH-1:C_BYTES_PER_BEAT_WIDTH_DEST];\n"], [129, "\t\t\t\tsrc_address <= src_address + src_stride[C_DMA_LENGTH_WIDTH-1:C_BYTES_PER_BEAT_WIDTH_SRC];\n"]]}}