Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wmj/Documents/8bitComputer/serial.qsys --block-symbol-file --output-directory=/home/wmj/Documents/8bitComputer/serial --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading 8bitComputer/serial.qsys
Progress: Reading input file
Progress: Adding spislave_0 [spislave 18.0]
Progress: Parameterizing module spislave_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wmj/Documents/8bitComputer/serial.qsys --synthesis=VHDL --output-directory=/home/wmj/Documents/8bitComputer/serial/synthesis --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading 8bitComputer/serial.qsys
Progress: Reading input file
Progress: Adding spislave_0 [spislave 18.0]
Progress: Parameterizing module spislave_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: serial: Generating serial "serial" for QUARTUS_SYNTH
Info: spislave_0: "serial" instantiated spislave "spislave_0"
Info: serial: Done "serial" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
