
---------- Begin Simulation Statistics ----------
final_tick                                 2438058000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49914                       # Simulator instruction rate (inst/s)
host_mem_usage                                 866820                       # Number of bytes of host memory used
host_op_rate                                    51607                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.03                       # Real time elapsed on the host
host_tick_rate                              121692847                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1033929                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002438                       # Number of seconds simulated
sim_ticks                                  2438058000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.594583                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  146790                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               156836                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             51438                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            255310                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                544                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1513                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              969                       # Number of indirect misses.
system.cpu.branchPred.lookups                  266090                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    3333                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          214                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    381426                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   419298                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             50897                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     102118                       # Number of branches committed
system.cpu.commit.bw_lim_events                 16237                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          735080                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000217                       # Number of instructions committed
system.cpu.commit.committedOps                1034146                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4692140                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.220400                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.916400                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4352010     92.75%     92.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        90419      1.93%     94.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        35345      0.75%     95.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        75080      1.60%     97.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       106467      2.27%     99.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         9094      0.19%     99.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         5853      0.12%     99.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1635      0.03%     99.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        16237      0.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4692140                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1944                       # Number of function calls committed.
system.cpu.commit.int_insts                    938116                       # Number of committed integer instructions.
system.cpu.commit.loads                         14759                       # Number of loads committed
system.cpu.commit.membars                         100                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           396501     38.34%     38.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             174      0.02%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.00%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              4      0.00%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           2813      0.27%     38.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult          2810      0.27%     38.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     38.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              3      0.00%     38.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            15      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              19      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             52      0.01%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           14759      1.43%     40.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         616942     59.66%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1034146                       # Class of committed instruction
system.cpu.commit.refs                         631701                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     28978                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1033929                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.876118                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.876118                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               4011240                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   556                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               118665                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                2438347                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   344964                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    351084                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  52156                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1922                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 44218                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      266090                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    402969                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4271583                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 14007                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2839556                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  105394                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.054570                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             479342                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             150667                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.582339                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4803662                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.624827                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.969816                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4272741     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    59073      1.23%     90.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     9237      0.19%     90.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   108001      2.25%     92.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     8015      0.17%     92.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    19490      0.41%     93.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    46413      0.97%     94.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    53616      1.12%     95.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   227076      4.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4803662                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           72456                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                67005                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   138315                       # Number of branches executed
system.cpu.iew.exec_nop                           378                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.307734                       # Inst execution rate
system.cpu.iew.exec_refs                       797295                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     775918                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   60703                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 22932                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                219                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             37992                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               850944                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1758678                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 21377                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            169495                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1500549                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     34                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2250272                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  52156                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2245740                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         46725                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              411                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          266                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         8173                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       234002                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             23                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        53509                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          13496                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    840401                       # num instructions consuming a value
system.cpu.iew.wb_count                       1474616                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.420002                       # average fanout of values written-back
system.cpu.iew.wb_producers                    352970                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.302416                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1497358                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2957084                       # number of integer regfile reads
system.cpu.int_regfile_writes                  580701                       # number of integer regfile writes
system.cpu.ipc                               0.205081                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.205081                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 4      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                819523     49.07%     49.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  182      0.01%     49.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    24      0.00%     49.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   5      0.00%     49.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     49.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                8902      0.53%     49.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               3201      0.19%     49.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     49.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   3      0.00%     49.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 23      0.00%     49.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     49.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.00%     49.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     49.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   14      0.00%     49.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     49.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     49.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  66      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                22465      1.35%     51.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              815595     48.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1670044                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       82321                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.049293                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     949      1.15%      1.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    12      0.01%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    324      0.39%      1.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 81033     98.44%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1686460                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            8117199                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1416964                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2366856                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1758081                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1670044                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 219                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          724371                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             22847                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             57                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       442713                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4803662                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.347661                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.222683                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4310889     89.74%     89.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              133901      2.79%     92.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               67789      1.41%     93.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               76206      1.59%     95.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               32870      0.68%     96.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              108053      2.25%     98.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               41051      0.85%     99.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                9328      0.19%     99.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               23575      0.49%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4803662                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.342495                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  65901                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             131719                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        57652                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            115838                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                73                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              257                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                22932                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              850944                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1549712                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6031                       # number of misc regfile writes
system.cpu.numCycles                          4876118                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 2306613                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                605959                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    223                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   389630                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     12                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5053053                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                2131438                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1562354                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    345304                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1692221                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  52156                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1691455                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   956395                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          3940157                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          18504                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                723                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    357820                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            230                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           168581                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      6428944                       # The number of ROB reads
system.cpu.rob.rob_writes                     3650048                       # The number of ROB writes
system.cpu.timesIdled                            1581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    56851                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    8444                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41935                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        116895                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        75571                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          256                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       152426                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            256                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                992                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41216                       # Transaction distribution
system.membus.trans_dist::CleanEvict              719                       # Transaction distribution
system.membus.trans_dist::ReadExReq             73862                       # Transaction distribution
system.membus.trans_dist::ReadExResp            73861                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           992                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           106                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       191748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 191748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7428416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7428416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             74960                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   74960    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               74960                       # Request fanout histogram
system.membus.reqLayer0.occupancy           299305500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          389495000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2438058000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2876                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       114332                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2357                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1073                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            73873                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           73869                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2613                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          263                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          106                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          106                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         7583                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       221694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                229277                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       318080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9423872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9741952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           42191                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2637824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           119046                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002184                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.046683                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 118786     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    260      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             119046                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          151686000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         111251499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3919500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2438058000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1736                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  156                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1892                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1736                       # number of overall hits
system.l2.overall_hits::.cpu.data                 156                       # number of overall hits
system.l2.overall_hits::total                    1892                       # number of overall hits
system.l2.demand_misses::.cpu.inst                877                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              73980                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74857                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               877                       # number of overall misses
system.l2.overall_misses::.cpu.data             73980                       # number of overall misses
system.l2.overall_misses::total                 74857                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     68062500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6928917500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6996980000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     68062500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6928917500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6996980000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2613                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            74136                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                76749                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2613                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           74136                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               76749                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.335630                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.997896                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.975348                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.335630                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.997896                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.975348                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77608.323831                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 93659.333604                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93471.285251                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77608.323831                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 93659.333604                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93471.285251                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               41216                       # number of writebacks
system.l2.writebacks::total                     41216                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           877                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         73980                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74857                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          877                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        73980                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74857                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     59292500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6189157500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6248450000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59292500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6189157500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6248450000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.335630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.997896                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.975348                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.335630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.997896                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.975348                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67608.323831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83659.874290                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83471.819603                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67608.323831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83659.874290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83471.819603                       # average overall mshr miss latency
system.l2.replacements                          42191                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        73116                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            73116                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        73116                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        73116                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2354                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2354                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2354                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2354                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           73865                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               73865                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6918832000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6918832000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         73873                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             73873                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999892                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999892                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93668.611656                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93668.611656                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        73865                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          73865                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6180222000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6180222000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83669.153185                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83669.153185                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1736                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1736                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          877                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              877                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     68062500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68062500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2613                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2613                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.335630                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.335630                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77608.323831                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77608.323831                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          877                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          877                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59292500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59292500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.335630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.335630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67608.323831                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67608.323831                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           148                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               148                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10085500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10085500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          263                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           263                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.437262                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.437262                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data        87700                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        87700                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8935500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8935500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.437262                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.437262                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        77700                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        77700                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          106                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             106                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          106                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           106                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          106                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          106                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2015000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2015000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19009.433962                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19009.433962                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2438058000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25892.135911                       # Cycle average of tags in use
system.l2.tags.total_refs                      152312                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74959                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.031937                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.916930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       315.836649                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25539.382332                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.779400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.790165                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          278                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2580                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        25517                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4393                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1294335                       # Number of tag accesses
system.l2.tags.data_accesses                  1294335                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2438058000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          56128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4734464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4790592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        56128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2637824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2637824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           73976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               74853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41216                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          23021602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1941899659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1964921261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     23021602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23021602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1081936525                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1081936525                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1081936525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         23021602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1941899659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3046857786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     41216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     73977.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000178634500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2550                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2550                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              173768                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              38706                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       74854                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41216                       # Number of write requests accepted
system.mem_ctrls.readBursts                     74854                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41216                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2580                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.91                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1715982750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  374270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3119495250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22924.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41674.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    63116                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34506                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 74854                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41216                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   24916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   18565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   14256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    403.288290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   285.215049                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.724448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2943     15.98%     15.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3475     18.87%     34.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3506     19.04%     53.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1800      9.78%     63.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1480      8.04%     71.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1570      8.53%     80.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1842     10.00%     90.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          234      1.27%     91.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1562      8.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18412                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2550                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.349412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.484996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    634.589226                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2549     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2550                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.151765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.139803                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.665895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2381     93.37%     93.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               58      2.27%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               38      1.49%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               58      2.27%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.31%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.08%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.04%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2550                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4790656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2635968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4790656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2637824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1964.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1081.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1964.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1081.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2438044500                       # Total gap between requests
system.mem_ctrls.avgGap                      21004.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        56128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4734528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2635968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 23021601.618993479759                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1941925909.884014368057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1081175263.262809991837                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          877                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        73977                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        41216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23190000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3096305250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  38570431500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26442.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41854.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    935812.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             68601120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             36439590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           264187140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          105673680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     192382320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1058498550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         44847360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1770629760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        726.245955                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    104778250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     81380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2251899750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             62910540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             33433950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           270270420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          109322460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     192382320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        986382150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        105576960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1760278800                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        722.000379                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    263508250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     81380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2093169750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2438058000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       399952                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           399952                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       399952                       # number of overall hits
system.cpu.icache.overall_hits::total          399952                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3017                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3017                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3017                       # number of overall misses
system.cpu.icache.overall_misses::total          3017                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    108622999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    108622999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    108622999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    108622999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       402969                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       402969                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       402969                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       402969                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007487                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007487                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007487                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007487                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36003.645675                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36003.645675                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36003.645675                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36003.645675                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          726                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.857143                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2357                       # number of writebacks
system.cpu.icache.writebacks::total              2357                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          404                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          404                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          404                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          404                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2613                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2613                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2613                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2613                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     90450500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90450500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     90450500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     90450500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006484                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006484                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006484                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006484                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34615.575966                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34615.575966                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34615.575966                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34615.575966                       # average overall mshr miss latency
system.cpu.icache.replacements                   2357                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       399952                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          399952                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3017                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3017                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    108622999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    108622999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       402969                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       402969                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007487                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007487                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36003.645675                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36003.645675                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          404                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          404                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2613                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2613                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     90450500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90450500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006484                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006484                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34615.575966                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34615.575966                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2438058000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.624659                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              402565                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2613                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            154.062380                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.624659                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994628                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994628                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            808551                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           808551                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2438058000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2438058000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2438058000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2438058000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2438058000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       476369                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           476369                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       476433                       # number of overall hits
system.cpu.dcache.overall_hits::total          476433                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       159824                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         159824                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       159829                       # number of overall misses
system.cpu.dcache.overall_misses::total        159829                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9779312688                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9779312688                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9779312688                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9779312688                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       636193                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       636193                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       636262                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       636262                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.251219                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.251219                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.251200                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.251200                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61188.011112                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61188.011112                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61186.096941                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61186.096941                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3064400                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             47140                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.006364                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        73116                       # number of writebacks
system.cpu.dcache.writebacks::total             73116                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        85588                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        85588                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        85588                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        85588                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        74236                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        74236                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        74241                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        74241                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7116861557                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7116861557                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7117294557                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7117294557                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.116688                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.116688                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.116683                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.116683                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 95868.063433                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95868.063433                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 95867.439245                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95867.439245                       # average overall mshr miss latency
system.cpu.dcache.replacements                  73214                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        18791                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           18791                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          575                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           575                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     27229500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     27229500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        19366                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        19366                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.029691                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029691                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47355.652174                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47355.652174                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11628500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11628500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013271                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013271                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45247.081712                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45247.081712                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       457558                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         457558                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       159148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       159148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9748872235                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9748872235                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       616706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       616706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.258061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.258061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61256.643093                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61256.643093                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        85270                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        85270                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        73878                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        73878                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7102123104                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7102123104                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.119795                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.119795                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 96133.126289                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96133.126289                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       433000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       433000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        86600                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        86600                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      3210953                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      3210953                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31791.613861                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31791.613861                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      3109953                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      3109953                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30791.613861                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30791.613861                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          141                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          141                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.007042                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007042                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.007042                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.007042                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2438058000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           991.765501                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              550912                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             74238                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.420890                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   991.765501                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.968521                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.968521                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          278                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1347246                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1347246                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2438058000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2438058000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
