<html><body><samp><pre>
<!@TC:0>
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:0> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:71:2:71:6:@W:MT462:@XP_MSG">sram.sv(71)</a><!@TM:0> | Net ram_access.svbl_105\.sram_we14 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:9:16:9:36:@W:MT462:@XP_MSG">gdp_controller.sv(9)</a><!@TM:0> | Net gdp_c.next_0_sqmuxa appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\uart\baudgen.sv:21:0:21:9:@W:MT529:@XP_MSG">baudgen.sv(21)</a><!@TM:0> | Found inferred clock top_level|clk which controls 592 sequential elements including data_uart/ticker/baud_acc[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

</pre></samp></body></html>
