$date
	Mon Oct 21 17:03:26 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tournament_tb $end
$scope module wc $end
$var wire 2 ! a [1:0] $end
$var wire 2 " b [1:0] $end
$var wire 2 # c [1:0] $end
$var wire 2 $ d [1:0] $end
$var wire 1 % s0 $end
$var wire 1 & s1 $end
$var wire 1 ' s2 $end
$var wire 2 ( sf2 [1:0] $end
$var wire 2 ) sf1 [1:0] $end
$var wire 2 * champion [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
b10 (
0'
0&
0%
b11 $
b10 #
b1 "
b0 !
$end
#10
b10 *
1'
#20
b0 *
b11 (
0'
1&
#30
b11 *
1'
#40
b1 *
b10 (
b1 )
0'
0&
1%
#50
b10 *
1'
#60
b1 *
b11 (
0'
1&
#70
b11 *
1'
