+======================================================+
|          SCPA: SCSA CPU PSI/O Architecture           |
|            (The Full 1-Bit Computer System)          |
+======================================================+

| ----------------- A. CONTROL & BOOT SYSTEM (PSI/O ROM) ----------------
|
+------------------------------------------+
|  PSI/O ROM (Initial 4x8 bit Instructions)  |
|  (Mapped to Address 0000 - 0011)         |
+------------------------------------------+
|                                          |
|  POWER-ON RESET (POR) Logic - Forces PC=0000
+------------------------------------------+
                       |
                       | Control Signals (Load_A, ALU_Sel, JMP_Enable, Mem_W/R, etc.)
                       |
+----------------------+-------------------+

| ----------------- B. CPU CORE (Execution Unit) ----------------------
|
|                  INTERNAL BUS (1-bit Data Path)
|
+---------------------------------+---------------------------------+
| ACCUMULATOR (A) [1-bit]         | ARITHMETIC LOGIC UNIT (ALU)     |
| (Main data register, 1 DFF)     | (Performs NOT, XOR, AND)        |
+-----------------+---------------+---------------------+
| INSTRUCTION     | PROGRAM COUNTER (PC) [4-bit] | ADDRESS REGISTER (AR) [4-bit]
| REGISTER (IR)   | (Holds next instruction address) | (Holds memory address for R/W)
| (8-bit: Opcode+Addr) |                             |
+-----------------+---------------------------------+

| ----------------- C. DATA & I/O SYSTEM (RAM/Ports) ------------------
|
| Address Bus (4-bit Output from PC/AR)
|
+----------------------+-------------------+
|                      |
| +--------------------+-------------------+
| |  ADDRESS DECODER (A0-A3)                |
| |  (Selects RAM location or I/O Port)     |
| +--------------------+-------------------+
|                      |
| +--------------------+--------------------------------+
| |  RAM (16 Locations x 8 Bits) - Data/User Programs |
| +--------------------+-------------------+
|                      |
| +--------------------+-------------------+
| |  I/O PORTS MAPPED (Switches, LEDs)      |
| |  (Controls IN and OUT instructions)     |
| +--------------------+-------------------+
|
| Data Bus (1-bit Line connected to CPU Internal Bus)
|
+------------------------------------------------------+

