<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>uoFPGA - Projects</title>
  <link rel="stylesheet" href="/src/style.css" />
  <link rel="stylesheet" href="/src/projects.css" />
  <link href="https://fonts.googleapis.com/css2?family=Inter:wght@400;700;800&display=swap" rel="stylesheet">
</head>
<body>
  <header>
    <nav>
      <ul>
        <li><a href="/">Home</a></li>
        <li><a href="/projects.html">Projects</a></li>
        <li><a href="/events.html">Events</a></li>
        <li><a href="/About.html">About</a></li>
      </ul>
    </nav>
  </header>

  <main>
    
    <section class="projects-section">
      <h1 class="section-title">Current Projects</h1>

      <div class="projects-grid">
        
        <div class="project-card featured">
          <h3>Custom FPGA Communication Protocol</h3>
          <p class="tags">Hardware | Verilog | Comms | CRC | CDC</p>
          <p>
            This project designs a full-duplex FPGA-to-FPGA communication system enabling 
            [cite_start]reliable bidirectional data transfer[cite: 9]. The architecture incorporates 8b/10b 
            [cite_start]line encoding, data scrambling, and cyclic redundancy check (CRC) for error detection[cite: 10]. 
            It features master-initiated link initialization and explicit Clock Domain Crossing (CDC) 
            [cite_start]protection, ensuring compatibility between FPGAs with independent clock sources[cite: 11, 12].
          </p>
          <a href="https://discord.gg/BVRNSAYwqh" class="btn" target="_blank">Join the Discord</a>
        </div>

        <div class="project-card">
          <h3>Vector Processing Unit (VPU)</h3>
          <p class="tags">Hardware | Verilog | FPGA | Parallel Computing</p>
          <p>
            The VPU Team is building a scalable Vector Processing Unit in Verilog,
            featuring a custom ALU capable of vector addition, subtraction, multiplication,
            and dot products. The design supports 32-bit signed vector elements and
            modular arithmetic components.
          </p>
          <a href="https://discord.gg/BVRNSAYwqh" class="btn" target="_blank">Join the Discord</a>
        </div>

        <div class="project-card">
          <h3>Emulator Team</h3>
          <p class="tags">Hardware | RISC-V | SystemVerilog | FPGA</p>
          <p>
            The Emulator Team is developing a custom 32-bit RISC-V (RV32I) CPU from scratch
            in SystemVerilog. The ultimate goal is to integrate the CPU into a retro-style 
            FPGA game console capable of running simple 8-bit and 16-bit games like Pong or Tetris.
          </p>
          <a href="https://discord.gg/BVRNSAYwqh" class="btn" target="_blank">Join the Discord</a>
        </div>

      </div>
    </section>

    <section class="proposal-section">
      <div class="proposal-content">
        <h2>Start Your Own Project</h2>
        <p>
          Do you have an idea for a hardware design, a new protocol, or an embedded system?
          We are always looking for new initiatives. Submit a proposal to lead your own team.
        </p>
        <a href="https://forms.gle/2kYNyg1tBxcDNBmH8" class="glow-btn" target="_blank">
          Project Proposal Form
        </a>
      </div>
    </section>

  </main>
</body>
</html>
