
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -351.38

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -24.15

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -24.15

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.56   17.93   36.00   36.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.93    0.02   36.02 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.64    8.86    7.30   43.32 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.86    0.01   43.33 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.33   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.39    8.39   library hold time
                                  8.39   data required time
-----------------------------------------------------------------------------
                                  8.39   data required time
                                -43.33   data arrival time
-----------------------------------------------------------------------------
                                 34.94   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    4.28   32.60   44.29   44.29 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 32.60    0.15   44.44 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.81   77.47   70.63  115.07 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 77.47    0.07  115.14 v _314_/A (OR3x1_ASAP7_75t_R)
     3    1.91   17.89   41.96  157.10 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 17.89    0.02  157.12 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.71    8.86   21.55  178.67 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.86    0.01  178.68 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.68   11.33   20.00  198.68 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.34    0.14  198.83 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.54   16.16   20.28  219.11 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.16    0.01  219.12 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.17   11.34   24.31  243.44 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.35    0.03  243.46 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.02    9.85   28.66  272.12 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.85    0.03  272.15 ^ resp_msg[13] (out)
                                272.15   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -272.15   data arrival time
-----------------------------------------------------------------------------
                                -24.15   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    4.28   32.60   44.29   44.29 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 32.60    0.15   44.44 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.81   77.47   70.63  115.07 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 77.47    0.07  115.14 v _314_/A (OR3x1_ASAP7_75t_R)
     3    1.91   17.89   41.96  157.10 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 17.89    0.02  157.12 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.71    8.86   21.55  178.67 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.86    0.01  178.68 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.68   11.33   20.00  198.68 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.34    0.14  198.83 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.54   16.16   20.28  219.11 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.16    0.01  219.12 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.17   11.34   24.31  243.44 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.35    0.03  243.46 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.02    9.85   28.66  272.12 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.85    0.03  272.15 ^ resp_msg[13] (out)
                                272.15   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -272.15   data arrival time
-----------------------------------------------------------------------------
                                -24.15   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
232.7572021484375

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7274

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.738861083984375

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8133

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 35

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  44.29   44.29 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  70.78  115.07 v _568_/SN (HAxp5_ASAP7_75t_R)
  42.03  157.10 v _314_/Y (OR3x1_ASAP7_75t_R)
  30.19  187.29 v _317_/Y (OR3x1_ASAP7_75t_R)
  22.23  209.53 v _369_/Y (OA21x2_ASAP7_75t_R)
  15.84  225.37 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.69  252.06 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  25.34  277.39 ^ _378_/Y (BUFx6f_ASAP7_75t_R)
  10.09  287.48 v _456_/Y (NOR2x1_ASAP7_75t_R)
  25.52  313.00 v _457_/Y (OA33x2_ASAP7_75t_R)
   0.02  313.02 v dpath.a_reg.out[3]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         313.02   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.95  299.05   library setup time
         299.05   data required time
---------------------------------------------------------
         299.05   data required time
        -313.02   data arrival time
---------------------------------------------------------
         -13.97   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.00   36.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.32   43.32 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.33 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.33   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.39    8.39   library hold time
           8.39   data required time
---------------------------------------------------------
           8.39   data required time
         -43.33   data arrival time
---------------------------------------------------------
          34.94   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
272.1523

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-24.1523

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.874553

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.37e-05   5.34e-09   2.35e-04  42.0%
Combinational          1.70e-04   1.55e-04   2.17e-08   3.25e-04  58.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.78e-04   2.70e-08   5.59e-04 100.0%
                          68.1%      31.9%       0.0%
