name: RTL Regression & Integration

on:
  push:
    branches: [ main ]
  pull_request:
    branches: [ main ]
  workflow_dispatch:

jobs:
  fast-regression:
    runs-on: ubuntu-latest

    steps:
    - name: Checkout Code
      uses: actions/checkout@v4

    - name: Install Icarus Verilog
      run: |
        sudo apt-get update
        sudo apt-get install -y iverilog

    - name: Mock Synthesis Check (FPGA Compatibility)
      run: |
        echo "Verifying RTL for synthesis compatibility..."
        # Ensure riscv_pkg.sv is compiled first
        iverilog -g2012 -D SYNTHESIS -o synth_check.out test/scripts/stubs.sv src/riscv_pkg.sv $(ls src/*.sv | grep -vE "riscv_pkg.sv|datapath.sv")
        echo "Synthesis check passed (no syntax errors)."

    - name: Compile CPU for Simulation
      run: |
        iverilog -g2012 -o sim.out test/scripts/stubs.sv src/riscv_pkg.sv $(ls src/*.sv | grep -vE "riscv_pkg.sv|datapath.sv") test/tb/pipelined_cpu_tb.sv

    - name: Run Complex Branch Test
      run: vvp sim.out +TEST=mem/complex_branch_test.mem | grep "PASS"

    - name: Run LUI Test
      run: vvp sim.out +TEST=mem/lui_test.mem | grep "PASS"

    - name: Run Fibonacci Test
      run: vvp sim.out +TEST=mem/fib_test.mem | grep "PASS"
