
SDRAM_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000066d8  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08006970  08006970  00007970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080069a8  080069a8  000079a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080069b0  080069b0  000079b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080069b4  080069b4  000079b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000010  24000000  080069b8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000000ec  24000010  080069c8  00008010  2**2
                  ALLOC
  8 ._user_heap_stack 00000c04  240000fc  080069c8  000080fc  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00008010  2**0
                  CONTENTS, READONLY
 10 .debug_info   00013cef  00000000  00000000  0000803e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000027fb  00000000  00000000  0001bd2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000cc8  00000000  00000000  0001e528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000009c7  00000000  00000000  0001f1f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00036b06  00000000  00000000  0001fbb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000141ce  00000000  00000000  000566bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00159c54  00000000  00000000  0006a88b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001c44df  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000033e4  00000000  00000000  001c4524  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000066  00000000  00000000  001c7908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08006958 	.word	0x08006958

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08006958 	.word	0x08006958

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b96a 	b.w	80005c4 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	460c      	mov	r4, r1
 8000310:	2b00      	cmp	r3, #0
 8000312:	d14e      	bne.n	80003b2 <__udivmoddi4+0xaa>
 8000314:	4694      	mov	ip, r2
 8000316:	458c      	cmp	ip, r1
 8000318:	4686      	mov	lr, r0
 800031a:	fab2 f282 	clz	r2, r2
 800031e:	d962      	bls.n	80003e6 <__udivmoddi4+0xde>
 8000320:	b14a      	cbz	r2, 8000336 <__udivmoddi4+0x2e>
 8000322:	f1c2 0320 	rsb	r3, r2, #32
 8000326:	4091      	lsls	r1, r2
 8000328:	fa20 f303 	lsr.w	r3, r0, r3
 800032c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000330:	4319      	orrs	r1, r3
 8000332:	fa00 fe02 	lsl.w	lr, r0, r2
 8000336:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033a:	fa1f f68c 	uxth.w	r6, ip
 800033e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000342:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000346:	fb07 1114 	mls	r1, r7, r4, r1
 800034a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034e:	fb04 f106 	mul.w	r1, r4, r6
 8000352:	4299      	cmp	r1, r3
 8000354:	d90a      	bls.n	800036c <__udivmoddi4+0x64>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f104 30ff 	add.w	r0, r4, #4294967295
 800035e:	f080 8112 	bcs.w	8000586 <__udivmoddi4+0x27e>
 8000362:	4299      	cmp	r1, r3
 8000364:	f240 810f 	bls.w	8000586 <__udivmoddi4+0x27e>
 8000368:	3c02      	subs	r4, #2
 800036a:	4463      	add	r3, ip
 800036c:	1a59      	subs	r1, r3, r1
 800036e:	fa1f f38e 	uxth.w	r3, lr
 8000372:	fbb1 f0f7 	udiv	r0, r1, r7
 8000376:	fb07 1110 	mls	r1, r7, r0, r1
 800037a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800037e:	fb00 f606 	mul.w	r6, r0, r6
 8000382:	429e      	cmp	r6, r3
 8000384:	d90a      	bls.n	800039c <__udivmoddi4+0x94>
 8000386:	eb1c 0303 	adds.w	r3, ip, r3
 800038a:	f100 31ff 	add.w	r1, r0, #4294967295
 800038e:	f080 80fc 	bcs.w	800058a <__udivmoddi4+0x282>
 8000392:	429e      	cmp	r6, r3
 8000394:	f240 80f9 	bls.w	800058a <__udivmoddi4+0x282>
 8000398:	4463      	add	r3, ip
 800039a:	3802      	subs	r0, #2
 800039c:	1b9b      	subs	r3, r3, r6
 800039e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003a2:	2100      	movs	r1, #0
 80003a4:	b11d      	cbz	r5, 80003ae <__udivmoddi4+0xa6>
 80003a6:	40d3      	lsrs	r3, r2
 80003a8:	2200      	movs	r2, #0
 80003aa:	e9c5 3200 	strd	r3, r2, [r5]
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d905      	bls.n	80003c2 <__udivmoddi4+0xba>
 80003b6:	b10d      	cbz	r5, 80003bc <__udivmoddi4+0xb4>
 80003b8:	e9c5 0100 	strd	r0, r1, [r5]
 80003bc:	2100      	movs	r1, #0
 80003be:	4608      	mov	r0, r1
 80003c0:	e7f5      	b.n	80003ae <__udivmoddi4+0xa6>
 80003c2:	fab3 f183 	clz	r1, r3
 80003c6:	2900      	cmp	r1, #0
 80003c8:	d146      	bne.n	8000458 <__udivmoddi4+0x150>
 80003ca:	42a3      	cmp	r3, r4
 80003cc:	d302      	bcc.n	80003d4 <__udivmoddi4+0xcc>
 80003ce:	4290      	cmp	r0, r2
 80003d0:	f0c0 80f0 	bcc.w	80005b4 <__udivmoddi4+0x2ac>
 80003d4:	1a86      	subs	r6, r0, r2
 80003d6:	eb64 0303 	sbc.w	r3, r4, r3
 80003da:	2001      	movs	r0, #1
 80003dc:	2d00      	cmp	r5, #0
 80003de:	d0e6      	beq.n	80003ae <__udivmoddi4+0xa6>
 80003e0:	e9c5 6300 	strd	r6, r3, [r5]
 80003e4:	e7e3      	b.n	80003ae <__udivmoddi4+0xa6>
 80003e6:	2a00      	cmp	r2, #0
 80003e8:	f040 8090 	bne.w	800050c <__udivmoddi4+0x204>
 80003ec:	eba1 040c 	sub.w	r4, r1, ip
 80003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f4:	fa1f f78c 	uxth.w	r7, ip
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb4 f6f8 	udiv	r6, r4, r8
 80003fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000402:	fb08 4416 	mls	r4, r8, r6, r4
 8000406:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040a:	fb07 f006 	mul.w	r0, r7, r6
 800040e:	4298      	cmp	r0, r3
 8000410:	d908      	bls.n	8000424 <__udivmoddi4+0x11c>
 8000412:	eb1c 0303 	adds.w	r3, ip, r3
 8000416:	f106 34ff 	add.w	r4, r6, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x11a>
 800041c:	4298      	cmp	r0, r3
 800041e:	f200 80cd 	bhi.w	80005bc <__udivmoddi4+0x2b4>
 8000422:	4626      	mov	r6, r4
 8000424:	1a1c      	subs	r4, r3, r0
 8000426:	fa1f f38e 	uxth.w	r3, lr
 800042a:	fbb4 f0f8 	udiv	r0, r4, r8
 800042e:	fb08 4410 	mls	r4, r8, r0, r4
 8000432:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000436:	fb00 f707 	mul.w	r7, r0, r7
 800043a:	429f      	cmp	r7, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x148>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 34ff 	add.w	r4, r0, #4294967295
 8000446:	d202      	bcs.n	800044e <__udivmoddi4+0x146>
 8000448:	429f      	cmp	r7, r3
 800044a:	f200 80b0 	bhi.w	80005ae <__udivmoddi4+0x2a6>
 800044e:	4620      	mov	r0, r4
 8000450:	1bdb      	subs	r3, r3, r7
 8000452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000456:	e7a5      	b.n	80003a4 <__udivmoddi4+0x9c>
 8000458:	f1c1 0620 	rsb	r6, r1, #32
 800045c:	408b      	lsls	r3, r1
 800045e:	fa22 f706 	lsr.w	r7, r2, r6
 8000462:	431f      	orrs	r7, r3
 8000464:	fa20 fc06 	lsr.w	ip, r0, r6
 8000468:	fa04 f301 	lsl.w	r3, r4, r1
 800046c:	ea43 030c 	orr.w	r3, r3, ip
 8000470:	40f4      	lsrs	r4, r6
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	0c38      	lsrs	r0, r7, #16
 8000478:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800047c:	fbb4 fef0 	udiv	lr, r4, r0
 8000480:	fa1f fc87 	uxth.w	ip, r7
 8000484:	fb00 441e 	mls	r4, r0, lr, r4
 8000488:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048c:	fb0e f90c 	mul.w	r9, lr, ip
 8000490:	45a1      	cmp	r9, r4
 8000492:	fa02 f201 	lsl.w	r2, r2, r1
 8000496:	d90a      	bls.n	80004ae <__udivmoddi4+0x1a6>
 8000498:	193c      	adds	r4, r7, r4
 800049a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800049e:	f080 8084 	bcs.w	80005aa <__udivmoddi4+0x2a2>
 80004a2:	45a1      	cmp	r9, r4
 80004a4:	f240 8081 	bls.w	80005aa <__udivmoddi4+0x2a2>
 80004a8:	f1ae 0e02 	sub.w	lr, lr, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	eba4 0409 	sub.w	r4, r4, r9
 80004b2:	fa1f f983 	uxth.w	r9, r3
 80004b6:	fbb4 f3f0 	udiv	r3, r4, r0
 80004ba:	fb00 4413 	mls	r4, r0, r3, r4
 80004be:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004c2:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d907      	bls.n	80004da <__udivmoddi4+0x1d2>
 80004ca:	193c      	adds	r4, r7, r4
 80004cc:	f103 30ff 	add.w	r0, r3, #4294967295
 80004d0:	d267      	bcs.n	80005a2 <__udivmoddi4+0x29a>
 80004d2:	45a4      	cmp	ip, r4
 80004d4:	d965      	bls.n	80005a2 <__udivmoddi4+0x29a>
 80004d6:	3b02      	subs	r3, #2
 80004d8:	443c      	add	r4, r7
 80004da:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004de:	fba0 9302 	umull	r9, r3, r0, r2
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	429c      	cmp	r4, r3
 80004e8:	46ce      	mov	lr, r9
 80004ea:	469c      	mov	ip, r3
 80004ec:	d351      	bcc.n	8000592 <__udivmoddi4+0x28a>
 80004ee:	d04e      	beq.n	800058e <__udivmoddi4+0x286>
 80004f0:	b155      	cbz	r5, 8000508 <__udivmoddi4+0x200>
 80004f2:	ebb8 030e 	subs.w	r3, r8, lr
 80004f6:	eb64 040c 	sbc.w	r4, r4, ip
 80004fa:	fa04 f606 	lsl.w	r6, r4, r6
 80004fe:	40cb      	lsrs	r3, r1
 8000500:	431e      	orrs	r6, r3
 8000502:	40cc      	lsrs	r4, r1
 8000504:	e9c5 6400 	strd	r6, r4, [r5]
 8000508:	2100      	movs	r1, #0
 800050a:	e750      	b.n	80003ae <__udivmoddi4+0xa6>
 800050c:	f1c2 0320 	rsb	r3, r2, #32
 8000510:	fa20 f103 	lsr.w	r1, r0, r3
 8000514:	fa0c fc02 	lsl.w	ip, ip, r2
 8000518:	fa24 f303 	lsr.w	r3, r4, r3
 800051c:	4094      	lsls	r4, r2
 800051e:	430c      	orrs	r4, r1
 8000520:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000524:	fa00 fe02 	lsl.w	lr, r0, r2
 8000528:	fa1f f78c 	uxth.w	r7, ip
 800052c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000530:	fb08 3110 	mls	r1, r8, r0, r3
 8000534:	0c23      	lsrs	r3, r4, #16
 8000536:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800053a:	fb00 f107 	mul.w	r1, r0, r7
 800053e:	4299      	cmp	r1, r3
 8000540:	d908      	bls.n	8000554 <__udivmoddi4+0x24c>
 8000542:	eb1c 0303 	adds.w	r3, ip, r3
 8000546:	f100 36ff 	add.w	r6, r0, #4294967295
 800054a:	d22c      	bcs.n	80005a6 <__udivmoddi4+0x29e>
 800054c:	4299      	cmp	r1, r3
 800054e:	d92a      	bls.n	80005a6 <__udivmoddi4+0x29e>
 8000550:	3802      	subs	r0, #2
 8000552:	4463      	add	r3, ip
 8000554:	1a5b      	subs	r3, r3, r1
 8000556:	b2a4      	uxth	r4, r4
 8000558:	fbb3 f1f8 	udiv	r1, r3, r8
 800055c:	fb08 3311 	mls	r3, r8, r1, r3
 8000560:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000564:	fb01 f307 	mul.w	r3, r1, r7
 8000568:	42a3      	cmp	r3, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x276>
 800056c:	eb1c 0404 	adds.w	r4, ip, r4
 8000570:	f101 36ff 	add.w	r6, r1, #4294967295
 8000574:	d213      	bcs.n	800059e <__udivmoddi4+0x296>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d911      	bls.n	800059e <__udivmoddi4+0x296>
 800057a:	3902      	subs	r1, #2
 800057c:	4464      	add	r4, ip
 800057e:	1ae4      	subs	r4, r4, r3
 8000580:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000584:	e739      	b.n	80003fa <__udivmoddi4+0xf2>
 8000586:	4604      	mov	r4, r0
 8000588:	e6f0      	b.n	800036c <__udivmoddi4+0x64>
 800058a:	4608      	mov	r0, r1
 800058c:	e706      	b.n	800039c <__udivmoddi4+0x94>
 800058e:	45c8      	cmp	r8, r9
 8000590:	d2ae      	bcs.n	80004f0 <__udivmoddi4+0x1e8>
 8000592:	ebb9 0e02 	subs.w	lr, r9, r2
 8000596:	eb63 0c07 	sbc.w	ip, r3, r7
 800059a:	3801      	subs	r0, #1
 800059c:	e7a8      	b.n	80004f0 <__udivmoddi4+0x1e8>
 800059e:	4631      	mov	r1, r6
 80005a0:	e7ed      	b.n	800057e <__udivmoddi4+0x276>
 80005a2:	4603      	mov	r3, r0
 80005a4:	e799      	b.n	80004da <__udivmoddi4+0x1d2>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e7d4      	b.n	8000554 <__udivmoddi4+0x24c>
 80005aa:	46d6      	mov	lr, sl
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1a6>
 80005ae:	4463      	add	r3, ip
 80005b0:	3802      	subs	r0, #2
 80005b2:	e74d      	b.n	8000450 <__udivmoddi4+0x148>
 80005b4:	4606      	mov	r6, r0
 80005b6:	4623      	mov	r3, r4
 80005b8:	4608      	mov	r0, r1
 80005ba:	e70f      	b.n	80003dc <__udivmoddi4+0xd4>
 80005bc:	3e02      	subs	r6, #2
 80005be:	4463      	add	r3, ip
 80005c0:	e730      	b.n	8000424 <__udivmoddi4+0x11c>
 80005c2:	bf00      	nop

080005c4 <__aeabi_idiv0>:
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop

080005c8 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b088      	sub	sp, #32
 80005cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80005ce:	1d3b      	adds	r3, r7, #4
 80005d0:	2200      	movs	r2, #0
 80005d2:	601a      	str	r2, [r3, #0]
 80005d4:	605a      	str	r2, [r3, #4]
 80005d6:	609a      	str	r2, [r3, #8]
 80005d8:	60da      	str	r2, [r3, #12]
 80005da:	611a      	str	r2, [r3, #16]
 80005dc:	615a      	str	r2, [r3, #20]
 80005de:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80005e0:	4b1f      	ldr	r3, [pc, #124]	@ (8000660 <MX_FMC_Init+0x98>)
 80005e2:	4a20      	ldr	r2, [pc, #128]	@ (8000664 <MX_FMC_Init+0x9c>)
 80005e4:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 80005e6:	4b1e      	ldr	r3, [pc, #120]	@ (8000660 <MX_FMC_Init+0x98>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 80005ec:	4b1c      	ldr	r3, [pc, #112]	@ (8000660 <MX_FMC_Init+0x98>)
 80005ee:	2201      	movs	r2, #1
 80005f0:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 80005f2:	4b1b      	ldr	r3, [pc, #108]	@ (8000660 <MX_FMC_Init+0x98>)
 80005f4:	2208      	movs	r2, #8
 80005f6:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 80005f8:	4b19      	ldr	r3, [pc, #100]	@ (8000660 <MX_FMC_Init+0x98>)
 80005fa:	2210      	movs	r2, #16
 80005fc:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80005fe:	4b18      	ldr	r3, [pc, #96]	@ (8000660 <MX_FMC_Init+0x98>)
 8000600:	2240      	movs	r2, #64	@ 0x40
 8000602:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000604:	4b16      	ldr	r3, [pc, #88]	@ (8000660 <MX_FMC_Init+0x98>)
 8000606:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800060a:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800060c:	4b14      	ldr	r3, [pc, #80]	@ (8000660 <MX_FMC_Init+0x98>)
 800060e:	2200      	movs	r2, #0
 8000610:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000612:	4b13      	ldr	r3, [pc, #76]	@ (8000660 <MX_FMC_Init+0x98>)
 8000614:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000618:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 800061a:	4b11      	ldr	r3, [pc, #68]	@ (8000660 <MX_FMC_Init+0x98>)
 800061c:	2200      	movs	r2, #0
 800061e:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8000620:	4b0f      	ldr	r3, [pc, #60]	@ (8000660 <MX_FMC_Init+0x98>)
 8000622:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000626:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8000628:	2302      	movs	r3, #2
 800062a:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 800062c:	2307      	movs	r3, #7
 800062e:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8000630:	2304      	movs	r3, #4
 8000632:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8000634:	2307      	movs	r3, #7
 8000636:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8000638:	2303      	movs	r3, #3
 800063a:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 800063c:	2302      	movs	r3, #2
 800063e:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8000640:	2302      	movs	r3, #2
 8000642:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000644:	1d3b      	adds	r3, r7, #4
 8000646:	4619      	mov	r1, r3
 8000648:	4805      	ldr	r0, [pc, #20]	@ (8000660 <MX_FMC_Init+0x98>)
 800064a:	f004 fb25 	bl	8004c98 <HAL_SDRAM_Init>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8000654:	f000 fa24 	bl	8000aa0 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000658:	bf00      	nop
 800065a:	3720      	adds	r7, #32
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}
 8000660:	2400002c 	.word	0x2400002c
 8000664:	52004140 	.word	0x52004140

08000668 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8000668:	b580      	push	{r7, lr}
 800066a:	b0b8      	sub	sp, #224	@ 0xe0
 800066c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800066e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000672:	2200      	movs	r2, #0
 8000674:	601a      	str	r2, [r3, #0]
 8000676:	605a      	str	r2, [r3, #4]
 8000678:	609a      	str	r2, [r3, #8]
 800067a:	60da      	str	r2, [r3, #12]
 800067c:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 800067e:	4b55      	ldr	r3, [pc, #340]	@ (80007d4 <HAL_FMC_MspInit+0x16c>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	2b00      	cmp	r3, #0
 8000684:	f040 80a1 	bne.w	80007ca <HAL_FMC_MspInit+0x162>
    return;
  }
  FMC_Initialized = 1;
 8000688:	4b52      	ldr	r3, [pc, #328]	@ (80007d4 <HAL_FMC_MspInit+0x16c>)
 800068a:	2201      	movs	r2, #1
 800068c:	601a      	str	r2, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800068e:	f107 0308 	add.w	r3, r7, #8
 8000692:	22c0      	movs	r2, #192	@ 0xc0
 8000694:	2100      	movs	r1, #0
 8000696:	4618      	mov	r0, r3
 8000698:	f006 f932 	bl	8006900 <memset>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 800069c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80006a0:	f04f 0300 	mov.w	r3, #0
 80006a4:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
 80006a8:	2300      	movs	r3, #0
 80006aa:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80006ac:	f107 0308 	add.w	r3, r7, #8
 80006b0:	4618      	mov	r0, r3
 80006b2:	f002 fcc5 	bl	8003040 <HAL_RCCEx_PeriphCLKConfig>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d001      	beq.n	80006c0 <HAL_FMC_MspInit+0x58>
    {
      Error_Handler();
 80006bc:	f000 f9f0 	bl	8000aa0 <Error_Handler>
    }

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80006c0:	4b45      	ldr	r3, [pc, #276]	@ (80007d8 <HAL_FMC_MspInit+0x170>)
 80006c2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80006c6:	4a44      	ldr	r2, [pc, #272]	@ (80007d8 <HAL_FMC_MspInit+0x170>)
 80006c8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80006cc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80006d0:	4b41      	ldr	r3, [pc, #260]	@ (80007d8 <HAL_FMC_MspInit+0x170>)
 80006d2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80006d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80006da:	607b      	str	r3, [r7, #4]
 80006dc:	687b      	ldr	r3, [r7, #4]
  PG15   ------> FMC_SDNCAS
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80006de:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 80006e2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006e6:	2302      	movs	r3, #2
 80006e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ec:	2300      	movs	r3, #0
 80006ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006f2:	2303      	movs	r3, #3
 80006f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80006f8:	230c      	movs	r3, #12
 80006fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80006fe:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000702:	4619      	mov	r1, r3
 8000704:	4835      	ldr	r0, [pc, #212]	@ (80007dc <HAL_FMC_MspInit+0x174>)
 8000706:	f001 fab1 	bl	8001c6c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5;
 800070a:	232c      	movs	r3, #44	@ 0x2c
 800070c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000710:	2302      	movs	r3, #2
 8000712:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000716:	2300      	movs	r3, #0
 8000718:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800071c:	2303      	movs	r3, #3
 800071e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000722:	230c      	movs	r3, #12
 8000724:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000728:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800072c:	4619      	mov	r1, r3
 800072e:	482c      	ldr	r0, [pc, #176]	@ (80007e0 <HAL_FMC_MspInit+0x178>)
 8000730:	f001 fa9c 	bl	8001c6c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 8000734:	f248 1337 	movw	r3, #33079	@ 0x8137
 8000738:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800073c:	2302      	movs	r3, #2
 800073e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000742:	2300      	movs	r3, #0
 8000744:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000748:	2303      	movs	r3, #3
 800074a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800074e:	230c      	movs	r3, #12
 8000750:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000754:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000758:	4619      	mov	r1, r3
 800075a:	4822      	ldr	r0, [pc, #136]	@ (80007e4 <HAL_FMC_MspInit+0x17c>)
 800075c:	f001 fa86 	bl	8001c6c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000760:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8000764:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000768:	2302      	movs	r3, #2
 800076a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076e:	2300      	movs	r3, #0
 8000770:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000774:	2303      	movs	r3, #3
 8000776:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800077a:	230c      	movs	r3, #12
 800077c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000780:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000784:	4619      	mov	r1, r3
 8000786:	4818      	ldr	r0, [pc, #96]	@ (80007e8 <HAL_FMC_MspInit+0x180>)
 8000788:	f001 fa70 	bl	8001c6c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 800078c:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8000790:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000794:	2302      	movs	r3, #2
 8000796:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079a:	2300      	movs	r3, #0
 800079c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007a0:	2303      	movs	r3, #3
 80007a2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80007a6:	230c      	movs	r3, #12
 80007a8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007ac:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80007b0:	4619      	mov	r1, r3
 80007b2:	480e      	ldr	r0, [pc, #56]	@ (80007ec <HAL_FMC_MspInit+0x184>)
 80007b4:	f001 fa5a 	bl	8001c6c <HAL_GPIO_Init>

  /* Peripheral interrupt init */
  HAL_NVIC_SetPriority(FMC_IRQn, 0, 0);
 80007b8:	2200      	movs	r2, #0
 80007ba:	2100      	movs	r1, #0
 80007bc:	2030      	movs	r0, #48	@ 0x30
 80007be:	f000 fcbc 	bl	800113a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FMC_IRQn);
 80007c2:	2030      	movs	r0, #48	@ 0x30
 80007c4:	f000 fcd3 	bl	800116e <HAL_NVIC_EnableIRQ>
 80007c8:	e000      	b.n	80007cc <HAL_FMC_MspInit+0x164>
    return;
 80007ca:	bf00      	nop
  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80007cc:	37e0      	adds	r7, #224	@ 0xe0
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	24000060 	.word	0x24000060
 80007d8:	58024400 	.word	0x58024400
 80007dc:	58021400 	.word	0x58021400
 80007e0:	58021c00 	.word	0x58021c00
 80007e4:	58021800 	.word	0x58021800
 80007e8:	58021000 	.word	0x58021000
 80007ec:	58020c00 	.word	0x58020c00

080007f0 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80007f8:	f7ff ff36 	bl	8000668 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80007fc:	bf00      	nop
 80007fe:	3708      	adds	r7, #8
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}

08000804 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b08c      	sub	sp, #48	@ 0x30
 8000808:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800080a:	f107 031c 	add.w	r3, r7, #28
 800080e:	2200      	movs	r2, #0
 8000810:	601a      	str	r2, [r3, #0]
 8000812:	605a      	str	r2, [r3, #4]
 8000814:	609a      	str	r2, [r3, #8]
 8000816:	60da      	str	r2, [r3, #12]
 8000818:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800081a:	4b41      	ldr	r3, [pc, #260]	@ (8000920 <MX_GPIO_Init+0x11c>)
 800081c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000820:	4a3f      	ldr	r2, [pc, #252]	@ (8000920 <MX_GPIO_Init+0x11c>)
 8000822:	f043 0304 	orr.w	r3, r3, #4
 8000826:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800082a:	4b3d      	ldr	r3, [pc, #244]	@ (8000920 <MX_GPIO_Init+0x11c>)
 800082c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000830:	f003 0304 	and.w	r3, r3, #4
 8000834:	61bb      	str	r3, [r7, #24]
 8000836:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000838:	4b39      	ldr	r3, [pc, #228]	@ (8000920 <MX_GPIO_Init+0x11c>)
 800083a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800083e:	4a38      	ldr	r2, [pc, #224]	@ (8000920 <MX_GPIO_Init+0x11c>)
 8000840:	f043 0320 	orr.w	r3, r3, #32
 8000844:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000848:	4b35      	ldr	r3, [pc, #212]	@ (8000920 <MX_GPIO_Init+0x11c>)
 800084a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800084e:	f003 0320 	and.w	r3, r3, #32
 8000852:	617b      	str	r3, [r7, #20]
 8000854:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000856:	4b32      	ldr	r3, [pc, #200]	@ (8000920 <MX_GPIO_Init+0x11c>)
 8000858:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800085c:	4a30      	ldr	r2, [pc, #192]	@ (8000920 <MX_GPIO_Init+0x11c>)
 800085e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000862:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000866:	4b2e      	ldr	r3, [pc, #184]	@ (8000920 <MX_GPIO_Init+0x11c>)
 8000868:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800086c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000870:	613b      	str	r3, [r7, #16]
 8000872:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000874:	4b2a      	ldr	r3, [pc, #168]	@ (8000920 <MX_GPIO_Init+0x11c>)
 8000876:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800087a:	4a29      	ldr	r2, [pc, #164]	@ (8000920 <MX_GPIO_Init+0x11c>)
 800087c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000880:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000884:	4b26      	ldr	r3, [pc, #152]	@ (8000920 <MX_GPIO_Init+0x11c>)
 8000886:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800088a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800088e:	60fb      	str	r3, [r7, #12]
 8000890:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000892:	4b23      	ldr	r3, [pc, #140]	@ (8000920 <MX_GPIO_Init+0x11c>)
 8000894:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000898:	4a21      	ldr	r2, [pc, #132]	@ (8000920 <MX_GPIO_Init+0x11c>)
 800089a:	f043 0310 	orr.w	r3, r3, #16
 800089e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008a2:	4b1f      	ldr	r3, [pc, #124]	@ (8000920 <MX_GPIO_Init+0x11c>)
 80008a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008a8:	f003 0310 	and.w	r3, r3, #16
 80008ac:	60bb      	str	r3, [r7, #8]
 80008ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008b0:	4b1b      	ldr	r3, [pc, #108]	@ (8000920 <MX_GPIO_Init+0x11c>)
 80008b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008b6:	4a1a      	ldr	r2, [pc, #104]	@ (8000920 <MX_GPIO_Init+0x11c>)
 80008b8:	f043 0308 	orr.w	r3, r3, #8
 80008bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008c0:	4b17      	ldr	r3, [pc, #92]	@ (8000920 <MX_GPIO_Init+0x11c>)
 80008c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008c6:	f003 0308 	and.w	r3, r3, #8
 80008ca:	607b      	str	r3, [r7, #4]
 80008cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ce:	4b14      	ldr	r3, [pc, #80]	@ (8000920 <MX_GPIO_Init+0x11c>)
 80008d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008d4:	4a12      	ldr	r2, [pc, #72]	@ (8000920 <MX_GPIO_Init+0x11c>)
 80008d6:	f043 0301 	orr.w	r3, r3, #1
 80008da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008de:	4b10      	ldr	r3, [pc, #64]	@ (8000920 <MX_GPIO_Init+0x11c>)
 80008e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008e4:	f003 0301 	and.w	r3, r3, #1
 80008e8:	603b      	str	r3, [r7, #0]
 80008ea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80008ec:	2200      	movs	r2, #0
 80008ee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008f2:	480c      	ldr	r0, [pc, #48]	@ (8000924 <MX_GPIO_Init+0x120>)
 80008f4:	f001 fb6a 	bl	8001fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 80008f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008fe:	2301      	movs	r3, #1
 8000900:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000902:	2300      	movs	r3, #0
 8000904:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000906:	2300      	movs	r3, #0
 8000908:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800090a:	f107 031c 	add.w	r3, r7, #28
 800090e:	4619      	mov	r1, r3
 8000910:	4804      	ldr	r0, [pc, #16]	@ (8000924 <MX_GPIO_Init+0x120>)
 8000912:	f001 f9ab 	bl	8001c6c <HAL_GPIO_Init>

}
 8000916:	bf00      	nop
 8000918:	3730      	adds	r7, #48	@ 0x30
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	58024400 	.word	0x58024400
 8000924:	58020800 	.word	0x58020800

08000928 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800092c:	f000 fa8c 	bl	8000e48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000930:	f000 f808 	bl	8000944 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000934:	f7ff ff66 	bl	8000804 <MX_GPIO_Init>
  MX_FMC_Init();
 8000938:	f7ff fe46 	bl	80005c8 <MX_FMC_Init>
  MX_USART1_UART_Init();
 800093c:	f000 f99c 	bl	8000c78 <MX_USART1_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000940:	bf00      	nop
 8000942:	e7fd      	b.n	8000940 <main+0x18>

08000944 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b09e      	sub	sp, #120	@ 0x78
 8000948:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800094a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800094e:	224c      	movs	r2, #76	@ 0x4c
 8000950:	2100      	movs	r1, #0
 8000952:	4618      	mov	r0, r3
 8000954:	f005 ffd4 	bl	8006900 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000958:	f107 030c 	add.w	r3, r7, #12
 800095c:	2220      	movs	r2, #32
 800095e:	2100      	movs	r1, #0
 8000960:	4618      	mov	r0, r3
 8000962:	f005 ffcd 	bl	8006900 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000966:	2002      	movs	r0, #2
 8000968:	f001 fb4a 	bl	8002000 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800096c:	2300      	movs	r3, #0
 800096e:	60bb      	str	r3, [r7, #8]
 8000970:	4b48      	ldr	r3, [pc, #288]	@ (8000a94 <SystemClock_Config+0x150>)
 8000972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000974:	4a47      	ldr	r2, [pc, #284]	@ (8000a94 <SystemClock_Config+0x150>)
 8000976:	f023 0301 	bic.w	r3, r3, #1
 800097a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800097c:	4b45      	ldr	r3, [pc, #276]	@ (8000a94 <SystemClock_Config+0x150>)
 800097e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000980:	f003 0301 	and.w	r3, r3, #1
 8000984:	60bb      	str	r3, [r7, #8]
 8000986:	4b44      	ldr	r3, [pc, #272]	@ (8000a98 <SystemClock_Config+0x154>)
 8000988:	699b      	ldr	r3, [r3, #24]
 800098a:	4a43      	ldr	r2, [pc, #268]	@ (8000a98 <SystemClock_Config+0x154>)
 800098c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000990:	6193      	str	r3, [r2, #24]
 8000992:	4b41      	ldr	r3, [pc, #260]	@ (8000a98 <SystemClock_Config+0x154>)
 8000994:	699b      	ldr	r3, [r3, #24]
 8000996:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800099a:	60bb      	str	r3, [r7, #8]
 800099c:	68bb      	ldr	r3, [r7, #8]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800099e:	bf00      	nop
 80009a0:	4b3d      	ldr	r3, [pc, #244]	@ (8000a98 <SystemClock_Config+0x154>)
 80009a2:	699b      	ldr	r3, [r3, #24]
 80009a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80009a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80009ac:	d1f8      	bne.n	80009a0 <SystemClock_Config+0x5c>

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ae:	4b3b      	ldr	r3, [pc, #236]	@ (8000a9c <SystemClock_Config+0x158>)
 80009b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80009b4:	4a39      	ldr	r2, [pc, #228]	@ (8000a9c <SystemClock_Config+0x158>)
 80009b6:	f043 0302 	orr.w	r3, r3, #2
 80009ba:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80009be:	4b37      	ldr	r3, [pc, #220]	@ (8000a9c <SystemClock_Config+0x158>)
 80009c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80009c4:	f003 0302 	and.w	r3, r3, #2
 80009c8:	607b      	str	r3, [r7, #4]
 80009ca:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80009cc:	2300      	movs	r3, #0
 80009ce:	603b      	str	r3, [r7, #0]
 80009d0:	4b31      	ldr	r3, [pc, #196]	@ (8000a98 <SystemClock_Config+0x154>)
 80009d2:	699b      	ldr	r3, [r3, #24]
 80009d4:	4a30      	ldr	r2, [pc, #192]	@ (8000a98 <SystemClock_Config+0x154>)
 80009d6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80009da:	6193      	str	r3, [r2, #24]
 80009dc:	4b2e      	ldr	r3, [pc, #184]	@ (8000a98 <SystemClock_Config+0x154>)
 80009de:	699b      	ldr	r3, [r3, #24]
 80009e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009e4:	603b      	str	r3, [r7, #0]
 80009e6:	4b2b      	ldr	r3, [pc, #172]	@ (8000a94 <SystemClock_Config+0x150>)
 80009e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009ea:	4a2a      	ldr	r2, [pc, #168]	@ (8000a94 <SystemClock_Config+0x150>)
 80009ec:	f043 0301 	orr.w	r3, r3, #1
 80009f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80009f2:	4b28      	ldr	r3, [pc, #160]	@ (8000a94 <SystemClock_Config+0x150>)
 80009f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009f6:	f003 0301 	and.w	r3, r3, #1
 80009fa:	603b      	str	r3, [r7, #0]
 80009fc:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80009fe:	bf00      	nop
 8000a00:	4b25      	ldr	r3, [pc, #148]	@ (8000a98 <SystemClock_Config+0x154>)
 8000a02:	699b      	ldr	r3, [r3, #24]
 8000a04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000a08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000a0c:	d1f8      	bne.n	8000a00 <SystemClock_Config+0xbc>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a12:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a16:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a18:	2302      	movs	r3, #2
 8000a1a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a1c:	2302      	movs	r3, #2
 8000a1e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000a20:	2305      	movs	r3, #5
 8000a22:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000a24:	23c0      	movs	r3, #192	@ 0xc0
 8000a26:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000a28:	2302      	movs	r3, #2
 8000a2a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000a2c:	2302      	movs	r3, #2
 8000a2e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a30:	2302      	movs	r3, #2
 8000a32:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8000a34:	2308      	movs	r3, #8
 8000a36:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a40:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a44:	4618      	mov	r0, r3
 8000a46:	f001 fb15 	bl	8002074 <HAL_RCC_OscConfig>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d001      	beq.n	8000a54 <SystemClock_Config+0x110>
  {
    Error_Handler();
 8000a50:	f000 f826 	bl	8000aa0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a54:	233f      	movs	r3, #63	@ 0x3f
 8000a56:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a58:	2303      	movs	r3, #3
 8000a5a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000a60:	2308      	movs	r3, #8
 8000a62:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000a64:	2340      	movs	r3, #64	@ 0x40
 8000a66:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000a68:	2340      	movs	r3, #64	@ 0x40
 8000a6a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000a6c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a70:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000a72:	2340      	movs	r3, #64	@ 0x40
 8000a74:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a76:	f107 030c 	add.w	r3, r7, #12
 8000a7a:	2104      	movs	r1, #4
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f001 ff53 	bl	8002928 <HAL_RCC_ClockConfig>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <SystemClock_Config+0x148>
  {
    Error_Handler();
 8000a88:	f000 f80a 	bl	8000aa0 <Error_Handler>
  }
}
 8000a8c:	bf00      	nop
 8000a8e:	3778      	adds	r7, #120	@ 0x78
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	58000400 	.word	0x58000400
 8000a98:	58024800 	.word	0x58024800
 8000a9c:	58024400 	.word	0x58024400

08000aa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000aa4:	b672      	cpsid	i
}
 8000aa6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aa8:	bf00      	nop
 8000aaa:	e7fd      	b.n	8000aa8 <Error_Handler+0x8>

08000aac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b083      	sub	sp, #12
 8000ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ab2:	4b0a      	ldr	r3, [pc, #40]	@ (8000adc <HAL_MspInit+0x30>)
 8000ab4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ab8:	4a08      	ldr	r2, [pc, #32]	@ (8000adc <HAL_MspInit+0x30>)
 8000aba:	f043 0302 	orr.w	r3, r3, #2
 8000abe:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000ac2:	4b06      	ldr	r3, [pc, #24]	@ (8000adc <HAL_MspInit+0x30>)
 8000ac4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ac8:	f003 0302 	and.w	r3, r3, #2
 8000acc:	607b      	str	r3, [r7, #4]
 8000ace:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ad0:	bf00      	nop
 8000ad2:	370c      	adds	r7, #12
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr
 8000adc:	58024400 	.word	0x58024400

08000ae0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ae4:	bf00      	nop
 8000ae6:	e7fd      	b.n	8000ae4 <NMI_Handler+0x4>

08000ae8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aec:	bf00      	nop
 8000aee:	e7fd      	b.n	8000aec <HardFault_Handler+0x4>

08000af0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000af4:	bf00      	nop
 8000af6:	e7fd      	b.n	8000af4 <MemManage_Handler+0x4>

08000af8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000afc:	bf00      	nop
 8000afe:	e7fd      	b.n	8000afc <BusFault_Handler+0x4>

08000b00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b04:	bf00      	nop
 8000b06:	e7fd      	b.n	8000b04 <UsageFault_Handler+0x4>

08000b08 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b0c:	bf00      	nop
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr

08000b16 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b16:	b480      	push	{r7}
 8000b18:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b1a:	bf00      	nop
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b22:	4770      	bx	lr

08000b24 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b28:	bf00      	nop
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr

08000b32 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b32:	b580      	push	{r7, lr}
 8000b34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b36:	f000 f9f9 	bl	8000f2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b3a:	bf00      	nop
 8000b3c:	bd80      	pop	{r7, pc}
	...

08000b40 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000b44:	4802      	ldr	r0, [pc, #8]	@ (8000b50 <USART1_IRQHandler+0x10>)
 8000b46:	f004 f957 	bl	8004df8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000b4a:	bf00      	nop
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	24000064 	.word	0x24000064

08000b54 <FMC_IRQHandler>:

/**
  * @brief This function handles FMC global interrupt.
  */
void FMC_IRQHandler(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_IRQn 0 */

  /* USER CODE END FMC_IRQn 0 */
  HAL_SDRAM_IRQHandler(&hsdram1);
 8000b58:	4802      	ldr	r0, [pc, #8]	@ (8000b64 <FMC_IRQHandler+0x10>)
 8000b5a:	f004 f8d9 	bl	8004d10 <HAL_SDRAM_IRQHandler>
  /* USER CODE BEGIN FMC_IRQn 1 */

  /* USER CODE END FMC_IRQn 1 */
}
 8000b5e:	bf00      	nop
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	2400002c 	.word	0x2400002c

08000b68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000b6c:	4b37      	ldr	r3, [pc, #220]	@ (8000c4c <SystemInit+0xe4>)
 8000b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b72:	4a36      	ldr	r2, [pc, #216]	@ (8000c4c <SystemInit+0xe4>)
 8000b74:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b78:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000b7c:	4b34      	ldr	r3, [pc, #208]	@ (8000c50 <SystemInit+0xe8>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	f003 030f 	and.w	r3, r3, #15
 8000b84:	2b06      	cmp	r3, #6
 8000b86:	d807      	bhi.n	8000b98 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000b88:	4b31      	ldr	r3, [pc, #196]	@ (8000c50 <SystemInit+0xe8>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	f023 030f 	bic.w	r3, r3, #15
 8000b90:	4a2f      	ldr	r2, [pc, #188]	@ (8000c50 <SystemInit+0xe8>)
 8000b92:	f043 0307 	orr.w	r3, r3, #7
 8000b96:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000b98:	4b2e      	ldr	r3, [pc, #184]	@ (8000c54 <SystemInit+0xec>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	4a2d      	ldr	r2, [pc, #180]	@ (8000c54 <SystemInit+0xec>)
 8000b9e:	f043 0301 	orr.w	r3, r3, #1
 8000ba2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000ba4:	4b2b      	ldr	r3, [pc, #172]	@ (8000c54 <SystemInit+0xec>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000baa:	4b2a      	ldr	r3, [pc, #168]	@ (8000c54 <SystemInit+0xec>)
 8000bac:	681a      	ldr	r2, [r3, #0]
 8000bae:	4929      	ldr	r1, [pc, #164]	@ (8000c54 <SystemInit+0xec>)
 8000bb0:	4b29      	ldr	r3, [pc, #164]	@ (8000c58 <SystemInit+0xf0>)
 8000bb2:	4013      	ands	r3, r2
 8000bb4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000bb6:	4b26      	ldr	r3, [pc, #152]	@ (8000c50 <SystemInit+0xe8>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	f003 0308 	and.w	r3, r3, #8
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d007      	beq.n	8000bd2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000bc2:	4b23      	ldr	r3, [pc, #140]	@ (8000c50 <SystemInit+0xe8>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	f023 030f 	bic.w	r3, r3, #15
 8000bca:	4a21      	ldr	r2, [pc, #132]	@ (8000c50 <SystemInit+0xe8>)
 8000bcc:	f043 0307 	orr.w	r3, r3, #7
 8000bd0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000bd2:	4b20      	ldr	r3, [pc, #128]	@ (8000c54 <SystemInit+0xec>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000bd8:	4b1e      	ldr	r3, [pc, #120]	@ (8000c54 <SystemInit+0xec>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000bde:	4b1d      	ldr	r3, [pc, #116]	@ (8000c54 <SystemInit+0xec>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000be4:	4b1b      	ldr	r3, [pc, #108]	@ (8000c54 <SystemInit+0xec>)
 8000be6:	4a1d      	ldr	r2, [pc, #116]	@ (8000c5c <SystemInit+0xf4>)
 8000be8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000bea:	4b1a      	ldr	r3, [pc, #104]	@ (8000c54 <SystemInit+0xec>)
 8000bec:	4a1c      	ldr	r2, [pc, #112]	@ (8000c60 <SystemInit+0xf8>)
 8000bee:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000bf0:	4b18      	ldr	r3, [pc, #96]	@ (8000c54 <SystemInit+0xec>)
 8000bf2:	4a1c      	ldr	r2, [pc, #112]	@ (8000c64 <SystemInit+0xfc>)
 8000bf4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000bf6:	4b17      	ldr	r3, [pc, #92]	@ (8000c54 <SystemInit+0xec>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000bfc:	4b15      	ldr	r3, [pc, #84]	@ (8000c54 <SystemInit+0xec>)
 8000bfe:	4a19      	ldr	r2, [pc, #100]	@ (8000c64 <SystemInit+0xfc>)
 8000c00:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000c02:	4b14      	ldr	r3, [pc, #80]	@ (8000c54 <SystemInit+0xec>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000c08:	4b12      	ldr	r3, [pc, #72]	@ (8000c54 <SystemInit+0xec>)
 8000c0a:	4a16      	ldr	r2, [pc, #88]	@ (8000c64 <SystemInit+0xfc>)
 8000c0c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000c0e:	4b11      	ldr	r3, [pc, #68]	@ (8000c54 <SystemInit+0xec>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000c14:	4b0f      	ldr	r3, [pc, #60]	@ (8000c54 <SystemInit+0xec>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4a0e      	ldr	r2, [pc, #56]	@ (8000c54 <SystemInit+0xec>)
 8000c1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c1e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000c20:	4b0c      	ldr	r3, [pc, #48]	@ (8000c54 <SystemInit+0xec>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000c26:	4b10      	ldr	r3, [pc, #64]	@ (8000c68 <SystemInit+0x100>)
 8000c28:	681a      	ldr	r2, [r3, #0]
 8000c2a:	4b10      	ldr	r3, [pc, #64]	@ (8000c6c <SystemInit+0x104>)
 8000c2c:	4013      	ands	r3, r2
 8000c2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000c32:	d202      	bcs.n	8000c3a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000c34:	4b0e      	ldr	r3, [pc, #56]	@ (8000c70 <SystemInit+0x108>)
 8000c36:	2201      	movs	r2, #1
 8000c38:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000c3a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c74 <SystemInit+0x10c>)
 8000c3c:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000c40:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000c42:	bf00      	nop
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr
 8000c4c:	e000ed00 	.word	0xe000ed00
 8000c50:	52002000 	.word	0x52002000
 8000c54:	58024400 	.word	0x58024400
 8000c58:	eaf6ed7f 	.word	0xeaf6ed7f
 8000c5c:	02020200 	.word	0x02020200
 8000c60:	01ff0000 	.word	0x01ff0000
 8000c64:	01010280 	.word	0x01010280
 8000c68:	5c001000 	.word	0x5c001000
 8000c6c:	ffff0000 	.word	0xffff0000
 8000c70:	51008108 	.word	0x51008108
 8000c74:	52004000 	.word	0x52004000

08000c78 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c7c:	4b22      	ldr	r3, [pc, #136]	@ (8000d08 <MX_USART1_UART_Init+0x90>)
 8000c7e:	4a23      	ldr	r2, [pc, #140]	@ (8000d0c <MX_USART1_UART_Init+0x94>)
 8000c80:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c82:	4b21      	ldr	r3, [pc, #132]	@ (8000d08 <MX_USART1_UART_Init+0x90>)
 8000c84:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c88:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c8a:	4b1f      	ldr	r3, [pc, #124]	@ (8000d08 <MX_USART1_UART_Init+0x90>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c90:	4b1d      	ldr	r3, [pc, #116]	@ (8000d08 <MX_USART1_UART_Init+0x90>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c96:	4b1c      	ldr	r3, [pc, #112]	@ (8000d08 <MX_USART1_UART_Init+0x90>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c9c:	4b1a      	ldr	r3, [pc, #104]	@ (8000d08 <MX_USART1_UART_Init+0x90>)
 8000c9e:	220c      	movs	r2, #12
 8000ca0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ca2:	4b19      	ldr	r3, [pc, #100]	@ (8000d08 <MX_USART1_UART_Init+0x90>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ca8:	4b17      	ldr	r3, [pc, #92]	@ (8000d08 <MX_USART1_UART_Init+0x90>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000cae:	4b16      	ldr	r3, [pc, #88]	@ (8000d08 <MX_USART1_UART_Init+0x90>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000cb4:	4b14      	ldr	r3, [pc, #80]	@ (8000d08 <MX_USART1_UART_Init+0x90>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cba:	4b13      	ldr	r3, [pc, #76]	@ (8000d08 <MX_USART1_UART_Init+0x90>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000cc0:	4811      	ldr	r0, [pc, #68]	@ (8000d08 <MX_USART1_UART_Init+0x90>)
 8000cc2:	f004 f849 	bl	8004d58 <HAL_UART_Init>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d001      	beq.n	8000cd0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000ccc:	f7ff fee8 	bl	8000aa0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	480d      	ldr	r0, [pc, #52]	@ (8000d08 <MX_USART1_UART_Init+0x90>)
 8000cd4:	f005 fc84 	bl	80065e0 <HAL_UARTEx_SetTxFifoThreshold>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d001      	beq.n	8000ce2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000cde:	f7ff fedf 	bl	8000aa0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ce2:	2100      	movs	r1, #0
 8000ce4:	4808      	ldr	r0, [pc, #32]	@ (8000d08 <MX_USART1_UART_Init+0x90>)
 8000ce6:	f005 fcb9 	bl	800665c <HAL_UARTEx_SetRxFifoThreshold>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d001      	beq.n	8000cf4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000cf0:	f7ff fed6 	bl	8000aa0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000cf4:	4804      	ldr	r0, [pc, #16]	@ (8000d08 <MX_USART1_UART_Init+0x90>)
 8000cf6:	f005 fc3a 	bl	800656e <HAL_UARTEx_DisableFifoMode>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000d00:	f7ff fece 	bl	8000aa0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d04:	bf00      	nop
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	24000064 	.word	0x24000064
 8000d0c:	40011000 	.word	0x40011000

08000d10 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b0ba      	sub	sp, #232	@ 0xe8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d18:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	601a      	str	r2, [r3, #0]
 8000d20:	605a      	str	r2, [r3, #4]
 8000d22:	609a      	str	r2, [r3, #8]
 8000d24:	60da      	str	r2, [r3, #12]
 8000d26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d28:	f107 0310 	add.w	r3, r7, #16
 8000d2c:	22c0      	movs	r2, #192	@ 0xc0
 8000d2e:	2100      	movs	r1, #0
 8000d30:	4618      	mov	r0, r3
 8000d32:	f005 fde5 	bl	8006900 <memset>
  if(uartHandle->Instance==USART1)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	4a2b      	ldr	r2, [pc, #172]	@ (8000de8 <HAL_UART_MspInit+0xd8>)
 8000d3c:	4293      	cmp	r3, r2
 8000d3e:	d14e      	bne.n	8000dde <HAL_UART_MspInit+0xce>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000d40:	f04f 0201 	mov.w	r2, #1
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d52:	f107 0310 	add.w	r3, r7, #16
 8000d56:	4618      	mov	r0, r3
 8000d58:	f002 f972 	bl	8003040 <HAL_RCCEx_PeriphCLKConfig>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000d62:	f7ff fe9d 	bl	8000aa0 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d66:	4b21      	ldr	r3, [pc, #132]	@ (8000dec <HAL_UART_MspInit+0xdc>)
 8000d68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000d6c:	4a1f      	ldr	r2, [pc, #124]	@ (8000dec <HAL_UART_MspInit+0xdc>)
 8000d6e:	f043 0310 	orr.w	r3, r3, #16
 8000d72:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000d76:	4b1d      	ldr	r3, [pc, #116]	@ (8000dec <HAL_UART_MspInit+0xdc>)
 8000d78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000d7c:	f003 0310 	and.w	r3, r3, #16
 8000d80:	60fb      	str	r3, [r7, #12]
 8000d82:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d84:	4b19      	ldr	r3, [pc, #100]	@ (8000dec <HAL_UART_MspInit+0xdc>)
 8000d86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d8a:	4a18      	ldr	r2, [pc, #96]	@ (8000dec <HAL_UART_MspInit+0xdc>)
 8000d8c:	f043 0301 	orr.w	r3, r3, #1
 8000d90:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d94:	4b15      	ldr	r3, [pc, #84]	@ (8000dec <HAL_UART_MspInit+0xdc>)
 8000d96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d9a:	f003 0301 	and.w	r3, r3, #1
 8000d9e:	60bb      	str	r3, [r7, #8]
 8000da0:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000da2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000da6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000daa:	2302      	movs	r3, #2
 8000dac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db0:	2300      	movs	r3, #0
 8000db2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db6:	2300      	movs	r3, #0
 8000db8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000dbc:	2307      	movs	r3, #7
 8000dbe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	4809      	ldr	r0, [pc, #36]	@ (8000df0 <HAL_UART_MspInit+0xe0>)
 8000dca:	f000 ff4f 	bl	8001c6c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000dce:	2200      	movs	r2, #0
 8000dd0:	2100      	movs	r1, #0
 8000dd2:	2025      	movs	r0, #37	@ 0x25
 8000dd4:	f000 f9b1 	bl	800113a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000dd8:	2025      	movs	r0, #37	@ 0x25
 8000dda:	f000 f9c8 	bl	800116e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000dde:	bf00      	nop
 8000de0:	37e8      	adds	r7, #232	@ 0xe8
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	40011000 	.word	0x40011000
 8000dec:	58024400 	.word	0x58024400
 8000df0:	58020000 	.word	0x58020000

08000df4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000df4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e2c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000df8:	f7ff feb6 	bl	8000b68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000dfc:	480c      	ldr	r0, [pc, #48]	@ (8000e30 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000dfe:	490d      	ldr	r1, [pc, #52]	@ (8000e34 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e00:	4a0d      	ldr	r2, [pc, #52]	@ (8000e38 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e04:	e002      	b.n	8000e0c <LoopCopyDataInit>

08000e06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e0a:	3304      	adds	r3, #4

08000e0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e10:	d3f9      	bcc.n	8000e06 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e12:	4a0a      	ldr	r2, [pc, #40]	@ (8000e3c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e14:	4c0a      	ldr	r4, [pc, #40]	@ (8000e40 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e18:	e001      	b.n	8000e1e <LoopFillZerobss>

08000e1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e1c:	3204      	adds	r2, #4

08000e1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e20:	d3fb      	bcc.n	8000e1a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e22:	f005 fd75 	bl	8006910 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e26:	f7ff fd7f 	bl	8000928 <main>
  bx  lr
 8000e2a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e2c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000e30:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000e34:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000e38:	080069b8 	.word	0x080069b8
  ldr r2, =_sbss
 8000e3c:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8000e40:	240000fc 	.word	0x240000fc

08000e44 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e44:	e7fe      	b.n	8000e44 <ADC3_IRQHandler>
	...

08000e48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e4e:	2003      	movs	r0, #3
 8000e50:	f000 f968 	bl	8001124 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000e54:	f001 ff1e 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 8000e58:	4602      	mov	r2, r0
 8000e5a:	4b15      	ldr	r3, [pc, #84]	@ (8000eb0 <HAL_Init+0x68>)
 8000e5c:	699b      	ldr	r3, [r3, #24]
 8000e5e:	0a1b      	lsrs	r3, r3, #8
 8000e60:	f003 030f 	and.w	r3, r3, #15
 8000e64:	4913      	ldr	r1, [pc, #76]	@ (8000eb4 <HAL_Init+0x6c>)
 8000e66:	5ccb      	ldrb	r3, [r1, r3]
 8000e68:	f003 031f 	and.w	r3, r3, #31
 8000e6c:	fa22 f303 	lsr.w	r3, r2, r3
 8000e70:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000e72:	4b0f      	ldr	r3, [pc, #60]	@ (8000eb0 <HAL_Init+0x68>)
 8000e74:	699b      	ldr	r3, [r3, #24]
 8000e76:	f003 030f 	and.w	r3, r3, #15
 8000e7a:	4a0e      	ldr	r2, [pc, #56]	@ (8000eb4 <HAL_Init+0x6c>)
 8000e7c:	5cd3      	ldrb	r3, [r2, r3]
 8000e7e:	f003 031f 	and.w	r3, r3, #31
 8000e82:	687a      	ldr	r2, [r7, #4]
 8000e84:	fa22 f303 	lsr.w	r3, r2, r3
 8000e88:	4a0b      	ldr	r2, [pc, #44]	@ (8000eb8 <HAL_Init+0x70>)
 8000e8a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000e8c:	4a0b      	ldr	r2, [pc, #44]	@ (8000ebc <HAL_Init+0x74>)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e92:	200f      	movs	r0, #15
 8000e94:	f000 f814 	bl	8000ec0 <HAL_InitTick>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	e002      	b.n	8000ea8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000ea2:	f7ff fe03 	bl	8000aac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ea6:	2300      	movs	r3, #0
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	3708      	adds	r7, #8
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	58024400 	.word	0x58024400
 8000eb4:	08006970 	.word	0x08006970
 8000eb8:	24000004 	.word	0x24000004
 8000ebc:	24000000 	.word	0x24000000

08000ec0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000ec8:	4b15      	ldr	r3, [pc, #84]	@ (8000f20 <HAL_InitTick+0x60>)
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d101      	bne.n	8000ed4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	e021      	b.n	8000f18 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000ed4:	4b13      	ldr	r3, [pc, #76]	@ (8000f24 <HAL_InitTick+0x64>)
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	4b11      	ldr	r3, [pc, #68]	@ (8000f20 <HAL_InitTick+0x60>)
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	4619      	mov	r1, r3
 8000ede:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ee2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eea:	4618      	mov	r0, r3
 8000eec:	f000 f94d 	bl	800118a <HAL_SYSTICK_Config>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	e00e      	b.n	8000f18 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	2b0f      	cmp	r3, #15
 8000efe:	d80a      	bhi.n	8000f16 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f00:	2200      	movs	r2, #0
 8000f02:	6879      	ldr	r1, [r7, #4]
 8000f04:	f04f 30ff 	mov.w	r0, #4294967295
 8000f08:	f000 f917 	bl	800113a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f0c:	4a06      	ldr	r2, [pc, #24]	@ (8000f28 <HAL_InitTick+0x68>)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f12:	2300      	movs	r3, #0
 8000f14:	e000      	b.n	8000f18 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000f16:	2301      	movs	r3, #1
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	3708      	adds	r7, #8
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	2400000c 	.word	0x2400000c
 8000f24:	24000000 	.word	0x24000000
 8000f28:	24000008 	.word	0x24000008

08000f2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f30:	4b06      	ldr	r3, [pc, #24]	@ (8000f4c <HAL_IncTick+0x20>)
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	461a      	mov	r2, r3
 8000f36:	4b06      	ldr	r3, [pc, #24]	@ (8000f50 <HAL_IncTick+0x24>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4413      	add	r3, r2
 8000f3c:	4a04      	ldr	r2, [pc, #16]	@ (8000f50 <HAL_IncTick+0x24>)
 8000f3e:	6013      	str	r3, [r2, #0]
}
 8000f40:	bf00      	nop
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	2400000c 	.word	0x2400000c
 8000f50:	240000f8 	.word	0x240000f8

08000f54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  return uwTick;
 8000f58:	4b03      	ldr	r3, [pc, #12]	@ (8000f68 <HAL_GetTick+0x14>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	240000f8 	.word	0x240000f8

08000f6c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000f70:	4b03      	ldr	r3, [pc, #12]	@ (8000f80 <HAL_GetREVID+0x14>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	0c1b      	lsrs	r3, r3, #16
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr
 8000f80:	5c001000 	.word	0x5c001000

08000f84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b085      	sub	sp, #20
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	f003 0307 	and.w	r3, r3, #7
 8000f92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f94:	4b0b      	ldr	r3, [pc, #44]	@ (8000fc4 <__NVIC_SetPriorityGrouping+0x40>)
 8000f96:	68db      	ldr	r3, [r3, #12]
 8000f98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f9a:	68ba      	ldr	r2, [r7, #8]
 8000f9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000fac:	4b06      	ldr	r3, [pc, #24]	@ (8000fc8 <__NVIC_SetPriorityGrouping+0x44>)
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fb2:	4a04      	ldr	r2, [pc, #16]	@ (8000fc4 <__NVIC_SetPriorityGrouping+0x40>)
 8000fb4:	68bb      	ldr	r3, [r7, #8]
 8000fb6:	60d3      	str	r3, [r2, #12]
}
 8000fb8:	bf00      	nop
 8000fba:	3714      	adds	r7, #20
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr
 8000fc4:	e000ed00 	.word	0xe000ed00
 8000fc8:	05fa0000 	.word	0x05fa0000

08000fcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fd0:	4b04      	ldr	r3, [pc, #16]	@ (8000fe4 <__NVIC_GetPriorityGrouping+0x18>)
 8000fd2:	68db      	ldr	r3, [r3, #12]
 8000fd4:	0a1b      	lsrs	r3, r3, #8
 8000fd6:	f003 0307 	and.w	r3, r3, #7
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	e000ed00 	.word	0xe000ed00

08000fe8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000ff2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	db0b      	blt.n	8001012 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ffa:	88fb      	ldrh	r3, [r7, #6]
 8000ffc:	f003 021f 	and.w	r2, r3, #31
 8001000:	4907      	ldr	r1, [pc, #28]	@ (8001020 <__NVIC_EnableIRQ+0x38>)
 8001002:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001006:	095b      	lsrs	r3, r3, #5
 8001008:	2001      	movs	r0, #1
 800100a:	fa00 f202 	lsl.w	r2, r0, r2
 800100e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001012:	bf00      	nop
 8001014:	370c      	adds	r7, #12
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	e000e100 	.word	0xe000e100

08001024 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	4603      	mov	r3, r0
 800102c:	6039      	str	r1, [r7, #0]
 800102e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001030:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001034:	2b00      	cmp	r3, #0
 8001036:	db0a      	blt.n	800104e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	b2da      	uxtb	r2, r3
 800103c:	490c      	ldr	r1, [pc, #48]	@ (8001070 <__NVIC_SetPriority+0x4c>)
 800103e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001042:	0112      	lsls	r2, r2, #4
 8001044:	b2d2      	uxtb	r2, r2
 8001046:	440b      	add	r3, r1
 8001048:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800104c:	e00a      	b.n	8001064 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	b2da      	uxtb	r2, r3
 8001052:	4908      	ldr	r1, [pc, #32]	@ (8001074 <__NVIC_SetPriority+0x50>)
 8001054:	88fb      	ldrh	r3, [r7, #6]
 8001056:	f003 030f 	and.w	r3, r3, #15
 800105a:	3b04      	subs	r3, #4
 800105c:	0112      	lsls	r2, r2, #4
 800105e:	b2d2      	uxtb	r2, r2
 8001060:	440b      	add	r3, r1
 8001062:	761a      	strb	r2, [r3, #24]
}
 8001064:	bf00      	nop
 8001066:	370c      	adds	r7, #12
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr
 8001070:	e000e100 	.word	0xe000e100
 8001074:	e000ed00 	.word	0xe000ed00

08001078 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001078:	b480      	push	{r7}
 800107a:	b089      	sub	sp, #36	@ 0x24
 800107c:	af00      	add	r7, sp, #0
 800107e:	60f8      	str	r0, [r7, #12]
 8001080:	60b9      	str	r1, [r7, #8]
 8001082:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	f003 0307 	and.w	r3, r3, #7
 800108a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800108c:	69fb      	ldr	r3, [r7, #28]
 800108e:	f1c3 0307 	rsb	r3, r3, #7
 8001092:	2b04      	cmp	r3, #4
 8001094:	bf28      	it	cs
 8001096:	2304      	movcs	r3, #4
 8001098:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800109a:	69fb      	ldr	r3, [r7, #28]
 800109c:	3304      	adds	r3, #4
 800109e:	2b06      	cmp	r3, #6
 80010a0:	d902      	bls.n	80010a8 <NVIC_EncodePriority+0x30>
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	3b03      	subs	r3, #3
 80010a6:	e000      	b.n	80010aa <NVIC_EncodePriority+0x32>
 80010a8:	2300      	movs	r3, #0
 80010aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010ac:	f04f 32ff 	mov.w	r2, #4294967295
 80010b0:	69bb      	ldr	r3, [r7, #24]
 80010b2:	fa02 f303 	lsl.w	r3, r2, r3
 80010b6:	43da      	mvns	r2, r3
 80010b8:	68bb      	ldr	r3, [r7, #8]
 80010ba:	401a      	ands	r2, r3
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010c0:	f04f 31ff 	mov.w	r1, #4294967295
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	fa01 f303 	lsl.w	r3, r1, r3
 80010ca:	43d9      	mvns	r1, r3
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010d0:	4313      	orrs	r3, r2
         );
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	3724      	adds	r7, #36	@ 0x24
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
	...

080010e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	3b01      	subs	r3, #1
 80010ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010f0:	d301      	bcc.n	80010f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010f2:	2301      	movs	r3, #1
 80010f4:	e00f      	b.n	8001116 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001120 <SysTick_Config+0x40>)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	3b01      	subs	r3, #1
 80010fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010fe:	210f      	movs	r1, #15
 8001100:	f04f 30ff 	mov.w	r0, #4294967295
 8001104:	f7ff ff8e 	bl	8001024 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001108:	4b05      	ldr	r3, [pc, #20]	@ (8001120 <SysTick_Config+0x40>)
 800110a:	2200      	movs	r2, #0
 800110c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800110e:	4b04      	ldr	r3, [pc, #16]	@ (8001120 <SysTick_Config+0x40>)
 8001110:	2207      	movs	r2, #7
 8001112:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001114:	2300      	movs	r3, #0
}
 8001116:	4618      	mov	r0, r3
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	e000e010 	.word	0xe000e010

08001124 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	f7ff ff29 	bl	8000f84 <__NVIC_SetPriorityGrouping>
}
 8001132:	bf00      	nop
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800113a:	b580      	push	{r7, lr}
 800113c:	b086      	sub	sp, #24
 800113e:	af00      	add	r7, sp, #0
 8001140:	4603      	mov	r3, r0
 8001142:	60b9      	str	r1, [r7, #8]
 8001144:	607a      	str	r2, [r7, #4]
 8001146:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001148:	f7ff ff40 	bl	8000fcc <__NVIC_GetPriorityGrouping>
 800114c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800114e:	687a      	ldr	r2, [r7, #4]
 8001150:	68b9      	ldr	r1, [r7, #8]
 8001152:	6978      	ldr	r0, [r7, #20]
 8001154:	f7ff ff90 	bl	8001078 <NVIC_EncodePriority>
 8001158:	4602      	mov	r2, r0
 800115a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800115e:	4611      	mov	r1, r2
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff ff5f 	bl	8001024 <__NVIC_SetPriority>
}
 8001166:	bf00      	nop
 8001168:	3718      	adds	r7, #24
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}

0800116e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800116e:	b580      	push	{r7, lr}
 8001170:	b082      	sub	sp, #8
 8001172:	af00      	add	r7, sp, #0
 8001174:	4603      	mov	r3, r0
 8001176:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001178:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff ff33 	bl	8000fe8 <__NVIC_EnableIRQ>
}
 8001182:	bf00      	nop
 8001184:	3708      	adds	r7, #8
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}

0800118a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800118a:	b580      	push	{r7, lr}
 800118c:	b082      	sub	sp, #8
 800118e:	af00      	add	r7, sp, #0
 8001190:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f7ff ffa4 	bl	80010e0 <SysTick_Config>
 8001198:	4603      	mov	r3, r0
}
 800119a:	4618      	mov	r0, r3
 800119c:	3708      	adds	r7, #8
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
	...

080011a4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b086      	sub	sp, #24
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80011ac:	f7ff fed2 	bl	8000f54 <HAL_GetTick>
 80011b0:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d101      	bne.n	80011bc <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80011b8:	2301      	movs	r3, #1
 80011ba:	e2dc      	b.n	8001776 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80011c2:	b2db      	uxtb	r3, r3
 80011c4:	2b02      	cmp	r3, #2
 80011c6:	d008      	beq.n	80011da <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2280      	movs	r2, #128	@ 0x80
 80011cc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2200      	movs	r2, #0
 80011d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80011d6:	2301      	movs	r3, #1
 80011d8:	e2cd      	b.n	8001776 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	4a76      	ldr	r2, [pc, #472]	@ (80013b8 <HAL_DMA_Abort+0x214>)
 80011e0:	4293      	cmp	r3, r2
 80011e2:	d04a      	beq.n	800127a <HAL_DMA_Abort+0xd6>
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a74      	ldr	r2, [pc, #464]	@ (80013bc <HAL_DMA_Abort+0x218>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d045      	beq.n	800127a <HAL_DMA_Abort+0xd6>
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4a73      	ldr	r2, [pc, #460]	@ (80013c0 <HAL_DMA_Abort+0x21c>)
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d040      	beq.n	800127a <HAL_DMA_Abort+0xd6>
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a71      	ldr	r2, [pc, #452]	@ (80013c4 <HAL_DMA_Abort+0x220>)
 80011fe:	4293      	cmp	r3, r2
 8001200:	d03b      	beq.n	800127a <HAL_DMA_Abort+0xd6>
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4a70      	ldr	r2, [pc, #448]	@ (80013c8 <HAL_DMA_Abort+0x224>)
 8001208:	4293      	cmp	r3, r2
 800120a:	d036      	beq.n	800127a <HAL_DMA_Abort+0xd6>
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4a6e      	ldr	r2, [pc, #440]	@ (80013cc <HAL_DMA_Abort+0x228>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d031      	beq.n	800127a <HAL_DMA_Abort+0xd6>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	4a6d      	ldr	r2, [pc, #436]	@ (80013d0 <HAL_DMA_Abort+0x22c>)
 800121c:	4293      	cmp	r3, r2
 800121e:	d02c      	beq.n	800127a <HAL_DMA_Abort+0xd6>
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4a6b      	ldr	r2, [pc, #428]	@ (80013d4 <HAL_DMA_Abort+0x230>)
 8001226:	4293      	cmp	r3, r2
 8001228:	d027      	beq.n	800127a <HAL_DMA_Abort+0xd6>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4a6a      	ldr	r2, [pc, #424]	@ (80013d8 <HAL_DMA_Abort+0x234>)
 8001230:	4293      	cmp	r3, r2
 8001232:	d022      	beq.n	800127a <HAL_DMA_Abort+0xd6>
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a68      	ldr	r2, [pc, #416]	@ (80013dc <HAL_DMA_Abort+0x238>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d01d      	beq.n	800127a <HAL_DMA_Abort+0xd6>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a67      	ldr	r2, [pc, #412]	@ (80013e0 <HAL_DMA_Abort+0x23c>)
 8001244:	4293      	cmp	r3, r2
 8001246:	d018      	beq.n	800127a <HAL_DMA_Abort+0xd6>
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a65      	ldr	r2, [pc, #404]	@ (80013e4 <HAL_DMA_Abort+0x240>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d013      	beq.n	800127a <HAL_DMA_Abort+0xd6>
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a64      	ldr	r2, [pc, #400]	@ (80013e8 <HAL_DMA_Abort+0x244>)
 8001258:	4293      	cmp	r3, r2
 800125a:	d00e      	beq.n	800127a <HAL_DMA_Abort+0xd6>
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a62      	ldr	r2, [pc, #392]	@ (80013ec <HAL_DMA_Abort+0x248>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d009      	beq.n	800127a <HAL_DMA_Abort+0xd6>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a61      	ldr	r2, [pc, #388]	@ (80013f0 <HAL_DMA_Abort+0x24c>)
 800126c:	4293      	cmp	r3, r2
 800126e:	d004      	beq.n	800127a <HAL_DMA_Abort+0xd6>
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a5f      	ldr	r2, [pc, #380]	@ (80013f4 <HAL_DMA_Abort+0x250>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d101      	bne.n	800127e <HAL_DMA_Abort+0xda>
 800127a:	2301      	movs	r3, #1
 800127c:	e000      	b.n	8001280 <HAL_DMA_Abort+0xdc>
 800127e:	2300      	movs	r3, #0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d013      	beq.n	80012ac <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	681a      	ldr	r2, [r3, #0]
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f022 021e 	bic.w	r2, r2, #30
 8001292:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	695a      	ldr	r2, [r3, #20]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80012a2:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	617b      	str	r3, [r7, #20]
 80012aa:	e00a      	b.n	80012c2 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f022 020e 	bic.w	r2, r2, #14
 80012ba:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4a3c      	ldr	r2, [pc, #240]	@ (80013b8 <HAL_DMA_Abort+0x214>)
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d072      	beq.n	80013b2 <HAL_DMA_Abort+0x20e>
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a3a      	ldr	r2, [pc, #232]	@ (80013bc <HAL_DMA_Abort+0x218>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d06d      	beq.n	80013b2 <HAL_DMA_Abort+0x20e>
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a39      	ldr	r2, [pc, #228]	@ (80013c0 <HAL_DMA_Abort+0x21c>)
 80012dc:	4293      	cmp	r3, r2
 80012de:	d068      	beq.n	80013b2 <HAL_DMA_Abort+0x20e>
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a37      	ldr	r2, [pc, #220]	@ (80013c4 <HAL_DMA_Abort+0x220>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d063      	beq.n	80013b2 <HAL_DMA_Abort+0x20e>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4a36      	ldr	r2, [pc, #216]	@ (80013c8 <HAL_DMA_Abort+0x224>)
 80012f0:	4293      	cmp	r3, r2
 80012f2:	d05e      	beq.n	80013b2 <HAL_DMA_Abort+0x20e>
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a34      	ldr	r2, [pc, #208]	@ (80013cc <HAL_DMA_Abort+0x228>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d059      	beq.n	80013b2 <HAL_DMA_Abort+0x20e>
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4a33      	ldr	r2, [pc, #204]	@ (80013d0 <HAL_DMA_Abort+0x22c>)
 8001304:	4293      	cmp	r3, r2
 8001306:	d054      	beq.n	80013b2 <HAL_DMA_Abort+0x20e>
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a31      	ldr	r2, [pc, #196]	@ (80013d4 <HAL_DMA_Abort+0x230>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d04f      	beq.n	80013b2 <HAL_DMA_Abort+0x20e>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4a30      	ldr	r2, [pc, #192]	@ (80013d8 <HAL_DMA_Abort+0x234>)
 8001318:	4293      	cmp	r3, r2
 800131a:	d04a      	beq.n	80013b2 <HAL_DMA_Abort+0x20e>
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a2e      	ldr	r2, [pc, #184]	@ (80013dc <HAL_DMA_Abort+0x238>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d045      	beq.n	80013b2 <HAL_DMA_Abort+0x20e>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4a2d      	ldr	r2, [pc, #180]	@ (80013e0 <HAL_DMA_Abort+0x23c>)
 800132c:	4293      	cmp	r3, r2
 800132e:	d040      	beq.n	80013b2 <HAL_DMA_Abort+0x20e>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a2b      	ldr	r2, [pc, #172]	@ (80013e4 <HAL_DMA_Abort+0x240>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d03b      	beq.n	80013b2 <HAL_DMA_Abort+0x20e>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a2a      	ldr	r2, [pc, #168]	@ (80013e8 <HAL_DMA_Abort+0x244>)
 8001340:	4293      	cmp	r3, r2
 8001342:	d036      	beq.n	80013b2 <HAL_DMA_Abort+0x20e>
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a28      	ldr	r2, [pc, #160]	@ (80013ec <HAL_DMA_Abort+0x248>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d031      	beq.n	80013b2 <HAL_DMA_Abort+0x20e>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a27      	ldr	r2, [pc, #156]	@ (80013f0 <HAL_DMA_Abort+0x24c>)
 8001354:	4293      	cmp	r3, r2
 8001356:	d02c      	beq.n	80013b2 <HAL_DMA_Abort+0x20e>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a25      	ldr	r2, [pc, #148]	@ (80013f4 <HAL_DMA_Abort+0x250>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d027      	beq.n	80013b2 <HAL_DMA_Abort+0x20e>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a24      	ldr	r2, [pc, #144]	@ (80013f8 <HAL_DMA_Abort+0x254>)
 8001368:	4293      	cmp	r3, r2
 800136a:	d022      	beq.n	80013b2 <HAL_DMA_Abort+0x20e>
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a22      	ldr	r2, [pc, #136]	@ (80013fc <HAL_DMA_Abort+0x258>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d01d      	beq.n	80013b2 <HAL_DMA_Abort+0x20e>
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4a21      	ldr	r2, [pc, #132]	@ (8001400 <HAL_DMA_Abort+0x25c>)
 800137c:	4293      	cmp	r3, r2
 800137e:	d018      	beq.n	80013b2 <HAL_DMA_Abort+0x20e>
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a1f      	ldr	r2, [pc, #124]	@ (8001404 <HAL_DMA_Abort+0x260>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d013      	beq.n	80013b2 <HAL_DMA_Abort+0x20e>
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4a1e      	ldr	r2, [pc, #120]	@ (8001408 <HAL_DMA_Abort+0x264>)
 8001390:	4293      	cmp	r3, r2
 8001392:	d00e      	beq.n	80013b2 <HAL_DMA_Abort+0x20e>
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a1c      	ldr	r2, [pc, #112]	@ (800140c <HAL_DMA_Abort+0x268>)
 800139a:	4293      	cmp	r3, r2
 800139c:	d009      	beq.n	80013b2 <HAL_DMA_Abort+0x20e>
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4a1b      	ldr	r2, [pc, #108]	@ (8001410 <HAL_DMA_Abort+0x26c>)
 80013a4:	4293      	cmp	r3, r2
 80013a6:	d004      	beq.n	80013b2 <HAL_DMA_Abort+0x20e>
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4a19      	ldr	r2, [pc, #100]	@ (8001414 <HAL_DMA_Abort+0x270>)
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d132      	bne.n	8001418 <HAL_DMA_Abort+0x274>
 80013b2:	2301      	movs	r3, #1
 80013b4:	e031      	b.n	800141a <HAL_DMA_Abort+0x276>
 80013b6:	bf00      	nop
 80013b8:	40020010 	.word	0x40020010
 80013bc:	40020028 	.word	0x40020028
 80013c0:	40020040 	.word	0x40020040
 80013c4:	40020058 	.word	0x40020058
 80013c8:	40020070 	.word	0x40020070
 80013cc:	40020088 	.word	0x40020088
 80013d0:	400200a0 	.word	0x400200a0
 80013d4:	400200b8 	.word	0x400200b8
 80013d8:	40020410 	.word	0x40020410
 80013dc:	40020428 	.word	0x40020428
 80013e0:	40020440 	.word	0x40020440
 80013e4:	40020458 	.word	0x40020458
 80013e8:	40020470 	.word	0x40020470
 80013ec:	40020488 	.word	0x40020488
 80013f0:	400204a0 	.word	0x400204a0
 80013f4:	400204b8 	.word	0x400204b8
 80013f8:	58025408 	.word	0x58025408
 80013fc:	5802541c 	.word	0x5802541c
 8001400:	58025430 	.word	0x58025430
 8001404:	58025444 	.word	0x58025444
 8001408:	58025458 	.word	0x58025458
 800140c:	5802546c 	.word	0x5802546c
 8001410:	58025480 	.word	0x58025480
 8001414:	58025494 	.word	0x58025494
 8001418:	2300      	movs	r3, #0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d007      	beq.n	800142e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001422:	681a      	ldr	r2, [r3, #0]
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001428:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800142c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4a6d      	ldr	r2, [pc, #436]	@ (80015e8 <HAL_DMA_Abort+0x444>)
 8001434:	4293      	cmp	r3, r2
 8001436:	d04a      	beq.n	80014ce <HAL_DMA_Abort+0x32a>
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a6b      	ldr	r2, [pc, #428]	@ (80015ec <HAL_DMA_Abort+0x448>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d045      	beq.n	80014ce <HAL_DMA_Abort+0x32a>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a6a      	ldr	r2, [pc, #424]	@ (80015f0 <HAL_DMA_Abort+0x44c>)
 8001448:	4293      	cmp	r3, r2
 800144a:	d040      	beq.n	80014ce <HAL_DMA_Abort+0x32a>
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a68      	ldr	r2, [pc, #416]	@ (80015f4 <HAL_DMA_Abort+0x450>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d03b      	beq.n	80014ce <HAL_DMA_Abort+0x32a>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a67      	ldr	r2, [pc, #412]	@ (80015f8 <HAL_DMA_Abort+0x454>)
 800145c:	4293      	cmp	r3, r2
 800145e:	d036      	beq.n	80014ce <HAL_DMA_Abort+0x32a>
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a65      	ldr	r2, [pc, #404]	@ (80015fc <HAL_DMA_Abort+0x458>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d031      	beq.n	80014ce <HAL_DMA_Abort+0x32a>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4a64      	ldr	r2, [pc, #400]	@ (8001600 <HAL_DMA_Abort+0x45c>)
 8001470:	4293      	cmp	r3, r2
 8001472:	d02c      	beq.n	80014ce <HAL_DMA_Abort+0x32a>
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a62      	ldr	r2, [pc, #392]	@ (8001604 <HAL_DMA_Abort+0x460>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d027      	beq.n	80014ce <HAL_DMA_Abort+0x32a>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a61      	ldr	r2, [pc, #388]	@ (8001608 <HAL_DMA_Abort+0x464>)
 8001484:	4293      	cmp	r3, r2
 8001486:	d022      	beq.n	80014ce <HAL_DMA_Abort+0x32a>
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a5f      	ldr	r2, [pc, #380]	@ (800160c <HAL_DMA_Abort+0x468>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d01d      	beq.n	80014ce <HAL_DMA_Abort+0x32a>
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4a5e      	ldr	r2, [pc, #376]	@ (8001610 <HAL_DMA_Abort+0x46c>)
 8001498:	4293      	cmp	r3, r2
 800149a:	d018      	beq.n	80014ce <HAL_DMA_Abort+0x32a>
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a5c      	ldr	r2, [pc, #368]	@ (8001614 <HAL_DMA_Abort+0x470>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d013      	beq.n	80014ce <HAL_DMA_Abort+0x32a>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4a5b      	ldr	r2, [pc, #364]	@ (8001618 <HAL_DMA_Abort+0x474>)
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d00e      	beq.n	80014ce <HAL_DMA_Abort+0x32a>
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a59      	ldr	r2, [pc, #356]	@ (800161c <HAL_DMA_Abort+0x478>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d009      	beq.n	80014ce <HAL_DMA_Abort+0x32a>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4a58      	ldr	r2, [pc, #352]	@ (8001620 <HAL_DMA_Abort+0x47c>)
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d004      	beq.n	80014ce <HAL_DMA_Abort+0x32a>
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a56      	ldr	r2, [pc, #344]	@ (8001624 <HAL_DMA_Abort+0x480>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d108      	bne.n	80014e0 <HAL_DMA_Abort+0x33c>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f022 0201 	bic.w	r2, r2, #1
 80014dc:	601a      	str	r2, [r3, #0]
 80014de:	e007      	b.n	80014f0 <HAL_DMA_Abort+0x34c>
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f022 0201 	bic.w	r2, r2, #1
 80014ee:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80014f0:	e013      	b.n	800151a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80014f2:	f7ff fd2f 	bl	8000f54 <HAL_GetTick>
 80014f6:	4602      	mov	r2, r0
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	2b05      	cmp	r3, #5
 80014fe:	d90c      	bls.n	800151a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	2220      	movs	r2, #32
 8001504:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2203      	movs	r2, #3
 800150a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	2200      	movs	r2, #0
 8001512:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8001516:	2301      	movs	r3, #1
 8001518:	e12d      	b.n	8001776 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 0301 	and.w	r3, r3, #1
 8001522:	2b00      	cmp	r3, #0
 8001524:	d1e5      	bne.n	80014f2 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4a2f      	ldr	r2, [pc, #188]	@ (80015e8 <HAL_DMA_Abort+0x444>)
 800152c:	4293      	cmp	r3, r2
 800152e:	d04a      	beq.n	80015c6 <HAL_DMA_Abort+0x422>
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a2d      	ldr	r2, [pc, #180]	@ (80015ec <HAL_DMA_Abort+0x448>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d045      	beq.n	80015c6 <HAL_DMA_Abort+0x422>
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a2c      	ldr	r2, [pc, #176]	@ (80015f0 <HAL_DMA_Abort+0x44c>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d040      	beq.n	80015c6 <HAL_DMA_Abort+0x422>
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a2a      	ldr	r2, [pc, #168]	@ (80015f4 <HAL_DMA_Abort+0x450>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d03b      	beq.n	80015c6 <HAL_DMA_Abort+0x422>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a29      	ldr	r2, [pc, #164]	@ (80015f8 <HAL_DMA_Abort+0x454>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d036      	beq.n	80015c6 <HAL_DMA_Abort+0x422>
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a27      	ldr	r2, [pc, #156]	@ (80015fc <HAL_DMA_Abort+0x458>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d031      	beq.n	80015c6 <HAL_DMA_Abort+0x422>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a26      	ldr	r2, [pc, #152]	@ (8001600 <HAL_DMA_Abort+0x45c>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d02c      	beq.n	80015c6 <HAL_DMA_Abort+0x422>
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a24      	ldr	r2, [pc, #144]	@ (8001604 <HAL_DMA_Abort+0x460>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d027      	beq.n	80015c6 <HAL_DMA_Abort+0x422>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a23      	ldr	r2, [pc, #140]	@ (8001608 <HAL_DMA_Abort+0x464>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d022      	beq.n	80015c6 <HAL_DMA_Abort+0x422>
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a21      	ldr	r2, [pc, #132]	@ (800160c <HAL_DMA_Abort+0x468>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d01d      	beq.n	80015c6 <HAL_DMA_Abort+0x422>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4a20      	ldr	r2, [pc, #128]	@ (8001610 <HAL_DMA_Abort+0x46c>)
 8001590:	4293      	cmp	r3, r2
 8001592:	d018      	beq.n	80015c6 <HAL_DMA_Abort+0x422>
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a1e      	ldr	r2, [pc, #120]	@ (8001614 <HAL_DMA_Abort+0x470>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d013      	beq.n	80015c6 <HAL_DMA_Abort+0x422>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4a1d      	ldr	r2, [pc, #116]	@ (8001618 <HAL_DMA_Abort+0x474>)
 80015a4:	4293      	cmp	r3, r2
 80015a6:	d00e      	beq.n	80015c6 <HAL_DMA_Abort+0x422>
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a1b      	ldr	r2, [pc, #108]	@ (800161c <HAL_DMA_Abort+0x478>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d009      	beq.n	80015c6 <HAL_DMA_Abort+0x422>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4a1a      	ldr	r2, [pc, #104]	@ (8001620 <HAL_DMA_Abort+0x47c>)
 80015b8:	4293      	cmp	r3, r2
 80015ba:	d004      	beq.n	80015c6 <HAL_DMA_Abort+0x422>
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a18      	ldr	r2, [pc, #96]	@ (8001624 <HAL_DMA_Abort+0x480>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d101      	bne.n	80015ca <HAL_DMA_Abort+0x426>
 80015c6:	2301      	movs	r3, #1
 80015c8:	e000      	b.n	80015cc <HAL_DMA_Abort+0x428>
 80015ca:	2300      	movs	r3, #0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d02b      	beq.n	8001628 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015d4:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015da:	f003 031f 	and.w	r3, r3, #31
 80015de:	223f      	movs	r2, #63	@ 0x3f
 80015e0:	409a      	lsls	r2, r3
 80015e2:	68bb      	ldr	r3, [r7, #8]
 80015e4:	609a      	str	r2, [r3, #8]
 80015e6:	e02a      	b.n	800163e <HAL_DMA_Abort+0x49a>
 80015e8:	40020010 	.word	0x40020010
 80015ec:	40020028 	.word	0x40020028
 80015f0:	40020040 	.word	0x40020040
 80015f4:	40020058 	.word	0x40020058
 80015f8:	40020070 	.word	0x40020070
 80015fc:	40020088 	.word	0x40020088
 8001600:	400200a0 	.word	0x400200a0
 8001604:	400200b8 	.word	0x400200b8
 8001608:	40020410 	.word	0x40020410
 800160c:	40020428 	.word	0x40020428
 8001610:	40020440 	.word	0x40020440
 8001614:	40020458 	.word	0x40020458
 8001618:	40020470 	.word	0x40020470
 800161c:	40020488 	.word	0x40020488
 8001620:	400204a0 	.word	0x400204a0
 8001624:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800162c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001632:	f003 031f 	and.w	r3, r3, #31
 8001636:	2201      	movs	r2, #1
 8001638:	409a      	lsls	r2, r3
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a4f      	ldr	r2, [pc, #316]	@ (8001780 <HAL_DMA_Abort+0x5dc>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d072      	beq.n	800172e <HAL_DMA_Abort+0x58a>
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a4d      	ldr	r2, [pc, #308]	@ (8001784 <HAL_DMA_Abort+0x5e0>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d06d      	beq.n	800172e <HAL_DMA_Abort+0x58a>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a4c      	ldr	r2, [pc, #304]	@ (8001788 <HAL_DMA_Abort+0x5e4>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d068      	beq.n	800172e <HAL_DMA_Abort+0x58a>
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a4a      	ldr	r2, [pc, #296]	@ (800178c <HAL_DMA_Abort+0x5e8>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d063      	beq.n	800172e <HAL_DMA_Abort+0x58a>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a49      	ldr	r2, [pc, #292]	@ (8001790 <HAL_DMA_Abort+0x5ec>)
 800166c:	4293      	cmp	r3, r2
 800166e:	d05e      	beq.n	800172e <HAL_DMA_Abort+0x58a>
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a47      	ldr	r2, [pc, #284]	@ (8001794 <HAL_DMA_Abort+0x5f0>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d059      	beq.n	800172e <HAL_DMA_Abort+0x58a>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4a46      	ldr	r2, [pc, #280]	@ (8001798 <HAL_DMA_Abort+0x5f4>)
 8001680:	4293      	cmp	r3, r2
 8001682:	d054      	beq.n	800172e <HAL_DMA_Abort+0x58a>
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a44      	ldr	r2, [pc, #272]	@ (800179c <HAL_DMA_Abort+0x5f8>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d04f      	beq.n	800172e <HAL_DMA_Abort+0x58a>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4a43      	ldr	r2, [pc, #268]	@ (80017a0 <HAL_DMA_Abort+0x5fc>)
 8001694:	4293      	cmp	r3, r2
 8001696:	d04a      	beq.n	800172e <HAL_DMA_Abort+0x58a>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a41      	ldr	r2, [pc, #260]	@ (80017a4 <HAL_DMA_Abort+0x600>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d045      	beq.n	800172e <HAL_DMA_Abort+0x58a>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4a40      	ldr	r2, [pc, #256]	@ (80017a8 <HAL_DMA_Abort+0x604>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d040      	beq.n	800172e <HAL_DMA_Abort+0x58a>
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a3e      	ldr	r2, [pc, #248]	@ (80017ac <HAL_DMA_Abort+0x608>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d03b      	beq.n	800172e <HAL_DMA_Abort+0x58a>
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a3d      	ldr	r2, [pc, #244]	@ (80017b0 <HAL_DMA_Abort+0x60c>)
 80016bc:	4293      	cmp	r3, r2
 80016be:	d036      	beq.n	800172e <HAL_DMA_Abort+0x58a>
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a3b      	ldr	r2, [pc, #236]	@ (80017b4 <HAL_DMA_Abort+0x610>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d031      	beq.n	800172e <HAL_DMA_Abort+0x58a>
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a3a      	ldr	r2, [pc, #232]	@ (80017b8 <HAL_DMA_Abort+0x614>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d02c      	beq.n	800172e <HAL_DMA_Abort+0x58a>
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a38      	ldr	r2, [pc, #224]	@ (80017bc <HAL_DMA_Abort+0x618>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d027      	beq.n	800172e <HAL_DMA_Abort+0x58a>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4a37      	ldr	r2, [pc, #220]	@ (80017c0 <HAL_DMA_Abort+0x61c>)
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d022      	beq.n	800172e <HAL_DMA_Abort+0x58a>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a35      	ldr	r2, [pc, #212]	@ (80017c4 <HAL_DMA_Abort+0x620>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d01d      	beq.n	800172e <HAL_DMA_Abort+0x58a>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a34      	ldr	r2, [pc, #208]	@ (80017c8 <HAL_DMA_Abort+0x624>)
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d018      	beq.n	800172e <HAL_DMA_Abort+0x58a>
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a32      	ldr	r2, [pc, #200]	@ (80017cc <HAL_DMA_Abort+0x628>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d013      	beq.n	800172e <HAL_DMA_Abort+0x58a>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4a31      	ldr	r2, [pc, #196]	@ (80017d0 <HAL_DMA_Abort+0x62c>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d00e      	beq.n	800172e <HAL_DMA_Abort+0x58a>
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a2f      	ldr	r2, [pc, #188]	@ (80017d4 <HAL_DMA_Abort+0x630>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d009      	beq.n	800172e <HAL_DMA_Abort+0x58a>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a2e      	ldr	r2, [pc, #184]	@ (80017d8 <HAL_DMA_Abort+0x634>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d004      	beq.n	800172e <HAL_DMA_Abort+0x58a>
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a2c      	ldr	r2, [pc, #176]	@ (80017dc <HAL_DMA_Abort+0x638>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d101      	bne.n	8001732 <HAL_DMA_Abort+0x58e>
 800172e:	2301      	movs	r3, #1
 8001730:	e000      	b.n	8001734 <HAL_DMA_Abort+0x590>
 8001732:	2300      	movs	r3, #0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d015      	beq.n	8001764 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001740:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001746:	2b00      	cmp	r3, #0
 8001748:	d00c      	beq.n	8001764 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001754:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001758:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001762:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2201      	movs	r2, #1
 8001768:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2200      	movs	r2, #0
 8001770:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8001774:	2300      	movs	r3, #0
}
 8001776:	4618      	mov	r0, r3
 8001778:	3718      	adds	r7, #24
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	40020010 	.word	0x40020010
 8001784:	40020028 	.word	0x40020028
 8001788:	40020040 	.word	0x40020040
 800178c:	40020058 	.word	0x40020058
 8001790:	40020070 	.word	0x40020070
 8001794:	40020088 	.word	0x40020088
 8001798:	400200a0 	.word	0x400200a0
 800179c:	400200b8 	.word	0x400200b8
 80017a0:	40020410 	.word	0x40020410
 80017a4:	40020428 	.word	0x40020428
 80017a8:	40020440 	.word	0x40020440
 80017ac:	40020458 	.word	0x40020458
 80017b0:	40020470 	.word	0x40020470
 80017b4:	40020488 	.word	0x40020488
 80017b8:	400204a0 	.word	0x400204a0
 80017bc:	400204b8 	.word	0x400204b8
 80017c0:	58025408 	.word	0x58025408
 80017c4:	5802541c 	.word	0x5802541c
 80017c8:	58025430 	.word	0x58025430
 80017cc:	58025444 	.word	0x58025444
 80017d0:	58025458 	.word	0x58025458
 80017d4:	5802546c 	.word	0x5802546c
 80017d8:	58025480 	.word	0x58025480
 80017dc:	58025494 	.word	0x58025494

080017e0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b084      	sub	sp, #16
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d101      	bne.n	80017f2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	e237      	b.n	8001c62 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80017f8:	b2db      	uxtb	r3, r3
 80017fa:	2b02      	cmp	r3, #2
 80017fc:	d004      	beq.n	8001808 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2280      	movs	r2, #128	@ 0x80
 8001802:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001804:	2301      	movs	r3, #1
 8001806:	e22c      	b.n	8001c62 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a5c      	ldr	r2, [pc, #368]	@ (8001980 <HAL_DMA_Abort_IT+0x1a0>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d04a      	beq.n	80018a8 <HAL_DMA_Abort_IT+0xc8>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4a5b      	ldr	r2, [pc, #364]	@ (8001984 <HAL_DMA_Abort_IT+0x1a4>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d045      	beq.n	80018a8 <HAL_DMA_Abort_IT+0xc8>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a59      	ldr	r2, [pc, #356]	@ (8001988 <HAL_DMA_Abort_IT+0x1a8>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d040      	beq.n	80018a8 <HAL_DMA_Abort_IT+0xc8>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4a58      	ldr	r2, [pc, #352]	@ (800198c <HAL_DMA_Abort_IT+0x1ac>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d03b      	beq.n	80018a8 <HAL_DMA_Abort_IT+0xc8>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a56      	ldr	r2, [pc, #344]	@ (8001990 <HAL_DMA_Abort_IT+0x1b0>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d036      	beq.n	80018a8 <HAL_DMA_Abort_IT+0xc8>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4a55      	ldr	r2, [pc, #340]	@ (8001994 <HAL_DMA_Abort_IT+0x1b4>)
 8001840:	4293      	cmp	r3, r2
 8001842:	d031      	beq.n	80018a8 <HAL_DMA_Abort_IT+0xc8>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a53      	ldr	r2, [pc, #332]	@ (8001998 <HAL_DMA_Abort_IT+0x1b8>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d02c      	beq.n	80018a8 <HAL_DMA_Abort_IT+0xc8>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4a52      	ldr	r2, [pc, #328]	@ (800199c <HAL_DMA_Abort_IT+0x1bc>)
 8001854:	4293      	cmp	r3, r2
 8001856:	d027      	beq.n	80018a8 <HAL_DMA_Abort_IT+0xc8>
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a50      	ldr	r2, [pc, #320]	@ (80019a0 <HAL_DMA_Abort_IT+0x1c0>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d022      	beq.n	80018a8 <HAL_DMA_Abort_IT+0xc8>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4a4f      	ldr	r2, [pc, #316]	@ (80019a4 <HAL_DMA_Abort_IT+0x1c4>)
 8001868:	4293      	cmp	r3, r2
 800186a:	d01d      	beq.n	80018a8 <HAL_DMA_Abort_IT+0xc8>
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a4d      	ldr	r2, [pc, #308]	@ (80019a8 <HAL_DMA_Abort_IT+0x1c8>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d018      	beq.n	80018a8 <HAL_DMA_Abort_IT+0xc8>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a4c      	ldr	r2, [pc, #304]	@ (80019ac <HAL_DMA_Abort_IT+0x1cc>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d013      	beq.n	80018a8 <HAL_DMA_Abort_IT+0xc8>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a4a      	ldr	r2, [pc, #296]	@ (80019b0 <HAL_DMA_Abort_IT+0x1d0>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d00e      	beq.n	80018a8 <HAL_DMA_Abort_IT+0xc8>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a49      	ldr	r2, [pc, #292]	@ (80019b4 <HAL_DMA_Abort_IT+0x1d4>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d009      	beq.n	80018a8 <HAL_DMA_Abort_IT+0xc8>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a47      	ldr	r2, [pc, #284]	@ (80019b8 <HAL_DMA_Abort_IT+0x1d8>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d004      	beq.n	80018a8 <HAL_DMA_Abort_IT+0xc8>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a46      	ldr	r2, [pc, #280]	@ (80019bc <HAL_DMA_Abort_IT+0x1dc>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d101      	bne.n	80018ac <HAL_DMA_Abort_IT+0xcc>
 80018a8:	2301      	movs	r3, #1
 80018aa:	e000      	b.n	80018ae <HAL_DMA_Abort_IT+0xce>
 80018ac:	2300      	movs	r3, #0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	f000 8086 	beq.w	80019c0 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2204      	movs	r2, #4
 80018b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a2f      	ldr	r2, [pc, #188]	@ (8001980 <HAL_DMA_Abort_IT+0x1a0>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d04a      	beq.n	800195c <HAL_DMA_Abort_IT+0x17c>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a2e      	ldr	r2, [pc, #184]	@ (8001984 <HAL_DMA_Abort_IT+0x1a4>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d045      	beq.n	800195c <HAL_DMA_Abort_IT+0x17c>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a2c      	ldr	r2, [pc, #176]	@ (8001988 <HAL_DMA_Abort_IT+0x1a8>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d040      	beq.n	800195c <HAL_DMA_Abort_IT+0x17c>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a2b      	ldr	r2, [pc, #172]	@ (800198c <HAL_DMA_Abort_IT+0x1ac>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d03b      	beq.n	800195c <HAL_DMA_Abort_IT+0x17c>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a29      	ldr	r2, [pc, #164]	@ (8001990 <HAL_DMA_Abort_IT+0x1b0>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d036      	beq.n	800195c <HAL_DMA_Abort_IT+0x17c>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a28      	ldr	r2, [pc, #160]	@ (8001994 <HAL_DMA_Abort_IT+0x1b4>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d031      	beq.n	800195c <HAL_DMA_Abort_IT+0x17c>
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a26      	ldr	r2, [pc, #152]	@ (8001998 <HAL_DMA_Abort_IT+0x1b8>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d02c      	beq.n	800195c <HAL_DMA_Abort_IT+0x17c>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a25      	ldr	r2, [pc, #148]	@ (800199c <HAL_DMA_Abort_IT+0x1bc>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d027      	beq.n	800195c <HAL_DMA_Abort_IT+0x17c>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a23      	ldr	r2, [pc, #140]	@ (80019a0 <HAL_DMA_Abort_IT+0x1c0>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d022      	beq.n	800195c <HAL_DMA_Abort_IT+0x17c>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a22      	ldr	r2, [pc, #136]	@ (80019a4 <HAL_DMA_Abort_IT+0x1c4>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d01d      	beq.n	800195c <HAL_DMA_Abort_IT+0x17c>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a20      	ldr	r2, [pc, #128]	@ (80019a8 <HAL_DMA_Abort_IT+0x1c8>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d018      	beq.n	800195c <HAL_DMA_Abort_IT+0x17c>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a1f      	ldr	r2, [pc, #124]	@ (80019ac <HAL_DMA_Abort_IT+0x1cc>)
 8001930:	4293      	cmp	r3, r2
 8001932:	d013      	beq.n	800195c <HAL_DMA_Abort_IT+0x17c>
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a1d      	ldr	r2, [pc, #116]	@ (80019b0 <HAL_DMA_Abort_IT+0x1d0>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d00e      	beq.n	800195c <HAL_DMA_Abort_IT+0x17c>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4a1c      	ldr	r2, [pc, #112]	@ (80019b4 <HAL_DMA_Abort_IT+0x1d4>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d009      	beq.n	800195c <HAL_DMA_Abort_IT+0x17c>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a1a      	ldr	r2, [pc, #104]	@ (80019b8 <HAL_DMA_Abort_IT+0x1d8>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d004      	beq.n	800195c <HAL_DMA_Abort_IT+0x17c>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a19      	ldr	r2, [pc, #100]	@ (80019bc <HAL_DMA_Abort_IT+0x1dc>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d108      	bne.n	800196e <HAL_DMA_Abort_IT+0x18e>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	681a      	ldr	r2, [r3, #0]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f022 0201 	bic.w	r2, r2, #1
 800196a:	601a      	str	r2, [r3, #0]
 800196c:	e178      	b.n	8001c60 <HAL_DMA_Abort_IT+0x480>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f022 0201 	bic.w	r2, r2, #1
 800197c:	601a      	str	r2, [r3, #0]
 800197e:	e16f      	b.n	8001c60 <HAL_DMA_Abort_IT+0x480>
 8001980:	40020010 	.word	0x40020010
 8001984:	40020028 	.word	0x40020028
 8001988:	40020040 	.word	0x40020040
 800198c:	40020058 	.word	0x40020058
 8001990:	40020070 	.word	0x40020070
 8001994:	40020088 	.word	0x40020088
 8001998:	400200a0 	.word	0x400200a0
 800199c:	400200b8 	.word	0x400200b8
 80019a0:	40020410 	.word	0x40020410
 80019a4:	40020428 	.word	0x40020428
 80019a8:	40020440 	.word	0x40020440
 80019ac:	40020458 	.word	0x40020458
 80019b0:	40020470 	.word	0x40020470
 80019b4:	40020488 	.word	0x40020488
 80019b8:	400204a0 	.word	0x400204a0
 80019bc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f022 020e 	bic.w	r2, r2, #14
 80019ce:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a6c      	ldr	r2, [pc, #432]	@ (8001b88 <HAL_DMA_Abort_IT+0x3a8>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d04a      	beq.n	8001a70 <HAL_DMA_Abort_IT+0x290>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a6b      	ldr	r2, [pc, #428]	@ (8001b8c <HAL_DMA_Abort_IT+0x3ac>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d045      	beq.n	8001a70 <HAL_DMA_Abort_IT+0x290>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a69      	ldr	r2, [pc, #420]	@ (8001b90 <HAL_DMA_Abort_IT+0x3b0>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d040      	beq.n	8001a70 <HAL_DMA_Abort_IT+0x290>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a68      	ldr	r2, [pc, #416]	@ (8001b94 <HAL_DMA_Abort_IT+0x3b4>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d03b      	beq.n	8001a70 <HAL_DMA_Abort_IT+0x290>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a66      	ldr	r2, [pc, #408]	@ (8001b98 <HAL_DMA_Abort_IT+0x3b8>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d036      	beq.n	8001a70 <HAL_DMA_Abort_IT+0x290>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a65      	ldr	r2, [pc, #404]	@ (8001b9c <HAL_DMA_Abort_IT+0x3bc>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d031      	beq.n	8001a70 <HAL_DMA_Abort_IT+0x290>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a63      	ldr	r2, [pc, #396]	@ (8001ba0 <HAL_DMA_Abort_IT+0x3c0>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d02c      	beq.n	8001a70 <HAL_DMA_Abort_IT+0x290>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a62      	ldr	r2, [pc, #392]	@ (8001ba4 <HAL_DMA_Abort_IT+0x3c4>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d027      	beq.n	8001a70 <HAL_DMA_Abort_IT+0x290>
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a60      	ldr	r2, [pc, #384]	@ (8001ba8 <HAL_DMA_Abort_IT+0x3c8>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d022      	beq.n	8001a70 <HAL_DMA_Abort_IT+0x290>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4a5f      	ldr	r2, [pc, #380]	@ (8001bac <HAL_DMA_Abort_IT+0x3cc>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d01d      	beq.n	8001a70 <HAL_DMA_Abort_IT+0x290>
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a5d      	ldr	r2, [pc, #372]	@ (8001bb0 <HAL_DMA_Abort_IT+0x3d0>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d018      	beq.n	8001a70 <HAL_DMA_Abort_IT+0x290>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a5c      	ldr	r2, [pc, #368]	@ (8001bb4 <HAL_DMA_Abort_IT+0x3d4>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d013      	beq.n	8001a70 <HAL_DMA_Abort_IT+0x290>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a5a      	ldr	r2, [pc, #360]	@ (8001bb8 <HAL_DMA_Abort_IT+0x3d8>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d00e      	beq.n	8001a70 <HAL_DMA_Abort_IT+0x290>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a59      	ldr	r2, [pc, #356]	@ (8001bbc <HAL_DMA_Abort_IT+0x3dc>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d009      	beq.n	8001a70 <HAL_DMA_Abort_IT+0x290>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a57      	ldr	r2, [pc, #348]	@ (8001bc0 <HAL_DMA_Abort_IT+0x3e0>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d004      	beq.n	8001a70 <HAL_DMA_Abort_IT+0x290>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4a56      	ldr	r2, [pc, #344]	@ (8001bc4 <HAL_DMA_Abort_IT+0x3e4>)
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d108      	bne.n	8001a82 <HAL_DMA_Abort_IT+0x2a2>
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f022 0201 	bic.w	r2, r2, #1
 8001a7e:	601a      	str	r2, [r3, #0]
 8001a80:	e007      	b.n	8001a92 <HAL_DMA_Abort_IT+0x2b2>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f022 0201 	bic.w	r2, r2, #1
 8001a90:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a3c      	ldr	r2, [pc, #240]	@ (8001b88 <HAL_DMA_Abort_IT+0x3a8>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d072      	beq.n	8001b82 <HAL_DMA_Abort_IT+0x3a2>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a3a      	ldr	r2, [pc, #232]	@ (8001b8c <HAL_DMA_Abort_IT+0x3ac>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d06d      	beq.n	8001b82 <HAL_DMA_Abort_IT+0x3a2>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a39      	ldr	r2, [pc, #228]	@ (8001b90 <HAL_DMA_Abort_IT+0x3b0>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d068      	beq.n	8001b82 <HAL_DMA_Abort_IT+0x3a2>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a37      	ldr	r2, [pc, #220]	@ (8001b94 <HAL_DMA_Abort_IT+0x3b4>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d063      	beq.n	8001b82 <HAL_DMA_Abort_IT+0x3a2>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a36      	ldr	r2, [pc, #216]	@ (8001b98 <HAL_DMA_Abort_IT+0x3b8>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d05e      	beq.n	8001b82 <HAL_DMA_Abort_IT+0x3a2>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a34      	ldr	r2, [pc, #208]	@ (8001b9c <HAL_DMA_Abort_IT+0x3bc>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d059      	beq.n	8001b82 <HAL_DMA_Abort_IT+0x3a2>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a33      	ldr	r2, [pc, #204]	@ (8001ba0 <HAL_DMA_Abort_IT+0x3c0>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d054      	beq.n	8001b82 <HAL_DMA_Abort_IT+0x3a2>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a31      	ldr	r2, [pc, #196]	@ (8001ba4 <HAL_DMA_Abort_IT+0x3c4>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d04f      	beq.n	8001b82 <HAL_DMA_Abort_IT+0x3a2>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a30      	ldr	r2, [pc, #192]	@ (8001ba8 <HAL_DMA_Abort_IT+0x3c8>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d04a      	beq.n	8001b82 <HAL_DMA_Abort_IT+0x3a2>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a2e      	ldr	r2, [pc, #184]	@ (8001bac <HAL_DMA_Abort_IT+0x3cc>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d045      	beq.n	8001b82 <HAL_DMA_Abort_IT+0x3a2>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4a2d      	ldr	r2, [pc, #180]	@ (8001bb0 <HAL_DMA_Abort_IT+0x3d0>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d040      	beq.n	8001b82 <HAL_DMA_Abort_IT+0x3a2>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a2b      	ldr	r2, [pc, #172]	@ (8001bb4 <HAL_DMA_Abort_IT+0x3d4>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d03b      	beq.n	8001b82 <HAL_DMA_Abort_IT+0x3a2>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a2a      	ldr	r2, [pc, #168]	@ (8001bb8 <HAL_DMA_Abort_IT+0x3d8>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d036      	beq.n	8001b82 <HAL_DMA_Abort_IT+0x3a2>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a28      	ldr	r2, [pc, #160]	@ (8001bbc <HAL_DMA_Abort_IT+0x3dc>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d031      	beq.n	8001b82 <HAL_DMA_Abort_IT+0x3a2>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a27      	ldr	r2, [pc, #156]	@ (8001bc0 <HAL_DMA_Abort_IT+0x3e0>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d02c      	beq.n	8001b82 <HAL_DMA_Abort_IT+0x3a2>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a25      	ldr	r2, [pc, #148]	@ (8001bc4 <HAL_DMA_Abort_IT+0x3e4>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d027      	beq.n	8001b82 <HAL_DMA_Abort_IT+0x3a2>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a24      	ldr	r2, [pc, #144]	@ (8001bc8 <HAL_DMA_Abort_IT+0x3e8>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d022      	beq.n	8001b82 <HAL_DMA_Abort_IT+0x3a2>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a22      	ldr	r2, [pc, #136]	@ (8001bcc <HAL_DMA_Abort_IT+0x3ec>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d01d      	beq.n	8001b82 <HAL_DMA_Abort_IT+0x3a2>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a21      	ldr	r2, [pc, #132]	@ (8001bd0 <HAL_DMA_Abort_IT+0x3f0>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d018      	beq.n	8001b82 <HAL_DMA_Abort_IT+0x3a2>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a1f      	ldr	r2, [pc, #124]	@ (8001bd4 <HAL_DMA_Abort_IT+0x3f4>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d013      	beq.n	8001b82 <HAL_DMA_Abort_IT+0x3a2>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4a1e      	ldr	r2, [pc, #120]	@ (8001bd8 <HAL_DMA_Abort_IT+0x3f8>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d00e      	beq.n	8001b82 <HAL_DMA_Abort_IT+0x3a2>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a1c      	ldr	r2, [pc, #112]	@ (8001bdc <HAL_DMA_Abort_IT+0x3fc>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d009      	beq.n	8001b82 <HAL_DMA_Abort_IT+0x3a2>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a1b      	ldr	r2, [pc, #108]	@ (8001be0 <HAL_DMA_Abort_IT+0x400>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d004      	beq.n	8001b82 <HAL_DMA_Abort_IT+0x3a2>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a19      	ldr	r2, [pc, #100]	@ (8001be4 <HAL_DMA_Abort_IT+0x404>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d132      	bne.n	8001be8 <HAL_DMA_Abort_IT+0x408>
 8001b82:	2301      	movs	r3, #1
 8001b84:	e031      	b.n	8001bea <HAL_DMA_Abort_IT+0x40a>
 8001b86:	bf00      	nop
 8001b88:	40020010 	.word	0x40020010
 8001b8c:	40020028 	.word	0x40020028
 8001b90:	40020040 	.word	0x40020040
 8001b94:	40020058 	.word	0x40020058
 8001b98:	40020070 	.word	0x40020070
 8001b9c:	40020088 	.word	0x40020088
 8001ba0:	400200a0 	.word	0x400200a0
 8001ba4:	400200b8 	.word	0x400200b8
 8001ba8:	40020410 	.word	0x40020410
 8001bac:	40020428 	.word	0x40020428
 8001bb0:	40020440 	.word	0x40020440
 8001bb4:	40020458 	.word	0x40020458
 8001bb8:	40020470 	.word	0x40020470
 8001bbc:	40020488 	.word	0x40020488
 8001bc0:	400204a0 	.word	0x400204a0
 8001bc4:	400204b8 	.word	0x400204b8
 8001bc8:	58025408 	.word	0x58025408
 8001bcc:	5802541c 	.word	0x5802541c
 8001bd0:	58025430 	.word	0x58025430
 8001bd4:	58025444 	.word	0x58025444
 8001bd8:	58025458 	.word	0x58025458
 8001bdc:	5802546c 	.word	0x5802546c
 8001be0:	58025480 	.word	0x58025480
 8001be4:	58025494 	.word	0x58025494
 8001be8:	2300      	movs	r3, #0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d028      	beq.n	8001c40 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bf8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001bfc:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c02:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c08:	f003 031f 	and.w	r3, r3, #31
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	409a      	lsls	r2, r3
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001c18:	687a      	ldr	r2, [r7, #4]
 8001c1a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001c1c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d00c      	beq.n	8001c40 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c30:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001c34:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c3a:	687a      	ldr	r2, [r7, #4]
 8001c3c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001c3e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2201      	movs	r2, #1
 8001c44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d003      	beq.n	8001c60 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c5c:	6878      	ldr	r0, [r7, #4]
 8001c5e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8001c60:	2300      	movs	r3, #0
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3710      	adds	r7, #16
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop

08001c6c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b089      	sub	sp, #36	@ 0x24
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
 8001c74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001c76:	2300      	movs	r3, #0
 8001c78:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001c7a:	4b89      	ldr	r3, [pc, #548]	@ (8001ea0 <HAL_GPIO_Init+0x234>)
 8001c7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001c7e:	e194      	b.n	8001faa <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	2101      	movs	r1, #1
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	fa01 f303 	lsl.w	r3, r1, r3
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	f000 8186 	beq.w	8001fa4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	f003 0303 	and.w	r3, r3, #3
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d005      	beq.n	8001cb0 <HAL_GPIO_Init+0x44>
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	f003 0303 	and.w	r3, r3, #3
 8001cac:	2b02      	cmp	r3, #2
 8001cae:	d130      	bne.n	8001d12 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	005b      	lsls	r3, r3, #1
 8001cba:	2203      	movs	r2, #3
 8001cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc0:	43db      	mvns	r3, r3
 8001cc2:	69ba      	ldr	r2, [r7, #24]
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	68da      	ldr	r2, [r3, #12]
 8001ccc:	69fb      	ldr	r3, [r7, #28]
 8001cce:	005b      	lsls	r3, r3, #1
 8001cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd4:	69ba      	ldr	r2, [r7, #24]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	69ba      	ldr	r2, [r7, #24]
 8001cde:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	69fb      	ldr	r3, [r7, #28]
 8001cea:	fa02 f303 	lsl.w	r3, r2, r3
 8001cee:	43db      	mvns	r3, r3
 8001cf0:	69ba      	ldr	r2, [r7, #24]
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	091b      	lsrs	r3, r3, #4
 8001cfc:	f003 0201 	and.w	r2, r3, #1
 8001d00:	69fb      	ldr	r3, [r7, #28]
 8001d02:	fa02 f303 	lsl.w	r3, r2, r3
 8001d06:	69ba      	ldr	r2, [r7, #24]
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	69ba      	ldr	r2, [r7, #24]
 8001d10:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	f003 0303 	and.w	r3, r3, #3
 8001d1a:	2b03      	cmp	r3, #3
 8001d1c:	d017      	beq.n	8001d4e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	68db      	ldr	r3, [r3, #12]
 8001d22:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d24:	69fb      	ldr	r3, [r7, #28]
 8001d26:	005b      	lsls	r3, r3, #1
 8001d28:	2203      	movs	r2, #3
 8001d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2e:	43db      	mvns	r3, r3
 8001d30:	69ba      	ldr	r2, [r7, #24]
 8001d32:	4013      	ands	r3, r2
 8001d34:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	689a      	ldr	r2, [r3, #8]
 8001d3a:	69fb      	ldr	r3, [r7, #28]
 8001d3c:	005b      	lsls	r3, r3, #1
 8001d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d42:	69ba      	ldr	r2, [r7, #24]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	69ba      	ldr	r2, [r7, #24]
 8001d4c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f003 0303 	and.w	r3, r3, #3
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d123      	bne.n	8001da2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	08da      	lsrs	r2, r3, #3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	3208      	adds	r2, #8
 8001d62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001d68:	69fb      	ldr	r3, [r7, #28]
 8001d6a:	f003 0307 	and.w	r3, r3, #7
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	220f      	movs	r2, #15
 8001d72:	fa02 f303 	lsl.w	r3, r2, r3
 8001d76:	43db      	mvns	r3, r3
 8001d78:	69ba      	ldr	r2, [r7, #24]
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	691a      	ldr	r2, [r3, #16]
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	f003 0307 	and.w	r3, r3, #7
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8e:	69ba      	ldr	r2, [r7, #24]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d94:	69fb      	ldr	r3, [r7, #28]
 8001d96:	08da      	lsrs	r2, r3, #3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	3208      	adds	r2, #8
 8001d9c:	69b9      	ldr	r1, [r7, #24]
 8001d9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001da8:	69fb      	ldr	r3, [r7, #28]
 8001daa:	005b      	lsls	r3, r3, #1
 8001dac:	2203      	movs	r2, #3
 8001dae:	fa02 f303 	lsl.w	r3, r2, r3
 8001db2:	43db      	mvns	r3, r3
 8001db4:	69ba      	ldr	r2, [r7, #24]
 8001db6:	4013      	ands	r3, r2
 8001db8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	f003 0203 	and.w	r2, r3, #3
 8001dc2:	69fb      	ldr	r3, [r7, #28]
 8001dc4:	005b      	lsls	r3, r3, #1
 8001dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dca:	69ba      	ldr	r2, [r7, #24]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	69ba      	ldr	r2, [r7, #24]
 8001dd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	f000 80e0 	beq.w	8001fa4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001de4:	4b2f      	ldr	r3, [pc, #188]	@ (8001ea4 <HAL_GPIO_Init+0x238>)
 8001de6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001dea:	4a2e      	ldr	r2, [pc, #184]	@ (8001ea4 <HAL_GPIO_Init+0x238>)
 8001dec:	f043 0302 	orr.w	r3, r3, #2
 8001df0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001df4:	4b2b      	ldr	r3, [pc, #172]	@ (8001ea4 <HAL_GPIO_Init+0x238>)
 8001df6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001dfa:	f003 0302 	and.w	r3, r3, #2
 8001dfe:	60fb      	str	r3, [r7, #12]
 8001e00:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e02:	4a29      	ldr	r2, [pc, #164]	@ (8001ea8 <HAL_GPIO_Init+0x23c>)
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	089b      	lsrs	r3, r3, #2
 8001e08:	3302      	adds	r3, #2
 8001e0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	f003 0303 	and.w	r3, r3, #3
 8001e16:	009b      	lsls	r3, r3, #2
 8001e18:	220f      	movs	r2, #15
 8001e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1e:	43db      	mvns	r3, r3
 8001e20:	69ba      	ldr	r2, [r7, #24]
 8001e22:	4013      	ands	r3, r2
 8001e24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	4a20      	ldr	r2, [pc, #128]	@ (8001eac <HAL_GPIO_Init+0x240>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d052      	beq.n	8001ed4 <HAL_GPIO_Init+0x268>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4a1f      	ldr	r2, [pc, #124]	@ (8001eb0 <HAL_GPIO_Init+0x244>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d031      	beq.n	8001e9a <HAL_GPIO_Init+0x22e>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4a1e      	ldr	r2, [pc, #120]	@ (8001eb4 <HAL_GPIO_Init+0x248>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d02b      	beq.n	8001e96 <HAL_GPIO_Init+0x22a>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4a1d      	ldr	r2, [pc, #116]	@ (8001eb8 <HAL_GPIO_Init+0x24c>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d025      	beq.n	8001e92 <HAL_GPIO_Init+0x226>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	4a1c      	ldr	r2, [pc, #112]	@ (8001ebc <HAL_GPIO_Init+0x250>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d01f      	beq.n	8001e8e <HAL_GPIO_Init+0x222>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	4a1b      	ldr	r2, [pc, #108]	@ (8001ec0 <HAL_GPIO_Init+0x254>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d019      	beq.n	8001e8a <HAL_GPIO_Init+0x21e>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	4a1a      	ldr	r2, [pc, #104]	@ (8001ec4 <HAL_GPIO_Init+0x258>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d013      	beq.n	8001e86 <HAL_GPIO_Init+0x21a>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	4a19      	ldr	r2, [pc, #100]	@ (8001ec8 <HAL_GPIO_Init+0x25c>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d00d      	beq.n	8001e82 <HAL_GPIO_Init+0x216>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	4a18      	ldr	r2, [pc, #96]	@ (8001ecc <HAL_GPIO_Init+0x260>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d007      	beq.n	8001e7e <HAL_GPIO_Init+0x212>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	4a17      	ldr	r2, [pc, #92]	@ (8001ed0 <HAL_GPIO_Init+0x264>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d101      	bne.n	8001e7a <HAL_GPIO_Init+0x20e>
 8001e76:	2309      	movs	r3, #9
 8001e78:	e02d      	b.n	8001ed6 <HAL_GPIO_Init+0x26a>
 8001e7a:	230a      	movs	r3, #10
 8001e7c:	e02b      	b.n	8001ed6 <HAL_GPIO_Init+0x26a>
 8001e7e:	2308      	movs	r3, #8
 8001e80:	e029      	b.n	8001ed6 <HAL_GPIO_Init+0x26a>
 8001e82:	2307      	movs	r3, #7
 8001e84:	e027      	b.n	8001ed6 <HAL_GPIO_Init+0x26a>
 8001e86:	2306      	movs	r3, #6
 8001e88:	e025      	b.n	8001ed6 <HAL_GPIO_Init+0x26a>
 8001e8a:	2305      	movs	r3, #5
 8001e8c:	e023      	b.n	8001ed6 <HAL_GPIO_Init+0x26a>
 8001e8e:	2304      	movs	r3, #4
 8001e90:	e021      	b.n	8001ed6 <HAL_GPIO_Init+0x26a>
 8001e92:	2303      	movs	r3, #3
 8001e94:	e01f      	b.n	8001ed6 <HAL_GPIO_Init+0x26a>
 8001e96:	2302      	movs	r3, #2
 8001e98:	e01d      	b.n	8001ed6 <HAL_GPIO_Init+0x26a>
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e01b      	b.n	8001ed6 <HAL_GPIO_Init+0x26a>
 8001e9e:	bf00      	nop
 8001ea0:	58000080 	.word	0x58000080
 8001ea4:	58024400 	.word	0x58024400
 8001ea8:	58000400 	.word	0x58000400
 8001eac:	58020000 	.word	0x58020000
 8001eb0:	58020400 	.word	0x58020400
 8001eb4:	58020800 	.word	0x58020800
 8001eb8:	58020c00 	.word	0x58020c00
 8001ebc:	58021000 	.word	0x58021000
 8001ec0:	58021400 	.word	0x58021400
 8001ec4:	58021800 	.word	0x58021800
 8001ec8:	58021c00 	.word	0x58021c00
 8001ecc:	58022000 	.word	0x58022000
 8001ed0:	58022400 	.word	0x58022400
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	69fa      	ldr	r2, [r7, #28]
 8001ed8:	f002 0203 	and.w	r2, r2, #3
 8001edc:	0092      	lsls	r2, r2, #2
 8001ede:	4093      	lsls	r3, r2
 8001ee0:	69ba      	ldr	r2, [r7, #24]
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ee6:	4938      	ldr	r1, [pc, #224]	@ (8001fc8 <HAL_GPIO_Init+0x35c>)
 8001ee8:	69fb      	ldr	r3, [r7, #28]
 8001eea:	089b      	lsrs	r3, r3, #2
 8001eec:	3302      	adds	r3, #2
 8001eee:	69ba      	ldr	r2, [r7, #24]
 8001ef0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ef4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001efc:	693b      	ldr	r3, [r7, #16]
 8001efe:	43db      	mvns	r3, r3
 8001f00:	69ba      	ldr	r2, [r7, #24]
 8001f02:	4013      	ands	r3, r2
 8001f04:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d003      	beq.n	8001f1a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001f12:	69ba      	ldr	r2, [r7, #24]
 8001f14:	693b      	ldr	r3, [r7, #16]
 8001f16:	4313      	orrs	r3, r2
 8001f18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001f1a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f1e:	69bb      	ldr	r3, [r7, #24]
 8001f20:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001f22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	43db      	mvns	r3, r3
 8001f2e:	69ba      	ldr	r2, [r7, #24]
 8001f30:	4013      	ands	r3, r2
 8001f32:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d003      	beq.n	8001f48 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001f40:	69ba      	ldr	r2, [r7, #24]
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	4313      	orrs	r3, r2
 8001f46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001f48:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f4c:	69bb      	ldr	r3, [r7, #24]
 8001f4e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	43db      	mvns	r3, r3
 8001f5a:	69ba      	ldr	r2, [r7, #24]
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d003      	beq.n	8001f74 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001f6c:	69ba      	ldr	r2, [r7, #24]
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	4313      	orrs	r3, r2
 8001f72:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	69ba      	ldr	r2, [r7, #24]
 8001f78:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	43db      	mvns	r3, r3
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	4013      	ands	r3, r2
 8001f88:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d003      	beq.n	8001f9e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001f96:	69ba      	ldr	r2, [r7, #24]
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	69ba      	ldr	r2, [r7, #24]
 8001fa2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	3301      	adds	r3, #1
 8001fa8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	69fb      	ldr	r3, [r7, #28]
 8001fb0:	fa22 f303 	lsr.w	r3, r2, r3
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	f47f ae63 	bne.w	8001c80 <HAL_GPIO_Init+0x14>
  }
}
 8001fba:	bf00      	nop
 8001fbc:	bf00      	nop
 8001fbe:	3724      	adds	r7, #36	@ 0x24
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr
 8001fc8:	58000400 	.word	0x58000400

08001fcc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	460b      	mov	r3, r1
 8001fd6:	807b      	strh	r3, [r7, #2]
 8001fd8:	4613      	mov	r3, r2
 8001fda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fdc:	787b      	ldrb	r3, [r7, #1]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d003      	beq.n	8001fea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fe2:	887a      	ldrh	r2, [r7, #2]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001fe8:	e003      	b.n	8001ff2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001fea:	887b      	ldrh	r3, [r7, #2]
 8001fec:	041a      	lsls	r2, r3, #16
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	619a      	str	r2, [r3, #24]
}
 8001ff2:	bf00      	nop
 8001ff4:	370c      	adds	r7, #12
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
	...

08002000 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002008:	4b19      	ldr	r3, [pc, #100]	@ (8002070 <HAL_PWREx_ConfigSupply+0x70>)
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	f003 0304 	and.w	r3, r3, #4
 8002010:	2b04      	cmp	r3, #4
 8002012:	d00a      	beq.n	800202a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002014:	4b16      	ldr	r3, [pc, #88]	@ (8002070 <HAL_PWREx_ConfigSupply+0x70>)
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	f003 0307 	and.w	r3, r3, #7
 800201c:	687a      	ldr	r2, [r7, #4]
 800201e:	429a      	cmp	r2, r3
 8002020:	d001      	beq.n	8002026 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e01f      	b.n	8002066 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002026:	2300      	movs	r3, #0
 8002028:	e01d      	b.n	8002066 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800202a:	4b11      	ldr	r3, [pc, #68]	@ (8002070 <HAL_PWREx_ConfigSupply+0x70>)
 800202c:	68db      	ldr	r3, [r3, #12]
 800202e:	f023 0207 	bic.w	r2, r3, #7
 8002032:	490f      	ldr	r1, [pc, #60]	@ (8002070 <HAL_PWREx_ConfigSupply+0x70>)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	4313      	orrs	r3, r2
 8002038:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800203a:	f7fe ff8b 	bl	8000f54 <HAL_GetTick>
 800203e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002040:	e009      	b.n	8002056 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002042:	f7fe ff87 	bl	8000f54 <HAL_GetTick>
 8002046:	4602      	mov	r2, r0
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	1ad3      	subs	r3, r2, r3
 800204c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002050:	d901      	bls.n	8002056 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e007      	b.n	8002066 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002056:	4b06      	ldr	r3, [pc, #24]	@ (8002070 <HAL_PWREx_ConfigSupply+0x70>)
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800205e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002062:	d1ee      	bne.n	8002042 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002064:	2300      	movs	r3, #0
}
 8002066:	4618      	mov	r0, r3
 8002068:	3710      	adds	r7, #16
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	58024800 	.word	0x58024800

08002074 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b08c      	sub	sp, #48	@ 0x30
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d102      	bne.n	8002088 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	f000 bc48 	b.w	8002918 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f003 0301 	and.w	r3, r3, #1
 8002090:	2b00      	cmp	r3, #0
 8002092:	f000 8088 	beq.w	80021a6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002096:	4b99      	ldr	r3, [pc, #612]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 8002098:	691b      	ldr	r3, [r3, #16]
 800209a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800209e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80020a0:	4b96      	ldr	r3, [pc, #600]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 80020a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80020a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020a8:	2b10      	cmp	r3, #16
 80020aa:	d007      	beq.n	80020bc <HAL_RCC_OscConfig+0x48>
 80020ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020ae:	2b18      	cmp	r3, #24
 80020b0:	d111      	bne.n	80020d6 <HAL_RCC_OscConfig+0x62>
 80020b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020b4:	f003 0303 	and.w	r3, r3, #3
 80020b8:	2b02      	cmp	r3, #2
 80020ba:	d10c      	bne.n	80020d6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020bc:	4b8f      	ldr	r3, [pc, #572]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d06d      	beq.n	80021a4 <HAL_RCC_OscConfig+0x130>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d169      	bne.n	80021a4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	f000 bc21 	b.w	8002918 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020de:	d106      	bne.n	80020ee <HAL_RCC_OscConfig+0x7a>
 80020e0:	4b86      	ldr	r3, [pc, #536]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a85      	ldr	r2, [pc, #532]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 80020e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020ea:	6013      	str	r3, [r2, #0]
 80020ec:	e02e      	b.n	800214c <HAL_RCC_OscConfig+0xd8>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d10c      	bne.n	8002110 <HAL_RCC_OscConfig+0x9c>
 80020f6:	4b81      	ldr	r3, [pc, #516]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a80      	ldr	r2, [pc, #512]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 80020fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002100:	6013      	str	r3, [r2, #0]
 8002102:	4b7e      	ldr	r3, [pc, #504]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a7d      	ldr	r2, [pc, #500]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 8002108:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800210c:	6013      	str	r3, [r2, #0]
 800210e:	e01d      	b.n	800214c <HAL_RCC_OscConfig+0xd8>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002118:	d10c      	bne.n	8002134 <HAL_RCC_OscConfig+0xc0>
 800211a:	4b78      	ldr	r3, [pc, #480]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4a77      	ldr	r2, [pc, #476]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 8002120:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002124:	6013      	str	r3, [r2, #0]
 8002126:	4b75      	ldr	r3, [pc, #468]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a74      	ldr	r2, [pc, #464]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 800212c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002130:	6013      	str	r3, [r2, #0]
 8002132:	e00b      	b.n	800214c <HAL_RCC_OscConfig+0xd8>
 8002134:	4b71      	ldr	r3, [pc, #452]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a70      	ldr	r2, [pc, #448]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 800213a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800213e:	6013      	str	r3, [r2, #0]
 8002140:	4b6e      	ldr	r3, [pc, #440]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a6d      	ldr	r2, [pc, #436]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 8002146:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800214a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d013      	beq.n	800217c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002154:	f7fe fefe 	bl	8000f54 <HAL_GetTick>
 8002158:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800215a:	e008      	b.n	800216e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800215c:	f7fe fefa 	bl	8000f54 <HAL_GetTick>
 8002160:	4602      	mov	r2, r0
 8002162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002164:	1ad3      	subs	r3, r2, r3
 8002166:	2b64      	cmp	r3, #100	@ 0x64
 8002168:	d901      	bls.n	800216e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800216a:	2303      	movs	r3, #3
 800216c:	e3d4      	b.n	8002918 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800216e:	4b63      	ldr	r3, [pc, #396]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002176:	2b00      	cmp	r3, #0
 8002178:	d0f0      	beq.n	800215c <HAL_RCC_OscConfig+0xe8>
 800217a:	e014      	b.n	80021a6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800217c:	f7fe feea 	bl	8000f54 <HAL_GetTick>
 8002180:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002182:	e008      	b.n	8002196 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002184:	f7fe fee6 	bl	8000f54 <HAL_GetTick>
 8002188:	4602      	mov	r2, r0
 800218a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800218c:	1ad3      	subs	r3, r2, r3
 800218e:	2b64      	cmp	r3, #100	@ 0x64
 8002190:	d901      	bls.n	8002196 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	e3c0      	b.n	8002918 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002196:	4b59      	ldr	r3, [pc, #356]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d1f0      	bne.n	8002184 <HAL_RCC_OscConfig+0x110>
 80021a2:	e000      	b.n	80021a6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f003 0302 	and.w	r3, r3, #2
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	f000 80ca 	beq.w	8002348 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021b4:	4b51      	ldr	r3, [pc, #324]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 80021b6:	691b      	ldr	r3, [r3, #16]
 80021b8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80021bc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80021be:	4b4f      	ldr	r3, [pc, #316]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 80021c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021c2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80021c4:	6a3b      	ldr	r3, [r7, #32]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d007      	beq.n	80021da <HAL_RCC_OscConfig+0x166>
 80021ca:	6a3b      	ldr	r3, [r7, #32]
 80021cc:	2b18      	cmp	r3, #24
 80021ce:	d156      	bne.n	800227e <HAL_RCC_OscConfig+0x20a>
 80021d0:	69fb      	ldr	r3, [r7, #28]
 80021d2:	f003 0303 	and.w	r3, r3, #3
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d151      	bne.n	800227e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80021da:	4b48      	ldr	r3, [pc, #288]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 0304 	and.w	r3, r3, #4
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d005      	beq.n	80021f2 <HAL_RCC_OscConfig+0x17e>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	68db      	ldr	r3, [r3, #12]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d101      	bne.n	80021f2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e392      	b.n	8002918 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80021f2:	4b42      	ldr	r3, [pc, #264]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f023 0219 	bic.w	r2, r3, #25
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	68db      	ldr	r3, [r3, #12]
 80021fe:	493f      	ldr	r1, [pc, #252]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 8002200:	4313      	orrs	r3, r2
 8002202:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002204:	f7fe fea6 	bl	8000f54 <HAL_GetTick>
 8002208:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800220a:	e008      	b.n	800221e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800220c:	f7fe fea2 	bl	8000f54 <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	2b02      	cmp	r3, #2
 8002218:	d901      	bls.n	800221e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800221a:	2303      	movs	r3, #3
 800221c:	e37c      	b.n	8002918 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800221e:	4b37      	ldr	r3, [pc, #220]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 0304 	and.w	r3, r3, #4
 8002226:	2b00      	cmp	r3, #0
 8002228:	d0f0      	beq.n	800220c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800222a:	f7fe fe9f 	bl	8000f6c <HAL_GetREVID>
 800222e:	4603      	mov	r3, r0
 8002230:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002234:	4293      	cmp	r3, r2
 8002236:	d817      	bhi.n	8002268 <HAL_RCC_OscConfig+0x1f4>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	691b      	ldr	r3, [r3, #16]
 800223c:	2b40      	cmp	r3, #64	@ 0x40
 800223e:	d108      	bne.n	8002252 <HAL_RCC_OscConfig+0x1de>
 8002240:	4b2e      	ldr	r3, [pc, #184]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002248:	4a2c      	ldr	r2, [pc, #176]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 800224a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800224e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002250:	e07a      	b.n	8002348 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002252:	4b2a      	ldr	r3, [pc, #168]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	691b      	ldr	r3, [r3, #16]
 800225e:	031b      	lsls	r3, r3, #12
 8002260:	4926      	ldr	r1, [pc, #152]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 8002262:	4313      	orrs	r3, r2
 8002264:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002266:	e06f      	b.n	8002348 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002268:	4b24      	ldr	r3, [pc, #144]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	691b      	ldr	r3, [r3, #16]
 8002274:	061b      	lsls	r3, r3, #24
 8002276:	4921      	ldr	r1, [pc, #132]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 8002278:	4313      	orrs	r3, r2
 800227a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800227c:	e064      	b.n	8002348 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	68db      	ldr	r3, [r3, #12]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d047      	beq.n	8002316 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002286:	4b1d      	ldr	r3, [pc, #116]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f023 0219 	bic.w	r2, r3, #25
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	68db      	ldr	r3, [r3, #12]
 8002292:	491a      	ldr	r1, [pc, #104]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 8002294:	4313      	orrs	r3, r2
 8002296:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002298:	f7fe fe5c 	bl	8000f54 <HAL_GetTick>
 800229c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800229e:	e008      	b.n	80022b2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022a0:	f7fe fe58 	bl	8000f54 <HAL_GetTick>
 80022a4:	4602      	mov	r2, r0
 80022a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	2b02      	cmp	r3, #2
 80022ac:	d901      	bls.n	80022b2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80022ae:	2303      	movs	r3, #3
 80022b0:	e332      	b.n	8002918 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022b2:	4b12      	ldr	r3, [pc, #72]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f003 0304 	and.w	r3, r3, #4
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d0f0      	beq.n	80022a0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022be:	f7fe fe55 	bl	8000f6c <HAL_GetREVID>
 80022c2:	4603      	mov	r3, r0
 80022c4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d819      	bhi.n	8002300 <HAL_RCC_OscConfig+0x28c>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	691b      	ldr	r3, [r3, #16]
 80022d0:	2b40      	cmp	r3, #64	@ 0x40
 80022d2:	d108      	bne.n	80022e6 <HAL_RCC_OscConfig+0x272>
 80022d4:	4b09      	ldr	r3, [pc, #36]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80022dc:	4a07      	ldr	r2, [pc, #28]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 80022de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022e2:	6053      	str	r3, [r2, #4]
 80022e4:	e030      	b.n	8002348 <HAL_RCC_OscConfig+0x2d4>
 80022e6:	4b05      	ldr	r3, [pc, #20]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	691b      	ldr	r3, [r3, #16]
 80022f2:	031b      	lsls	r3, r3, #12
 80022f4:	4901      	ldr	r1, [pc, #4]	@ (80022fc <HAL_RCC_OscConfig+0x288>)
 80022f6:	4313      	orrs	r3, r2
 80022f8:	604b      	str	r3, [r1, #4]
 80022fa:	e025      	b.n	8002348 <HAL_RCC_OscConfig+0x2d4>
 80022fc:	58024400 	.word	0x58024400
 8002300:	4b9a      	ldr	r3, [pc, #616]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	691b      	ldr	r3, [r3, #16]
 800230c:	061b      	lsls	r3, r3, #24
 800230e:	4997      	ldr	r1, [pc, #604]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 8002310:	4313      	orrs	r3, r2
 8002312:	604b      	str	r3, [r1, #4]
 8002314:	e018      	b.n	8002348 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002316:	4b95      	ldr	r3, [pc, #596]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a94      	ldr	r2, [pc, #592]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 800231c:	f023 0301 	bic.w	r3, r3, #1
 8002320:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002322:	f7fe fe17 	bl	8000f54 <HAL_GetTick>
 8002326:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002328:	e008      	b.n	800233c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800232a:	f7fe fe13 	bl	8000f54 <HAL_GetTick>
 800232e:	4602      	mov	r2, r0
 8002330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002332:	1ad3      	subs	r3, r2, r3
 8002334:	2b02      	cmp	r3, #2
 8002336:	d901      	bls.n	800233c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002338:	2303      	movs	r3, #3
 800233a:	e2ed      	b.n	8002918 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800233c:	4b8b      	ldr	r3, [pc, #556]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 0304 	and.w	r3, r3, #4
 8002344:	2b00      	cmp	r3, #0
 8002346:	d1f0      	bne.n	800232a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 0310 	and.w	r3, r3, #16
 8002350:	2b00      	cmp	r3, #0
 8002352:	f000 80a9 	beq.w	80024a8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002356:	4b85      	ldr	r3, [pc, #532]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 8002358:	691b      	ldr	r3, [r3, #16]
 800235a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800235e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002360:	4b82      	ldr	r3, [pc, #520]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 8002362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002364:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002366:	69bb      	ldr	r3, [r7, #24]
 8002368:	2b08      	cmp	r3, #8
 800236a:	d007      	beq.n	800237c <HAL_RCC_OscConfig+0x308>
 800236c:	69bb      	ldr	r3, [r7, #24]
 800236e:	2b18      	cmp	r3, #24
 8002370:	d13a      	bne.n	80023e8 <HAL_RCC_OscConfig+0x374>
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	f003 0303 	and.w	r3, r3, #3
 8002378:	2b01      	cmp	r3, #1
 800237a:	d135      	bne.n	80023e8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800237c:	4b7b      	ldr	r3, [pc, #492]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002384:	2b00      	cmp	r3, #0
 8002386:	d005      	beq.n	8002394 <HAL_RCC_OscConfig+0x320>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	69db      	ldr	r3, [r3, #28]
 800238c:	2b80      	cmp	r3, #128	@ 0x80
 800238e:	d001      	beq.n	8002394 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	e2c1      	b.n	8002918 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002394:	f7fe fdea 	bl	8000f6c <HAL_GetREVID>
 8002398:	4603      	mov	r3, r0
 800239a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800239e:	4293      	cmp	r3, r2
 80023a0:	d817      	bhi.n	80023d2 <HAL_RCC_OscConfig+0x35e>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6a1b      	ldr	r3, [r3, #32]
 80023a6:	2b20      	cmp	r3, #32
 80023a8:	d108      	bne.n	80023bc <HAL_RCC_OscConfig+0x348>
 80023aa:	4b70      	ldr	r3, [pc, #448]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80023b2:	4a6e      	ldr	r2, [pc, #440]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 80023b4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80023b8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80023ba:	e075      	b.n	80024a8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80023bc:	4b6b      	ldr	r3, [pc, #428]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6a1b      	ldr	r3, [r3, #32]
 80023c8:	069b      	lsls	r3, r3, #26
 80023ca:	4968      	ldr	r1, [pc, #416]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 80023cc:	4313      	orrs	r3, r2
 80023ce:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80023d0:	e06a      	b.n	80024a8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80023d2:	4b66      	ldr	r3, [pc, #408]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 80023d4:	68db      	ldr	r3, [r3, #12]
 80023d6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6a1b      	ldr	r3, [r3, #32]
 80023de:	061b      	lsls	r3, r3, #24
 80023e0:	4962      	ldr	r1, [pc, #392]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 80023e2:	4313      	orrs	r3, r2
 80023e4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80023e6:	e05f      	b.n	80024a8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	69db      	ldr	r3, [r3, #28]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d042      	beq.n	8002476 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80023f0:	4b5e      	ldr	r3, [pc, #376]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a5d      	ldr	r2, [pc, #372]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 80023f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023fc:	f7fe fdaa 	bl	8000f54 <HAL_GetTick>
 8002400:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002402:	e008      	b.n	8002416 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002404:	f7fe fda6 	bl	8000f54 <HAL_GetTick>
 8002408:	4602      	mov	r2, r0
 800240a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	2b02      	cmp	r3, #2
 8002410:	d901      	bls.n	8002416 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002412:	2303      	movs	r3, #3
 8002414:	e280      	b.n	8002918 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002416:	4b55      	ldr	r3, [pc, #340]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800241e:	2b00      	cmp	r3, #0
 8002420:	d0f0      	beq.n	8002404 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002422:	f7fe fda3 	bl	8000f6c <HAL_GetREVID>
 8002426:	4603      	mov	r3, r0
 8002428:	f241 0203 	movw	r2, #4099	@ 0x1003
 800242c:	4293      	cmp	r3, r2
 800242e:	d817      	bhi.n	8002460 <HAL_RCC_OscConfig+0x3ec>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6a1b      	ldr	r3, [r3, #32]
 8002434:	2b20      	cmp	r3, #32
 8002436:	d108      	bne.n	800244a <HAL_RCC_OscConfig+0x3d6>
 8002438:	4b4c      	ldr	r3, [pc, #304]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002440:	4a4a      	ldr	r2, [pc, #296]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 8002442:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002446:	6053      	str	r3, [r2, #4]
 8002448:	e02e      	b.n	80024a8 <HAL_RCC_OscConfig+0x434>
 800244a:	4b48      	ldr	r3, [pc, #288]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6a1b      	ldr	r3, [r3, #32]
 8002456:	069b      	lsls	r3, r3, #26
 8002458:	4944      	ldr	r1, [pc, #272]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 800245a:	4313      	orrs	r3, r2
 800245c:	604b      	str	r3, [r1, #4]
 800245e:	e023      	b.n	80024a8 <HAL_RCC_OscConfig+0x434>
 8002460:	4b42      	ldr	r3, [pc, #264]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6a1b      	ldr	r3, [r3, #32]
 800246c:	061b      	lsls	r3, r3, #24
 800246e:	493f      	ldr	r1, [pc, #252]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 8002470:	4313      	orrs	r3, r2
 8002472:	60cb      	str	r3, [r1, #12]
 8002474:	e018      	b.n	80024a8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002476:	4b3d      	ldr	r3, [pc, #244]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a3c      	ldr	r2, [pc, #240]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 800247c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002480:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002482:	f7fe fd67 	bl	8000f54 <HAL_GetTick>
 8002486:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002488:	e008      	b.n	800249c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800248a:	f7fe fd63 	bl	8000f54 <HAL_GetTick>
 800248e:	4602      	mov	r2, r0
 8002490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002492:	1ad3      	subs	r3, r2, r3
 8002494:	2b02      	cmp	r3, #2
 8002496:	d901      	bls.n	800249c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002498:	2303      	movs	r3, #3
 800249a:	e23d      	b.n	8002918 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800249c:	4b33      	ldr	r3, [pc, #204]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d1f0      	bne.n	800248a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f003 0308 	and.w	r3, r3, #8
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d036      	beq.n	8002522 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	695b      	ldr	r3, [r3, #20]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d019      	beq.n	80024f0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024bc:	4b2b      	ldr	r3, [pc, #172]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 80024be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024c0:	4a2a      	ldr	r2, [pc, #168]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 80024c2:	f043 0301 	orr.w	r3, r3, #1
 80024c6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024c8:	f7fe fd44 	bl	8000f54 <HAL_GetTick>
 80024cc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80024ce:	e008      	b.n	80024e2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024d0:	f7fe fd40 	bl	8000f54 <HAL_GetTick>
 80024d4:	4602      	mov	r2, r0
 80024d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d901      	bls.n	80024e2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80024de:	2303      	movs	r3, #3
 80024e0:	e21a      	b.n	8002918 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80024e2:	4b22      	ldr	r3, [pc, #136]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 80024e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024e6:	f003 0302 	and.w	r3, r3, #2
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d0f0      	beq.n	80024d0 <HAL_RCC_OscConfig+0x45c>
 80024ee:	e018      	b.n	8002522 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024f0:	4b1e      	ldr	r3, [pc, #120]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 80024f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024f4:	4a1d      	ldr	r2, [pc, #116]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 80024f6:	f023 0301 	bic.w	r3, r3, #1
 80024fa:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024fc:	f7fe fd2a 	bl	8000f54 <HAL_GetTick>
 8002500:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002502:	e008      	b.n	8002516 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002504:	f7fe fd26 	bl	8000f54 <HAL_GetTick>
 8002508:	4602      	mov	r2, r0
 800250a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	2b02      	cmp	r3, #2
 8002510:	d901      	bls.n	8002516 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002512:	2303      	movs	r3, #3
 8002514:	e200      	b.n	8002918 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002516:	4b15      	ldr	r3, [pc, #84]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 8002518:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800251a:	f003 0302 	and.w	r3, r3, #2
 800251e:	2b00      	cmp	r3, #0
 8002520:	d1f0      	bne.n	8002504 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 0320 	and.w	r3, r3, #32
 800252a:	2b00      	cmp	r3, #0
 800252c:	d039      	beq.n	80025a2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	699b      	ldr	r3, [r3, #24]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d01c      	beq.n	8002570 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002536:	4b0d      	ldr	r3, [pc, #52]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a0c      	ldr	r2, [pc, #48]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 800253c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002540:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002542:	f7fe fd07 	bl	8000f54 <HAL_GetTick>
 8002546:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002548:	e008      	b.n	800255c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800254a:	f7fe fd03 	bl	8000f54 <HAL_GetTick>
 800254e:	4602      	mov	r2, r0
 8002550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002552:	1ad3      	subs	r3, r2, r3
 8002554:	2b02      	cmp	r3, #2
 8002556:	d901      	bls.n	800255c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002558:	2303      	movs	r3, #3
 800255a:	e1dd      	b.n	8002918 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800255c:	4b03      	ldr	r3, [pc, #12]	@ (800256c <HAL_RCC_OscConfig+0x4f8>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002564:	2b00      	cmp	r3, #0
 8002566:	d0f0      	beq.n	800254a <HAL_RCC_OscConfig+0x4d6>
 8002568:	e01b      	b.n	80025a2 <HAL_RCC_OscConfig+0x52e>
 800256a:	bf00      	nop
 800256c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002570:	4b9b      	ldr	r3, [pc, #620]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a9a      	ldr	r2, [pc, #616]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 8002576:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800257a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800257c:	f7fe fcea 	bl	8000f54 <HAL_GetTick>
 8002580:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002582:	e008      	b.n	8002596 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002584:	f7fe fce6 	bl	8000f54 <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	2b02      	cmp	r3, #2
 8002590:	d901      	bls.n	8002596 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002592:	2303      	movs	r3, #3
 8002594:	e1c0      	b.n	8002918 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002596:	4b92      	ldr	r3, [pc, #584]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d1f0      	bne.n	8002584 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 0304 	and.w	r3, r3, #4
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	f000 8081 	beq.w	80026b2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80025b0:	4b8c      	ldr	r3, [pc, #560]	@ (80027e4 <HAL_RCC_OscConfig+0x770>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a8b      	ldr	r2, [pc, #556]	@ (80027e4 <HAL_RCC_OscConfig+0x770>)
 80025b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025ba:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80025bc:	f7fe fcca 	bl	8000f54 <HAL_GetTick>
 80025c0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80025c2:	e008      	b.n	80025d6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025c4:	f7fe fcc6 	bl	8000f54 <HAL_GetTick>
 80025c8:	4602      	mov	r2, r0
 80025ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b64      	cmp	r3, #100	@ 0x64
 80025d0:	d901      	bls.n	80025d6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e1a0      	b.n	8002918 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80025d6:	4b83      	ldr	r3, [pc, #524]	@ (80027e4 <HAL_RCC_OscConfig+0x770>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d0f0      	beq.n	80025c4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d106      	bne.n	80025f8 <HAL_RCC_OscConfig+0x584>
 80025ea:	4b7d      	ldr	r3, [pc, #500]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 80025ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025ee:	4a7c      	ldr	r2, [pc, #496]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 80025f0:	f043 0301 	orr.w	r3, r3, #1
 80025f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80025f6:	e02d      	b.n	8002654 <HAL_RCC_OscConfig+0x5e0>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d10c      	bne.n	800261a <HAL_RCC_OscConfig+0x5a6>
 8002600:	4b77      	ldr	r3, [pc, #476]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 8002602:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002604:	4a76      	ldr	r2, [pc, #472]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 8002606:	f023 0301 	bic.w	r3, r3, #1
 800260a:	6713      	str	r3, [r2, #112]	@ 0x70
 800260c:	4b74      	ldr	r3, [pc, #464]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 800260e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002610:	4a73      	ldr	r2, [pc, #460]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 8002612:	f023 0304 	bic.w	r3, r3, #4
 8002616:	6713      	str	r3, [r2, #112]	@ 0x70
 8002618:	e01c      	b.n	8002654 <HAL_RCC_OscConfig+0x5e0>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	2b05      	cmp	r3, #5
 8002620:	d10c      	bne.n	800263c <HAL_RCC_OscConfig+0x5c8>
 8002622:	4b6f      	ldr	r3, [pc, #444]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 8002624:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002626:	4a6e      	ldr	r2, [pc, #440]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 8002628:	f043 0304 	orr.w	r3, r3, #4
 800262c:	6713      	str	r3, [r2, #112]	@ 0x70
 800262e:	4b6c      	ldr	r3, [pc, #432]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 8002630:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002632:	4a6b      	ldr	r2, [pc, #428]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 8002634:	f043 0301 	orr.w	r3, r3, #1
 8002638:	6713      	str	r3, [r2, #112]	@ 0x70
 800263a:	e00b      	b.n	8002654 <HAL_RCC_OscConfig+0x5e0>
 800263c:	4b68      	ldr	r3, [pc, #416]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 800263e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002640:	4a67      	ldr	r2, [pc, #412]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 8002642:	f023 0301 	bic.w	r3, r3, #1
 8002646:	6713      	str	r3, [r2, #112]	@ 0x70
 8002648:	4b65      	ldr	r3, [pc, #404]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 800264a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800264c:	4a64      	ldr	r2, [pc, #400]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 800264e:	f023 0304 	bic.w	r3, r3, #4
 8002652:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d015      	beq.n	8002688 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800265c:	f7fe fc7a 	bl	8000f54 <HAL_GetTick>
 8002660:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002662:	e00a      	b.n	800267a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002664:	f7fe fc76 	bl	8000f54 <HAL_GetTick>
 8002668:	4602      	mov	r2, r0
 800266a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002672:	4293      	cmp	r3, r2
 8002674:	d901      	bls.n	800267a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002676:	2303      	movs	r3, #3
 8002678:	e14e      	b.n	8002918 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800267a:	4b59      	ldr	r3, [pc, #356]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 800267c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800267e:	f003 0302 	and.w	r3, r3, #2
 8002682:	2b00      	cmp	r3, #0
 8002684:	d0ee      	beq.n	8002664 <HAL_RCC_OscConfig+0x5f0>
 8002686:	e014      	b.n	80026b2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002688:	f7fe fc64 	bl	8000f54 <HAL_GetTick>
 800268c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800268e:	e00a      	b.n	80026a6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002690:	f7fe fc60 	bl	8000f54 <HAL_GetTick>
 8002694:	4602      	mov	r2, r0
 8002696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800269e:	4293      	cmp	r3, r2
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e138      	b.n	8002918 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80026a6:	4b4e      	ldr	r3, [pc, #312]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 80026a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026aa:	f003 0302 	and.w	r3, r3, #2
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d1ee      	bne.n	8002690 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	f000 812d 	beq.w	8002916 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80026bc:	4b48      	ldr	r3, [pc, #288]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 80026be:	691b      	ldr	r3, [r3, #16]
 80026c0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80026c4:	2b18      	cmp	r3, #24
 80026c6:	f000 80bd 	beq.w	8002844 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	f040 809e 	bne.w	8002810 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026d4:	4b42      	ldr	r3, [pc, #264]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a41      	ldr	r2, [pc, #260]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 80026da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80026de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026e0:	f7fe fc38 	bl	8000f54 <HAL_GetTick>
 80026e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80026e6:	e008      	b.n	80026fa <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026e8:	f7fe fc34 	bl	8000f54 <HAL_GetTick>
 80026ec:	4602      	mov	r2, r0
 80026ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f0:	1ad3      	subs	r3, r2, r3
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	d901      	bls.n	80026fa <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80026f6:	2303      	movs	r3, #3
 80026f8:	e10e      	b.n	8002918 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80026fa:	4b39      	ldr	r3, [pc, #228]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d1f0      	bne.n	80026e8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002706:	4b36      	ldr	r3, [pc, #216]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 8002708:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800270a:	4b37      	ldr	r3, [pc, #220]	@ (80027e8 <HAL_RCC_OscConfig+0x774>)
 800270c:	4013      	ands	r3, r2
 800270e:	687a      	ldr	r2, [r7, #4]
 8002710:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002716:	0112      	lsls	r2, r2, #4
 8002718:	430a      	orrs	r2, r1
 800271a:	4931      	ldr	r1, [pc, #196]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 800271c:	4313      	orrs	r3, r2
 800271e:	628b      	str	r3, [r1, #40]	@ 0x28
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002724:	3b01      	subs	r3, #1
 8002726:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800272e:	3b01      	subs	r3, #1
 8002730:	025b      	lsls	r3, r3, #9
 8002732:	b29b      	uxth	r3, r3
 8002734:	431a      	orrs	r2, r3
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800273a:	3b01      	subs	r3, #1
 800273c:	041b      	lsls	r3, r3, #16
 800273e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002742:	431a      	orrs	r2, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002748:	3b01      	subs	r3, #1
 800274a:	061b      	lsls	r3, r3, #24
 800274c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002750:	4923      	ldr	r1, [pc, #140]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 8002752:	4313      	orrs	r3, r2
 8002754:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002756:	4b22      	ldr	r3, [pc, #136]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 8002758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800275a:	4a21      	ldr	r2, [pc, #132]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 800275c:	f023 0301 	bic.w	r3, r3, #1
 8002760:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002762:	4b1f      	ldr	r3, [pc, #124]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 8002764:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002766:	4b21      	ldr	r3, [pc, #132]	@ (80027ec <HAL_RCC_OscConfig+0x778>)
 8002768:	4013      	ands	r3, r2
 800276a:	687a      	ldr	r2, [r7, #4]
 800276c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800276e:	00d2      	lsls	r2, r2, #3
 8002770:	491b      	ldr	r1, [pc, #108]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 8002772:	4313      	orrs	r3, r2
 8002774:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002776:	4b1a      	ldr	r3, [pc, #104]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 8002778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800277a:	f023 020c 	bic.w	r2, r3, #12
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002782:	4917      	ldr	r1, [pc, #92]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 8002784:	4313      	orrs	r3, r2
 8002786:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002788:	4b15      	ldr	r3, [pc, #84]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 800278a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800278c:	f023 0202 	bic.w	r2, r3, #2
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002794:	4912      	ldr	r1, [pc, #72]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 8002796:	4313      	orrs	r3, r2
 8002798:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800279a:	4b11      	ldr	r3, [pc, #68]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 800279c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800279e:	4a10      	ldr	r2, [pc, #64]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 80027a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80027a6:	4b0e      	ldr	r3, [pc, #56]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 80027a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027aa:	4a0d      	ldr	r2, [pc, #52]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 80027ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80027b2:	4b0b      	ldr	r3, [pc, #44]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 80027b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027b6:	4a0a      	ldr	r2, [pc, #40]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 80027b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80027be:	4b08      	ldr	r3, [pc, #32]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 80027c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027c2:	4a07      	ldr	r2, [pc, #28]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 80027c4:	f043 0301 	orr.w	r3, r3, #1
 80027c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027ca:	4b05      	ldr	r3, [pc, #20]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a04      	ldr	r2, [pc, #16]	@ (80027e0 <HAL_RCC_OscConfig+0x76c>)
 80027d0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80027d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027d6:	f7fe fbbd 	bl	8000f54 <HAL_GetTick>
 80027da:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80027dc:	e011      	b.n	8002802 <HAL_RCC_OscConfig+0x78e>
 80027de:	bf00      	nop
 80027e0:	58024400 	.word	0x58024400
 80027e4:	58024800 	.word	0x58024800
 80027e8:	fffffc0c 	.word	0xfffffc0c
 80027ec:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027f0:	f7fe fbb0 	bl	8000f54 <HAL_GetTick>
 80027f4:	4602      	mov	r2, r0
 80027f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027f8:	1ad3      	subs	r3, r2, r3
 80027fa:	2b02      	cmp	r3, #2
 80027fc:	d901      	bls.n	8002802 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80027fe:	2303      	movs	r3, #3
 8002800:	e08a      	b.n	8002918 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002802:	4b47      	ldr	r3, [pc, #284]	@ (8002920 <HAL_RCC_OscConfig+0x8ac>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800280a:	2b00      	cmp	r3, #0
 800280c:	d0f0      	beq.n	80027f0 <HAL_RCC_OscConfig+0x77c>
 800280e:	e082      	b.n	8002916 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002810:	4b43      	ldr	r3, [pc, #268]	@ (8002920 <HAL_RCC_OscConfig+0x8ac>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a42      	ldr	r2, [pc, #264]	@ (8002920 <HAL_RCC_OscConfig+0x8ac>)
 8002816:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800281a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800281c:	f7fe fb9a 	bl	8000f54 <HAL_GetTick>
 8002820:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002822:	e008      	b.n	8002836 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002824:	f7fe fb96 	bl	8000f54 <HAL_GetTick>
 8002828:	4602      	mov	r2, r0
 800282a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800282c:	1ad3      	subs	r3, r2, r3
 800282e:	2b02      	cmp	r3, #2
 8002830:	d901      	bls.n	8002836 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	e070      	b.n	8002918 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002836:	4b3a      	ldr	r3, [pc, #232]	@ (8002920 <HAL_RCC_OscConfig+0x8ac>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d1f0      	bne.n	8002824 <HAL_RCC_OscConfig+0x7b0>
 8002842:	e068      	b.n	8002916 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002844:	4b36      	ldr	r3, [pc, #216]	@ (8002920 <HAL_RCC_OscConfig+0x8ac>)
 8002846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002848:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800284a:	4b35      	ldr	r3, [pc, #212]	@ (8002920 <HAL_RCC_OscConfig+0x8ac>)
 800284c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002854:	2b01      	cmp	r3, #1
 8002856:	d031      	beq.n	80028bc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	f003 0203 	and.w	r2, r3, #3
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002862:	429a      	cmp	r2, r3
 8002864:	d12a      	bne.n	80028bc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	091b      	lsrs	r3, r3, #4
 800286a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002872:	429a      	cmp	r2, r3
 8002874:	d122      	bne.n	80028bc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002880:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002882:	429a      	cmp	r2, r3
 8002884:	d11a      	bne.n	80028bc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	0a5b      	lsrs	r3, r3, #9
 800288a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002892:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002894:	429a      	cmp	r2, r3
 8002896:	d111      	bne.n	80028bc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	0c1b      	lsrs	r3, r3, #16
 800289c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028a4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d108      	bne.n	80028bc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	0e1b      	lsrs	r3, r3, #24
 80028ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028b6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d001      	beq.n	80028c0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e02b      	b.n	8002918 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80028c0:	4b17      	ldr	r3, [pc, #92]	@ (8002920 <HAL_RCC_OscConfig+0x8ac>)
 80028c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028c4:	08db      	lsrs	r3, r3, #3
 80028c6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80028ca:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028d0:	693a      	ldr	r2, [r7, #16]
 80028d2:	429a      	cmp	r2, r3
 80028d4:	d01f      	beq.n	8002916 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80028d6:	4b12      	ldr	r3, [pc, #72]	@ (8002920 <HAL_RCC_OscConfig+0x8ac>)
 80028d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028da:	4a11      	ldr	r2, [pc, #68]	@ (8002920 <HAL_RCC_OscConfig+0x8ac>)
 80028dc:	f023 0301 	bic.w	r3, r3, #1
 80028e0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80028e2:	f7fe fb37 	bl	8000f54 <HAL_GetTick>
 80028e6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80028e8:	bf00      	nop
 80028ea:	f7fe fb33 	bl	8000f54 <HAL_GetTick>
 80028ee:	4602      	mov	r2, r0
 80028f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d0f9      	beq.n	80028ea <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80028f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002920 <HAL_RCC_OscConfig+0x8ac>)
 80028f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002924 <HAL_RCC_OscConfig+0x8b0>)
 80028fc:	4013      	ands	r3, r2
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002902:	00d2      	lsls	r2, r2, #3
 8002904:	4906      	ldr	r1, [pc, #24]	@ (8002920 <HAL_RCC_OscConfig+0x8ac>)
 8002906:	4313      	orrs	r3, r2
 8002908:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800290a:	4b05      	ldr	r3, [pc, #20]	@ (8002920 <HAL_RCC_OscConfig+0x8ac>)
 800290c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800290e:	4a04      	ldr	r2, [pc, #16]	@ (8002920 <HAL_RCC_OscConfig+0x8ac>)
 8002910:	f043 0301 	orr.w	r3, r3, #1
 8002914:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002916:	2300      	movs	r3, #0
}
 8002918:	4618      	mov	r0, r3
 800291a:	3730      	adds	r7, #48	@ 0x30
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	58024400 	.word	0x58024400
 8002924:	ffff0007 	.word	0xffff0007

08002928 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b086      	sub	sp, #24
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d101      	bne.n	800293c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	e19c      	b.n	8002c76 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800293c:	4b8a      	ldr	r3, [pc, #552]	@ (8002b68 <HAL_RCC_ClockConfig+0x240>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f003 030f 	and.w	r3, r3, #15
 8002944:	683a      	ldr	r2, [r7, #0]
 8002946:	429a      	cmp	r2, r3
 8002948:	d910      	bls.n	800296c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800294a:	4b87      	ldr	r3, [pc, #540]	@ (8002b68 <HAL_RCC_ClockConfig+0x240>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f023 020f 	bic.w	r2, r3, #15
 8002952:	4985      	ldr	r1, [pc, #532]	@ (8002b68 <HAL_RCC_ClockConfig+0x240>)
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	4313      	orrs	r3, r2
 8002958:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800295a:	4b83      	ldr	r3, [pc, #524]	@ (8002b68 <HAL_RCC_ClockConfig+0x240>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 030f 	and.w	r3, r3, #15
 8002962:	683a      	ldr	r2, [r7, #0]
 8002964:	429a      	cmp	r2, r3
 8002966:	d001      	beq.n	800296c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	e184      	b.n	8002c76 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f003 0304 	and.w	r3, r3, #4
 8002974:	2b00      	cmp	r3, #0
 8002976:	d010      	beq.n	800299a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	691a      	ldr	r2, [r3, #16]
 800297c:	4b7b      	ldr	r3, [pc, #492]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 800297e:	699b      	ldr	r3, [r3, #24]
 8002980:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002984:	429a      	cmp	r2, r3
 8002986:	d908      	bls.n	800299a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002988:	4b78      	ldr	r3, [pc, #480]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 800298a:	699b      	ldr	r3, [r3, #24]
 800298c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	691b      	ldr	r3, [r3, #16]
 8002994:	4975      	ldr	r1, [pc, #468]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 8002996:	4313      	orrs	r3, r2
 8002998:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 0308 	and.w	r3, r3, #8
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d010      	beq.n	80029c8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	695a      	ldr	r2, [r3, #20]
 80029aa:	4b70      	ldr	r3, [pc, #448]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 80029ac:	69db      	ldr	r3, [r3, #28]
 80029ae:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d908      	bls.n	80029c8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80029b6:	4b6d      	ldr	r3, [pc, #436]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 80029b8:	69db      	ldr	r3, [r3, #28]
 80029ba:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	695b      	ldr	r3, [r3, #20]
 80029c2:	496a      	ldr	r1, [pc, #424]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 80029c4:	4313      	orrs	r3, r2
 80029c6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 0310 	and.w	r3, r3, #16
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d010      	beq.n	80029f6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	699a      	ldr	r2, [r3, #24]
 80029d8:	4b64      	ldr	r3, [pc, #400]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 80029da:	69db      	ldr	r3, [r3, #28]
 80029dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d908      	bls.n	80029f6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80029e4:	4b61      	ldr	r3, [pc, #388]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 80029e6:	69db      	ldr	r3, [r3, #28]
 80029e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	699b      	ldr	r3, [r3, #24]
 80029f0:	495e      	ldr	r1, [pc, #376]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 80029f2:	4313      	orrs	r3, r2
 80029f4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0320 	and.w	r3, r3, #32
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d010      	beq.n	8002a24 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	69da      	ldr	r2, [r3, #28]
 8002a06:	4b59      	ldr	r3, [pc, #356]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 8002a08:	6a1b      	ldr	r3, [r3, #32]
 8002a0a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	d908      	bls.n	8002a24 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002a12:	4b56      	ldr	r3, [pc, #344]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 8002a14:	6a1b      	ldr	r3, [r3, #32]
 8002a16:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	69db      	ldr	r3, [r3, #28]
 8002a1e:	4953      	ldr	r1, [pc, #332]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 8002a20:	4313      	orrs	r3, r2
 8002a22:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f003 0302 	and.w	r3, r3, #2
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d010      	beq.n	8002a52 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	68da      	ldr	r2, [r3, #12]
 8002a34:	4b4d      	ldr	r3, [pc, #308]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 8002a36:	699b      	ldr	r3, [r3, #24]
 8002a38:	f003 030f 	and.w	r3, r3, #15
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d908      	bls.n	8002a52 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a40:	4b4a      	ldr	r3, [pc, #296]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 8002a42:	699b      	ldr	r3, [r3, #24]
 8002a44:	f023 020f 	bic.w	r2, r3, #15
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	68db      	ldr	r3, [r3, #12]
 8002a4c:	4947      	ldr	r1, [pc, #284]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 0301 	and.w	r3, r3, #1
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d055      	beq.n	8002b0a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002a5e:	4b43      	ldr	r3, [pc, #268]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 8002a60:	699b      	ldr	r3, [r3, #24]
 8002a62:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	4940      	ldr	r1, [pc, #256]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	2b02      	cmp	r3, #2
 8002a76:	d107      	bne.n	8002a88 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002a78:	4b3c      	ldr	r3, [pc, #240]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d121      	bne.n	8002ac8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e0f6      	b.n	8002c76 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	2b03      	cmp	r3, #3
 8002a8e:	d107      	bne.n	8002aa0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002a90:	4b36      	ldr	r3, [pc, #216]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d115      	bne.n	8002ac8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	e0ea      	b.n	8002c76 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	d107      	bne.n	8002ab8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002aa8:	4b30      	ldr	r3, [pc, #192]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d109      	bne.n	8002ac8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e0de      	b.n	8002c76 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002ab8:	4b2c      	ldr	r3, [pc, #176]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0304 	and.w	r3, r3, #4
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d101      	bne.n	8002ac8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e0d6      	b.n	8002c76 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ac8:	4b28      	ldr	r3, [pc, #160]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 8002aca:	691b      	ldr	r3, [r3, #16]
 8002acc:	f023 0207 	bic.w	r2, r3, #7
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	4925      	ldr	r1, [pc, #148]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ada:	f7fe fa3b 	bl	8000f54 <HAL_GetTick>
 8002ade:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ae0:	e00a      	b.n	8002af8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ae2:	f7fe fa37 	bl	8000f54 <HAL_GetTick>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	1ad3      	subs	r3, r2, r3
 8002aec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d901      	bls.n	8002af8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002af4:	2303      	movs	r3, #3
 8002af6:	e0be      	b.n	8002c76 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002af8:	4b1c      	ldr	r3, [pc, #112]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 8002afa:	691b      	ldr	r3, [r3, #16]
 8002afc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	00db      	lsls	r3, r3, #3
 8002b06:	429a      	cmp	r2, r3
 8002b08:	d1eb      	bne.n	8002ae2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0302 	and.w	r3, r3, #2
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d010      	beq.n	8002b38 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	68da      	ldr	r2, [r3, #12]
 8002b1a:	4b14      	ldr	r3, [pc, #80]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 8002b1c:	699b      	ldr	r3, [r3, #24]
 8002b1e:	f003 030f 	and.w	r3, r3, #15
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d208      	bcs.n	8002b38 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b26:	4b11      	ldr	r3, [pc, #68]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 8002b28:	699b      	ldr	r3, [r3, #24]
 8002b2a:	f023 020f 	bic.w	r2, r3, #15
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	68db      	ldr	r3, [r3, #12]
 8002b32:	490e      	ldr	r1, [pc, #56]	@ (8002b6c <HAL_RCC_ClockConfig+0x244>)
 8002b34:	4313      	orrs	r3, r2
 8002b36:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b38:	4b0b      	ldr	r3, [pc, #44]	@ (8002b68 <HAL_RCC_ClockConfig+0x240>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f003 030f 	and.w	r3, r3, #15
 8002b40:	683a      	ldr	r2, [r7, #0]
 8002b42:	429a      	cmp	r2, r3
 8002b44:	d214      	bcs.n	8002b70 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b46:	4b08      	ldr	r3, [pc, #32]	@ (8002b68 <HAL_RCC_ClockConfig+0x240>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f023 020f 	bic.w	r2, r3, #15
 8002b4e:	4906      	ldr	r1, [pc, #24]	@ (8002b68 <HAL_RCC_ClockConfig+0x240>)
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	4313      	orrs	r3, r2
 8002b54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b56:	4b04      	ldr	r3, [pc, #16]	@ (8002b68 <HAL_RCC_ClockConfig+0x240>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 030f 	and.w	r3, r3, #15
 8002b5e:	683a      	ldr	r2, [r7, #0]
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d005      	beq.n	8002b70 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e086      	b.n	8002c76 <HAL_RCC_ClockConfig+0x34e>
 8002b68:	52002000 	.word	0x52002000
 8002b6c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 0304 	and.w	r3, r3, #4
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d010      	beq.n	8002b9e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	691a      	ldr	r2, [r3, #16]
 8002b80:	4b3f      	ldr	r3, [pc, #252]	@ (8002c80 <HAL_RCC_ClockConfig+0x358>)
 8002b82:	699b      	ldr	r3, [r3, #24]
 8002b84:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d208      	bcs.n	8002b9e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002b8c:	4b3c      	ldr	r3, [pc, #240]	@ (8002c80 <HAL_RCC_ClockConfig+0x358>)
 8002b8e:	699b      	ldr	r3, [r3, #24]
 8002b90:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	691b      	ldr	r3, [r3, #16]
 8002b98:	4939      	ldr	r1, [pc, #228]	@ (8002c80 <HAL_RCC_ClockConfig+0x358>)
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0308 	and.w	r3, r3, #8
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d010      	beq.n	8002bcc <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	695a      	ldr	r2, [r3, #20]
 8002bae:	4b34      	ldr	r3, [pc, #208]	@ (8002c80 <HAL_RCC_ClockConfig+0x358>)
 8002bb0:	69db      	ldr	r3, [r3, #28]
 8002bb2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	d208      	bcs.n	8002bcc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002bba:	4b31      	ldr	r3, [pc, #196]	@ (8002c80 <HAL_RCC_ClockConfig+0x358>)
 8002bbc:	69db      	ldr	r3, [r3, #28]
 8002bbe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	695b      	ldr	r3, [r3, #20]
 8002bc6:	492e      	ldr	r1, [pc, #184]	@ (8002c80 <HAL_RCC_ClockConfig+0x358>)
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 0310 	and.w	r3, r3, #16
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d010      	beq.n	8002bfa <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	699a      	ldr	r2, [r3, #24]
 8002bdc:	4b28      	ldr	r3, [pc, #160]	@ (8002c80 <HAL_RCC_ClockConfig+0x358>)
 8002bde:	69db      	ldr	r3, [r3, #28]
 8002be0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d208      	bcs.n	8002bfa <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002be8:	4b25      	ldr	r3, [pc, #148]	@ (8002c80 <HAL_RCC_ClockConfig+0x358>)
 8002bea:	69db      	ldr	r3, [r3, #28]
 8002bec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	699b      	ldr	r3, [r3, #24]
 8002bf4:	4922      	ldr	r1, [pc, #136]	@ (8002c80 <HAL_RCC_ClockConfig+0x358>)
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0320 	and.w	r3, r3, #32
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d010      	beq.n	8002c28 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	69da      	ldr	r2, [r3, #28]
 8002c0a:	4b1d      	ldr	r3, [pc, #116]	@ (8002c80 <HAL_RCC_ClockConfig+0x358>)
 8002c0c:	6a1b      	ldr	r3, [r3, #32]
 8002c0e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d208      	bcs.n	8002c28 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002c16:	4b1a      	ldr	r3, [pc, #104]	@ (8002c80 <HAL_RCC_ClockConfig+0x358>)
 8002c18:	6a1b      	ldr	r3, [r3, #32]
 8002c1a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	69db      	ldr	r3, [r3, #28]
 8002c22:	4917      	ldr	r1, [pc, #92]	@ (8002c80 <HAL_RCC_ClockConfig+0x358>)
 8002c24:	4313      	orrs	r3, r2
 8002c26:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002c28:	f000 f834 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	4b14      	ldr	r3, [pc, #80]	@ (8002c80 <HAL_RCC_ClockConfig+0x358>)
 8002c30:	699b      	ldr	r3, [r3, #24]
 8002c32:	0a1b      	lsrs	r3, r3, #8
 8002c34:	f003 030f 	and.w	r3, r3, #15
 8002c38:	4912      	ldr	r1, [pc, #72]	@ (8002c84 <HAL_RCC_ClockConfig+0x35c>)
 8002c3a:	5ccb      	ldrb	r3, [r1, r3]
 8002c3c:	f003 031f 	and.w	r3, r3, #31
 8002c40:	fa22 f303 	lsr.w	r3, r2, r3
 8002c44:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002c46:	4b0e      	ldr	r3, [pc, #56]	@ (8002c80 <HAL_RCC_ClockConfig+0x358>)
 8002c48:	699b      	ldr	r3, [r3, #24]
 8002c4a:	f003 030f 	and.w	r3, r3, #15
 8002c4e:	4a0d      	ldr	r2, [pc, #52]	@ (8002c84 <HAL_RCC_ClockConfig+0x35c>)
 8002c50:	5cd3      	ldrb	r3, [r2, r3]
 8002c52:	f003 031f 	and.w	r3, r3, #31
 8002c56:	693a      	ldr	r2, [r7, #16]
 8002c58:	fa22 f303 	lsr.w	r3, r2, r3
 8002c5c:	4a0a      	ldr	r2, [pc, #40]	@ (8002c88 <HAL_RCC_ClockConfig+0x360>)
 8002c5e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002c60:	4a0a      	ldr	r2, [pc, #40]	@ (8002c8c <HAL_RCC_ClockConfig+0x364>)
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002c66:	4b0a      	ldr	r3, [pc, #40]	@ (8002c90 <HAL_RCC_ClockConfig+0x368>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f7fe f928 	bl	8000ec0 <HAL_InitTick>
 8002c70:	4603      	mov	r3, r0
 8002c72:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	3718      	adds	r7, #24
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	58024400 	.word	0x58024400
 8002c84:	08006970 	.word	0x08006970
 8002c88:	24000004 	.word	0x24000004
 8002c8c:	24000000 	.word	0x24000000
 8002c90:	24000008 	.word	0x24000008

08002c94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b089      	sub	sp, #36	@ 0x24
 8002c98:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c9a:	4bb3      	ldr	r3, [pc, #716]	@ (8002f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c9c:	691b      	ldr	r3, [r3, #16]
 8002c9e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002ca2:	2b18      	cmp	r3, #24
 8002ca4:	f200 8155 	bhi.w	8002f52 <HAL_RCC_GetSysClockFreq+0x2be>
 8002ca8:	a201      	add	r2, pc, #4	@ (adr r2, 8002cb0 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cae:	bf00      	nop
 8002cb0:	08002d15 	.word	0x08002d15
 8002cb4:	08002f53 	.word	0x08002f53
 8002cb8:	08002f53 	.word	0x08002f53
 8002cbc:	08002f53 	.word	0x08002f53
 8002cc0:	08002f53 	.word	0x08002f53
 8002cc4:	08002f53 	.word	0x08002f53
 8002cc8:	08002f53 	.word	0x08002f53
 8002ccc:	08002f53 	.word	0x08002f53
 8002cd0:	08002d3b 	.word	0x08002d3b
 8002cd4:	08002f53 	.word	0x08002f53
 8002cd8:	08002f53 	.word	0x08002f53
 8002cdc:	08002f53 	.word	0x08002f53
 8002ce0:	08002f53 	.word	0x08002f53
 8002ce4:	08002f53 	.word	0x08002f53
 8002ce8:	08002f53 	.word	0x08002f53
 8002cec:	08002f53 	.word	0x08002f53
 8002cf0:	08002d41 	.word	0x08002d41
 8002cf4:	08002f53 	.word	0x08002f53
 8002cf8:	08002f53 	.word	0x08002f53
 8002cfc:	08002f53 	.word	0x08002f53
 8002d00:	08002f53 	.word	0x08002f53
 8002d04:	08002f53 	.word	0x08002f53
 8002d08:	08002f53 	.word	0x08002f53
 8002d0c:	08002f53 	.word	0x08002f53
 8002d10:	08002d47 	.word	0x08002d47
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002d14:	4b94      	ldr	r3, [pc, #592]	@ (8002f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 0320 	and.w	r3, r3, #32
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d009      	beq.n	8002d34 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002d20:	4b91      	ldr	r3, [pc, #580]	@ (8002f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	08db      	lsrs	r3, r3, #3
 8002d26:	f003 0303 	and.w	r3, r3, #3
 8002d2a:	4a90      	ldr	r2, [pc, #576]	@ (8002f6c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002d2c:	fa22 f303 	lsr.w	r3, r2, r3
 8002d30:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002d32:	e111      	b.n	8002f58 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002d34:	4b8d      	ldr	r3, [pc, #564]	@ (8002f6c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002d36:	61bb      	str	r3, [r7, #24]
      break;
 8002d38:	e10e      	b.n	8002f58 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002d3a:	4b8d      	ldr	r3, [pc, #564]	@ (8002f70 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002d3c:	61bb      	str	r3, [r7, #24]
      break;
 8002d3e:	e10b      	b.n	8002f58 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002d40:	4b8c      	ldr	r3, [pc, #560]	@ (8002f74 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002d42:	61bb      	str	r3, [r7, #24]
      break;
 8002d44:	e108      	b.n	8002f58 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002d46:	4b88      	ldr	r3, [pc, #544]	@ (8002f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d4a:	f003 0303 	and.w	r3, r3, #3
 8002d4e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002d50:	4b85      	ldr	r3, [pc, #532]	@ (8002f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d54:	091b      	lsrs	r3, r3, #4
 8002d56:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d5a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002d5c:	4b82      	ldr	r3, [pc, #520]	@ (8002f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d60:	f003 0301 	and.w	r3, r3, #1
 8002d64:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002d66:	4b80      	ldr	r3, [pc, #512]	@ (8002f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d6a:	08db      	lsrs	r3, r3, #3
 8002d6c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002d70:	68fa      	ldr	r2, [r7, #12]
 8002d72:	fb02 f303 	mul.w	r3, r2, r3
 8002d76:	ee07 3a90 	vmov	s15, r3
 8002d7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d7e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002d82:	693b      	ldr	r3, [r7, #16]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	f000 80e1 	beq.w	8002f4c <HAL_RCC_GetSysClockFreq+0x2b8>
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	2b02      	cmp	r3, #2
 8002d8e:	f000 8083 	beq.w	8002e98 <HAL_RCC_GetSysClockFreq+0x204>
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	2b02      	cmp	r3, #2
 8002d96:	f200 80a1 	bhi.w	8002edc <HAL_RCC_GetSysClockFreq+0x248>
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d003      	beq.n	8002da8 <HAL_RCC_GetSysClockFreq+0x114>
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d056      	beq.n	8002e54 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002da6:	e099      	b.n	8002edc <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002da8:	4b6f      	ldr	r3, [pc, #444]	@ (8002f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f003 0320 	and.w	r3, r3, #32
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d02d      	beq.n	8002e10 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002db4:	4b6c      	ldr	r3, [pc, #432]	@ (8002f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	08db      	lsrs	r3, r3, #3
 8002dba:	f003 0303 	and.w	r3, r3, #3
 8002dbe:	4a6b      	ldr	r2, [pc, #428]	@ (8002f6c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002dc0:	fa22 f303 	lsr.w	r3, r2, r3
 8002dc4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	ee07 3a90 	vmov	s15, r3
 8002dcc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	ee07 3a90 	vmov	s15, r3
 8002dd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002dda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002dde:	4b62      	ldr	r3, [pc, #392]	@ (8002f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002de2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002de6:	ee07 3a90 	vmov	s15, r3
 8002dea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002dee:	ed97 6a02 	vldr	s12, [r7, #8]
 8002df2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002f78 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002df6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002dfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002dfe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002e02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002e06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e0a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002e0e:	e087      	b.n	8002f20 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	ee07 3a90 	vmov	s15, r3
 8002e16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e1a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002f7c <HAL_RCC_GetSysClockFreq+0x2e8>
 8002e1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e22:	4b51      	ldr	r3, [pc, #324]	@ (8002f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e2a:	ee07 3a90 	vmov	s15, r3
 8002e2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e32:	ed97 6a02 	vldr	s12, [r7, #8]
 8002e36:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002f78 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002e3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002e3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002e46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002e4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e4e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002e52:	e065      	b.n	8002f20 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	ee07 3a90 	vmov	s15, r3
 8002e5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e5e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002f80 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002e62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e66:	4b40      	ldr	r3, [pc, #256]	@ (8002f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e6e:	ee07 3a90 	vmov	s15, r3
 8002e72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e76:	ed97 6a02 	vldr	s12, [r7, #8]
 8002e7a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002f78 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002e7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002e82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002e8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002e8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e92:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002e96:	e043      	b.n	8002f20 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	ee07 3a90 	vmov	s15, r3
 8002e9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ea2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002f84 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002ea6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002eaa:	4b2f      	ldr	r3, [pc, #188]	@ (8002f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002eb2:	ee07 3a90 	vmov	s15, r3
 8002eb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002eba:	ed97 6a02 	vldr	s12, [r7, #8]
 8002ebe:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002f78 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002ec2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002ec6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002eca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002ece:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002ed2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ed6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002eda:	e021      	b.n	8002f20 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	ee07 3a90 	vmov	s15, r3
 8002ee2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ee6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002f80 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002eea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002eee:	4b1e      	ldr	r3, [pc, #120]	@ (8002f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ef2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ef6:	ee07 3a90 	vmov	s15, r3
 8002efa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002efe:	ed97 6a02 	vldr	s12, [r7, #8]
 8002f02:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002f78 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002f06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002f0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002f0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002f16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f1a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002f1e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002f20:	4b11      	ldr	r3, [pc, #68]	@ (8002f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f24:	0a5b      	lsrs	r3, r3, #9
 8002f26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f2a:	3301      	adds	r3, #1
 8002f2c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	ee07 3a90 	vmov	s15, r3
 8002f34:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002f38:	edd7 6a07 	vldr	s13, [r7, #28]
 8002f3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f44:	ee17 3a90 	vmov	r3, s15
 8002f48:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002f4a:	e005      	b.n	8002f58 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	61bb      	str	r3, [r7, #24]
      break;
 8002f50:	e002      	b.n	8002f58 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002f52:	4b07      	ldr	r3, [pc, #28]	@ (8002f70 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002f54:	61bb      	str	r3, [r7, #24]
      break;
 8002f56:	bf00      	nop
  }

  return sysclockfreq;
 8002f58:	69bb      	ldr	r3, [r7, #24]
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3724      	adds	r7, #36	@ 0x24
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f64:	4770      	bx	lr
 8002f66:	bf00      	nop
 8002f68:	58024400 	.word	0x58024400
 8002f6c:	03d09000 	.word	0x03d09000
 8002f70:	003d0900 	.word	0x003d0900
 8002f74:	017d7840 	.word	0x017d7840
 8002f78:	46000000 	.word	0x46000000
 8002f7c:	4c742400 	.word	0x4c742400
 8002f80:	4a742400 	.word	0x4a742400
 8002f84:	4bbebc20 	.word	0x4bbebc20

08002f88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002f8e:	f7ff fe81 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 8002f92:	4602      	mov	r2, r0
 8002f94:	4b10      	ldr	r3, [pc, #64]	@ (8002fd8 <HAL_RCC_GetHCLKFreq+0x50>)
 8002f96:	699b      	ldr	r3, [r3, #24]
 8002f98:	0a1b      	lsrs	r3, r3, #8
 8002f9a:	f003 030f 	and.w	r3, r3, #15
 8002f9e:	490f      	ldr	r1, [pc, #60]	@ (8002fdc <HAL_RCC_GetHCLKFreq+0x54>)
 8002fa0:	5ccb      	ldrb	r3, [r1, r3]
 8002fa2:	f003 031f 	and.w	r3, r3, #31
 8002fa6:	fa22 f303 	lsr.w	r3, r2, r3
 8002faa:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002fac:	4b0a      	ldr	r3, [pc, #40]	@ (8002fd8 <HAL_RCC_GetHCLKFreq+0x50>)
 8002fae:	699b      	ldr	r3, [r3, #24]
 8002fb0:	f003 030f 	and.w	r3, r3, #15
 8002fb4:	4a09      	ldr	r2, [pc, #36]	@ (8002fdc <HAL_RCC_GetHCLKFreq+0x54>)
 8002fb6:	5cd3      	ldrb	r3, [r2, r3]
 8002fb8:	f003 031f 	and.w	r3, r3, #31
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	fa22 f303 	lsr.w	r3, r2, r3
 8002fc2:	4a07      	ldr	r2, [pc, #28]	@ (8002fe0 <HAL_RCC_GetHCLKFreq+0x58>)
 8002fc4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002fc6:	4a07      	ldr	r2, [pc, #28]	@ (8002fe4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002fcc:	4b04      	ldr	r3, [pc, #16]	@ (8002fe0 <HAL_RCC_GetHCLKFreq+0x58>)
 8002fce:	681b      	ldr	r3, [r3, #0]
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	3708      	adds	r7, #8
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bd80      	pop	{r7, pc}
 8002fd8:	58024400 	.word	0x58024400
 8002fdc:	08006970 	.word	0x08006970
 8002fe0:	24000004 	.word	0x24000004
 8002fe4:	24000000 	.word	0x24000000

08002fe8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002fec:	f7ff ffcc 	bl	8002f88 <HAL_RCC_GetHCLKFreq>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	4b06      	ldr	r3, [pc, #24]	@ (800300c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ff4:	69db      	ldr	r3, [r3, #28]
 8002ff6:	091b      	lsrs	r3, r3, #4
 8002ff8:	f003 0307 	and.w	r3, r3, #7
 8002ffc:	4904      	ldr	r1, [pc, #16]	@ (8003010 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002ffe:	5ccb      	ldrb	r3, [r1, r3]
 8003000:	f003 031f 	and.w	r3, r3, #31
 8003004:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003008:	4618      	mov	r0, r3
 800300a:	bd80      	pop	{r7, pc}
 800300c:	58024400 	.word	0x58024400
 8003010:	08006970 	.word	0x08006970

08003014 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003018:	f7ff ffb6 	bl	8002f88 <HAL_RCC_GetHCLKFreq>
 800301c:	4602      	mov	r2, r0
 800301e:	4b06      	ldr	r3, [pc, #24]	@ (8003038 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003020:	69db      	ldr	r3, [r3, #28]
 8003022:	0a1b      	lsrs	r3, r3, #8
 8003024:	f003 0307 	and.w	r3, r3, #7
 8003028:	4904      	ldr	r1, [pc, #16]	@ (800303c <HAL_RCC_GetPCLK2Freq+0x28>)
 800302a:	5ccb      	ldrb	r3, [r1, r3]
 800302c:	f003 031f 	and.w	r3, r3, #31
 8003030:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003034:	4618      	mov	r0, r3
 8003036:	bd80      	pop	{r7, pc}
 8003038:	58024400 	.word	0x58024400
 800303c:	08006970 	.word	0x08006970

08003040 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003040:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003044:	b0ca      	sub	sp, #296	@ 0x128
 8003046:	af00      	add	r7, sp, #0
 8003048:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800304c:	2300      	movs	r3, #0
 800304e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003052:	2300      	movs	r3, #0
 8003054:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003058:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800305c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003060:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003064:	2500      	movs	r5, #0
 8003066:	ea54 0305 	orrs.w	r3, r4, r5
 800306a:	d049      	beq.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800306c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003070:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003072:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003076:	d02f      	beq.n	80030d8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003078:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800307c:	d828      	bhi.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800307e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003082:	d01a      	beq.n	80030ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003084:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003088:	d822      	bhi.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800308a:	2b00      	cmp	r3, #0
 800308c:	d003      	beq.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800308e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003092:	d007      	beq.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003094:	e01c      	b.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003096:	4bb8      	ldr	r3, [pc, #736]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003098:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800309a:	4ab7      	ldr	r2, [pc, #732]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800309c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80030a2:	e01a      	b.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80030a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030a8:	3308      	adds	r3, #8
 80030aa:	2102      	movs	r1, #2
 80030ac:	4618      	mov	r0, r3
 80030ae:	f001 fc8f 	bl	80049d0 <RCCEx_PLL2_Config>
 80030b2:	4603      	mov	r3, r0
 80030b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80030b8:	e00f      	b.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80030ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030be:	3328      	adds	r3, #40	@ 0x28
 80030c0:	2102      	movs	r1, #2
 80030c2:	4618      	mov	r0, r3
 80030c4:	f001 fd36 	bl	8004b34 <RCCEx_PLL3_Config>
 80030c8:	4603      	mov	r3, r0
 80030ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80030ce:	e004      	b.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80030d6:	e000      	b.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80030d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d10a      	bne.n	80030f8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80030e2:	4ba5      	ldr	r3, [pc, #660]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80030e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030e6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80030ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80030f0:	4aa1      	ldr	r2, [pc, #644]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80030f2:	430b      	orrs	r3, r1
 80030f4:	6513      	str	r3, [r2, #80]	@ 0x50
 80030f6:	e003      	b.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80030fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003100:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003108:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800310c:	f04f 0900 	mov.w	r9, #0
 8003110:	ea58 0309 	orrs.w	r3, r8, r9
 8003114:	d047      	beq.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800311a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800311c:	2b04      	cmp	r3, #4
 800311e:	d82a      	bhi.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003120:	a201      	add	r2, pc, #4	@ (adr r2, 8003128 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003126:	bf00      	nop
 8003128:	0800313d 	.word	0x0800313d
 800312c:	0800314b 	.word	0x0800314b
 8003130:	08003161 	.word	0x08003161
 8003134:	0800317f 	.word	0x0800317f
 8003138:	0800317f 	.word	0x0800317f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800313c:	4b8e      	ldr	r3, [pc, #568]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800313e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003140:	4a8d      	ldr	r2, [pc, #564]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003142:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003146:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003148:	e01a      	b.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800314a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800314e:	3308      	adds	r3, #8
 8003150:	2100      	movs	r1, #0
 8003152:	4618      	mov	r0, r3
 8003154:	f001 fc3c 	bl	80049d0 <RCCEx_PLL2_Config>
 8003158:	4603      	mov	r3, r0
 800315a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800315e:	e00f      	b.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003160:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003164:	3328      	adds	r3, #40	@ 0x28
 8003166:	2100      	movs	r1, #0
 8003168:	4618      	mov	r0, r3
 800316a:	f001 fce3 	bl	8004b34 <RCCEx_PLL3_Config>
 800316e:	4603      	mov	r3, r0
 8003170:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003174:	e004      	b.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800317c:	e000      	b.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800317e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003180:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003184:	2b00      	cmp	r3, #0
 8003186:	d10a      	bne.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003188:	4b7b      	ldr	r3, [pc, #492]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800318a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800318c:	f023 0107 	bic.w	r1, r3, #7
 8003190:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003194:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003196:	4a78      	ldr	r2, [pc, #480]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003198:	430b      	orrs	r3, r1
 800319a:	6513      	str	r3, [r2, #80]	@ 0x50
 800319c:	e003      	b.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800319e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80031a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ae:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80031b2:	f04f 0b00 	mov.w	fp, #0
 80031b6:	ea5a 030b 	orrs.w	r3, sl, fp
 80031ba:	d04c      	beq.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80031bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80031c6:	d030      	beq.n	800322a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80031c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80031cc:	d829      	bhi.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80031ce:	2bc0      	cmp	r3, #192	@ 0xc0
 80031d0:	d02d      	beq.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80031d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80031d4:	d825      	bhi.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80031d6:	2b80      	cmp	r3, #128	@ 0x80
 80031d8:	d018      	beq.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80031da:	2b80      	cmp	r3, #128	@ 0x80
 80031dc:	d821      	bhi.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d002      	beq.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80031e2:	2b40      	cmp	r3, #64	@ 0x40
 80031e4:	d007      	beq.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80031e6:	e01c      	b.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80031e8:	4b63      	ldr	r3, [pc, #396]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80031ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031ec:	4a62      	ldr	r2, [pc, #392]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80031ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80031f4:	e01c      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80031f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031fa:	3308      	adds	r3, #8
 80031fc:	2100      	movs	r1, #0
 80031fe:	4618      	mov	r0, r3
 8003200:	f001 fbe6 	bl	80049d0 <RCCEx_PLL2_Config>
 8003204:	4603      	mov	r3, r0
 8003206:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800320a:	e011      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800320c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003210:	3328      	adds	r3, #40	@ 0x28
 8003212:	2100      	movs	r1, #0
 8003214:	4618      	mov	r0, r3
 8003216:	f001 fc8d 	bl	8004b34 <RCCEx_PLL3_Config>
 800321a:	4603      	mov	r3, r0
 800321c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003220:	e006      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003228:	e002      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800322a:	bf00      	nop
 800322c:	e000      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800322e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003230:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003234:	2b00      	cmp	r3, #0
 8003236:	d10a      	bne.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003238:	4b4f      	ldr	r3, [pc, #316]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800323a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800323c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003240:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003244:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003246:	4a4c      	ldr	r2, [pc, #304]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003248:	430b      	orrs	r3, r1
 800324a:	6513      	str	r3, [r2, #80]	@ 0x50
 800324c:	e003      	b.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800324e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003252:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800325a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800325e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003262:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003266:	2300      	movs	r3, #0
 8003268:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800326c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003270:	460b      	mov	r3, r1
 8003272:	4313      	orrs	r3, r2
 8003274:	d053      	beq.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003276:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800327a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800327e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003282:	d035      	beq.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003284:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003288:	d82e      	bhi.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800328a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800328e:	d031      	beq.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003290:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003294:	d828      	bhi.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003296:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800329a:	d01a      	beq.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800329c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032a0:	d822      	bhi.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d003      	beq.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80032a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80032aa:	d007      	beq.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80032ac:	e01c      	b.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032ae:	4b32      	ldr	r3, [pc, #200]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80032b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032b2:	4a31      	ldr	r2, [pc, #196]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80032b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80032ba:	e01c      	b.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80032bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032c0:	3308      	adds	r3, #8
 80032c2:	2100      	movs	r1, #0
 80032c4:	4618      	mov	r0, r3
 80032c6:	f001 fb83 	bl	80049d0 <RCCEx_PLL2_Config>
 80032ca:	4603      	mov	r3, r0
 80032cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80032d0:	e011      	b.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80032d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032d6:	3328      	adds	r3, #40	@ 0x28
 80032d8:	2100      	movs	r1, #0
 80032da:	4618      	mov	r0, r3
 80032dc:	f001 fc2a 	bl	8004b34 <RCCEx_PLL3_Config>
 80032e0:	4603      	mov	r3, r0
 80032e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80032e6:	e006      	b.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80032ee:	e002      	b.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80032f0:	bf00      	nop
 80032f2:	e000      	b.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80032f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d10b      	bne.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80032fe:	4b1e      	ldr	r3, [pc, #120]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003302:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003306:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800330a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800330e:	4a1a      	ldr	r2, [pc, #104]	@ (8003378 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003310:	430b      	orrs	r3, r1
 8003312:	6593      	str	r3, [r2, #88]	@ 0x58
 8003314:	e003      	b.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003316:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800331a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800331e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003326:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800332a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800332e:	2300      	movs	r3, #0
 8003330:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003334:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003338:	460b      	mov	r3, r1
 800333a:	4313      	orrs	r3, r2
 800333c:	d056      	beq.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800333e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003342:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003346:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800334a:	d038      	beq.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800334c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003350:	d831      	bhi.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003352:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003356:	d034      	beq.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003358:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800335c:	d82b      	bhi.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800335e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003362:	d01d      	beq.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003364:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003368:	d825      	bhi.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800336a:	2b00      	cmp	r3, #0
 800336c:	d006      	beq.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800336e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003372:	d00a      	beq.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003374:	e01f      	b.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003376:	bf00      	nop
 8003378:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800337c:	4ba2      	ldr	r3, [pc, #648]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800337e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003380:	4aa1      	ldr	r2, [pc, #644]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003382:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003386:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003388:	e01c      	b.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800338a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800338e:	3308      	adds	r3, #8
 8003390:	2100      	movs	r1, #0
 8003392:	4618      	mov	r0, r3
 8003394:	f001 fb1c 	bl	80049d0 <RCCEx_PLL2_Config>
 8003398:	4603      	mov	r3, r0
 800339a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800339e:	e011      	b.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80033a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033a4:	3328      	adds	r3, #40	@ 0x28
 80033a6:	2100      	movs	r1, #0
 80033a8:	4618      	mov	r0, r3
 80033aa:	f001 fbc3 	bl	8004b34 <RCCEx_PLL3_Config>
 80033ae:	4603      	mov	r3, r0
 80033b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80033b4:	e006      	b.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80033bc:	e002      	b.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80033be:	bf00      	nop
 80033c0:	e000      	b.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80033c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d10b      	bne.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80033cc:	4b8e      	ldr	r3, [pc, #568]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80033ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033d0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80033d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033d8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80033dc:	4a8a      	ldr	r2, [pc, #552]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80033de:	430b      	orrs	r3, r1
 80033e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80033e2:	e003      	b.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80033ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033f4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80033f8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80033fc:	2300      	movs	r3, #0
 80033fe:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003402:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003406:	460b      	mov	r3, r1
 8003408:	4313      	orrs	r3, r2
 800340a:	d03a      	beq.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800340c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003410:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003412:	2b30      	cmp	r3, #48	@ 0x30
 8003414:	d01f      	beq.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003416:	2b30      	cmp	r3, #48	@ 0x30
 8003418:	d819      	bhi.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800341a:	2b20      	cmp	r3, #32
 800341c:	d00c      	beq.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800341e:	2b20      	cmp	r3, #32
 8003420:	d815      	bhi.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003422:	2b00      	cmp	r3, #0
 8003424:	d019      	beq.n	800345a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003426:	2b10      	cmp	r3, #16
 8003428:	d111      	bne.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800342a:	4b77      	ldr	r3, [pc, #476]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800342c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800342e:	4a76      	ldr	r2, [pc, #472]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003430:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003434:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003436:	e011      	b.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003438:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800343c:	3308      	adds	r3, #8
 800343e:	2102      	movs	r1, #2
 8003440:	4618      	mov	r0, r3
 8003442:	f001 fac5 	bl	80049d0 <RCCEx_PLL2_Config>
 8003446:	4603      	mov	r3, r0
 8003448:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800344c:	e006      	b.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003454:	e002      	b.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003456:	bf00      	nop
 8003458:	e000      	b.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800345a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800345c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003460:	2b00      	cmp	r3, #0
 8003462:	d10a      	bne.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003464:	4b68      	ldr	r3, [pc, #416]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003466:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003468:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800346c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003470:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003472:	4a65      	ldr	r2, [pc, #404]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003474:	430b      	orrs	r3, r1
 8003476:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003478:	e003      	b.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800347a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800347e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003482:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800348a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800348e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003492:	2300      	movs	r3, #0
 8003494:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003498:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800349c:	460b      	mov	r3, r1
 800349e:	4313      	orrs	r3, r2
 80034a0:	d051      	beq.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80034a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034ac:	d035      	beq.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80034ae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034b2:	d82e      	bhi.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80034b4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80034b8:	d031      	beq.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80034ba:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80034be:	d828      	bhi.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80034c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034c4:	d01a      	beq.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80034c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034ca:	d822      	bhi.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d003      	beq.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80034d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034d4:	d007      	beq.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80034d6:	e01c      	b.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034d8:	4b4b      	ldr	r3, [pc, #300]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80034da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034dc:	4a4a      	ldr	r2, [pc, #296]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80034de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80034e4:	e01c      	b.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80034e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034ea:	3308      	adds	r3, #8
 80034ec:	2100      	movs	r1, #0
 80034ee:	4618      	mov	r0, r3
 80034f0:	f001 fa6e 	bl	80049d0 <RCCEx_PLL2_Config>
 80034f4:	4603      	mov	r3, r0
 80034f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80034fa:	e011      	b.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80034fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003500:	3328      	adds	r3, #40	@ 0x28
 8003502:	2100      	movs	r1, #0
 8003504:	4618      	mov	r0, r3
 8003506:	f001 fb15 	bl	8004b34 <RCCEx_PLL3_Config>
 800350a:	4603      	mov	r3, r0
 800350c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003510:	e006      	b.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003518:	e002      	b.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800351a:	bf00      	nop
 800351c:	e000      	b.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800351e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003520:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003524:	2b00      	cmp	r3, #0
 8003526:	d10a      	bne.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003528:	4b37      	ldr	r3, [pc, #220]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800352a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800352c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003530:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003534:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003536:	4a34      	ldr	r2, [pc, #208]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003538:	430b      	orrs	r3, r1
 800353a:	6513      	str	r3, [r2, #80]	@ 0x50
 800353c:	e003      	b.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800353e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003542:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003546:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800354a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800354e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003552:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003556:	2300      	movs	r3, #0
 8003558:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800355c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003560:	460b      	mov	r3, r1
 8003562:	4313      	orrs	r3, r2
 8003564:	d056      	beq.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003566:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800356a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800356c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003570:	d033      	beq.n	80035da <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003572:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003576:	d82c      	bhi.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003578:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800357c:	d02f      	beq.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800357e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003582:	d826      	bhi.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003584:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003588:	d02b      	beq.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800358a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800358e:	d820      	bhi.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003590:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003594:	d012      	beq.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003596:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800359a:	d81a      	bhi.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800359c:	2b00      	cmp	r3, #0
 800359e:	d022      	beq.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80035a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035a4:	d115      	bne.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80035a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035aa:	3308      	adds	r3, #8
 80035ac:	2101      	movs	r1, #1
 80035ae:	4618      	mov	r0, r3
 80035b0:	f001 fa0e 	bl	80049d0 <RCCEx_PLL2_Config>
 80035b4:	4603      	mov	r3, r0
 80035b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80035ba:	e015      	b.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80035bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035c0:	3328      	adds	r3, #40	@ 0x28
 80035c2:	2101      	movs	r1, #1
 80035c4:	4618      	mov	r0, r3
 80035c6:	f001 fab5 	bl	8004b34 <RCCEx_PLL3_Config>
 80035ca:	4603      	mov	r3, r0
 80035cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80035d0:	e00a      	b.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80035d8:	e006      	b.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80035da:	bf00      	nop
 80035dc:	e004      	b.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80035de:	bf00      	nop
 80035e0:	e002      	b.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80035e2:	bf00      	nop
 80035e4:	e000      	b.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80035e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d10d      	bne.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80035f0:	4b05      	ldr	r3, [pc, #20]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80035f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035f4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80035f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80035fe:	4a02      	ldr	r2, [pc, #8]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003600:	430b      	orrs	r3, r1
 8003602:	6513      	str	r3, [r2, #80]	@ 0x50
 8003604:	e006      	b.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003606:	bf00      	nop
 8003608:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800360c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003610:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003614:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800361c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003620:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003624:	2300      	movs	r3, #0
 8003626:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800362a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800362e:	460b      	mov	r3, r1
 8003630:	4313      	orrs	r3, r2
 8003632:	d055      	beq.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003634:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003638:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800363c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003640:	d033      	beq.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003642:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003646:	d82c      	bhi.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003648:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800364c:	d02f      	beq.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800364e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003652:	d826      	bhi.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003654:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003658:	d02b      	beq.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800365a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800365e:	d820      	bhi.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003660:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003664:	d012      	beq.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003666:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800366a:	d81a      	bhi.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800366c:	2b00      	cmp	r3, #0
 800366e:	d022      	beq.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003670:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003674:	d115      	bne.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003676:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800367a:	3308      	adds	r3, #8
 800367c:	2101      	movs	r1, #1
 800367e:	4618      	mov	r0, r3
 8003680:	f001 f9a6 	bl	80049d0 <RCCEx_PLL2_Config>
 8003684:	4603      	mov	r3, r0
 8003686:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800368a:	e015      	b.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800368c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003690:	3328      	adds	r3, #40	@ 0x28
 8003692:	2101      	movs	r1, #1
 8003694:	4618      	mov	r0, r3
 8003696:	f001 fa4d 	bl	8004b34 <RCCEx_PLL3_Config>
 800369a:	4603      	mov	r3, r0
 800369c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80036a0:	e00a      	b.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80036a8:	e006      	b.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80036aa:	bf00      	nop
 80036ac:	e004      	b.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80036ae:	bf00      	nop
 80036b0:	e002      	b.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80036b2:	bf00      	nop
 80036b4:	e000      	b.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80036b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d10b      	bne.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80036c0:	4ba3      	ldr	r3, [pc, #652]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80036c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036c4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80036c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036cc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80036d0:	4a9f      	ldr	r2, [pc, #636]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80036d2:	430b      	orrs	r3, r1
 80036d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80036d6:	e003      	b.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80036e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036e8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80036ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80036f0:	2300      	movs	r3, #0
 80036f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80036f6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80036fa:	460b      	mov	r3, r1
 80036fc:	4313      	orrs	r3, r2
 80036fe:	d037      	beq.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003700:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003704:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003706:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800370a:	d00e      	beq.n	800372a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800370c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003710:	d816      	bhi.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003712:	2b00      	cmp	r3, #0
 8003714:	d018      	beq.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003716:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800371a:	d111      	bne.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800371c:	4b8c      	ldr	r3, [pc, #560]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800371e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003720:	4a8b      	ldr	r2, [pc, #556]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003722:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003726:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003728:	e00f      	b.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800372a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800372e:	3308      	adds	r3, #8
 8003730:	2101      	movs	r1, #1
 8003732:	4618      	mov	r0, r3
 8003734:	f001 f94c 	bl	80049d0 <RCCEx_PLL2_Config>
 8003738:	4603      	mov	r3, r0
 800373a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800373e:	e004      	b.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003746:	e000      	b.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003748:	bf00      	nop
    }

    if (ret == HAL_OK)
 800374a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800374e:	2b00      	cmp	r3, #0
 8003750:	d10a      	bne.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003752:	4b7f      	ldr	r3, [pc, #508]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003754:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003756:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800375a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800375e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003760:	4a7b      	ldr	r2, [pc, #492]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003762:	430b      	orrs	r3, r1
 8003764:	6513      	str	r3, [r2, #80]	@ 0x50
 8003766:	e003      	b.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003768:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800376c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003770:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003778:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800377c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003780:	2300      	movs	r3, #0
 8003782:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003786:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800378a:	460b      	mov	r3, r1
 800378c:	4313      	orrs	r3, r2
 800378e:	d039      	beq.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003790:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003794:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003796:	2b03      	cmp	r3, #3
 8003798:	d81c      	bhi.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800379a:	a201      	add	r2, pc, #4	@ (adr r2, 80037a0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800379c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037a0:	080037dd 	.word	0x080037dd
 80037a4:	080037b1 	.word	0x080037b1
 80037a8:	080037bf 	.word	0x080037bf
 80037ac:	080037dd 	.word	0x080037dd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037b0:	4b67      	ldr	r3, [pc, #412]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80037b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037b4:	4a66      	ldr	r2, [pc, #408]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80037b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80037bc:	e00f      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80037be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037c2:	3308      	adds	r3, #8
 80037c4:	2102      	movs	r1, #2
 80037c6:	4618      	mov	r0, r3
 80037c8:	f001 f902 	bl	80049d0 <RCCEx_PLL2_Config>
 80037cc:	4603      	mov	r3, r0
 80037ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80037d2:	e004      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80037da:	e000      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80037dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d10a      	bne.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80037e6:	4b5a      	ldr	r3, [pc, #360]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80037e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ea:	f023 0103 	bic.w	r1, r3, #3
 80037ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037f4:	4a56      	ldr	r2, [pc, #344]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80037f6:	430b      	orrs	r3, r1
 80037f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037fa:	e003      	b.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003800:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003804:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800380c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003810:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003814:	2300      	movs	r3, #0
 8003816:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800381a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800381e:	460b      	mov	r3, r1
 8003820:	4313      	orrs	r3, r2
 8003822:	f000 809f 	beq.w	8003964 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003826:	4b4b      	ldr	r3, [pc, #300]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a4a      	ldr	r2, [pc, #296]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800382c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003830:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003832:	f7fd fb8f 	bl	8000f54 <HAL_GetTick>
 8003836:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800383a:	e00b      	b.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800383c:	f7fd fb8a 	bl	8000f54 <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003846:	1ad3      	subs	r3, r2, r3
 8003848:	2b64      	cmp	r3, #100	@ 0x64
 800384a:	d903      	bls.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800384c:	2303      	movs	r3, #3
 800384e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003852:	e005      	b.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003854:	4b3f      	ldr	r3, [pc, #252]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800385c:	2b00      	cmp	r3, #0
 800385e:	d0ed      	beq.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003860:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003864:	2b00      	cmp	r3, #0
 8003866:	d179      	bne.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003868:	4b39      	ldr	r3, [pc, #228]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800386a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800386c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003870:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003874:	4053      	eors	r3, r2
 8003876:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800387a:	2b00      	cmp	r3, #0
 800387c:	d015      	beq.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800387e:	4b34      	ldr	r3, [pc, #208]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003880:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003882:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003886:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800388a:	4b31      	ldr	r3, [pc, #196]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800388c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800388e:	4a30      	ldr	r2, [pc, #192]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003890:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003894:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003896:	4b2e      	ldr	r3, [pc, #184]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003898:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800389a:	4a2d      	ldr	r2, [pc, #180]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800389c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038a0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80038a2:	4a2b      	ldr	r2, [pc, #172]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038a4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80038a8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80038aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038ae:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80038b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038b6:	d118      	bne.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038b8:	f7fd fb4c 	bl	8000f54 <HAL_GetTick>
 80038bc:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80038c0:	e00d      	b.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038c2:	f7fd fb47 	bl	8000f54 <HAL_GetTick>
 80038c6:	4602      	mov	r2, r0
 80038c8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80038cc:	1ad2      	subs	r2, r2, r3
 80038ce:	f241 3388 	movw	r3, #5000	@ 0x1388
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d903      	bls.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80038d6:	2303      	movs	r3, #3
 80038d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80038dc:	e005      	b.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80038de:	4b1c      	ldr	r3, [pc, #112]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038e2:	f003 0302 	and.w	r3, r3, #2
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d0eb      	beq.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80038ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d129      	bne.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038f6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80038fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003902:	d10e      	bne.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003904:	4b12      	ldr	r3, [pc, #72]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003906:	691b      	ldr	r3, [r3, #16]
 8003908:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800390c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003910:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003914:	091a      	lsrs	r2, r3, #4
 8003916:	4b10      	ldr	r3, [pc, #64]	@ (8003958 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003918:	4013      	ands	r3, r2
 800391a:	4a0d      	ldr	r2, [pc, #52]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800391c:	430b      	orrs	r3, r1
 800391e:	6113      	str	r3, [r2, #16]
 8003920:	e005      	b.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003922:	4b0b      	ldr	r3, [pc, #44]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003924:	691b      	ldr	r3, [r3, #16]
 8003926:	4a0a      	ldr	r2, [pc, #40]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003928:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800392c:	6113      	str	r3, [r2, #16]
 800392e:	4b08      	ldr	r3, [pc, #32]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003930:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003932:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003936:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800393a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800393e:	4a04      	ldr	r2, [pc, #16]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003940:	430b      	orrs	r3, r1
 8003942:	6713      	str	r3, [r2, #112]	@ 0x70
 8003944:	e00e      	b.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003946:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800394a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800394e:	e009      	b.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003950:	58024400 	.word	0x58024400
 8003954:	58024800 	.word	0x58024800
 8003958:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800395c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003960:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003964:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800396c:	f002 0301 	and.w	r3, r2, #1
 8003970:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003974:	2300      	movs	r3, #0
 8003976:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800397a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800397e:	460b      	mov	r3, r1
 8003980:	4313      	orrs	r3, r2
 8003982:	f000 8089 	beq.w	8003a98 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003986:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800398a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800398c:	2b28      	cmp	r3, #40	@ 0x28
 800398e:	d86b      	bhi.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003990:	a201      	add	r2, pc, #4	@ (adr r2, 8003998 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003996:	bf00      	nop
 8003998:	08003a71 	.word	0x08003a71
 800399c:	08003a69 	.word	0x08003a69
 80039a0:	08003a69 	.word	0x08003a69
 80039a4:	08003a69 	.word	0x08003a69
 80039a8:	08003a69 	.word	0x08003a69
 80039ac:	08003a69 	.word	0x08003a69
 80039b0:	08003a69 	.word	0x08003a69
 80039b4:	08003a69 	.word	0x08003a69
 80039b8:	08003a3d 	.word	0x08003a3d
 80039bc:	08003a69 	.word	0x08003a69
 80039c0:	08003a69 	.word	0x08003a69
 80039c4:	08003a69 	.word	0x08003a69
 80039c8:	08003a69 	.word	0x08003a69
 80039cc:	08003a69 	.word	0x08003a69
 80039d0:	08003a69 	.word	0x08003a69
 80039d4:	08003a69 	.word	0x08003a69
 80039d8:	08003a53 	.word	0x08003a53
 80039dc:	08003a69 	.word	0x08003a69
 80039e0:	08003a69 	.word	0x08003a69
 80039e4:	08003a69 	.word	0x08003a69
 80039e8:	08003a69 	.word	0x08003a69
 80039ec:	08003a69 	.word	0x08003a69
 80039f0:	08003a69 	.word	0x08003a69
 80039f4:	08003a69 	.word	0x08003a69
 80039f8:	08003a71 	.word	0x08003a71
 80039fc:	08003a69 	.word	0x08003a69
 8003a00:	08003a69 	.word	0x08003a69
 8003a04:	08003a69 	.word	0x08003a69
 8003a08:	08003a69 	.word	0x08003a69
 8003a0c:	08003a69 	.word	0x08003a69
 8003a10:	08003a69 	.word	0x08003a69
 8003a14:	08003a69 	.word	0x08003a69
 8003a18:	08003a71 	.word	0x08003a71
 8003a1c:	08003a69 	.word	0x08003a69
 8003a20:	08003a69 	.word	0x08003a69
 8003a24:	08003a69 	.word	0x08003a69
 8003a28:	08003a69 	.word	0x08003a69
 8003a2c:	08003a69 	.word	0x08003a69
 8003a30:	08003a69 	.word	0x08003a69
 8003a34:	08003a69 	.word	0x08003a69
 8003a38:	08003a71 	.word	0x08003a71
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a40:	3308      	adds	r3, #8
 8003a42:	2101      	movs	r1, #1
 8003a44:	4618      	mov	r0, r3
 8003a46:	f000 ffc3 	bl	80049d0 <RCCEx_PLL2_Config>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003a50:	e00f      	b.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003a52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a56:	3328      	adds	r3, #40	@ 0x28
 8003a58:	2101      	movs	r1, #1
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f001 f86a 	bl	8004b34 <RCCEx_PLL3_Config>
 8003a60:	4603      	mov	r3, r0
 8003a62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003a66:	e004      	b.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a6e:	e000      	b.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003a70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d10a      	bne.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003a7a:	4bbf      	ldr	r3, [pc, #764]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003a7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a7e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003a82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a86:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003a88:	4abb      	ldr	r2, [pc, #748]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003a8a:	430b      	orrs	r3, r1
 8003a8c:	6553      	str	r3, [r2, #84]	@ 0x54
 8003a8e:	e003      	b.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a94:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003a98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aa0:	f002 0302 	and.w	r3, r2, #2
 8003aa4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003aae:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003ab2:	460b      	mov	r3, r1
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	d041      	beq.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003ab8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003abc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003abe:	2b05      	cmp	r3, #5
 8003ac0:	d824      	bhi.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003ac2:	a201      	add	r2, pc, #4	@ (adr r2, 8003ac8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ac8:	08003b15 	.word	0x08003b15
 8003acc:	08003ae1 	.word	0x08003ae1
 8003ad0:	08003af7 	.word	0x08003af7
 8003ad4:	08003b15 	.word	0x08003b15
 8003ad8:	08003b15 	.word	0x08003b15
 8003adc:	08003b15 	.word	0x08003b15
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ae0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ae4:	3308      	adds	r3, #8
 8003ae6:	2101      	movs	r1, #1
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f000 ff71 	bl	80049d0 <RCCEx_PLL2_Config>
 8003aee:	4603      	mov	r3, r0
 8003af0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003af4:	e00f      	b.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003af6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003afa:	3328      	adds	r3, #40	@ 0x28
 8003afc:	2101      	movs	r1, #1
 8003afe:	4618      	mov	r0, r3
 8003b00:	f001 f818 	bl	8004b34 <RCCEx_PLL3_Config>
 8003b04:	4603      	mov	r3, r0
 8003b06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003b0a:	e004      	b.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b12:	e000      	b.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003b14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d10a      	bne.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003b1e:	4b96      	ldr	r3, [pc, #600]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003b20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b22:	f023 0107 	bic.w	r1, r3, #7
 8003b26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b2a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003b2c:	4a92      	ldr	r2, [pc, #584]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003b2e:	430b      	orrs	r3, r1
 8003b30:	6553      	str	r3, [r2, #84]	@ 0x54
 8003b32:	e003      	b.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b38:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b44:	f002 0304 	and.w	r3, r2, #4
 8003b48:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003b52:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003b56:	460b      	mov	r3, r1
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	d044      	beq.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003b5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b64:	2b05      	cmp	r3, #5
 8003b66:	d825      	bhi.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003b68:	a201      	add	r2, pc, #4	@ (adr r2, 8003b70 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003b6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b6e:	bf00      	nop
 8003b70:	08003bbd 	.word	0x08003bbd
 8003b74:	08003b89 	.word	0x08003b89
 8003b78:	08003b9f 	.word	0x08003b9f
 8003b7c:	08003bbd 	.word	0x08003bbd
 8003b80:	08003bbd 	.word	0x08003bbd
 8003b84:	08003bbd 	.word	0x08003bbd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003b88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b8c:	3308      	adds	r3, #8
 8003b8e:	2101      	movs	r1, #1
 8003b90:	4618      	mov	r0, r3
 8003b92:	f000 ff1d 	bl	80049d0 <RCCEx_PLL2_Config>
 8003b96:	4603      	mov	r3, r0
 8003b98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003b9c:	e00f      	b.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003b9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ba2:	3328      	adds	r3, #40	@ 0x28
 8003ba4:	2101      	movs	r1, #1
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f000 ffc4 	bl	8004b34 <RCCEx_PLL3_Config>
 8003bac:	4603      	mov	r3, r0
 8003bae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003bb2:	e004      	b.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003bba:	e000      	b.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003bbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d10b      	bne.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003bc6:	4b6c      	ldr	r3, [pc, #432]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bca:	f023 0107 	bic.w	r1, r3, #7
 8003bce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bd6:	4a68      	ldr	r2, [pc, #416]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003bd8:	430b      	orrs	r3, r1
 8003bda:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bdc:	e003      	b.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003be2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003be6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bee:	f002 0320 	and.w	r3, r2, #32
 8003bf2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003bfc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003c00:	460b      	mov	r3, r1
 8003c02:	4313      	orrs	r3, r2
 8003c04:	d055      	beq.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003c06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c12:	d033      	beq.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003c14:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c18:	d82c      	bhi.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003c1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c1e:	d02f      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8003c20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c24:	d826      	bhi.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003c26:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003c2a:	d02b      	beq.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003c2c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003c30:	d820      	bhi.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003c32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c36:	d012      	beq.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003c38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c3c:	d81a      	bhi.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d022      	beq.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8003c42:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c46:	d115      	bne.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003c48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c4c:	3308      	adds	r3, #8
 8003c4e:	2100      	movs	r1, #0
 8003c50:	4618      	mov	r0, r3
 8003c52:	f000 febd 	bl	80049d0 <RCCEx_PLL2_Config>
 8003c56:	4603      	mov	r3, r0
 8003c58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003c5c:	e015      	b.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003c5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c62:	3328      	adds	r3, #40	@ 0x28
 8003c64:	2102      	movs	r1, #2
 8003c66:	4618      	mov	r0, r3
 8003c68:	f000 ff64 	bl	8004b34 <RCCEx_PLL3_Config>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003c72:	e00a      	b.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c7a:	e006      	b.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003c7c:	bf00      	nop
 8003c7e:	e004      	b.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003c80:	bf00      	nop
 8003c82:	e002      	b.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003c84:	bf00      	nop
 8003c86:	e000      	b.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003c88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d10b      	bne.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003c92:	4b39      	ldr	r3, [pc, #228]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003c94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c96:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003c9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ca2:	4a35      	ldr	r2, [pc, #212]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ca4:	430b      	orrs	r3, r1
 8003ca6:	6553      	str	r3, [r2, #84]	@ 0x54
 8003ca8:	e003      	b.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003caa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003cb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cba:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003cbe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003cc8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003ccc:	460b      	mov	r3, r1
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	d058      	beq.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003cd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cd6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003cda:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003cde:	d033      	beq.n	8003d48 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8003ce0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003ce4:	d82c      	bhi.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003ce6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cea:	d02f      	beq.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8003cec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cf0:	d826      	bhi.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003cf2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003cf6:	d02b      	beq.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8003cf8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003cfc:	d820      	bhi.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003cfe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d02:	d012      	beq.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8003d04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d08:	d81a      	bhi.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d022      	beq.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8003d0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d12:	d115      	bne.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d18:	3308      	adds	r3, #8
 8003d1a:	2100      	movs	r1, #0
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f000 fe57 	bl	80049d0 <RCCEx_PLL2_Config>
 8003d22:	4603      	mov	r3, r0
 8003d24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003d28:	e015      	b.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003d2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d2e:	3328      	adds	r3, #40	@ 0x28
 8003d30:	2102      	movs	r1, #2
 8003d32:	4618      	mov	r0, r3
 8003d34:	f000 fefe 	bl	8004b34 <RCCEx_PLL3_Config>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003d3e:	e00a      	b.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d46:	e006      	b.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003d48:	bf00      	nop
 8003d4a:	e004      	b.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003d4c:	bf00      	nop
 8003d4e:	e002      	b.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003d50:	bf00      	nop
 8003d52:	e000      	b.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003d54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d10e      	bne.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003d5e:	4b06      	ldr	r3, [pc, #24]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003d60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d62:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8003d66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003d6e:	4a02      	ldr	r2, [pc, #8]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003d70:	430b      	orrs	r3, r1
 8003d72:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d74:	e006      	b.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8003d76:	bf00      	nop
 8003d78:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d80:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003d84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d8c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003d90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003d94:	2300      	movs	r3, #0
 8003d96:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003d9a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003d9e:	460b      	mov	r3, r1
 8003da0:	4313      	orrs	r3, r2
 8003da2:	d055      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003da4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003da8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003dac:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003db0:	d033      	beq.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8003db2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003db6:	d82c      	bhi.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003db8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003dbc:	d02f      	beq.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8003dbe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003dc2:	d826      	bhi.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003dc4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003dc8:	d02b      	beq.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8003dca:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003dce:	d820      	bhi.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003dd0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003dd4:	d012      	beq.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8003dd6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003dda:	d81a      	bhi.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d022      	beq.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8003de0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003de4:	d115      	bne.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003de6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dea:	3308      	adds	r3, #8
 8003dec:	2100      	movs	r1, #0
 8003dee:	4618      	mov	r0, r3
 8003df0:	f000 fdee 	bl	80049d0 <RCCEx_PLL2_Config>
 8003df4:	4603      	mov	r3, r0
 8003df6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003dfa:	e015      	b.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003dfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e00:	3328      	adds	r3, #40	@ 0x28
 8003e02:	2102      	movs	r1, #2
 8003e04:	4618      	mov	r0, r3
 8003e06:	f000 fe95 	bl	8004b34 <RCCEx_PLL3_Config>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003e10:	e00a      	b.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e18:	e006      	b.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003e1a:	bf00      	nop
 8003e1c:	e004      	b.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003e1e:	bf00      	nop
 8003e20:	e002      	b.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003e22:	bf00      	nop
 8003e24:	e000      	b.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003e26:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d10b      	bne.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003e30:	4ba1      	ldr	r3, [pc, #644]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003e32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e34:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003e38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e3c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003e40:	4a9d      	ldr	r2, [pc, #628]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003e42:	430b      	orrs	r3, r1
 8003e44:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e46:	e003      	b.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e4c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003e50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e58:	f002 0308 	and.w	r3, r2, #8
 8003e5c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003e60:	2300      	movs	r3, #0
 8003e62:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003e66:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003e6a:	460b      	mov	r3, r1
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	d01e      	beq.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003e70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e7c:	d10c      	bne.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003e7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e82:	3328      	adds	r3, #40	@ 0x28
 8003e84:	2102      	movs	r1, #2
 8003e86:	4618      	mov	r0, r3
 8003e88:	f000 fe54 	bl	8004b34 <RCCEx_PLL3_Config>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d002      	beq.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003e98:	4b87      	ldr	r3, [pc, #540]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003e9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e9c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003ea0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ea4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ea8:	4a83      	ldr	r2, [pc, #524]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003eaa:	430b      	orrs	r3, r1
 8003eac:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003eae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eb6:	f002 0310 	and.w	r3, r2, #16
 8003eba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003ec4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003ec8:	460b      	mov	r3, r1
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	d01e      	beq.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003ece:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ed2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ed6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003eda:	d10c      	bne.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003edc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ee0:	3328      	adds	r3, #40	@ 0x28
 8003ee2:	2102      	movs	r1, #2
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f000 fe25 	bl	8004b34 <RCCEx_PLL3_Config>
 8003eea:	4603      	mov	r3, r0
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d002      	beq.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003ef6:	4b70      	ldr	r3, [pc, #448]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003ef8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003efa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003efe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f02:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003f06:	4a6c      	ldr	r2, [pc, #432]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003f08:	430b      	orrs	r3, r1
 8003f0a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003f0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f14:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003f18:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003f22:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003f26:	460b      	mov	r3, r1
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	d03e      	beq.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003f2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f30:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003f34:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003f38:	d022      	beq.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8003f3a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003f3e:	d81b      	bhi.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d003      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8003f44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f48:	d00b      	beq.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8003f4a:	e015      	b.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f50:	3308      	adds	r3, #8
 8003f52:	2100      	movs	r1, #0
 8003f54:	4618      	mov	r0, r3
 8003f56:	f000 fd3b 	bl	80049d0 <RCCEx_PLL2_Config>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003f60:	e00f      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f66:	3328      	adds	r3, #40	@ 0x28
 8003f68:	2102      	movs	r1, #2
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f000 fde2 	bl	8004b34 <RCCEx_PLL3_Config>
 8003f70:	4603      	mov	r3, r0
 8003f72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003f76:	e004      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f7e:	e000      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8003f80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d10b      	bne.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003f8a:	4b4b      	ldr	r3, [pc, #300]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003f8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f8e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003f92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f96:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003f9a:	4a47      	ldr	r2, [pc, #284]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003f9c:	430b      	orrs	r3, r1
 8003f9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003fa0:	e003      	b.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fa2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fa6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003faa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fb2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003fb6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003fb8:	2300      	movs	r3, #0
 8003fba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003fbc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003fc0:	460b      	mov	r3, r1
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	d03b      	beq.n	800403e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8003fc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fce:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003fd2:	d01f      	beq.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8003fd4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003fd8:	d818      	bhi.n	800400c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8003fda:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003fde:	d003      	beq.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8003fe0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003fe4:	d007      	beq.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8003fe6:	e011      	b.n	800400c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fe8:	4b33      	ldr	r3, [pc, #204]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fec:	4a32      	ldr	r2, [pc, #200]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003fee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ff2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003ff4:	e00f      	b.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003ff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ffa:	3328      	adds	r3, #40	@ 0x28
 8003ffc:	2101      	movs	r1, #1
 8003ffe:	4618      	mov	r0, r3
 8004000:	f000 fd98 	bl	8004b34 <RCCEx_PLL3_Config>
 8004004:	4603      	mov	r3, r0
 8004006:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800400a:	e004      	b.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004012:	e000      	b.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004014:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004016:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800401a:	2b00      	cmp	r3, #0
 800401c:	d10b      	bne.n	8004036 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800401e:	4b26      	ldr	r3, [pc, #152]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004020:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004022:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004026:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800402a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800402e:	4a22      	ldr	r2, [pc, #136]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004030:	430b      	orrs	r3, r1
 8004032:	6553      	str	r3, [r2, #84]	@ 0x54
 8004034:	e003      	b.n	800403e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004036:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800403a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800403e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004046:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800404a:	673b      	str	r3, [r7, #112]	@ 0x70
 800404c:	2300      	movs	r3, #0
 800404e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004050:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004054:	460b      	mov	r3, r1
 8004056:	4313      	orrs	r3, r2
 8004058:	d034      	beq.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800405a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800405e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004060:	2b00      	cmp	r3, #0
 8004062:	d003      	beq.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004064:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004068:	d007      	beq.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800406a:	e011      	b.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800406c:	4b12      	ldr	r3, [pc, #72]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800406e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004070:	4a11      	ldr	r2, [pc, #68]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004072:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004076:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004078:	e00e      	b.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800407a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800407e:	3308      	adds	r3, #8
 8004080:	2102      	movs	r1, #2
 8004082:	4618      	mov	r0, r3
 8004084:	f000 fca4 	bl	80049d0 <RCCEx_PLL2_Config>
 8004088:	4603      	mov	r3, r0
 800408a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800408e:	e003      	b.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004096:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004098:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800409c:	2b00      	cmp	r3, #0
 800409e:	d10d      	bne.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80040a0:	4b05      	ldr	r3, [pc, #20]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80040a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040a4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80040a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040ae:	4a02      	ldr	r2, [pc, #8]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80040b0:	430b      	orrs	r3, r1
 80040b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80040b4:	e006      	b.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80040b6:	bf00      	nop
 80040b8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80040c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040cc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80040d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80040d2:	2300      	movs	r3, #0
 80040d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80040d6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80040da:	460b      	mov	r3, r1
 80040dc:	4313      	orrs	r3, r2
 80040de:	d00c      	beq.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80040e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040e4:	3328      	adds	r3, #40	@ 0x28
 80040e6:	2102      	movs	r1, #2
 80040e8:	4618      	mov	r0, r3
 80040ea:	f000 fd23 	bl	8004b34 <RCCEx_PLL3_Config>
 80040ee:	4603      	mov	r3, r0
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d002      	beq.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80040fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004102:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004106:	663b      	str	r3, [r7, #96]	@ 0x60
 8004108:	2300      	movs	r3, #0
 800410a:	667b      	str	r3, [r7, #100]	@ 0x64
 800410c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004110:	460b      	mov	r3, r1
 8004112:	4313      	orrs	r3, r2
 8004114:	d038      	beq.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800411a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800411e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004122:	d018      	beq.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004124:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004128:	d811      	bhi.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800412a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800412e:	d014      	beq.n	800415a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004130:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004134:	d80b      	bhi.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004136:	2b00      	cmp	r3, #0
 8004138:	d011      	beq.n	800415e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800413a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800413e:	d106      	bne.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004140:	4bc3      	ldr	r3, [pc, #780]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004144:	4ac2      	ldr	r2, [pc, #776]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004146:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800414a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800414c:	e008      	b.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004154:	e004      	b.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004156:	bf00      	nop
 8004158:	e002      	b.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800415a:	bf00      	nop
 800415c:	e000      	b.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800415e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004160:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004164:	2b00      	cmp	r3, #0
 8004166:	d10b      	bne.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004168:	4bb9      	ldr	r3, [pc, #740]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800416a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800416c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004170:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004174:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004178:	4ab5      	ldr	r2, [pc, #724]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800417a:	430b      	orrs	r3, r1
 800417c:	6553      	str	r3, [r2, #84]	@ 0x54
 800417e:	e003      	b.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004180:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004184:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004188:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800418c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004190:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004194:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004196:	2300      	movs	r3, #0
 8004198:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800419a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800419e:	460b      	mov	r3, r1
 80041a0:	4313      	orrs	r3, r2
 80041a2:	d009      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80041a4:	4baa      	ldr	r3, [pc, #680]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80041a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041a8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80041ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041b2:	4aa7      	ldr	r2, [pc, #668]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80041b4:	430b      	orrs	r3, r1
 80041b6:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80041b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041c0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80041c4:	653b      	str	r3, [r7, #80]	@ 0x50
 80041c6:	2300      	movs	r3, #0
 80041c8:	657b      	str	r3, [r7, #84]	@ 0x54
 80041ca:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80041ce:	460b      	mov	r3, r1
 80041d0:	4313      	orrs	r3, r2
 80041d2:	d00a      	beq.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80041d4:	4b9e      	ldr	r3, [pc, #632]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80041d6:	691b      	ldr	r3, [r3, #16]
 80041d8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80041dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041e0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80041e4:	4a9a      	ldr	r2, [pc, #616]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80041e6:	430b      	orrs	r3, r1
 80041e8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80041ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041f2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80041f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80041f8:	2300      	movs	r3, #0
 80041fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041fc:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004200:	460b      	mov	r3, r1
 8004202:	4313      	orrs	r3, r2
 8004204:	d009      	beq.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004206:	4b92      	ldr	r3, [pc, #584]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004208:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800420a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800420e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004212:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004214:	4a8e      	ldr	r2, [pc, #568]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004216:	430b      	orrs	r3, r1
 8004218:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800421a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800421e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004222:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004226:	643b      	str	r3, [r7, #64]	@ 0x40
 8004228:	2300      	movs	r3, #0
 800422a:	647b      	str	r3, [r7, #68]	@ 0x44
 800422c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004230:	460b      	mov	r3, r1
 8004232:	4313      	orrs	r3, r2
 8004234:	d00e      	beq.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004236:	4b86      	ldr	r3, [pc, #536]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004238:	691b      	ldr	r3, [r3, #16]
 800423a:	4a85      	ldr	r2, [pc, #532]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800423c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004240:	6113      	str	r3, [r2, #16]
 8004242:	4b83      	ldr	r3, [pc, #524]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004244:	6919      	ldr	r1, [r3, #16]
 8004246:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800424a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800424e:	4a80      	ldr	r2, [pc, #512]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004250:	430b      	orrs	r3, r1
 8004252:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004254:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800425c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004260:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004262:	2300      	movs	r3, #0
 8004264:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004266:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800426a:	460b      	mov	r3, r1
 800426c:	4313      	orrs	r3, r2
 800426e:	d009      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004270:	4b77      	ldr	r3, [pc, #476]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004272:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004274:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004278:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800427c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800427e:	4a74      	ldr	r2, [pc, #464]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004280:	430b      	orrs	r3, r1
 8004282:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004284:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800428c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004290:	633b      	str	r3, [r7, #48]	@ 0x30
 8004292:	2300      	movs	r3, #0
 8004294:	637b      	str	r3, [r7, #52]	@ 0x34
 8004296:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800429a:	460b      	mov	r3, r1
 800429c:	4313      	orrs	r3, r2
 800429e:	d00a      	beq.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80042a0:	4b6b      	ldr	r3, [pc, #428]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80042a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042a4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80042a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042b0:	4a67      	ldr	r2, [pc, #412]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80042b2:	430b      	orrs	r3, r1
 80042b4:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80042b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042be:	2100      	movs	r1, #0
 80042c0:	62b9      	str	r1, [r7, #40]	@ 0x28
 80042c2:	f003 0301 	and.w	r3, r3, #1
 80042c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042c8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80042cc:	460b      	mov	r3, r1
 80042ce:	4313      	orrs	r3, r2
 80042d0:	d011      	beq.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80042d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042d6:	3308      	adds	r3, #8
 80042d8:	2100      	movs	r1, #0
 80042da:	4618      	mov	r0, r3
 80042dc:	f000 fb78 	bl	80049d0 <RCCEx_PLL2_Config>
 80042e0:	4603      	mov	r3, r0
 80042e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80042e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d003      	beq.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80042f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042fe:	2100      	movs	r1, #0
 8004300:	6239      	str	r1, [r7, #32]
 8004302:	f003 0302 	and.w	r3, r3, #2
 8004306:	627b      	str	r3, [r7, #36]	@ 0x24
 8004308:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800430c:	460b      	mov	r3, r1
 800430e:	4313      	orrs	r3, r2
 8004310:	d011      	beq.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004312:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004316:	3308      	adds	r3, #8
 8004318:	2101      	movs	r1, #1
 800431a:	4618      	mov	r0, r3
 800431c:	f000 fb58 	bl	80049d0 <RCCEx_PLL2_Config>
 8004320:	4603      	mov	r3, r0
 8004322:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004326:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800432a:	2b00      	cmp	r3, #0
 800432c:	d003      	beq.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800432e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004332:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004336:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800433a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800433e:	2100      	movs	r1, #0
 8004340:	61b9      	str	r1, [r7, #24]
 8004342:	f003 0304 	and.w	r3, r3, #4
 8004346:	61fb      	str	r3, [r7, #28]
 8004348:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800434c:	460b      	mov	r3, r1
 800434e:	4313      	orrs	r3, r2
 8004350:	d011      	beq.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004352:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004356:	3308      	adds	r3, #8
 8004358:	2102      	movs	r1, #2
 800435a:	4618      	mov	r0, r3
 800435c:	f000 fb38 	bl	80049d0 <RCCEx_PLL2_Config>
 8004360:	4603      	mov	r3, r0
 8004362:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004366:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800436a:	2b00      	cmp	r3, #0
 800436c:	d003      	beq.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800436e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004372:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004376:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800437a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800437e:	2100      	movs	r1, #0
 8004380:	6139      	str	r1, [r7, #16]
 8004382:	f003 0308 	and.w	r3, r3, #8
 8004386:	617b      	str	r3, [r7, #20]
 8004388:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800438c:	460b      	mov	r3, r1
 800438e:	4313      	orrs	r3, r2
 8004390:	d011      	beq.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004392:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004396:	3328      	adds	r3, #40	@ 0x28
 8004398:	2100      	movs	r1, #0
 800439a:	4618      	mov	r0, r3
 800439c:	f000 fbca 	bl	8004b34 <RCCEx_PLL3_Config>
 80043a0:	4603      	mov	r3, r0
 80043a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80043a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d003      	beq.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80043b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043be:	2100      	movs	r1, #0
 80043c0:	60b9      	str	r1, [r7, #8]
 80043c2:	f003 0310 	and.w	r3, r3, #16
 80043c6:	60fb      	str	r3, [r7, #12]
 80043c8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80043cc:	460b      	mov	r3, r1
 80043ce:	4313      	orrs	r3, r2
 80043d0:	d011      	beq.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80043d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043d6:	3328      	adds	r3, #40	@ 0x28
 80043d8:	2101      	movs	r1, #1
 80043da:	4618      	mov	r0, r3
 80043dc:	f000 fbaa 	bl	8004b34 <RCCEx_PLL3_Config>
 80043e0:	4603      	mov	r3, r0
 80043e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80043e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d003      	beq.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80043f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043fe:	2100      	movs	r1, #0
 8004400:	6039      	str	r1, [r7, #0]
 8004402:	f003 0320 	and.w	r3, r3, #32
 8004406:	607b      	str	r3, [r7, #4]
 8004408:	e9d7 1200 	ldrd	r1, r2, [r7]
 800440c:	460b      	mov	r3, r1
 800440e:	4313      	orrs	r3, r2
 8004410:	d011      	beq.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004416:	3328      	adds	r3, #40	@ 0x28
 8004418:	2102      	movs	r1, #2
 800441a:	4618      	mov	r0, r3
 800441c:	f000 fb8a 	bl	8004b34 <RCCEx_PLL3_Config>
 8004420:	4603      	mov	r3, r0
 8004422:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004426:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800442a:	2b00      	cmp	r3, #0
 800442c:	d003      	beq.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800442e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004432:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004436:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800443a:	2b00      	cmp	r3, #0
 800443c:	d101      	bne.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800443e:	2300      	movs	r3, #0
 8004440:	e000      	b.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004442:	2301      	movs	r3, #1
}
 8004444:	4618      	mov	r0, r3
 8004446:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800444a:	46bd      	mov	sp, r7
 800444c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004450:	58024400 	.word	0x58024400

08004454 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004458:	f7fe fd96 	bl	8002f88 <HAL_RCC_GetHCLKFreq>
 800445c:	4602      	mov	r2, r0
 800445e:	4b06      	ldr	r3, [pc, #24]	@ (8004478 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004460:	6a1b      	ldr	r3, [r3, #32]
 8004462:	091b      	lsrs	r3, r3, #4
 8004464:	f003 0307 	and.w	r3, r3, #7
 8004468:	4904      	ldr	r1, [pc, #16]	@ (800447c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800446a:	5ccb      	ldrb	r3, [r1, r3]
 800446c:	f003 031f 	and.w	r3, r3, #31
 8004470:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004474:	4618      	mov	r0, r3
 8004476:	bd80      	pop	{r7, pc}
 8004478:	58024400 	.word	0x58024400
 800447c:	08006970 	.word	0x08006970

08004480 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004480:	b480      	push	{r7}
 8004482:	b089      	sub	sp, #36	@ 0x24
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004488:	4ba1      	ldr	r3, [pc, #644]	@ (8004710 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800448a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800448c:	f003 0303 	and.w	r3, r3, #3
 8004490:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004492:	4b9f      	ldr	r3, [pc, #636]	@ (8004710 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004496:	0b1b      	lsrs	r3, r3, #12
 8004498:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800449c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800449e:	4b9c      	ldr	r3, [pc, #624]	@ (8004710 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80044a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044a2:	091b      	lsrs	r3, r3, #4
 80044a4:	f003 0301 	and.w	r3, r3, #1
 80044a8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80044aa:	4b99      	ldr	r3, [pc, #612]	@ (8004710 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80044ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044ae:	08db      	lsrs	r3, r3, #3
 80044b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80044b4:	693a      	ldr	r2, [r7, #16]
 80044b6:	fb02 f303 	mul.w	r3, r2, r3
 80044ba:	ee07 3a90 	vmov	s15, r3
 80044be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044c2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	f000 8111 	beq.w	80046f0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80044ce:	69bb      	ldr	r3, [r7, #24]
 80044d0:	2b02      	cmp	r3, #2
 80044d2:	f000 8083 	beq.w	80045dc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80044d6:	69bb      	ldr	r3, [r7, #24]
 80044d8:	2b02      	cmp	r3, #2
 80044da:	f200 80a1 	bhi.w	8004620 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80044de:	69bb      	ldr	r3, [r7, #24]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d003      	beq.n	80044ec <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80044e4:	69bb      	ldr	r3, [r7, #24]
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	d056      	beq.n	8004598 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80044ea:	e099      	b.n	8004620 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80044ec:	4b88      	ldr	r3, [pc, #544]	@ (8004710 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f003 0320 	and.w	r3, r3, #32
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d02d      	beq.n	8004554 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80044f8:	4b85      	ldr	r3, [pc, #532]	@ (8004710 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	08db      	lsrs	r3, r3, #3
 80044fe:	f003 0303 	and.w	r3, r3, #3
 8004502:	4a84      	ldr	r2, [pc, #528]	@ (8004714 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004504:	fa22 f303 	lsr.w	r3, r2, r3
 8004508:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	ee07 3a90 	vmov	s15, r3
 8004510:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	ee07 3a90 	vmov	s15, r3
 800451a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800451e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004522:	4b7b      	ldr	r3, [pc, #492]	@ (8004710 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004524:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004526:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800452a:	ee07 3a90 	vmov	s15, r3
 800452e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004532:	ed97 6a03 	vldr	s12, [r7, #12]
 8004536:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004718 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800453a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800453e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004542:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004546:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800454a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800454e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004552:	e087      	b.n	8004664 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	ee07 3a90 	vmov	s15, r3
 800455a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800455e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800471c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004562:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004566:	4b6a      	ldr	r3, [pc, #424]	@ (8004710 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004568:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800456a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800456e:	ee07 3a90 	vmov	s15, r3
 8004572:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004576:	ed97 6a03 	vldr	s12, [r7, #12]
 800457a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004718 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800457e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004582:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004586:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800458a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800458e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004592:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004596:	e065      	b.n	8004664 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	ee07 3a90 	vmov	s15, r3
 800459e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045a2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004720 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80045a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045aa:	4b59      	ldr	r3, [pc, #356]	@ (8004710 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80045ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045b2:	ee07 3a90 	vmov	s15, r3
 80045b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80045be:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004718 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80045c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80045ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80045da:	e043      	b.n	8004664 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	ee07 3a90 	vmov	s15, r3
 80045e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045e6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004724 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80045ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045ee:	4b48      	ldr	r3, [pc, #288]	@ (8004710 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80045f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045f6:	ee07 3a90 	vmov	s15, r3
 80045fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8004602:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004718 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004606:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800460a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800460e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004612:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004616:	ee67 7a27 	vmul.f32	s15, s14, s15
 800461a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800461e:	e021      	b.n	8004664 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004620:	697b      	ldr	r3, [r7, #20]
 8004622:	ee07 3a90 	vmov	s15, r3
 8004626:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800462a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004720 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800462e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004632:	4b37      	ldr	r3, [pc, #220]	@ (8004710 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004636:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800463a:	ee07 3a90 	vmov	s15, r3
 800463e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004642:	ed97 6a03 	vldr	s12, [r7, #12]
 8004646:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004718 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800464a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800464e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004652:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004656:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800465a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800465e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004662:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004664:	4b2a      	ldr	r3, [pc, #168]	@ (8004710 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004668:	0a5b      	lsrs	r3, r3, #9
 800466a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800466e:	ee07 3a90 	vmov	s15, r3
 8004672:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004676:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800467a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800467e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004682:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004686:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800468a:	ee17 2a90 	vmov	r2, s15
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004692:	4b1f      	ldr	r3, [pc, #124]	@ (8004710 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004694:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004696:	0c1b      	lsrs	r3, r3, #16
 8004698:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800469c:	ee07 3a90 	vmov	s15, r3
 80046a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046a4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80046a8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80046ac:	edd7 6a07 	vldr	s13, [r7, #28]
 80046b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80046b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046b8:	ee17 2a90 	vmov	r2, s15
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80046c0:	4b13      	ldr	r3, [pc, #76]	@ (8004710 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046c4:	0e1b      	lsrs	r3, r3, #24
 80046c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80046ca:	ee07 3a90 	vmov	s15, r3
 80046ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80046d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80046da:	edd7 6a07 	vldr	s13, [r7, #28]
 80046de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80046e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046e6:	ee17 2a90 	vmov	r2, s15
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80046ee:	e008      	b.n	8004702 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2200      	movs	r2, #0
 80046f4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	609a      	str	r2, [r3, #8]
}
 8004702:	bf00      	nop
 8004704:	3724      	adds	r7, #36	@ 0x24
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr
 800470e:	bf00      	nop
 8004710:	58024400 	.word	0x58024400
 8004714:	03d09000 	.word	0x03d09000
 8004718:	46000000 	.word	0x46000000
 800471c:	4c742400 	.word	0x4c742400
 8004720:	4a742400 	.word	0x4a742400
 8004724:	4bbebc20 	.word	0x4bbebc20

08004728 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004728:	b480      	push	{r7}
 800472a:	b089      	sub	sp, #36	@ 0x24
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004730:	4ba1      	ldr	r3, [pc, #644]	@ (80049b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004732:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004734:	f003 0303 	and.w	r3, r3, #3
 8004738:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800473a:	4b9f      	ldr	r3, [pc, #636]	@ (80049b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800473c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800473e:	0d1b      	lsrs	r3, r3, #20
 8004740:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004744:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004746:	4b9c      	ldr	r3, [pc, #624]	@ (80049b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800474a:	0a1b      	lsrs	r3, r3, #8
 800474c:	f003 0301 	and.w	r3, r3, #1
 8004750:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004752:	4b99      	ldr	r3, [pc, #612]	@ (80049b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004756:	08db      	lsrs	r3, r3, #3
 8004758:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800475c:	693a      	ldr	r2, [r7, #16]
 800475e:	fb02 f303 	mul.w	r3, r2, r3
 8004762:	ee07 3a90 	vmov	s15, r3
 8004766:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800476a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	2b00      	cmp	r3, #0
 8004772:	f000 8111 	beq.w	8004998 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004776:	69bb      	ldr	r3, [r7, #24]
 8004778:	2b02      	cmp	r3, #2
 800477a:	f000 8083 	beq.w	8004884 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800477e:	69bb      	ldr	r3, [r7, #24]
 8004780:	2b02      	cmp	r3, #2
 8004782:	f200 80a1 	bhi.w	80048c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004786:	69bb      	ldr	r3, [r7, #24]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d003      	beq.n	8004794 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800478c:	69bb      	ldr	r3, [r7, #24]
 800478e:	2b01      	cmp	r3, #1
 8004790:	d056      	beq.n	8004840 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004792:	e099      	b.n	80048c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004794:	4b88      	ldr	r3, [pc, #544]	@ (80049b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f003 0320 	and.w	r3, r3, #32
 800479c:	2b00      	cmp	r3, #0
 800479e:	d02d      	beq.n	80047fc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80047a0:	4b85      	ldr	r3, [pc, #532]	@ (80049b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	08db      	lsrs	r3, r3, #3
 80047a6:	f003 0303 	and.w	r3, r3, #3
 80047aa:	4a84      	ldr	r2, [pc, #528]	@ (80049bc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80047ac:	fa22 f303 	lsr.w	r3, r2, r3
 80047b0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	ee07 3a90 	vmov	s15, r3
 80047b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	ee07 3a90 	vmov	s15, r3
 80047c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047ca:	4b7b      	ldr	r3, [pc, #492]	@ (80049b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80047cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047d2:	ee07 3a90 	vmov	s15, r3
 80047d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047da:	ed97 6a03 	vldr	s12, [r7, #12]
 80047de:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80049c0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80047e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047f6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80047fa:	e087      	b.n	800490c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	ee07 3a90 	vmov	s15, r3
 8004802:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004806:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80049c4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800480a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800480e:	4b6a      	ldr	r3, [pc, #424]	@ (80049b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004812:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004816:	ee07 3a90 	vmov	s15, r3
 800481a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800481e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004822:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80049c0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004826:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800482a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800482e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004832:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004836:	ee67 7a27 	vmul.f32	s15, s14, s15
 800483a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800483e:	e065      	b.n	800490c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	ee07 3a90 	vmov	s15, r3
 8004846:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800484a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80049c8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800484e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004852:	4b59      	ldr	r3, [pc, #356]	@ (80049b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004856:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800485a:	ee07 3a90 	vmov	s15, r3
 800485e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004862:	ed97 6a03 	vldr	s12, [r7, #12]
 8004866:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80049c0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800486a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800486e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004872:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004876:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800487a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800487e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004882:	e043      	b.n	800490c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	ee07 3a90 	vmov	s15, r3
 800488a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800488e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80049cc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004892:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004896:	4b48      	ldr	r3, [pc, #288]	@ (80049b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800489a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800489e:	ee07 3a90 	vmov	s15, r3
 80048a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80048aa:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80049c0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80048ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80048c6:	e021      	b.n	800490c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	ee07 3a90 	vmov	s15, r3
 80048ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048d2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80049c8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80048d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048da:	4b37      	ldr	r3, [pc, #220]	@ (80049b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80048dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048e2:	ee07 3a90 	vmov	s15, r3
 80048e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80048ee:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80049c0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80048f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004902:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004906:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800490a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800490c:	4b2a      	ldr	r3, [pc, #168]	@ (80049b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800490e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004910:	0a5b      	lsrs	r3, r3, #9
 8004912:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004916:	ee07 3a90 	vmov	s15, r3
 800491a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800491e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004922:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004926:	edd7 6a07 	vldr	s13, [r7, #28]
 800492a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800492e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004932:	ee17 2a90 	vmov	r2, s15
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800493a:	4b1f      	ldr	r3, [pc, #124]	@ (80049b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800493c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800493e:	0c1b      	lsrs	r3, r3, #16
 8004940:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004944:	ee07 3a90 	vmov	s15, r3
 8004948:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800494c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004950:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004954:	edd7 6a07 	vldr	s13, [r7, #28]
 8004958:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800495c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004960:	ee17 2a90 	vmov	r2, s15
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004968:	4b13      	ldr	r3, [pc, #76]	@ (80049b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800496a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800496c:	0e1b      	lsrs	r3, r3, #24
 800496e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004972:	ee07 3a90 	vmov	s15, r3
 8004976:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800497a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800497e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004982:	edd7 6a07 	vldr	s13, [r7, #28]
 8004986:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800498a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800498e:	ee17 2a90 	vmov	r2, s15
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004996:	e008      	b.n	80049aa <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2200      	movs	r2, #0
 800499c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	609a      	str	r2, [r3, #8]
}
 80049aa:	bf00      	nop
 80049ac:	3724      	adds	r7, #36	@ 0x24
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr
 80049b6:	bf00      	nop
 80049b8:	58024400 	.word	0x58024400
 80049bc:	03d09000 	.word	0x03d09000
 80049c0:	46000000 	.word	0x46000000
 80049c4:	4c742400 	.word	0x4c742400
 80049c8:	4a742400 	.word	0x4a742400
 80049cc:	4bbebc20 	.word	0x4bbebc20

080049d0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b084      	sub	sp, #16
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80049da:	2300      	movs	r3, #0
 80049dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80049de:	4b53      	ldr	r3, [pc, #332]	@ (8004b2c <RCCEx_PLL2_Config+0x15c>)
 80049e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049e2:	f003 0303 	and.w	r3, r3, #3
 80049e6:	2b03      	cmp	r3, #3
 80049e8:	d101      	bne.n	80049ee <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e099      	b.n	8004b22 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80049ee:	4b4f      	ldr	r3, [pc, #316]	@ (8004b2c <RCCEx_PLL2_Config+0x15c>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4a4e      	ldr	r2, [pc, #312]	@ (8004b2c <RCCEx_PLL2_Config+0x15c>)
 80049f4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80049f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049fa:	f7fc faab 	bl	8000f54 <HAL_GetTick>
 80049fe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004a00:	e008      	b.n	8004a14 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004a02:	f7fc faa7 	bl	8000f54 <HAL_GetTick>
 8004a06:	4602      	mov	r2, r0
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	1ad3      	subs	r3, r2, r3
 8004a0c:	2b02      	cmp	r3, #2
 8004a0e:	d901      	bls.n	8004a14 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004a10:	2303      	movs	r3, #3
 8004a12:	e086      	b.n	8004b22 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004a14:	4b45      	ldr	r3, [pc, #276]	@ (8004b2c <RCCEx_PLL2_Config+0x15c>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d1f0      	bne.n	8004a02 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004a20:	4b42      	ldr	r3, [pc, #264]	@ (8004b2c <RCCEx_PLL2_Config+0x15c>)
 8004a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a24:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	031b      	lsls	r3, r3, #12
 8004a2e:	493f      	ldr	r1, [pc, #252]	@ (8004b2c <RCCEx_PLL2_Config+0x15c>)
 8004a30:	4313      	orrs	r3, r2
 8004a32:	628b      	str	r3, [r1, #40]	@ 0x28
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	3b01      	subs	r3, #1
 8004a3a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	3b01      	subs	r3, #1
 8004a44:	025b      	lsls	r3, r3, #9
 8004a46:	b29b      	uxth	r3, r3
 8004a48:	431a      	orrs	r2, r3
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	68db      	ldr	r3, [r3, #12]
 8004a4e:	3b01      	subs	r3, #1
 8004a50:	041b      	lsls	r3, r3, #16
 8004a52:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004a56:	431a      	orrs	r2, r3
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	691b      	ldr	r3, [r3, #16]
 8004a5c:	3b01      	subs	r3, #1
 8004a5e:	061b      	lsls	r3, r3, #24
 8004a60:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004a64:	4931      	ldr	r1, [pc, #196]	@ (8004b2c <RCCEx_PLL2_Config+0x15c>)
 8004a66:	4313      	orrs	r3, r2
 8004a68:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004a6a:	4b30      	ldr	r3, [pc, #192]	@ (8004b2c <RCCEx_PLL2_Config+0x15c>)
 8004a6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a6e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	695b      	ldr	r3, [r3, #20]
 8004a76:	492d      	ldr	r1, [pc, #180]	@ (8004b2c <RCCEx_PLL2_Config+0x15c>)
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004a7c:	4b2b      	ldr	r3, [pc, #172]	@ (8004b2c <RCCEx_PLL2_Config+0x15c>)
 8004a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a80:	f023 0220 	bic.w	r2, r3, #32
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	699b      	ldr	r3, [r3, #24]
 8004a88:	4928      	ldr	r1, [pc, #160]	@ (8004b2c <RCCEx_PLL2_Config+0x15c>)
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004a8e:	4b27      	ldr	r3, [pc, #156]	@ (8004b2c <RCCEx_PLL2_Config+0x15c>)
 8004a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a92:	4a26      	ldr	r2, [pc, #152]	@ (8004b2c <RCCEx_PLL2_Config+0x15c>)
 8004a94:	f023 0310 	bic.w	r3, r3, #16
 8004a98:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004a9a:	4b24      	ldr	r3, [pc, #144]	@ (8004b2c <RCCEx_PLL2_Config+0x15c>)
 8004a9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a9e:	4b24      	ldr	r3, [pc, #144]	@ (8004b30 <RCCEx_PLL2_Config+0x160>)
 8004aa0:	4013      	ands	r3, r2
 8004aa2:	687a      	ldr	r2, [r7, #4]
 8004aa4:	69d2      	ldr	r2, [r2, #28]
 8004aa6:	00d2      	lsls	r2, r2, #3
 8004aa8:	4920      	ldr	r1, [pc, #128]	@ (8004b2c <RCCEx_PLL2_Config+0x15c>)
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004aae:	4b1f      	ldr	r3, [pc, #124]	@ (8004b2c <RCCEx_PLL2_Config+0x15c>)
 8004ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ab2:	4a1e      	ldr	r2, [pc, #120]	@ (8004b2c <RCCEx_PLL2_Config+0x15c>)
 8004ab4:	f043 0310 	orr.w	r3, r3, #16
 8004ab8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d106      	bne.n	8004ace <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004ac0:	4b1a      	ldr	r3, [pc, #104]	@ (8004b2c <RCCEx_PLL2_Config+0x15c>)
 8004ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac4:	4a19      	ldr	r2, [pc, #100]	@ (8004b2c <RCCEx_PLL2_Config+0x15c>)
 8004ac6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004aca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004acc:	e00f      	b.n	8004aee <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d106      	bne.n	8004ae2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004ad4:	4b15      	ldr	r3, [pc, #84]	@ (8004b2c <RCCEx_PLL2_Config+0x15c>)
 8004ad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ad8:	4a14      	ldr	r2, [pc, #80]	@ (8004b2c <RCCEx_PLL2_Config+0x15c>)
 8004ada:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ade:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004ae0:	e005      	b.n	8004aee <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004ae2:	4b12      	ldr	r3, [pc, #72]	@ (8004b2c <RCCEx_PLL2_Config+0x15c>)
 8004ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ae6:	4a11      	ldr	r2, [pc, #68]	@ (8004b2c <RCCEx_PLL2_Config+0x15c>)
 8004ae8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004aec:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004aee:	4b0f      	ldr	r3, [pc, #60]	@ (8004b2c <RCCEx_PLL2_Config+0x15c>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a0e      	ldr	r2, [pc, #56]	@ (8004b2c <RCCEx_PLL2_Config+0x15c>)
 8004af4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004af8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004afa:	f7fc fa2b 	bl	8000f54 <HAL_GetTick>
 8004afe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004b00:	e008      	b.n	8004b14 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004b02:	f7fc fa27 	bl	8000f54 <HAL_GetTick>
 8004b06:	4602      	mov	r2, r0
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	1ad3      	subs	r3, r2, r3
 8004b0c:	2b02      	cmp	r3, #2
 8004b0e:	d901      	bls.n	8004b14 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004b10:	2303      	movs	r3, #3
 8004b12:	e006      	b.n	8004b22 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004b14:	4b05      	ldr	r3, [pc, #20]	@ (8004b2c <RCCEx_PLL2_Config+0x15c>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d0f0      	beq.n	8004b02 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004b20:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b22:	4618      	mov	r0, r3
 8004b24:	3710      	adds	r7, #16
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}
 8004b2a:	bf00      	nop
 8004b2c:	58024400 	.word	0x58024400
 8004b30:	ffff0007 	.word	0xffff0007

08004b34 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b084      	sub	sp, #16
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
 8004b3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004b42:	4b53      	ldr	r3, [pc, #332]	@ (8004c90 <RCCEx_PLL3_Config+0x15c>)
 8004b44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b46:	f003 0303 	and.w	r3, r3, #3
 8004b4a:	2b03      	cmp	r3, #3
 8004b4c:	d101      	bne.n	8004b52 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e099      	b.n	8004c86 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004b52:	4b4f      	ldr	r3, [pc, #316]	@ (8004c90 <RCCEx_PLL3_Config+0x15c>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a4e      	ldr	r2, [pc, #312]	@ (8004c90 <RCCEx_PLL3_Config+0x15c>)
 8004b58:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b5c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b5e:	f7fc f9f9 	bl	8000f54 <HAL_GetTick>
 8004b62:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004b64:	e008      	b.n	8004b78 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004b66:	f7fc f9f5 	bl	8000f54 <HAL_GetTick>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	1ad3      	subs	r3, r2, r3
 8004b70:	2b02      	cmp	r3, #2
 8004b72:	d901      	bls.n	8004b78 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004b74:	2303      	movs	r3, #3
 8004b76:	e086      	b.n	8004c86 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004b78:	4b45      	ldr	r3, [pc, #276]	@ (8004c90 <RCCEx_PLL3_Config+0x15c>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d1f0      	bne.n	8004b66 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004b84:	4b42      	ldr	r3, [pc, #264]	@ (8004c90 <RCCEx_PLL3_Config+0x15c>)
 8004b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b88:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	051b      	lsls	r3, r3, #20
 8004b92:	493f      	ldr	r1, [pc, #252]	@ (8004c90 <RCCEx_PLL3_Config+0x15c>)
 8004b94:	4313      	orrs	r3, r2
 8004b96:	628b      	str	r3, [r1, #40]	@ 0x28
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	3b01      	subs	r3, #1
 8004b9e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	689b      	ldr	r3, [r3, #8]
 8004ba6:	3b01      	subs	r3, #1
 8004ba8:	025b      	lsls	r3, r3, #9
 8004baa:	b29b      	uxth	r3, r3
 8004bac:	431a      	orrs	r2, r3
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	68db      	ldr	r3, [r3, #12]
 8004bb2:	3b01      	subs	r3, #1
 8004bb4:	041b      	lsls	r3, r3, #16
 8004bb6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004bba:	431a      	orrs	r2, r3
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	691b      	ldr	r3, [r3, #16]
 8004bc0:	3b01      	subs	r3, #1
 8004bc2:	061b      	lsls	r3, r3, #24
 8004bc4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004bc8:	4931      	ldr	r1, [pc, #196]	@ (8004c90 <RCCEx_PLL3_Config+0x15c>)
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004bce:	4b30      	ldr	r3, [pc, #192]	@ (8004c90 <RCCEx_PLL3_Config+0x15c>)
 8004bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bd2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	695b      	ldr	r3, [r3, #20]
 8004bda:	492d      	ldr	r1, [pc, #180]	@ (8004c90 <RCCEx_PLL3_Config+0x15c>)
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004be0:	4b2b      	ldr	r3, [pc, #172]	@ (8004c90 <RCCEx_PLL3_Config+0x15c>)
 8004be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004be4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	699b      	ldr	r3, [r3, #24]
 8004bec:	4928      	ldr	r1, [pc, #160]	@ (8004c90 <RCCEx_PLL3_Config+0x15c>)
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004bf2:	4b27      	ldr	r3, [pc, #156]	@ (8004c90 <RCCEx_PLL3_Config+0x15c>)
 8004bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bf6:	4a26      	ldr	r2, [pc, #152]	@ (8004c90 <RCCEx_PLL3_Config+0x15c>)
 8004bf8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004bfc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004bfe:	4b24      	ldr	r3, [pc, #144]	@ (8004c90 <RCCEx_PLL3_Config+0x15c>)
 8004c00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c02:	4b24      	ldr	r3, [pc, #144]	@ (8004c94 <RCCEx_PLL3_Config+0x160>)
 8004c04:	4013      	ands	r3, r2
 8004c06:	687a      	ldr	r2, [r7, #4]
 8004c08:	69d2      	ldr	r2, [r2, #28]
 8004c0a:	00d2      	lsls	r2, r2, #3
 8004c0c:	4920      	ldr	r1, [pc, #128]	@ (8004c90 <RCCEx_PLL3_Config+0x15c>)
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004c12:	4b1f      	ldr	r3, [pc, #124]	@ (8004c90 <RCCEx_PLL3_Config+0x15c>)
 8004c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c16:	4a1e      	ldr	r2, [pc, #120]	@ (8004c90 <RCCEx_PLL3_Config+0x15c>)
 8004c18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d106      	bne.n	8004c32 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004c24:	4b1a      	ldr	r3, [pc, #104]	@ (8004c90 <RCCEx_PLL3_Config+0x15c>)
 8004c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c28:	4a19      	ldr	r2, [pc, #100]	@ (8004c90 <RCCEx_PLL3_Config+0x15c>)
 8004c2a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004c2e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004c30:	e00f      	b.n	8004c52 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	d106      	bne.n	8004c46 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004c38:	4b15      	ldr	r3, [pc, #84]	@ (8004c90 <RCCEx_PLL3_Config+0x15c>)
 8004c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c3c:	4a14      	ldr	r2, [pc, #80]	@ (8004c90 <RCCEx_PLL3_Config+0x15c>)
 8004c3e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004c42:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004c44:	e005      	b.n	8004c52 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004c46:	4b12      	ldr	r3, [pc, #72]	@ (8004c90 <RCCEx_PLL3_Config+0x15c>)
 8004c48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c4a:	4a11      	ldr	r2, [pc, #68]	@ (8004c90 <RCCEx_PLL3_Config+0x15c>)
 8004c4c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c50:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004c52:	4b0f      	ldr	r3, [pc, #60]	@ (8004c90 <RCCEx_PLL3_Config+0x15c>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a0e      	ldr	r2, [pc, #56]	@ (8004c90 <RCCEx_PLL3_Config+0x15c>)
 8004c58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c5c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c5e:	f7fc f979 	bl	8000f54 <HAL_GetTick>
 8004c62:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004c64:	e008      	b.n	8004c78 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004c66:	f7fc f975 	bl	8000f54 <HAL_GetTick>
 8004c6a:	4602      	mov	r2, r0
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	1ad3      	subs	r3, r2, r3
 8004c70:	2b02      	cmp	r3, #2
 8004c72:	d901      	bls.n	8004c78 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004c74:	2303      	movs	r3, #3
 8004c76:	e006      	b.n	8004c86 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004c78:	4b05      	ldr	r3, [pc, #20]	@ (8004c90 <RCCEx_PLL3_Config+0x15c>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d0f0      	beq.n	8004c66 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3710      	adds	r7, #16
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	58024400 	.word	0x58024400
 8004c94:	ffff0007 	.word	0xffff0007

08004c98 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b082      	sub	sp, #8
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d101      	bne.n	8004cac <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e02b      	b.n	8004d04 <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004cb2:	b2db      	uxtb	r3, r3
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d106      	bne.n	8004cc6 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f7fb fd95 	bl	80007f0 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2202      	movs	r2, #2
 8004cca:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681a      	ldr	r2, [r3, #0]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	3304      	adds	r3, #4
 8004cd6:	4619      	mov	r1, r3
 8004cd8:	4610      	mov	r0, r2
 8004cda:	f001 fd4b 	bl	8006774 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6818      	ldr	r0, [r3, #0]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	461a      	mov	r2, r3
 8004ce8:	6839      	ldr	r1, [r7, #0]
 8004cea:	f001 fd9f 	bl	800682c <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 8004cee:	4b07      	ldr	r3, [pc, #28]	@ (8004d0c <HAL_SDRAM_Init+0x74>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a06      	ldr	r2, [pc, #24]	@ (8004d0c <HAL_SDRAM_Init+0x74>)
 8004cf4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004cf8:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2201      	movs	r2, #1
 8004cfe:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8004d02:	2300      	movs	r3, #0
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3708      	adds	r7, #8
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	52004000 	.word	0x52004000

08004d10 <HAL_SDRAM_IRQHandler>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval HAL status
  */
void HAL_SDRAM_IRQHandler(SDRAM_HandleTypeDef *hsdram)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b082      	sub	sp, #8
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  /* Check SDRAM interrupt Rising edge flag */
  if (__FMC_SDRAM_GET_FLAG(hsdram->Instance, FMC_SDRAM_FLAG_REFRESH_IT))
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	699b      	ldr	r3, [r3, #24]
 8004d1e:	f003 0301 	and.w	r3, r3, #1
 8004d22:	2b01      	cmp	r3, #1
 8004d24:	d10a      	bne.n	8004d3c <HAL_SDRAM_IRQHandler+0x2c>
  {
    /* SDRAM refresh error interrupt callback */
#if (USE_HAL_SDRAM_REGISTER_CALLBACKS == 1)
    hsdram->RefreshErrorCallback(hsdram);
#else
    HAL_SDRAM_RefreshErrorCallback(hsdram);
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f000 f80c 	bl	8004d44 <HAL_SDRAM_RefreshErrorCallback>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */

    /* Clear SDRAM refresh error interrupt pending bit */
    __FMC_SDRAM_CLEAR_FLAG(hsdram->Instance, FMC_SDRAM_FLAG_REFRESH_ERROR);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	695a      	ldr	r2, [r3, #20]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f042 0201 	orr.w	r2, r2, #1
 8004d3a:	615a      	str	r2, [r3, #20]
  }
}
 8004d3c:	bf00      	nop
 8004d3e:	3708      	adds	r7, #8
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}

08004d44 <HAL_SDRAM_RefreshErrorCallback>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_RefreshErrorCallback(SDRAM_HandleTypeDef *hsdram)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b083      	sub	sp, #12
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
  UNUSED(hsdram);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_RefreshErrorCallback could be implemented in the user file
   */
}
 8004d4c:	bf00      	nop
 8004d4e:	370c      	adds	r7, #12
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr

08004d58 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b082      	sub	sp, #8
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d101      	bne.n	8004d6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	e042      	b.n	8004df0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d106      	bne.n	8004d82 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2200      	movs	r2, #0
 8004d78:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f7fb ffc7 	bl	8000d10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2224      	movs	r2, #36	@ 0x24
 8004d86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	681a      	ldr	r2, [r3, #0]
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f022 0201 	bic.w	r2, r2, #1
 8004d98:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004d9a:	6878      	ldr	r0, [r7, #4]
 8004d9c:	f000 fc06 	bl	80055ac <UART_SetConfig>
 8004da0:	4603      	mov	r3, r0
 8004da2:	2b01      	cmp	r3, #1
 8004da4:	d101      	bne.n	8004daa <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	e022      	b.n	8004df0 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d002      	beq.n	8004db8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	f001 f962 	bl	800607c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	685a      	ldr	r2, [r3, #4]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004dc6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	689a      	ldr	r2, [r3, #8]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004dd6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f042 0201 	orr.w	r2, r2, #1
 8004de6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004de8:	6878      	ldr	r0, [r7, #4]
 8004dea:	f001 f9e9 	bl	80061c0 <UART_CheckIdleState>
 8004dee:	4603      	mov	r3, r0
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	3708      	adds	r7, #8
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}

08004df8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b0ba      	sub	sp, #232	@ 0xe8
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	69db      	ldr	r3, [r3, #28]
 8004e06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	689b      	ldr	r3, [r3, #8]
 8004e1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004e1e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004e22:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004e26:	4013      	ands	r3, r2
 8004e28:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004e2c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d11b      	bne.n	8004e6c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004e34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e38:	f003 0320 	and.w	r3, r3, #32
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d015      	beq.n	8004e6c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004e40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e44:	f003 0320 	and.w	r3, r3, #32
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d105      	bne.n	8004e58 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004e4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d009      	beq.n	8004e6c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	f000 8377 	beq.w	8005550 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	4798      	blx	r3
      }
      return;
 8004e6a:	e371      	b.n	8005550 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004e6c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	f000 8123 	beq.w	80050bc <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004e76:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004e7a:	4b8d      	ldr	r3, [pc, #564]	@ (80050b0 <HAL_UART_IRQHandler+0x2b8>)
 8004e7c:	4013      	ands	r3, r2
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d106      	bne.n	8004e90 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004e82:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004e86:	4b8b      	ldr	r3, [pc, #556]	@ (80050b4 <HAL_UART_IRQHandler+0x2bc>)
 8004e88:	4013      	ands	r3, r2
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	f000 8116 	beq.w	80050bc <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004e90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e94:	f003 0301 	and.w	r3, r3, #1
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d011      	beq.n	8004ec0 <HAL_UART_IRQHandler+0xc8>
 8004e9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ea0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d00b      	beq.n	8004ec0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	2201      	movs	r2, #1
 8004eae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eb6:	f043 0201 	orr.w	r2, r3, #1
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004ec0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ec4:	f003 0302 	and.w	r3, r3, #2
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d011      	beq.n	8004ef0 <HAL_UART_IRQHandler+0xf8>
 8004ecc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004ed0:	f003 0301 	and.w	r3, r3, #1
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d00b      	beq.n	8004ef0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	2202      	movs	r2, #2
 8004ede:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ee6:	f043 0204 	orr.w	r2, r3, #4
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004ef0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ef4:	f003 0304 	and.w	r3, r3, #4
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d011      	beq.n	8004f20 <HAL_UART_IRQHandler+0x128>
 8004efc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f00:	f003 0301 	and.w	r3, r3, #1
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d00b      	beq.n	8004f20 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	2204      	movs	r2, #4
 8004f0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f16:	f043 0202 	orr.w	r2, r3, #2
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004f20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f24:	f003 0308 	and.w	r3, r3, #8
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d017      	beq.n	8004f5c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004f2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f30:	f003 0320 	and.w	r3, r3, #32
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d105      	bne.n	8004f44 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8004f38:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004f3c:	4b5c      	ldr	r3, [pc, #368]	@ (80050b0 <HAL_UART_IRQHandler+0x2b8>)
 8004f3e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d00b      	beq.n	8004f5c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	2208      	movs	r2, #8
 8004f4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f52:	f043 0208 	orr.w	r2, r3, #8
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004f5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d012      	beq.n	8004f8e <HAL_UART_IRQHandler+0x196>
 8004f68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f6c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d00c      	beq.n	8004f8e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004f7c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f84:	f043 0220 	orr.w	r2, r3, #32
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	f000 82dd 	beq.w	8005554 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004f9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f9e:	f003 0320 	and.w	r3, r3, #32
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d013      	beq.n	8004fce <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004fa6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004faa:	f003 0320 	and.w	r3, r3, #32
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d105      	bne.n	8004fbe <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004fb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004fb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d007      	beq.n	8004fce <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d003      	beq.n	8004fce <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fd4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fe2:	2b40      	cmp	r3, #64	@ 0x40
 8004fe4:	d005      	beq.n	8004ff2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004fe6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004fea:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d054      	beq.n	800509c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f001 f9f6 	bl	80063e4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005002:	2b40      	cmp	r3, #64	@ 0x40
 8005004:	d146      	bne.n	8005094 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	3308      	adds	r3, #8
 800500c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005010:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005014:	e853 3f00 	ldrex	r3, [r3]
 8005018:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800501c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005020:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005024:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	3308      	adds	r3, #8
 800502e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005032:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005036:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800503a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800503e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005042:	e841 2300 	strex	r3, r2, [r1]
 8005046:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800504a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800504e:	2b00      	cmp	r3, #0
 8005050:	d1d9      	bne.n	8005006 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005058:	2b00      	cmp	r3, #0
 800505a:	d017      	beq.n	800508c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005062:	4a15      	ldr	r2, [pc, #84]	@ (80050b8 <HAL_UART_IRQHandler+0x2c0>)
 8005064:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800506c:	4618      	mov	r0, r3
 800506e:	f7fc fbb7 	bl	80017e0 <HAL_DMA_Abort_IT>
 8005072:	4603      	mov	r3, r0
 8005074:	2b00      	cmp	r3, #0
 8005076:	d019      	beq.n	80050ac <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800507e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005080:	687a      	ldr	r2, [r7, #4]
 8005082:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005086:	4610      	mov	r0, r2
 8005088:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800508a:	e00f      	b.n	80050ac <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800508c:	6878      	ldr	r0, [r7, #4]
 800508e:	f000 fa77 	bl	8005580 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005092:	e00b      	b.n	80050ac <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	f000 fa73 	bl	8005580 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800509a:	e007      	b.n	80050ac <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f000 fa6f 	bl	8005580 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2200      	movs	r2, #0
 80050a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80050aa:	e253      	b.n	8005554 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050ac:	bf00      	nop
    return;
 80050ae:	e251      	b.n	8005554 <HAL_UART_IRQHandler+0x75c>
 80050b0:	10000001 	.word	0x10000001
 80050b4:	04000120 	.word	0x04000120
 80050b8:	080064b1 	.word	0x080064b1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	f040 81e7 	bne.w	8005494 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80050c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050ca:	f003 0310 	and.w	r3, r3, #16
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	f000 81e0 	beq.w	8005494 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80050d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050d8:	f003 0310 	and.w	r3, r3, #16
 80050dc:	2b00      	cmp	r3, #0
 80050de:	f000 81d9 	beq.w	8005494 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	2210      	movs	r2, #16
 80050e8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050f4:	2b40      	cmp	r3, #64	@ 0x40
 80050f6:	f040 8151 	bne.w	800539c <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a96      	ldr	r2, [pc, #600]	@ (800535c <HAL_UART_IRQHandler+0x564>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d068      	beq.n	80051da <HAL_UART_IRQHandler+0x3e2>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a93      	ldr	r2, [pc, #588]	@ (8005360 <HAL_UART_IRQHandler+0x568>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d061      	beq.n	80051da <HAL_UART_IRQHandler+0x3e2>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	4a91      	ldr	r2, [pc, #580]	@ (8005364 <HAL_UART_IRQHandler+0x56c>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d05a      	beq.n	80051da <HAL_UART_IRQHandler+0x3e2>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4a8e      	ldr	r2, [pc, #568]	@ (8005368 <HAL_UART_IRQHandler+0x570>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d053      	beq.n	80051da <HAL_UART_IRQHandler+0x3e2>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a8c      	ldr	r2, [pc, #560]	@ (800536c <HAL_UART_IRQHandler+0x574>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d04c      	beq.n	80051da <HAL_UART_IRQHandler+0x3e2>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a89      	ldr	r2, [pc, #548]	@ (8005370 <HAL_UART_IRQHandler+0x578>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d045      	beq.n	80051da <HAL_UART_IRQHandler+0x3e2>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a87      	ldr	r2, [pc, #540]	@ (8005374 <HAL_UART_IRQHandler+0x57c>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d03e      	beq.n	80051da <HAL_UART_IRQHandler+0x3e2>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a84      	ldr	r2, [pc, #528]	@ (8005378 <HAL_UART_IRQHandler+0x580>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d037      	beq.n	80051da <HAL_UART_IRQHandler+0x3e2>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a82      	ldr	r2, [pc, #520]	@ (800537c <HAL_UART_IRQHandler+0x584>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d030      	beq.n	80051da <HAL_UART_IRQHandler+0x3e2>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a7f      	ldr	r2, [pc, #508]	@ (8005380 <HAL_UART_IRQHandler+0x588>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d029      	beq.n	80051da <HAL_UART_IRQHandler+0x3e2>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a7d      	ldr	r2, [pc, #500]	@ (8005384 <HAL_UART_IRQHandler+0x58c>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d022      	beq.n	80051da <HAL_UART_IRQHandler+0x3e2>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a7a      	ldr	r2, [pc, #488]	@ (8005388 <HAL_UART_IRQHandler+0x590>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d01b      	beq.n	80051da <HAL_UART_IRQHandler+0x3e2>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a78      	ldr	r2, [pc, #480]	@ (800538c <HAL_UART_IRQHandler+0x594>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d014      	beq.n	80051da <HAL_UART_IRQHandler+0x3e2>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a75      	ldr	r2, [pc, #468]	@ (8005390 <HAL_UART_IRQHandler+0x598>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d00d      	beq.n	80051da <HAL_UART_IRQHandler+0x3e2>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a73      	ldr	r2, [pc, #460]	@ (8005394 <HAL_UART_IRQHandler+0x59c>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d006      	beq.n	80051da <HAL_UART_IRQHandler+0x3e2>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a70      	ldr	r2, [pc, #448]	@ (8005398 <HAL_UART_IRQHandler+0x5a0>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d106      	bne.n	80051e8 <HAL_UART_IRQHandler+0x3f0>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	b29b      	uxth	r3, r3
 80051e6:	e005      	b.n	80051f4 <HAL_UART_IRQHandler+0x3fc>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	b29b      	uxth	r3, r3
 80051f4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80051f8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	f000 81ab 	beq.w	8005558 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005208:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800520c:	429a      	cmp	r2, r3
 800520e:	f080 81a3 	bcs.w	8005558 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005218:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005222:	69db      	ldr	r3, [r3, #28]
 8005224:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005228:	f000 8087 	beq.w	800533a <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005234:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005238:	e853 3f00 	ldrex	r3, [r3]
 800523c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005240:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005244:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005248:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	461a      	mov	r2, r3
 8005252:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005256:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800525a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800525e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005262:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005266:	e841 2300 	strex	r3, r2, [r1]
 800526a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800526e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005272:	2b00      	cmp	r3, #0
 8005274:	d1da      	bne.n	800522c <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	3308      	adds	r3, #8
 800527c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800527e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005280:	e853 3f00 	ldrex	r3, [r3]
 8005284:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005286:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005288:	f023 0301 	bic.w	r3, r3, #1
 800528c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	3308      	adds	r3, #8
 8005296:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800529a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800529e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052a0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80052a2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80052a6:	e841 2300 	strex	r3, r2, [r1]
 80052aa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80052ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d1e1      	bne.n	8005276 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	3308      	adds	r3, #8
 80052b8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80052bc:	e853 3f00 	ldrex	r3, [r3]
 80052c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80052c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80052c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	3308      	adds	r3, #8
 80052d2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80052d6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80052d8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052da:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80052dc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80052de:	e841 2300 	strex	r3, r2, [r1]
 80052e2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80052e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d1e3      	bne.n	80052b2 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2220      	movs	r2, #32
 80052ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2200      	movs	r2, #0
 80052f6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005300:	e853 3f00 	ldrex	r3, [r3]
 8005304:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005306:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005308:	f023 0310 	bic.w	r3, r3, #16
 800530c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	461a      	mov	r2, r3
 8005316:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800531a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800531c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800531e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005320:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005322:	e841 2300 	strex	r3, r2, [r1]
 8005326:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005328:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800532a:	2b00      	cmp	r3, #0
 800532c:	d1e4      	bne.n	80052f8 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005334:	4618      	mov	r0, r3
 8005336:	f7fb ff35 	bl	80011a4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2202      	movs	r2, #2
 800533e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800534c:	b29b      	uxth	r3, r3
 800534e:	1ad3      	subs	r3, r2, r3
 8005350:	b29b      	uxth	r3, r3
 8005352:	4619      	mov	r1, r3
 8005354:	6878      	ldr	r0, [r7, #4]
 8005356:	f000 f91d 	bl	8005594 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800535a:	e0fd      	b.n	8005558 <HAL_UART_IRQHandler+0x760>
 800535c:	40020010 	.word	0x40020010
 8005360:	40020028 	.word	0x40020028
 8005364:	40020040 	.word	0x40020040
 8005368:	40020058 	.word	0x40020058
 800536c:	40020070 	.word	0x40020070
 8005370:	40020088 	.word	0x40020088
 8005374:	400200a0 	.word	0x400200a0
 8005378:	400200b8 	.word	0x400200b8
 800537c:	40020410 	.word	0x40020410
 8005380:	40020428 	.word	0x40020428
 8005384:	40020440 	.word	0x40020440
 8005388:	40020458 	.word	0x40020458
 800538c:	40020470 	.word	0x40020470
 8005390:	40020488 	.word	0x40020488
 8005394:	400204a0 	.word	0x400204a0
 8005398:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	1ad3      	subs	r3, r2, r3
 80053ac:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80053b6:	b29b      	uxth	r3, r3
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	f000 80cf 	beq.w	800555c <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 80053be:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	f000 80ca 	beq.w	800555c <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053d0:	e853 3f00 	ldrex	r3, [r3]
 80053d4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80053d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80053dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	461a      	mov	r2, r3
 80053e6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80053ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80053ec:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80053f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80053f2:	e841 2300 	strex	r3, r2, [r1]
 80053f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80053f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d1e4      	bne.n	80053c8 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	3308      	adds	r3, #8
 8005404:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005408:	e853 3f00 	ldrex	r3, [r3]
 800540c:	623b      	str	r3, [r7, #32]
   return(result);
 800540e:	6a3a      	ldr	r2, [r7, #32]
 8005410:	4b55      	ldr	r3, [pc, #340]	@ (8005568 <HAL_UART_IRQHandler+0x770>)
 8005412:	4013      	ands	r3, r2
 8005414:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	3308      	adds	r3, #8
 800541e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005422:	633a      	str	r2, [r7, #48]	@ 0x30
 8005424:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005426:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005428:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800542a:	e841 2300 	strex	r3, r2, [r1]
 800542e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005430:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005432:	2b00      	cmp	r3, #0
 8005434:	d1e3      	bne.n	80053fe <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2220      	movs	r2, #32
 800543a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2200      	movs	r2, #0
 8005442:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	e853 3f00 	ldrex	r3, [r3]
 8005456:	60fb      	str	r3, [r7, #12]
   return(result);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f023 0310 	bic.w	r3, r3, #16
 800545e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	461a      	mov	r2, r3
 8005468:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800546c:	61fb      	str	r3, [r7, #28]
 800546e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005470:	69b9      	ldr	r1, [r7, #24]
 8005472:	69fa      	ldr	r2, [r7, #28]
 8005474:	e841 2300 	strex	r3, r2, [r1]
 8005478:	617b      	str	r3, [r7, #20]
   return(result);
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d1e4      	bne.n	800544a <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2202      	movs	r2, #2
 8005484:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005486:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800548a:	4619      	mov	r1, r3
 800548c:	6878      	ldr	r0, [r7, #4]
 800548e:	f000 f881 	bl	8005594 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005492:	e063      	b.n	800555c <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005494:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005498:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800549c:	2b00      	cmp	r3, #0
 800549e:	d00e      	beq.n	80054be <HAL_UART_IRQHandler+0x6c6>
 80054a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054a4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d008      	beq.n	80054be <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80054b4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f001 f83b 	bl	8006532 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80054bc:	e051      	b.n	8005562 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80054be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d014      	beq.n	80054f4 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80054ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d105      	bne.n	80054e2 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80054d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d008      	beq.n	80054f4 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d03a      	beq.n	8005560 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	4798      	blx	r3
    }
    return;
 80054f2:	e035      	b.n	8005560 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80054f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d009      	beq.n	8005514 <HAL_UART_IRQHandler+0x71c>
 8005500:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005504:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005508:	2b00      	cmp	r3, #0
 800550a:	d003      	beq.n	8005514 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 800550c:	6878      	ldr	r0, [r7, #4]
 800550e:	f000 ffe5 	bl	80064dc <UART_EndTransmit_IT>
    return;
 8005512:	e026      	b.n	8005562 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005514:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005518:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800551c:	2b00      	cmp	r3, #0
 800551e:	d009      	beq.n	8005534 <HAL_UART_IRQHandler+0x73c>
 8005520:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005524:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005528:	2b00      	cmp	r3, #0
 800552a:	d003      	beq.n	8005534 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800552c:	6878      	ldr	r0, [r7, #4]
 800552e:	f001 f814 	bl	800655a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005532:	e016      	b.n	8005562 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005534:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005538:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800553c:	2b00      	cmp	r3, #0
 800553e:	d010      	beq.n	8005562 <HAL_UART_IRQHandler+0x76a>
 8005540:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005544:	2b00      	cmp	r3, #0
 8005546:	da0c      	bge.n	8005562 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	f000 fffc 	bl	8006546 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800554e:	e008      	b.n	8005562 <HAL_UART_IRQHandler+0x76a>
      return;
 8005550:	bf00      	nop
 8005552:	e006      	b.n	8005562 <HAL_UART_IRQHandler+0x76a>
    return;
 8005554:	bf00      	nop
 8005556:	e004      	b.n	8005562 <HAL_UART_IRQHandler+0x76a>
      return;
 8005558:	bf00      	nop
 800555a:	e002      	b.n	8005562 <HAL_UART_IRQHandler+0x76a>
      return;
 800555c:	bf00      	nop
 800555e:	e000      	b.n	8005562 <HAL_UART_IRQHandler+0x76a>
    return;
 8005560:	bf00      	nop
  }
}
 8005562:	37e8      	adds	r7, #232	@ 0xe8
 8005564:	46bd      	mov	sp, r7
 8005566:	bd80      	pop	{r7, pc}
 8005568:	effffffe 	.word	0xeffffffe

0800556c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800556c:	b480      	push	{r7}
 800556e:	b083      	sub	sp, #12
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005574:	bf00      	nop
 8005576:	370c      	adds	r7, #12
 8005578:	46bd      	mov	sp, r7
 800557a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557e:	4770      	bx	lr

08005580 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005580:	b480      	push	{r7}
 8005582:	b083      	sub	sp, #12
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005588:	bf00      	nop
 800558a:	370c      	adds	r7, #12
 800558c:	46bd      	mov	sp, r7
 800558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005592:	4770      	bx	lr

08005594 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005594:	b480      	push	{r7}
 8005596:	b083      	sub	sp, #12
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
 800559c:	460b      	mov	r3, r1
 800559e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80055a0:	bf00      	nop
 80055a2:	370c      	adds	r7, #12
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr

080055ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055b0:	b092      	sub	sp, #72	@ 0x48
 80055b2:	af00      	add	r7, sp, #0
 80055b4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80055b6:	2300      	movs	r3, #0
 80055b8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	689a      	ldr	r2, [r3, #8]
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	691b      	ldr	r3, [r3, #16]
 80055c4:	431a      	orrs	r2, r3
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	695b      	ldr	r3, [r3, #20]
 80055ca:	431a      	orrs	r2, r3
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	69db      	ldr	r3, [r3, #28]
 80055d0:	4313      	orrs	r3, r2
 80055d2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	4bbe      	ldr	r3, [pc, #760]	@ (80058d4 <UART_SetConfig+0x328>)
 80055dc:	4013      	ands	r3, r2
 80055de:	697a      	ldr	r2, [r7, #20]
 80055e0:	6812      	ldr	r2, [r2, #0]
 80055e2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80055e4:	430b      	orrs	r3, r1
 80055e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	68da      	ldr	r2, [r3, #12]
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	430a      	orrs	r2, r1
 80055fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	699b      	ldr	r3, [r3, #24]
 8005602:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4ab3      	ldr	r2, [pc, #716]	@ (80058d8 <UART_SetConfig+0x32c>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d004      	beq.n	8005618 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	6a1b      	ldr	r3, [r3, #32]
 8005612:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005614:	4313      	orrs	r3, r2
 8005616:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	689a      	ldr	r2, [r3, #8]
 800561e:	4baf      	ldr	r3, [pc, #700]	@ (80058dc <UART_SetConfig+0x330>)
 8005620:	4013      	ands	r3, r2
 8005622:	697a      	ldr	r2, [r7, #20]
 8005624:	6812      	ldr	r2, [r2, #0]
 8005626:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005628:	430b      	orrs	r3, r1
 800562a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005632:	f023 010f 	bic.w	r1, r3, #15
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	430a      	orrs	r2, r1
 8005640:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	4aa6      	ldr	r2, [pc, #664]	@ (80058e0 <UART_SetConfig+0x334>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d177      	bne.n	800573c <UART_SetConfig+0x190>
 800564c:	4ba5      	ldr	r3, [pc, #660]	@ (80058e4 <UART_SetConfig+0x338>)
 800564e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005650:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005654:	2b28      	cmp	r3, #40	@ 0x28
 8005656:	d86d      	bhi.n	8005734 <UART_SetConfig+0x188>
 8005658:	a201      	add	r2, pc, #4	@ (adr r2, 8005660 <UART_SetConfig+0xb4>)
 800565a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800565e:	bf00      	nop
 8005660:	08005705 	.word	0x08005705
 8005664:	08005735 	.word	0x08005735
 8005668:	08005735 	.word	0x08005735
 800566c:	08005735 	.word	0x08005735
 8005670:	08005735 	.word	0x08005735
 8005674:	08005735 	.word	0x08005735
 8005678:	08005735 	.word	0x08005735
 800567c:	08005735 	.word	0x08005735
 8005680:	0800570d 	.word	0x0800570d
 8005684:	08005735 	.word	0x08005735
 8005688:	08005735 	.word	0x08005735
 800568c:	08005735 	.word	0x08005735
 8005690:	08005735 	.word	0x08005735
 8005694:	08005735 	.word	0x08005735
 8005698:	08005735 	.word	0x08005735
 800569c:	08005735 	.word	0x08005735
 80056a0:	08005715 	.word	0x08005715
 80056a4:	08005735 	.word	0x08005735
 80056a8:	08005735 	.word	0x08005735
 80056ac:	08005735 	.word	0x08005735
 80056b0:	08005735 	.word	0x08005735
 80056b4:	08005735 	.word	0x08005735
 80056b8:	08005735 	.word	0x08005735
 80056bc:	08005735 	.word	0x08005735
 80056c0:	0800571d 	.word	0x0800571d
 80056c4:	08005735 	.word	0x08005735
 80056c8:	08005735 	.word	0x08005735
 80056cc:	08005735 	.word	0x08005735
 80056d0:	08005735 	.word	0x08005735
 80056d4:	08005735 	.word	0x08005735
 80056d8:	08005735 	.word	0x08005735
 80056dc:	08005735 	.word	0x08005735
 80056e0:	08005725 	.word	0x08005725
 80056e4:	08005735 	.word	0x08005735
 80056e8:	08005735 	.word	0x08005735
 80056ec:	08005735 	.word	0x08005735
 80056f0:	08005735 	.word	0x08005735
 80056f4:	08005735 	.word	0x08005735
 80056f8:	08005735 	.word	0x08005735
 80056fc:	08005735 	.word	0x08005735
 8005700:	0800572d 	.word	0x0800572d
 8005704:	2301      	movs	r3, #1
 8005706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800570a:	e222      	b.n	8005b52 <UART_SetConfig+0x5a6>
 800570c:	2304      	movs	r3, #4
 800570e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005712:	e21e      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005714:	2308      	movs	r3, #8
 8005716:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800571a:	e21a      	b.n	8005b52 <UART_SetConfig+0x5a6>
 800571c:	2310      	movs	r3, #16
 800571e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005722:	e216      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005724:	2320      	movs	r3, #32
 8005726:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800572a:	e212      	b.n	8005b52 <UART_SetConfig+0x5a6>
 800572c:	2340      	movs	r3, #64	@ 0x40
 800572e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005732:	e20e      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005734:	2380      	movs	r3, #128	@ 0x80
 8005736:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800573a:	e20a      	b.n	8005b52 <UART_SetConfig+0x5a6>
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a69      	ldr	r2, [pc, #420]	@ (80058e8 <UART_SetConfig+0x33c>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d130      	bne.n	80057a8 <UART_SetConfig+0x1fc>
 8005746:	4b67      	ldr	r3, [pc, #412]	@ (80058e4 <UART_SetConfig+0x338>)
 8005748:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800574a:	f003 0307 	and.w	r3, r3, #7
 800574e:	2b05      	cmp	r3, #5
 8005750:	d826      	bhi.n	80057a0 <UART_SetConfig+0x1f4>
 8005752:	a201      	add	r2, pc, #4	@ (adr r2, 8005758 <UART_SetConfig+0x1ac>)
 8005754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005758:	08005771 	.word	0x08005771
 800575c:	08005779 	.word	0x08005779
 8005760:	08005781 	.word	0x08005781
 8005764:	08005789 	.word	0x08005789
 8005768:	08005791 	.word	0x08005791
 800576c:	08005799 	.word	0x08005799
 8005770:	2300      	movs	r3, #0
 8005772:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005776:	e1ec      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005778:	2304      	movs	r3, #4
 800577a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800577e:	e1e8      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005780:	2308      	movs	r3, #8
 8005782:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005786:	e1e4      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005788:	2310      	movs	r3, #16
 800578a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800578e:	e1e0      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005790:	2320      	movs	r3, #32
 8005792:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005796:	e1dc      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005798:	2340      	movs	r3, #64	@ 0x40
 800579a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800579e:	e1d8      	b.n	8005b52 <UART_SetConfig+0x5a6>
 80057a0:	2380      	movs	r3, #128	@ 0x80
 80057a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057a6:	e1d4      	b.n	8005b52 <UART_SetConfig+0x5a6>
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4a4f      	ldr	r2, [pc, #316]	@ (80058ec <UART_SetConfig+0x340>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d130      	bne.n	8005814 <UART_SetConfig+0x268>
 80057b2:	4b4c      	ldr	r3, [pc, #304]	@ (80058e4 <UART_SetConfig+0x338>)
 80057b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057b6:	f003 0307 	and.w	r3, r3, #7
 80057ba:	2b05      	cmp	r3, #5
 80057bc:	d826      	bhi.n	800580c <UART_SetConfig+0x260>
 80057be:	a201      	add	r2, pc, #4	@ (adr r2, 80057c4 <UART_SetConfig+0x218>)
 80057c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057c4:	080057dd 	.word	0x080057dd
 80057c8:	080057e5 	.word	0x080057e5
 80057cc:	080057ed 	.word	0x080057ed
 80057d0:	080057f5 	.word	0x080057f5
 80057d4:	080057fd 	.word	0x080057fd
 80057d8:	08005805 	.word	0x08005805
 80057dc:	2300      	movs	r3, #0
 80057de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057e2:	e1b6      	b.n	8005b52 <UART_SetConfig+0x5a6>
 80057e4:	2304      	movs	r3, #4
 80057e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057ea:	e1b2      	b.n	8005b52 <UART_SetConfig+0x5a6>
 80057ec:	2308      	movs	r3, #8
 80057ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057f2:	e1ae      	b.n	8005b52 <UART_SetConfig+0x5a6>
 80057f4:	2310      	movs	r3, #16
 80057f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057fa:	e1aa      	b.n	8005b52 <UART_SetConfig+0x5a6>
 80057fc:	2320      	movs	r3, #32
 80057fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005802:	e1a6      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005804:	2340      	movs	r3, #64	@ 0x40
 8005806:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800580a:	e1a2      	b.n	8005b52 <UART_SetConfig+0x5a6>
 800580c:	2380      	movs	r3, #128	@ 0x80
 800580e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005812:	e19e      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005814:	697b      	ldr	r3, [r7, #20]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a35      	ldr	r2, [pc, #212]	@ (80058f0 <UART_SetConfig+0x344>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d130      	bne.n	8005880 <UART_SetConfig+0x2d4>
 800581e:	4b31      	ldr	r3, [pc, #196]	@ (80058e4 <UART_SetConfig+0x338>)
 8005820:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005822:	f003 0307 	and.w	r3, r3, #7
 8005826:	2b05      	cmp	r3, #5
 8005828:	d826      	bhi.n	8005878 <UART_SetConfig+0x2cc>
 800582a:	a201      	add	r2, pc, #4	@ (adr r2, 8005830 <UART_SetConfig+0x284>)
 800582c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005830:	08005849 	.word	0x08005849
 8005834:	08005851 	.word	0x08005851
 8005838:	08005859 	.word	0x08005859
 800583c:	08005861 	.word	0x08005861
 8005840:	08005869 	.word	0x08005869
 8005844:	08005871 	.word	0x08005871
 8005848:	2300      	movs	r3, #0
 800584a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800584e:	e180      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005850:	2304      	movs	r3, #4
 8005852:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005856:	e17c      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005858:	2308      	movs	r3, #8
 800585a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800585e:	e178      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005860:	2310      	movs	r3, #16
 8005862:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005866:	e174      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005868:	2320      	movs	r3, #32
 800586a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800586e:	e170      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005870:	2340      	movs	r3, #64	@ 0x40
 8005872:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005876:	e16c      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005878:	2380      	movs	r3, #128	@ 0x80
 800587a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800587e:	e168      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a1b      	ldr	r2, [pc, #108]	@ (80058f4 <UART_SetConfig+0x348>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d142      	bne.n	8005910 <UART_SetConfig+0x364>
 800588a:	4b16      	ldr	r3, [pc, #88]	@ (80058e4 <UART_SetConfig+0x338>)
 800588c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800588e:	f003 0307 	and.w	r3, r3, #7
 8005892:	2b05      	cmp	r3, #5
 8005894:	d838      	bhi.n	8005908 <UART_SetConfig+0x35c>
 8005896:	a201      	add	r2, pc, #4	@ (adr r2, 800589c <UART_SetConfig+0x2f0>)
 8005898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800589c:	080058b5 	.word	0x080058b5
 80058a0:	080058bd 	.word	0x080058bd
 80058a4:	080058c5 	.word	0x080058c5
 80058a8:	080058cd 	.word	0x080058cd
 80058ac:	080058f9 	.word	0x080058f9
 80058b0:	08005901 	.word	0x08005901
 80058b4:	2300      	movs	r3, #0
 80058b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058ba:	e14a      	b.n	8005b52 <UART_SetConfig+0x5a6>
 80058bc:	2304      	movs	r3, #4
 80058be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058c2:	e146      	b.n	8005b52 <UART_SetConfig+0x5a6>
 80058c4:	2308      	movs	r3, #8
 80058c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058ca:	e142      	b.n	8005b52 <UART_SetConfig+0x5a6>
 80058cc:	2310      	movs	r3, #16
 80058ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058d2:	e13e      	b.n	8005b52 <UART_SetConfig+0x5a6>
 80058d4:	cfff69f3 	.word	0xcfff69f3
 80058d8:	58000c00 	.word	0x58000c00
 80058dc:	11fff4ff 	.word	0x11fff4ff
 80058e0:	40011000 	.word	0x40011000
 80058e4:	58024400 	.word	0x58024400
 80058e8:	40004400 	.word	0x40004400
 80058ec:	40004800 	.word	0x40004800
 80058f0:	40004c00 	.word	0x40004c00
 80058f4:	40005000 	.word	0x40005000
 80058f8:	2320      	movs	r3, #32
 80058fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058fe:	e128      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005900:	2340      	movs	r3, #64	@ 0x40
 8005902:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005906:	e124      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005908:	2380      	movs	r3, #128	@ 0x80
 800590a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800590e:	e120      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4acb      	ldr	r2, [pc, #812]	@ (8005c44 <UART_SetConfig+0x698>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d176      	bne.n	8005a08 <UART_SetConfig+0x45c>
 800591a:	4bcb      	ldr	r3, [pc, #812]	@ (8005c48 <UART_SetConfig+0x69c>)
 800591c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800591e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005922:	2b28      	cmp	r3, #40	@ 0x28
 8005924:	d86c      	bhi.n	8005a00 <UART_SetConfig+0x454>
 8005926:	a201      	add	r2, pc, #4	@ (adr r2, 800592c <UART_SetConfig+0x380>)
 8005928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800592c:	080059d1 	.word	0x080059d1
 8005930:	08005a01 	.word	0x08005a01
 8005934:	08005a01 	.word	0x08005a01
 8005938:	08005a01 	.word	0x08005a01
 800593c:	08005a01 	.word	0x08005a01
 8005940:	08005a01 	.word	0x08005a01
 8005944:	08005a01 	.word	0x08005a01
 8005948:	08005a01 	.word	0x08005a01
 800594c:	080059d9 	.word	0x080059d9
 8005950:	08005a01 	.word	0x08005a01
 8005954:	08005a01 	.word	0x08005a01
 8005958:	08005a01 	.word	0x08005a01
 800595c:	08005a01 	.word	0x08005a01
 8005960:	08005a01 	.word	0x08005a01
 8005964:	08005a01 	.word	0x08005a01
 8005968:	08005a01 	.word	0x08005a01
 800596c:	080059e1 	.word	0x080059e1
 8005970:	08005a01 	.word	0x08005a01
 8005974:	08005a01 	.word	0x08005a01
 8005978:	08005a01 	.word	0x08005a01
 800597c:	08005a01 	.word	0x08005a01
 8005980:	08005a01 	.word	0x08005a01
 8005984:	08005a01 	.word	0x08005a01
 8005988:	08005a01 	.word	0x08005a01
 800598c:	080059e9 	.word	0x080059e9
 8005990:	08005a01 	.word	0x08005a01
 8005994:	08005a01 	.word	0x08005a01
 8005998:	08005a01 	.word	0x08005a01
 800599c:	08005a01 	.word	0x08005a01
 80059a0:	08005a01 	.word	0x08005a01
 80059a4:	08005a01 	.word	0x08005a01
 80059a8:	08005a01 	.word	0x08005a01
 80059ac:	080059f1 	.word	0x080059f1
 80059b0:	08005a01 	.word	0x08005a01
 80059b4:	08005a01 	.word	0x08005a01
 80059b8:	08005a01 	.word	0x08005a01
 80059bc:	08005a01 	.word	0x08005a01
 80059c0:	08005a01 	.word	0x08005a01
 80059c4:	08005a01 	.word	0x08005a01
 80059c8:	08005a01 	.word	0x08005a01
 80059cc:	080059f9 	.word	0x080059f9
 80059d0:	2301      	movs	r3, #1
 80059d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059d6:	e0bc      	b.n	8005b52 <UART_SetConfig+0x5a6>
 80059d8:	2304      	movs	r3, #4
 80059da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059de:	e0b8      	b.n	8005b52 <UART_SetConfig+0x5a6>
 80059e0:	2308      	movs	r3, #8
 80059e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059e6:	e0b4      	b.n	8005b52 <UART_SetConfig+0x5a6>
 80059e8:	2310      	movs	r3, #16
 80059ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059ee:	e0b0      	b.n	8005b52 <UART_SetConfig+0x5a6>
 80059f0:	2320      	movs	r3, #32
 80059f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059f6:	e0ac      	b.n	8005b52 <UART_SetConfig+0x5a6>
 80059f8:	2340      	movs	r3, #64	@ 0x40
 80059fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059fe:	e0a8      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005a00:	2380      	movs	r3, #128	@ 0x80
 8005a02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a06:	e0a4      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a8f      	ldr	r2, [pc, #572]	@ (8005c4c <UART_SetConfig+0x6a0>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d130      	bne.n	8005a74 <UART_SetConfig+0x4c8>
 8005a12:	4b8d      	ldr	r3, [pc, #564]	@ (8005c48 <UART_SetConfig+0x69c>)
 8005a14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a16:	f003 0307 	and.w	r3, r3, #7
 8005a1a:	2b05      	cmp	r3, #5
 8005a1c:	d826      	bhi.n	8005a6c <UART_SetConfig+0x4c0>
 8005a1e:	a201      	add	r2, pc, #4	@ (adr r2, 8005a24 <UART_SetConfig+0x478>)
 8005a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a24:	08005a3d 	.word	0x08005a3d
 8005a28:	08005a45 	.word	0x08005a45
 8005a2c:	08005a4d 	.word	0x08005a4d
 8005a30:	08005a55 	.word	0x08005a55
 8005a34:	08005a5d 	.word	0x08005a5d
 8005a38:	08005a65 	.word	0x08005a65
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a42:	e086      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005a44:	2304      	movs	r3, #4
 8005a46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a4a:	e082      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005a4c:	2308      	movs	r3, #8
 8005a4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a52:	e07e      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005a54:	2310      	movs	r3, #16
 8005a56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a5a:	e07a      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005a5c:	2320      	movs	r3, #32
 8005a5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a62:	e076      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005a64:	2340      	movs	r3, #64	@ 0x40
 8005a66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a6a:	e072      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005a6c:	2380      	movs	r3, #128	@ 0x80
 8005a6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a72:	e06e      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a75      	ldr	r2, [pc, #468]	@ (8005c50 <UART_SetConfig+0x6a4>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d130      	bne.n	8005ae0 <UART_SetConfig+0x534>
 8005a7e:	4b72      	ldr	r3, [pc, #456]	@ (8005c48 <UART_SetConfig+0x69c>)
 8005a80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a82:	f003 0307 	and.w	r3, r3, #7
 8005a86:	2b05      	cmp	r3, #5
 8005a88:	d826      	bhi.n	8005ad8 <UART_SetConfig+0x52c>
 8005a8a:	a201      	add	r2, pc, #4	@ (adr r2, 8005a90 <UART_SetConfig+0x4e4>)
 8005a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a90:	08005aa9 	.word	0x08005aa9
 8005a94:	08005ab1 	.word	0x08005ab1
 8005a98:	08005ab9 	.word	0x08005ab9
 8005a9c:	08005ac1 	.word	0x08005ac1
 8005aa0:	08005ac9 	.word	0x08005ac9
 8005aa4:	08005ad1 	.word	0x08005ad1
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005aae:	e050      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005ab0:	2304      	movs	r3, #4
 8005ab2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ab6:	e04c      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005ab8:	2308      	movs	r3, #8
 8005aba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005abe:	e048      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005ac0:	2310      	movs	r3, #16
 8005ac2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ac6:	e044      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005ac8:	2320      	movs	r3, #32
 8005aca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ace:	e040      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005ad0:	2340      	movs	r3, #64	@ 0x40
 8005ad2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ad6:	e03c      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005ad8:	2380      	movs	r3, #128	@ 0x80
 8005ada:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ade:	e038      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a5b      	ldr	r2, [pc, #364]	@ (8005c54 <UART_SetConfig+0x6a8>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d130      	bne.n	8005b4c <UART_SetConfig+0x5a0>
 8005aea:	4b57      	ldr	r3, [pc, #348]	@ (8005c48 <UART_SetConfig+0x69c>)
 8005aec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aee:	f003 0307 	and.w	r3, r3, #7
 8005af2:	2b05      	cmp	r3, #5
 8005af4:	d826      	bhi.n	8005b44 <UART_SetConfig+0x598>
 8005af6:	a201      	add	r2, pc, #4	@ (adr r2, 8005afc <UART_SetConfig+0x550>)
 8005af8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005afc:	08005b15 	.word	0x08005b15
 8005b00:	08005b1d 	.word	0x08005b1d
 8005b04:	08005b25 	.word	0x08005b25
 8005b08:	08005b2d 	.word	0x08005b2d
 8005b0c:	08005b35 	.word	0x08005b35
 8005b10:	08005b3d 	.word	0x08005b3d
 8005b14:	2302      	movs	r3, #2
 8005b16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b1a:	e01a      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005b1c:	2304      	movs	r3, #4
 8005b1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b22:	e016      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005b24:	2308      	movs	r3, #8
 8005b26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b2a:	e012      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005b2c:	2310      	movs	r3, #16
 8005b2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b32:	e00e      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005b34:	2320      	movs	r3, #32
 8005b36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b3a:	e00a      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005b3c:	2340      	movs	r3, #64	@ 0x40
 8005b3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b42:	e006      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005b44:	2380      	movs	r3, #128	@ 0x80
 8005b46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b4a:	e002      	b.n	8005b52 <UART_SetConfig+0x5a6>
 8005b4c:	2380      	movs	r3, #128	@ 0x80
 8005b4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a3f      	ldr	r2, [pc, #252]	@ (8005c54 <UART_SetConfig+0x6a8>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	f040 80f8 	bne.w	8005d4e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005b5e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005b62:	2b20      	cmp	r3, #32
 8005b64:	dc46      	bgt.n	8005bf4 <UART_SetConfig+0x648>
 8005b66:	2b02      	cmp	r3, #2
 8005b68:	f2c0 8082 	blt.w	8005c70 <UART_SetConfig+0x6c4>
 8005b6c:	3b02      	subs	r3, #2
 8005b6e:	2b1e      	cmp	r3, #30
 8005b70:	d87e      	bhi.n	8005c70 <UART_SetConfig+0x6c4>
 8005b72:	a201      	add	r2, pc, #4	@ (adr r2, 8005b78 <UART_SetConfig+0x5cc>)
 8005b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b78:	08005bfb 	.word	0x08005bfb
 8005b7c:	08005c71 	.word	0x08005c71
 8005b80:	08005c03 	.word	0x08005c03
 8005b84:	08005c71 	.word	0x08005c71
 8005b88:	08005c71 	.word	0x08005c71
 8005b8c:	08005c71 	.word	0x08005c71
 8005b90:	08005c13 	.word	0x08005c13
 8005b94:	08005c71 	.word	0x08005c71
 8005b98:	08005c71 	.word	0x08005c71
 8005b9c:	08005c71 	.word	0x08005c71
 8005ba0:	08005c71 	.word	0x08005c71
 8005ba4:	08005c71 	.word	0x08005c71
 8005ba8:	08005c71 	.word	0x08005c71
 8005bac:	08005c71 	.word	0x08005c71
 8005bb0:	08005c23 	.word	0x08005c23
 8005bb4:	08005c71 	.word	0x08005c71
 8005bb8:	08005c71 	.word	0x08005c71
 8005bbc:	08005c71 	.word	0x08005c71
 8005bc0:	08005c71 	.word	0x08005c71
 8005bc4:	08005c71 	.word	0x08005c71
 8005bc8:	08005c71 	.word	0x08005c71
 8005bcc:	08005c71 	.word	0x08005c71
 8005bd0:	08005c71 	.word	0x08005c71
 8005bd4:	08005c71 	.word	0x08005c71
 8005bd8:	08005c71 	.word	0x08005c71
 8005bdc:	08005c71 	.word	0x08005c71
 8005be0:	08005c71 	.word	0x08005c71
 8005be4:	08005c71 	.word	0x08005c71
 8005be8:	08005c71 	.word	0x08005c71
 8005bec:	08005c71 	.word	0x08005c71
 8005bf0:	08005c63 	.word	0x08005c63
 8005bf4:	2b40      	cmp	r3, #64	@ 0x40
 8005bf6:	d037      	beq.n	8005c68 <UART_SetConfig+0x6bc>
 8005bf8:	e03a      	b.n	8005c70 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8005bfa:	f7fe fc2b 	bl	8004454 <HAL_RCCEx_GetD3PCLK1Freq>
 8005bfe:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005c00:	e03c      	b.n	8005c7c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005c02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005c06:	4618      	mov	r0, r3
 8005c08:	f7fe fc3a 	bl	8004480 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005c0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c10:	e034      	b.n	8005c7c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005c12:	f107 0318 	add.w	r3, r7, #24
 8005c16:	4618      	mov	r0, r3
 8005c18:	f7fe fd86 	bl	8004728 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005c1c:	69fb      	ldr	r3, [r7, #28]
 8005c1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c20:	e02c      	b.n	8005c7c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005c22:	4b09      	ldr	r3, [pc, #36]	@ (8005c48 <UART_SetConfig+0x69c>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f003 0320 	and.w	r3, r3, #32
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d016      	beq.n	8005c5c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005c2e:	4b06      	ldr	r3, [pc, #24]	@ (8005c48 <UART_SetConfig+0x69c>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	08db      	lsrs	r3, r3, #3
 8005c34:	f003 0303 	and.w	r3, r3, #3
 8005c38:	4a07      	ldr	r2, [pc, #28]	@ (8005c58 <UART_SetConfig+0x6ac>)
 8005c3a:	fa22 f303 	lsr.w	r3, r2, r3
 8005c3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005c40:	e01c      	b.n	8005c7c <UART_SetConfig+0x6d0>
 8005c42:	bf00      	nop
 8005c44:	40011400 	.word	0x40011400
 8005c48:	58024400 	.word	0x58024400
 8005c4c:	40007800 	.word	0x40007800
 8005c50:	40007c00 	.word	0x40007c00
 8005c54:	58000c00 	.word	0x58000c00
 8005c58:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8005c5c:	4b9d      	ldr	r3, [pc, #628]	@ (8005ed4 <UART_SetConfig+0x928>)
 8005c5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c60:	e00c      	b.n	8005c7c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005c62:	4b9d      	ldr	r3, [pc, #628]	@ (8005ed8 <UART_SetConfig+0x92c>)
 8005c64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c66:	e009      	b.n	8005c7c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c68:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c6e:	e005      	b.n	8005c7c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8005c70:	2300      	movs	r3, #0
 8005c72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005c74:	2301      	movs	r3, #1
 8005c76:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005c7a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005c7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	f000 81de 	beq.w	8006040 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c88:	4a94      	ldr	r2, [pc, #592]	@ (8005edc <UART_SetConfig+0x930>)
 8005c8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005c8e:	461a      	mov	r2, r3
 8005c90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c92:	fbb3 f3f2 	udiv	r3, r3, r2
 8005c96:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	685a      	ldr	r2, [r3, #4]
 8005c9c:	4613      	mov	r3, r2
 8005c9e:	005b      	lsls	r3, r3, #1
 8005ca0:	4413      	add	r3, r2
 8005ca2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	d305      	bcc.n	8005cb4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005cae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d903      	bls.n	8005cbc <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005cba:	e1c1      	b.n	8006040 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005cbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	60bb      	str	r3, [r7, #8]
 8005cc2:	60fa      	str	r2, [r7, #12]
 8005cc4:	697b      	ldr	r3, [r7, #20]
 8005cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cc8:	4a84      	ldr	r2, [pc, #528]	@ (8005edc <UART_SetConfig+0x930>)
 8005cca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005cce:	b29b      	uxth	r3, r3
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	603b      	str	r3, [r7, #0]
 8005cd4:	607a      	str	r2, [r7, #4]
 8005cd6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005cda:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005cde:	f7fa fafb 	bl	80002d8 <__aeabi_uldivmod>
 8005ce2:	4602      	mov	r2, r0
 8005ce4:	460b      	mov	r3, r1
 8005ce6:	4610      	mov	r0, r2
 8005ce8:	4619      	mov	r1, r3
 8005cea:	f04f 0200 	mov.w	r2, #0
 8005cee:	f04f 0300 	mov.w	r3, #0
 8005cf2:	020b      	lsls	r3, r1, #8
 8005cf4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005cf8:	0202      	lsls	r2, r0, #8
 8005cfa:	6979      	ldr	r1, [r7, #20]
 8005cfc:	6849      	ldr	r1, [r1, #4]
 8005cfe:	0849      	lsrs	r1, r1, #1
 8005d00:	2000      	movs	r0, #0
 8005d02:	460c      	mov	r4, r1
 8005d04:	4605      	mov	r5, r0
 8005d06:	eb12 0804 	adds.w	r8, r2, r4
 8005d0a:	eb43 0905 	adc.w	r9, r3, r5
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	2200      	movs	r2, #0
 8005d14:	469a      	mov	sl, r3
 8005d16:	4693      	mov	fp, r2
 8005d18:	4652      	mov	r2, sl
 8005d1a:	465b      	mov	r3, fp
 8005d1c:	4640      	mov	r0, r8
 8005d1e:	4649      	mov	r1, r9
 8005d20:	f7fa fada 	bl	80002d8 <__aeabi_uldivmod>
 8005d24:	4602      	mov	r2, r0
 8005d26:	460b      	mov	r3, r1
 8005d28:	4613      	mov	r3, r2
 8005d2a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005d2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d2e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d32:	d308      	bcc.n	8005d46 <UART_SetConfig+0x79a>
 8005d34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d3a:	d204      	bcs.n	8005d46 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005d42:	60da      	str	r2, [r3, #12]
 8005d44:	e17c      	b.n	8006040 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8005d46:	2301      	movs	r3, #1
 8005d48:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005d4c:	e178      	b.n	8006040 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	69db      	ldr	r3, [r3, #28]
 8005d52:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d56:	f040 80c5 	bne.w	8005ee4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8005d5a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005d5e:	2b20      	cmp	r3, #32
 8005d60:	dc48      	bgt.n	8005df4 <UART_SetConfig+0x848>
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	db7b      	blt.n	8005e5e <UART_SetConfig+0x8b2>
 8005d66:	2b20      	cmp	r3, #32
 8005d68:	d879      	bhi.n	8005e5e <UART_SetConfig+0x8b2>
 8005d6a:	a201      	add	r2, pc, #4	@ (adr r2, 8005d70 <UART_SetConfig+0x7c4>)
 8005d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d70:	08005dfb 	.word	0x08005dfb
 8005d74:	08005e03 	.word	0x08005e03
 8005d78:	08005e5f 	.word	0x08005e5f
 8005d7c:	08005e5f 	.word	0x08005e5f
 8005d80:	08005e0b 	.word	0x08005e0b
 8005d84:	08005e5f 	.word	0x08005e5f
 8005d88:	08005e5f 	.word	0x08005e5f
 8005d8c:	08005e5f 	.word	0x08005e5f
 8005d90:	08005e1b 	.word	0x08005e1b
 8005d94:	08005e5f 	.word	0x08005e5f
 8005d98:	08005e5f 	.word	0x08005e5f
 8005d9c:	08005e5f 	.word	0x08005e5f
 8005da0:	08005e5f 	.word	0x08005e5f
 8005da4:	08005e5f 	.word	0x08005e5f
 8005da8:	08005e5f 	.word	0x08005e5f
 8005dac:	08005e5f 	.word	0x08005e5f
 8005db0:	08005e2b 	.word	0x08005e2b
 8005db4:	08005e5f 	.word	0x08005e5f
 8005db8:	08005e5f 	.word	0x08005e5f
 8005dbc:	08005e5f 	.word	0x08005e5f
 8005dc0:	08005e5f 	.word	0x08005e5f
 8005dc4:	08005e5f 	.word	0x08005e5f
 8005dc8:	08005e5f 	.word	0x08005e5f
 8005dcc:	08005e5f 	.word	0x08005e5f
 8005dd0:	08005e5f 	.word	0x08005e5f
 8005dd4:	08005e5f 	.word	0x08005e5f
 8005dd8:	08005e5f 	.word	0x08005e5f
 8005ddc:	08005e5f 	.word	0x08005e5f
 8005de0:	08005e5f 	.word	0x08005e5f
 8005de4:	08005e5f 	.word	0x08005e5f
 8005de8:	08005e5f 	.word	0x08005e5f
 8005dec:	08005e5f 	.word	0x08005e5f
 8005df0:	08005e51 	.word	0x08005e51
 8005df4:	2b40      	cmp	r3, #64	@ 0x40
 8005df6:	d02e      	beq.n	8005e56 <UART_SetConfig+0x8aa>
 8005df8:	e031      	b.n	8005e5e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005dfa:	f7fd f8f5 	bl	8002fe8 <HAL_RCC_GetPCLK1Freq>
 8005dfe:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005e00:	e033      	b.n	8005e6a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e02:	f7fd f907 	bl	8003014 <HAL_RCC_GetPCLK2Freq>
 8005e06:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005e08:	e02f      	b.n	8005e6a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005e0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f7fe fb36 	bl	8004480 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e18:	e027      	b.n	8005e6a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005e1a:	f107 0318 	add.w	r3, r7, #24
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f7fe fc82 	bl	8004728 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005e24:	69fb      	ldr	r3, [r7, #28]
 8005e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e28:	e01f      	b.n	8005e6a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005e2a:	4b2d      	ldr	r3, [pc, #180]	@ (8005ee0 <UART_SetConfig+0x934>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f003 0320 	and.w	r3, r3, #32
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d009      	beq.n	8005e4a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005e36:	4b2a      	ldr	r3, [pc, #168]	@ (8005ee0 <UART_SetConfig+0x934>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	08db      	lsrs	r3, r3, #3
 8005e3c:	f003 0303 	and.w	r3, r3, #3
 8005e40:	4a24      	ldr	r2, [pc, #144]	@ (8005ed4 <UART_SetConfig+0x928>)
 8005e42:	fa22 f303 	lsr.w	r3, r2, r3
 8005e46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005e48:	e00f      	b.n	8005e6a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8005e4a:	4b22      	ldr	r3, [pc, #136]	@ (8005ed4 <UART_SetConfig+0x928>)
 8005e4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e4e:	e00c      	b.n	8005e6a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005e50:	4b21      	ldr	r3, [pc, #132]	@ (8005ed8 <UART_SetConfig+0x92c>)
 8005e52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e54:	e009      	b.n	8005e6a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e5c:	e005      	b.n	8005e6a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005e62:	2301      	movs	r3, #1
 8005e64:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005e68:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005e6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	f000 80e7 	beq.w	8006040 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e76:	4a19      	ldr	r2, [pc, #100]	@ (8005edc <UART_SetConfig+0x930>)
 8005e78:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e7c:	461a      	mov	r2, r3
 8005e7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e80:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e84:	005a      	lsls	r2, r3, #1
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	685b      	ldr	r3, [r3, #4]
 8005e8a:	085b      	lsrs	r3, r3, #1
 8005e8c:	441a      	add	r2, r3
 8005e8e:	697b      	ldr	r3, [r7, #20]
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e96:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e9a:	2b0f      	cmp	r3, #15
 8005e9c:	d916      	bls.n	8005ecc <UART_SetConfig+0x920>
 8005e9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ea0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ea4:	d212      	bcs.n	8005ecc <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005ea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ea8:	b29b      	uxth	r3, r3
 8005eaa:	f023 030f 	bic.w	r3, r3, #15
 8005eae:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005eb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eb2:	085b      	lsrs	r3, r3, #1
 8005eb4:	b29b      	uxth	r3, r3
 8005eb6:	f003 0307 	and.w	r3, r3, #7
 8005eba:	b29a      	uxth	r2, r3
 8005ebc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005ec8:	60da      	str	r2, [r3, #12]
 8005eca:	e0b9      	b.n	8006040 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005ed2:	e0b5      	b.n	8006040 <UART_SetConfig+0xa94>
 8005ed4:	03d09000 	.word	0x03d09000
 8005ed8:	003d0900 	.word	0x003d0900
 8005edc:	08006980 	.word	0x08006980
 8005ee0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8005ee4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005ee8:	2b20      	cmp	r3, #32
 8005eea:	dc49      	bgt.n	8005f80 <UART_SetConfig+0x9d4>
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	db7c      	blt.n	8005fea <UART_SetConfig+0xa3e>
 8005ef0:	2b20      	cmp	r3, #32
 8005ef2:	d87a      	bhi.n	8005fea <UART_SetConfig+0xa3e>
 8005ef4:	a201      	add	r2, pc, #4	@ (adr r2, 8005efc <UART_SetConfig+0x950>)
 8005ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005efa:	bf00      	nop
 8005efc:	08005f87 	.word	0x08005f87
 8005f00:	08005f8f 	.word	0x08005f8f
 8005f04:	08005feb 	.word	0x08005feb
 8005f08:	08005feb 	.word	0x08005feb
 8005f0c:	08005f97 	.word	0x08005f97
 8005f10:	08005feb 	.word	0x08005feb
 8005f14:	08005feb 	.word	0x08005feb
 8005f18:	08005feb 	.word	0x08005feb
 8005f1c:	08005fa7 	.word	0x08005fa7
 8005f20:	08005feb 	.word	0x08005feb
 8005f24:	08005feb 	.word	0x08005feb
 8005f28:	08005feb 	.word	0x08005feb
 8005f2c:	08005feb 	.word	0x08005feb
 8005f30:	08005feb 	.word	0x08005feb
 8005f34:	08005feb 	.word	0x08005feb
 8005f38:	08005feb 	.word	0x08005feb
 8005f3c:	08005fb7 	.word	0x08005fb7
 8005f40:	08005feb 	.word	0x08005feb
 8005f44:	08005feb 	.word	0x08005feb
 8005f48:	08005feb 	.word	0x08005feb
 8005f4c:	08005feb 	.word	0x08005feb
 8005f50:	08005feb 	.word	0x08005feb
 8005f54:	08005feb 	.word	0x08005feb
 8005f58:	08005feb 	.word	0x08005feb
 8005f5c:	08005feb 	.word	0x08005feb
 8005f60:	08005feb 	.word	0x08005feb
 8005f64:	08005feb 	.word	0x08005feb
 8005f68:	08005feb 	.word	0x08005feb
 8005f6c:	08005feb 	.word	0x08005feb
 8005f70:	08005feb 	.word	0x08005feb
 8005f74:	08005feb 	.word	0x08005feb
 8005f78:	08005feb 	.word	0x08005feb
 8005f7c:	08005fdd 	.word	0x08005fdd
 8005f80:	2b40      	cmp	r3, #64	@ 0x40
 8005f82:	d02e      	beq.n	8005fe2 <UART_SetConfig+0xa36>
 8005f84:	e031      	b.n	8005fea <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f86:	f7fd f82f 	bl	8002fe8 <HAL_RCC_GetPCLK1Freq>
 8005f8a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005f8c:	e033      	b.n	8005ff6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005f8e:	f7fd f841 	bl	8003014 <HAL_RCC_GetPCLK2Freq>
 8005f92:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005f94:	e02f      	b.n	8005ff6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005f96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	f7fe fa70 	bl	8004480 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005fa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fa4:	e027      	b.n	8005ff6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005fa6:	f107 0318 	add.w	r3, r7, #24
 8005faa:	4618      	mov	r0, r3
 8005fac:	f7fe fbbc 	bl	8004728 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005fb0:	69fb      	ldr	r3, [r7, #28]
 8005fb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fb4:	e01f      	b.n	8005ff6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005fb6:	4b2d      	ldr	r3, [pc, #180]	@ (800606c <UART_SetConfig+0xac0>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f003 0320 	and.w	r3, r3, #32
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d009      	beq.n	8005fd6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005fc2:	4b2a      	ldr	r3, [pc, #168]	@ (800606c <UART_SetConfig+0xac0>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	08db      	lsrs	r3, r3, #3
 8005fc8:	f003 0303 	and.w	r3, r3, #3
 8005fcc:	4a28      	ldr	r2, [pc, #160]	@ (8006070 <UART_SetConfig+0xac4>)
 8005fce:	fa22 f303 	lsr.w	r3, r2, r3
 8005fd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005fd4:	e00f      	b.n	8005ff6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8005fd6:	4b26      	ldr	r3, [pc, #152]	@ (8006070 <UART_SetConfig+0xac4>)
 8005fd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fda:	e00c      	b.n	8005ff6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005fdc:	4b25      	ldr	r3, [pc, #148]	@ (8006074 <UART_SetConfig+0xac8>)
 8005fde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fe0:	e009      	b.n	8005ff6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005fe2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005fe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fe8:	e005      	b.n	8005ff6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8005fea:	2300      	movs	r3, #0
 8005fec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005ff4:	bf00      	nop
    }

    if (pclk != 0U)
 8005ff6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d021      	beq.n	8006040 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006000:	4a1d      	ldr	r2, [pc, #116]	@ (8006078 <UART_SetConfig+0xacc>)
 8006002:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006006:	461a      	mov	r2, r3
 8006008:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800600a:	fbb3 f2f2 	udiv	r2, r3, r2
 800600e:	697b      	ldr	r3, [r7, #20]
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	085b      	lsrs	r3, r3, #1
 8006014:	441a      	add	r2, r3
 8006016:	697b      	ldr	r3, [r7, #20]
 8006018:	685b      	ldr	r3, [r3, #4]
 800601a:	fbb2 f3f3 	udiv	r3, r2, r3
 800601e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006020:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006022:	2b0f      	cmp	r3, #15
 8006024:	d909      	bls.n	800603a <UART_SetConfig+0xa8e>
 8006026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006028:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800602c:	d205      	bcs.n	800603a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800602e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006030:	b29a      	uxth	r2, r3
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	60da      	str	r2, [r3, #12]
 8006038:	e002      	b.n	8006040 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800603a:	2301      	movs	r3, #1
 800603c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006040:	697b      	ldr	r3, [r7, #20]
 8006042:	2201      	movs	r2, #1
 8006044:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	2201      	movs	r2, #1
 800604c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	2200      	movs	r2, #0
 8006054:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	2200      	movs	r2, #0
 800605a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800605c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8006060:	4618      	mov	r0, r3
 8006062:	3748      	adds	r7, #72	@ 0x48
 8006064:	46bd      	mov	sp, r7
 8006066:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800606a:	bf00      	nop
 800606c:	58024400 	.word	0x58024400
 8006070:	03d09000 	.word	0x03d09000
 8006074:	003d0900 	.word	0x003d0900
 8006078:	08006980 	.word	0x08006980

0800607c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800607c:	b480      	push	{r7}
 800607e:	b083      	sub	sp, #12
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006088:	f003 0301 	and.w	r3, r3, #1
 800608c:	2b00      	cmp	r3, #0
 800608e:	d00a      	beq.n	80060a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	430a      	orrs	r2, r1
 80060a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060aa:	f003 0302 	and.w	r3, r3, #2
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d00a      	beq.n	80060c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	430a      	orrs	r2, r1
 80060c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060cc:	f003 0304 	and.w	r3, r3, #4
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d00a      	beq.n	80060ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	685b      	ldr	r3, [r3, #4]
 80060da:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	430a      	orrs	r2, r1
 80060e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ee:	f003 0308 	and.w	r3, r3, #8
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d00a      	beq.n	800610c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	430a      	orrs	r2, r1
 800610a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006110:	f003 0310 	and.w	r3, r3, #16
 8006114:	2b00      	cmp	r3, #0
 8006116:	d00a      	beq.n	800612e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	689b      	ldr	r3, [r3, #8]
 800611e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	430a      	orrs	r2, r1
 800612c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006132:	f003 0320 	and.w	r3, r3, #32
 8006136:	2b00      	cmp	r3, #0
 8006138:	d00a      	beq.n	8006150 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	689b      	ldr	r3, [r3, #8]
 8006140:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	430a      	orrs	r2, r1
 800614e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006154:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006158:	2b00      	cmp	r3, #0
 800615a:	d01a      	beq.n	8006192 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	430a      	orrs	r2, r1
 8006170:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006176:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800617a:	d10a      	bne.n	8006192 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	685b      	ldr	r3, [r3, #4]
 8006182:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	430a      	orrs	r2, r1
 8006190:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006196:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800619a:	2b00      	cmp	r3, #0
 800619c:	d00a      	beq.n	80061b4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	430a      	orrs	r2, r1
 80061b2:	605a      	str	r2, [r3, #4]
  }
}
 80061b4:	bf00      	nop
 80061b6:	370c      	adds	r7, #12
 80061b8:	46bd      	mov	sp, r7
 80061ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061be:	4770      	bx	lr

080061c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b098      	sub	sp, #96	@ 0x60
 80061c4:	af02      	add	r7, sp, #8
 80061c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2200      	movs	r2, #0
 80061cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80061d0:	f7fa fec0 	bl	8000f54 <HAL_GetTick>
 80061d4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f003 0308 	and.w	r3, r3, #8
 80061e0:	2b08      	cmp	r3, #8
 80061e2:	d12f      	bne.n	8006244 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80061e4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80061e8:	9300      	str	r3, [sp, #0]
 80061ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80061ec:	2200      	movs	r2, #0
 80061ee:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f000 f88e 	bl	8006314 <UART_WaitOnFlagUntilTimeout>
 80061f8:	4603      	mov	r3, r0
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d022      	beq.n	8006244 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006204:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006206:	e853 3f00 	ldrex	r3, [r3]
 800620a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800620c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800620e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006212:	653b      	str	r3, [r7, #80]	@ 0x50
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	461a      	mov	r2, r3
 800621a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800621c:	647b      	str	r3, [r7, #68]	@ 0x44
 800621e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006220:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006222:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006224:	e841 2300 	strex	r3, r2, [r1]
 8006228:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800622a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800622c:	2b00      	cmp	r3, #0
 800622e:	d1e6      	bne.n	80061fe <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2220      	movs	r2, #32
 8006234:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2200      	movs	r2, #0
 800623c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006240:	2303      	movs	r3, #3
 8006242:	e063      	b.n	800630c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f003 0304 	and.w	r3, r3, #4
 800624e:	2b04      	cmp	r3, #4
 8006250:	d149      	bne.n	80062e6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006252:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006256:	9300      	str	r3, [sp, #0]
 8006258:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800625a:	2200      	movs	r2, #0
 800625c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006260:	6878      	ldr	r0, [r7, #4]
 8006262:	f000 f857 	bl	8006314 <UART_WaitOnFlagUntilTimeout>
 8006266:	4603      	mov	r3, r0
 8006268:	2b00      	cmp	r3, #0
 800626a:	d03c      	beq.n	80062e6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006274:	e853 3f00 	ldrex	r3, [r3]
 8006278:	623b      	str	r3, [r7, #32]
   return(result);
 800627a:	6a3b      	ldr	r3, [r7, #32]
 800627c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006280:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	461a      	mov	r2, r3
 8006288:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800628a:	633b      	str	r3, [r7, #48]	@ 0x30
 800628c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800628e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006290:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006292:	e841 2300 	strex	r3, r2, [r1]
 8006296:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800629a:	2b00      	cmp	r3, #0
 800629c:	d1e6      	bne.n	800626c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	3308      	adds	r3, #8
 80062a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062a6:	693b      	ldr	r3, [r7, #16]
 80062a8:	e853 3f00 	ldrex	r3, [r3]
 80062ac:	60fb      	str	r3, [r7, #12]
   return(result);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	f023 0301 	bic.w	r3, r3, #1
 80062b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	3308      	adds	r3, #8
 80062bc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80062be:	61fa      	str	r2, [r7, #28]
 80062c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062c2:	69b9      	ldr	r1, [r7, #24]
 80062c4:	69fa      	ldr	r2, [r7, #28]
 80062c6:	e841 2300 	strex	r3, r2, [r1]
 80062ca:	617b      	str	r3, [r7, #20]
   return(result);
 80062cc:	697b      	ldr	r3, [r7, #20]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d1e5      	bne.n	800629e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2220      	movs	r2, #32
 80062d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2200      	movs	r2, #0
 80062de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80062e2:	2303      	movs	r3, #3
 80062e4:	e012      	b.n	800630c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2220      	movs	r2, #32
 80062ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2220      	movs	r2, #32
 80062f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2200      	movs	r2, #0
 80062fa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2200      	movs	r2, #0
 8006300:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2200      	movs	r2, #0
 8006306:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800630a:	2300      	movs	r3, #0
}
 800630c:	4618      	mov	r0, r3
 800630e:	3758      	adds	r7, #88	@ 0x58
 8006310:	46bd      	mov	sp, r7
 8006312:	bd80      	pop	{r7, pc}

08006314 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b084      	sub	sp, #16
 8006318:	af00      	add	r7, sp, #0
 800631a:	60f8      	str	r0, [r7, #12]
 800631c:	60b9      	str	r1, [r7, #8]
 800631e:	603b      	str	r3, [r7, #0]
 8006320:	4613      	mov	r3, r2
 8006322:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006324:	e049      	b.n	80063ba <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006326:	69bb      	ldr	r3, [r7, #24]
 8006328:	f1b3 3fff 	cmp.w	r3, #4294967295
 800632c:	d045      	beq.n	80063ba <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800632e:	f7fa fe11 	bl	8000f54 <HAL_GetTick>
 8006332:	4602      	mov	r2, r0
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	1ad3      	subs	r3, r2, r3
 8006338:	69ba      	ldr	r2, [r7, #24]
 800633a:	429a      	cmp	r2, r3
 800633c:	d302      	bcc.n	8006344 <UART_WaitOnFlagUntilTimeout+0x30>
 800633e:	69bb      	ldr	r3, [r7, #24]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d101      	bne.n	8006348 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006344:	2303      	movs	r3, #3
 8006346:	e048      	b.n	80063da <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f003 0304 	and.w	r3, r3, #4
 8006352:	2b00      	cmp	r3, #0
 8006354:	d031      	beq.n	80063ba <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	69db      	ldr	r3, [r3, #28]
 800635c:	f003 0308 	and.w	r3, r3, #8
 8006360:	2b08      	cmp	r3, #8
 8006362:	d110      	bne.n	8006386 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	2208      	movs	r2, #8
 800636a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800636c:	68f8      	ldr	r0, [r7, #12]
 800636e:	f000 f839 	bl	80063e4 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	2208      	movs	r2, #8
 8006376:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2200      	movs	r2, #0
 800637e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

           return HAL_ERROR;
 8006382:	2301      	movs	r3, #1
 8006384:	e029      	b.n	80063da <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	69db      	ldr	r3, [r3, #28]
 800638c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006390:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006394:	d111      	bne.n	80063ba <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800639e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80063a0:	68f8      	ldr	r0, [r7, #12]
 80063a2:	f000 f81f 	bl	80063e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2220      	movs	r2, #32
 80063aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	2200      	movs	r2, #0
 80063b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80063b6:	2303      	movs	r3, #3
 80063b8:	e00f      	b.n	80063da <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	69da      	ldr	r2, [r3, #28]
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	4013      	ands	r3, r2
 80063c4:	68ba      	ldr	r2, [r7, #8]
 80063c6:	429a      	cmp	r2, r3
 80063c8:	bf0c      	ite	eq
 80063ca:	2301      	moveq	r3, #1
 80063cc:	2300      	movne	r3, #0
 80063ce:	b2db      	uxtb	r3, r3
 80063d0:	461a      	mov	r2, r3
 80063d2:	79fb      	ldrb	r3, [r7, #7]
 80063d4:	429a      	cmp	r2, r3
 80063d6:	d0a6      	beq.n	8006326 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80063d8:	2300      	movs	r3, #0
}
 80063da:	4618      	mov	r0, r3
 80063dc:	3710      	adds	r7, #16
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}
	...

080063e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b095      	sub	sp, #84	@ 0x54
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063f4:	e853 3f00 	ldrex	r3, [r3]
 80063f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80063fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006400:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	461a      	mov	r2, r3
 8006408:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800640a:	643b      	str	r3, [r7, #64]	@ 0x40
 800640c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800640e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006410:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006412:	e841 2300 	strex	r3, r2, [r1]
 8006416:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800641a:	2b00      	cmp	r3, #0
 800641c:	d1e6      	bne.n	80063ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	3308      	adds	r3, #8
 8006424:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006426:	6a3b      	ldr	r3, [r7, #32]
 8006428:	e853 3f00 	ldrex	r3, [r3]
 800642c:	61fb      	str	r3, [r7, #28]
   return(result);
 800642e:	69fa      	ldr	r2, [r7, #28]
 8006430:	4b1e      	ldr	r3, [pc, #120]	@ (80064ac <UART_EndRxTransfer+0xc8>)
 8006432:	4013      	ands	r3, r2
 8006434:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	3308      	adds	r3, #8
 800643c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800643e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006440:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006442:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006444:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006446:	e841 2300 	strex	r3, r2, [r1]
 800644a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800644c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800644e:	2b00      	cmp	r3, #0
 8006450:	d1e5      	bne.n	800641e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006456:	2b01      	cmp	r3, #1
 8006458:	d118      	bne.n	800648c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	e853 3f00 	ldrex	r3, [r3]
 8006466:	60bb      	str	r3, [r7, #8]
   return(result);
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	f023 0310 	bic.w	r3, r3, #16
 800646e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	461a      	mov	r2, r3
 8006476:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006478:	61bb      	str	r3, [r7, #24]
 800647a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800647c:	6979      	ldr	r1, [r7, #20]
 800647e:	69ba      	ldr	r2, [r7, #24]
 8006480:	e841 2300 	strex	r3, r2, [r1]
 8006484:	613b      	str	r3, [r7, #16]
   return(result);
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d1e6      	bne.n	800645a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2220      	movs	r2, #32
 8006490:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2200      	movs	r2, #0
 8006498:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2200      	movs	r2, #0
 800649e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80064a0:	bf00      	nop
 80064a2:	3754      	adds	r7, #84	@ 0x54
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr
 80064ac:	effffffe 	.word	0xeffffffe

080064b0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b084      	sub	sp, #16
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064bc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	2200      	movs	r2, #0
 80064c2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	2200      	movs	r2, #0
 80064ca:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80064ce:	68f8      	ldr	r0, [r7, #12]
 80064d0:	f7ff f856 	bl	8005580 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064d4:	bf00      	nop
 80064d6:	3710      	adds	r7, #16
 80064d8:	46bd      	mov	sp, r7
 80064da:	bd80      	pop	{r7, pc}

080064dc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b088      	sub	sp, #32
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	e853 3f00 	ldrex	r3, [r3]
 80064f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064f8:	61fb      	str	r3, [r7, #28]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	461a      	mov	r2, r3
 8006500:	69fb      	ldr	r3, [r7, #28]
 8006502:	61bb      	str	r3, [r7, #24]
 8006504:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006506:	6979      	ldr	r1, [r7, #20]
 8006508:	69ba      	ldr	r2, [r7, #24]
 800650a:	e841 2300 	strex	r3, r2, [r1]
 800650e:	613b      	str	r3, [r7, #16]
   return(result);
 8006510:	693b      	ldr	r3, [r7, #16]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d1e6      	bne.n	80064e4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2220      	movs	r2, #32
 800651a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2200      	movs	r2, #0
 8006522:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006524:	6878      	ldr	r0, [r7, #4]
 8006526:	f7ff f821 	bl	800556c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800652a:	bf00      	nop
 800652c:	3720      	adds	r7, #32
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}

08006532 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006532:	b480      	push	{r7}
 8006534:	b083      	sub	sp, #12
 8006536:	af00      	add	r7, sp, #0
 8006538:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800653a:	bf00      	nop
 800653c:	370c      	adds	r7, #12
 800653e:	46bd      	mov	sp, r7
 8006540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006544:	4770      	bx	lr

08006546 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006546:	b480      	push	{r7}
 8006548:	b083      	sub	sp, #12
 800654a:	af00      	add	r7, sp, #0
 800654c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800654e:	bf00      	nop
 8006550:	370c      	adds	r7, #12
 8006552:	46bd      	mov	sp, r7
 8006554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006558:	4770      	bx	lr

0800655a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800655a:	b480      	push	{r7}
 800655c:	b083      	sub	sp, #12
 800655e:	af00      	add	r7, sp, #0
 8006560:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006562:	bf00      	nop
 8006564:	370c      	adds	r7, #12
 8006566:	46bd      	mov	sp, r7
 8006568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656c:	4770      	bx	lr

0800656e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800656e:	b480      	push	{r7}
 8006570:	b085      	sub	sp, #20
 8006572:	af00      	add	r7, sp, #0
 8006574:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800657c:	2b01      	cmp	r3, #1
 800657e:	d101      	bne.n	8006584 <HAL_UARTEx_DisableFifoMode+0x16>
 8006580:	2302      	movs	r3, #2
 8006582:	e027      	b.n	80065d4 <HAL_UARTEx_DisableFifoMode+0x66>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2201      	movs	r2, #1
 8006588:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2224      	movs	r2, #36	@ 0x24
 8006590:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	681a      	ldr	r2, [r3, #0]
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f022 0201 	bic.w	r2, r2, #1
 80065aa:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80065b2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2200      	movs	r2, #0
 80065b8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	68fa      	ldr	r2, [r7, #12]
 80065c0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2220      	movs	r2, #32
 80065c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2200      	movs	r2, #0
 80065ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80065d2:	2300      	movs	r3, #0
}
 80065d4:	4618      	mov	r0, r3
 80065d6:	3714      	adds	r7, #20
 80065d8:	46bd      	mov	sp, r7
 80065da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065de:	4770      	bx	lr

080065e0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b084      	sub	sp, #16
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
 80065e8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d101      	bne.n	80065f8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80065f4:	2302      	movs	r3, #2
 80065f6:	e02d      	b.n	8006654 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2201      	movs	r2, #1
 80065fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2224      	movs	r2, #36	@ 0x24
 8006604:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	681a      	ldr	r2, [r3, #0]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f022 0201 	bic.w	r2, r2, #1
 800661e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	689b      	ldr	r3, [r3, #8]
 8006626:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	683a      	ldr	r2, [r7, #0]
 8006630:	430a      	orrs	r2, r1
 8006632:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	f000 f84f 	bl	80066d8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	68fa      	ldr	r2, [r7, #12]
 8006640:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2220      	movs	r2, #32
 8006646:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2200      	movs	r2, #0
 800664e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006652:	2300      	movs	r3, #0
}
 8006654:	4618      	mov	r0, r3
 8006656:	3710      	adds	r7, #16
 8006658:	46bd      	mov	sp, r7
 800665a:	bd80      	pop	{r7, pc}

0800665c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b084      	sub	sp, #16
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
 8006664:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800666c:	2b01      	cmp	r3, #1
 800666e:	d101      	bne.n	8006674 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006670:	2302      	movs	r3, #2
 8006672:	e02d      	b.n	80066d0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2201      	movs	r2, #1
 8006678:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2224      	movs	r2, #36	@ 0x24
 8006680:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	681a      	ldr	r2, [r3, #0]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f022 0201 	bic.w	r2, r2, #1
 800669a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	689b      	ldr	r3, [r3, #8]
 80066a2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	683a      	ldr	r2, [r7, #0]
 80066ac:	430a      	orrs	r2, r1
 80066ae:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80066b0:	6878      	ldr	r0, [r7, #4]
 80066b2:	f000 f811 	bl	80066d8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	68fa      	ldr	r2, [r7, #12]
 80066bc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2220      	movs	r2, #32
 80066c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2200      	movs	r2, #0
 80066ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80066ce:	2300      	movs	r3, #0
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	3710      	adds	r7, #16
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bd80      	pop	{r7, pc}

080066d8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80066d8:	b480      	push	{r7}
 80066da:	b085      	sub	sp, #20
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d108      	bne.n	80066fa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2201      	movs	r2, #1
 80066ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2201      	movs	r2, #1
 80066f4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80066f8:	e031      	b.n	800675e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80066fa:	2310      	movs	r3, #16
 80066fc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80066fe:	2310      	movs	r3, #16
 8006700:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	689b      	ldr	r3, [r3, #8]
 8006708:	0e5b      	lsrs	r3, r3, #25
 800670a:	b2db      	uxtb	r3, r3
 800670c:	f003 0307 	and.w	r3, r3, #7
 8006710:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	689b      	ldr	r3, [r3, #8]
 8006718:	0f5b      	lsrs	r3, r3, #29
 800671a:	b2db      	uxtb	r3, r3
 800671c:	f003 0307 	and.w	r3, r3, #7
 8006720:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006722:	7bbb      	ldrb	r3, [r7, #14]
 8006724:	7b3a      	ldrb	r2, [r7, #12]
 8006726:	4911      	ldr	r1, [pc, #68]	@ (800676c <UARTEx_SetNbDataToProcess+0x94>)
 8006728:	5c8a      	ldrb	r2, [r1, r2]
 800672a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800672e:	7b3a      	ldrb	r2, [r7, #12]
 8006730:	490f      	ldr	r1, [pc, #60]	@ (8006770 <UARTEx_SetNbDataToProcess+0x98>)
 8006732:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006734:	fb93 f3f2 	sdiv	r3, r3, r2
 8006738:	b29a      	uxth	r2, r3
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006740:	7bfb      	ldrb	r3, [r7, #15]
 8006742:	7b7a      	ldrb	r2, [r7, #13]
 8006744:	4909      	ldr	r1, [pc, #36]	@ (800676c <UARTEx_SetNbDataToProcess+0x94>)
 8006746:	5c8a      	ldrb	r2, [r1, r2]
 8006748:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800674c:	7b7a      	ldrb	r2, [r7, #13]
 800674e:	4908      	ldr	r1, [pc, #32]	@ (8006770 <UARTEx_SetNbDataToProcess+0x98>)
 8006750:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006752:	fb93 f3f2 	sdiv	r3, r3, r2
 8006756:	b29a      	uxth	r2, r3
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800675e:	bf00      	nop
 8006760:	3714      	adds	r7, #20
 8006762:	46bd      	mov	sp, r7
 8006764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006768:	4770      	bx	lr
 800676a:	bf00      	nop
 800676c:	08006998 	.word	0x08006998
 8006770:	080069a0 	.word	0x080069a0

08006774 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8006774:	b480      	push	{r7}
 8006776:	b083      	sub	sp, #12
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
 800677c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d121      	bne.n	80067ca <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681a      	ldr	r2, [r3, #0]
 800678a:	4b27      	ldr	r3, [pc, #156]	@ (8006828 <FMC_SDRAM_Init+0xb4>)
 800678c:	4013      	ands	r3, r2
 800678e:	683a      	ldr	r2, [r7, #0]
 8006790:	6851      	ldr	r1, [r2, #4]
 8006792:	683a      	ldr	r2, [r7, #0]
 8006794:	6892      	ldr	r2, [r2, #8]
 8006796:	4311      	orrs	r1, r2
 8006798:	683a      	ldr	r2, [r7, #0]
 800679a:	68d2      	ldr	r2, [r2, #12]
 800679c:	4311      	orrs	r1, r2
 800679e:	683a      	ldr	r2, [r7, #0]
 80067a0:	6912      	ldr	r2, [r2, #16]
 80067a2:	4311      	orrs	r1, r2
 80067a4:	683a      	ldr	r2, [r7, #0]
 80067a6:	6952      	ldr	r2, [r2, #20]
 80067a8:	4311      	orrs	r1, r2
 80067aa:	683a      	ldr	r2, [r7, #0]
 80067ac:	6992      	ldr	r2, [r2, #24]
 80067ae:	4311      	orrs	r1, r2
 80067b0:	683a      	ldr	r2, [r7, #0]
 80067b2:	69d2      	ldr	r2, [r2, #28]
 80067b4:	4311      	orrs	r1, r2
 80067b6:	683a      	ldr	r2, [r7, #0]
 80067b8:	6a12      	ldr	r2, [r2, #32]
 80067ba:	4311      	orrs	r1, r2
 80067bc:	683a      	ldr	r2, [r7, #0]
 80067be:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80067c0:	430a      	orrs	r2, r1
 80067c2:	431a      	orrs	r2, r3
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	601a      	str	r2, [r3, #0]
 80067c8:	e026      	b.n	8006818 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	69d9      	ldr	r1, [r3, #28]
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	6a1b      	ldr	r3, [r3, #32]
 80067da:	4319      	orrs	r1, r3
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067e0:	430b      	orrs	r3, r1
 80067e2:	431a      	orrs	r2, r3
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	685a      	ldr	r2, [r3, #4]
 80067ec:	4b0e      	ldr	r3, [pc, #56]	@ (8006828 <FMC_SDRAM_Init+0xb4>)
 80067ee:	4013      	ands	r3, r2
 80067f0:	683a      	ldr	r2, [r7, #0]
 80067f2:	6851      	ldr	r1, [r2, #4]
 80067f4:	683a      	ldr	r2, [r7, #0]
 80067f6:	6892      	ldr	r2, [r2, #8]
 80067f8:	4311      	orrs	r1, r2
 80067fa:	683a      	ldr	r2, [r7, #0]
 80067fc:	68d2      	ldr	r2, [r2, #12]
 80067fe:	4311      	orrs	r1, r2
 8006800:	683a      	ldr	r2, [r7, #0]
 8006802:	6912      	ldr	r2, [r2, #16]
 8006804:	4311      	orrs	r1, r2
 8006806:	683a      	ldr	r2, [r7, #0]
 8006808:	6952      	ldr	r2, [r2, #20]
 800680a:	4311      	orrs	r1, r2
 800680c:	683a      	ldr	r2, [r7, #0]
 800680e:	6992      	ldr	r2, [r2, #24]
 8006810:	430a      	orrs	r2, r1
 8006812:	431a      	orrs	r2, r3
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8006818:	2300      	movs	r3, #0
}
 800681a:	4618      	mov	r0, r3
 800681c:	370c      	adds	r7, #12
 800681e:	46bd      	mov	sp, r7
 8006820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006824:	4770      	bx	lr
 8006826:	bf00      	nop
 8006828:	ffff8000 	.word	0xffff8000

0800682c <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800682c:	b480      	push	{r7}
 800682e:	b085      	sub	sp, #20
 8006830:	af00      	add	r7, sp, #0
 8006832:	60f8      	str	r0, [r7, #12]
 8006834:	60b9      	str	r1, [r7, #8]
 8006836:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d128      	bne.n	8006890 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	689b      	ldr	r3, [r3, #8]
 8006842:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	1e59      	subs	r1, r3, #1
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	685b      	ldr	r3, [r3, #4]
 8006850:	3b01      	subs	r3, #1
 8006852:	011b      	lsls	r3, r3, #4
 8006854:	4319      	orrs	r1, r3
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	689b      	ldr	r3, [r3, #8]
 800685a:	3b01      	subs	r3, #1
 800685c:	021b      	lsls	r3, r3, #8
 800685e:	4319      	orrs	r1, r3
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	68db      	ldr	r3, [r3, #12]
 8006864:	3b01      	subs	r3, #1
 8006866:	031b      	lsls	r3, r3, #12
 8006868:	4319      	orrs	r1, r3
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	691b      	ldr	r3, [r3, #16]
 800686e:	3b01      	subs	r3, #1
 8006870:	041b      	lsls	r3, r3, #16
 8006872:	4319      	orrs	r1, r3
 8006874:	68bb      	ldr	r3, [r7, #8]
 8006876:	695b      	ldr	r3, [r3, #20]
 8006878:	3b01      	subs	r3, #1
 800687a:	051b      	lsls	r3, r3, #20
 800687c:	4319      	orrs	r1, r3
 800687e:	68bb      	ldr	r3, [r7, #8]
 8006880:	699b      	ldr	r3, [r3, #24]
 8006882:	3b01      	subs	r3, #1
 8006884:	061b      	lsls	r3, r3, #24
 8006886:	430b      	orrs	r3, r1
 8006888:	431a      	orrs	r2, r3
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	609a      	str	r2, [r3, #8]
 800688e:	e02d      	b.n	80068ec <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	689a      	ldr	r2, [r3, #8]
 8006894:	4b19      	ldr	r3, [pc, #100]	@ (80068fc <FMC_SDRAM_Timing_Init+0xd0>)
 8006896:	4013      	ands	r3, r2
 8006898:	68ba      	ldr	r2, [r7, #8]
 800689a:	68d2      	ldr	r2, [r2, #12]
 800689c:	3a01      	subs	r2, #1
 800689e:	0311      	lsls	r1, r2, #12
 80068a0:	68ba      	ldr	r2, [r7, #8]
 80068a2:	6952      	ldr	r2, [r2, #20]
 80068a4:	3a01      	subs	r2, #1
 80068a6:	0512      	lsls	r2, r2, #20
 80068a8:	430a      	orrs	r2, r1
 80068aa:	431a      	orrs	r2, r3
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	68db      	ldr	r3, [r3, #12]
 80068b4:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	1e59      	subs	r1, r3, #1
 80068be:	68bb      	ldr	r3, [r7, #8]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	3b01      	subs	r3, #1
 80068c4:	011b      	lsls	r3, r3, #4
 80068c6:	4319      	orrs	r1, r3
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	689b      	ldr	r3, [r3, #8]
 80068cc:	3b01      	subs	r3, #1
 80068ce:	021b      	lsls	r3, r3, #8
 80068d0:	4319      	orrs	r1, r3
 80068d2:	68bb      	ldr	r3, [r7, #8]
 80068d4:	691b      	ldr	r3, [r3, #16]
 80068d6:	3b01      	subs	r3, #1
 80068d8:	041b      	lsls	r3, r3, #16
 80068da:	4319      	orrs	r1, r3
 80068dc:	68bb      	ldr	r3, [r7, #8]
 80068de:	699b      	ldr	r3, [r3, #24]
 80068e0:	3b01      	subs	r3, #1
 80068e2:	061b      	lsls	r3, r3, #24
 80068e4:	430b      	orrs	r3, r1
 80068e6:	431a      	orrs	r2, r3
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 80068ec:	2300      	movs	r3, #0
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3714      	adds	r7, #20
 80068f2:	46bd      	mov	sp, r7
 80068f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f8:	4770      	bx	lr
 80068fa:	bf00      	nop
 80068fc:	ff0f0fff 	.word	0xff0f0fff

08006900 <memset>:
 8006900:	4402      	add	r2, r0
 8006902:	4603      	mov	r3, r0
 8006904:	4293      	cmp	r3, r2
 8006906:	d100      	bne.n	800690a <memset+0xa>
 8006908:	4770      	bx	lr
 800690a:	f803 1b01 	strb.w	r1, [r3], #1
 800690e:	e7f9      	b.n	8006904 <memset+0x4>

08006910 <__libc_init_array>:
 8006910:	b570      	push	{r4, r5, r6, lr}
 8006912:	4d0d      	ldr	r5, [pc, #52]	@ (8006948 <__libc_init_array+0x38>)
 8006914:	4c0d      	ldr	r4, [pc, #52]	@ (800694c <__libc_init_array+0x3c>)
 8006916:	1b64      	subs	r4, r4, r5
 8006918:	10a4      	asrs	r4, r4, #2
 800691a:	2600      	movs	r6, #0
 800691c:	42a6      	cmp	r6, r4
 800691e:	d109      	bne.n	8006934 <__libc_init_array+0x24>
 8006920:	4d0b      	ldr	r5, [pc, #44]	@ (8006950 <__libc_init_array+0x40>)
 8006922:	4c0c      	ldr	r4, [pc, #48]	@ (8006954 <__libc_init_array+0x44>)
 8006924:	f000 f818 	bl	8006958 <_init>
 8006928:	1b64      	subs	r4, r4, r5
 800692a:	10a4      	asrs	r4, r4, #2
 800692c:	2600      	movs	r6, #0
 800692e:	42a6      	cmp	r6, r4
 8006930:	d105      	bne.n	800693e <__libc_init_array+0x2e>
 8006932:	bd70      	pop	{r4, r5, r6, pc}
 8006934:	f855 3b04 	ldr.w	r3, [r5], #4
 8006938:	4798      	blx	r3
 800693a:	3601      	adds	r6, #1
 800693c:	e7ee      	b.n	800691c <__libc_init_array+0xc>
 800693e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006942:	4798      	blx	r3
 8006944:	3601      	adds	r6, #1
 8006946:	e7f2      	b.n	800692e <__libc_init_array+0x1e>
 8006948:	080069b0 	.word	0x080069b0
 800694c:	080069b0 	.word	0x080069b0
 8006950:	080069b0 	.word	0x080069b0
 8006954:	080069b4 	.word	0x080069b4

08006958 <_init>:
 8006958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800695a:	bf00      	nop
 800695c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800695e:	bc08      	pop	{r3}
 8006960:	469e      	mov	lr, r3
 8006962:	4770      	bx	lr

08006964 <_fini>:
 8006964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006966:	bf00      	nop
 8006968:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800696a:	bc08      	pop	{r3}
 800696c:	469e      	mov	lr, r3
 800696e:	4770      	bx	lr
