{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Addressing View_ScaleFactor":"0.210171",
   "Addressing View_TopLeft":"-2641,-776",
   "Color Coded_ScaleFactor":"0.143021",
   "Color Coded_TopLeft":"-2643,-706",
   "Default View_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Default View_ScaleFactor":"0.461941",
   "Default View_TopLeft":"1054,-19",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.140863",
   "Grouping and No Loops_TopLeft":"-2641,-696",
   "Interfaces View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Interfaces View_ScaleFactor":"0.789513",
   "Interfaces View_TopLeft":"1479,37",
   "No Loops_ScaleFactor":"0.140158",
   "No Loops_TopLeft":"-2640,-671",
   "Reduced Jogs_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Reduced Jogs_ScaleFactor":"0.13946",
   "Reduced Jogs_TopLeft":"-2639,-660",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port Vp_Vn -pg 1 -lvl 0 -x -340 -y 100 -defaultsOSRD
preplace port Vaux0 -pg 1 -lvl 0 -x -340 -y 20 -defaultsOSRD
preplace port Vaux1 -pg 1 -lvl 0 -x -340 -y 40 -defaultsOSRD
preplace port Vaux9 -pg 1 -lvl 0 -x -340 -y 80 -defaultsOSRD
preplace port Vaux8 -pg 1 -lvl 0 -x -340 -y 60 -defaultsOSRD
preplace port DDR -pg 1 -lvl 8 -x 4880 -y 440 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 8 -x 4880 -y 460 -defaultsOSRD
preplace port adc_clk_p_i -pg 1 -lvl 0 -x -340 -y 370 -defaultsOSRD
preplace port adc_clk_n_i -pg 1 -lvl 0 -x -340 -y 350 -defaultsOSRD
preplace port adc_enc_p_o -pg 1 -lvl 8 -x 4880 -y 40 -defaultsOSRD
preplace port adc_enc_n_o -pg 1 -lvl 8 -x 4880 -y 20 -defaultsOSRD
preplace port adc_csn_o -pg 1 -lvl 8 -x 4880 -y 400 -defaultsOSRD
preplace port dac_clk_o -pg 1 -lvl 8 -x 4880 -y 170 -defaultsOSRD
preplace port dac_rst_o -pg 1 -lvl 8 -x 4880 -y 230 -defaultsOSRD
preplace port dac_sel_o -pg 1 -lvl 8 -x 4880 -y 250 -defaultsOSRD
preplace port dac_wrt_o -pg 1 -lvl 8 -x 4880 -y 270 -defaultsOSRD
preplace portBus adc_dat_a_i -pg 1 -lvl 0 -x -340 -y 480 -defaultsOSRD
preplace portBus adc_dat_b_i -pg 1 -lvl 0 -x -340 -y 460 -defaultsOSRD
preplace portBus dac_dat_o -pg 1 -lvl 8 -x 4880 -y 290 -defaultsOSRD
preplace portBus dac_pwm_o -pg 1 -lvl 8 -x 4880 -y 60 -defaultsOSRD
preplace portBus exp_p_tri_io -pg 1 -lvl 8 -x 4880 -y 190 -defaultsOSRD
preplace portBus exp_n_tri_io -pg 1 -lvl 8 -x 4880 -y 80 -defaultsOSRD
preplace portBus led_o -pg 1 -lvl 8 -x 4880 -y 210 -defaultsOSRD
preplace inst ch1_mem_fb_split -pg 1 -lvl 3 -x 830 -y 120 -defaultsOSRD
preplace inst Core -pg 1 -lvl 1 -x -140 -y 260 -defaultsOSRD
preplace inst Memory_IO -pg 1 -lvl 2 -x 320 -y 440 -defaultsOSRD
preplace inst Reg_Brakeout -pg 1 -lvl 2 -x 320 -y 170 -defaultsOSRD
preplace inst Data_Conversion -pg 1 -lvl 6 -x 4215 -y 192 -defaultsOSRD
preplace inst axis_red_pitaya_adc_0 -pg 1 -lvl 7 -x 4655 -y 520 -defaultsOSRD
preplace inst axis_red_pitaya_dac_0 -pg 1 -lvl 7 -x 4655 -y 220 -defaultsOSRD
preplace inst premultiplier -pg 1 -lvl 4 -x 1530 -y 182 -defaultsOSRD
preplace inst gng_0 -pg 1 -lvl 3 -x 830 -y 340 -defaultsOSRD
preplace inst feedback_combined_0 -pg 1 -lvl 5 -x 3685 -y 180 -defaultsOSRD
preplace netloc adc_clk_p_i_1 1 0 1 -320J 270n
preplace netloc adc_clk_n_i_1 1 0 1 -310J 290n
preplace netloc pll_0_clk_out2 1 1 6 40 -60 N -60 1100 -68 N -68 N -68 4390
preplace netloc pll_0_clk_out3 1 1 6 30 -90 N -90 990 -98 N -98 3910 292 4390
preplace netloc pll_0_locked 1 1 6 50 -30 610 -28 N -28 N -28 N -28 4370
preplace netloc rst_0_peripheral_aresetn 1 1 5 90 300 600 250 1070J 2 N 2 3890
preplace netloc slice_0_dout 1 2 4 560J -8 NJ -8 N -8 3900
preplace netloc slice_3_dout 1 1 2 110 20 470
preplace netloc writer_0_sts_data 1 1 2 140 10 500J
preplace netloc concat_1_dout 1 1 2 100 0 490
preplace netloc pll_0_clk_out1 1 1 6 80 -20 570 -18 1030 -18 1740 20 3870 302 4410
preplace netloc slice_1_dout 1 1 2 130 30 480J
preplace netloc const_0_dout 1 0 3 -320 -70 N -70 510
preplace netloc slice_7_dout 1 2 3 550 240 1060J 12 1720
preplace netloc slice_9_dout 1 2 3 540J 260 1100 22 1710
preplace netloc feedback_combined_0_trig_out 1 5 3 3860 82 4380 120 4850J
preplace netloc adc_dat_a_i_1 1 0 7 NJ 480 10 560 NJ 560 NJ 560 N 560 N 560 4370
preplace netloc adc_dat_b_i_1 1 0 7 NJ 460 40 570 NJ 570 NJ 570 N 570 N 570 4400
preplace netloc axis_red_pitaya_adc_0_adc_csn 1 7 1 4850J 400n
preplace netloc axis_red_pitaya_dac_0_dac_clk 1 7 1 4810J 170n
preplace netloc axis_red_pitaya_dac_0_dac_rst 1 7 1 4840J 200n
preplace netloc axis_red_pitaya_dac_0_dac_sel 1 7 1 4810J 220n
preplace netloc axis_red_pitaya_dac_0_dac_wrt 1 7 1 4800J 240n
preplace netloc axis_red_pitaya_dac_0_dac_dat 1 7 1 4790J 260n
preplace netloc Memory_IO_cfg_data 1 1 2 120 -10 530J
preplace netloc multiplier_breakout_0_OFFSET 1 4 1 1690 152n
preplace netloc mult_gen_0_P 1 4 1 1710 172n
preplace netloc mult_gen_1_P 1 4 1 1700 192n
preplace netloc mult_gen_2_P 1 4 1 1680 212n
preplace netloc mult_gen_3_P 1 4 1 1670 232n
preplace netloc conv_0_M_AXIS 1 1 6 140 310 550 420 N 420 N 420 N 420 4360
preplace netloc feedback_combined_0_M_AXIS_DDS 1 3 3 1110 -58 N -58 3850
preplace netloc ch1_mem_fb_split_M03_AXIS 1 3 1 1080 102n
preplace netloc ch1_mem_fb_split_M04_AXIS 1 3 1 1090 122n
preplace netloc Reg_Brakeout_M_AXIS1 1 2 2 580 220 1000
preplace netloc axis_broadcaster_0_M01_AXIS 1 4 1 1690 120n
preplace netloc ps_0_axi_periph_M00_AXI 1 1 1 70 220n
preplace netloc ch1_mem_fb_split_M02_AXIS 1 3 2 1050 42 1690
preplace netloc axis_red_pitaya_adc_0_M_AXIS 1 2 6 610J 410 NJ 410 N 410 N 410 N 410 4790
preplace netloc ps_0_axi_periph_M01_AXI 1 1 1 60 240n
preplace netloc ch1_mem_fb_split_M01_AXIS 1 3 2 1020 32 1730
preplace netloc rate_0_M_AXIS 1 2 4 590 230 1040J -38 N -38 3920
preplace netloc Data_Conversion_M01_AXIS 1 6 1 4360 180n
preplace netloc ps_0_FIXED_IO 1 1 7 10 -80 N -80 1000 -88 N -88 N -88 4410 100 4830J
preplace netloc writer_0_M_AXI 1 0 3 -310 -40 N -40 520
preplace netloc feedback_combined_0_M_AXIS 1 5 1 3880 160n
preplace netloc ps_0_DDR 1 1 7 20 -50 N -50 1100 -48 N -48 N -48 4400 110 4820J
preplace netloc gng_0_M_AXIS 1 3 1 1110 162n
preplace netloc ch1_mem_fb_split_M00_AXIS 1 3 3 1010J -78 N -78 3930
levelinfo -pg 1 -340 -140 320 830 1530 3685 4215 4655 4880
pagesize -pg 1 -db -bbox -sgen -520 -600 5050 1210
"
}
{
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"13",
   """""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"10"
}
