From 27bdc21384bbc6f691391ffef074b9565c1f002f Mon Sep 17 00:00:00 2001
From: Rain Zhang-CA <rainzhang@wonton.(none)>
Date: Wed, 30 Oct 2013 14:45:43 -0700
Subject: [PATCH 1728/5965] use switch_vpu_mem_pd_vmod in DI

---
 drivers/amlogic/amports/video.c              | 12 ++++++------
 drivers/amlogic/deinterlace/deinterlace_hw.c | 15 +++++++++++++--
 2 files changed, 19 insertions(+), 8 deletions(-)

diff --git a/drivers/amlogic/amports/video.c b/drivers/amlogic/amports/video.c
index ce7a83313674..331bd1c553ef 100755
--- a/drivers/amlogic/amports/video.c
+++ b/drivers/amlogic/amports/video.c
@@ -637,10 +637,10 @@ static void vpp_settings_h(vpp_frame_par_t *framePtr)
     VSYNC_WR_MPEG_REG(VPP_HSC_START_PHASE_STEP + cur_dev->vpp_off,
                    vpp_filter->vpp_hf_start_phase_step);
 
-    VSYNC_WR_MPEG_REG(VPP_HSC_REGION1_PHASE_SLOPE,
+    VSYNC_WR_MPEG_REG(VPP_HSC_REGION1_PHASE_SLOPE + cur_dev->vpp_off,
                    vpp_filter->vpp_hf_start_phase_slope);
 
-    VSYNC_WR_MPEG_REG(VPP_HSC_REGION3_PHASE_SLOPE,
+    VSYNC_WR_MPEG_REG(VPP_HSC_REGION3_PHASE_SLOPE + cur_dev->vpp_off,
                    vpp_filter->vpp_hf_end_phase_slope);
 
     VSYNC_WR_MPEG_REG(VPP_LINE_IN_LENGTH + cur_dev->vpp_off, framePtr->VPP_line_in_length_);
@@ -659,11 +659,11 @@ static void vpp_settings_v(vpp_frame_par_t *framePtr)
                    ((framePtr->VPP_vsc_endp   & VPP_VD_SIZE_MASK) << VPP_VD1_END_BIT));
 
     if ((framePtr->VPP_post_blend_vd_v_end_ - framePtr->VPP_post_blend_vd_v_start_ + 1) > VPP_PREBLEND_VD_V_END_LIMIT) {
-        VSYNC_WR_MPEG_REG(VPP_PREBLEND_VD1_V_START_END,
+        VSYNC_WR_MPEG_REG(VPP_PREBLEND_VD1_V_START_END + cur_dev->vpp_off,
                    ((framePtr->VPP_post_blend_vd_v_start_ & VPP_VD_SIZE_MASK) << VPP_VD1_START_BIT) |
                    ((framePtr->VPP_post_blend_vd_v_end_   & VPP_VD_SIZE_MASK) << VPP_VD1_END_BIT));
     } else {
-        VSYNC_WR_MPEG_REG(VPP_PREBLEND_VD1_V_START_END,
+        VSYNC_WR_MPEG_REG(VPP_PREBLEND_VD1_V_START_END + cur_dev->vpp_off,
                    ((0 & VPP_VD_SIZE_MASK) << VPP_VD1_START_BIT) |
                    (((VPP_PREBLEND_VD_V_END_LIMIT-1) & VPP_VD_SIZE_MASK) << VPP_VD1_END_BIT));
     }
@@ -2052,11 +2052,11 @@ SET_FILTER:
         VSYNC_WR_MPEG_REG(VPP_POSTBLEND_H_SIZE + cur_dev->vpp_off, cur_frame_par->VPP_post_blend_h_size_);
 
         if((cur_frame_par->VPP_post_blend_vd_v_end_ - cur_frame_par->VPP_post_blend_vd_v_start_+1)>1080){
-            VSYNC_WR_MPEG_REG(VPP_PREBLEND_VD1_V_START_END,
+            VSYNC_WR_MPEG_REG(VPP_PREBLEND_VD1_V_START_END + cur_dev->vpp_off,
                        ((cur_frame_par->VPP_post_blend_vd_v_start_ & VPP_VD_SIZE_MASK) << VPP_VD1_START_BIT) |
                        ((cur_frame_par->VPP_post_blend_vd_v_end_ & VPP_VD_SIZE_MASK) << VPP_VD1_END_BIT));
         }else{
-            VSYNC_WR_MPEG_REG(VPP_PREBLEND_VD1_V_START_END,
+            VSYNC_WR_MPEG_REG(VPP_PREBLEND_VD1_V_START_END + cur_dev->vpp_off,
                        ((0 & VPP_VD_SIZE_MASK) << VPP_VD1_START_BIT) |
                        ((1079 & VPP_VD_SIZE_MASK) << VPP_VD1_END_BIT));
         }
diff --git a/drivers/amlogic/deinterlace/deinterlace_hw.c b/drivers/amlogic/deinterlace/deinterlace_hw.c
index 90cd1a2ad004..affda83b3d42 100755
--- a/drivers/amlogic/deinterlace/deinterlace_hw.c
+++ b/drivers/amlogic/deinterlace/deinterlace_hw.c
@@ -14,6 +14,10 @@
 #include "detect3d.h"
 #endif
 
+#if MESON_CPU_TYPE == MESON_CPU_TYPE_MESON8
+#include <mach/vpu.h>
+#endif
+
 #ifndef DI_CHAN2_CANVAS
 #define DI_CHAN2_CANVAS DI_CHAN2_CANVAS0
 #endif
@@ -350,6 +354,11 @@ void di_hw_init(void)
     Wr(DI_NRMTN_CTRL0, 0xb00a0603);
 #endif
 
+
+#if MESON_CPU_TYPE >= MESON_CPU_TYPE_MESON8
+        //need not set DI_CLKG_CTRL, hardware default value of this register is already 0 
+    //Wr_reg_bits(DI_CLKG_CTRL, 0x0, 0, 2);    // bit 0: 1, no clock; bit 1: 0, auto clock gate
+#endif    
 }
 
 void di_hw_uninit(void)
@@ -2113,11 +2122,13 @@ void di_set_power_control(unsigned char type, unsigned char enable)
 		}
 #if MESON_CPU_TYPE == MESON_CPU_TYPE_MESON8
     if(type==0){
-        WRITE_MPEG_REG_BITS(HHI_VPU_MEM_PD_REG0, enable?0:3, 26, 2); //di pre
+        //WRITE_MPEG_REG_BITS(HHI_VPU_MEM_PD_REG0, enable?0:3, 26, 2); //di pre
+        switch_vpu_mem_pd_vmod(VPU_DI_PRE, enable?VPU_MEM_POWER_ON:VPU_MEM_POWER_DOWN);
         pre_power_on = enable;
     }
     else{
-        WRITE_MPEG_REG_BITS(HHI_VPU_MEM_PD_REG0, enable?0:3, 28, 2); //di post
+        //WRITE_MPEG_REG_BITS(HHI_VPU_MEM_PD_REG0, enable?0:3, 28, 2); //di post
+        switch_vpu_mem_pd_vmod(VPU_DI_POST, enable?VPU_MEM_POWER_ON:VPU_MEM_POWER_DOWN);
         post_power_on = enable;
     }
 #endif    
-- 
2.19.0

