#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Jun 11 14:12:54 2018
# Process ID: 22840
# Current directory: C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.runs/synth_1
# Command line: vivado.exe -log fft.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fft.tcl
# Log file: C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.runs/synth_1/fft.vds
# Journal file: C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fft.tcl -notrace
Command: synth_design -top fft -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9476 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 327.770 ; gain = 117.211
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fft' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/fft/fft.vhd:28]
	Parameter d_width bound to: 8 - type: integer 
	Parameter tf_width bound to: 8 - type: integer 
	Parameter length bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/counter/counter.vhd:26]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (1#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/counter/counter.vhd:26]
INFO: [Synth 8-638] synthesizing module 'delayline' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd:27]
	Parameter delay bound to: 7 - type: integer 
	Parameter iowidth bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delayline' (2#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd:27]
INFO: [Synth 8-638] synthesizing module 'rotator' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/rotator/rotator.vhd:36]
	Parameter d_width bound to: 9 - type: integer 
	Parameter tf_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rotator' (3#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/rotator/rotator.vhd:36]
INFO: [Synth 8-638] synthesizing module 'twiddle_rom' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/twiddle_rom/twiddle_rom.vhd:38]
	Parameter exponent bound to: 8 - type: integer 
	Parameter inwidth bound to: 7 - type: integer 
	Parameter outwidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'twiddle_rom' (4#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/twiddle_rom/twiddle_rom.vhd:38]
INFO: [Synth 8-638] synthesizing module 'butterfly' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/butterfly/butterfly.vhd:43]
	Parameter iowidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'butterfly' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/butterfly/butterfly.vhd:43]
INFO: [Synth 8-638] synthesizing module 'delayline__parameterized0' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd:27]
	Parameter delay bound to: 6 - type: integer 
	Parameter iowidth bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delayline__parameterized0' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd:27]
INFO: [Synth 8-638] synthesizing module 'delayline__parameterized1' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd:27]
	Parameter delay bound to: 6 - type: integer 
	Parameter iowidth bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delayline__parameterized1' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd:27]
INFO: [Synth 8-638] synthesizing module 'rotator__parameterized0' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/rotator/rotator.vhd:36]
	Parameter d_width bound to: 10 - type: integer 
	Parameter tf_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rotator__parameterized0' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/rotator/rotator.vhd:36]
INFO: [Synth 8-638] synthesizing module 'twiddle_rom__parameterized0' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/twiddle_rom/twiddle_rom.vhd:38]
	Parameter exponent bound to: 8 - type: integer 
	Parameter inwidth bound to: 6 - type: integer 
	Parameter outwidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'twiddle_rom__parameterized0' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/twiddle_rom/twiddle_rom.vhd:38]
INFO: [Synth 8-638] synthesizing module 'butterfly__parameterized0' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/butterfly/butterfly.vhd:43]
	Parameter iowidth bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'butterfly__parameterized0' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/butterfly/butterfly.vhd:43]
INFO: [Synth 8-638] synthesizing module 'delayline__parameterized2' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd:27]
	Parameter delay bound to: 5 - type: integer 
	Parameter iowidth bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delayline__parameterized2' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd:27]
INFO: [Synth 8-638] synthesizing module 'delayline__parameterized3' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd:27]
	Parameter delay bound to: 5 - type: integer 
	Parameter iowidth bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delayline__parameterized3' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd:27]
INFO: [Synth 8-638] synthesizing module 'rotator__parameterized1' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/rotator/rotator.vhd:36]
	Parameter d_width bound to: 11 - type: integer 
	Parameter tf_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rotator__parameterized1' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/rotator/rotator.vhd:36]
INFO: [Synth 8-638] synthesizing module 'twiddle_rom__parameterized1' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/twiddle_rom/twiddle_rom.vhd:38]
	Parameter exponent bound to: 8 - type: integer 
	Parameter inwidth bound to: 5 - type: integer 
	Parameter outwidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'twiddle_rom__parameterized1' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/twiddle_rom/twiddle_rom.vhd:38]
INFO: [Synth 8-638] synthesizing module 'butterfly__parameterized1' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/butterfly/butterfly.vhd:43]
	Parameter iowidth bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'butterfly__parameterized1' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/butterfly/butterfly.vhd:43]
INFO: [Synth 8-638] synthesizing module 'delayline__parameterized4' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd:27]
	Parameter delay bound to: 4 - type: integer 
	Parameter iowidth bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delayline__parameterized4' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd:27]
INFO: [Synth 8-638] synthesizing module 'delayline__parameterized5' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd:27]
	Parameter delay bound to: 4 - type: integer 
	Parameter iowidth bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delayline__parameterized5' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd:27]
INFO: [Synth 8-638] synthesizing module 'rotator__parameterized2' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/rotator/rotator.vhd:36]
	Parameter d_width bound to: 12 - type: integer 
	Parameter tf_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rotator__parameterized2' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/rotator/rotator.vhd:36]
INFO: [Synth 8-638] synthesizing module 'twiddle_rom__parameterized2' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/twiddle_rom/twiddle_rom.vhd:38]
	Parameter exponent bound to: 8 - type: integer 
	Parameter inwidth bound to: 4 - type: integer 
	Parameter outwidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'twiddle_rom__parameterized2' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/twiddle_rom/twiddle_rom.vhd:38]
INFO: [Synth 8-638] synthesizing module 'butterfly__parameterized2' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/butterfly/butterfly.vhd:43]
	Parameter iowidth bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'butterfly__parameterized2' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/butterfly/butterfly.vhd:43]
INFO: [Synth 8-638] synthesizing module 'delayline__parameterized6' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd:27]
	Parameter delay bound to: 3 - type: integer 
	Parameter iowidth bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delayline__parameterized6' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd:27]
INFO: [Synth 8-638] synthesizing module 'delayline__parameterized7' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd:27]
	Parameter delay bound to: 3 - type: integer 
	Parameter iowidth bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delayline__parameterized7' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd:27]
INFO: [Synth 8-638] synthesizing module 'rotator__parameterized3' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/rotator/rotator.vhd:36]
	Parameter d_width bound to: 13 - type: integer 
	Parameter tf_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rotator__parameterized3' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/rotator/rotator.vhd:36]
INFO: [Synth 8-638] synthesizing module 'twiddle_rom__parameterized3' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/twiddle_rom/twiddle_rom.vhd:38]
	Parameter exponent bound to: 8 - type: integer 
	Parameter inwidth bound to: 3 - type: integer 
	Parameter outwidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'twiddle_rom__parameterized3' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/twiddle_rom/twiddle_rom.vhd:38]
INFO: [Synth 8-638] synthesizing module 'butterfly__parameterized3' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/butterfly/butterfly.vhd:43]
	Parameter iowidth bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'butterfly__parameterized3' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/butterfly/butterfly.vhd:43]
INFO: [Synth 8-638] synthesizing module 'delayline__parameterized8' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd:27]
	Parameter delay bound to: 2 - type: integer 
	Parameter iowidth bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delayline__parameterized8' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd:27]
INFO: [Synth 8-638] synthesizing module 'delayline__parameterized9' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd:27]
	Parameter delay bound to: 2 - type: integer 
	Parameter iowidth bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delayline__parameterized9' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd:27]
INFO: [Synth 8-638] synthesizing module 'rotator__parameterized4' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/rotator/rotator.vhd:36]
	Parameter d_width bound to: 14 - type: integer 
	Parameter tf_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rotator__parameterized4' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/rotator/rotator.vhd:36]
INFO: [Synth 8-638] synthesizing module 'twiddle_rom__parameterized4' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/twiddle_rom/twiddle_rom.vhd:38]
	Parameter exponent bound to: 8 - type: integer 
	Parameter inwidth bound to: 2 - type: integer 
	Parameter outwidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'twiddle_rom__parameterized4' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/twiddle_rom/twiddle_rom.vhd:38]
INFO: [Synth 8-638] synthesizing module 'butterfly__parameterized4' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/butterfly/butterfly.vhd:43]
	Parameter iowidth bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'butterfly__parameterized4' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/butterfly/butterfly.vhd:43]
INFO: [Synth 8-638] synthesizing module 'delayline__parameterized10' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd:27]
	Parameter delay bound to: 1 - type: integer 
	Parameter iowidth bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delayline__parameterized10' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd:27]
INFO: [Synth 8-638] synthesizing module 'delayline__parameterized11' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd:27]
	Parameter delay bound to: 1 - type: integer 
	Parameter iowidth bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delayline__parameterized11' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/delayline/delayline.vhd:27]
INFO: [Synth 8-638] synthesizing module 'rotator__parameterized5' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/rotator/rotator.vhd:36]
	Parameter d_width bound to: 15 - type: integer 
	Parameter tf_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rotator__parameterized5' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/rotator/rotator.vhd:36]
INFO: [Synth 8-638] synthesizing module 'twiddle_rom__parameterized5' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/twiddle_rom/twiddle_rom.vhd:38]
	Parameter exponent bound to: 8 - type: integer 
	Parameter inwidth bound to: 1 - type: integer 
	Parameter outwidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'twiddle_rom__parameterized5' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/twiddle_rom/twiddle_rom.vhd:38]
INFO: [Synth 8-638] synthesizing module 'butterfly__parameterized5' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/butterfly/butterfly.vhd:43]
	Parameter iowidth bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'butterfly__parameterized5' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/butterfly/butterfly.vhd:43]
INFO: [Synth 8-638] synthesizing module 'butterfly__parameterized6' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/butterfly/butterfly.vhd:43]
	Parameter iowidth bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'butterfly__parameterized6' (5#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/butterfly/butterfly.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnt_workaround[7].ctl_cnt_reg[7]' and it is trimmed from '8' to '1' bits. [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/fft/fft.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnt_workaround[6].ctl_cnt_reg[6]' and it is trimmed from '8' to '2' bits. [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/fft/fft.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnt_workaround[5].ctl_cnt_reg[5]' and it is trimmed from '8' to '3' bits. [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/fft/fft.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnt_workaround[4].ctl_cnt_reg[4]' and it is trimmed from '8' to '4' bits. [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/fft/fft.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnt_workaround[3].ctl_cnt_reg[3]' and it is trimmed from '8' to '5' bits. [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/fft/fft.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnt_workaround[2].ctl_cnt_reg[2]' and it is trimmed from '8' to '6' bits. [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/fft/fft.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnt_workaround[1].ctl_cnt_reg[1]' and it is trimmed from '8' to '7' bits. [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/fft/fft.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'fft' (6#1) [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/fft/fft.vhd:28]
WARNING: [Synth 8-3331] design butterfly__parameterized6 has unconnected port clk
WARNING: [Synth 8-3331] design butterfly__parameterized5 has unconnected port clk
WARNING: [Synth 8-3331] design butterfly__parameterized4 has unconnected port clk
WARNING: [Synth 8-3331] design butterfly__parameterized3 has unconnected port clk
WARNING: [Synth 8-3331] design butterfly__parameterized2 has unconnected port clk
WARNING: [Synth 8-3331] design butterfly__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design butterfly__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design butterfly has unconnected port clk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 365.027 ; gain = 154.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 365.027 ; gain = 154.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 365.027 ; gain = 154.469
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/counter/counter.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 425.613 ; gain = 215.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 5     
	   2 Input      1 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 2     
	              640 Bit         RAMs := 2     
	              352 Bit         RAMs := 2     
	              192 Bit         RAMs := 2     
	              104 Bit         RAMs := 2     
	               56 Bit         RAMs := 2     
	               30 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 15    
	   8 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fft 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module butterfly 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module butterfly__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module butterfly__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
Module butterfly__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
Module butterfly__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
Module butterfly__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 4     
Module butterfly__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
Module butterfly__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module delayline 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module rotator 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
Module twiddle_rom 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module delayline__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module delayline__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module rotator__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
Module twiddle_rom__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module delayline__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---RAMs : 
	              352 Bit         RAMs := 1     
Module delayline__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---RAMs : 
	              352 Bit         RAMs := 1     
Module rotator__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
Module twiddle_rom__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module delayline__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---RAMs : 
	              192 Bit         RAMs := 1     
Module delayline__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---RAMs : 
	              192 Bit         RAMs := 1     
Module rotator__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module twiddle_rom__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module delayline__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
Module delayline__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
Module rotator__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
Module twiddle_rom__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
Module delayline__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
+---RAMs : 
	               56 Bit         RAMs := 1     
Module delayline__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
+---RAMs : 
	               56 Bit         RAMs := 1     
Module rotator__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
Module twiddle_rom__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
Module delayline__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
+---RAMs : 
	               30 Bit         RAMs := 1     
Module delayline__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
+---RAMs : 
	               30 Bit         RAMs := 1     
Module rotator__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
Module twiddle_rom__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'all_instances[6].first_stages_only.tf_rom/address_reg[0:0]' into 'cnt_workaround[7].ctl_cnt_reg[7][0:0]' [C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.srcs/sources_1/imports/src/twiddle_rom/twiddle_rom.vhd:84]
DSP Report: Generating DSP all_instances[2].first_stages_only.rotator/L, operation Mode is: A*B.
DSP Report: operator all_instances[2].first_stages_only.rotator/L is absorbed into DSP all_instances[2].first_stages_only.rotator/L.
DSP Report: Generating DSP all_instances[2].first_stages_only.rotator/o_re0, operation Mode is: C-A*B.
DSP Report: operator all_instances[2].first_stages_only.rotator/o_re0 is absorbed into DSP all_instances[2].first_stages_only.rotator/o_re0.
DSP Report: operator all_instances[2].first_stages_only.rotator/L is absorbed into DSP all_instances[2].first_stages_only.rotator/o_re0.
DSP Report: Generating DSP all_instances[2].first_stages_only.rotator/L, operation Mode is: A*B.
DSP Report: operator all_instances[2].first_stages_only.rotator/L is absorbed into DSP all_instances[2].first_stages_only.rotator/L.
DSP Report: Generating DSP all_instances[2].first_stages_only.rotator/o_im0, operation Mode is: C+A*B.
DSP Report: operator all_instances[2].first_stages_only.rotator/o_im0 is absorbed into DSP all_instances[2].first_stages_only.rotator/o_im0.
DSP Report: operator all_instances[2].first_stages_only.rotator/L is absorbed into DSP all_instances[2].first_stages_only.rotator/o_im0.
DSP Report: Generating DSP all_instances[3].first_stages_only.rotator/L, operation Mode is: A*B.
DSP Report: operator all_instances[3].first_stages_only.rotator/L is absorbed into DSP all_instances[3].first_stages_only.rotator/L.
DSP Report: Generating DSP all_instances[3].first_stages_only.rotator/o_re0, operation Mode is: C-A*B.
DSP Report: operator all_instances[3].first_stages_only.rotator/o_re0 is absorbed into DSP all_instances[3].first_stages_only.rotator/o_re0.
DSP Report: operator all_instances[3].first_stages_only.rotator/L is absorbed into DSP all_instances[3].first_stages_only.rotator/o_re0.
DSP Report: Generating DSP all_instances[3].first_stages_only.rotator/L, operation Mode is: A*B.
DSP Report: operator all_instances[3].first_stages_only.rotator/L is absorbed into DSP all_instances[3].first_stages_only.rotator/L.
DSP Report: Generating DSP all_instances[3].first_stages_only.rotator/o_im0, operation Mode is: C+A*B.
DSP Report: operator all_instances[3].first_stages_only.rotator/o_im0 is absorbed into DSP all_instances[3].first_stages_only.rotator/o_im0.
DSP Report: operator all_instances[3].first_stages_only.rotator/L is absorbed into DSP all_instances[3].first_stages_only.rotator/o_im0.
DSP Report: Generating DSP all_instances[4].first_stages_only.rotator/L, operation Mode is: A*B.
DSP Report: operator all_instances[4].first_stages_only.rotator/L is absorbed into DSP all_instances[4].first_stages_only.rotator/L.
DSP Report: Generating DSP all_instances[4].first_stages_only.rotator/o_re0, operation Mode is: C-A*B.
DSP Report: operator all_instances[4].first_stages_only.rotator/o_re0 is absorbed into DSP all_instances[4].first_stages_only.rotator/o_re0.
DSP Report: operator all_instances[4].first_stages_only.rotator/L is absorbed into DSP all_instances[4].first_stages_only.rotator/o_re0.
DSP Report: Generating DSP all_instances[4].first_stages_only.rotator/L, operation Mode is: A*B.
DSP Report: operator all_instances[4].first_stages_only.rotator/L is absorbed into DSP all_instances[4].first_stages_only.rotator/L.
DSP Report: Generating DSP all_instances[4].first_stages_only.rotator/o_im0, operation Mode is: C+A*B.
DSP Report: operator all_instances[4].first_stages_only.rotator/o_im0 is absorbed into DSP all_instances[4].first_stages_only.rotator/o_im0.
DSP Report: operator all_instances[4].first_stages_only.rotator/L is absorbed into DSP all_instances[4].first_stages_only.rotator/o_im0.
DSP Report: Generating DSP all_instances[5].first_stages_only.rotator/L, operation Mode is: A*B.
DSP Report: operator all_instances[5].first_stages_only.rotator/L is absorbed into DSP all_instances[5].first_stages_only.rotator/L.
DSP Report: Generating DSP all_instances[5].first_stages_only.rotator/o_re0, operation Mode is: C-A*B.
DSP Report: operator all_instances[5].first_stages_only.rotator/o_re0 is absorbed into DSP all_instances[5].first_stages_only.rotator/o_re0.
DSP Report: operator all_instances[5].first_stages_only.rotator/L is absorbed into DSP all_instances[5].first_stages_only.rotator/o_re0.
DSP Report: Generating DSP all_instances[5].first_stages_only.rotator/L, operation Mode is: A*B.
DSP Report: operator all_instances[5].first_stages_only.rotator/L is absorbed into DSP all_instances[5].first_stages_only.rotator/L.
DSP Report: Generating DSP all_instances[5].first_stages_only.rotator/o_im0, operation Mode is: C+A*B.
DSP Report: operator all_instances[5].first_stages_only.rotator/o_im0 is absorbed into DSP all_instances[5].first_stages_only.rotator/o_im0.
DSP Report: operator all_instances[5].first_stages_only.rotator/L is absorbed into DSP all_instances[5].first_stages_only.rotator/o_im0.
DSP Report: Generating DSP all_instances[6].first_stages_only.rotator/L, operation Mode is: A*B.
DSP Report: operator all_instances[6].first_stages_only.rotator/L is absorbed into DSP all_instances[6].first_stages_only.rotator/L.
DSP Report: Generating DSP all_instances[6].first_stages_only.rotator/o_re0, operation Mode is: C-A*B.
DSP Report: operator all_instances[6].first_stages_only.rotator/o_re0 is absorbed into DSP all_instances[6].first_stages_only.rotator/o_re0.
DSP Report: operator all_instances[6].first_stages_only.rotator/L is absorbed into DSP all_instances[6].first_stages_only.rotator/o_re0.
DSP Report: Generating DSP all_instances[6].first_stages_only.rotator/L, operation Mode is: A*B.
DSP Report: operator all_instances[6].first_stages_only.rotator/L is absorbed into DSP all_instances[6].first_stages_only.rotator/L.
DSP Report: Generating DSP all_instances[6].first_stages_only.rotator/o_im0, operation Mode is: C+A*B.
DSP Report: operator all_instances[6].first_stages_only.rotator/o_im0 is absorbed into DSP all_instances[6].first_stages_only.rotator/o_im0.
DSP Report: operator all_instances[6].first_stages_only.rotator/L is absorbed into DSP all_instances[6].first_stages_only.rotator/o_im0.
INFO: [Synth 8-3886] merging instance 'all_instances[2].first_stages_only.dl_re/read_adr_reg_rep[0]' (FD) to 'all_instances[2].first_stages_only.dl_im/read_adr_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'all_instances[2].first_stages_only.dl_re/read_adr_reg_rep[1]' (FD) to 'all_instances[2].first_stages_only.dl_im/read_adr_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'all_instances[2].first_stages_only.dl_re/read_adr_reg_rep[2]' (FD) to 'all_instances[2].first_stages_only.dl_im/read_adr_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'all_instances[2].first_stages_only.dl_re/read_adr_reg_rep[3]' (FD) to 'all_instances[2].first_stages_only.dl_im/read_adr_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'all_instances[2].first_stages_only.dl_re/read_adr_reg_rep[4]' (FD) to 'all_instances[2].first_stages_only.dl_im/read_adr_reg_rep[4]'
INFO: [Synth 8-3886] merging instance 'all_instances[1].first_stages_only.dl_re/read_adr_reg_rep[0]' (FD) to 'all_instances[1].first_stages_only.dl_im/read_adr_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'all_instances[1].first_stages_only.dl_re/read_adr_reg_rep[1]' (FD) to 'all_instances[1].first_stages_only.dl_im/read_adr_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'all_instances[1].first_stages_only.dl_re/read_adr_reg_rep[2]' (FD) to 'all_instances[1].first_stages_only.dl_im/read_adr_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'all_instances[1].first_stages_only.dl_re/read_adr_reg_rep[3]' (FD) to 'all_instances[1].first_stages_only.dl_im/read_adr_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'all_instances[1].first_stages_only.dl_re/read_adr_reg_rep[4]' (FD) to 'all_instances[1].first_stages_only.dl_im/read_adr_reg_rep[4]'
INFO: [Synth 8-3886] merging instance 'all_instances[1].first_stages_only.dl_re/read_adr_reg_rep[5]' (FD) to 'all_instances[1].first_stages_only.dl_im/read_adr_reg_rep[5]'
INFO: [Synth 8-3886] merging instance 'all_instances[0].first_stages_only.dl_re/read_adr_reg_rep[0]' (FD) to 'all_instances[0].first_stages_only.dl_im/read_adr_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'all_instances[0].first_stages_only.dl_re/read_adr_reg_rep[1]' (FD) to 'all_instances[0].first_stages_only.dl_im/read_adr_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'all_instances[0].first_stages_only.dl_re/read_adr_reg_rep[2]' (FD) to 'all_instances[0].first_stages_only.dl_im/read_adr_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'all_instances[0].first_stages_only.dl_re/read_adr_reg_rep[3]' (FD) to 'all_instances[0].first_stages_only.dl_im/read_adr_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'all_instances[0].first_stages_only.dl_re/read_adr_reg_rep[4]' (FD) to 'all_instances[0].first_stages_only.dl_im/read_adr_reg_rep[4]'
INFO: [Synth 8-3886] merging instance 'all_instances[0].first_stages_only.dl_re/read_adr_reg_rep[5]' (FD) to 'all_instances[0].first_stages_only.dl_im/read_adr_reg_rep[5]'
INFO: [Synth 8-3886] merging instance 'all_instances[0].first_stages_only.dl_re/read_adr_reg_rep[6]' (FD) to 'all_instances[0].first_stages_only.dl_im/read_adr_reg_rep[6]'
INFO: [Synth 8-3886] merging instance 'all_instances[1].first_stages_only.tf_rom/address_reg[0]' (FD) to 'cnt_workaround[2].ctl_cnt_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'all_instances[2].first_stages_only.tf_rom/address_reg[0]' (FD) to 'cnt_workaround[3].ctl_cnt_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'all_instances[3].first_stages_only.dl_re/read_adr_reg_rep[0]' (FD) to 'all_instances[3].first_stages_only.dl_im/read_adr_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'all_instances[3].first_stages_only.dl_re/read_adr_reg_rep[1]' (FD) to 'all_instances[3].first_stages_only.dl_im/read_adr_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'all_instances[3].first_stages_only.dl_re/read_adr_reg_rep[2]' (FD) to 'all_instances[3].first_stages_only.dl_im/read_adr_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'all_instances[3].first_stages_only.dl_re/read_adr_reg_rep[3]' (FD) to 'all_instances[3].first_stages_only.dl_im/read_adr_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'all_instances[3].first_stages_only.tf_rom/address_reg[0]' (FD) to 'cnt_workaround[4].ctl_cnt_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'all_instances[4].first_stages_only.tf_rom/output_sin_reg[4]' (FD) to 'all_instances[5].first_stages_only.tf_rom/output_sin_reg[3]'
INFO: [Synth 8-3886] merging instance 'all_instances[4].first_stages_only.tf_rom/address_reg[0]' (FD) to 'cnt_workaround[5].ctl_cnt_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'all_instances[5].first_stages_only.tf_rom/output_sin_reg[1]' (FD) to 'all_instances[5].first_stages_only.tf_rom/output_sin_reg[5]'
INFO: [Synth 8-3886] merging instance 'all_instances[5].first_stages_only.tf_rom/output_sin_reg[2]' (FD) to 'all_instances[5].first_stages_only.tf_rom/output_sin_reg[5]'
INFO: [Synth 8-3886] merging instance 'all_instances[5].first_stages_only.tf_rom/output_sin_reg[3]' (FD) to 'all_instances[5].first_stages_only.tf_rom/output_sin_reg[4]'
INFO: [Synth 8-3886] merging instance 'all_instances[5].first_stages_only.tf_rom/output_sin_reg[4]' (FD) to 'all_instances[5].first_stages_only.tf_rom/output_sin_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\all_instances[5].first_stages_only.tf_rom/output_sin_reg[6] )
INFO: [Synth 8-3886] merging instance 'all_instances[5].first_stages_only.tf_rom/address_reg[0]' (FD) to 'all_instances[4].first_stages_only.tf_rom/output_sin_reg[3]'
INFO: [Synth 8-3886] merging instance 'all_instances[5].first_stages_only.tf_rom/output_cos_reg[2]' (FD) to 'all_instances[5].first_stages_only.tf_rom/output_cos_reg[5]'
INFO: [Synth 8-3886] merging instance 'all_instances[5].first_stages_only.tf_rom/output_cos_reg[3]' (FD) to 'all_instances[5].first_stages_only.tf_rom/output_cos_reg[4]'
INFO: [Synth 8-3886] merging instance 'all_instances[5].first_stages_only.tf_rom/output_cos_reg[4]' (FD) to 'all_instances[5].first_stages_only.tf_rom/output_cos_reg[6]'
INFO: [Synth 8-3886] merging instance 'all_instances[6].first_stages_only.tf_rom/output_cos_reg[0]' (FDS) to 'all_instances[6].first_stages_only.tf_rom/output_cos_reg[6]'
INFO: [Synth 8-3886] merging instance 'all_instances[6].first_stages_only.tf_rom/output_cos_reg[1]' (FDS) to 'all_instances[6].first_stages_only.tf_rom/output_cos_reg[6]'
INFO: [Synth 8-3886] merging instance 'all_instances[6].first_stages_only.tf_rom/output_cos_reg[2]' (FDS) to 'all_instances[6].first_stages_only.tf_rom/output_cos_reg[6]'
INFO: [Synth 8-3886] merging instance 'all_instances[6].first_stages_only.tf_rom/output_cos_reg[3]' (FDS) to 'all_instances[6].first_stages_only.tf_rom/output_cos_reg[6]'
INFO: [Synth 8-3886] merging instance 'all_instances[6].first_stages_only.tf_rom/output_cos_reg[4]' (FDS) to 'all_instances[6].first_stages_only.tf_rom/output_cos_reg[6]'
INFO: [Synth 8-3886] merging instance 'all_instances[6].first_stages_only.tf_rom/output_cos_reg[5]' (FDS) to 'all_instances[6].first_stages_only.tf_rom/output_cos_reg[6]'
INFO: [Synth 8-3886] merging instance 'all_instances[6].first_stages_only.tf_rom/output_cos_reg[7]' (FDR) to 'all_instances[6].first_stages_only.tf_rom/output_sin_reg[1]'
INFO: [Synth 8-3886] merging instance 'all_instances[6].first_stages_only.tf_rom/output_sin_reg[0]' (FDR) to 'all_instances[6].first_stages_only.tf_rom/output_sin_reg[7]'
INFO: [Synth 8-3886] merging instance 'all_instances[6].first_stages_only.tf_rom/output_sin_reg[1]' (FDR) to 'all_instances[6].first_stages_only.tf_rom/output_sin_reg[2]'
INFO: [Synth 8-3886] merging instance 'all_instances[6].first_stages_only.tf_rom/output_sin_reg[2]' (FDR) to 'all_instances[6].first_stages_only.tf_rom/output_sin_reg[3]'
INFO: [Synth 8-3886] merging instance 'all_instances[6].first_stages_only.tf_rom/output_sin_reg[3]' (FDR) to 'all_instances[6].first_stages_only.tf_rom/output_sin_reg[4]'
INFO: [Synth 8-3886] merging instance 'all_instances[6].first_stages_only.tf_rom/output_sin_reg[4]' (FDR) to 'all_instances[6].first_stages_only.tf_rom/output_sin_reg[5]'
INFO: [Synth 8-3886] merging instance 'all_instances[6].first_stages_only.tf_rom/output_sin_reg[5]' (FDR) to 'all_instances[6].first_stages_only.tf_rom/output_sin_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\all_instances[6].first_stages_only.tf_rom/output_sin_reg[6] )
INFO: [Synth 8-3886] merging instance 'cnt_workaround[6].ctl_cnt_reg[6][0]' (FD) to 'all_instances[4].first_stages_only.tf_rom/output_sin_reg[3]'
INFO: [Synth 8-3886] merging instance 'cnt_workaround[7].ctl_cnt_reg[7][0]' (FD) to 'all_instances[5].first_stages_only.tf_rom/output_sin_reg[5]'
WARNING: [Synth 8-3332] Sequential element (all_instances[5].first_stages_only.tf_rom/output_sin_reg[6]) is unused and will be removed from module fft.
WARNING: [Synth 8-3332] Sequential element (all_instances[6].first_stages_only.tf_rom/output_sin_reg[6]) is unused and will be removed from module fft.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 533.465 ; gain = 322.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-----------------------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                                | Depth x Width | Implemented As | 
+------------+-----------------------------------------------------------+---------------+----------------+
|twiddle_rom | address_reg_rep                                           | 128x8         | Block RAM      | 
|twiddle_rom | address_reg                                               | 128x8         | Block RAM      | 
|twiddle_rom | sin_rom[0]                                                | 64x8          | LUT            | 
|twiddle_rom | cos_rom[0]                                                | 64x8          | LUT            | 
|twiddle_rom | sin_rom[0]                                                | 32x8          | LUT            | 
|twiddle_rom | cos_rom[0]                                                | 32x8          | LUT            | 
|fft         | all_instances[0].first_stages_only.tf_rom/address_reg_rep | 128x8         | Block RAM      | 
|fft         | all_instances[0].first_stages_only.tf_rom/address_reg     | 128x8         | Block RAM      | 
|fft         | all_instances[1].first_stages_only.tf_rom/sin_rom[0]      | 64x8          | LUT            | 
|fft         | all_instances[1].first_stages_only.tf_rom/cos_rom[0]      | 64x8          | LUT            | 
|fft         | all_instances[2].first_stages_only.tf_rom/cos_rom[0]      | 32x8          | LUT            | 
|fft         | all_instances[2].first_stages_only.tf_rom/sin_rom[0]      | 32x8          | LUT            | 
+------------+-----------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|delayline   | mem_reg    | 128 x 9(READ_FIRST)    | W |   | 128 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|delayline   | mem_reg    | 128 x 9(READ_FIRST)    | W |   | 128 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                                       | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------------------------------------------+-----------+----------------------+--------------+
|fft         | all_instances[1].first_stages_only.dl_re/mem_reg | Implied   | 64 x 10              | RAM64M x 4   | 
|fft         | all_instances[1].first_stages_only.dl_im/mem_reg | Implied   | 64 x 10              | RAM64M x 4   | 
|fft         | all_instances[2].first_stages_only.dl_re/mem_reg | Implied   | 32 x 11              | RAM32M x 2   | 
|fft         | all_instances[2].first_stages_only.dl_im/mem_reg | Implied   | 32 x 11              | RAM32M x 2   | 
|fft         | all_instances[3].first_stages_only.dl_re/mem_reg | Implied   | 16 x 12              | RAM32M x 2   | 
|fft         | all_instances[3].first_stages_only.dl_im/mem_reg | Implied   | 16 x 12              | RAM32M x 2   | 
|fft         | all_instances[4].first_stages_only.dl_re/mem_reg | Implied   | 8 x 13               | RAM32M x 3   | 
|fft         | all_instances[4].first_stages_only.dl_im/mem_reg | Implied   | 8 x 13               | RAM32M x 3   | 
|fft         | all_instances[5].first_stages_only.dl_re/mem_reg | Implied   | 4 x 14               | RAM32M x 3   | 
|fft         | all_instances[5].first_stages_only.dl_im/mem_reg | Implied   | 4 x 14               | RAM32M x 3   | 
|fft         | all_instances[6].first_stages_only.dl_re/mem_reg | Implied   | 2 x 15               | RAM32M x 3   | 
|fft         | all_instances[6].first_stages_only.dl_im/mem_reg | Implied   | 2 x 15               | RAM32M x 3   | 
+------------+--------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rotator     | A*B         | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rotator     | C-A*B       | 11     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|rotator     | A*B         | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rotator     | C+A*B       | 11     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|rotator     | A*B         | 12     | 8      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rotator     | C-A*B       | 12     | 8      | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|rotator     | A*B         | 12     | 8      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rotator     | C+A*B       | 12     | 8      | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|rotator     | A*B         | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rotator     | C-A*B       | 13     | 8      | 20     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|rotator     | A*B         | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rotator     | C+A*B       | 13     | 8      | 20     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|rotator     | A*B         | 14     | 8      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rotator     | C-A*B       | 14     | 8      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|rotator     | A*B         | 14     | 8      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rotator     | C+A*B       | 14     | 8      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|rotator     | A*B         | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rotator     | C-A*B       | 15     | 8      | 22     | -      | 22     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|rotator     | A*B         | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rotator     | C+A*B       | 15     | 8      | 22     | -      | 22     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 533.465 ; gain = 322.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'all_instances[0].first_stages_only.dl_re/read_adr_reg[1]' (FD) to 'all_instances[0].first_stages_only.dl_im/read_adr_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'all_instances[0].first_stages_only.dl_re/read_adr_reg[0]' (FD) to 'all_instances[0].first_stages_only.dl_im/read_adr_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'all_instances[0].first_stages_only.dl_re/read_adr_reg[2]' (FD) to 'all_instances[0].first_stages_only.dl_im/read_adr_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'all_instances[0].first_stages_only.dl_re/read_adr_reg[3]' (FD) to 'all_instances[0].first_stages_only.dl_im/read_adr_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'all_instances[0].first_stages_only.dl_re/read_adr_reg[4]' (FD) to 'all_instances[0].first_stages_only.dl_im/read_adr_reg_rep[4]'
INFO: [Synth 8-3886] merging instance 'all_instances[0].first_stages_only.dl_re/read_adr_reg[5]' (FD) to 'all_instances[0].first_stages_only.dl_im/read_adr_reg_rep[5]'
INFO: [Synth 8-3886] merging instance 'all_instances[0].first_stages_only.dl_re/read_adr_reg[6]' (FD) to 'all_instances[0].first_stages_only.dl_im/read_adr_reg_rep[6]'
INFO: [Synth 8-3886] merging instance 'all_instances[1].first_stages_only.dl_re/read_adr_reg[1]' (FD) to 'all_instances[1].first_stages_only.dl_im/read_adr_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'all_instances[1].first_stages_only.dl_re/read_adr_reg[0]' (FD) to 'all_instances[1].first_stages_only.dl_im/read_adr_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'all_instances[1].first_stages_only.dl_re/read_adr_reg[2]' (FD) to 'all_instances[1].first_stages_only.dl_im/read_adr_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'all_instances[1].first_stages_only.dl_re/read_adr_reg[3]' (FD) to 'all_instances[1].first_stages_only.dl_im/read_adr_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'all_instances[1].first_stages_only.dl_re/read_adr_reg[4]' (FD) to 'all_instances[1].first_stages_only.dl_im/read_adr_reg_rep[4]'
INFO: [Synth 8-3886] merging instance 'all_instances[1].first_stages_only.dl_re/read_adr_reg[5]' (FD) to 'all_instances[1].first_stages_only.dl_im/read_adr_reg_rep[5]'
INFO: [Synth 8-3886] merging instance 'all_instances[2].first_stages_only.dl_re/read_adr_reg[1]' (FD) to 'all_instances[2].first_stages_only.dl_im/read_adr_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'all_instances[2].first_stages_only.dl_re/read_adr_reg[0]' (FD) to 'all_instances[2].first_stages_only.dl_im/read_adr_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'all_instances[2].first_stages_only.dl_re/read_adr_reg[2]' (FD) to 'all_instances[2].first_stages_only.dl_im/read_adr_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'all_instances[2].first_stages_only.dl_re/read_adr_reg[3]' (FD) to 'all_instances[2].first_stages_only.dl_im/read_adr_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'all_instances[2].first_stages_only.dl_re/read_adr_reg[4]' (FD) to 'all_instances[2].first_stages_only.dl_im/read_adr_reg_rep[4]'
INFO: [Synth 8-3886] merging instance 'all_instances[3].first_stages_only.dl_re/read_adr_reg[1]' (FD) to 'all_instances[3].first_stages_only.dl_im/read_adr_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'all_instances[3].first_stages_only.dl_re/read_adr_reg[0]' (FD) to 'all_instances[3].first_stages_only.dl_im/read_adr_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'all_instances[3].first_stages_only.dl_re/read_adr_reg[2]' (FD) to 'all_instances[3].first_stages_only.dl_im/read_adr_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'all_instances[3].first_stages_only.dl_re/read_adr_reg[3]' (FD) to 'all_instances[3].first_stages_only.dl_im/read_adr_reg_rep[3]'
INFO: [Synth 8-4480] The timing for the instance all_instances[0].first_stages_only.dl_re/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance all_instances[0].first_stages_only.dl_im/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 533.465 ; gain = 322.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 533.465 ; gain = 322.906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 533.465 ; gain = 322.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 533.465 ; gain = 322.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 533.465 ; gain = 322.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 533.465 ; gain = 322.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 533.465 ; gain = 322.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   250|
|3     |DSP48E1  |    20|
|4     |LUT1     |    67|
|5     |LUT2     |   649|
|6     |LUT3     |   498|
|7     |LUT4     |   173|
|8     |LUT5     |   283|
|9     |LUT6     |   528|
|10    |RAM32M   |    26|
|11    |RAM64M   |     8|
|12    |RAMB18E1 |     4|
|13    |FDRE     |   403|
|14    |FDSE     |     9|
|15    |IBUF     |    18|
|16    |OBUF     |    32|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------------+----------------------------+------+
|      |Instance                                       |Module                      |Cells |
+------+-----------------------------------------------+----------------------------+------+
|1     |top                                            |                            |  2969|
|2     |  \all_instances[0].butterfly                  |butterfly                   |    24|
|3     |  \all_instances[0].first_stages_only.dl_im    |delayline                   |   231|
|4     |  \all_instances[0].first_stages_only.dl_re    |delayline_0                 |   233|
|5     |  \all_instances[0].first_stages_only.rotator  |rotator                     |   227|
|6     |  \all_instances[0].first_stages_only.tf_rom   |twiddle_rom                 |    79|
|7     |  \all_instances[1].butterfly                  |butterfly__parameterized0   |    16|
|8     |  \all_instances[1].first_stages_only.dl_im    |delayline__parameterized1   |   223|
|9     |  \all_instances[1].first_stages_only.dl_re    |delayline__parameterized0   |   225|
|10    |  \all_instances[1].first_stages_only.rotator  |rotator__parameterized0     |   263|
|11    |  \all_instances[1].first_stages_only.tf_rom   |twiddle_rom__parameterized0 |   140|
|12    |  \all_instances[2].butterfly                  |butterfly__parameterized1   |    56|
|13    |  \all_instances[2].first_stages_only.dl_im    |delayline__parameterized3   |    34|
|14    |  \all_instances[2].first_stages_only.dl_re    |delayline__parameterized2   |    34|
|15    |  \all_instances[2].first_stages_only.rotator  |rotator__parameterized1     |    28|
|16    |  \all_instances[2].first_stages_only.tf_rom   |twiddle_rom__parameterized1 |    56|
|17    |  \all_instances[3].butterfly                  |butterfly__parameterized2   |    60|
|18    |  \all_instances[3].first_stages_only.dl_im    |delayline__parameterized5   |    34|
|19    |  \all_instances[3].first_stages_only.dl_re    |delayline__parameterized4   |    34|
|20    |  \all_instances[3].first_stages_only.rotator  |rotator__parameterized2     |    30|
|21    |  \all_instances[3].first_stages_only.tf_rom   |twiddle_rom__parameterized2 |    54|
|22    |  \all_instances[4].butterfly                  |butterfly__parameterized3   |    68|
|23    |  \all_instances[4].first_stages_only.dl_im    |delayline__parameterized7   |    41|
|24    |  \all_instances[4].first_stages_only.dl_re    |delayline__parameterized6   |    41|
|25    |  \all_instances[4].first_stages_only.rotator  |rotator__parameterized3     |    32|
|26    |  \all_instances[4].first_stages_only.tf_rom   |twiddle_rom__parameterized3 |    51|
|27    |  \all_instances[5].butterfly                  |butterfly__parameterized4   |    72|
|28    |  \all_instances[5].first_stages_only.dl_im    |delayline__parameterized9   |    39|
|29    |  \all_instances[5].first_stages_only.dl_re    |delayline__parameterized8   |    39|
|30    |  \all_instances[5].first_stages_only.rotator  |rotator__parameterized4     |    34|
|31    |  \all_instances[5].first_stages_only.tf_rom   |twiddle_rom__parameterized4 |    23|
|32    |  \all_instances[6].butterfly                  |butterfly__parameterized5   |    76|
|33    |  \all_instances[6].first_stages_only.dl_im    |delayline__parameterized11  |    37|
|34    |  \all_instances[6].first_stages_only.dl_re    |delayline__parameterized10  |    37|
|35    |  \all_instances[6].first_stages_only.rotator  |rotator__parameterized5     |    68|
|36    |  \all_instances[6].first_stages_only.tf_rom   |twiddle_rom__parameterized5 |     4|
|37    |  \all_instances[7].butterfly                  |butterfly__parameterized6   |    80|
|38    |  controller                                   |counter                     |    36|
+------+-----------------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 533.465 ; gain = 322.906
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 533.465 ; gain = 280.711
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 533.465 ; gain = 322.906
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 326 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 26 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
169 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 602.699 ; gain = 359.164
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Hoang_Design/Example/1.VHDL/fft_8/fft_8.runs/synth_1/fft.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 602.699 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 11 14:13:27 2018...
