

================================================================
== Vitis HLS Report for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'
================================================================
* Date:           Mon Nov 18 11:50:33 2024

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.021 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.90>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4"   --->   Operation 6 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 7 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 8 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 9 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 10 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_5, i3"   --->   Operation 11 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln728_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_4, i3"   --->   Operation 12 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln728_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_3, i3"   --->   Operation 13 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln728_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_2, i3"   --->   Operation 14 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln728_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_1, i3"   --->   Operation 15 'bitconcatenate' 'shl_ln728_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i19 %shl_ln728_1, i19 %shl_ln"   --->   Operation 16 'add' 'add_ln703' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_1 = add i19 %shl_ln728_3, i19 %shl_ln728_4"   --->   Operation 17 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 18 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln703_2 = add i19 %add_ln703_1, i19 %shl_ln728_2"   --->   Operation 18 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 19 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln703_3 = add i19 %add_ln703_2, i19 %add_ln703"   --->   Operation 19 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i19 %add_ln703_3"   --->   Operation 20 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V = mul i31, i31 %sext_ln1118"   --->   Operation 21 'mul' 'r_V' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mean_V = partselect i18 @_ssdm_op_PartSelect.i18.i31.i32.i32, i31 %r_V, i32, i32"   --->   Operation 22 'partselect' 'mean_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.02>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i18 %mean_V"   --->   Operation 23 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.80ns)   --->   "%sub_ln703 = sub i19 %shl_ln, i19 %sext_ln708"   --->   Operation 24 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i19 %sub_ln703"   --->   Operation 25 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln708 = mul i32 %sext_ln1118_1, i32 %sext_ln1118_1"   --->   Operation 26 'mul' 'mul_ln708' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln708, i32, i32"   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.80ns)   --->   "%sub_ln703_1 = sub i19 %shl_ln728_1, i19 %sext_ln708"   --->   Operation 28 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i19 %sub_ln703_1"   --->   Operation 29 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln708_1 = mul i32 %sext_ln1118_2, i32 %sext_ln1118_2"   --->   Operation 30 'mul' 'mul_ln708_1' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln708_1, i32, i32"   --->   Operation 31 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.80ns)   --->   "%sub_ln703_2 = sub i19 %shl_ln728_2, i19 %sext_ln708"   --->   Operation 32 'sub' 'sub_ln703_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i19 %sub_ln703_2"   --->   Operation 33 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln708_2 = mul i32 %sext_ln1118_3, i32 %sext_ln1118_3"   --->   Operation 34 'mul' 'mul_ln708_2' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln708_2, i32, i32"   --->   Operation 35 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.80ns)   --->   "%sub_ln703_3 = sub i19 %shl_ln728_3, i19 %sext_ln708"   --->   Operation 36 'sub' 'sub_ln703_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i19 %sub_ln703_3"   --->   Operation 37 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln708_3 = mul i32 %sext_ln1118_4, i32 %sext_ln1118_4"   --->   Operation 38 'mul' 'mul_ln708_3' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln708_3, i32, i32"   --->   Operation 39 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.80ns)   --->   "%sub_ln703_4 = sub i19 %shl_ln728_4, i19 %sext_ln708"   --->   Operation 40 'sub' 'sub_ln703_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i19 %sub_ln703_4"   --->   Operation 41 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln708_4 = mul i32 %sext_ln1118_5, i32 %sext_ln1118_5"   --->   Operation 42 'mul' 'mul_ln708_4' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln708_4, i32, i32"   --->   Operation 43 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_5 = add i19 %trunc_ln708_3, i19 %trunc_ln708_4"   --->   Operation 44 'add' 'add_ln703_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 45 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln703_6 = add i19 %add_ln703_5, i19 %trunc_ln708_2"   --->   Operation 45 'add' 'add_ln703_6' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 3 <SV = 2> <Delay = 3.21>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_4 = add i19 %trunc_ln708_1, i19 %trunc_ln"   --->   Operation 46 'add' 'add_ln703_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 47 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln703_7 = add i19 %add_ln703_6, i19 %add_ln703_4"   --->   Operation 47 'add' 'add_ln703_7' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i19 %add_ln703_7"   --->   Operation 48 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i31, i31 %sext_ln1118_6"   --->   Operation 49 'mul' 'r_V_1' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%var_V = partselect i18 @_ssdm_op_PartSelect.i18.i31.i32.i32, i31 %r_V_1, i32, i32"   --->   Operation 50 'partselect' 'var_V' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.21>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i18 %var_V"   --->   Operation 51 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.79ns)   --->   "%ret_V = add i19, i19 %sext_ln708_1"   --->   Operation 52 'add' 'ret_V' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %ret_V, i32" [firmware/nnet_utils/nnet_layernorm.h:143]   --->   Operation 53 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.31ns)   --->   "%index_1 = select i1 %tmp, i19, i19 %ret_V" [firmware/nnet_utils/nnet_layernorm.h:143]   --->   Operation 54 'select' 'index_1' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i19 %index_1" [firmware/nnet_utils/nnet_layernorm.h:141]   --->   Operation 55 'trunc' 'trunc_ln141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i6 @_ssdm_op_PartSelect.i6.i19.i32.i32, i19 %index_1, i32, i32" [firmware/nnet_utils/nnet_layernorm.h:144]   --->   Operation 56 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.61ns)   --->   "%icmp_ln144 = icmp_ne  i6 %tmp_1, i6" [firmware/nnet_utils/nnet_layernorm.h:144]   --->   Operation 57 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.32ns)   --->   "%index_2 = select i1 %icmp_ln144, i13, i13 %trunc_ln141" [firmware/nnet_utils/nnet_layernorm.h:144]   --->   Operation 58 'select' 'index_2' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i13 %index_2" [firmware/nnet_utils/nnet_layernorm.h:145]   --->   Operation 59 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%invert_sqr_table_addr = getelementptr i27 %invert_sqr_table, i64, i64 %zext_ln145" [firmware/nnet_utils/nnet_layernorm.h:145]   --->   Operation 60 'getelementptr' 'invert_sqr_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (1.15ns)   --->   "%deno_inver_V = load i13 %invert_sqr_table_addr" [firmware/nnet_utils/nnet_layernorm.h:145]   --->   Operation 61 'load' 'deno_inver_V' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 8192> <ROM>

State 5 <SV = 4> <Delay = 3.96>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0"   --->   Operation 62 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/2] (1.15ns)   --->   "%deno_inver_V = load i13 %invert_sqr_table_addr" [firmware/nnet_utils/nnet_layernorm.h:145]   --->   Operation 63 'load' 'deno_inver_V' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 8192> <ROM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i27 %deno_inver_V"   --->   Operation 64 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i19 %sub_ln703"   --->   Operation 65 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (2.80ns)   --->   "%mul_ln1118 = mul i46 %zext_ln1116, i46 %sext_ln1118_7"   --->   Operation 66 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.80> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = partselect i33 @_ssdm_op_PartSelect.i33.i46.i32.i32, i46 %mul_ln1118, i32, i32"   --->   Operation 67 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i19 %sub_ln703_1"   --->   Operation 68 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (2.80ns)   --->   "%mul_ln1118_1 = mul i46 %zext_ln1116, i46 %sext_ln1118_8"   --->   Operation 69 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 2.80> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = partselect i33 @_ssdm_op_PartSelect.i33.i46.i32.i32, i46 %mul_ln1118_1, i32, i32"   --->   Operation 70 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i19 %sub_ln703_2"   --->   Operation 71 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (2.80ns)   --->   "%mul_ln1118_2 = mul i46 %zext_ln1116, i46 %sext_ln1118_9"   --->   Operation 72 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 2.80> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = partselect i33 @_ssdm_op_PartSelect.i33.i46.i32.i32, i46 %mul_ln1118_2, i32, i32"   --->   Operation 73 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i19 %sub_ln703_3"   --->   Operation 74 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (2.80ns)   --->   "%mul_ln1118_3 = mul i46 %zext_ln1116, i46 %sext_ln1118_10"   --->   Operation 75 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 2.80> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = partselect i33 @_ssdm_op_PartSelect.i33.i46.i32.i32, i46 %mul_ln1118_3, i32, i32"   --->   Operation 76 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i19 %sub_ln703_4"   --->   Operation 77 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (2.80ns)   --->   "%mul_ln1118_4 = mul i46 %zext_ln1116, i46 %sext_ln1118_11"   --->   Operation 78 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 2.80> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln708_s = partselect i33 @_ssdm_op_PartSelect.i33.i46.i32.i32, i46 %mul_ln1118_4, i32, i32"   --->   Operation 79 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%mrv = insertvalue i165, i33 %trunc_ln708_6" [firmware/nnet_utils/nnet_layernorm.h:152]   --->   Operation 80 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i165 %mrv, i33 %trunc_ln708_7" [firmware/nnet_utils/nnet_layernorm.h:152]   --->   Operation 81 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i165 %mrv_1, i33 %trunc_ln708_8" [firmware/nnet_utils/nnet_layernorm.h:152]   --->   Operation 82 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i165 %mrv_2, i33 %trunc_ln708_9" [firmware/nnet_utils/nnet_layernorm.h:152]   --->   Operation 83 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i165 %mrv_3, i33 %trunc_ln708_s" [firmware/nnet_utils/nnet_layernorm.h:152]   --->   Operation 84 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln152 = ret i165 %mrv_4" [firmware/nnet_utils/nnet_layernorm.h:152]   --->   Operation 85 'ret' 'ret_ln152' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ invert_sqr_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1              (read          ) [ 000000]
p_read_2              (read          ) [ 000000]
p_read_3              (read          ) [ 000000]
p_read_4              (read          ) [ 000000]
p_read_5              (read          ) [ 000000]
shl_ln                (bitconcatenate) [ 011000]
shl_ln728_1           (bitconcatenate) [ 011000]
shl_ln728_2           (bitconcatenate) [ 011000]
shl_ln728_3           (bitconcatenate) [ 011000]
shl_ln728_4           (bitconcatenate) [ 011000]
add_ln703             (add           ) [ 000000]
add_ln703_1           (add           ) [ 000000]
add_ln703_2           (add           ) [ 000000]
add_ln703_3           (add           ) [ 000000]
sext_ln1118           (sext          ) [ 000000]
r_V                   (mul           ) [ 000000]
mean_V                (partselect    ) [ 011000]
sext_ln708            (sext          ) [ 000000]
sub_ln703             (sub           ) [ 010111]
sext_ln1118_1         (sext          ) [ 000000]
mul_ln708             (mul           ) [ 000000]
trunc_ln              (partselect    ) [ 010100]
sub_ln703_1           (sub           ) [ 010111]
sext_ln1118_2         (sext          ) [ 000000]
mul_ln708_1           (mul           ) [ 000000]
trunc_ln708_1         (partselect    ) [ 010100]
sub_ln703_2           (sub           ) [ 010111]
sext_ln1118_3         (sext          ) [ 000000]
mul_ln708_2           (mul           ) [ 000000]
trunc_ln708_2         (partselect    ) [ 000000]
sub_ln703_3           (sub           ) [ 010111]
sext_ln1118_4         (sext          ) [ 000000]
mul_ln708_3           (mul           ) [ 000000]
trunc_ln708_3         (partselect    ) [ 000000]
sub_ln703_4           (sub           ) [ 010111]
sext_ln1118_5         (sext          ) [ 000000]
mul_ln708_4           (mul           ) [ 000000]
trunc_ln708_4         (partselect    ) [ 000000]
add_ln703_5           (add           ) [ 000000]
add_ln703_6           (add           ) [ 010100]
add_ln703_4           (add           ) [ 000000]
add_ln703_7           (add           ) [ 000000]
sext_ln1118_6         (sext          ) [ 000000]
r_V_1                 (mul           ) [ 000000]
var_V                 (partselect    ) [ 010010]
sext_ln708_1          (sext          ) [ 000000]
ret_V                 (add           ) [ 000000]
tmp                   (bitselect     ) [ 000000]
index_1               (select        ) [ 000000]
trunc_ln141           (trunc         ) [ 000000]
tmp_1                 (partselect    ) [ 000000]
icmp_ln144            (icmp          ) [ 000000]
index_2               (select        ) [ 000000]
zext_ln145            (zext          ) [ 000000]
invert_sqr_table_addr (getelementptr ) [ 010001]
specpipeline_ln0      (specpipeline  ) [ 000000]
deno_inver_V          (load          ) [ 000000]
zext_ln1116           (zext          ) [ 000000]
sext_ln1118_7         (sext          ) [ 000000]
mul_ln1118            (mul           ) [ 000000]
trunc_ln708_6         (partselect    ) [ 000000]
sext_ln1118_8         (sext          ) [ 000000]
mul_ln1118_1          (mul           ) [ 000000]
trunc_ln708_7         (partselect    ) [ 000000]
sext_ln1118_9         (sext          ) [ 000000]
mul_ln1118_2          (mul           ) [ 000000]
trunc_ln708_8         (partselect    ) [ 000000]
sext_ln1118_10        (sext          ) [ 000000]
mul_ln1118_3          (mul           ) [ 000000]
trunc_ln708_9         (partselect    ) [ 000000]
sext_ln1118_11        (sext          ) [ 000000]
mul_ln1118_4          (mul           ) [ 000000]
trunc_ln708_s         (partselect    ) [ 000000]
mrv                   (insertvalue   ) [ 000000]
mrv_1                 (insertvalue   ) [ 000000]
mrv_2                 (insertvalue   ) [ 000000]
mrv_3                 (insertvalue   ) [ 000000]
mrv_4                 (insertvalue   ) [ 000000]
ret_ln152             (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="invert_sqr_table">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_sqr_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i33.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="p_read_1_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_read_2_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read_3_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read_4_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_5_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="invert_sqr_table_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="27" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="13" slack="0"/>
<pin id="94" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_sqr_table_addr/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="13" slack="0"/>
<pin id="99" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deno_inver_V/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="shl_ln_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="19" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="0"/>
<pin id="106" dir="0" index="2" bw="1" slack="0"/>
<pin id="107" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="shl_ln728_1_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="19" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="0"/>
<pin id="114" dir="0" index="2" bw="1" slack="0"/>
<pin id="115" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_1/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="shl_ln728_2_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="19" slack="0"/>
<pin id="121" dir="0" index="1" bw="16" slack="0"/>
<pin id="122" dir="0" index="2" bw="1" slack="0"/>
<pin id="123" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_2/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="shl_ln728_3_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="19" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="0"/>
<pin id="130" dir="0" index="2" bw="1" slack="0"/>
<pin id="131" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_3/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="shl_ln728_4_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="19" slack="0"/>
<pin id="137" dir="0" index="1" bw="16" slack="0"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_4/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln703_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="19" slack="0"/>
<pin id="145" dir="0" index="1" bw="19" slack="0"/>
<pin id="146" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln703_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="19" slack="0"/>
<pin id="151" dir="0" index="1" bw="19" slack="0"/>
<pin id="152" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln703_2_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="19" slack="0"/>
<pin id="157" dir="0" index="1" bw="19" slack="0"/>
<pin id="158" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln703_3_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="19" slack="0"/>
<pin id="163" dir="0" index="1" bw="19" slack="0"/>
<pin id="164" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sext_ln1118_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="19" slack="0"/>
<pin id="169" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="mean_V_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="18" slack="0"/>
<pin id="173" dir="0" index="1" bw="31" slack="0"/>
<pin id="174" dir="0" index="2" bw="5" slack="0"/>
<pin id="175" dir="0" index="3" bw="6" slack="0"/>
<pin id="176" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mean_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sext_ln708_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="18" slack="1"/>
<pin id="182" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="sub_ln703_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="19" slack="1"/>
<pin id="185" dir="0" index="1" bw="18" slack="0"/>
<pin id="186" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sext_ln1118_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="19" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="trunc_ln_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="19" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="5" slack="0"/>
<pin id="196" dir="0" index="3" bw="6" slack="0"/>
<pin id="197" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sub_ln703_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="19" slack="1"/>
<pin id="203" dir="0" index="1" bw="18" slack="0"/>
<pin id="204" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sext_ln1118_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="19" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln708_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="19" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="0" index="3" bw="6" slack="0"/>
<pin id="215" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sub_ln703_2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="19" slack="1"/>
<pin id="221" dir="0" index="1" bw="18" slack="0"/>
<pin id="222" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_2/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sext_ln1118_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="19" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="trunc_ln708_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="19" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="5" slack="0"/>
<pin id="232" dir="0" index="3" bw="6" slack="0"/>
<pin id="233" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sub_ln703_3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="19" slack="1"/>
<pin id="239" dir="0" index="1" bw="18" slack="0"/>
<pin id="240" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_3/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sext_ln1118_4_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="19" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln708_3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="19" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="5" slack="0"/>
<pin id="250" dir="0" index="3" bw="6" slack="0"/>
<pin id="251" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sub_ln703_4_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="19" slack="1"/>
<pin id="257" dir="0" index="1" bw="18" slack="0"/>
<pin id="258" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_4/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sext_ln1118_5_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="19" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln708_4_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="19" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="0" index="3" bw="6" slack="0"/>
<pin id="269" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln703_5_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="19" slack="0"/>
<pin id="275" dir="0" index="1" bw="19" slack="0"/>
<pin id="276" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln703_6_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="19" slack="0"/>
<pin id="281" dir="0" index="1" bw="19" slack="0"/>
<pin id="282" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_6/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln703_4_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="19" slack="1"/>
<pin id="287" dir="0" index="1" bw="19" slack="1"/>
<pin id="288" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_4/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln703_7_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="19" slack="1"/>
<pin id="291" dir="0" index="1" bw="19" slack="0"/>
<pin id="292" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_7/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="sext_ln1118_6_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="19" slack="0"/>
<pin id="296" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="var_V_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="18" slack="0"/>
<pin id="300" dir="0" index="1" bw="31" slack="0"/>
<pin id="301" dir="0" index="2" bw="5" slack="0"/>
<pin id="302" dir="0" index="3" bw="6" slack="0"/>
<pin id="303" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="var_V/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="sext_ln708_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="18" slack="1"/>
<pin id="309" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_1/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="ret_V_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="0"/>
<pin id="312" dir="0" index="1" bw="18" slack="0"/>
<pin id="313" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="19" slack="0"/>
<pin id="319" dir="0" index="2" bw="6" slack="0"/>
<pin id="320" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="index_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="19" slack="0"/>
<pin id="328" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_1/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln141_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="19" slack="0"/>
<pin id="334" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln141/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="0" index="1" bw="19" slack="0"/>
<pin id="339" dir="0" index="2" bw="5" slack="0"/>
<pin id="340" dir="0" index="3" bw="6" slack="0"/>
<pin id="341" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln144_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="index_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="13" slack="0"/>
<pin id="356" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_2/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln145_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="13" slack="0"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln1116_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="27" slack="0"/>
<pin id="367" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sext_ln1118_7_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="19" slack="3"/>
<pin id="371" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="mul_ln1118_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="27" slack="0"/>
<pin id="374" dir="0" index="1" bw="19" slack="0"/>
<pin id="375" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="trunc_ln708_6_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="33" slack="0"/>
<pin id="380" dir="0" index="1" bw="46" slack="0"/>
<pin id="381" dir="0" index="2" bw="5" slack="0"/>
<pin id="382" dir="0" index="3" bw="7" slack="0"/>
<pin id="383" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sext_ln1118_8_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="19" slack="3"/>
<pin id="390" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="mul_ln1118_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="27" slack="0"/>
<pin id="393" dir="0" index="1" bw="19" slack="0"/>
<pin id="394" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_1/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln708_7_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="33" slack="0"/>
<pin id="399" dir="0" index="1" bw="46" slack="0"/>
<pin id="400" dir="0" index="2" bw="5" slack="0"/>
<pin id="401" dir="0" index="3" bw="7" slack="0"/>
<pin id="402" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sext_ln1118_9_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="19" slack="3"/>
<pin id="409" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="mul_ln1118_2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="27" slack="0"/>
<pin id="412" dir="0" index="1" bw="19" slack="0"/>
<pin id="413" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_2/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="trunc_ln708_8_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="33" slack="0"/>
<pin id="418" dir="0" index="1" bw="46" slack="0"/>
<pin id="419" dir="0" index="2" bw="5" slack="0"/>
<pin id="420" dir="0" index="3" bw="7" slack="0"/>
<pin id="421" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="sext_ln1118_10_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="19" slack="3"/>
<pin id="428" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="mul_ln1118_3_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="27" slack="0"/>
<pin id="431" dir="0" index="1" bw="19" slack="0"/>
<pin id="432" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_3/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="trunc_ln708_9_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="33" slack="0"/>
<pin id="437" dir="0" index="1" bw="46" slack="0"/>
<pin id="438" dir="0" index="2" bw="5" slack="0"/>
<pin id="439" dir="0" index="3" bw="7" slack="0"/>
<pin id="440" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="sext_ln1118_11_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="19" slack="3"/>
<pin id="447" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="mul_ln1118_4_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="27" slack="0"/>
<pin id="450" dir="0" index="1" bw="19" slack="0"/>
<pin id="451" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="trunc_ln708_s_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="33" slack="0"/>
<pin id="456" dir="0" index="1" bw="46" slack="0"/>
<pin id="457" dir="0" index="2" bw="5" slack="0"/>
<pin id="458" dir="0" index="3" bw="7" slack="0"/>
<pin id="459" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="mrv_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="165" slack="0"/>
<pin id="466" dir="0" index="1" bw="33" slack="0"/>
<pin id="467" dir="1" index="2" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="mrv_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="165" slack="0"/>
<pin id="472" dir="0" index="1" bw="33" slack="0"/>
<pin id="473" dir="1" index="2" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="mrv_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="165" slack="0"/>
<pin id="478" dir="0" index="1" bw="33" slack="0"/>
<pin id="479" dir="1" index="2" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="mrv_3_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="165" slack="0"/>
<pin id="484" dir="0" index="1" bw="33" slack="0"/>
<pin id="485" dir="1" index="2" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="mrv_4_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="165" slack="0"/>
<pin id="490" dir="0" index="1" bw="33" slack="0"/>
<pin id="491" dir="1" index="2" bw="165" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/5 "/>
</bind>
</comp>

<comp id="494" class="1007" name="r_V_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="31" slack="0"/>
<pin id="496" dir="0" index="1" bw="19" slack="0"/>
<pin id="497" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="501" class="1007" name="mul_ln708_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="19" slack="0"/>
<pin id="503" dir="0" index="1" bw="19" slack="0"/>
<pin id="504" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708/2 "/>
</bind>
</comp>

<comp id="508" class="1007" name="mul_ln708_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="19" slack="0"/>
<pin id="510" dir="0" index="1" bw="19" slack="0"/>
<pin id="511" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_1/2 "/>
</bind>
</comp>

<comp id="515" class="1007" name="mul_ln708_2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="19" slack="0"/>
<pin id="517" dir="0" index="1" bw="19" slack="0"/>
<pin id="518" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_2/2 "/>
</bind>
</comp>

<comp id="522" class="1007" name="mul_ln708_3_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="19" slack="0"/>
<pin id="524" dir="0" index="1" bw="19" slack="0"/>
<pin id="525" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_3/2 "/>
</bind>
</comp>

<comp id="529" class="1007" name="mul_ln708_4_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="19" slack="0"/>
<pin id="531" dir="0" index="1" bw="19" slack="0"/>
<pin id="532" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_4/2 "/>
</bind>
</comp>

<comp id="536" class="1007" name="r_V_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="31" slack="0"/>
<pin id="538" dir="0" index="1" bw="19" slack="0"/>
<pin id="539" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/3 "/>
</bind>
</comp>

<comp id="543" class="1005" name="shl_ln_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="19" slack="1"/>
<pin id="545" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="548" class="1005" name="shl_ln728_1_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="19" slack="1"/>
<pin id="550" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln728_1 "/>
</bind>
</comp>

<comp id="553" class="1005" name="shl_ln728_2_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="19" slack="1"/>
<pin id="555" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln728_2 "/>
</bind>
</comp>

<comp id="558" class="1005" name="shl_ln728_3_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="19" slack="1"/>
<pin id="560" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln728_3 "/>
</bind>
</comp>

<comp id="563" class="1005" name="shl_ln728_4_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="19" slack="1"/>
<pin id="565" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln728_4 "/>
</bind>
</comp>

<comp id="568" class="1005" name="mean_V_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="18" slack="1"/>
<pin id="570" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mean_V "/>
</bind>
</comp>

<comp id="573" class="1005" name="sub_ln703_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="19" slack="3"/>
<pin id="575" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln703 "/>
</bind>
</comp>

<comp id="578" class="1005" name="trunc_ln_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="19" slack="1"/>
<pin id="580" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="583" class="1005" name="sub_ln703_1_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="19" slack="3"/>
<pin id="585" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln703_1 "/>
</bind>
</comp>

<comp id="588" class="1005" name="trunc_ln708_1_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="19" slack="1"/>
<pin id="590" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="593" class="1005" name="sub_ln703_2_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="19" slack="3"/>
<pin id="595" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln703_2 "/>
</bind>
</comp>

<comp id="598" class="1005" name="sub_ln703_3_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="19" slack="3"/>
<pin id="600" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln703_3 "/>
</bind>
</comp>

<comp id="603" class="1005" name="sub_ln703_4_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="19" slack="3"/>
<pin id="605" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln703_4 "/>
</bind>
</comp>

<comp id="608" class="1005" name="add_ln703_6_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="19" slack="1"/>
<pin id="610" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_6 "/>
</bind>
</comp>

<comp id="613" class="1005" name="var_V_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="18" slack="1"/>
<pin id="615" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="var_V "/>
</bind>
</comp>

<comp id="618" class="1005" name="invert_sqr_table_addr_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="13" slack="1"/>
<pin id="620" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="invert_sqr_table_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="44" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="84" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="78" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="72" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="66" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="60" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="147"><net_src comp="111" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="103" pin="3"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="127" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="135" pin="3"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="149" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="119" pin="3"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="143" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="183" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="205"><net_src comp="180" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="201" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="223"><net_src comp="180" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="219" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="22" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="241"><net_src comp="180" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="237" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="26" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="22" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="254"><net_src comp="28" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="259"><net_src comp="180" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="255" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="26" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="22" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="277"><net_src comp="246" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="264" pin="4"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="228" pin="4"/><net_sink comp="279" pin=1"/></net>

<net id="293"><net_src comp="285" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="289" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="20" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="22" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="306"><net_src comp="24" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="314"><net_src comp="30" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="307" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="32" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="310" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="34" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="329"><net_src comp="316" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="36" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="310" pin="2"/><net_sink comp="324" pin=2"/></net>

<net id="335"><net_src comp="324" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="38" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="324" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="22" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="34" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="350"><net_src comp="336" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="40" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="42" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="332" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="352" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="368"><net_src comp="97" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="376"><net_src comp="365" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="369" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="384"><net_src comp="54" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="372" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="22" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="56" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="395"><net_src comp="365" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="403"><net_src comp="54" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="391" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="22" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="406"><net_src comp="56" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="414"><net_src comp="365" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="407" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="54" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="410" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="22" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="425"><net_src comp="56" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="433"><net_src comp="365" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="441"><net_src comp="54" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="429" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="22" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="444"><net_src comp="56" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="452"><net_src comp="365" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="460"><net_src comp="54" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="448" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="462"><net_src comp="22" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="463"><net_src comp="56" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="468"><net_src comp="58" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="378" pin="4"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="397" pin="4"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="416" pin="4"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="435" pin="4"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="454" pin="4"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="18" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="167" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="500"><net_src comp="494" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="505"><net_src comp="188" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="188" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="507"><net_src comp="501" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="512"><net_src comp="206" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="206" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="514"><net_src comp="508" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="519"><net_src comp="224" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="224" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="521"><net_src comp="515" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="526"><net_src comp="242" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="242" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="528"><net_src comp="522" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="533"><net_src comp="260" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="260" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="535"><net_src comp="529" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="540"><net_src comp="18" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="294" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="542"><net_src comp="536" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="546"><net_src comp="103" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="551"><net_src comp="111" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="556"><net_src comp="119" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="561"><net_src comp="127" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="566"><net_src comp="135" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="571"><net_src comp="171" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="576"><net_src comp="183" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="581"><net_src comp="192" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="586"><net_src comp="201" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="591"><net_src comp="210" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="596"><net_src comp="219" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="601"><net_src comp="237" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="606"><net_src comp="255" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="611"><net_src comp="279" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="616"><net_src comp="298" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="621"><net_src comp="90" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="97" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> : p_read | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> : p_read1 | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> : p_read2 | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> : p_read3 | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> : p_read4 | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> : invert_sqr_table | {4 5 }
  - Chain level:
	State 1
		add_ln703 : 1
		add_ln703_1 : 1
		add_ln703_2 : 2
		add_ln703_3 : 3
		sext_ln1118 : 4
		r_V : 5
		mean_V : 6
	State 2
		sub_ln703 : 1
		sext_ln1118_1 : 2
		mul_ln708 : 3
		trunc_ln : 4
		sub_ln703_1 : 1
		sext_ln1118_2 : 2
		mul_ln708_1 : 3
		trunc_ln708_1 : 4
		sub_ln703_2 : 1
		sext_ln1118_3 : 2
		mul_ln708_2 : 3
		trunc_ln708_2 : 4
		sub_ln703_3 : 1
		sext_ln1118_4 : 2
		mul_ln708_3 : 3
		trunc_ln708_3 : 4
		sub_ln703_4 : 1
		sext_ln1118_5 : 2
		mul_ln708_4 : 3
		trunc_ln708_4 : 4
		add_ln703_5 : 5
		add_ln703_6 : 6
	State 3
		add_ln703_7 : 1
		sext_ln1118_6 : 2
		r_V_1 : 3
		var_V : 4
	State 4
		ret_V : 1
		tmp : 2
		index_1 : 3
		trunc_ln141 : 4
		tmp_1 : 4
		icmp_ln144 : 5
		index_2 : 6
		zext_ln145 : 7
		invert_sqr_table_addr : 8
		deno_inver_V : 9
	State 5
		zext_ln1116 : 1
		mul_ln1118 : 2
		trunc_ln708_6 : 3
		mul_ln1118_1 : 2
		trunc_ln708_7 : 3
		mul_ln1118_2 : 2
		trunc_ln708_8 : 3
		mul_ln1118_3 : 2
		trunc_ln708_9 : 3
		mul_ln1118_4 : 2
		trunc_ln708_s : 3
		mrv : 4
		mrv_1 : 5
		mrv_2 : 6
		mrv_3 : 7
		mrv_4 : 8
		ret_ln152 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |   mul_ln1118_fu_372   |    1    |    0    |    42   |
|          |  mul_ln1118_1_fu_391  |    1    |    0    |    42   |
|          |  mul_ln1118_2_fu_410  |    1    |    0    |    42   |
|          |  mul_ln1118_3_fu_429  |    1    |    0    |    42   |
|          |  mul_ln1118_4_fu_448  |    1    |    0    |    42   |
|    mul   |       r_V_fu_494      |    1    |    0    |    0    |
|          |    mul_ln708_fu_501   |    1    |    0    |    0    |
|          |   mul_ln708_1_fu_508  |    1    |    0    |    0    |
|          |   mul_ln708_2_fu_515  |    1    |    0    |    0    |
|          |   mul_ln708_3_fu_522  |    1    |    0    |    0    |
|          |   mul_ln708_4_fu_529  |    1    |    0    |    0    |
|          |      r_V_1_fu_536     |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln703_fu_143   |    0    |    0    |    19   |
|          |   add_ln703_1_fu_149  |    0    |    0    |    19   |
|          |   add_ln703_2_fu_155  |    0    |    0    |    19   |
|          |   add_ln703_3_fu_161  |    0    |    0    |    19   |
|    add   |   add_ln703_5_fu_273  |    0    |    0    |    19   |
|          |   add_ln703_6_fu_279  |    0    |    0    |    19   |
|          |   add_ln703_4_fu_285  |    0    |    0    |    19   |
|          |   add_ln703_7_fu_289  |    0    |    0    |    19   |
|          |      ret_V_fu_310     |    0    |    0    |    25   |
|----------|-----------------------|---------|---------|---------|
|          |    sub_ln703_fu_183   |    0    |    0    |    26   |
|          |   sub_ln703_1_fu_201  |    0    |    0    |    26   |
|    sub   |   sub_ln703_2_fu_219  |    0    |    0    |    26   |
|          |   sub_ln703_3_fu_237  |    0    |    0    |    26   |
|          |   sub_ln703_4_fu_255  |    0    |    0    |    26   |
|----------|-----------------------|---------|---------|---------|
|  select  |     index_1_fu_324    |    0    |    0    |    19   |
|          |     index_2_fu_352    |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln144_fu_346   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|          |  p_read_1_read_fu_60  |    0    |    0    |    0    |
|          |  p_read_2_read_fu_66  |    0    |    0    |    0    |
|   read   |  p_read_3_read_fu_72  |    0    |    0    |    0    |
|          |  p_read_4_read_fu_78  |    0    |    0    |    0    |
|          |  p_read_5_read_fu_84  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     shl_ln_fu_103     |    0    |    0    |    0    |
|          |   shl_ln728_1_fu_111  |    0    |    0    |    0    |
|bitconcatenate|   shl_ln728_2_fu_119  |    0    |    0    |    0    |
|          |   shl_ln728_3_fu_127  |    0    |    0    |    0    |
|          |   shl_ln728_4_fu_135  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln1118_fu_167  |    0    |    0    |    0    |
|          |   sext_ln708_fu_180   |    0    |    0    |    0    |
|          |  sext_ln1118_1_fu_188 |    0    |    0    |    0    |
|          |  sext_ln1118_2_fu_206 |    0    |    0    |    0    |
|          |  sext_ln1118_3_fu_224 |    0    |    0    |    0    |
|          |  sext_ln1118_4_fu_242 |    0    |    0    |    0    |
|   sext   |  sext_ln1118_5_fu_260 |    0    |    0    |    0    |
|          |  sext_ln1118_6_fu_294 |    0    |    0    |    0    |
|          |  sext_ln708_1_fu_307  |    0    |    0    |    0    |
|          |  sext_ln1118_7_fu_369 |    0    |    0    |    0    |
|          |  sext_ln1118_8_fu_388 |    0    |    0    |    0    |
|          |  sext_ln1118_9_fu_407 |    0    |    0    |    0    |
|          | sext_ln1118_10_fu_426 |    0    |    0    |    0    |
|          | sext_ln1118_11_fu_445 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     mean_V_fu_171     |    0    |    0    |    0    |
|          |    trunc_ln_fu_192    |    0    |    0    |    0    |
|          |  trunc_ln708_1_fu_210 |    0    |    0    |    0    |
|          |  trunc_ln708_2_fu_228 |    0    |    0    |    0    |
|          |  trunc_ln708_3_fu_246 |    0    |    0    |    0    |
|          |  trunc_ln708_4_fu_264 |    0    |    0    |    0    |
|partselect|      var_V_fu_298     |    0    |    0    |    0    |
|          |      tmp_1_fu_336     |    0    |    0    |    0    |
|          |  trunc_ln708_6_fu_378 |    0    |    0    |    0    |
|          |  trunc_ln708_7_fu_397 |    0    |    0    |    0    |
|          |  trunc_ln708_8_fu_416 |    0    |    0    |    0    |
|          |  trunc_ln708_9_fu_435 |    0    |    0    |    0    |
|          |  trunc_ln708_s_fu_454 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
| bitselect|       tmp_fu_316      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln141_fu_332  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |   zext_ln145_fu_360   |    0    |    0    |    0    |
|          |   zext_ln1116_fu_365  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       mrv_fu_464      |    0    |    0    |    0    |
|          |      mrv_1_fu_470     |    0    |    0    |    0    |
|insertvalue|      mrv_2_fu_476     |    0    |    0    |    0    |
|          |      mrv_3_fu_482     |    0    |    0    |    0    |
|          |      mrv_4_fu_488     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    12   |    0    |   560   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln703_6_reg_608     |   19   |
|invert_sqr_table_addr_reg_618|   13   |
|        mean_V_reg_568       |   18   |
|     shl_ln728_1_reg_548     |   19   |
|     shl_ln728_2_reg_553     |   19   |
|     shl_ln728_3_reg_558     |   19   |
|     shl_ln728_4_reg_563     |   19   |
|        shl_ln_reg_543       |   19   |
|     sub_ln703_1_reg_583     |   19   |
|     sub_ln703_2_reg_593     |   19   |
|     sub_ln703_3_reg_598     |   19   |
|     sub_ln703_4_reg_603     |   19   |
|      sub_ln703_reg_573      |   19   |
|    trunc_ln708_1_reg_588    |   19   |
|       trunc_ln_reg_578      |   19   |
|        var_V_reg_613        |   18   |
+-----------------------------+--------+
|            Total            |   296  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_97 |  p0  |   2  |  13  |   26   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   26   ||  0.603  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |    0   |   560  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   296  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    0   |   296  |   569  |
+-----------+--------+--------+--------+--------+
