#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr 15 13:54:36 2021
# Process ID: 2755
# Current directory: /home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg484-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2947
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2394.344 ; gain = 0.000 ; free physical = 83464 ; free virtual = 124591
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'fn1' [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/verilog/fn1.v:12]
	Parameter ap_ST_fsm_state1 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 91'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 91'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 91'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 91'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 91'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 91'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 91'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 91'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 91'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 91'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 91'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 91'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 91'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 91'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 91'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 91'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 91'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 91'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 91'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 91'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 91'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 91'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 91'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 91'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 91'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 91'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 91'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 91'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 91'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 91'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 91'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 91'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 91'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 91'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 91'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 91'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 91'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 91'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 91'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 91'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 91'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 91'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 91'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 91'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 91'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 91'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 91'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 91'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 91'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 91'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 91'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 91'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 91'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 91'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 91'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 91'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 91'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 91'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 91'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 91'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 91'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 91'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'fn1_sitofp_32s_32_6_no_dsp_1' [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/verilog/fn1_sitofp_32s_32_6_no_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_ap_sitofp_4_no_dsp_32' [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/ip/fn1_ap_sitofp_4_no_dsp_32.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (1#1) [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'fn1_ap_sitofp_4_no_dsp_32' (17#1) [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/ip/fn1_ap_sitofp_4_no_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_sitofp_32s_32_6_no_dsp_1' (18#1) [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/verilog/fn1_sitofp_32s_32_6_no_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'fn1_dadd_64ns_64ns_64_7_full_dsp_1' [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/verilog/fn1_dadd_64ns_64ns_64_7_full_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_ap_dadd_5_full_dsp_64' [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/ip/fn1_ap_dadd_5_full_dsp_64.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_ap_dadd_5_full_dsp_64' (34#1) [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/ip/fn1_ap_dadd_5_full_dsp_64.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_dadd_64ns_64ns_64_7_full_dsp_1' (35#1) [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/verilog/fn1_dadd_64ns_64ns_64_7_full_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'fn1_ddiv_64ns_64ns_64_59_no_dsp_1' [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/verilog/fn1_ddiv_64ns_64ns_64_59_no_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 59 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_ap_ddiv_57_no_dsp_64' [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/ip/fn1_ap_ddiv_57_no_dsp_64.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_ap_ddiv_57_no_dsp_64' (41#1) [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/ip/fn1_ap_ddiv_57_no_dsp_64.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_ddiv_64ns_64ns_64_59_no_dsp_1' (42#1) [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/verilog/fn1_ddiv_64ns_64ns_64_59_no_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'fn1_uitodp_64ns_64_6_no_dsp_1' [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/verilog/fn1_uitodp_64ns_64_6_no_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_ap_uitodp_4_no_dsp_64' [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/ip/fn1_ap_uitodp_4_no_dsp_64.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_ap_uitodp_4_no_dsp_64' (43#1) [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/ip/fn1_ap_uitodp_4_no_dsp_64.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_uitodp_64ns_64_6_no_dsp_1' (44#1) [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/verilog/fn1_uitodp_64ns_64_6_no_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'fn1_sitodp_32s_64_6_no_dsp_1' [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/verilog/fn1_sitodp_32s_64_6_no_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_ap_sitodp_4_no_dsp_32' [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/ip/fn1_ap_sitodp_4_no_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_ap_sitodp_4_no_dsp_32' (45#1) [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/ip/fn1_ap_sitodp_4_no_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_sitodp_32s_64_6_no_dsp_1' (46#1) [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/verilog/fn1_sitodp_32s_64_6_no_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_8ns_10ns_8_12_seq_1' [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/verilog/fn1_urem_8ns_10ns_8_12_seq_1.v:154]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_8ns_10ns_8_12_seq_1_div' [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/verilog/fn1_urem_8ns_10ns_8_12_seq_1.v:82]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 10 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_8ns_10ns_8_12_seq_1_div_u' [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/verilog/fn1_urem_8ns_10ns_8_12_seq_1.v:7]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 10 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
	Parameter cal_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_8ns_10ns_8_12_seq_1_div_u' (47#1) [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/verilog/fn1_urem_8ns_10ns_8_12_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_8ns_10ns_8_12_seq_1_div' (48#1) [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/verilog/fn1_urem_8ns_10ns_8_12_seq_1.v:82]
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_8ns_10ns_8_12_seq_1' (49#1) [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/verilog/fn1_urem_8ns_10ns_8_12_seq_1.v:154]
INFO: [Synth 8-6157] synthesizing module 'fn1_ama_submuladd_6s_8ns_8ns_8ns_8_4_1' [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/verilog/fn1_ama_submuladd_6s_8ns_8ns_8ns_8_4_1.v:52]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_ama_submuladd_6s_8ns_8ns_8ns_8_4_1_DSP48_0' [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/verilog/fn1_ama_submuladd_6s_8ns_8ns_8ns_8_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fn1_ama_submuladd_6s_8ns_8ns_8ns_8_4_1_DSP48_0' (50#1) [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/verilog/fn1_ama_submuladd_6s_8ns_8ns_8ns_8_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fn1_ama_submuladd_6s_8ns_8ns_8ns_8_4_1' (51#1) [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/verilog/fn1_ama_submuladd_6s_8ns_8ns_8ns_8_4_1.v:52]
INFO: [Synth 8-6155] done synthesizing module 'fn1' (52#1) [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d488/hdl/verilog/fn1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (53#1) [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 2467.246 ; gain = 72.902 ; free physical = 81923 ; free virtual = 123053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2482.090 ; gain = 87.746 ; free physical = 81780 ; free virtual = 122911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2482.090 ; gain = 87.746 ; free physical = 81780 ; free virtual = 122911
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2488.027 ; gain = 0.000 ; free physical = 81711 ; free virtual = 122844
INFO: [Netlist 29-17] Analyzing 6755 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fn1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fn1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2601.871 ; gain = 0.000 ; free physical = 81434 ; free virtual = 122571
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  FDE => FDRE: 52 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2605.840 ; gain = 3.969 ; free physical = 81407 ; free virtual = 122544
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2605.840 ; gain = 211.496 ; free physical = 81425 ; free virtual = 122562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2605.840 ; gain = 211.496 ; free physical = 81424 ; free virtual = 122561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2605.840 ; gain = 211.496 ; free physical = 81424 ; free virtual = 122560
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2605.840 ; gain = 211.496 ; free physical = 81336 ; free virtual = 122471
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32s_32_6_no_dsp_1_U1/fn1_ap_sitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'inst/sitofp_32s_32_6_no_dsp_1_U1/fn1_ap_sitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32s_32_6_no_dsp_1_U1/fn1_ap_sitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized4) to 'inst/sitofp_32s_32_6_no_dsp_1_U1/fn1_ap_sitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32s_32_6_no_dsp_1_U1/fn1_ap_sitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized15) to 'inst/sitofp_32s_32_6_no_dsp_1_U1/fn1_ap_sitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32s_32_6_no_dsp_1_U1/fn1_ap_sitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized15) to 'inst/sitofp_32s_32_6_no_dsp_1_U1/fn1_ap_sitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32s_32_6_no_dsp_1_U1/fn1_ap_sitofp_4_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/sitofp_32s_32_6_no_dsp_1_U1/fn1_ap_sitofp_4_no_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32s_32_6_no_dsp_1_U1/fn1_ap_sitofp_4_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/sitofp_32s_32_6_no_dsp_1_U1/fn1_ap_sitofp_4_no_dsp_32_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32s_32_6_no_dsp_1_U1/fn1_ap_sitofp_4_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/sitofp_32s_32_6_no_dsp_1_U1/fn1_ap_sitofp_4_no_dsp_32_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32s_32_6_no_dsp_1_U1/fn1_ap_sitofp_4_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/sitofp_32s_32_6_no_dsp_1_U1/fn1_ap_sitofp_4_no_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32s_32_6_no_dsp_1_U1/fn1_ap_sitofp_4_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/sitofp_32s_32_6_no_dsp_1_U1/fn1_ap_sitofp_4_no_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized4) to 'inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/ddiv_64ns_64ns_64_59_no_dsp_1_U3/fn1_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'inst/ddiv_64ns_64ns_64_59_no_dsp_1_U3/fn1_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/ddiv_64ns_64ns_64_59_no_dsp_1_U3/fn1_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized4) to 'inst/ddiv_64ns_64ns_64_59_no_dsp_1_U3/fn1_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/ddiv_64ns_64ns_64_59_no_dsp_1_U3/fn1_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized4) to 'inst/ddiv_64ns_64ns_64_59_no_dsp_1_U3/fn1_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'renorm_and_round_logic__parameterized2:/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'renorm_and_round_logic__parameterized2:/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'renorm_and_round_logic__parameterized2:/EXP_INC_DELAY' (delay__parameterized4) to 'renorm_and_round_logic__parameterized2:/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'renorm_and_round_logic__parameterized2:/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized63) to 'renorm_and_round_logic__parameterized2:/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'renorm_and_round_logic__parameterized2:/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized63) to 'renorm_and_round_logic__parameterized2:/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_64ns_64_6_no_dsp_1_U4/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/uitodp_64ns_64_6_no_dsp_1_U4/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_64ns_64_6_no_dsp_1_U4/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/uitodp_64ns_64_6_no_dsp_1_U4/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_64ns_64_6_no_dsp_1_U4/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/uitodp_64ns_64_6_no_dsp_1_U4/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_64ns_64_6_no_dsp_1_U4/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/uitodp_64ns_64_6_no_dsp_1_U4/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_64ns_64_6_no_dsp_1_U4/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/uitodp_64ns_64_6_no_dsp_1_U4/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitodp_32s_64_6_no_dsp_1_U5/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/sitodp_32s_64_6_no_dsp_1_U5/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/sitodp_32s_64_6_no_dsp_1_U5/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/sitodp_32s_64_6_no_dsp_1_U5/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitodp_32s_64_6_no_dsp_1_U5/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/sitodp_32s_64_6_no_dsp_1_U5/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitodp_32s_64_6_no_dsp_1_U5/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/sitodp_32s_64_6_no_dsp_1_U5/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitodp_32s_64_6_no_dsp_1_U5/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/sitodp_32s_64_6_no_dsp_1_U5/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2605.840 ; gain = 211.496 ; free physical = 80487 ; free virtual = 121638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 2605.840 ; gain = 211.496 ; free physical = 81077 ; free virtual = 122233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 2605.840 ; gain = 211.496 ; free physical = 80967 ; free virtual = 122123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 2607.863 ; gain = 213.520 ; free physical = 82094 ; free virtual = 123252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 2607.863 ; gain = 213.520 ; free physical = 81710 ; free virtual = 122871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 2607.863 ; gain = 213.520 ; free physical = 81711 ; free virtual = 122872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 2607.863 ; gain = 213.520 ; free physical = 81815 ; free virtual = 122983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 2607.863 ; gain = 213.520 ; free physical = 81815 ; free virtual = 122982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 2607.863 ; gain = 213.520 ; free physical = 81763 ; free virtual = 122932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 2607.863 ; gain = 213.520 ; free physical = 81755 ; free virtual = 122924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    29|
|2     |DSP48E1 |     4|
|5     |LUT1    |    50|
|6     |LUT2    |   480|
|7     |LUT3    |  3009|
|8     |LUT4    |   237|
|9     |LUT5    |   122|
|10    |LUT6    |   720|
|11    |MUXCY   |  3378|
|12    |MUXF7   |    60|
|13    |MUXF8   |    21|
|14    |SRL16E  |    32|
|15    |SRLC32E |    88|
|16    |XORCY   |  3273|
|17    |FDE     |    52|
|18    |FDRE    |  7690|
|19    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 2607.863 ; gain = 213.520 ; free physical = 81754 ; free virtual = 122923
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 2607.863 ; gain = 89.770 ; free physical = 81979 ; free virtual = 123148
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 2607.871 ; gain = 213.520 ; free physical = 81981 ; free virtual = 123150
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2607.871 ; gain = 0.000 ; free physical = 82091 ; free virtual = 123260
INFO: [Netlist 29-17] Analyzing 6817 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.691 ; gain = 0.000 ; free physical = 83367 ; free virtual = 124533
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 947 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 895 instances
  FDE => FDRE: 52 instances

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 2661.691 ; gain = 267.445 ; free physical = 83831 ; free virtual = 124997
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 442550ff120c224c
INFO: [Coretcl 2-1174] Renamed 688 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_52/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 15 13:55:54 2021...
