#FIG 3.2  Produced by hwloc's lstopo
Landscape
Center
Inches
letter
100.00
Single
-2
1200 2
0 32 #d2e7a4
0 33 #dedede
0 34 #efdfde
0 35 #bebebe
0 36 #00ff00
0 37 #ff0000
0 38 #e7ffb5
0 39 #bed295
2 2 0 1 0 7 100 -1 20 0.0 0 0 -1 0 0 5
	 0 0 20540 0 20540 14200 0 14200 0 0
4 0 0 99 -1 0 16 0.0 4 160 2240 200 360 Machine (32GB)\001
2 2 0 1 0 32 99 -1 20 0.0 0 0 -1 0 0 5
	 200 600 20340 600 20340 7200 200 7200 200 600
2 2 0 1 0 34 98 -1 20 0.0 0 0 -1 0 0 5
	 400 800 20140 800 20140 1400 400 1400 400 800
4 0 0 97 -1 0 16 0.0 4 160 3040 600 1160 NUMANode P#0 (16GB)\001
2 2 0 1 0 33 98 -1 20 0.0 0 0 -1 0 0 5
	 400 1600 15000 1600 15000 7000 400 7000 400 1600
4 0 0 97 -1 0 16 0.0 4 160 1600 600 1960 Socket P#0\001
2 2 0 1 0 7 97 -1 20 0.0 0 0 -1 0 0 5
	 600 2200 14800 2200 14800 2800 600 2800 600 2200
4 0 0 96 -1 0 16 0.0 4 160 1440 800 2560 L3 (20MB)\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 600 3000 2200 3000 2200 3600 600 3600 600 3000
4 0 0 95 -1 0 16 0.0 4 160 1600 800 3360 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 600 3800 2200 3800 2200 4400 600 4400 600 3800
4 0 0 94 -1 0 16 0.0 4 160 1600 800 4160 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 600 4600 2200 4600 2200 5200 600 5200 600 4600
4 0 0 93 -1 0 16 0.0 4 160 1600 800 4960 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 600 5400 2200 5400 2200 6800 600 6800 600 5400
4 0 0 92 -1 0 16 0.0 4 160 1280 800 5760 Core P#0\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 800 6000 2000 6000 2000 6600 800 6600 800 6000
4 0 0 91 -1 0 16 0.0 4 160 960 1000 6360 PU P#0\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 2400 3000 4000 3000 4000 3600 2400 3600 2400 3000
4 0 0 95 -1 0 16 0.0 4 160 1600 2600 3360 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 2400 3800 4000 3800 4000 4400 2400 4400 2400 3800
4 0 0 94 -1 0 16 0.0 4 160 1600 2600 4160 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 2400 4600 4000 4600 4000 5200 2400 5200 2400 4600
4 0 0 93 -1 0 16 0.0 4 160 1600 2600 4960 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 2400 5400 4000 5400 4000 6800 2400 6800 2400 5400
4 0 0 92 -1 0 16 0.0 4 160 1280 2600 5760 Core P#1\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 2600 6000 3800 6000 3800 6600 2600 6600 2600 6000
4 0 0 91 -1 0 16 0.0 4 160 960 2800 6360 PU P#1\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 4200 3000 5800 3000 5800 3600 4200 3600 4200 3000
4 0 0 95 -1 0 16 0.0 4 160 1600 4400 3360 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 4200 3800 5800 3800 5800 4400 4200 4400 4200 3800
4 0 0 94 -1 0 16 0.0 4 160 1600 4400 4160 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 4200 4600 5800 4600 5800 5200 4200 5200 4200 4600
4 0 0 93 -1 0 16 0.0 4 160 1600 4400 4960 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 4200 5400 5800 5400 5800 6800 4200 6800 4200 5400
4 0 0 92 -1 0 16 0.0 4 160 1280 4400 5760 Core P#2\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 4400 6000 5600 6000 5600 6600 4400 6600 4400 6000
4 0 0 91 -1 0 16 0.0 4 160 960 4600 6360 PU P#2\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 6000 3000 7600 3000 7600 3600 6000 3600 6000 3000
4 0 0 95 -1 0 16 0.0 4 160 1600 6200 3360 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 6000 3800 7600 3800 7600 4400 6000 4400 6000 3800
4 0 0 94 -1 0 16 0.0 4 160 1600 6200 4160 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 6000 4600 7600 4600 7600 5200 6000 5200 6000 4600
4 0 0 93 -1 0 16 0.0 4 160 1600 6200 4960 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 6000 5400 7600 5400 7600 6800 6000 6800 6000 5400
4 0 0 92 -1 0 16 0.0 4 160 1280 6200 5760 Core P#3\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 6200 6000 7400 6000 7400 6600 6200 6600 6200 6000
4 0 0 91 -1 0 16 0.0 4 160 960 6400 6360 PU P#3\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 7800 3000 9400 3000 9400 3600 7800 3600 7800 3000
4 0 0 95 -1 0 16 0.0 4 160 1600 8000 3360 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 7800 3800 9400 3800 9400 4400 7800 4400 7800 3800
4 0 0 94 -1 0 16 0.0 4 160 1600 8000 4160 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 7800 4600 9400 4600 9400 5200 7800 5200 7800 4600
4 0 0 93 -1 0 16 0.0 4 160 1600 8000 4960 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 7800 5400 9400 5400 9400 6800 7800 6800 7800 5400
4 0 0 92 -1 0 16 0.0 4 160 1280 8000 5760 Core P#4\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 8000 6000 9200 6000 9200 6600 8000 6600 8000 6000
4 0 0 91 -1 0 16 0.0 4 160 960 8200 6360 PU P#4\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 9600 3000 11200 3000 11200 3600 9600 3600 9600 3000
4 0 0 95 -1 0 16 0.0 4 160 1600 9800 3360 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 9600 3800 11200 3800 11200 4400 9600 4400 9600 3800
4 0 0 94 -1 0 16 0.0 4 160 1600 9800 4160 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 9600 4600 11200 4600 11200 5200 9600 5200 9600 4600
4 0 0 93 -1 0 16 0.0 4 160 1600 9800 4960 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 9600 5400 11200 5400 11200 6800 9600 6800 9600 5400
4 0 0 92 -1 0 16 0.0 4 160 1280 9800 5760 Core P#5\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 9800 6000 11000 6000 11000 6600 9800 6600 9800 6000
4 0 0 91 -1 0 16 0.0 4 160 960 10000 6360 PU P#5\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 11400 3000 13000 3000 13000 3600 11400 3600 11400 3000
4 0 0 95 -1 0 16 0.0 4 160 1600 11600 3360 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 11400 3800 13000 3800 13000 4400 11400 4400 11400 3800
4 0 0 94 -1 0 16 0.0 4 160 1600 11600 4160 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 11400 4600 13000 4600 13000 5200 11400 5200 11400 4600
4 0 0 93 -1 0 16 0.0 4 160 1600 11600 4960 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 11400 5400 13000 5400 13000 6800 11400 6800 11400 5400
4 0 0 92 -1 0 16 0.0 4 160 1280 11600 5760 Core P#6\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 11600 6000 12800 6000 12800 6600 11600 6600 11600 6000
4 0 0 91 -1 0 16 0.0 4 160 960 11800 6360 PU P#6\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 13200 3000 14800 3000 14800 3600 13200 3600 13200 3000
4 0 0 95 -1 0 16 0.0 4 160 1600 13400 3360 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 13200 3800 14800 3800 14800 4400 13200 4400 13200 3800
4 0 0 94 -1 0 16 0.0 4 160 1600 13400 4160 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 13200 4600 14800 4600 14800 5200 13200 5200 13200 4600
4 0 0 93 -1 0 16 0.0 4 160 1600 13400 4960 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 13200 5400 14800 5400 14800 6800 13200 6800 13200 5400
4 0 0 92 -1 0 16 0.0 4 160 1280 13400 5760 Core P#7\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 13400 6000 14600 6000 14600 6600 13400 6600 13400 6000
4 0 0 91 -1 0 16 0.0 4 160 960 13600 6360 PU P#7\001
2 2 0 1 0 7 98 -1 20 0.0 0 0 -1 0 0 5
	 15200 1800 15400 1800 15400 2000 15200 2000 15200 1800
2 1 0 1 0 0 98 -1 -1 0.0 0 0 -1 0 0 2
	 15400 1900 15600 1900
2 2 0 1 0 7 97 -1 20 0.0 0 0 -1 0 0 5
	 16200 1800 16400 1800 16400 2000 16200 2000 16200 1800
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16400 1900 16600 1900
2 2 0 1 0 39 96 -1 20 0.0 0 0 -1 0 0 5
	 17200 1600 19140 1600 19140 3000 17200 3000 17200 1600
4 0 0 95 -1 0 16 0.0 4 160 2080 17400 1960 PCI 8086:1521\001
2 2 0 1 0 33 95 -1 20 0.0 0 0 -1 0 0 5
	 17400 2200 18400 2200 18400 2800 17400 2800 17400 2200
4 0 0 94 -1 0 16 0.0 4 160 640 17600 2560 eth0\001
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16600 1900 17200 1900
2 2 0 1 0 39 96 -1 20 0.0 0 0 -1 0 0 5
	 17200 3200 19140 3200 19140 4600 17200 4600 17200 3200
4 0 0 95 -1 0 16 0.0 4 160 2080 17400 3560 PCI 8086:1521\001
2 2 0 1 0 33 95 -1 20 0.0 0 0 -1 0 0 5
	 17400 3800 18400 3800 18400 4400 17400 4400 17400 3800
4 0 0 94 -1 0 16 0.0 4 160 640 17600 4160 eth1\001
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16600 3500 17200 3500
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16600 1900 16600 3500
2 1 0 1 0 0 98 -1 -1 0.0 0 0 -1 0 0 2
	 15600 1900 16200 1900
2 2 0 1 0 7 97 -1 20 0.0 0 0 -1 0 0 5
	 16200 5000 16400 5000 16400 5200 16200 5200 16200 5000
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16400 5100 16600 5100
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 17200 5000 17400 5000 17400 5200 17200 5200 17200 5000
2 1 0 1 0 0 96 -1 -1 0.0 0 0 -1 0 0 2
	 17400 5100 17600 5100
2 2 0 1 0 39 95 -1 20 0.0 0 0 -1 0 0 5
	 18200 4800 20140 4800 20140 5400 18200 5400 18200 4800
4 0 0 94 -1 0 16 0.0 4 160 2080 18400 5160 PCI 1a03:2000\001
2 1 0 1 0 0 96 -1 -1 0.0 0 0 -1 0 0 2
	 17600 5100 18200 5100
2 1 0 1 0 0 96 -1 -1 0.0 0 0 -1 0 0 2
	 17600 5100 17600 5100
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16600 5100 17200 5100
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16600 5100 16600 5100
2 1 0 1 0 0 98 -1 -1 0.0 0 0 -1 0 0 2
	 15600 5100 16200 5100
2 2 0 1 0 39 97 -1 20 0.0 0 0 -1 0 0 5
	 16200 5600 18140 5600 18140 7000 16200 7000 16200 5600
4 0 0 96 -1 0 16 0.0 4 160 2080 16400 5960 PCI 8086:1d02\001
2 2 0 1 0 33 96 -1 20 0.0 0 0 -1 0 0 5
	 16400 6200 17240 6200 17240 6800 16400 6800 16400 6200
4 0 0 95 -1 0 16 0.0 4 160 480 16600 6560 sda\001
2 1 0 1 0 0 98 -1 -1 0.0 0 0 -1 0 0 2
	 15600 5900 16200 5900
2 1 0 1 0 0 98 -1 -1 0.0 0 0 -1 0 0 2
	 15600 1900 15600 5900
2 2 0 1 0 32 99 -1 20 0.0 0 0 -1 0 0 5
	 200 7400 19340 7400 19340 14000 200 14000 200 7400
2 2 0 1 0 34 98 -1 20 0.0 0 0 -1 0 0 5
	 400 7600 19140 7600 19140 8200 400 8200 400 7600
4 0 0 97 -1 0 16 0.0 4 160 3040 600 7960 NUMANode P#1 (16GB)\001
2 2 0 1 0 33 98 -1 20 0.0 0 0 -1 0 0 5
	 400 8400 15000 8400 15000 13800 400 13800 400 8400
4 0 0 97 -1 0 16 0.0 4 160 1600 600 8760 Socket P#1\001
2 2 0 1 0 7 97 -1 20 0.0 0 0 -1 0 0 5
	 600 9000 14800 9000 14800 9600 600 9600 600 9000
4 0 0 96 -1 0 16 0.0 4 160 1440 800 9360 L3 (20MB)\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 600 9800 2200 9800 2200 10400 600 10400 600 9800
4 0 0 95 -1 0 16 0.0 4 160 1600 800 10160 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 600 10600 2200 10600 2200 11200 600 11200 600 10600
4 0 0 94 -1 0 16 0.0 4 160 1600 800 10960 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 600 11400 2200 11400 2200 12000 600 12000 600 11400
4 0 0 93 -1 0 16 0.0 4 160 1600 800 11760 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 600 12200 2200 12200 2200 13600 600 13600 600 12200
4 0 0 92 -1 0 16 0.0 4 160 1280 800 12560 Core P#0\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 800 12800 2000 12800 2000 13400 800 13400 800 12800
4 0 0 91 -1 0 16 0.0 4 160 960 1000 13160 PU P#8\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 2400 9800 4000 9800 4000 10400 2400 10400 2400 9800
4 0 0 95 -1 0 16 0.0 4 160 1600 2600 10160 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 2400 10600 4000 10600 4000 11200 2400 11200 2400 10600
4 0 0 94 -1 0 16 0.0 4 160 1600 2600 10960 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 2400 11400 4000 11400 4000 12000 2400 12000 2400 11400
4 0 0 93 -1 0 16 0.0 4 160 1600 2600 11760 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 2400 12200 4000 12200 4000 13600 2400 13600 2400 12200
4 0 0 92 -1 0 16 0.0 4 160 1280 2600 12560 Core P#1\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 2600 12800 3800 12800 3800 13400 2600 13400 2600 12800
4 0 0 91 -1 0 16 0.0 4 160 960 2800 13160 PU P#9\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 4200 9800 5800 9800 5800 10400 4200 10400 4200 9800
4 0 0 95 -1 0 16 0.0 4 160 1600 4400 10160 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 4200 10600 5800 10600 5800 11200 4200 11200 4200 10600
4 0 0 94 -1 0 16 0.0 4 160 1600 4400 10960 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 4200 11400 5800 11400 5800 12000 4200 12000 4200 11400
4 0 0 93 -1 0 16 0.0 4 160 1600 4400 11760 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 4200 12200 5800 12200 5800 13600 4200 13600 4200 12200
4 0 0 92 -1 0 16 0.0 4 160 1280 4400 12560 Core P#2\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 4400 12800 5600 12800 5600 13400 4400 13400 4400 12800
4 0 0 91 -1 0 16 0.0 4 160 1120 4600 13160 PU P#10\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 6000 9800 7600 9800 7600 10400 6000 10400 6000 9800
4 0 0 95 -1 0 16 0.0 4 160 1600 6200 10160 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 6000 10600 7600 10600 7600 11200 6000 11200 6000 10600
4 0 0 94 -1 0 16 0.0 4 160 1600 6200 10960 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 6000 11400 7600 11400 7600 12000 6000 12000 6000 11400
4 0 0 93 -1 0 16 0.0 4 160 1600 6200 11760 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 6000 12200 7600 12200 7600 13600 6000 13600 6000 12200
4 0 0 92 -1 0 16 0.0 4 160 1280 6200 12560 Core P#3\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 6200 12800 7400 12800 7400 13400 6200 13400 6200 12800
4 0 0 91 -1 0 16 0.0 4 160 1120 6400 13160 PU P#11\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 7800 9800 9400 9800 9400 10400 7800 10400 7800 9800
4 0 0 95 -1 0 16 0.0 4 160 1600 8000 10160 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 7800 10600 9400 10600 9400 11200 7800 11200 7800 10600
4 0 0 94 -1 0 16 0.0 4 160 1600 8000 10960 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 7800 11400 9400 11400 9400 12000 7800 12000 7800 11400
4 0 0 93 -1 0 16 0.0 4 160 1600 8000 11760 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 7800 12200 9400 12200 9400 13600 7800 13600 7800 12200
4 0 0 92 -1 0 16 0.0 4 160 1280 8000 12560 Core P#4\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 8000 12800 9200 12800 9200 13400 8000 13400 8000 12800
4 0 0 91 -1 0 16 0.0 4 160 1120 8200 13160 PU P#12\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 9600 9800 11200 9800 11200 10400 9600 10400 9600 9800
4 0 0 95 -1 0 16 0.0 4 160 1600 9800 10160 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 9600 10600 11200 10600 11200 11200 9600 11200 9600 10600
4 0 0 94 -1 0 16 0.0 4 160 1600 9800 10960 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 9600 11400 11200 11400 11200 12000 9600 12000 9600 11400
4 0 0 93 -1 0 16 0.0 4 160 1600 9800 11760 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 9600 12200 11200 12200 11200 13600 9600 13600 9600 12200
4 0 0 92 -1 0 16 0.0 4 160 1280 9800 12560 Core P#5\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 9800 12800 11000 12800 11000 13400 9800 13400 9800 12800
4 0 0 91 -1 0 16 0.0 4 160 1120 10000 13160 PU P#13\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 11400 9800 13000 9800 13000 10400 11400 10400 11400 9800
4 0 0 95 -1 0 16 0.0 4 160 1600 11600 10160 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 11400 10600 13000 10600 13000 11200 11400 11200 11400 10600
4 0 0 94 -1 0 16 0.0 4 160 1600 11600 10960 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 11400 11400 13000 11400 13000 12000 11400 12000 11400 11400
4 0 0 93 -1 0 16 0.0 4 160 1600 11600 11760 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 11400 12200 13000 12200 13000 13600 11400 13600 11400 12200
4 0 0 92 -1 0 16 0.0 4 160 1280 11600 12560 Core P#6\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 11600 12800 12800 12800 12800 13400 11600 13400 11600 12800
4 0 0 91 -1 0 16 0.0 4 160 1120 11800 13160 PU P#14\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 13200 9800 14800 9800 14800 10400 13200 10400 13200 9800
4 0 0 95 -1 0 16 0.0 4 160 1600 13400 10160 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 13200 10600 14800 10600 14800 11200 13200 11200 13200 10600
4 0 0 94 -1 0 16 0.0 4 160 1600 13400 10960 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 13200 11400 14800 11400 14800 12000 13200 12000 13200 11400
4 0 0 93 -1 0 16 0.0 4 160 1600 13400 11760 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 13200 12200 14800 12200 14800 13600 13200 13600 13200 12200
4 0 0 92 -1 0 16 0.0 4 160 1280 13400 12560 Core P#7\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 13400 12800 14600 12800 14600 13400 13400 13400 13400 12800
4 0 0 91 -1 0 16 0.0 4 160 1120 13600 13160 PU P#15\001
2 2 0 1 0 7 98 -1 20 0.0 0 0 -1 0 0 5
	 15200 8600 15400 8600 15400 8800 15200 8800 15200 8600
2 1 0 1 0 0 98 -1 -1 0.0 0 0 -1 0 0 2
	 15400 8700 15600 8700
2 2 0 1 0 7 97 -1 20 0.0 0 0 -1 0 0 5
	 16200 8600 16400 8600 16400 8800 16200 8800 16200 8600
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16400 8700 16600 8700
2 2 0 1 0 39 96 -1 20 0.0 0 0 -1 0 0 5
	 17200 8400 19140 8400 19140 10600 17200 10600 17200 8400
4 0 0 95 -1 0 16 0.0 4 160 2080 17400 8760 PCI 15b3:1003\001
2 2 0 1 0 33 95 -1 20 0.0 0 0 -1 0 0 5
	 17400 9000 18240 9000 18240 9600 17400 9600 17400 9000
4 0 0 94 -1 0 16 0.0 4 160 480 17600 9360 ib0\001
2 2 0 1 0 33 95 -1 20 0.0 0 0 -1 0 0 5
	 17400 9800 18700 9800 18700 10400 17400 10400 17400 9800
4 0 0 94 -1 0 16 0.0 4 160 960 17600 10160 mlx4_0\001
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16600 8700 17200 8700
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16600 8700 16600 8700
2 1 0 1 0 0 98 -1 -1 0.0 0 0 -1 0 0 2
	 15600 8700 16200 8700
2 2 0 1 0 7 97 -1 20 0.0 0 0 -1 0 0 5
	 16200 11000 16400 11000 16400 11200 16200 11200 16200 11000
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16400 11100 16600 11100
2 2 0 1 0 39 96 -1 20 0.0 0 0 -1 0 0 5
	 17200 10800 19140 10800 19140 11400 17200 11400 17200 10800
4 0 0 95 -1 0 16 0.0 4 160 2080 17400 11160 PCI 8086:225c\001
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16600 11100 17200 11100
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16600 11100 16600 11100
2 1 0 1 0 0 98 -1 -1 0.0 0 0 -1 0 0 2
	 15600 11100 16200 11100
2 1 0 1 0 0 98 -1 -1 0.0 0 0 -1 0 0 2
	 15600 8700 15600 11100
2 2 0 1 0 7 100 -1 20 0.0 0 0 -1 0 0 5
	 0 14200 20540 14200 20540 15600 0 15600 0 14200
4 0 0 100 -1 0 16 0.0 4 160 6240 200 14560 Host: c401-402.stampede.tacc.utexas.edu\001
4 0 0 100 -1 0 16 0.0 4 160 2720 200 14960 Indexes: physical\001
4 0 0 100 -1 0 16 0.0 4 160 5920 200 15360 Date: Tue 07 Jun 2016 01:06:43 PM CDT\001
