{"Source Block": ["hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@363:375@HdlStmProcess", "    if (dac_valid == 1'b1) begin\n      tx_data <= dac_data;\n    end\n  end\n\n  always @(posedge clk) begin\n    tx_clk_p <= {dac_clksel, ~dac_clksel};\n  end\n\n  always @(posedge clk) begin\n    case ({dac_r1_mode, tx_data_sel})\n      3'b000: begin\n        tx_frame_p <= 1'b1;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[369, "    tx_clk_p <= {dac_clksel, ~dac_clksel};\n"]], "Add": [[369, "    tx_clk_p <= {~dac_clksel, dac_clksel};\n"]]}}