<% use security; %>
<% my %Security_Props = security::GetSecurityInfo(); %>

 `include "hqm_credit_hist_pipe_reg_def.rdl"
regfile CFG_HIST_LIST_0_rf { cfg_hist_list_0_r CFG_HIST_LIST_0 @0x00000000 ; };
regfile CFG_HIST_LIST_1_rf { cfg_hist_list_1_r CFG_HIST_LIST_1 @0x00000000 ; };
regfile CFG_HIST_LIST_A_0_rf { cfg_hist_list_a_0_r CFG_HIST_LIST_A_0 @0x00000000 ; };
regfile CFG_HIST_LIST_A_1_rf { cfg_hist_list_a_1_r CFG_HIST_LIST_A_1 @0x00000000 ; };
regfile CFG_FREELIST_0_rf { cfg_freelist_0_r CFG_FREELIST_0 @0x00000000 ; };
regfile CFG_FREELIST_1_rf { cfg_freelist_1_r CFG_FREELIST_1 @0x00000000 ; };
regfile CFG_FREELIST_2_rf { cfg_freelist_2_r CFG_FREELIST_2 @0x00000000 ; };
regfile CFG_FREELIST_3_rf { cfg_freelist_3_r CFG_FREELIST_3 @0x00000000 ; };
regfile CFG_FREELIST_4_rf { cfg_freelist_4_r CFG_FREELIST_4 @0x00000000 ; };
regfile CFG_FREELIST_5_rf { cfg_freelist_5_r CFG_FREELIST_5 @0x00000000 ; };
regfile CFG_FREELIST_6_rf { cfg_freelist_6_r CFG_FREELIST_6 @0x00000000 ; };
regfile CFG_FREELIST_7_rf { cfg_freelist_7_r CFG_FREELIST_7 @0x00000000 ; };
regfile CFG_VAS_CREDIT_COUNT_rf { cfg_vas_credit_count_r CFG_VAS_CREDIT_COUNT @0x00000000 ; };
regfile CFG_ORD_QID_SN_rf { cfg_ord_qid_sn_r CFG_ORD_QID_SN @0x00000000 ; };
regfile CFG_ORD_QID_SN_MAP_rf { cfg_ord_qid_sn_map_r CFG_ORD_QID_SN_MAP @0x00000000 ; };
regfile CFG_CMP_SN_CHK_ENBL_rf { cfg_cmp_sn_chk_enbl_r CFG_CMP_SN_CHK_ENBL @0x00000000 ; };
regfile CFG_DIR_CQ_INT_MASK_rf { cfg_dir_cq_int_mask_r CFG_DIR_CQ_INT_MASK @0x00000000 ; };
regfile CFG_DIR_CQ_IRQ_PENDING_rf { cfg_dir_cq_irq_pending_r CFG_DIR_CQ_IRQ_PENDING @0x00000000 ; };
regfile CFG_DIR_CQ_DEPTH_rf { cfg_dir_cq_depth_r CFG_DIR_CQ_DEPTH @0x00000000 ; };
regfile CFG_DIR_CQ_INT_DEPTH_THRSH_rf { cfg_dir_cq_int_depth_thrsh_r CFG_DIR_CQ_INT_DEPTH_THRSH @0x00000000 ; };
regfile CFG_DIR_CQ_INT_ENB_rf { cfg_dir_cq_int_enb_r CFG_DIR_CQ_INT_ENB @0x00000000 ; };
regfile CFG_DIR_CQ_TIMER_COUNT_rf { cfg_dir_cq_timer_count_r CFG_DIR_CQ_TIMER_COUNT @0x00000000 ; };
regfile CFG_DIR_CQ_TIMER_THRESHOLD_rf { cfg_dir_cq_timer_threshold_r CFG_DIR_CQ_TIMER_THRESHOLD @0x00000000 ; };
regfile CFG_DIR_CQ_TOKEN_DEPTH_SELECT_rf { cfg_dir_cq_token_depth_select_r CFG_DIR_CQ_TOKEN_DEPTH_SELECT @0x00000000 ; };
regfile CFG_DIR_CQ_WD_ENB_rf { cfg_dir_cq_wd_enb_r CFG_DIR_CQ_WD_ENB @0x00000000 ; };
regfile CFG_DIR_CQ_WPTR_rf { cfg_dir_cq_wptr_r CFG_DIR_CQ_WPTR @0x00000000 ; };
regfile CFG_DIR_CQ2VAS_rf { cfg_dir_cq2vas_r CFG_DIR_CQ2VAS @0x00000000 ; };
regfile CFG_LDB_CQ_ON_OFF_THRESHOLD_rf { cfg_ldb_cq_on_off_threshold_r CFG_LDB_CQ_ON_OFF_THRESHOLD @0x00000000 ; };
regfile CFG_HIST_LIST_MODE_rf { cfg_hist_list_mode_r CFG_HIST_LIST_MODE @0x00000000 ; };
regfile CFG_HIST_LIST_BASE_rf { cfg_hist_list_base_r CFG_HIST_LIST_BASE @0x00000000 ; };
regfile CFG_HIST_LIST_LIMIT_rf { cfg_hist_list_limit_r CFG_HIST_LIST_LIMIT @0x00000000 ; };
regfile CFG_HIST_LIST_POP_PTR_rf { cfg_hist_list_pop_ptr_r CFG_HIST_LIST_POP_PTR @0x00000000 ; };
regfile CFG_HIST_LIST_PUSH_PTR_rf { cfg_hist_list_push_ptr_r CFG_HIST_LIST_PUSH_PTR @0x00000000 ; };
regfile CFG_HIST_LIST_A_BASE_rf { cfg_hist_list_a_base_r CFG_HIST_LIST_A_BASE @0x00000000 ; };
regfile CFG_HIST_LIST_A_LIMIT_rf { cfg_hist_list_a_limit_r CFG_HIST_LIST_A_LIMIT @0x00000000 ; };
regfile CFG_HIST_LIST_A_POP_PTR_rf { cfg_hist_list_a_pop_ptr_r CFG_HIST_LIST_A_POP_PTR @0x00000000 ; };
regfile CFG_HIST_LIST_A_PUSH_PTR_rf { cfg_hist_list_a_push_ptr_r CFG_HIST_LIST_A_PUSH_PTR @0x00000000 ; };
regfile CFG_LDB_CQ_INT_MASK_rf { cfg_ldb_cq_int_mask_r CFG_LDB_CQ_INT_MASK @0x00000000 ; };
regfile CFG_LDB_CQ_IRQ_PENDING_rf { cfg_ldb_cq_irq_pending_r CFG_LDB_CQ_IRQ_PENDING @0x00000000 ; };
regfile CFG_LDB_CQ_DEPTH_rf { cfg_ldb_cq_depth_r CFG_LDB_CQ_DEPTH @0x00000000 ; };
regfile CFG_LDB_CQ_INT_DEPTH_THRSH_rf { cfg_ldb_cq_int_depth_thrsh_r CFG_LDB_CQ_INT_DEPTH_THRSH @0x00000000 ; };
regfile CFG_LDB_CQ_INT_ENB_rf { cfg_ldb_cq_int_enb_r CFG_LDB_CQ_INT_ENB @0x00000000 ; };
regfile CFG_LDB_CQ_TIMER_COUNT_rf { cfg_ldb_cq_timer_count_r CFG_LDB_CQ_TIMER_COUNT @0x00000000 ; };
regfile CFG_LDB_CQ_TIMER_THRESHOLD_rf { cfg_ldb_cq_timer_threshold_r CFG_LDB_CQ_TIMER_THRESHOLD @0x00000000 ; };
regfile CFG_LDB_CQ_TOKEN_DEPTH_SELECT_rf { cfg_ldb_cq_token_depth_select_r CFG_LDB_CQ_TOKEN_DEPTH_SELECT @0x00000000 ; };
regfile CFG_LDB_CQ_WD_ENB_rf { cfg_ldb_cq_wd_enb_r CFG_LDB_CQ_WD_ENB @0x00000000 ; };
regfile CFG_LDB_CQ_WPTR_rf { cfg_ldb_cq_wptr_r CFG_LDB_CQ_WPTR @0x00000000 ; };
regfile CFG_LDB_CQ2VAS_rf { cfg_ldb_cq2vas_r CFG_LDB_CQ2VAS @0x00000000 ; };
regfile CFG_CHP_FRAG_COUNT_rf { cfg_chp_frag_count_r CFG_CHP_FRAG_COUNT @0x00000000 ; };
addrmap hqm_credit_hist_pipe_map {
       Space = "MEM";
       BaseAddress = "0x00000000";

<% if (!defined($HQM_TB_HQM_MAP_BUILD) || ($HQM_TB_HQM_MAP_BUILD > 2)) { %>
CFG_HIST_LIST_0_rf CFG_HIST_LIST_0[2048] @0x0e010000 ;
<% } %>
<% if (!defined($HQM_TB_HQM_MAP_BUILD) || ($HQM_TB_HQM_MAP_BUILD > 2)) { %>
CFG_HIST_LIST_1_rf CFG_HIST_LIST_1[2048] @0x0e020000 ;
<% } %>
CFG_HIST_LIST_A_0_rf CFG_HIST_LIST_A_0[2048] @0x0e030000 ;
CFG_HIST_LIST_A_1_rf CFG_HIST_LIST_A_1[2048] @0x0e040000 ;
<% if (!defined($HQM_TB_HQM_MAP_BUILD) || ($HQM_TB_HQM_MAP_BUILD > 2)) { %>
CFG_FREELIST_0_rf CFG_FREELIST_0[2048] @0x0e050000 ;
<% } %>
<% if (!defined($HQM_TB_HQM_MAP_BUILD) || ($HQM_TB_HQM_MAP_BUILD > 2)) { %>
CFG_FREELIST_1_rf CFG_FREELIST_1[2048] @0x0e060000 ;
<% } %>
<% if (!defined($HQM_TB_HQM_MAP_BUILD) || ($HQM_TB_HQM_MAP_BUILD > 2)) { %>
CFG_FREELIST_2_rf CFG_FREELIST_2[2048] @0x0e070000 ;
<% } %>
<% if (!defined($HQM_TB_HQM_MAP_BUILD) || ($HQM_TB_HQM_MAP_BUILD > 2)) { %>
CFG_FREELIST_3_rf CFG_FREELIST_3[2048] @0x0e080000 ;
<% } %>
<% if (!defined($HQM_TB_HQM_MAP_BUILD) || ($HQM_TB_HQM_MAP_BUILD > 2)) { %>
CFG_FREELIST_4_rf CFG_FREELIST_4[2048] @0x0e090000 ;
<% } %>
<% if (!defined($HQM_TB_HQM_MAP_BUILD) || ($HQM_TB_HQM_MAP_BUILD > 2)) { %>
CFG_FREELIST_5_rf CFG_FREELIST_5[2048] @0x0e0a0000 ;
<% } %>
<% if (!defined($HQM_TB_HQM_MAP_BUILD) || ($HQM_TB_HQM_MAP_BUILD > 2)) { %>
CFG_FREELIST_6_rf CFG_FREELIST_6[2048] @0x0e0b0000 ;
<% } %>
<% if (!defined($HQM_TB_HQM_MAP_BUILD) || ($HQM_TB_HQM_MAP_BUILD > 2)) { %>
CFG_FREELIST_7_rf CFG_FREELIST_7[2048] @0x0e0c0000 ;
<% } %>
  aw_smon_compare0_r                            CFG_CHP_SMON_COMPARE0                         @0x0c000000 ;
  aw_smon_compare1_r                            CFG_CHP_SMON_COMPARE1                         @0x0c000004 ;
  aw_smon_configuration0_r                      CFG_CHP_SMON_CONFIGURATION0                   @0x0c000008 ;
  aw_smon_configuration1_r                      CFG_CHP_SMON_CONFIGURATION1                   @0x0c00000c ;
  aw_smon_activitycounter0_r                    CFG_CHP_SMON_ACTIVITYCOUNTER0                 @0x0c000010 ;
  aw_smon_activitycounter1_r                    CFG_CHP_SMON_ACTIVITYCOUNTER1                 @0x0c000014 ;
  aw_smon_maximum_timer_r                       CFG_CHP_SMON_MAXIMUM_TIMER                    @0x0c000018 ;
  aw_smon_timer_r                               CFG_CHP_SMON_TIMER                            @0x0c00001c ;
  cfg_control_diagnostic_00_r                   CFG_CONTROL_DIAGNOSTIC_00                     @0x0c000020 ;
  cfg_control_diagnostic_01_r                   CFG_CONTROL_DIAGNOSTIC_01                     @0x0c000024 ;
  cfg_control_diagnostic_02_r                   CFG_CONTROL_DIAGNOSTIC_02                     @0x0c000028 ;
  cfg_control_general_00_r                      CFG_CONTROL_GENERAL_00                        @0x0c00002c ;
  cfg_control_general_01_r                      CFG_CONTROL_GENERAL_01                        @0x0c000030 ;
  cfg_control_general_02_r                      CFG_CONTROL_GENERAL_02                        @0x0c000034 ;
  cfg_db_fifo_status_0_r                        CFG_DB_FIFO_STATUS_0                          @0x0c000038 ;
  cfg_db_fifo_status_1_r                        CFG_DB_FIFO_STATUS_1                          @0x0c00003c ;
  cfg_db_fifo_status_2_r                        CFG_DB_FIFO_STATUS_2                          @0x0c000040 ;
  cfg_db_fifo_status_3_r                        CFG_DB_FIFO_STATUS_3                          @0x0c000044 ;
  cfg_diagnostic_aw_status_0_r                  CFG_DIAGNOSTIC_AW_STATUS_0                    @0x0c000048 ;
  cfg_hw_agitate_control_r                      CFG_HW_AGITATE_CONTROL                        @0x0c00004c ;
  cfg_hw_agitate_select_r                       CFG_HW_AGITATE_SELECT                         @0x0c000050 ;
  cfg_pipe_health_hold_r                        CFG_PIPE_HEALTH_HOLD                          @0x0c000054 ;
  cfg_pipe_health_valid_r                       CFG_PIPE_HEALTH_VALID                         @0x0c000058 ;
  cfg_syndrome_01_r                             CFG_SYNDROME_01                               @0x0c00005c ;
  cfg_unit_idle_r                               CFG_UNIT_IDLE                                 @0x0c000060 ;
  cfg_unit_timeout_r                            CFG_UNIT_TIMEOUT                              @0x0c000064 ;
  cfg_patch_control_r                           CFG_PATCH_CONTROL                             @0x0c000068 ;
  cfg_chp_correctible_count_l_r                 CFG_CHP_CORRECTIBLE_COUNT_L                   @0x04000000 ;
  cfg_chp_correctible_count_h_r                 CFG_CHP_CORRECTIBLE_COUNT_H                   @0x04000004 ;
  cfg_chp_palb_control_r                        CFG_CHP_PALB_CONTROL                          @0x04000008 ;
  cfg_chp_csr_control_r                         CFG_CHP_CSR_CONTROL                           @0x0400000c ;
  cfg_counter_chp_error_drop_l_r                CFG_COUNTER_CHP_ERROR_DROP_L                  @0x04000010 ;
  cfg_counter_chp_error_drop_h_r                CFG_COUNTER_CHP_ERROR_DROP_H                  @0x04000014 ;
  cfg_chp_cnt_dir_hcw_enq_l_r                   CFG_CHP_CNT_DIR_HCW_ENQ_L                     @0x04000018 ;
  cfg_chp_cnt_dir_hcw_enq_h_r                   CFG_CHP_CNT_DIR_HCW_ENQ_H                     @0x0400001c ;
  cfg_chp_cnt_ldb_hcw_enq_l_r                   CFG_CHP_CNT_LDB_HCW_ENQ_L                     @0x04000020 ;
  cfg_chp_cnt_ldb_hcw_enq_h_r                   CFG_CHP_CNT_LDB_HCW_ENQ_H                     @0x04000024 ;
  cfg_chp_cnt_frag_replayed_l_r                 CFG_CHP_CNT_FRAG_REPLAYED_L                   @0x04000028 ;
  cfg_chp_cnt_frag_replayed_h_r                 CFG_CHP_CNT_FRAG_REPLAYED_H                   @0x0400002c ;
  cfg_chp_cnt_dir_qe_sch_l_r                    CFG_CHP_CNT_DIR_QE_SCH_L                      @0x04000030 ;
  cfg_chp_cnt_dir_qe_sch_h_r                    CFG_CHP_CNT_DIR_QE_SCH_H                      @0x04000034 ;
  cfg_chp_cnt_ldb_qe_sch_l_r                    CFG_CHP_CNT_LDB_QE_SCH_L                      @0x04000038 ;
  cfg_chp_cnt_ldb_qe_sch_h_r                    CFG_CHP_CNT_LDB_QE_SCH_H                      @0x0400003c ;
  cfg_chp_cnt_atm_qe_sch_l_r                    CFG_CHP_CNT_ATM_QE_SCH_L                      @0x04000040 ;
  cfg_chp_cnt_atm_qe_sch_h_r                    CFG_CHP_CNT_ATM_QE_SCH_H                      @0x04000044 ;
  cfg_chp_cnt_atq_to_atm_l_r                    CFG_CHP_CNT_ATQ_TO_ATM_L                      @0x04000048 ;
  cfg_chp_cnt_atq_to_atm_h_r                    CFG_CHP_CNT_ATQ_TO_ATM_H                      @0x0400004c ;
  cfg_dir_cq_intr_armed0_r                      CFG_DIR_CQ_INTR_ARMED0                        @0x04000050 ;
  cfg_dir_cq_intr_armed1_r                      CFG_DIR_CQ_INTR_ARMED1                        @0x04000054 ;
  cfg_dir_cq_intr_expired0_r                    CFG_DIR_CQ_INTR_EXPIRED0                      @0x04000058 ;
  cfg_dir_cq_intr_expired1_r                    CFG_DIR_CQ_INTR_EXPIRED1                      @0x0400005c ;
  cfg_dir_cq_intr_irq0_r                        CFG_DIR_CQ_INTR_IRQ0                          @0x04000060 ;
  cfg_dir_cq_intr_irq1_r                        CFG_DIR_CQ_INTR_IRQ1                          @0x04000064 ;
  cfg_dir_cq_intr_run_timer0_r                  CFG_DIR_CQ_INTR_RUN_TIMER0                    @0x04000068 ;
  cfg_dir_cq_intr_run_timer1_r                  CFG_DIR_CQ_INTR_RUN_TIMER1                    @0x0400006c ;
  cfg_dir_cq_intr_urgent0_r                     CFG_DIR_CQ_INTR_URGENT0                       @0x04000070 ;
  cfg_dir_cq_intr_urgent1_r                     CFG_DIR_CQ_INTR_URGENT1                       @0x04000074 ;
  cfg_dir_cq_timer_ctl_r                        CFG_DIR_CQ_TIMER_CTL                          @0x04000078 ;
  cfg_dir_wdto_0_r                              CFG_DIR_WDTO_0                                @0x0400007c ;
  cfg_dir_wdto_1_r                              CFG_DIR_WDTO_1                                @0x04000080 ;
  cfg_dir_wdrt_0_r                              CFG_DIR_WDRT_0                                @0x04000084 ;
  cfg_dir_wdrt_1_r                              CFG_DIR_WDRT_1                                @0x04000088 ;
  cfg_dir_wd_disable0_r                         CFG_DIR_WD_DISABLE0                           @0x0400008c ;
  cfg_dir_wd_disable1_r                         CFG_DIR_WD_DISABLE1                           @0x04000090 ;
  cfg_dir_wd_enb_interval_r                     CFG_DIR_WD_ENB_INTERVAL                       @0x04000094 ;
  cfg_dir_wd_irq0_r                             CFG_DIR_WD_IRQ0                               @0x04000098 ;
  cfg_dir_wd_irq1_r                             CFG_DIR_WD_IRQ1                               @0x0400009c ;
  cfg_dir_wd_threshold_r                        CFG_DIR_WD_THRESHOLD                          @0x040000a0 ;
  cfg_ldb_cq_intr_armed0_r                      CFG_LDB_CQ_INTR_ARMED0                        @0x040000a4 ;
  cfg_ldb_cq_intr_armed1_r                      CFG_LDB_CQ_INTR_ARMED1                        @0x040000a8 ;
  cfg_ldb_cq_intr_expired0_r                    CFG_LDB_CQ_INTR_EXPIRED0                      @0x040000ac ;
  cfg_ldb_cq_intr_expired1_r                    CFG_LDB_CQ_INTR_EXPIRED1                      @0x040000b0 ;
  cfg_ldb_cq_intr_irq0_r                        CFG_LDB_CQ_INTR_IRQ0                          @0x040000b4 ;
  cfg_ldb_cq_intr_irq1_r                        CFG_LDB_CQ_INTR_IRQ1                          @0x040000b8 ;
  cfg_ldb_cq_intr_run_timer0_r                  CFG_LDB_CQ_INTR_RUN_TIMER0                    @0x040000bc ;
  cfg_ldb_cq_intr_run_timer1_r                  CFG_LDB_CQ_INTR_RUN_TIMER1                    @0x040000c0 ;
  cfg_ldb_cq_intr_urgent0_r                     CFG_LDB_CQ_INTR_URGENT0                       @0x040000c4 ;
  cfg_ldb_cq_intr_urgent1_r                     CFG_LDB_CQ_INTR_URGENT1                       @0x040000c8 ;
  cfg_ldb_cq_timer_ctl_r                        CFG_LDB_CQ_TIMER_CTL                          @0x040000cc ;
  cfg_ldb_wdto_0_r                              CFG_LDB_WDTO_0                                @0x040000d0 ;
  cfg_ldb_wdto_1_r                              CFG_LDB_WDTO_1                                @0x040000d4 ;
  cfg_ldb_wdrt_0_r                              CFG_LDB_WDRT_0                                @0x040000d8 ;
  cfg_ldb_wdrt_1_r                              CFG_LDB_WDRT_1                                @0x040000dc ;
  cfg_ldb_wd_disable0_r                         CFG_LDB_WD_DISABLE0                           @0x040000e0 ;
  cfg_ldb_wd_disable1_r                         CFG_LDB_WD_DISABLE1                           @0x040000e4 ;
  cfg_ldb_wd_enb_interval_r                     CFG_LDB_WD_ENB_INTERVAL                       @0x040000e8 ;
  cfg_ldb_wd_irq0_r                             CFG_LDB_WD_IRQ0                               @0x040000ec ;
  cfg_ldb_wd_irq1_r                             CFG_LDB_WD_IRQ1                               @0x040000f0 ;
  cfg_ldb_wd_threshold_r                        CFG_LDB_WD_THRESHOLD                          @0x040000f4 ;
  cfg_retn_zero_r                               CFG_RETN_ZERO                                 @0x040000f8 ;
  cfg_syndrome_00_r                             CFG_SYNDROME_00                               @0x040000fc ;
  cfg_unit_version_r                            CFG_UNIT_VERSION                              @0x04000100 ;
CFG_VAS_CREDIT_COUNT_rf CFG_VAS_CREDIT_COUNT[32] @0x00000000+=0x1000 ;
CFG_ORD_QID_SN_rf CFG_ORD_QID_SN[32] @0x00080000+=0x1000 ;
CFG_ORD_QID_SN_MAP_rf CFG_ORD_QID_SN_MAP[32] @0x00100000+=0x1000 ;
CFG_CMP_SN_CHK_ENBL_rf CFG_CMP_SN_CHK_ENBL[64] @0x00180000+=0x1000 ;
CFG_DIR_CQ_INT_MASK_rf CFG_DIR_CQ_INT_MASK[64] @0x00200000+=0x1000 ;
CFG_DIR_CQ_IRQ_PENDING_rf CFG_DIR_CQ_IRQ_PENDING[64] @0x00280000+=0x1000 ;
CFG_DIR_CQ_DEPTH_rf CFG_DIR_CQ_DEPTH[64] @0x00300000+=0x1000 ;
CFG_DIR_CQ_INT_DEPTH_THRSH_rf CFG_DIR_CQ_INT_DEPTH_THRSH[64] @0x00380000+=0x1000 ;
CFG_DIR_CQ_INT_ENB_rf CFG_DIR_CQ_INT_ENB[64] @0x00400000+=0x1000 ;
CFG_DIR_CQ_TIMER_COUNT_rf CFG_DIR_CQ_TIMER_COUNT[64] @0x00480000+=0x1000 ;
CFG_DIR_CQ_TIMER_THRESHOLD_rf CFG_DIR_CQ_TIMER_THRESHOLD[64] @0x00500000+=0x1000 ;
CFG_DIR_CQ_TOKEN_DEPTH_SELECT_rf CFG_DIR_CQ_TOKEN_DEPTH_SELECT[64] @0x00580000+=0x1000 ;
CFG_DIR_CQ_WD_ENB_rf CFG_DIR_CQ_WD_ENB[64] @0x00600000+=0x1000 ;
CFG_DIR_CQ_WPTR_rf CFG_DIR_CQ_WPTR[64] @0x00680000+=0x1000 ;
CFG_DIR_CQ2VAS_rf CFG_DIR_CQ2VAS[64] @0x00700000+=0x1000 ;
CFG_LDB_CQ_ON_OFF_THRESHOLD_rf CFG_LDB_CQ_ON_OFF_THRESHOLD[64] @0x00780000+=0x1000 ;
CFG_HIST_LIST_MODE_rf CFG_HIST_LIST_MODE[64] @0x00800000+=0x1000 ;
CFG_HIST_LIST_BASE_rf CFG_HIST_LIST_BASE[64] @0x00880000+=0x1000 ;
CFG_HIST_LIST_LIMIT_rf CFG_HIST_LIST_LIMIT[64] @0x00900000+=0x1000 ;
CFG_HIST_LIST_POP_PTR_rf CFG_HIST_LIST_POP_PTR[64] @0x00980000+=0x1000 ;
CFG_HIST_LIST_PUSH_PTR_rf CFG_HIST_LIST_PUSH_PTR[64] @0x00a00000+=0x1000 ;
CFG_HIST_LIST_A_BASE_rf CFG_HIST_LIST_A_BASE[64] @0x00a80000+=0x1000 ;
CFG_HIST_LIST_A_LIMIT_rf CFG_HIST_LIST_A_LIMIT[64] @0x00b00000+=0x1000 ;
CFG_HIST_LIST_A_POP_PTR_rf CFG_HIST_LIST_A_POP_PTR[64] @0x00b80000+=0x1000 ;
CFG_HIST_LIST_A_PUSH_PTR_rf CFG_HIST_LIST_A_PUSH_PTR[64] @0x00c00000+=0x1000 ;
CFG_LDB_CQ_INT_MASK_rf CFG_LDB_CQ_INT_MASK[64] @0x00c80000+=0x1000 ;
CFG_LDB_CQ_IRQ_PENDING_rf CFG_LDB_CQ_IRQ_PENDING[64] @0x00d00000+=0x1000 ;
CFG_LDB_CQ_DEPTH_rf CFG_LDB_CQ_DEPTH[64] @0x00d80000+=0x1000 ;
CFG_LDB_CQ_INT_DEPTH_THRSH_rf CFG_LDB_CQ_INT_DEPTH_THRSH[64] @0x00e00000+=0x1000 ;
CFG_LDB_CQ_INT_ENB_rf CFG_LDB_CQ_INT_ENB[64] @0x00e80000+=0x1000 ;
CFG_LDB_CQ_TIMER_COUNT_rf CFG_LDB_CQ_TIMER_COUNT[64] @0x00f00000+=0x1000 ;
CFG_LDB_CQ_TIMER_THRESHOLD_rf CFG_LDB_CQ_TIMER_THRESHOLD[64] @0x00f80000+=0x1000 ;
CFG_LDB_CQ_TOKEN_DEPTH_SELECT_rf CFG_LDB_CQ_TOKEN_DEPTH_SELECT[64] @0x01000000+=0x1000 ;
CFG_LDB_CQ_WD_ENB_rf CFG_LDB_CQ_WD_ENB[64] @0x01080000+=0x1000 ;
CFG_LDB_CQ_WPTR_rf CFG_LDB_CQ_WPTR[64] @0x01100000+=0x1000 ;
CFG_LDB_CQ2VAS_rf CFG_LDB_CQ2VAS[64] @0x01180000+=0x1000 ;
CFG_CHP_FRAG_COUNT_rf CFG_CHP_FRAG_COUNT[64] @0x01200000+=0x1000 ;

  //BEGIN OVERRIDES
enum enum_smon_select {
mode00 = 8'd0  { desc = "00 0x00 INGRESS : rx sync fifo count. comp: { 15'd0 , fifo_qed_to_cq_push , qed_chp_sch_rx_sync_out_valid (ILL0) , dqed_chp_sch_rx_sync_out_valid (ILL3) , dqed_chp_sch_rx_sync_out_valid (ILL0) , ldb_pp_hcw_enq_rx_sync_out_valid (invalid_hcw_cmd) , dir_pp_hcw_enq_rx_sync_out_valid (invalid_hcw_cmd) atq2atm_rx_sync_out_valid , aqed_chp_sch_rx_sync_out_valid , qed_chp_sch_rx_sync_out_valid (TRANSFER) , qed_chp_sch_rx_sync_out_valid (REPLAY) , qed_chp_sch_rx_sync_out_valid (SCHED) , qed_chp_sch_rx_sync_out_valid , dqed_chp_sch_rx_sync_out_valid (REPLAY) , dqed_chp_sch_rx_sync_out_valid (SCHED) , dqed_chp_sch_rx_sync_out_valid , ldb_pp_hcw_enq_rx_sync_out_valid , dir_pp_hcw_enq_rx_sync_out_valid } " ; } ;
mode01 = 8'd1  { desc = "01 0x01 INGRESS : pop count. comp: { 18'd0 , (ENQ_FRAG,ENQ_FRAG_TOK_RET,ENQ_COMP,ENQ_COMP_TOK_RET,ENQ_NEW,ENQ_NEW_TOK) , ~(ENQ_FRAG,ENQ_FRAG_TOK_RET,ENQ_COMP,ENQ_COMP_TOK_RET,ENQ_NEW,ENQ_NEW_TOK_RET), 1'd0, atq2atm_pop , aqed_sch_pop , 1'd0 , ldb_replay_pop , qed_sch_pop , ( qed_sch_pop | ldb_replay_pop ) , dir_replay_pop , dqed_sch_pop , ( dqed_sch_pop | dir_replay_pop ) , ldb_pp_pop , dir_pp_pop } " ; } ;
mode02 = 8'd2  { desc = "02 0x02 INGRESS : count dir ldb pp hcw cmd. comp: { 18'd0, (ENQ_FRAG,ENQ_FRAG_TOK_RET,ENQ_COMP,ENQ_COMP_TOK_RET,ENQ_NEW,ENQ_NEW_TOK) , ~(ENQ_FRAG,ENQ_FRAG_TOK_RET,ENQ_COMP,ENQ_COMP_TOK_RET,ENQ_NEW,ENQ_NEW_TOK_RET) , ENQ_FRAG_TOK_RET , ENQ_FRAG , ENQ_COMP_TOK_RET, ENQ_COMP, ENQ_NEW_TOK_RET, ENQ_NEW, ARM, RELEASE, COMP_TOK_RET, COMP, BAT_TOK_RET, NOOP } " ; } ; 
mode03 = 8'd3  { desc = "03 0x03 INGRESS : count dir ldb pp hcw_cmd. comp: { ldb_pp ILLEGAL_CMD_15, ILLEGAL_CMD_14, ENQ_FRAG_TOK_RET, ENQ_FRAG, ENQ_COMP_TOK_RET, ENQ_COMP, ENQ_NEW_TOK_RET, ENQ_NEW, ILLEGAL_CMD_7, ILLEGAL_CMD_6, ARM, RELEASE, COMP_TOK_RET, COMP, BAT_TOK_RET, NOOP, dir_pp ILLEGAL_CMD_15, ILLEGAL_CMD_14, ENQ_FRAG_TOK_RET, ENQ_FRAG, ENQ_COMP_TOK_RET, ENQ_COMP, ENQ_NEW_TOK_RET, ENQ_NEW, ILLEGAL_CMD_7, ILLEGAL_CMD_6, ARM, RELEASE, COMP_TOK_RET, COMP, BAT_TOK_RET, NOOP } " ; } ;
mode04 = 8'd4  { desc = "04 0x04 ARB     : arbiter credit allocation and afull count. comp: { 24'd0 , outbound_hcw_pipe_credit_alloc , lsp_ap_cmp_pipe_credit_alloc , lsp_tok_pipe_credit_alloc , rop_pipe_credit_alloc , outbound_hcw_pipe_credit_afull , lsp_ap_cmp_pipe_credit_afull , lsp_tok_pipe_credit_afull , rop_pipe_credit_afull } " ; } ;
mode05 = 8'd5  { desc = "05 0x05 ARB     : arbiter credit deallocation and error count. comp: { 22'd0, lsp_cmp_error_credit_dealloc , rop_error_credit_dealloc , outbound_hcw_pipe_credit_dealloc , ( lsp_ap_cmp_pipe_credit_dealloc | lsp_cmp_error_credit_dealloc ) , lsp_tok_pipe_credit_dealloc , ( rop_pipe_credit_dealloc | rop_error_credit_dealloc | rop_cmp_credit_dealloc ) , outbound_hcw_pipe_credit_error , ls_ap_cmp_pipe_credit_error , lsp_tok_pipe_credit_error , rop_pipe_credit_error } " ; } ;
mode06 = 8'd6  { desc = "06 0x06 ARB     : cache line flag count. comp: { 29'd0 , ldb_pp_dir_hcw_cl , dir_pp_dir_hcw_cl } " ; } ;
mode07 = 8'd7  { desc = "07 0x07 ENQPIPE : inteface valids use compare to select. comp: { 20'd0 , dir_replay_pop , ldb_replay_pop , dir_pp_pop , ldb_pp_pop , qed_sch_pop , aqed_sch_pop , enq_to_rop_error_credit_dealloc , enq_to_rop_cmp_credit_dealloc , enqueue_pipeline_fifo_push , fifo_chp_rop_hcw_push , fifo_chp_lsp_tok_push , fifo_chp_lsp_ap_cmp_push } " ; } ;
mode08 = 8'd8  { desc = "08 0x08 SCHPIPE : inteface valids use compare to select. comp: { 27'd0 , dqed_sch_pop , qed_sch_pop , atq2atm_pop , aqed_sch_pop , fifo_outbound_hcw_push }" ; } ;
mode09 = 8'd9  { desc = "09 0x09 EGRESS  : schedule HCW issued. comp:{ 31'd0 , cq_is_ldb } " ; } ;
mode10 = 8'd10 { desc = "10 0x0a EGRESS  : enqueue HCW issued.  comp:{ 31'd0 , cq_is_ldb } " ; } ;
mode11 = 8'd11 { desc = "11 0x0b EGRESS  : any HCW issued. comp{ 14'd0 , enq_cq[[6:0],enq_cq_is_ldb,enq_v ,  sch_cq[[6:0],sch_cq_is_ldb,sch_v } " ; } ;
mode12 = 8'd12 { desc = "12 0x0c CIAL    : smon_timer_irq_ldb " ; } ;
mode13 = 8'd13 { desc = "13 0x0d CIAL    : smon_timer_irq_dir " ; } ;
mode14 = 8'd14 { desc = "14 0x0e CIAL    : smon_thresh_irq_ldb " ; } ;
mode15 = 8'd15 { desc = "15 0x0f CIAL    : smon_thresh_irq_dir " ; } ;
} ;
CFG_CHP_SMON_CONFIGURATION1.MODE0->encode = enum_smon_select ;
CFG_CHP_SMON_CONFIGURATION1.MODE1->encode = enum_smon_select ;

CFG_UNIT_VERSION.UNIT_VERSION-> reset = 8'h8 ;
//END OVERRIDES
//BEGIN COMMON VALRTLSIGNALS
CFG_CHP_SMON_ACTIVITYCOUNTER0.COUNTER0-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_cnt0_q[31:0]";
CFG_CHP_SMON_ACTIVITYCOUNTER1.COUNTER1-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_cnt1_q[31:0]";
CFG_CHP_SMON_COMPARE0.COMPARE0-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_comp0_q[31:0]";
CFG_CHP_SMON_COMPARE1.COMPARE1-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_comp1_q[31:0]";
CFG_CHP_SMON_CONFIGURATION0.INTCOUNTEROVFL-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_cfg0_q[17:17]";
CFG_CHP_SMON_CONFIGURATION0.INTTIMEROVFL-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_cfg0_q[21:21]";
CFG_CHP_SMON_CONFIGURATION0.RSVZ0-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_cfg0_q[3:2]";
CFG_CHP_SMON_CONFIGURATION0.RSVZ1-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_cfg0_q[23:23]";
CFG_CHP_SMON_CONFIGURATION0.RSVZ2-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_cfg0_q[29:29]";
CFG_CHP_SMON_CONFIGURATION0.SMON0_FUNCTION-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_cfg0_q[6:4]";
CFG_CHP_SMON_CONFIGURATION0.SMON0_FUNCTION_COMPARE-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_cfg0_q[7:7]";
CFG_CHP_SMON_CONFIGURATION0.SMON1_FUNCTION-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_cfg0_q[10:8]";
CFG_CHP_SMON_CONFIGURATION0.SMON1_FUNCTION_COMPARE-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_cfg0_q[11:11]";
CFG_CHP_SMON_CONFIGURATION0.SMON_0TRIGGER_ENABLE-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_cfg0_q[1:1]";
CFG_CHP_SMON_CONFIGURATION0.SMON_ENABLE-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_cfg0_q[0:0]";
CFG_CHP_SMON_CONFIGURATION0.SMON_MODE-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_cfg0_q[15:12]";
CFG_CHP_SMON_CONFIGURATION0.STATCOUNTER0OVFL-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_cfg0_q[18:18]";
CFG_CHP_SMON_CONFIGURATION0.STATCOUNTER1OVFL-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_cfg0_q[19:19]";
CFG_CHP_SMON_CONFIGURATION0.STATTIMEROVFL-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_cfg0_q[22:22]";
CFG_CHP_SMON_CONFIGURATION0.STOPCOUNTEROVFL-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_cfg0_q[16:16]";
CFG_CHP_SMON_CONFIGURATION0.STOPTIMEROVFL-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_cfg0_q[20:20]";
CFG_CHP_SMON_CONFIGURATION0.TIMER_PRESCALE-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_cfg0_q[28:24]";
CFG_CHP_SMON_CONFIGURATION0.VERSION-> ValRTLSignal = "NoSignal"; // i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.
CFG_CHP_SMON_CONFIGURATION1.MODE0-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_cfg1_q[7:0]";
CFG_CHP_SMON_CONFIGURATION1.MODE1-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_cfg1_q[15:8]";
CFG_CHP_SMON_CONFIGURATION1.RSVZ0-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_cfg1_q[31:16]";
CFG_CHP_SMON_MAXIMUM_TIMER.MAXVALUE-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_maxval_q[31:0]";
CFG_CHP_SMON_TIMER.TIMER-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_chp_smon.i_hqm_AW_smon.reg_smon_timer_q[31:0]";
CFG_HW_AGITATE_CONTROL.DUTY-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_hw_agitate_control.internal_f[4:2]";
CFG_HW_AGITATE_CONTROL.MODE-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_hw_agitate_control.internal_f[1:0]";
CFG_HW_AGITATE_CONTROL.PERIOD-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_hw_agitate_control.internal_f[15:5]";
CFG_HW_AGITATE_CONTROL.PROB1ST-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_hw_agitate_control.internal_f[23:16]";
CFG_HW_AGITATE_CONTROL.PROB2ND-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_hw_agitate_control.internal_f[31:24]";
CFG_HW_AGITATE_SELECT.AGG_IF_00-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_hw_agitate_select.internal_f[0:0]";
CFG_HW_AGITATE_SELECT.AGG_IF_01-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_hw_agitate_select.internal_f[1:1]";
CFG_HW_AGITATE_SELECT.AGG_IF_02-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_hw_agitate_select.internal_f[2:2]";
CFG_HW_AGITATE_SELECT.AGG_IF_03-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_hw_agitate_select.internal_f[3:3]";
CFG_HW_AGITATE_SELECT.AGG_IF_04-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_hw_agitate_select.internal_f[4:4]";
CFG_HW_AGITATE_SELECT.AGG_IF_05-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_hw_agitate_select.internal_f[5:5]";
CFG_HW_AGITATE_SELECT.AGG_IF_06-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_hw_agitate_select.internal_f[6:6]";
CFG_HW_AGITATE_SELECT.AGG_IF_07-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_hw_agitate_select.internal_f[7:7]";
CFG_HW_AGITATE_SELECT.AGG_IF_08-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_hw_agitate_select.internal_f[8:8]";
CFG_HW_AGITATE_SELECT.AGG_IF_09-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_hw_agitate_select.internal_f[9:9]";
CFG_HW_AGITATE_SELECT.AGG_IF_10-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_hw_agitate_select.internal_f[10:10]";
CFG_HW_AGITATE_SELECT.AGG_IF_11-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_hw_agitate_select.internal_f[11:11]";
CFG_HW_AGITATE_SELECT.AGG_IF_12-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_hw_agitate_select.internal_f[12:12]";
CFG_HW_AGITATE_SELECT.AGG_IF_13-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_hw_agitate_select.internal_f[13:13]";
CFG_HW_AGITATE_SELECT.AGG_IF_14-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_hw_agitate_select.internal_f[14:14]";
CFG_HW_AGITATE_SELECT.AGG_IF_15-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_hw_agitate_select.internal_f[15:15]";
CFG_HW_AGITATE_SELECT.RSVZ-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_hw_agitate_select.internal_f[31:16]";
CFG_UNIT_IDLE.PIPE_IDLE-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_unit_idle.internal_f[0:0]";
CFG_UNIT_IDLE.RSVZ0-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_unit_idle.internal_f[31:2]";
CFG_UNIT_IDLE.UNIT_IDLE-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_unit_idle.internal_f[1:1]";
CFG_UNIT_TIMEOUT.ENABLE-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_unit_timeout.internal_f[31:31]";
CFG_UNIT_TIMEOUT.MULTIPLIER-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_unit_timeout.internal_f[4:0]";
CFG_UNIT_TIMEOUT.RSVZ0-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_unit_timeout.internal_f[30:16]";
CFG_UNIT_TIMEOUT.THRESHOLD-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_unit_timeout.internal_f[15:5]";
CFG_UNIT_VERSION.UNIT_VERSION-> ValRTLSignal = "%HQMID%.i_hqm_credit_hist_pipe_core.i_hqm_credit_hist_pipe_register_pfcsr.i_hqm_chp_target_cfg_unit_version.status[31:24]";
//END COMMON VALRTLSIGNALS
}; 
