// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cnn,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=21.764000,HLS_SYN_LAT=111732,HLS_SYN_TPT=none,HLS_SYN_MEM=97,HLS_SYN_DSP=188,HLS_SYN_FF=43781,HLS_SYN_LUT=57756,HLS_VERSION=2019_1}" *)

module cnn (
        ap_clk,
        ap_rst_n,
        cnn_input_Addr_A,
        cnn_input_EN_A,
        cnn_input_WEN_A,
        cnn_input_Din_A,
        cnn_input_Dout_A,
        cnn_input_Clk_A,
        cnn_input_Rst_A,
        prediction_Addr_A,
        prediction_EN_A,
        prediction_WEN_A,
        prediction_Din_A,
        prediction_Dout_A,
        prediction_Clk_A,
        prediction_Rst_A,
        s_axi_CRTL_BUS_AWVALID,
        s_axi_CRTL_BUS_AWREADY,
        s_axi_CRTL_BUS_AWADDR,
        s_axi_CRTL_BUS_WVALID,
        s_axi_CRTL_BUS_WREADY,
        s_axi_CRTL_BUS_WDATA,
        s_axi_CRTL_BUS_WSTRB,
        s_axi_CRTL_BUS_ARVALID,
        s_axi_CRTL_BUS_ARREADY,
        s_axi_CRTL_BUS_ARADDR,
        s_axi_CRTL_BUS_RVALID,
        s_axi_CRTL_BUS_RREADY,
        s_axi_CRTL_BUS_RDATA,
        s_axi_CRTL_BUS_RRESP,
        s_axi_CRTL_BUS_BVALID,
        s_axi_CRTL_BUS_BREADY,
        s_axi_CRTL_BUS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 20'd1;
parameter    ap_ST_fsm_state2 = 20'd2;
parameter    ap_ST_fsm_state3 = 20'd4;
parameter    ap_ST_fsm_state4 = 20'd8;
parameter    ap_ST_fsm_state5 = 20'd16;
parameter    ap_ST_fsm_state6 = 20'd32;
parameter    ap_ST_fsm_state7 = 20'd64;
parameter    ap_ST_fsm_state8 = 20'd128;
parameter    ap_ST_fsm_state9 = 20'd256;
parameter    ap_ST_fsm_state10 = 20'd512;
parameter    ap_ST_fsm_state11 = 20'd1024;
parameter    ap_ST_fsm_state12 = 20'd2048;
parameter    ap_ST_fsm_state13 = 20'd4096;
parameter    ap_ST_fsm_state14 = 20'd8192;
parameter    ap_ST_fsm_state15 = 20'd16384;
parameter    ap_ST_fsm_pp0_stage0 = 20'd32768;
parameter    ap_ST_fsm_pp0_stage1 = 20'd65536;
parameter    ap_ST_fsm_pp0_stage2 = 20'd131072;
parameter    ap_ST_fsm_state28 = 20'd262144;
parameter    ap_ST_fsm_state29 = 20'd524288;
parameter    C_S_AXI_CRTL_BUS_DATA_WIDTH = 32;
parameter    C_S_AXI_CRTL_BUS_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CRTL_BUS_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output  [31:0] cnn_input_Addr_A;
output   cnn_input_EN_A;
output  [3:0] cnn_input_WEN_A;
output  [31:0] cnn_input_Din_A;
input  [31:0] cnn_input_Dout_A;
output   cnn_input_Clk_A;
output   cnn_input_Rst_A;
output  [31:0] prediction_Addr_A;
output   prediction_EN_A;
output  [3:0] prediction_WEN_A;
output  [31:0] prediction_Din_A;
input  [31:0] prediction_Dout_A;
output   prediction_Clk_A;
output   prediction_Rst_A;
input   s_axi_CRTL_BUS_AWVALID;
output   s_axi_CRTL_BUS_AWREADY;
input  [C_S_AXI_CRTL_BUS_ADDR_WIDTH - 1:0] s_axi_CRTL_BUS_AWADDR;
input   s_axi_CRTL_BUS_WVALID;
output   s_axi_CRTL_BUS_WREADY;
input  [C_S_AXI_CRTL_BUS_DATA_WIDTH - 1:0] s_axi_CRTL_BUS_WDATA;
input  [C_S_AXI_CRTL_BUS_WSTRB_WIDTH - 1:0] s_axi_CRTL_BUS_WSTRB;
input   s_axi_CRTL_BUS_ARVALID;
output   s_axi_CRTL_BUS_ARREADY;
input  [C_S_AXI_CRTL_BUS_ADDR_WIDTH - 1:0] s_axi_CRTL_BUS_ARADDR;
output   s_axi_CRTL_BUS_RVALID;
input   s_axi_CRTL_BUS_RREADY;
output  [C_S_AXI_CRTL_BUS_DATA_WIDTH - 1:0] s_axi_CRTL_BUS_RDATA;
output  [1:0] s_axi_CRTL_BUS_RRESP;
output   s_axi_CRTL_BUS_BVALID;
input   s_axi_CRTL_BUS_BREADY;
output  [1:0] s_axi_CRTL_BUS_BRESP;
output   interrupt;

reg cnn_input_EN_A;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
reg   [11:0] conv_1_out_address0;
reg    conv_1_out_ce0;
reg    conv_1_out_we0;
wire   [31:0] conv_1_out_q0;
reg   [11:0] conv_1_out_address1;
reg    conv_1_out_ce1;
reg    conv_1_out_we1;
wire   [31:0] conv_1_out_q1;
reg   [7:0] max_pool_1_out_0_address0;
reg    max_pool_1_out_0_ce0;
reg    max_pool_1_out_0_we0;
wire   [31:0] max_pool_1_out_0_q0;
reg    max_pool_1_out_0_ce1;
wire   [31:0] max_pool_1_out_0_q1;
reg   [7:0] max_pool_1_out_1_address0;
reg    max_pool_1_out_1_ce0;
reg    max_pool_1_out_1_we0;
wire   [31:0] max_pool_1_out_1_q0;
reg    max_pool_1_out_1_ce1;
wire   [31:0] max_pool_1_out_1_q1;
reg   [7:0] max_pool_1_out_2_address0;
reg    max_pool_1_out_2_ce0;
reg    max_pool_1_out_2_we0;
wire   [31:0] max_pool_1_out_2_q0;
reg    max_pool_1_out_2_ce1;
wire   [31:0] max_pool_1_out_2_q1;
reg   [7:0] max_pool_1_out_3_address0;
reg    max_pool_1_out_3_ce0;
reg    max_pool_1_out_3_we0;
wire   [31:0] max_pool_1_out_3_q0;
reg    max_pool_1_out_3_ce1;
wire   [31:0] max_pool_1_out_3_q1;
reg   [7:0] max_pool_1_out_4_address0;
reg    max_pool_1_out_4_ce0;
reg    max_pool_1_out_4_we0;
wire   [31:0] max_pool_1_out_4_q0;
reg    max_pool_1_out_4_ce1;
wire   [31:0] max_pool_1_out_4_q1;
reg   [7:0] max_pool_1_out_5_address0;
reg    max_pool_1_out_5_ce0;
reg    max_pool_1_out_5_we0;
wire   [31:0] max_pool_1_out_5_q0;
reg    max_pool_1_out_5_ce1;
wire   [31:0] max_pool_1_out_5_q1;
reg   [10:0] conv_2_out_address0;
reg    conv_2_out_ce0;
reg    conv_2_out_we0;
wire   [31:0] conv_2_out_q0;
reg    conv_2_out_ce1;
wire   [31:0] conv_2_out_q1;
reg   [8:0] max_pool_2_out_address0;
reg    max_pool_2_out_ce0;
reg    max_pool_2_out_we0;
wire   [31:0] max_pool_2_out_q0;
reg   [2:0] flat_array_0_address0;
reg    flat_array_0_ce0;
reg    flat_array_0_we0;
wire   [31:0] flat_array_0_q0;
reg    flat_array_0_ce1;
wire   [31:0] flat_array_0_q1;
reg   [2:0] flat_array_1_address0;
reg    flat_array_1_ce0;
reg    flat_array_1_we0;
wire   [31:0] flat_array_1_q0;
reg    flat_array_1_ce1;
wire   [31:0] flat_array_1_q1;
reg   [2:0] flat_array_2_address0;
reg    flat_array_2_ce0;
reg    flat_array_2_we0;
wire   [31:0] flat_array_2_q0;
reg    flat_array_2_ce1;
wire   [31:0] flat_array_2_q1;
reg   [2:0] flat_array_3_address0;
reg    flat_array_3_ce0;
reg    flat_array_3_we0;
wire   [31:0] flat_array_3_q0;
reg    flat_array_3_ce1;
wire   [31:0] flat_array_3_q1;
reg   [2:0] flat_array_4_address0;
reg    flat_array_4_ce0;
reg    flat_array_4_we0;
wire   [31:0] flat_array_4_q0;
reg    flat_array_4_ce1;
wire   [31:0] flat_array_4_q1;
reg   [2:0] flat_array_5_address0;
reg    flat_array_5_ce0;
reg    flat_array_5_we0;
wire   [31:0] flat_array_5_q0;
reg    flat_array_5_ce1;
wire   [31:0] flat_array_5_q1;
reg   [2:0] flat_array_6_address0;
reg    flat_array_6_ce0;
reg    flat_array_6_we0;
wire   [31:0] flat_array_6_q0;
reg    flat_array_6_ce1;
wire   [31:0] flat_array_6_q1;
reg   [2:0] flat_array_7_address0;
reg    flat_array_7_ce0;
reg    flat_array_7_we0;
wire   [31:0] flat_array_7_q0;
reg    flat_array_7_ce1;
wire   [31:0] flat_array_7_q1;
reg   [2:0] flat_array_8_address0;
reg    flat_array_8_ce0;
reg    flat_array_8_we0;
wire   [31:0] flat_array_8_q0;
reg    flat_array_8_ce1;
wire   [31:0] flat_array_8_q1;
reg   [2:0] flat_array_9_address0;
reg    flat_array_9_ce0;
reg    flat_array_9_we0;
wire   [31:0] flat_array_9_q0;
reg    flat_array_9_ce1;
wire   [31:0] flat_array_9_q1;
reg   [2:0] flat_array_10_address0;
reg    flat_array_10_ce0;
reg    flat_array_10_we0;
wire   [31:0] flat_array_10_q0;
reg    flat_array_10_ce1;
wire   [31:0] flat_array_10_q1;
reg   [2:0] flat_array_11_address0;
reg    flat_array_11_ce0;
reg    flat_array_11_we0;
wire   [31:0] flat_array_11_q0;
reg    flat_array_11_ce1;
wire   [31:0] flat_array_11_q1;
reg   [2:0] flat_array_12_address0;
reg    flat_array_12_ce0;
reg    flat_array_12_we0;
wire   [31:0] flat_array_12_q0;
reg    flat_array_12_ce1;
wire   [31:0] flat_array_12_q1;
reg   [2:0] flat_array_13_address0;
reg    flat_array_13_ce0;
reg    flat_array_13_we0;
wire   [31:0] flat_array_13_q0;
reg    flat_array_13_ce1;
wire   [31:0] flat_array_13_q1;
reg   [2:0] flat_array_14_address0;
reg    flat_array_14_ce0;
reg    flat_array_14_we0;
wire   [31:0] flat_array_14_q0;
reg    flat_array_14_ce1;
wire   [31:0] flat_array_14_q1;
reg   [2:0] flat_array_15_address0;
reg    flat_array_15_ce0;
reg    flat_array_15_we0;
wire   [31:0] flat_array_15_q0;
reg    flat_array_15_ce1;
wire   [31:0] flat_array_15_q1;
reg   [2:0] flat_array_16_address0;
reg    flat_array_16_ce0;
reg    flat_array_16_we0;
wire   [31:0] flat_array_16_q0;
reg    flat_array_16_ce1;
wire   [31:0] flat_array_16_q1;
reg   [2:0] flat_array_17_address0;
reg    flat_array_17_ce0;
reg    flat_array_17_we0;
wire   [31:0] flat_array_17_q0;
reg    flat_array_17_ce1;
wire   [31:0] flat_array_17_q1;
reg   [2:0] flat_array_18_address0;
reg    flat_array_18_ce0;
reg    flat_array_18_we0;
wire   [31:0] flat_array_18_q0;
reg    flat_array_18_ce1;
wire   [31:0] flat_array_18_q1;
reg   [2:0] flat_array_19_address0;
reg    flat_array_19_ce0;
reg    flat_array_19_we0;
wire   [31:0] flat_array_19_q0;
reg    flat_array_19_ce1;
wire   [31:0] flat_array_19_q1;
reg   [2:0] flat_array_20_address0;
reg    flat_array_20_ce0;
reg    flat_array_20_we0;
wire   [31:0] flat_array_20_q0;
reg    flat_array_20_ce1;
wire   [31:0] flat_array_20_q1;
reg   [2:0] flat_array_21_address0;
reg    flat_array_21_ce0;
reg    flat_array_21_we0;
wire   [31:0] flat_array_21_q0;
reg    flat_array_21_ce1;
wire   [31:0] flat_array_21_q1;
reg   [2:0] flat_array_22_address0;
reg    flat_array_22_ce0;
reg    flat_array_22_we0;
wire   [31:0] flat_array_22_q0;
reg    flat_array_22_ce1;
wire   [31:0] flat_array_22_q1;
reg   [2:0] flat_array_23_address0;
reg    flat_array_23_ce0;
reg    flat_array_23_we0;
wire   [31:0] flat_array_23_q0;
reg    flat_array_23_ce1;
wire   [31:0] flat_array_23_q1;
reg   [2:0] flat_array_24_address0;
reg    flat_array_24_ce0;
reg    flat_array_24_we0;
wire   [31:0] flat_array_24_q0;
reg    flat_array_24_ce1;
wire   [31:0] flat_array_24_q1;
reg   [2:0] flat_array_25_address0;
reg    flat_array_25_ce0;
reg    flat_array_25_we0;
wire   [31:0] flat_array_25_q0;
reg    flat_array_25_ce1;
wire   [31:0] flat_array_25_q1;
reg   [2:0] flat_array_26_address0;
reg    flat_array_26_ce0;
reg    flat_array_26_we0;
wire   [31:0] flat_array_26_q0;
reg    flat_array_26_ce1;
wire   [31:0] flat_array_26_q1;
reg   [2:0] flat_array_27_address0;
reg    flat_array_27_ce0;
reg    flat_array_27_we0;
wire   [31:0] flat_array_27_q0;
reg    flat_array_27_ce1;
wire   [31:0] flat_array_27_q1;
reg   [2:0] flat_array_28_address0;
reg    flat_array_28_ce0;
reg    flat_array_28_we0;
wire   [31:0] flat_array_28_q0;
reg    flat_array_28_ce1;
wire   [31:0] flat_array_28_q1;
reg   [2:0] flat_array_29_address0;
reg    flat_array_29_ce0;
reg    flat_array_29_we0;
wire   [31:0] flat_array_29_q0;
reg    flat_array_29_ce1;
wire   [31:0] flat_array_29_q1;
reg   [2:0] flat_array_30_address0;
reg    flat_array_30_ce0;
reg    flat_array_30_we0;
wire   [31:0] flat_array_30_q0;
reg    flat_array_30_ce1;
wire   [31:0] flat_array_30_q1;
reg   [2:0] flat_array_31_address0;
reg    flat_array_31_ce0;
reg    flat_array_31_we0;
wire   [31:0] flat_array_31_q0;
reg    flat_array_31_ce1;
wire   [31:0] flat_array_31_q1;
reg   [2:0] flat_array_32_address0;
reg    flat_array_32_ce0;
reg    flat_array_32_we0;
wire   [31:0] flat_array_32_q0;
reg    flat_array_32_ce1;
wire   [31:0] flat_array_32_q1;
reg   [2:0] flat_array_33_address0;
reg    flat_array_33_ce0;
reg    flat_array_33_we0;
wire   [31:0] flat_array_33_q0;
reg    flat_array_33_ce1;
wire   [31:0] flat_array_33_q1;
reg   [2:0] flat_array_34_address0;
reg    flat_array_34_ce0;
reg    flat_array_34_we0;
wire   [31:0] flat_array_34_q0;
reg    flat_array_34_ce1;
wire   [31:0] flat_array_34_q1;
reg   [2:0] flat_array_35_address0;
reg    flat_array_35_ce0;
reg    flat_array_35_we0;
wire   [31:0] flat_array_35_q0;
reg    flat_array_35_ce1;
wire   [31:0] flat_array_35_q1;
reg   [2:0] flat_array_36_address0;
reg    flat_array_36_ce0;
reg    flat_array_36_we0;
wire   [31:0] flat_array_36_q0;
reg    flat_array_36_ce1;
wire   [31:0] flat_array_36_q1;
reg   [2:0] flat_array_37_address0;
reg    flat_array_37_ce0;
reg    flat_array_37_we0;
wire   [31:0] flat_array_37_q0;
reg    flat_array_37_ce1;
wire   [31:0] flat_array_37_q1;
reg   [2:0] flat_array_38_address0;
reg    flat_array_38_ce0;
reg    flat_array_38_we0;
wire   [31:0] flat_array_38_q0;
reg    flat_array_38_ce1;
wire   [31:0] flat_array_38_q1;
reg   [2:0] flat_array_39_address0;
reg    flat_array_39_ce0;
reg    flat_array_39_we0;
wire   [31:0] flat_array_39_q0;
reg    flat_array_39_ce1;
wire   [31:0] flat_array_39_q1;
reg   [2:0] flat_array_40_address0;
reg    flat_array_40_ce0;
reg    flat_array_40_we0;
wire   [31:0] flat_array_40_q0;
reg    flat_array_40_ce1;
wire   [31:0] flat_array_40_q1;
reg   [2:0] flat_array_41_address0;
reg    flat_array_41_ce0;
reg    flat_array_41_we0;
wire   [31:0] flat_array_41_q0;
reg    flat_array_41_ce1;
wire   [31:0] flat_array_41_q1;
reg   [2:0] flat_array_42_address0;
reg    flat_array_42_ce0;
reg    flat_array_42_we0;
wire   [31:0] flat_array_42_q0;
reg    flat_array_42_ce1;
wire   [31:0] flat_array_42_q1;
reg   [2:0] flat_array_43_address0;
reg    flat_array_43_ce0;
reg    flat_array_43_we0;
wire   [31:0] flat_array_43_q0;
reg    flat_array_43_ce1;
wire   [31:0] flat_array_43_q1;
reg   [2:0] flat_array_44_address0;
reg    flat_array_44_ce0;
reg    flat_array_44_we0;
wire   [31:0] flat_array_44_q0;
reg    flat_array_44_ce1;
wire   [31:0] flat_array_44_q1;
reg   [2:0] flat_array_45_address0;
reg    flat_array_45_ce0;
reg    flat_array_45_we0;
wire   [31:0] flat_array_45_q0;
reg    flat_array_45_ce1;
wire   [31:0] flat_array_45_q1;
reg   [2:0] flat_array_46_address0;
reg    flat_array_46_ce0;
reg    flat_array_46_we0;
wire   [31:0] flat_array_46_q0;
reg    flat_array_46_ce1;
wire   [31:0] flat_array_46_q1;
reg   [2:0] flat_array_47_address0;
reg    flat_array_47_ce0;
reg    flat_array_47_we0;
wire   [31:0] flat_array_47_q0;
reg    flat_array_47_ce1;
wire   [31:0] flat_array_47_q1;
reg   [2:0] flat_array_48_address0;
reg    flat_array_48_ce0;
reg    flat_array_48_we0;
wire   [31:0] flat_array_48_q0;
reg    flat_array_48_ce1;
wire   [31:0] flat_array_48_q1;
reg   [2:0] flat_array_49_address0;
reg    flat_array_49_ce0;
reg    flat_array_49_we0;
wire   [31:0] flat_array_49_q0;
reg    flat_array_49_ce1;
wire   [31:0] flat_array_49_q1;
reg   [31:0] dense_1_out_0;
reg   [31:0] dense_1_out_1;
reg   [31:0] dense_1_out_2;
reg   [31:0] dense_1_out_3;
reg   [31:0] dense_1_out_4;
reg   [31:0] dense_1_out_5;
reg   [31:0] dense_1_out_6;
reg   [31:0] dense_1_out_7;
reg   [31:0] dense_1_out_8;
reg   [31:0] dense_1_out_9;
reg   [31:0] dense_1_out_10;
reg   [31:0] dense_1_out_11;
reg   [31:0] dense_1_out_12;
reg   [31:0] dense_1_out_13;
reg   [31:0] dense_1_out_14;
reg   [31:0] dense_1_out_15;
reg   [31:0] dense_1_out_16;
reg   [31:0] dense_1_out_17;
reg   [31:0] dense_1_out_18;
reg   [31:0] dense_1_out_19;
reg   [31:0] dense_1_out_20;
reg   [31:0] dense_1_out_21;
reg   [31:0] dense_1_out_22;
reg   [31:0] dense_1_out_23;
reg   [31:0] dense_1_out_24;
reg   [31:0] dense_1_out_25;
reg   [31:0] dense_1_out_26;
reg   [31:0] dense_1_out_27;
reg   [31:0] dense_1_out_28;
reg   [31:0] dense_1_out_29;
reg   [31:0] dense_1_out_30;
reg   [31:0] dense_1_out_31;
reg   [31:0] dense_1_out_32;
reg   [31:0] dense_1_out_33;
reg   [31:0] dense_1_out_34;
reg   [31:0] dense_1_out_35;
reg   [31:0] dense_1_out_36;
reg   [31:0] dense_1_out_37;
reg   [31:0] dense_1_out_38;
reg   [31:0] dense_1_out_39;
reg   [31:0] dense_1_out_40;
reg   [31:0] dense_1_out_41;
reg   [31:0] dense_1_out_42;
reg   [31:0] dense_1_out_43;
reg   [31:0] dense_1_out_44;
reg   [31:0] dense_1_out_45;
reg   [31:0] dense_1_out_46;
reg   [31:0] dense_1_out_47;
reg   [31:0] dense_1_out_48;
reg   [31:0] dense_1_out_49;
wire   [10:0] dense_2_weights_address0;
reg    dense_2_weights_ce0;
wire   [31:0] dense_2_weights_q0;
wire   [4:0] dense_2_bias_address0;
reg    dense_2_bias_ce0;
wire   [31:0] dense_2_bias_q0;
reg   [4:0] dense_2_out_address0;
reg    dense_2_out_ce0;
reg    dense_2_out_we0;
wire   [31:0] dense_2_out_d0;
wire   [31:0] dense_2_out_q0;
reg   [10:0] indvar_flatten_reg_661;
reg   [4:0] i_0_i_reg_672;
reg   [31:0] sum_0_i_reg_683;
reg   [5:0] j_0_i_reg_695;
wire   [4:0] i_fu_1272_p2;
reg   [4:0] i_reg_2259;
wire    ap_CS_fsm_state2;
wire   [9:0] ix_in_fu_1278_p2;
reg   [9:0] ix_in_reg_2264;
wire   [0:0] icmp_ln23_fu_1266_p2;
wire   [10:0] sub_ln27_fu_1308_p2;
reg   [10:0] sub_ln27_reg_2269;
wire   [4:0] j_fu_1320_p2;
reg   [4:0] j_reg_2277;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln25_fu_1314_p2;
wire   [10:0] add_ln27_fu_1335_p2;
reg   [10:0] add_ln27_reg_2287;
wire   [9:0] add_ln28_fu_1340_p2;
reg   [9:0] add_ln28_reg_2292;
wire    ap_CS_fsm_state14;
reg   [31:0] dense_1_out_0_ret_reg_2547;
wire    ap_CS_fsm_state15;
wire    grp_dense_1_fu_812_ap_ready;
wire    grp_dense_1_fu_812_ap_done;
reg   [31:0] dense_1_out_1_ret_reg_2552;
reg   [31:0] dense_1_out_2_ret_reg_2557;
reg   [31:0] dense_1_out_3_ret_reg_2562;
reg   [31:0] dense_1_out_4_ret_reg_2567;
reg   [31:0] dense_1_out_5_ret_reg_2572;
reg   [31:0] dense_1_out_6_ret_reg_2577;
reg   [31:0] dense_1_out_7_ret_reg_2582;
reg   [31:0] dense_1_out_8_ret_reg_2587;
reg   [31:0] dense_1_out_9_ret_reg_2592;
reg   [31:0] dense_1_out_10_ret_reg_2597;
reg   [31:0] dense_1_out_11_ret_reg_2602;
reg   [31:0] dense_1_out_12_ret_reg_2607;
reg   [31:0] dense_1_out_13_ret_reg_2612;
reg   [31:0] dense_1_out_14_ret_reg_2617;
reg   [31:0] dense_1_out_15_ret_reg_2622;
reg   [31:0] dense_1_out_16_ret_reg_2627;
reg   [31:0] dense_1_out_17_ret_reg_2632;
reg   [31:0] dense_1_out_18_ret_reg_2637;
reg   [31:0] dense_1_out_19_ret_reg_2642;
reg   [31:0] dense_1_out_20_ret_reg_2647;
reg   [31:0] dense_1_out_21_ret_reg_2652;
reg   [31:0] dense_1_out_22_ret_reg_2657;
reg   [31:0] dense_1_out_23_ret_reg_2662;
reg   [31:0] dense_1_out_24_ret_reg_2667;
reg   [31:0] dense_1_out_25_ret_reg_2672;
reg   [31:0] dense_1_out_26_ret_reg_2677;
reg   [31:0] dense_1_out_27_ret_reg_2682;
reg   [31:0] dense_1_out_28_ret_reg_2687;
reg   [31:0] dense_1_out_29_ret_reg_2692;
reg   [31:0] dense_1_out_30_ret_reg_2697;
reg   [31:0] dense_1_out_31_ret_reg_2702;
reg   [31:0] dense_1_out_32_ret_reg_2707;
reg   [31:0] dense_1_out_33_ret_reg_2712;
reg   [31:0] dense_1_out_34_ret_reg_2717;
reg   [31:0] dense_1_out_35_ret_reg_2722;
reg   [31:0] dense_1_out_36_ret_reg_2727;
reg   [31:0] dense_1_out_37_ret_reg_2732;
reg   [31:0] dense_1_out_38_ret_reg_2737;
reg   [31:0] dense_1_out_39_ret_reg_2742;
reg   [31:0] dense_1_out_40_ret_reg_2747;
reg   [31:0] dense_1_out_41_ret_reg_2752;
reg   [31:0] dense_1_out_42_ret_reg_2757;
reg   [31:0] dense_1_out_43_ret_reg_2762;
reg   [31:0] dense_1_out_44_ret_reg_2767;
reg   [31:0] dense_1_out_45_ret_reg_2772;
reg   [31:0] dense_1_out_46_ret_reg_2777;
reg   [31:0] dense_1_out_47_ret_reg_2782;
reg   [31:0] dense_1_out_48_ret_reg_2787;
reg   [31:0] dense_1_out_49_ret_reg_2792;
wire   [0:0] icmp_ln9_fu_2100_p2;
reg   [0:0] icmp_ln9_reg_2797;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state16_pp0_stage0_iter0;
wire    ap_block_state19_pp0_stage0_iter1;
wire    ap_block_state22_pp0_stage0_iter2;
wire    ap_block_state25_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln9_reg_2797_pp0_iter1_reg;
wire   [10:0] add_ln9_fu_2106_p2;
reg   [10:0] add_ln9_reg_2801;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln13_fu_2118_p2;
reg   [0:0] icmp_ln13_reg_2806;
wire   [5:0] select_ln14_1_fu_2124_p3;
reg   [5:0] select_ln14_1_reg_2811;
wire   [4:0] select_ln14_2_fu_2132_p3;
reg   [4:0] select_ln14_2_reg_2816;
reg   [4:0] select_ln14_2_reg_2816_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state17_pp0_stage1_iter0;
wire    ap_block_state20_pp0_stage1_iter1;
wire    ap_block_state23_pp0_stage1_iter2;
wire    ap_block_state26_pp0_stage1_iter3;
wire    ap_block_pp0_stage1_11001;
wire   [31:0] grp_fu_1254_p2;
reg   [31:0] tmp_7_i_reg_2832;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state18_pp0_stage2_iter0;
wire    ap_block_state21_pp0_stage2_iter1;
wire    ap_block_state24_pp0_stage2_iter2;
wire    ap_block_state27_pp0_stage2_iter3;
wire    ap_block_pp0_stage2_11001;
wire   [5:0] j_1_fu_2185_p2;
reg   [5:0] j_1_reg_2837;
wire   [31:0] select_ln14_fu_2190_p3;
wire   [0:0] icmp_ln13_1_fu_2198_p2;
reg   [0:0] icmp_ln13_1_reg_2848;
reg   [0:0] icmp_ln13_1_reg_2848_pp0_iter2_reg;
reg   [0:0] icmp_ln13_1_reg_2848_pp0_iter3_reg;
wire   [63:0] zext_ln14_fu_2203_p1;
reg   [63:0] zext_ln14_reg_2852;
reg   [63:0] zext_ln14_reg_2852_pp0_iter3_reg;
wire   [31:0] grp_fu_1249_p2;
reg   [31:0] sum_reg_2857;
reg    ap_enable_reg_pp0_iter2;
reg   [31:0] tmp_i_reg_2873;
reg    ap_enable_reg_pp0_iter3;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state16;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage2_subdone;
reg   [9:0] conv_1_input_address0;
reg    conv_1_input_ce0;
reg    conv_1_input_we0;
wire   [31:0] conv_1_input_q0;
reg    conv_1_input_ce1;
wire   [31:0] conv_1_input_q1;
wire    grp_dense_1_fu_812_ap_start;
wire    grp_dense_1_fu_812_ap_idle;
wire   [2:0] grp_dense_1_fu_812_flat_array_0_address0;
wire    grp_dense_1_fu_812_flat_array_0_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_0_address1;
wire    grp_dense_1_fu_812_flat_array_0_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_1_address0;
wire    grp_dense_1_fu_812_flat_array_1_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_1_address1;
wire    grp_dense_1_fu_812_flat_array_1_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_2_address0;
wire    grp_dense_1_fu_812_flat_array_2_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_2_address1;
wire    grp_dense_1_fu_812_flat_array_2_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_3_address0;
wire    grp_dense_1_fu_812_flat_array_3_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_3_address1;
wire    grp_dense_1_fu_812_flat_array_3_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_4_address0;
wire    grp_dense_1_fu_812_flat_array_4_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_4_address1;
wire    grp_dense_1_fu_812_flat_array_4_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_5_address0;
wire    grp_dense_1_fu_812_flat_array_5_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_5_address1;
wire    grp_dense_1_fu_812_flat_array_5_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_6_address0;
wire    grp_dense_1_fu_812_flat_array_6_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_6_address1;
wire    grp_dense_1_fu_812_flat_array_6_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_7_address0;
wire    grp_dense_1_fu_812_flat_array_7_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_7_address1;
wire    grp_dense_1_fu_812_flat_array_7_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_8_address0;
wire    grp_dense_1_fu_812_flat_array_8_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_8_address1;
wire    grp_dense_1_fu_812_flat_array_8_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_9_address0;
wire    grp_dense_1_fu_812_flat_array_9_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_9_address1;
wire    grp_dense_1_fu_812_flat_array_9_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_10_address0;
wire    grp_dense_1_fu_812_flat_array_10_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_10_address1;
wire    grp_dense_1_fu_812_flat_array_10_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_11_address0;
wire    grp_dense_1_fu_812_flat_array_11_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_11_address1;
wire    grp_dense_1_fu_812_flat_array_11_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_12_address0;
wire    grp_dense_1_fu_812_flat_array_12_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_12_address1;
wire    grp_dense_1_fu_812_flat_array_12_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_13_address0;
wire    grp_dense_1_fu_812_flat_array_13_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_13_address1;
wire    grp_dense_1_fu_812_flat_array_13_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_14_address0;
wire    grp_dense_1_fu_812_flat_array_14_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_14_address1;
wire    grp_dense_1_fu_812_flat_array_14_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_15_address0;
wire    grp_dense_1_fu_812_flat_array_15_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_15_address1;
wire    grp_dense_1_fu_812_flat_array_15_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_16_address0;
wire    grp_dense_1_fu_812_flat_array_16_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_16_address1;
wire    grp_dense_1_fu_812_flat_array_16_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_17_address0;
wire    grp_dense_1_fu_812_flat_array_17_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_17_address1;
wire    grp_dense_1_fu_812_flat_array_17_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_18_address0;
wire    grp_dense_1_fu_812_flat_array_18_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_18_address1;
wire    grp_dense_1_fu_812_flat_array_18_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_19_address0;
wire    grp_dense_1_fu_812_flat_array_19_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_19_address1;
wire    grp_dense_1_fu_812_flat_array_19_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_20_address0;
wire    grp_dense_1_fu_812_flat_array_20_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_20_address1;
wire    grp_dense_1_fu_812_flat_array_20_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_21_address0;
wire    grp_dense_1_fu_812_flat_array_21_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_21_address1;
wire    grp_dense_1_fu_812_flat_array_21_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_22_address0;
wire    grp_dense_1_fu_812_flat_array_22_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_22_address1;
wire    grp_dense_1_fu_812_flat_array_22_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_23_address0;
wire    grp_dense_1_fu_812_flat_array_23_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_23_address1;
wire    grp_dense_1_fu_812_flat_array_23_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_24_address0;
wire    grp_dense_1_fu_812_flat_array_24_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_24_address1;
wire    grp_dense_1_fu_812_flat_array_24_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_25_address0;
wire    grp_dense_1_fu_812_flat_array_25_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_25_address1;
wire    grp_dense_1_fu_812_flat_array_25_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_26_address0;
wire    grp_dense_1_fu_812_flat_array_26_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_26_address1;
wire    grp_dense_1_fu_812_flat_array_26_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_27_address0;
wire    grp_dense_1_fu_812_flat_array_27_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_27_address1;
wire    grp_dense_1_fu_812_flat_array_27_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_28_address0;
wire    grp_dense_1_fu_812_flat_array_28_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_28_address1;
wire    grp_dense_1_fu_812_flat_array_28_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_29_address0;
wire    grp_dense_1_fu_812_flat_array_29_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_29_address1;
wire    grp_dense_1_fu_812_flat_array_29_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_30_address0;
wire    grp_dense_1_fu_812_flat_array_30_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_30_address1;
wire    grp_dense_1_fu_812_flat_array_30_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_31_address0;
wire    grp_dense_1_fu_812_flat_array_31_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_31_address1;
wire    grp_dense_1_fu_812_flat_array_31_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_32_address0;
wire    grp_dense_1_fu_812_flat_array_32_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_32_address1;
wire    grp_dense_1_fu_812_flat_array_32_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_33_address0;
wire    grp_dense_1_fu_812_flat_array_33_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_33_address1;
wire    grp_dense_1_fu_812_flat_array_33_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_34_address0;
wire    grp_dense_1_fu_812_flat_array_34_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_34_address1;
wire    grp_dense_1_fu_812_flat_array_34_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_35_address0;
wire    grp_dense_1_fu_812_flat_array_35_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_35_address1;
wire    grp_dense_1_fu_812_flat_array_35_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_36_address0;
wire    grp_dense_1_fu_812_flat_array_36_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_36_address1;
wire    grp_dense_1_fu_812_flat_array_36_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_37_address0;
wire    grp_dense_1_fu_812_flat_array_37_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_37_address1;
wire    grp_dense_1_fu_812_flat_array_37_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_38_address0;
wire    grp_dense_1_fu_812_flat_array_38_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_38_address1;
wire    grp_dense_1_fu_812_flat_array_38_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_39_address0;
wire    grp_dense_1_fu_812_flat_array_39_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_39_address1;
wire    grp_dense_1_fu_812_flat_array_39_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_40_address0;
wire    grp_dense_1_fu_812_flat_array_40_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_40_address1;
wire    grp_dense_1_fu_812_flat_array_40_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_41_address0;
wire    grp_dense_1_fu_812_flat_array_41_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_41_address1;
wire    grp_dense_1_fu_812_flat_array_41_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_42_address0;
wire    grp_dense_1_fu_812_flat_array_42_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_42_address1;
wire    grp_dense_1_fu_812_flat_array_42_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_43_address0;
wire    grp_dense_1_fu_812_flat_array_43_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_43_address1;
wire    grp_dense_1_fu_812_flat_array_43_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_44_address0;
wire    grp_dense_1_fu_812_flat_array_44_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_44_address1;
wire    grp_dense_1_fu_812_flat_array_44_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_45_address0;
wire    grp_dense_1_fu_812_flat_array_45_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_45_address1;
wire    grp_dense_1_fu_812_flat_array_45_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_46_address0;
wire    grp_dense_1_fu_812_flat_array_46_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_46_address1;
wire    grp_dense_1_fu_812_flat_array_46_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_47_address0;
wire    grp_dense_1_fu_812_flat_array_47_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_47_address1;
wire    grp_dense_1_fu_812_flat_array_47_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_48_address0;
wire    grp_dense_1_fu_812_flat_array_48_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_48_address1;
wire    grp_dense_1_fu_812_flat_array_48_ce1;
wire   [2:0] grp_dense_1_fu_812_flat_array_49_address0;
wire    grp_dense_1_fu_812_flat_array_49_ce0;
wire   [2:0] grp_dense_1_fu_812_flat_array_49_address1;
wire    grp_dense_1_fu_812_flat_array_49_ce1;
wire   [31:0] grp_dense_1_fu_812_ap_return_0;
wire   [31:0] grp_dense_1_fu_812_ap_return_1;
wire   [31:0] grp_dense_1_fu_812_ap_return_2;
wire   [31:0] grp_dense_1_fu_812_ap_return_3;
wire   [31:0] grp_dense_1_fu_812_ap_return_4;
wire   [31:0] grp_dense_1_fu_812_ap_return_5;
wire   [31:0] grp_dense_1_fu_812_ap_return_6;
wire   [31:0] grp_dense_1_fu_812_ap_return_7;
wire   [31:0] grp_dense_1_fu_812_ap_return_8;
wire   [31:0] grp_dense_1_fu_812_ap_return_9;
wire   [31:0] grp_dense_1_fu_812_ap_return_10;
wire   [31:0] grp_dense_1_fu_812_ap_return_11;
wire   [31:0] grp_dense_1_fu_812_ap_return_12;
wire   [31:0] grp_dense_1_fu_812_ap_return_13;
wire   [31:0] grp_dense_1_fu_812_ap_return_14;
wire   [31:0] grp_dense_1_fu_812_ap_return_15;
wire   [31:0] grp_dense_1_fu_812_ap_return_16;
wire   [31:0] grp_dense_1_fu_812_ap_return_17;
wire   [31:0] grp_dense_1_fu_812_ap_return_18;
wire   [31:0] grp_dense_1_fu_812_ap_return_19;
wire   [31:0] grp_dense_1_fu_812_ap_return_20;
wire   [31:0] grp_dense_1_fu_812_ap_return_21;
wire   [31:0] grp_dense_1_fu_812_ap_return_22;
wire   [31:0] grp_dense_1_fu_812_ap_return_23;
wire   [31:0] grp_dense_1_fu_812_ap_return_24;
wire   [31:0] grp_dense_1_fu_812_ap_return_25;
wire   [31:0] grp_dense_1_fu_812_ap_return_26;
wire   [31:0] grp_dense_1_fu_812_ap_return_27;
wire   [31:0] grp_dense_1_fu_812_ap_return_28;
wire   [31:0] grp_dense_1_fu_812_ap_return_29;
wire   [31:0] grp_dense_1_fu_812_ap_return_30;
wire   [31:0] grp_dense_1_fu_812_ap_return_31;
wire   [31:0] grp_dense_1_fu_812_ap_return_32;
wire   [31:0] grp_dense_1_fu_812_ap_return_33;
wire   [31:0] grp_dense_1_fu_812_ap_return_34;
wire   [31:0] grp_dense_1_fu_812_ap_return_35;
wire   [31:0] grp_dense_1_fu_812_ap_return_36;
wire   [31:0] grp_dense_1_fu_812_ap_return_37;
wire   [31:0] grp_dense_1_fu_812_ap_return_38;
wire   [31:0] grp_dense_1_fu_812_ap_return_39;
wire   [31:0] grp_dense_1_fu_812_ap_return_40;
wire   [31:0] grp_dense_1_fu_812_ap_return_41;
wire   [31:0] grp_dense_1_fu_812_ap_return_42;
wire   [31:0] grp_dense_1_fu_812_ap_return_43;
wire   [31:0] grp_dense_1_fu_812_ap_return_44;
wire   [31:0] grp_dense_1_fu_812_ap_return_45;
wire   [31:0] grp_dense_1_fu_812_ap_return_46;
wire   [31:0] grp_dense_1_fu_812_ap_return_47;
wire   [31:0] grp_dense_1_fu_812_ap_return_48;
wire   [31:0] grp_dense_1_fu_812_ap_return_49;
wire    grp_conv_2_fu_970_ap_start;
wire    grp_conv_2_fu_970_ap_done;
wire    grp_conv_2_fu_970_ap_idle;
wire    grp_conv_2_fu_970_ap_ready;
wire   [10:0] grp_conv_2_fu_970_conv_out_address0;
wire    grp_conv_2_fu_970_conv_out_ce0;
wire    grp_conv_2_fu_970_conv_out_we0;
wire   [31:0] grp_conv_2_fu_970_conv_out_d0;
wire   [7:0] grp_conv_2_fu_970_max_pool_1_out_0_address0;
wire    grp_conv_2_fu_970_max_pool_1_out_0_ce0;
wire   [7:0] grp_conv_2_fu_970_max_pool_1_out_0_address1;
wire    grp_conv_2_fu_970_max_pool_1_out_0_ce1;
wire   [7:0] grp_conv_2_fu_970_max_pool_1_out_1_address0;
wire    grp_conv_2_fu_970_max_pool_1_out_1_ce0;
wire   [7:0] grp_conv_2_fu_970_max_pool_1_out_1_address1;
wire    grp_conv_2_fu_970_max_pool_1_out_1_ce1;
wire   [7:0] grp_conv_2_fu_970_max_pool_1_out_2_address0;
wire    grp_conv_2_fu_970_max_pool_1_out_2_ce0;
wire   [7:0] grp_conv_2_fu_970_max_pool_1_out_2_address1;
wire    grp_conv_2_fu_970_max_pool_1_out_2_ce1;
wire   [7:0] grp_conv_2_fu_970_max_pool_1_out_3_address0;
wire    grp_conv_2_fu_970_max_pool_1_out_3_ce0;
wire   [7:0] grp_conv_2_fu_970_max_pool_1_out_3_address1;
wire    grp_conv_2_fu_970_max_pool_1_out_3_ce1;
wire   [7:0] grp_conv_2_fu_970_max_pool_1_out_4_address0;
wire    grp_conv_2_fu_970_max_pool_1_out_4_ce0;
wire   [7:0] grp_conv_2_fu_970_max_pool_1_out_4_address1;
wire    grp_conv_2_fu_970_max_pool_1_out_4_ce1;
wire   [7:0] grp_conv_2_fu_970_max_pool_1_out_5_address0;
wire    grp_conv_2_fu_970_max_pool_1_out_5_ce0;
wire   [7:0] grp_conv_2_fu_970_max_pool_1_out_5_address1;
wire    grp_conv_2_fu_970_max_pool_1_out_5_ce1;
wire    grp_conv_1_fu_1098_ap_start;
wire    grp_conv_1_fu_1098_ap_done;
wire    grp_conv_1_fu_1098_ap_idle;
wire    grp_conv_1_fu_1098_ap_ready;
wire   [9:0] grp_conv_1_fu_1098_input_r_address0;
wire    grp_conv_1_fu_1098_input_r_ce0;
wire   [9:0] grp_conv_1_fu_1098_input_r_address1;
wire    grp_conv_1_fu_1098_input_r_ce1;
wire   [11:0] grp_conv_1_fu_1098_conv_1_out_address0;
wire    grp_conv_1_fu_1098_conv_1_out_ce0;
wire    grp_conv_1_fu_1098_conv_1_out_we0;
wire   [31:0] grp_conv_1_fu_1098_conv_1_out_d0;
wire   [11:0] grp_conv_1_fu_1098_conv_1_out_address1;
wire    grp_conv_1_fu_1098_conv_1_out_ce1;
wire    grp_conv_1_fu_1098_conv_1_out_we1;
wire   [31:0] grp_conv_1_fu_1098_conv_1_out_d1;
wire    grp_dense_out_fu_1105_ap_start;
wire    grp_dense_out_fu_1105_ap_done;
wire    grp_dense_out_fu_1105_ap_idle;
wire    grp_dense_out_fu_1105_ap_ready;
wire   [31:0] grp_dense_out_fu_1105_prediction_Addr_A;
wire    grp_dense_out_fu_1105_prediction_EN_A;
wire   [3:0] grp_dense_out_fu_1105_prediction_WEN_A;
wire   [31:0] grp_dense_out_fu_1105_prediction_Din_A;
wire   [4:0] grp_dense_out_fu_1105_dense_2_out_address0;
wire    grp_dense_out_fu_1105_dense_2_out_ce0;
wire    grp_max_pool_2_fu_1117_ap_start;
wire    grp_max_pool_2_fu_1117_ap_done;
wire    grp_max_pool_2_fu_1117_ap_idle;
wire    grp_max_pool_2_fu_1117_ap_ready;
wire   [8:0] grp_max_pool_2_fu_1117_max_pool_2_out_address0;
wire    grp_max_pool_2_fu_1117_max_pool_2_out_ce0;
wire    grp_max_pool_2_fu_1117_max_pool_2_out_we0;
wire   [31:0] grp_max_pool_2_fu_1117_max_pool_2_out_d0;
wire   [10:0] grp_max_pool_2_fu_1117_conv_2_out_address0;
wire    grp_max_pool_2_fu_1117_conv_2_out_ce0;
wire   [10:0] grp_max_pool_2_fu_1117_conv_2_out_address1;
wire    grp_max_pool_2_fu_1117_conv_2_out_ce1;
wire    grp_max_pool_1_fu_1125_ap_start;
wire    grp_max_pool_1_fu_1125_ap_done;
wire    grp_max_pool_1_fu_1125_ap_idle;
wire    grp_max_pool_1_fu_1125_ap_ready;
wire   [11:0] grp_max_pool_1_fu_1125_conv_out_address0;
wire    grp_max_pool_1_fu_1125_conv_out_ce0;
wire   [11:0] grp_max_pool_1_fu_1125_conv_out_address1;
wire    grp_max_pool_1_fu_1125_conv_out_ce1;
wire   [7:0] grp_max_pool_1_fu_1125_max_pool_out_0_address0;
wire    grp_max_pool_1_fu_1125_max_pool_out_0_ce0;
wire    grp_max_pool_1_fu_1125_max_pool_out_0_we0;
wire   [31:0] grp_max_pool_1_fu_1125_max_pool_out_0_d0;
wire   [7:0] grp_max_pool_1_fu_1125_max_pool_out_1_address0;
wire    grp_max_pool_1_fu_1125_max_pool_out_1_ce0;
wire    grp_max_pool_1_fu_1125_max_pool_out_1_we0;
wire   [31:0] grp_max_pool_1_fu_1125_max_pool_out_1_d0;
wire   [7:0] grp_max_pool_1_fu_1125_max_pool_out_2_address0;
wire    grp_max_pool_1_fu_1125_max_pool_out_2_ce0;
wire    grp_max_pool_1_fu_1125_max_pool_out_2_we0;
wire   [31:0] grp_max_pool_1_fu_1125_max_pool_out_2_d0;
wire   [7:0] grp_max_pool_1_fu_1125_max_pool_out_3_address0;
wire    grp_max_pool_1_fu_1125_max_pool_out_3_ce0;
wire    grp_max_pool_1_fu_1125_max_pool_out_3_we0;
wire   [31:0] grp_max_pool_1_fu_1125_max_pool_out_3_d0;
wire   [7:0] grp_max_pool_1_fu_1125_max_pool_out_4_address0;
wire    grp_max_pool_1_fu_1125_max_pool_out_4_ce0;
wire    grp_max_pool_1_fu_1125_max_pool_out_4_we0;
wire   [31:0] grp_max_pool_1_fu_1125_max_pool_out_4_d0;
wire   [7:0] grp_max_pool_1_fu_1125_max_pool_out_5_address0;
wire    grp_max_pool_1_fu_1125_max_pool_out_5_ce0;
wire    grp_max_pool_1_fu_1125_max_pool_out_5_we0;
wire   [31:0] grp_max_pool_1_fu_1125_max_pool_out_5_d0;
wire    grp_flat_fu_1143_ap_start;
wire    grp_flat_fu_1143_ap_done;
wire    grp_flat_fu_1143_ap_idle;
wire    grp_flat_fu_1143_ap_ready;
wire   [8:0] grp_flat_fu_1143_max_pool_out_address0;
wire    grp_flat_fu_1143_max_pool_out_ce0;
wire   [2:0] grp_flat_fu_1143_flat_array_0_address0;
wire    grp_flat_fu_1143_flat_array_0_ce0;
wire    grp_flat_fu_1143_flat_array_0_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_0_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_1_address0;
wire    grp_flat_fu_1143_flat_array_1_ce0;
wire    grp_flat_fu_1143_flat_array_1_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_1_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_2_address0;
wire    grp_flat_fu_1143_flat_array_2_ce0;
wire    grp_flat_fu_1143_flat_array_2_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_2_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_3_address0;
wire    grp_flat_fu_1143_flat_array_3_ce0;
wire    grp_flat_fu_1143_flat_array_3_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_3_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_4_address0;
wire    grp_flat_fu_1143_flat_array_4_ce0;
wire    grp_flat_fu_1143_flat_array_4_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_4_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_5_address0;
wire    grp_flat_fu_1143_flat_array_5_ce0;
wire    grp_flat_fu_1143_flat_array_5_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_5_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_6_address0;
wire    grp_flat_fu_1143_flat_array_6_ce0;
wire    grp_flat_fu_1143_flat_array_6_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_6_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_7_address0;
wire    grp_flat_fu_1143_flat_array_7_ce0;
wire    grp_flat_fu_1143_flat_array_7_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_7_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_8_address0;
wire    grp_flat_fu_1143_flat_array_8_ce0;
wire    grp_flat_fu_1143_flat_array_8_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_8_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_9_address0;
wire    grp_flat_fu_1143_flat_array_9_ce0;
wire    grp_flat_fu_1143_flat_array_9_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_9_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_10_address0;
wire    grp_flat_fu_1143_flat_array_10_ce0;
wire    grp_flat_fu_1143_flat_array_10_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_10_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_11_address0;
wire    grp_flat_fu_1143_flat_array_11_ce0;
wire    grp_flat_fu_1143_flat_array_11_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_11_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_12_address0;
wire    grp_flat_fu_1143_flat_array_12_ce0;
wire    grp_flat_fu_1143_flat_array_12_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_12_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_13_address0;
wire    grp_flat_fu_1143_flat_array_13_ce0;
wire    grp_flat_fu_1143_flat_array_13_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_13_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_14_address0;
wire    grp_flat_fu_1143_flat_array_14_ce0;
wire    grp_flat_fu_1143_flat_array_14_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_14_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_15_address0;
wire    grp_flat_fu_1143_flat_array_15_ce0;
wire    grp_flat_fu_1143_flat_array_15_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_15_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_16_address0;
wire    grp_flat_fu_1143_flat_array_16_ce0;
wire    grp_flat_fu_1143_flat_array_16_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_16_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_17_address0;
wire    grp_flat_fu_1143_flat_array_17_ce0;
wire    grp_flat_fu_1143_flat_array_17_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_17_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_18_address0;
wire    grp_flat_fu_1143_flat_array_18_ce0;
wire    grp_flat_fu_1143_flat_array_18_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_18_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_19_address0;
wire    grp_flat_fu_1143_flat_array_19_ce0;
wire    grp_flat_fu_1143_flat_array_19_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_19_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_20_address0;
wire    grp_flat_fu_1143_flat_array_20_ce0;
wire    grp_flat_fu_1143_flat_array_20_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_20_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_21_address0;
wire    grp_flat_fu_1143_flat_array_21_ce0;
wire    grp_flat_fu_1143_flat_array_21_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_21_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_22_address0;
wire    grp_flat_fu_1143_flat_array_22_ce0;
wire    grp_flat_fu_1143_flat_array_22_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_22_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_23_address0;
wire    grp_flat_fu_1143_flat_array_23_ce0;
wire    grp_flat_fu_1143_flat_array_23_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_23_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_24_address0;
wire    grp_flat_fu_1143_flat_array_24_ce0;
wire    grp_flat_fu_1143_flat_array_24_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_24_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_25_address0;
wire    grp_flat_fu_1143_flat_array_25_ce0;
wire    grp_flat_fu_1143_flat_array_25_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_25_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_26_address0;
wire    grp_flat_fu_1143_flat_array_26_ce0;
wire    grp_flat_fu_1143_flat_array_26_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_26_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_27_address0;
wire    grp_flat_fu_1143_flat_array_27_ce0;
wire    grp_flat_fu_1143_flat_array_27_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_27_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_28_address0;
wire    grp_flat_fu_1143_flat_array_28_ce0;
wire    grp_flat_fu_1143_flat_array_28_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_28_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_29_address0;
wire    grp_flat_fu_1143_flat_array_29_ce0;
wire    grp_flat_fu_1143_flat_array_29_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_29_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_30_address0;
wire    grp_flat_fu_1143_flat_array_30_ce0;
wire    grp_flat_fu_1143_flat_array_30_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_30_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_31_address0;
wire    grp_flat_fu_1143_flat_array_31_ce0;
wire    grp_flat_fu_1143_flat_array_31_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_31_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_32_address0;
wire    grp_flat_fu_1143_flat_array_32_ce0;
wire    grp_flat_fu_1143_flat_array_32_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_32_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_33_address0;
wire    grp_flat_fu_1143_flat_array_33_ce0;
wire    grp_flat_fu_1143_flat_array_33_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_33_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_34_address0;
wire    grp_flat_fu_1143_flat_array_34_ce0;
wire    grp_flat_fu_1143_flat_array_34_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_34_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_35_address0;
wire    grp_flat_fu_1143_flat_array_35_ce0;
wire    grp_flat_fu_1143_flat_array_35_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_35_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_36_address0;
wire    grp_flat_fu_1143_flat_array_36_ce0;
wire    grp_flat_fu_1143_flat_array_36_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_36_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_37_address0;
wire    grp_flat_fu_1143_flat_array_37_ce0;
wire    grp_flat_fu_1143_flat_array_37_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_37_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_38_address0;
wire    grp_flat_fu_1143_flat_array_38_ce0;
wire    grp_flat_fu_1143_flat_array_38_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_38_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_39_address0;
wire    grp_flat_fu_1143_flat_array_39_ce0;
wire    grp_flat_fu_1143_flat_array_39_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_39_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_40_address0;
wire    grp_flat_fu_1143_flat_array_40_ce0;
wire    grp_flat_fu_1143_flat_array_40_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_40_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_41_address0;
wire    grp_flat_fu_1143_flat_array_41_ce0;
wire    grp_flat_fu_1143_flat_array_41_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_41_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_42_address0;
wire    grp_flat_fu_1143_flat_array_42_ce0;
wire    grp_flat_fu_1143_flat_array_42_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_42_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_43_address0;
wire    grp_flat_fu_1143_flat_array_43_ce0;
wire    grp_flat_fu_1143_flat_array_43_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_43_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_44_address0;
wire    grp_flat_fu_1143_flat_array_44_ce0;
wire    grp_flat_fu_1143_flat_array_44_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_44_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_45_address0;
wire    grp_flat_fu_1143_flat_array_45_ce0;
wire    grp_flat_fu_1143_flat_array_45_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_45_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_46_address0;
wire    grp_flat_fu_1143_flat_array_46_ce0;
wire    grp_flat_fu_1143_flat_array_46_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_46_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_47_address0;
wire    grp_flat_fu_1143_flat_array_47_ce0;
wire    grp_flat_fu_1143_flat_array_47_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_47_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_48_address0;
wire    grp_flat_fu_1143_flat_array_48_ce0;
wire    grp_flat_fu_1143_flat_array_48_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_48_d0;
wire   [2:0] grp_flat_fu_1143_flat_array_49_address0;
wire    grp_flat_fu_1143_flat_array_49_ce0;
wire    grp_flat_fu_1143_flat_array_49_we0;
wire   [31:0] grp_flat_fu_1143_flat_array_49_d0;
reg   [9:0] ix_in_0_reg_617;
reg   [4:0] i_0_reg_629;
reg   [9:0] ix_in_1_reg_640;
wire    ap_CS_fsm_state4;
reg   [4:0] j_0_reg_650;
reg   [10:0] ap_phi_mux_indvar_flatten_phi_fu_665_p4;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_i_0_i_phi_fu_676_p4;
reg   [31:0] ap_phi_mux_sum_0_i_phi_fu_687_p4;
reg   [5:0] ap_phi_mux_j_0_i_phi_fu_699_p4;
reg   [31:0] ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706;
reg    grp_dense_1_fu_812_ap_start_reg;
reg    grp_conv_2_fu_970_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg    grp_conv_1_fu_1098_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_dense_out_fu_1105_ap_start_reg;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
reg    grp_max_pool_2_fu_1117_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_max_pool_1_fu_1125_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg    grp_flat_fu_1143_ap_start_reg;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire   [63:0] zext_ln27_1_fu_1326_p1;
wire  signed [63:0] sext_ln27_fu_1346_p1;
wire  signed [63:0] sext_ln14_fu_2180_p1;
wire    ap_block_pp0_stage2;
wire   [31:0] cnn_input_Addr_A_orig;
reg   [31:0] grp_fu_1249_p0;
reg   [31:0] grp_fu_1249_p1;
wire    ap_block_pp0_stage1;
wire   [9:0] tmp_57_fu_1284_p3;
wire   [6:0] tmp_58_fu_1296_p3;
wire   [10:0] zext_ln27_fu_1292_p1;
wire   [10:0] zext_ln27_2_fu_1304_p1;
wire   [10:0] zext_ln27_3_fu_1331_p1;
wire   [4:0] i_1_fu_2112_p2;
wire   [10:0] tmp_59_fu_2144_p3;
wire   [6:0] tmp_60_fu_2156_p3;
wire   [11:0] zext_ln14_113_fu_2152_p1;
wire   [11:0] zext_ln14_114_fu_2164_p1;
wire   [11:0] sub_ln14_fu_2168_p2;
wire   [11:0] zext_ln13_fu_2140_p1;
wire   [11:0] add_ln14_fu_2174_p2;
wire   [31:0] bitcast_ln19_fu_2207_p1;
wire   [7:0] tmp_fu_2210_p4;
wire   [22:0] trunc_ln19_fu_2220_p1;
wire   [0:0] icmp_ln19_2_fu_2230_p2;
wire   [0:0] icmp_ln19_fu_2224_p2;
wire   [0:0] or_ln19_fu_2236_p2;
wire   [0:0] grp_fu_1260_p2;
wire   [0:0] and_ln19_fu_2242_p2;
wire    ap_block_pp0_stage1_00001;
reg   [19:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_2322;
reg    ap_condition_1165;

// power-on initialization
initial begin
#0 ap_CS_fsm = 20'd1;
#0 dense_1_out_0 = 32'd0;
#0 dense_1_out_1 = 32'd0;
#0 dense_1_out_2 = 32'd0;
#0 dense_1_out_3 = 32'd0;
#0 dense_1_out_4 = 32'd0;
#0 dense_1_out_5 = 32'd0;
#0 dense_1_out_6 = 32'd0;
#0 dense_1_out_7 = 32'd0;
#0 dense_1_out_8 = 32'd0;
#0 dense_1_out_9 = 32'd0;
#0 dense_1_out_10 = 32'd0;
#0 dense_1_out_11 = 32'd0;
#0 dense_1_out_12 = 32'd0;
#0 dense_1_out_13 = 32'd0;
#0 dense_1_out_14 = 32'd0;
#0 dense_1_out_15 = 32'd0;
#0 dense_1_out_16 = 32'd0;
#0 dense_1_out_17 = 32'd0;
#0 dense_1_out_18 = 32'd0;
#0 dense_1_out_19 = 32'd0;
#0 dense_1_out_20 = 32'd0;
#0 dense_1_out_21 = 32'd0;
#0 dense_1_out_22 = 32'd0;
#0 dense_1_out_23 = 32'd0;
#0 dense_1_out_24 = 32'd0;
#0 dense_1_out_25 = 32'd0;
#0 dense_1_out_26 = 32'd0;
#0 dense_1_out_27 = 32'd0;
#0 dense_1_out_28 = 32'd0;
#0 dense_1_out_29 = 32'd0;
#0 dense_1_out_30 = 32'd0;
#0 dense_1_out_31 = 32'd0;
#0 dense_1_out_32 = 32'd0;
#0 dense_1_out_33 = 32'd0;
#0 dense_1_out_34 = 32'd0;
#0 dense_1_out_35 = 32'd0;
#0 dense_1_out_36 = 32'd0;
#0 dense_1_out_37 = 32'd0;
#0 dense_1_out_38 = 32'd0;
#0 dense_1_out_39 = 32'd0;
#0 dense_1_out_40 = 32'd0;
#0 dense_1_out_41 = 32'd0;
#0 dense_1_out_42 = 32'd0;
#0 dense_1_out_43 = 32'd0;
#0 dense_1_out_44 = 32'd0;
#0 dense_1_out_45 = 32'd0;
#0 dense_1_out_46 = 32'd0;
#0 dense_1_out_47 = 32'd0;
#0 dense_1_out_48 = 32'd0;
#0 dense_1_out_49 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 grp_dense_1_fu_812_ap_start_reg = 1'b0;
#0 grp_conv_2_fu_970_ap_start_reg = 1'b0;
#0 grp_conv_1_fu_1098_ap_start_reg = 1'b0;
#0 grp_dense_out_fu_1105_ap_start_reg = 1'b0;
#0 grp_max_pool_2_fu_1117_ap_start_reg = 1'b0;
#0 grp_max_pool_1_fu_1125_ap_start_reg = 1'b0;
#0 grp_flat_fu_1143_ap_start_reg = 1'b0;
end

cnn_conv_1_out #(
    .DataWidth( 32 ),
    .AddressRange( 4056 ),
    .AddressWidth( 12 ))
conv_1_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_out_address0),
    .ce0(conv_1_out_ce0),
    .we0(conv_1_out_we0),
    .d0(grp_conv_1_fu_1098_conv_1_out_d0),
    .q0(conv_1_out_q0),
    .address1(conv_1_out_address1),
    .ce1(conv_1_out_ce1),
    .we1(conv_1_out_we1),
    .d1(grp_conv_1_fu_1098_conv_1_out_d1),
    .q1(conv_1_out_q1)
);

cnn_max_pool_1_oubhl #(
    .DataWidth( 32 ),
    .AddressRange( 169 ),
    .AddressWidth( 8 ))
max_pool_1_out_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(max_pool_1_out_0_address0),
    .ce0(max_pool_1_out_0_ce0),
    .we0(max_pool_1_out_0_we0),
    .d0(grp_max_pool_1_fu_1125_max_pool_out_0_d0),
    .q0(max_pool_1_out_0_q0),
    .address1(grp_conv_2_fu_970_max_pool_1_out_0_address1),
    .ce1(max_pool_1_out_0_ce1),
    .q1(max_pool_1_out_0_q1)
);

cnn_max_pool_1_oubhl #(
    .DataWidth( 32 ),
    .AddressRange( 169 ),
    .AddressWidth( 8 ))
max_pool_1_out_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(max_pool_1_out_1_address0),
    .ce0(max_pool_1_out_1_ce0),
    .we0(max_pool_1_out_1_we0),
    .d0(grp_max_pool_1_fu_1125_max_pool_out_1_d0),
    .q0(max_pool_1_out_1_q0),
    .address1(grp_conv_2_fu_970_max_pool_1_out_1_address1),
    .ce1(max_pool_1_out_1_ce1),
    .q1(max_pool_1_out_1_q1)
);

cnn_max_pool_1_oubhl #(
    .DataWidth( 32 ),
    .AddressRange( 169 ),
    .AddressWidth( 8 ))
max_pool_1_out_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(max_pool_1_out_2_address0),
    .ce0(max_pool_1_out_2_ce0),
    .we0(max_pool_1_out_2_we0),
    .d0(grp_max_pool_1_fu_1125_max_pool_out_2_d0),
    .q0(max_pool_1_out_2_q0),
    .address1(grp_conv_2_fu_970_max_pool_1_out_2_address1),
    .ce1(max_pool_1_out_2_ce1),
    .q1(max_pool_1_out_2_q1)
);

cnn_max_pool_1_oubhl #(
    .DataWidth( 32 ),
    .AddressRange( 169 ),
    .AddressWidth( 8 ))
max_pool_1_out_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(max_pool_1_out_3_address0),
    .ce0(max_pool_1_out_3_ce0),
    .we0(max_pool_1_out_3_we0),
    .d0(grp_max_pool_1_fu_1125_max_pool_out_3_d0),
    .q0(max_pool_1_out_3_q0),
    .address1(grp_conv_2_fu_970_max_pool_1_out_3_address1),
    .ce1(max_pool_1_out_3_ce1),
    .q1(max_pool_1_out_3_q1)
);

cnn_max_pool_1_oubhl #(
    .DataWidth( 32 ),
    .AddressRange( 169 ),
    .AddressWidth( 8 ))
max_pool_1_out_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(max_pool_1_out_4_address0),
    .ce0(max_pool_1_out_4_ce0),
    .we0(max_pool_1_out_4_we0),
    .d0(grp_max_pool_1_fu_1125_max_pool_out_4_d0),
    .q0(max_pool_1_out_4_q0),
    .address1(grp_conv_2_fu_970_max_pool_1_out_4_address1),
    .ce1(max_pool_1_out_4_ce1),
    .q1(max_pool_1_out_4_q1)
);

cnn_max_pool_1_oubhl #(
    .DataWidth( 32 ),
    .AddressRange( 169 ),
    .AddressWidth( 8 ))
max_pool_1_out_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(max_pool_1_out_5_address0),
    .ce0(max_pool_1_out_5_ce0),
    .we0(max_pool_1_out_5_we0),
    .d0(grp_max_pool_1_fu_1125_max_pool_out_5_d0),
    .q0(max_pool_1_out_5_q0),
    .address1(grp_conv_2_fu_970_max_pool_1_out_5_address1),
    .ce1(max_pool_1_out_5_ce1),
    .q1(max_pool_1_out_5_q1)
);

cnn_conv_2_out #(
    .DataWidth( 32 ),
    .AddressRange( 1936 ),
    .AddressWidth( 11 ))
conv_2_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_2_out_address0),
    .ce0(conv_2_out_ce0),
    .we0(conv_2_out_we0),
    .d0(grp_conv_2_fu_970_conv_out_d0),
    .q0(conv_2_out_q0),
    .address1(grp_max_pool_2_fu_1117_conv_2_out_address1),
    .ce1(conv_2_out_ce1),
    .q1(conv_2_out_q1)
);

cnn_max_pool_2_out #(
    .DataWidth( 32 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
max_pool_2_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(max_pool_2_out_address0),
    .ce0(max_pool_2_out_ce0),
    .we0(max_pool_2_out_we0),
    .d0(grp_max_pool_2_fu_1117_max_pool_2_out_d0),
    .q0(max_pool_2_out_q0)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_0_address0),
    .ce0(flat_array_0_ce0),
    .we0(flat_array_0_we0),
    .d0(grp_flat_fu_1143_flat_array_0_d0),
    .q0(flat_array_0_q0),
    .address1(grp_dense_1_fu_812_flat_array_0_address1),
    .ce1(flat_array_0_ce1),
    .q1(flat_array_0_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_1_address0),
    .ce0(flat_array_1_ce0),
    .we0(flat_array_1_we0),
    .d0(grp_flat_fu_1143_flat_array_1_d0),
    .q0(flat_array_1_q0),
    .address1(grp_dense_1_fu_812_flat_array_1_address1),
    .ce1(flat_array_1_ce1),
    .q1(flat_array_1_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_2_address0),
    .ce0(flat_array_2_ce0),
    .we0(flat_array_2_we0),
    .d0(grp_flat_fu_1143_flat_array_2_d0),
    .q0(flat_array_2_q0),
    .address1(grp_dense_1_fu_812_flat_array_2_address1),
    .ce1(flat_array_2_ce1),
    .q1(flat_array_2_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_3_address0),
    .ce0(flat_array_3_ce0),
    .we0(flat_array_3_we0),
    .d0(grp_flat_fu_1143_flat_array_3_d0),
    .q0(flat_array_3_q0),
    .address1(grp_dense_1_fu_812_flat_array_3_address1),
    .ce1(flat_array_3_ce1),
    .q1(flat_array_3_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_4_address0),
    .ce0(flat_array_4_ce0),
    .we0(flat_array_4_we0),
    .d0(grp_flat_fu_1143_flat_array_4_d0),
    .q0(flat_array_4_q0),
    .address1(grp_dense_1_fu_812_flat_array_4_address1),
    .ce1(flat_array_4_ce1),
    .q1(flat_array_4_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_5_address0),
    .ce0(flat_array_5_ce0),
    .we0(flat_array_5_we0),
    .d0(grp_flat_fu_1143_flat_array_5_d0),
    .q0(flat_array_5_q0),
    .address1(grp_dense_1_fu_812_flat_array_5_address1),
    .ce1(flat_array_5_ce1),
    .q1(flat_array_5_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_6_address0),
    .ce0(flat_array_6_ce0),
    .we0(flat_array_6_we0),
    .d0(grp_flat_fu_1143_flat_array_6_d0),
    .q0(flat_array_6_q0),
    .address1(grp_dense_1_fu_812_flat_array_6_address1),
    .ce1(flat_array_6_ce1),
    .q1(flat_array_6_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_7_address0),
    .ce0(flat_array_7_ce0),
    .we0(flat_array_7_we0),
    .d0(grp_flat_fu_1143_flat_array_7_d0),
    .q0(flat_array_7_q0),
    .address1(grp_dense_1_fu_812_flat_array_7_address1),
    .ce1(flat_array_7_ce1),
    .q1(flat_array_7_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_8_address0),
    .ce0(flat_array_8_ce0),
    .we0(flat_array_8_we0),
    .d0(grp_flat_fu_1143_flat_array_8_d0),
    .q0(flat_array_8_q0),
    .address1(grp_dense_1_fu_812_flat_array_8_address1),
    .ce1(flat_array_8_ce1),
    .q1(flat_array_8_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_9_address0),
    .ce0(flat_array_9_ce0),
    .we0(flat_array_9_we0),
    .d0(grp_flat_fu_1143_flat_array_9_d0),
    .q0(flat_array_9_q0),
    .address1(grp_dense_1_fu_812_flat_array_9_address1),
    .ce1(flat_array_9_ce1),
    .q1(flat_array_9_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_10_address0),
    .ce0(flat_array_10_ce0),
    .we0(flat_array_10_we0),
    .d0(grp_flat_fu_1143_flat_array_10_d0),
    .q0(flat_array_10_q0),
    .address1(grp_dense_1_fu_812_flat_array_10_address1),
    .ce1(flat_array_10_ce1),
    .q1(flat_array_10_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_11_address0),
    .ce0(flat_array_11_ce0),
    .we0(flat_array_11_we0),
    .d0(grp_flat_fu_1143_flat_array_11_d0),
    .q0(flat_array_11_q0),
    .address1(grp_dense_1_fu_812_flat_array_11_address1),
    .ce1(flat_array_11_ce1),
    .q1(flat_array_11_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_12_address0),
    .ce0(flat_array_12_ce0),
    .we0(flat_array_12_we0),
    .d0(grp_flat_fu_1143_flat_array_12_d0),
    .q0(flat_array_12_q0),
    .address1(grp_dense_1_fu_812_flat_array_12_address1),
    .ce1(flat_array_12_ce1),
    .q1(flat_array_12_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_13_address0),
    .ce0(flat_array_13_ce0),
    .we0(flat_array_13_we0),
    .d0(grp_flat_fu_1143_flat_array_13_d0),
    .q0(flat_array_13_q0),
    .address1(grp_dense_1_fu_812_flat_array_13_address1),
    .ce1(flat_array_13_ce1),
    .q1(flat_array_13_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_14_address0),
    .ce0(flat_array_14_ce0),
    .we0(flat_array_14_we0),
    .d0(grp_flat_fu_1143_flat_array_14_d0),
    .q0(flat_array_14_q0),
    .address1(grp_dense_1_fu_812_flat_array_14_address1),
    .ce1(flat_array_14_ce1),
    .q1(flat_array_14_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_15_address0),
    .ce0(flat_array_15_ce0),
    .we0(flat_array_15_we0),
    .d0(grp_flat_fu_1143_flat_array_15_d0),
    .q0(flat_array_15_q0),
    .address1(grp_dense_1_fu_812_flat_array_15_address1),
    .ce1(flat_array_15_ce1),
    .q1(flat_array_15_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_16_address0),
    .ce0(flat_array_16_ce0),
    .we0(flat_array_16_we0),
    .d0(grp_flat_fu_1143_flat_array_16_d0),
    .q0(flat_array_16_q0),
    .address1(grp_dense_1_fu_812_flat_array_16_address1),
    .ce1(flat_array_16_ce1),
    .q1(flat_array_16_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_17_address0),
    .ce0(flat_array_17_ce0),
    .we0(flat_array_17_we0),
    .d0(grp_flat_fu_1143_flat_array_17_d0),
    .q0(flat_array_17_q0),
    .address1(grp_dense_1_fu_812_flat_array_17_address1),
    .ce1(flat_array_17_ce1),
    .q1(flat_array_17_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_18_address0),
    .ce0(flat_array_18_ce0),
    .we0(flat_array_18_we0),
    .d0(grp_flat_fu_1143_flat_array_18_d0),
    .q0(flat_array_18_q0),
    .address1(grp_dense_1_fu_812_flat_array_18_address1),
    .ce1(flat_array_18_ce1),
    .q1(flat_array_18_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_19_address0),
    .ce0(flat_array_19_ce0),
    .we0(flat_array_19_we0),
    .d0(grp_flat_fu_1143_flat_array_19_d0),
    .q0(flat_array_19_q0),
    .address1(grp_dense_1_fu_812_flat_array_19_address1),
    .ce1(flat_array_19_ce1),
    .q1(flat_array_19_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_20_address0),
    .ce0(flat_array_20_ce0),
    .we0(flat_array_20_we0),
    .d0(grp_flat_fu_1143_flat_array_20_d0),
    .q0(flat_array_20_q0),
    .address1(grp_dense_1_fu_812_flat_array_20_address1),
    .ce1(flat_array_20_ce1),
    .q1(flat_array_20_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_21_address0),
    .ce0(flat_array_21_ce0),
    .we0(flat_array_21_we0),
    .d0(grp_flat_fu_1143_flat_array_21_d0),
    .q0(flat_array_21_q0),
    .address1(grp_dense_1_fu_812_flat_array_21_address1),
    .ce1(flat_array_21_ce1),
    .q1(flat_array_21_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_22_address0),
    .ce0(flat_array_22_ce0),
    .we0(flat_array_22_we0),
    .d0(grp_flat_fu_1143_flat_array_22_d0),
    .q0(flat_array_22_q0),
    .address1(grp_dense_1_fu_812_flat_array_22_address1),
    .ce1(flat_array_22_ce1),
    .q1(flat_array_22_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_23_address0),
    .ce0(flat_array_23_ce0),
    .we0(flat_array_23_we0),
    .d0(grp_flat_fu_1143_flat_array_23_d0),
    .q0(flat_array_23_q0),
    .address1(grp_dense_1_fu_812_flat_array_23_address1),
    .ce1(flat_array_23_ce1),
    .q1(flat_array_23_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_24_address0),
    .ce0(flat_array_24_ce0),
    .we0(flat_array_24_we0),
    .d0(grp_flat_fu_1143_flat_array_24_d0),
    .q0(flat_array_24_q0),
    .address1(grp_dense_1_fu_812_flat_array_24_address1),
    .ce1(flat_array_24_ce1),
    .q1(flat_array_24_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_25_address0),
    .ce0(flat_array_25_ce0),
    .we0(flat_array_25_we0),
    .d0(grp_flat_fu_1143_flat_array_25_d0),
    .q0(flat_array_25_q0),
    .address1(grp_dense_1_fu_812_flat_array_25_address1),
    .ce1(flat_array_25_ce1),
    .q1(flat_array_25_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_26_address0),
    .ce0(flat_array_26_ce0),
    .we0(flat_array_26_we0),
    .d0(grp_flat_fu_1143_flat_array_26_d0),
    .q0(flat_array_26_q0),
    .address1(grp_dense_1_fu_812_flat_array_26_address1),
    .ce1(flat_array_26_ce1),
    .q1(flat_array_26_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_27_address0),
    .ce0(flat_array_27_ce0),
    .we0(flat_array_27_we0),
    .d0(grp_flat_fu_1143_flat_array_27_d0),
    .q0(flat_array_27_q0),
    .address1(grp_dense_1_fu_812_flat_array_27_address1),
    .ce1(flat_array_27_ce1),
    .q1(flat_array_27_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_28_address0),
    .ce0(flat_array_28_ce0),
    .we0(flat_array_28_we0),
    .d0(grp_flat_fu_1143_flat_array_28_d0),
    .q0(flat_array_28_q0),
    .address1(grp_dense_1_fu_812_flat_array_28_address1),
    .ce1(flat_array_28_ce1),
    .q1(flat_array_28_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_29_address0),
    .ce0(flat_array_29_ce0),
    .we0(flat_array_29_we0),
    .d0(grp_flat_fu_1143_flat_array_29_d0),
    .q0(flat_array_29_q0),
    .address1(grp_dense_1_fu_812_flat_array_29_address1),
    .ce1(flat_array_29_ce1),
    .q1(flat_array_29_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_30_address0),
    .ce0(flat_array_30_ce0),
    .we0(flat_array_30_we0),
    .d0(grp_flat_fu_1143_flat_array_30_d0),
    .q0(flat_array_30_q0),
    .address1(grp_dense_1_fu_812_flat_array_30_address1),
    .ce1(flat_array_30_ce1),
    .q1(flat_array_30_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_31_address0),
    .ce0(flat_array_31_ce0),
    .we0(flat_array_31_we0),
    .d0(grp_flat_fu_1143_flat_array_31_d0),
    .q0(flat_array_31_q0),
    .address1(grp_dense_1_fu_812_flat_array_31_address1),
    .ce1(flat_array_31_ce1),
    .q1(flat_array_31_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_32_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_32_address0),
    .ce0(flat_array_32_ce0),
    .we0(flat_array_32_we0),
    .d0(grp_flat_fu_1143_flat_array_32_d0),
    .q0(flat_array_32_q0),
    .address1(grp_dense_1_fu_812_flat_array_32_address1),
    .ce1(flat_array_32_ce1),
    .q1(flat_array_32_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_33_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_33_address0),
    .ce0(flat_array_33_ce0),
    .we0(flat_array_33_we0),
    .d0(grp_flat_fu_1143_flat_array_33_d0),
    .q0(flat_array_33_q0),
    .address1(grp_dense_1_fu_812_flat_array_33_address1),
    .ce1(flat_array_33_ce1),
    .q1(flat_array_33_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_34_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_34_address0),
    .ce0(flat_array_34_ce0),
    .we0(flat_array_34_we0),
    .d0(grp_flat_fu_1143_flat_array_34_d0),
    .q0(flat_array_34_q0),
    .address1(grp_dense_1_fu_812_flat_array_34_address1),
    .ce1(flat_array_34_ce1),
    .q1(flat_array_34_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_35_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_35_address0),
    .ce0(flat_array_35_ce0),
    .we0(flat_array_35_we0),
    .d0(grp_flat_fu_1143_flat_array_35_d0),
    .q0(flat_array_35_q0),
    .address1(grp_dense_1_fu_812_flat_array_35_address1),
    .ce1(flat_array_35_ce1),
    .q1(flat_array_35_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_36_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_36_address0),
    .ce0(flat_array_36_ce0),
    .we0(flat_array_36_we0),
    .d0(grp_flat_fu_1143_flat_array_36_d0),
    .q0(flat_array_36_q0),
    .address1(grp_dense_1_fu_812_flat_array_36_address1),
    .ce1(flat_array_36_ce1),
    .q1(flat_array_36_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_37_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_37_address0),
    .ce0(flat_array_37_ce0),
    .we0(flat_array_37_we0),
    .d0(grp_flat_fu_1143_flat_array_37_d0),
    .q0(flat_array_37_q0),
    .address1(grp_dense_1_fu_812_flat_array_37_address1),
    .ce1(flat_array_37_ce1),
    .q1(flat_array_37_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_38_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_38_address0),
    .ce0(flat_array_38_ce0),
    .we0(flat_array_38_we0),
    .d0(grp_flat_fu_1143_flat_array_38_d0),
    .q0(flat_array_38_q0),
    .address1(grp_dense_1_fu_812_flat_array_38_address1),
    .ce1(flat_array_38_ce1),
    .q1(flat_array_38_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_39_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_39_address0),
    .ce0(flat_array_39_ce0),
    .we0(flat_array_39_we0),
    .d0(grp_flat_fu_1143_flat_array_39_d0),
    .q0(flat_array_39_q0),
    .address1(grp_dense_1_fu_812_flat_array_39_address1),
    .ce1(flat_array_39_ce1),
    .q1(flat_array_39_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_40_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_40_address0),
    .ce0(flat_array_40_ce0),
    .we0(flat_array_40_we0),
    .d0(grp_flat_fu_1143_flat_array_40_d0),
    .q0(flat_array_40_q0),
    .address1(grp_dense_1_fu_812_flat_array_40_address1),
    .ce1(flat_array_40_ce1),
    .q1(flat_array_40_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_41_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_41_address0),
    .ce0(flat_array_41_ce0),
    .we0(flat_array_41_we0),
    .d0(grp_flat_fu_1143_flat_array_41_d0),
    .q0(flat_array_41_q0),
    .address1(grp_dense_1_fu_812_flat_array_41_address1),
    .ce1(flat_array_41_ce1),
    .q1(flat_array_41_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_42_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_42_address0),
    .ce0(flat_array_42_ce0),
    .we0(flat_array_42_we0),
    .d0(grp_flat_fu_1143_flat_array_42_d0),
    .q0(flat_array_42_q0),
    .address1(grp_dense_1_fu_812_flat_array_42_address1),
    .ce1(flat_array_42_ce1),
    .q1(flat_array_42_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_43_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_43_address0),
    .ce0(flat_array_43_ce0),
    .we0(flat_array_43_we0),
    .d0(grp_flat_fu_1143_flat_array_43_d0),
    .q0(flat_array_43_q0),
    .address1(grp_dense_1_fu_812_flat_array_43_address1),
    .ce1(flat_array_43_ce1),
    .q1(flat_array_43_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_44_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_44_address0),
    .ce0(flat_array_44_ce0),
    .we0(flat_array_44_we0),
    .d0(grp_flat_fu_1143_flat_array_44_d0),
    .q0(flat_array_44_q0),
    .address1(grp_dense_1_fu_812_flat_array_44_address1),
    .ce1(flat_array_44_ce1),
    .q1(flat_array_44_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_45_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_45_address0),
    .ce0(flat_array_45_ce0),
    .we0(flat_array_45_we0),
    .d0(grp_flat_fu_1143_flat_array_45_d0),
    .q0(flat_array_45_q0),
    .address1(grp_dense_1_fu_812_flat_array_45_address1),
    .ce1(flat_array_45_ce1),
    .q1(flat_array_45_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_46_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_46_address0),
    .ce0(flat_array_46_ce0),
    .we0(flat_array_46_we0),
    .d0(grp_flat_fu_1143_flat_array_46_d0),
    .q0(flat_array_46_q0),
    .address1(grp_dense_1_fu_812_flat_array_46_address1),
    .ce1(flat_array_46_ce1),
    .q1(flat_array_46_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_47_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_47_address0),
    .ce0(flat_array_47_ce0),
    .we0(flat_array_47_we0),
    .d0(grp_flat_fu_1143_flat_array_47_d0),
    .q0(flat_array_47_q0),
    .address1(grp_dense_1_fu_812_flat_array_47_address1),
    .ce1(flat_array_47_ce1),
    .q1(flat_array_47_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_48_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_48_address0),
    .ce0(flat_array_48_ce0),
    .we0(flat_array_48_we0),
    .d0(grp_flat_fu_1143_flat_array_48_d0),
    .q0(flat_array_48_q0),
    .address1(grp_dense_1_fu_812_flat_array_48_address1),
    .ce1(flat_array_48_ce1),
    .q1(flat_array_48_q1)
);

cnn_flat_array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
flat_array_49_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_49_address0),
    .ce0(flat_array_49_ce0),
    .we0(flat_array_49_we0),
    .d0(grp_flat_fu_1143_flat_array_49_d0),
    .q0(flat_array_49_q0),
    .address1(grp_dense_1_fu_812_flat_array_49_address1),
    .ce1(flat_array_49_ce1),
    .q1(flat_array_49_q1)
);

cnn_dense_2_weights #(
    .DataWidth( 32 ),
    .AddressRange( 1500 ),
    .AddressWidth( 11 ))
dense_2_weights_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_2_weights_address0),
    .ce0(dense_2_weights_ce0),
    .q0(dense_2_weights_q0)
);

cnn_dense_2_bias #(
    .DataWidth( 32 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_bias_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_2_bias_address0),
    .ce0(dense_2_bias_ce0),
    .q0(dense_2_bias_q0)
);

cnn_dense_2_out #(
    .DataWidth( 32 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_2_out_address0),
    .ce0(dense_2_out_ce0),
    .we0(dense_2_out_we0),
    .d0(dense_2_out_d0),
    .q0(dense_2_out_q0)
);

cnn_CRTL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CRTL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CRTL_BUS_DATA_WIDTH ))
cnn_CRTL_BUS_s_axi_U(
    .AWVALID(s_axi_CRTL_BUS_AWVALID),
    .AWREADY(s_axi_CRTL_BUS_AWREADY),
    .AWADDR(s_axi_CRTL_BUS_AWADDR),
    .WVALID(s_axi_CRTL_BUS_WVALID),
    .WREADY(s_axi_CRTL_BUS_WREADY),
    .WDATA(s_axi_CRTL_BUS_WDATA),
    .WSTRB(s_axi_CRTL_BUS_WSTRB),
    .ARVALID(s_axi_CRTL_BUS_ARVALID),
    .ARREADY(s_axi_CRTL_BUS_ARREADY),
    .ARADDR(s_axi_CRTL_BUS_ARADDR),
    .RVALID(s_axi_CRTL_BUS_RVALID),
    .RREADY(s_axi_CRTL_BUS_RREADY),
    .RDATA(s_axi_CRTL_BUS_RDATA),
    .RRESP(s_axi_CRTL_BUS_RRESP),
    .BVALID(s_axi_CRTL_BUS_BVALID),
    .BREADY(s_axi_CRTL_BUS_BREADY),
    .BRESP(s_axi_CRTL_BUS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

cnn_conv_1_input #(
    .DataWidth( 32 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
conv_1_input_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_address0),
    .ce0(conv_1_input_ce0),
    .we0(conv_1_input_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_q0),
    .address1(grp_conv_1_fu_1098_input_r_address1),
    .ce1(conv_1_input_ce1),
    .q1(conv_1_input_q1)
);

dense_1 grp_dense_1_fu_812(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dense_1_fu_812_ap_start),
    .ap_done(grp_dense_1_fu_812_ap_done),
    .ap_idle(grp_dense_1_fu_812_ap_idle),
    .ap_ready(grp_dense_1_fu_812_ap_ready),
    .dense_1_out_0_read(dense_1_out_0),
    .dense_1_out_1_read(dense_1_out_1),
    .dense_1_out_2_read(dense_1_out_2),
    .dense_1_out_3_read(dense_1_out_3),
    .dense_1_out_4_read(dense_1_out_4),
    .dense_1_out_5_read(dense_1_out_5),
    .dense_1_out_6_read(dense_1_out_6),
    .dense_1_out_7_read(dense_1_out_7),
    .dense_1_out_8_read(dense_1_out_8),
    .dense_1_out_9_read(dense_1_out_9),
    .dense_1_out_10_read(dense_1_out_10),
    .dense_1_out_11_read(dense_1_out_11),
    .dense_1_out_12_read(dense_1_out_12),
    .dense_1_out_13_read(dense_1_out_13),
    .dense_1_out_14_read(dense_1_out_14),
    .dense_1_out_15_read(dense_1_out_15),
    .dense_1_out_16_read(dense_1_out_16),
    .dense_1_out_17_read(dense_1_out_17),
    .dense_1_out_18_read(dense_1_out_18),
    .dense_1_out_19_read(dense_1_out_19),
    .dense_1_out_20_read(dense_1_out_20),
    .dense_1_out_21_read(dense_1_out_21),
    .dense_1_out_22_read(dense_1_out_22),
    .dense_1_out_23_read(dense_1_out_23),
    .dense_1_out_24_read(dense_1_out_24),
    .dense_1_out_25_read(dense_1_out_25),
    .dense_1_out_26_read(dense_1_out_26),
    .dense_1_out_27_read(dense_1_out_27),
    .dense_1_out_28_read(dense_1_out_28),
    .dense_1_out_29_read(dense_1_out_29),
    .dense_1_out_30_read(dense_1_out_30),
    .dense_1_out_31_read(dense_1_out_31),
    .dense_1_out_32_read(dense_1_out_32),
    .dense_1_out_33_read(dense_1_out_33),
    .dense_1_out_34_read(dense_1_out_34),
    .dense_1_out_35_read(dense_1_out_35),
    .dense_1_out_36_read(dense_1_out_36),
    .dense_1_out_37_read(dense_1_out_37),
    .dense_1_out_38_read(dense_1_out_38),
    .dense_1_out_39_read(dense_1_out_39),
    .dense_1_out_40_read(dense_1_out_40),
    .dense_1_out_41_read(dense_1_out_41),
    .dense_1_out_42_read(dense_1_out_42),
    .dense_1_out_43_read(dense_1_out_43),
    .dense_1_out_44_read(dense_1_out_44),
    .dense_1_out_45_read(dense_1_out_45),
    .dense_1_out_46_read(dense_1_out_46),
    .dense_1_out_47_read(dense_1_out_47),
    .dense_1_out_48_read(dense_1_out_48),
    .dense_1_out_49_read(dense_1_out_49),
    .flat_array_0_address0(grp_dense_1_fu_812_flat_array_0_address0),
    .flat_array_0_ce0(grp_dense_1_fu_812_flat_array_0_ce0),
    .flat_array_0_q0(flat_array_0_q0),
    .flat_array_0_address1(grp_dense_1_fu_812_flat_array_0_address1),
    .flat_array_0_ce1(grp_dense_1_fu_812_flat_array_0_ce1),
    .flat_array_0_q1(flat_array_0_q1),
    .flat_array_1_address0(grp_dense_1_fu_812_flat_array_1_address0),
    .flat_array_1_ce0(grp_dense_1_fu_812_flat_array_1_ce0),
    .flat_array_1_q0(flat_array_1_q0),
    .flat_array_1_address1(grp_dense_1_fu_812_flat_array_1_address1),
    .flat_array_1_ce1(grp_dense_1_fu_812_flat_array_1_ce1),
    .flat_array_1_q1(flat_array_1_q1),
    .flat_array_2_address0(grp_dense_1_fu_812_flat_array_2_address0),
    .flat_array_2_ce0(grp_dense_1_fu_812_flat_array_2_ce0),
    .flat_array_2_q0(flat_array_2_q0),
    .flat_array_2_address1(grp_dense_1_fu_812_flat_array_2_address1),
    .flat_array_2_ce1(grp_dense_1_fu_812_flat_array_2_ce1),
    .flat_array_2_q1(flat_array_2_q1),
    .flat_array_3_address0(grp_dense_1_fu_812_flat_array_3_address0),
    .flat_array_3_ce0(grp_dense_1_fu_812_flat_array_3_ce0),
    .flat_array_3_q0(flat_array_3_q0),
    .flat_array_3_address1(grp_dense_1_fu_812_flat_array_3_address1),
    .flat_array_3_ce1(grp_dense_1_fu_812_flat_array_3_ce1),
    .flat_array_3_q1(flat_array_3_q1),
    .flat_array_4_address0(grp_dense_1_fu_812_flat_array_4_address0),
    .flat_array_4_ce0(grp_dense_1_fu_812_flat_array_4_ce0),
    .flat_array_4_q0(flat_array_4_q0),
    .flat_array_4_address1(grp_dense_1_fu_812_flat_array_4_address1),
    .flat_array_4_ce1(grp_dense_1_fu_812_flat_array_4_ce1),
    .flat_array_4_q1(flat_array_4_q1),
    .flat_array_5_address0(grp_dense_1_fu_812_flat_array_5_address0),
    .flat_array_5_ce0(grp_dense_1_fu_812_flat_array_5_ce0),
    .flat_array_5_q0(flat_array_5_q0),
    .flat_array_5_address1(grp_dense_1_fu_812_flat_array_5_address1),
    .flat_array_5_ce1(grp_dense_1_fu_812_flat_array_5_ce1),
    .flat_array_5_q1(flat_array_5_q1),
    .flat_array_6_address0(grp_dense_1_fu_812_flat_array_6_address0),
    .flat_array_6_ce0(grp_dense_1_fu_812_flat_array_6_ce0),
    .flat_array_6_q0(flat_array_6_q0),
    .flat_array_6_address1(grp_dense_1_fu_812_flat_array_6_address1),
    .flat_array_6_ce1(grp_dense_1_fu_812_flat_array_6_ce1),
    .flat_array_6_q1(flat_array_6_q1),
    .flat_array_7_address0(grp_dense_1_fu_812_flat_array_7_address0),
    .flat_array_7_ce0(grp_dense_1_fu_812_flat_array_7_ce0),
    .flat_array_7_q0(flat_array_7_q0),
    .flat_array_7_address1(grp_dense_1_fu_812_flat_array_7_address1),
    .flat_array_7_ce1(grp_dense_1_fu_812_flat_array_7_ce1),
    .flat_array_7_q1(flat_array_7_q1),
    .flat_array_8_address0(grp_dense_1_fu_812_flat_array_8_address0),
    .flat_array_8_ce0(grp_dense_1_fu_812_flat_array_8_ce0),
    .flat_array_8_q0(flat_array_8_q0),
    .flat_array_8_address1(grp_dense_1_fu_812_flat_array_8_address1),
    .flat_array_8_ce1(grp_dense_1_fu_812_flat_array_8_ce1),
    .flat_array_8_q1(flat_array_8_q1),
    .flat_array_9_address0(grp_dense_1_fu_812_flat_array_9_address0),
    .flat_array_9_ce0(grp_dense_1_fu_812_flat_array_9_ce0),
    .flat_array_9_q0(flat_array_9_q0),
    .flat_array_9_address1(grp_dense_1_fu_812_flat_array_9_address1),
    .flat_array_9_ce1(grp_dense_1_fu_812_flat_array_9_ce1),
    .flat_array_9_q1(flat_array_9_q1),
    .flat_array_10_address0(grp_dense_1_fu_812_flat_array_10_address0),
    .flat_array_10_ce0(grp_dense_1_fu_812_flat_array_10_ce0),
    .flat_array_10_q0(flat_array_10_q0),
    .flat_array_10_address1(grp_dense_1_fu_812_flat_array_10_address1),
    .flat_array_10_ce1(grp_dense_1_fu_812_flat_array_10_ce1),
    .flat_array_10_q1(flat_array_10_q1),
    .flat_array_11_address0(grp_dense_1_fu_812_flat_array_11_address0),
    .flat_array_11_ce0(grp_dense_1_fu_812_flat_array_11_ce0),
    .flat_array_11_q0(flat_array_11_q0),
    .flat_array_11_address1(grp_dense_1_fu_812_flat_array_11_address1),
    .flat_array_11_ce1(grp_dense_1_fu_812_flat_array_11_ce1),
    .flat_array_11_q1(flat_array_11_q1),
    .flat_array_12_address0(grp_dense_1_fu_812_flat_array_12_address0),
    .flat_array_12_ce0(grp_dense_1_fu_812_flat_array_12_ce0),
    .flat_array_12_q0(flat_array_12_q0),
    .flat_array_12_address1(grp_dense_1_fu_812_flat_array_12_address1),
    .flat_array_12_ce1(grp_dense_1_fu_812_flat_array_12_ce1),
    .flat_array_12_q1(flat_array_12_q1),
    .flat_array_13_address0(grp_dense_1_fu_812_flat_array_13_address0),
    .flat_array_13_ce0(grp_dense_1_fu_812_flat_array_13_ce0),
    .flat_array_13_q0(flat_array_13_q0),
    .flat_array_13_address1(grp_dense_1_fu_812_flat_array_13_address1),
    .flat_array_13_ce1(grp_dense_1_fu_812_flat_array_13_ce1),
    .flat_array_13_q1(flat_array_13_q1),
    .flat_array_14_address0(grp_dense_1_fu_812_flat_array_14_address0),
    .flat_array_14_ce0(grp_dense_1_fu_812_flat_array_14_ce0),
    .flat_array_14_q0(flat_array_14_q0),
    .flat_array_14_address1(grp_dense_1_fu_812_flat_array_14_address1),
    .flat_array_14_ce1(grp_dense_1_fu_812_flat_array_14_ce1),
    .flat_array_14_q1(flat_array_14_q1),
    .flat_array_15_address0(grp_dense_1_fu_812_flat_array_15_address0),
    .flat_array_15_ce0(grp_dense_1_fu_812_flat_array_15_ce0),
    .flat_array_15_q0(flat_array_15_q0),
    .flat_array_15_address1(grp_dense_1_fu_812_flat_array_15_address1),
    .flat_array_15_ce1(grp_dense_1_fu_812_flat_array_15_ce1),
    .flat_array_15_q1(flat_array_15_q1),
    .flat_array_16_address0(grp_dense_1_fu_812_flat_array_16_address0),
    .flat_array_16_ce0(grp_dense_1_fu_812_flat_array_16_ce0),
    .flat_array_16_q0(flat_array_16_q0),
    .flat_array_16_address1(grp_dense_1_fu_812_flat_array_16_address1),
    .flat_array_16_ce1(grp_dense_1_fu_812_flat_array_16_ce1),
    .flat_array_16_q1(flat_array_16_q1),
    .flat_array_17_address0(grp_dense_1_fu_812_flat_array_17_address0),
    .flat_array_17_ce0(grp_dense_1_fu_812_flat_array_17_ce0),
    .flat_array_17_q0(flat_array_17_q0),
    .flat_array_17_address1(grp_dense_1_fu_812_flat_array_17_address1),
    .flat_array_17_ce1(grp_dense_1_fu_812_flat_array_17_ce1),
    .flat_array_17_q1(flat_array_17_q1),
    .flat_array_18_address0(grp_dense_1_fu_812_flat_array_18_address0),
    .flat_array_18_ce0(grp_dense_1_fu_812_flat_array_18_ce0),
    .flat_array_18_q0(flat_array_18_q0),
    .flat_array_18_address1(grp_dense_1_fu_812_flat_array_18_address1),
    .flat_array_18_ce1(grp_dense_1_fu_812_flat_array_18_ce1),
    .flat_array_18_q1(flat_array_18_q1),
    .flat_array_19_address0(grp_dense_1_fu_812_flat_array_19_address0),
    .flat_array_19_ce0(grp_dense_1_fu_812_flat_array_19_ce0),
    .flat_array_19_q0(flat_array_19_q0),
    .flat_array_19_address1(grp_dense_1_fu_812_flat_array_19_address1),
    .flat_array_19_ce1(grp_dense_1_fu_812_flat_array_19_ce1),
    .flat_array_19_q1(flat_array_19_q1),
    .flat_array_20_address0(grp_dense_1_fu_812_flat_array_20_address0),
    .flat_array_20_ce0(grp_dense_1_fu_812_flat_array_20_ce0),
    .flat_array_20_q0(flat_array_20_q0),
    .flat_array_20_address1(grp_dense_1_fu_812_flat_array_20_address1),
    .flat_array_20_ce1(grp_dense_1_fu_812_flat_array_20_ce1),
    .flat_array_20_q1(flat_array_20_q1),
    .flat_array_21_address0(grp_dense_1_fu_812_flat_array_21_address0),
    .flat_array_21_ce0(grp_dense_1_fu_812_flat_array_21_ce0),
    .flat_array_21_q0(flat_array_21_q0),
    .flat_array_21_address1(grp_dense_1_fu_812_flat_array_21_address1),
    .flat_array_21_ce1(grp_dense_1_fu_812_flat_array_21_ce1),
    .flat_array_21_q1(flat_array_21_q1),
    .flat_array_22_address0(grp_dense_1_fu_812_flat_array_22_address0),
    .flat_array_22_ce0(grp_dense_1_fu_812_flat_array_22_ce0),
    .flat_array_22_q0(flat_array_22_q0),
    .flat_array_22_address1(grp_dense_1_fu_812_flat_array_22_address1),
    .flat_array_22_ce1(grp_dense_1_fu_812_flat_array_22_ce1),
    .flat_array_22_q1(flat_array_22_q1),
    .flat_array_23_address0(grp_dense_1_fu_812_flat_array_23_address0),
    .flat_array_23_ce0(grp_dense_1_fu_812_flat_array_23_ce0),
    .flat_array_23_q0(flat_array_23_q0),
    .flat_array_23_address1(grp_dense_1_fu_812_flat_array_23_address1),
    .flat_array_23_ce1(grp_dense_1_fu_812_flat_array_23_ce1),
    .flat_array_23_q1(flat_array_23_q1),
    .flat_array_24_address0(grp_dense_1_fu_812_flat_array_24_address0),
    .flat_array_24_ce0(grp_dense_1_fu_812_flat_array_24_ce0),
    .flat_array_24_q0(flat_array_24_q0),
    .flat_array_24_address1(grp_dense_1_fu_812_flat_array_24_address1),
    .flat_array_24_ce1(grp_dense_1_fu_812_flat_array_24_ce1),
    .flat_array_24_q1(flat_array_24_q1),
    .flat_array_25_address0(grp_dense_1_fu_812_flat_array_25_address0),
    .flat_array_25_ce0(grp_dense_1_fu_812_flat_array_25_ce0),
    .flat_array_25_q0(flat_array_25_q0),
    .flat_array_25_address1(grp_dense_1_fu_812_flat_array_25_address1),
    .flat_array_25_ce1(grp_dense_1_fu_812_flat_array_25_ce1),
    .flat_array_25_q1(flat_array_25_q1),
    .flat_array_26_address0(grp_dense_1_fu_812_flat_array_26_address0),
    .flat_array_26_ce0(grp_dense_1_fu_812_flat_array_26_ce0),
    .flat_array_26_q0(flat_array_26_q0),
    .flat_array_26_address1(grp_dense_1_fu_812_flat_array_26_address1),
    .flat_array_26_ce1(grp_dense_1_fu_812_flat_array_26_ce1),
    .flat_array_26_q1(flat_array_26_q1),
    .flat_array_27_address0(grp_dense_1_fu_812_flat_array_27_address0),
    .flat_array_27_ce0(grp_dense_1_fu_812_flat_array_27_ce0),
    .flat_array_27_q0(flat_array_27_q0),
    .flat_array_27_address1(grp_dense_1_fu_812_flat_array_27_address1),
    .flat_array_27_ce1(grp_dense_1_fu_812_flat_array_27_ce1),
    .flat_array_27_q1(flat_array_27_q1),
    .flat_array_28_address0(grp_dense_1_fu_812_flat_array_28_address0),
    .flat_array_28_ce0(grp_dense_1_fu_812_flat_array_28_ce0),
    .flat_array_28_q0(flat_array_28_q0),
    .flat_array_28_address1(grp_dense_1_fu_812_flat_array_28_address1),
    .flat_array_28_ce1(grp_dense_1_fu_812_flat_array_28_ce1),
    .flat_array_28_q1(flat_array_28_q1),
    .flat_array_29_address0(grp_dense_1_fu_812_flat_array_29_address0),
    .flat_array_29_ce0(grp_dense_1_fu_812_flat_array_29_ce0),
    .flat_array_29_q0(flat_array_29_q0),
    .flat_array_29_address1(grp_dense_1_fu_812_flat_array_29_address1),
    .flat_array_29_ce1(grp_dense_1_fu_812_flat_array_29_ce1),
    .flat_array_29_q1(flat_array_29_q1),
    .flat_array_30_address0(grp_dense_1_fu_812_flat_array_30_address0),
    .flat_array_30_ce0(grp_dense_1_fu_812_flat_array_30_ce0),
    .flat_array_30_q0(flat_array_30_q0),
    .flat_array_30_address1(grp_dense_1_fu_812_flat_array_30_address1),
    .flat_array_30_ce1(grp_dense_1_fu_812_flat_array_30_ce1),
    .flat_array_30_q1(flat_array_30_q1),
    .flat_array_31_address0(grp_dense_1_fu_812_flat_array_31_address0),
    .flat_array_31_ce0(grp_dense_1_fu_812_flat_array_31_ce0),
    .flat_array_31_q0(flat_array_31_q0),
    .flat_array_31_address1(grp_dense_1_fu_812_flat_array_31_address1),
    .flat_array_31_ce1(grp_dense_1_fu_812_flat_array_31_ce1),
    .flat_array_31_q1(flat_array_31_q1),
    .flat_array_32_address0(grp_dense_1_fu_812_flat_array_32_address0),
    .flat_array_32_ce0(grp_dense_1_fu_812_flat_array_32_ce0),
    .flat_array_32_q0(flat_array_32_q0),
    .flat_array_32_address1(grp_dense_1_fu_812_flat_array_32_address1),
    .flat_array_32_ce1(grp_dense_1_fu_812_flat_array_32_ce1),
    .flat_array_32_q1(flat_array_32_q1),
    .flat_array_33_address0(grp_dense_1_fu_812_flat_array_33_address0),
    .flat_array_33_ce0(grp_dense_1_fu_812_flat_array_33_ce0),
    .flat_array_33_q0(flat_array_33_q0),
    .flat_array_33_address1(grp_dense_1_fu_812_flat_array_33_address1),
    .flat_array_33_ce1(grp_dense_1_fu_812_flat_array_33_ce1),
    .flat_array_33_q1(flat_array_33_q1),
    .flat_array_34_address0(grp_dense_1_fu_812_flat_array_34_address0),
    .flat_array_34_ce0(grp_dense_1_fu_812_flat_array_34_ce0),
    .flat_array_34_q0(flat_array_34_q0),
    .flat_array_34_address1(grp_dense_1_fu_812_flat_array_34_address1),
    .flat_array_34_ce1(grp_dense_1_fu_812_flat_array_34_ce1),
    .flat_array_34_q1(flat_array_34_q1),
    .flat_array_35_address0(grp_dense_1_fu_812_flat_array_35_address0),
    .flat_array_35_ce0(grp_dense_1_fu_812_flat_array_35_ce0),
    .flat_array_35_q0(flat_array_35_q0),
    .flat_array_35_address1(grp_dense_1_fu_812_flat_array_35_address1),
    .flat_array_35_ce1(grp_dense_1_fu_812_flat_array_35_ce1),
    .flat_array_35_q1(flat_array_35_q1),
    .flat_array_36_address0(grp_dense_1_fu_812_flat_array_36_address0),
    .flat_array_36_ce0(grp_dense_1_fu_812_flat_array_36_ce0),
    .flat_array_36_q0(flat_array_36_q0),
    .flat_array_36_address1(grp_dense_1_fu_812_flat_array_36_address1),
    .flat_array_36_ce1(grp_dense_1_fu_812_flat_array_36_ce1),
    .flat_array_36_q1(flat_array_36_q1),
    .flat_array_37_address0(grp_dense_1_fu_812_flat_array_37_address0),
    .flat_array_37_ce0(grp_dense_1_fu_812_flat_array_37_ce0),
    .flat_array_37_q0(flat_array_37_q0),
    .flat_array_37_address1(grp_dense_1_fu_812_flat_array_37_address1),
    .flat_array_37_ce1(grp_dense_1_fu_812_flat_array_37_ce1),
    .flat_array_37_q1(flat_array_37_q1),
    .flat_array_38_address0(grp_dense_1_fu_812_flat_array_38_address0),
    .flat_array_38_ce0(grp_dense_1_fu_812_flat_array_38_ce0),
    .flat_array_38_q0(flat_array_38_q0),
    .flat_array_38_address1(grp_dense_1_fu_812_flat_array_38_address1),
    .flat_array_38_ce1(grp_dense_1_fu_812_flat_array_38_ce1),
    .flat_array_38_q1(flat_array_38_q1),
    .flat_array_39_address0(grp_dense_1_fu_812_flat_array_39_address0),
    .flat_array_39_ce0(grp_dense_1_fu_812_flat_array_39_ce0),
    .flat_array_39_q0(flat_array_39_q0),
    .flat_array_39_address1(grp_dense_1_fu_812_flat_array_39_address1),
    .flat_array_39_ce1(grp_dense_1_fu_812_flat_array_39_ce1),
    .flat_array_39_q1(flat_array_39_q1),
    .flat_array_40_address0(grp_dense_1_fu_812_flat_array_40_address0),
    .flat_array_40_ce0(grp_dense_1_fu_812_flat_array_40_ce0),
    .flat_array_40_q0(flat_array_40_q0),
    .flat_array_40_address1(grp_dense_1_fu_812_flat_array_40_address1),
    .flat_array_40_ce1(grp_dense_1_fu_812_flat_array_40_ce1),
    .flat_array_40_q1(flat_array_40_q1),
    .flat_array_41_address0(grp_dense_1_fu_812_flat_array_41_address0),
    .flat_array_41_ce0(grp_dense_1_fu_812_flat_array_41_ce0),
    .flat_array_41_q0(flat_array_41_q0),
    .flat_array_41_address1(grp_dense_1_fu_812_flat_array_41_address1),
    .flat_array_41_ce1(grp_dense_1_fu_812_flat_array_41_ce1),
    .flat_array_41_q1(flat_array_41_q1),
    .flat_array_42_address0(grp_dense_1_fu_812_flat_array_42_address0),
    .flat_array_42_ce0(grp_dense_1_fu_812_flat_array_42_ce0),
    .flat_array_42_q0(flat_array_42_q0),
    .flat_array_42_address1(grp_dense_1_fu_812_flat_array_42_address1),
    .flat_array_42_ce1(grp_dense_1_fu_812_flat_array_42_ce1),
    .flat_array_42_q1(flat_array_42_q1),
    .flat_array_43_address0(grp_dense_1_fu_812_flat_array_43_address0),
    .flat_array_43_ce0(grp_dense_1_fu_812_flat_array_43_ce0),
    .flat_array_43_q0(flat_array_43_q0),
    .flat_array_43_address1(grp_dense_1_fu_812_flat_array_43_address1),
    .flat_array_43_ce1(grp_dense_1_fu_812_flat_array_43_ce1),
    .flat_array_43_q1(flat_array_43_q1),
    .flat_array_44_address0(grp_dense_1_fu_812_flat_array_44_address0),
    .flat_array_44_ce0(grp_dense_1_fu_812_flat_array_44_ce0),
    .flat_array_44_q0(flat_array_44_q0),
    .flat_array_44_address1(grp_dense_1_fu_812_flat_array_44_address1),
    .flat_array_44_ce1(grp_dense_1_fu_812_flat_array_44_ce1),
    .flat_array_44_q1(flat_array_44_q1),
    .flat_array_45_address0(grp_dense_1_fu_812_flat_array_45_address0),
    .flat_array_45_ce0(grp_dense_1_fu_812_flat_array_45_ce0),
    .flat_array_45_q0(flat_array_45_q0),
    .flat_array_45_address1(grp_dense_1_fu_812_flat_array_45_address1),
    .flat_array_45_ce1(grp_dense_1_fu_812_flat_array_45_ce1),
    .flat_array_45_q1(flat_array_45_q1),
    .flat_array_46_address0(grp_dense_1_fu_812_flat_array_46_address0),
    .flat_array_46_ce0(grp_dense_1_fu_812_flat_array_46_ce0),
    .flat_array_46_q0(flat_array_46_q0),
    .flat_array_46_address1(grp_dense_1_fu_812_flat_array_46_address1),
    .flat_array_46_ce1(grp_dense_1_fu_812_flat_array_46_ce1),
    .flat_array_46_q1(flat_array_46_q1),
    .flat_array_47_address0(grp_dense_1_fu_812_flat_array_47_address0),
    .flat_array_47_ce0(grp_dense_1_fu_812_flat_array_47_ce0),
    .flat_array_47_q0(flat_array_47_q0),
    .flat_array_47_address1(grp_dense_1_fu_812_flat_array_47_address1),
    .flat_array_47_ce1(grp_dense_1_fu_812_flat_array_47_ce1),
    .flat_array_47_q1(flat_array_47_q1),
    .flat_array_48_address0(grp_dense_1_fu_812_flat_array_48_address0),
    .flat_array_48_ce0(grp_dense_1_fu_812_flat_array_48_ce0),
    .flat_array_48_q0(flat_array_48_q0),
    .flat_array_48_address1(grp_dense_1_fu_812_flat_array_48_address1),
    .flat_array_48_ce1(grp_dense_1_fu_812_flat_array_48_ce1),
    .flat_array_48_q1(flat_array_48_q1),
    .flat_array_49_address0(grp_dense_1_fu_812_flat_array_49_address0),
    .flat_array_49_ce0(grp_dense_1_fu_812_flat_array_49_ce0),
    .flat_array_49_q0(flat_array_49_q0),
    .flat_array_49_address1(grp_dense_1_fu_812_flat_array_49_address1),
    .flat_array_49_ce1(grp_dense_1_fu_812_flat_array_49_ce1),
    .flat_array_49_q1(flat_array_49_q1),
    .ap_return_0(grp_dense_1_fu_812_ap_return_0),
    .ap_return_1(grp_dense_1_fu_812_ap_return_1),
    .ap_return_2(grp_dense_1_fu_812_ap_return_2),
    .ap_return_3(grp_dense_1_fu_812_ap_return_3),
    .ap_return_4(grp_dense_1_fu_812_ap_return_4),
    .ap_return_5(grp_dense_1_fu_812_ap_return_5),
    .ap_return_6(grp_dense_1_fu_812_ap_return_6),
    .ap_return_7(grp_dense_1_fu_812_ap_return_7),
    .ap_return_8(grp_dense_1_fu_812_ap_return_8),
    .ap_return_9(grp_dense_1_fu_812_ap_return_9),
    .ap_return_10(grp_dense_1_fu_812_ap_return_10),
    .ap_return_11(grp_dense_1_fu_812_ap_return_11),
    .ap_return_12(grp_dense_1_fu_812_ap_return_12),
    .ap_return_13(grp_dense_1_fu_812_ap_return_13),
    .ap_return_14(grp_dense_1_fu_812_ap_return_14),
    .ap_return_15(grp_dense_1_fu_812_ap_return_15),
    .ap_return_16(grp_dense_1_fu_812_ap_return_16),
    .ap_return_17(grp_dense_1_fu_812_ap_return_17),
    .ap_return_18(grp_dense_1_fu_812_ap_return_18),
    .ap_return_19(grp_dense_1_fu_812_ap_return_19),
    .ap_return_20(grp_dense_1_fu_812_ap_return_20),
    .ap_return_21(grp_dense_1_fu_812_ap_return_21),
    .ap_return_22(grp_dense_1_fu_812_ap_return_22),
    .ap_return_23(grp_dense_1_fu_812_ap_return_23),
    .ap_return_24(grp_dense_1_fu_812_ap_return_24),
    .ap_return_25(grp_dense_1_fu_812_ap_return_25),
    .ap_return_26(grp_dense_1_fu_812_ap_return_26),
    .ap_return_27(grp_dense_1_fu_812_ap_return_27),
    .ap_return_28(grp_dense_1_fu_812_ap_return_28),
    .ap_return_29(grp_dense_1_fu_812_ap_return_29),
    .ap_return_30(grp_dense_1_fu_812_ap_return_30),
    .ap_return_31(grp_dense_1_fu_812_ap_return_31),
    .ap_return_32(grp_dense_1_fu_812_ap_return_32),
    .ap_return_33(grp_dense_1_fu_812_ap_return_33),
    .ap_return_34(grp_dense_1_fu_812_ap_return_34),
    .ap_return_35(grp_dense_1_fu_812_ap_return_35),
    .ap_return_36(grp_dense_1_fu_812_ap_return_36),
    .ap_return_37(grp_dense_1_fu_812_ap_return_37),
    .ap_return_38(grp_dense_1_fu_812_ap_return_38),
    .ap_return_39(grp_dense_1_fu_812_ap_return_39),
    .ap_return_40(grp_dense_1_fu_812_ap_return_40),
    .ap_return_41(grp_dense_1_fu_812_ap_return_41),
    .ap_return_42(grp_dense_1_fu_812_ap_return_42),
    .ap_return_43(grp_dense_1_fu_812_ap_return_43),
    .ap_return_44(grp_dense_1_fu_812_ap_return_44),
    .ap_return_45(grp_dense_1_fu_812_ap_return_45),
    .ap_return_46(grp_dense_1_fu_812_ap_return_46),
    .ap_return_47(grp_dense_1_fu_812_ap_return_47),
    .ap_return_48(grp_dense_1_fu_812_ap_return_48),
    .ap_return_49(grp_dense_1_fu_812_ap_return_49)
);

conv_2 grp_conv_2_fu_970(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_2_fu_970_ap_start),
    .ap_done(grp_conv_2_fu_970_ap_done),
    .ap_idle(grp_conv_2_fu_970_ap_idle),
    .ap_ready(grp_conv_2_fu_970_ap_ready),
    .conv_out_address0(grp_conv_2_fu_970_conv_out_address0),
    .conv_out_ce0(grp_conv_2_fu_970_conv_out_ce0),
    .conv_out_we0(grp_conv_2_fu_970_conv_out_we0),
    .conv_out_d0(grp_conv_2_fu_970_conv_out_d0),
    .max_pool_1_out_0_address0(grp_conv_2_fu_970_max_pool_1_out_0_address0),
    .max_pool_1_out_0_ce0(grp_conv_2_fu_970_max_pool_1_out_0_ce0),
    .max_pool_1_out_0_q0(max_pool_1_out_0_q0),
    .max_pool_1_out_0_address1(grp_conv_2_fu_970_max_pool_1_out_0_address1),
    .max_pool_1_out_0_ce1(grp_conv_2_fu_970_max_pool_1_out_0_ce1),
    .max_pool_1_out_0_q1(max_pool_1_out_0_q1),
    .max_pool_1_out_1_address0(grp_conv_2_fu_970_max_pool_1_out_1_address0),
    .max_pool_1_out_1_ce0(grp_conv_2_fu_970_max_pool_1_out_1_ce0),
    .max_pool_1_out_1_q0(max_pool_1_out_1_q0),
    .max_pool_1_out_1_address1(grp_conv_2_fu_970_max_pool_1_out_1_address1),
    .max_pool_1_out_1_ce1(grp_conv_2_fu_970_max_pool_1_out_1_ce1),
    .max_pool_1_out_1_q1(max_pool_1_out_1_q1),
    .max_pool_1_out_2_address0(grp_conv_2_fu_970_max_pool_1_out_2_address0),
    .max_pool_1_out_2_ce0(grp_conv_2_fu_970_max_pool_1_out_2_ce0),
    .max_pool_1_out_2_q0(max_pool_1_out_2_q0),
    .max_pool_1_out_2_address1(grp_conv_2_fu_970_max_pool_1_out_2_address1),
    .max_pool_1_out_2_ce1(grp_conv_2_fu_970_max_pool_1_out_2_ce1),
    .max_pool_1_out_2_q1(max_pool_1_out_2_q1),
    .max_pool_1_out_3_address0(grp_conv_2_fu_970_max_pool_1_out_3_address0),
    .max_pool_1_out_3_ce0(grp_conv_2_fu_970_max_pool_1_out_3_ce0),
    .max_pool_1_out_3_q0(max_pool_1_out_3_q0),
    .max_pool_1_out_3_address1(grp_conv_2_fu_970_max_pool_1_out_3_address1),
    .max_pool_1_out_3_ce1(grp_conv_2_fu_970_max_pool_1_out_3_ce1),
    .max_pool_1_out_3_q1(max_pool_1_out_3_q1),
    .max_pool_1_out_4_address0(grp_conv_2_fu_970_max_pool_1_out_4_address0),
    .max_pool_1_out_4_ce0(grp_conv_2_fu_970_max_pool_1_out_4_ce0),
    .max_pool_1_out_4_q0(max_pool_1_out_4_q0),
    .max_pool_1_out_4_address1(grp_conv_2_fu_970_max_pool_1_out_4_address1),
    .max_pool_1_out_4_ce1(grp_conv_2_fu_970_max_pool_1_out_4_ce1),
    .max_pool_1_out_4_q1(max_pool_1_out_4_q1),
    .max_pool_1_out_5_address0(grp_conv_2_fu_970_max_pool_1_out_5_address0),
    .max_pool_1_out_5_ce0(grp_conv_2_fu_970_max_pool_1_out_5_ce0),
    .max_pool_1_out_5_q0(max_pool_1_out_5_q0),
    .max_pool_1_out_5_address1(grp_conv_2_fu_970_max_pool_1_out_5_address1),
    .max_pool_1_out_5_ce1(grp_conv_2_fu_970_max_pool_1_out_5_ce1),
    .max_pool_1_out_5_q1(max_pool_1_out_5_q1)
);

conv_1 grp_conv_1_fu_1098(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_1_fu_1098_ap_start),
    .ap_done(grp_conv_1_fu_1098_ap_done),
    .ap_idle(grp_conv_1_fu_1098_ap_idle),
    .ap_ready(grp_conv_1_fu_1098_ap_ready),
    .input_r_address0(grp_conv_1_fu_1098_input_r_address0),
    .input_r_ce0(grp_conv_1_fu_1098_input_r_ce0),
    .input_r_q0(conv_1_input_q0),
    .input_r_address1(grp_conv_1_fu_1098_input_r_address1),
    .input_r_ce1(grp_conv_1_fu_1098_input_r_ce1),
    .input_r_q1(conv_1_input_q1),
    .conv_1_out_address0(grp_conv_1_fu_1098_conv_1_out_address0),
    .conv_1_out_ce0(grp_conv_1_fu_1098_conv_1_out_ce0),
    .conv_1_out_we0(grp_conv_1_fu_1098_conv_1_out_we0),
    .conv_1_out_d0(grp_conv_1_fu_1098_conv_1_out_d0),
    .conv_1_out_address1(grp_conv_1_fu_1098_conv_1_out_address1),
    .conv_1_out_ce1(grp_conv_1_fu_1098_conv_1_out_ce1),
    .conv_1_out_we1(grp_conv_1_fu_1098_conv_1_out_we1),
    .conv_1_out_d1(grp_conv_1_fu_1098_conv_1_out_d1)
);

dense_out grp_dense_out_fu_1105(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dense_out_fu_1105_ap_start),
    .ap_done(grp_dense_out_fu_1105_ap_done),
    .ap_idle(grp_dense_out_fu_1105_ap_idle),
    .ap_ready(grp_dense_out_fu_1105_ap_ready),
    .prediction_Addr_A(grp_dense_out_fu_1105_prediction_Addr_A),
    .prediction_EN_A(grp_dense_out_fu_1105_prediction_EN_A),
    .prediction_WEN_A(grp_dense_out_fu_1105_prediction_WEN_A),
    .prediction_Din_A(grp_dense_out_fu_1105_prediction_Din_A),
    .prediction_Dout_A(32'd0),
    .dense_2_out_address0(grp_dense_out_fu_1105_dense_2_out_address0),
    .dense_2_out_ce0(grp_dense_out_fu_1105_dense_2_out_ce0),
    .dense_2_out_q0(dense_2_out_q0)
);

max_pool_2 grp_max_pool_2_fu_1117(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_max_pool_2_fu_1117_ap_start),
    .ap_done(grp_max_pool_2_fu_1117_ap_done),
    .ap_idle(grp_max_pool_2_fu_1117_ap_idle),
    .ap_ready(grp_max_pool_2_fu_1117_ap_ready),
    .max_pool_2_out_address0(grp_max_pool_2_fu_1117_max_pool_2_out_address0),
    .max_pool_2_out_ce0(grp_max_pool_2_fu_1117_max_pool_2_out_ce0),
    .max_pool_2_out_we0(grp_max_pool_2_fu_1117_max_pool_2_out_we0),
    .max_pool_2_out_d0(grp_max_pool_2_fu_1117_max_pool_2_out_d0),
    .conv_2_out_address0(grp_max_pool_2_fu_1117_conv_2_out_address0),
    .conv_2_out_ce0(grp_max_pool_2_fu_1117_conv_2_out_ce0),
    .conv_2_out_q0(conv_2_out_q0),
    .conv_2_out_address1(grp_max_pool_2_fu_1117_conv_2_out_address1),
    .conv_2_out_ce1(grp_max_pool_2_fu_1117_conv_2_out_ce1),
    .conv_2_out_q1(conv_2_out_q1)
);

max_pool_1 grp_max_pool_1_fu_1125(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_max_pool_1_fu_1125_ap_start),
    .ap_done(grp_max_pool_1_fu_1125_ap_done),
    .ap_idle(grp_max_pool_1_fu_1125_ap_idle),
    .ap_ready(grp_max_pool_1_fu_1125_ap_ready),
    .conv_out_address0(grp_max_pool_1_fu_1125_conv_out_address0),
    .conv_out_ce0(grp_max_pool_1_fu_1125_conv_out_ce0),
    .conv_out_q0(conv_1_out_q0),
    .conv_out_address1(grp_max_pool_1_fu_1125_conv_out_address1),
    .conv_out_ce1(grp_max_pool_1_fu_1125_conv_out_ce1),
    .conv_out_q1(conv_1_out_q1),
    .max_pool_out_0_address0(grp_max_pool_1_fu_1125_max_pool_out_0_address0),
    .max_pool_out_0_ce0(grp_max_pool_1_fu_1125_max_pool_out_0_ce0),
    .max_pool_out_0_we0(grp_max_pool_1_fu_1125_max_pool_out_0_we0),
    .max_pool_out_0_d0(grp_max_pool_1_fu_1125_max_pool_out_0_d0),
    .max_pool_out_1_address0(grp_max_pool_1_fu_1125_max_pool_out_1_address0),
    .max_pool_out_1_ce0(grp_max_pool_1_fu_1125_max_pool_out_1_ce0),
    .max_pool_out_1_we0(grp_max_pool_1_fu_1125_max_pool_out_1_we0),
    .max_pool_out_1_d0(grp_max_pool_1_fu_1125_max_pool_out_1_d0),
    .max_pool_out_2_address0(grp_max_pool_1_fu_1125_max_pool_out_2_address0),
    .max_pool_out_2_ce0(grp_max_pool_1_fu_1125_max_pool_out_2_ce0),
    .max_pool_out_2_we0(grp_max_pool_1_fu_1125_max_pool_out_2_we0),
    .max_pool_out_2_d0(grp_max_pool_1_fu_1125_max_pool_out_2_d0),
    .max_pool_out_3_address0(grp_max_pool_1_fu_1125_max_pool_out_3_address0),
    .max_pool_out_3_ce0(grp_max_pool_1_fu_1125_max_pool_out_3_ce0),
    .max_pool_out_3_we0(grp_max_pool_1_fu_1125_max_pool_out_3_we0),
    .max_pool_out_3_d0(grp_max_pool_1_fu_1125_max_pool_out_3_d0),
    .max_pool_out_4_address0(grp_max_pool_1_fu_1125_max_pool_out_4_address0),
    .max_pool_out_4_ce0(grp_max_pool_1_fu_1125_max_pool_out_4_ce0),
    .max_pool_out_4_we0(grp_max_pool_1_fu_1125_max_pool_out_4_we0),
    .max_pool_out_4_d0(grp_max_pool_1_fu_1125_max_pool_out_4_d0),
    .max_pool_out_5_address0(grp_max_pool_1_fu_1125_max_pool_out_5_address0),
    .max_pool_out_5_ce0(grp_max_pool_1_fu_1125_max_pool_out_5_ce0),
    .max_pool_out_5_we0(grp_max_pool_1_fu_1125_max_pool_out_5_we0),
    .max_pool_out_5_d0(grp_max_pool_1_fu_1125_max_pool_out_5_d0)
);

flat grp_flat_fu_1143(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_flat_fu_1143_ap_start),
    .ap_done(grp_flat_fu_1143_ap_done),
    .ap_idle(grp_flat_fu_1143_ap_idle),
    .ap_ready(grp_flat_fu_1143_ap_ready),
    .max_pool_out_address0(grp_flat_fu_1143_max_pool_out_address0),
    .max_pool_out_ce0(grp_flat_fu_1143_max_pool_out_ce0),
    .max_pool_out_q0(max_pool_2_out_q0),
    .flat_array_0_address0(grp_flat_fu_1143_flat_array_0_address0),
    .flat_array_0_ce0(grp_flat_fu_1143_flat_array_0_ce0),
    .flat_array_0_we0(grp_flat_fu_1143_flat_array_0_we0),
    .flat_array_0_d0(grp_flat_fu_1143_flat_array_0_d0),
    .flat_array_1_address0(grp_flat_fu_1143_flat_array_1_address0),
    .flat_array_1_ce0(grp_flat_fu_1143_flat_array_1_ce0),
    .flat_array_1_we0(grp_flat_fu_1143_flat_array_1_we0),
    .flat_array_1_d0(grp_flat_fu_1143_flat_array_1_d0),
    .flat_array_2_address0(grp_flat_fu_1143_flat_array_2_address0),
    .flat_array_2_ce0(grp_flat_fu_1143_flat_array_2_ce0),
    .flat_array_2_we0(grp_flat_fu_1143_flat_array_2_we0),
    .flat_array_2_d0(grp_flat_fu_1143_flat_array_2_d0),
    .flat_array_3_address0(grp_flat_fu_1143_flat_array_3_address0),
    .flat_array_3_ce0(grp_flat_fu_1143_flat_array_3_ce0),
    .flat_array_3_we0(grp_flat_fu_1143_flat_array_3_we0),
    .flat_array_3_d0(grp_flat_fu_1143_flat_array_3_d0),
    .flat_array_4_address0(grp_flat_fu_1143_flat_array_4_address0),
    .flat_array_4_ce0(grp_flat_fu_1143_flat_array_4_ce0),
    .flat_array_4_we0(grp_flat_fu_1143_flat_array_4_we0),
    .flat_array_4_d0(grp_flat_fu_1143_flat_array_4_d0),
    .flat_array_5_address0(grp_flat_fu_1143_flat_array_5_address0),
    .flat_array_5_ce0(grp_flat_fu_1143_flat_array_5_ce0),
    .flat_array_5_we0(grp_flat_fu_1143_flat_array_5_we0),
    .flat_array_5_d0(grp_flat_fu_1143_flat_array_5_d0),
    .flat_array_6_address0(grp_flat_fu_1143_flat_array_6_address0),
    .flat_array_6_ce0(grp_flat_fu_1143_flat_array_6_ce0),
    .flat_array_6_we0(grp_flat_fu_1143_flat_array_6_we0),
    .flat_array_6_d0(grp_flat_fu_1143_flat_array_6_d0),
    .flat_array_7_address0(grp_flat_fu_1143_flat_array_7_address0),
    .flat_array_7_ce0(grp_flat_fu_1143_flat_array_7_ce0),
    .flat_array_7_we0(grp_flat_fu_1143_flat_array_7_we0),
    .flat_array_7_d0(grp_flat_fu_1143_flat_array_7_d0),
    .flat_array_8_address0(grp_flat_fu_1143_flat_array_8_address0),
    .flat_array_8_ce0(grp_flat_fu_1143_flat_array_8_ce0),
    .flat_array_8_we0(grp_flat_fu_1143_flat_array_8_we0),
    .flat_array_8_d0(grp_flat_fu_1143_flat_array_8_d0),
    .flat_array_9_address0(grp_flat_fu_1143_flat_array_9_address0),
    .flat_array_9_ce0(grp_flat_fu_1143_flat_array_9_ce0),
    .flat_array_9_we0(grp_flat_fu_1143_flat_array_9_we0),
    .flat_array_9_d0(grp_flat_fu_1143_flat_array_9_d0),
    .flat_array_10_address0(grp_flat_fu_1143_flat_array_10_address0),
    .flat_array_10_ce0(grp_flat_fu_1143_flat_array_10_ce0),
    .flat_array_10_we0(grp_flat_fu_1143_flat_array_10_we0),
    .flat_array_10_d0(grp_flat_fu_1143_flat_array_10_d0),
    .flat_array_11_address0(grp_flat_fu_1143_flat_array_11_address0),
    .flat_array_11_ce0(grp_flat_fu_1143_flat_array_11_ce0),
    .flat_array_11_we0(grp_flat_fu_1143_flat_array_11_we0),
    .flat_array_11_d0(grp_flat_fu_1143_flat_array_11_d0),
    .flat_array_12_address0(grp_flat_fu_1143_flat_array_12_address0),
    .flat_array_12_ce0(grp_flat_fu_1143_flat_array_12_ce0),
    .flat_array_12_we0(grp_flat_fu_1143_flat_array_12_we0),
    .flat_array_12_d0(grp_flat_fu_1143_flat_array_12_d0),
    .flat_array_13_address0(grp_flat_fu_1143_flat_array_13_address0),
    .flat_array_13_ce0(grp_flat_fu_1143_flat_array_13_ce0),
    .flat_array_13_we0(grp_flat_fu_1143_flat_array_13_we0),
    .flat_array_13_d0(grp_flat_fu_1143_flat_array_13_d0),
    .flat_array_14_address0(grp_flat_fu_1143_flat_array_14_address0),
    .flat_array_14_ce0(grp_flat_fu_1143_flat_array_14_ce0),
    .flat_array_14_we0(grp_flat_fu_1143_flat_array_14_we0),
    .flat_array_14_d0(grp_flat_fu_1143_flat_array_14_d0),
    .flat_array_15_address0(grp_flat_fu_1143_flat_array_15_address0),
    .flat_array_15_ce0(grp_flat_fu_1143_flat_array_15_ce0),
    .flat_array_15_we0(grp_flat_fu_1143_flat_array_15_we0),
    .flat_array_15_d0(grp_flat_fu_1143_flat_array_15_d0),
    .flat_array_16_address0(grp_flat_fu_1143_flat_array_16_address0),
    .flat_array_16_ce0(grp_flat_fu_1143_flat_array_16_ce0),
    .flat_array_16_we0(grp_flat_fu_1143_flat_array_16_we0),
    .flat_array_16_d0(grp_flat_fu_1143_flat_array_16_d0),
    .flat_array_17_address0(grp_flat_fu_1143_flat_array_17_address0),
    .flat_array_17_ce0(grp_flat_fu_1143_flat_array_17_ce0),
    .flat_array_17_we0(grp_flat_fu_1143_flat_array_17_we0),
    .flat_array_17_d0(grp_flat_fu_1143_flat_array_17_d0),
    .flat_array_18_address0(grp_flat_fu_1143_flat_array_18_address0),
    .flat_array_18_ce0(grp_flat_fu_1143_flat_array_18_ce0),
    .flat_array_18_we0(grp_flat_fu_1143_flat_array_18_we0),
    .flat_array_18_d0(grp_flat_fu_1143_flat_array_18_d0),
    .flat_array_19_address0(grp_flat_fu_1143_flat_array_19_address0),
    .flat_array_19_ce0(grp_flat_fu_1143_flat_array_19_ce0),
    .flat_array_19_we0(grp_flat_fu_1143_flat_array_19_we0),
    .flat_array_19_d0(grp_flat_fu_1143_flat_array_19_d0),
    .flat_array_20_address0(grp_flat_fu_1143_flat_array_20_address0),
    .flat_array_20_ce0(grp_flat_fu_1143_flat_array_20_ce0),
    .flat_array_20_we0(grp_flat_fu_1143_flat_array_20_we0),
    .flat_array_20_d0(grp_flat_fu_1143_flat_array_20_d0),
    .flat_array_21_address0(grp_flat_fu_1143_flat_array_21_address0),
    .flat_array_21_ce0(grp_flat_fu_1143_flat_array_21_ce0),
    .flat_array_21_we0(grp_flat_fu_1143_flat_array_21_we0),
    .flat_array_21_d0(grp_flat_fu_1143_flat_array_21_d0),
    .flat_array_22_address0(grp_flat_fu_1143_flat_array_22_address0),
    .flat_array_22_ce0(grp_flat_fu_1143_flat_array_22_ce0),
    .flat_array_22_we0(grp_flat_fu_1143_flat_array_22_we0),
    .flat_array_22_d0(grp_flat_fu_1143_flat_array_22_d0),
    .flat_array_23_address0(grp_flat_fu_1143_flat_array_23_address0),
    .flat_array_23_ce0(grp_flat_fu_1143_flat_array_23_ce0),
    .flat_array_23_we0(grp_flat_fu_1143_flat_array_23_we0),
    .flat_array_23_d0(grp_flat_fu_1143_flat_array_23_d0),
    .flat_array_24_address0(grp_flat_fu_1143_flat_array_24_address0),
    .flat_array_24_ce0(grp_flat_fu_1143_flat_array_24_ce0),
    .flat_array_24_we0(grp_flat_fu_1143_flat_array_24_we0),
    .flat_array_24_d0(grp_flat_fu_1143_flat_array_24_d0),
    .flat_array_25_address0(grp_flat_fu_1143_flat_array_25_address0),
    .flat_array_25_ce0(grp_flat_fu_1143_flat_array_25_ce0),
    .flat_array_25_we0(grp_flat_fu_1143_flat_array_25_we0),
    .flat_array_25_d0(grp_flat_fu_1143_flat_array_25_d0),
    .flat_array_26_address0(grp_flat_fu_1143_flat_array_26_address0),
    .flat_array_26_ce0(grp_flat_fu_1143_flat_array_26_ce0),
    .flat_array_26_we0(grp_flat_fu_1143_flat_array_26_we0),
    .flat_array_26_d0(grp_flat_fu_1143_flat_array_26_d0),
    .flat_array_27_address0(grp_flat_fu_1143_flat_array_27_address0),
    .flat_array_27_ce0(grp_flat_fu_1143_flat_array_27_ce0),
    .flat_array_27_we0(grp_flat_fu_1143_flat_array_27_we0),
    .flat_array_27_d0(grp_flat_fu_1143_flat_array_27_d0),
    .flat_array_28_address0(grp_flat_fu_1143_flat_array_28_address0),
    .flat_array_28_ce0(grp_flat_fu_1143_flat_array_28_ce0),
    .flat_array_28_we0(grp_flat_fu_1143_flat_array_28_we0),
    .flat_array_28_d0(grp_flat_fu_1143_flat_array_28_d0),
    .flat_array_29_address0(grp_flat_fu_1143_flat_array_29_address0),
    .flat_array_29_ce0(grp_flat_fu_1143_flat_array_29_ce0),
    .flat_array_29_we0(grp_flat_fu_1143_flat_array_29_we0),
    .flat_array_29_d0(grp_flat_fu_1143_flat_array_29_d0),
    .flat_array_30_address0(grp_flat_fu_1143_flat_array_30_address0),
    .flat_array_30_ce0(grp_flat_fu_1143_flat_array_30_ce0),
    .flat_array_30_we0(grp_flat_fu_1143_flat_array_30_we0),
    .flat_array_30_d0(grp_flat_fu_1143_flat_array_30_d0),
    .flat_array_31_address0(grp_flat_fu_1143_flat_array_31_address0),
    .flat_array_31_ce0(grp_flat_fu_1143_flat_array_31_ce0),
    .flat_array_31_we0(grp_flat_fu_1143_flat_array_31_we0),
    .flat_array_31_d0(grp_flat_fu_1143_flat_array_31_d0),
    .flat_array_32_address0(grp_flat_fu_1143_flat_array_32_address0),
    .flat_array_32_ce0(grp_flat_fu_1143_flat_array_32_ce0),
    .flat_array_32_we0(grp_flat_fu_1143_flat_array_32_we0),
    .flat_array_32_d0(grp_flat_fu_1143_flat_array_32_d0),
    .flat_array_33_address0(grp_flat_fu_1143_flat_array_33_address0),
    .flat_array_33_ce0(grp_flat_fu_1143_flat_array_33_ce0),
    .flat_array_33_we0(grp_flat_fu_1143_flat_array_33_we0),
    .flat_array_33_d0(grp_flat_fu_1143_flat_array_33_d0),
    .flat_array_34_address0(grp_flat_fu_1143_flat_array_34_address0),
    .flat_array_34_ce0(grp_flat_fu_1143_flat_array_34_ce0),
    .flat_array_34_we0(grp_flat_fu_1143_flat_array_34_we0),
    .flat_array_34_d0(grp_flat_fu_1143_flat_array_34_d0),
    .flat_array_35_address0(grp_flat_fu_1143_flat_array_35_address0),
    .flat_array_35_ce0(grp_flat_fu_1143_flat_array_35_ce0),
    .flat_array_35_we0(grp_flat_fu_1143_flat_array_35_we0),
    .flat_array_35_d0(grp_flat_fu_1143_flat_array_35_d0),
    .flat_array_36_address0(grp_flat_fu_1143_flat_array_36_address0),
    .flat_array_36_ce0(grp_flat_fu_1143_flat_array_36_ce0),
    .flat_array_36_we0(grp_flat_fu_1143_flat_array_36_we0),
    .flat_array_36_d0(grp_flat_fu_1143_flat_array_36_d0),
    .flat_array_37_address0(grp_flat_fu_1143_flat_array_37_address0),
    .flat_array_37_ce0(grp_flat_fu_1143_flat_array_37_ce0),
    .flat_array_37_we0(grp_flat_fu_1143_flat_array_37_we0),
    .flat_array_37_d0(grp_flat_fu_1143_flat_array_37_d0),
    .flat_array_38_address0(grp_flat_fu_1143_flat_array_38_address0),
    .flat_array_38_ce0(grp_flat_fu_1143_flat_array_38_ce0),
    .flat_array_38_we0(grp_flat_fu_1143_flat_array_38_we0),
    .flat_array_38_d0(grp_flat_fu_1143_flat_array_38_d0),
    .flat_array_39_address0(grp_flat_fu_1143_flat_array_39_address0),
    .flat_array_39_ce0(grp_flat_fu_1143_flat_array_39_ce0),
    .flat_array_39_we0(grp_flat_fu_1143_flat_array_39_we0),
    .flat_array_39_d0(grp_flat_fu_1143_flat_array_39_d0),
    .flat_array_40_address0(grp_flat_fu_1143_flat_array_40_address0),
    .flat_array_40_ce0(grp_flat_fu_1143_flat_array_40_ce0),
    .flat_array_40_we0(grp_flat_fu_1143_flat_array_40_we0),
    .flat_array_40_d0(grp_flat_fu_1143_flat_array_40_d0),
    .flat_array_41_address0(grp_flat_fu_1143_flat_array_41_address0),
    .flat_array_41_ce0(grp_flat_fu_1143_flat_array_41_ce0),
    .flat_array_41_we0(grp_flat_fu_1143_flat_array_41_we0),
    .flat_array_41_d0(grp_flat_fu_1143_flat_array_41_d0),
    .flat_array_42_address0(grp_flat_fu_1143_flat_array_42_address0),
    .flat_array_42_ce0(grp_flat_fu_1143_flat_array_42_ce0),
    .flat_array_42_we0(grp_flat_fu_1143_flat_array_42_we0),
    .flat_array_42_d0(grp_flat_fu_1143_flat_array_42_d0),
    .flat_array_43_address0(grp_flat_fu_1143_flat_array_43_address0),
    .flat_array_43_ce0(grp_flat_fu_1143_flat_array_43_ce0),
    .flat_array_43_we0(grp_flat_fu_1143_flat_array_43_we0),
    .flat_array_43_d0(grp_flat_fu_1143_flat_array_43_d0),
    .flat_array_44_address0(grp_flat_fu_1143_flat_array_44_address0),
    .flat_array_44_ce0(grp_flat_fu_1143_flat_array_44_ce0),
    .flat_array_44_we0(grp_flat_fu_1143_flat_array_44_we0),
    .flat_array_44_d0(grp_flat_fu_1143_flat_array_44_d0),
    .flat_array_45_address0(grp_flat_fu_1143_flat_array_45_address0),
    .flat_array_45_ce0(grp_flat_fu_1143_flat_array_45_ce0),
    .flat_array_45_we0(grp_flat_fu_1143_flat_array_45_we0),
    .flat_array_45_d0(grp_flat_fu_1143_flat_array_45_d0),
    .flat_array_46_address0(grp_flat_fu_1143_flat_array_46_address0),
    .flat_array_46_ce0(grp_flat_fu_1143_flat_array_46_ce0),
    .flat_array_46_we0(grp_flat_fu_1143_flat_array_46_we0),
    .flat_array_46_d0(grp_flat_fu_1143_flat_array_46_d0),
    .flat_array_47_address0(grp_flat_fu_1143_flat_array_47_address0),
    .flat_array_47_ce0(grp_flat_fu_1143_flat_array_47_ce0),
    .flat_array_47_we0(grp_flat_fu_1143_flat_array_47_we0),
    .flat_array_47_d0(grp_flat_fu_1143_flat_array_47_d0),
    .flat_array_48_address0(grp_flat_fu_1143_flat_array_48_address0),
    .flat_array_48_ce0(grp_flat_fu_1143_flat_array_48_ce0),
    .flat_array_48_we0(grp_flat_fu_1143_flat_array_48_we0),
    .flat_array_48_d0(grp_flat_fu_1143_flat_array_48_d0),
    .flat_array_49_address0(grp_flat_fu_1143_flat_array_49_address0),
    .flat_array_49_ce0(grp_flat_fu_1143_flat_array_49_ce0),
    .flat_array_49_we0(grp_flat_fu_1143_flat_array_49_we0),
    .flat_array_49_d0(grp_flat_fu_1143_flat_array_49_d0)
);

cnn_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nbkb_U351(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1249_p0),
    .din1(grp_fu_1249_p1),
    .ce(1'b1),
    .dout(grp_fu_1249_p2)
);

cnn_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ncud_U352(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706),
    .din1(dense_2_weights_q0),
    .ce(1'b1),
    .dout(grp_fu_1254_p2)
);

cnn_fcmp_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32ndEe_U353(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1249_p2),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_1260_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state15) & (grp_dense_1_fu_812_ap_done == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((1'b1 == ap_CS_fsm_state15) & (grp_dense_1_fu_812_ap_done == 1'b1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_1_fu_1098_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln23_fu_1266_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_conv_1_fu_1098_ap_start_reg <= 1'b1;
        end else if ((grp_conv_1_fu_1098_ap_ready == 1'b1)) begin
            grp_conv_1_fu_1098_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_2_fu_970_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_conv_2_fu_970_ap_start_reg <= 1'b1;
        end else if ((grp_conv_2_fu_970_ap_ready == 1'b1)) begin
            grp_conv_2_fu_970_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dense_1_fu_812_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_dense_1_fu_812_ap_start_reg <= 1'b1;
        end else if ((grp_dense_1_fu_812_ap_ready == 1'b1)) begin
            grp_dense_1_fu_812_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dense_out_fu_1105_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state28)) begin
            grp_dense_out_fu_1105_ap_start_reg <= 1'b1;
        end else if ((grp_dense_out_fu_1105_ap_ready == 1'b1)) begin
            grp_dense_out_fu_1105_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_flat_fu_1143_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_flat_fu_1143_ap_start_reg <= 1'b1;
        end else if ((grp_flat_fu_1143_ap_ready == 1'b1)) begin
            grp_flat_fu_1143_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_max_pool_1_fu_1125_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_max_pool_1_fu_1125_ap_start_reg <= 1'b1;
        end else if ((grp_max_pool_1_fu_1125_ap_ready == 1'b1)) begin
            grp_max_pool_1_fu_1125_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_max_pool_2_fu_1117_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_max_pool_2_fu_1117_ap_start_reg <= 1'b1;
        end else if ((grp_max_pool_2_fu_1117_ap_ready == 1'b1)) begin
            grp_max_pool_2_fu_1117_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1165)) begin
        if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd0))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_0_ret_reg_2547;
        end else if ((1'b1 == ap_condition_2322)) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_49_ret_reg_2792;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd48))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_48_ret_reg_2787;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd47))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_47_ret_reg_2782;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd46))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_46_ret_reg_2777;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd45))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_45_ret_reg_2772;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd44))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_44_ret_reg_2767;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd43))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_43_ret_reg_2762;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd42))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_42_ret_reg_2757;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd41))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_41_ret_reg_2752;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd40))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_40_ret_reg_2747;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd39))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_39_ret_reg_2742;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd38))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_38_ret_reg_2737;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd37))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_37_ret_reg_2732;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd36))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_36_ret_reg_2727;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd35))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_35_ret_reg_2722;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd34))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_34_ret_reg_2717;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd33))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_33_ret_reg_2712;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd32))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_32_ret_reg_2707;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd31))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_31_ret_reg_2702;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd30))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_30_ret_reg_2697;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd29))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_29_ret_reg_2692;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd28))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_28_ret_reg_2687;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd27))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_27_ret_reg_2682;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd26))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_26_ret_reg_2677;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd25))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_25_ret_reg_2672;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd24))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_24_ret_reg_2667;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd23))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_23_ret_reg_2662;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd22))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_22_ret_reg_2657;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd21))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_21_ret_reg_2652;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd20))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_20_ret_reg_2647;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd19))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_19_ret_reg_2642;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd18))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_18_ret_reg_2637;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd17))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_17_ret_reg_2632;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd16))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_16_ret_reg_2627;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd15))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_15_ret_reg_2622;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd14))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_14_ret_reg_2617;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd13))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_13_ret_reg_2612;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd12))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_12_ret_reg_2607;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd11))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_11_ret_reg_2602;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd10))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_10_ret_reg_2597;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd9))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_9_ret_reg_2592;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd8))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_8_ret_reg_2587;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd7))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_7_ret_reg_2582;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd6))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_6_ret_reg_2577;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd5))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_5_ret_reg_2572;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd4))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_4_ret_reg_2567;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd3))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_3_ret_reg_2562;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd2))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_2_ret_reg_2557;
        end else if (((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd1))) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_706 <= dense_1_out_1_ret_reg_2552;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_2797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_0_i_reg_672 <= select_ln14_2_reg_2816;
    end else if (((1'b1 == ap_CS_fsm_state15) & (grp_dense_1_fu_812_ap_done == 1'b1))) begin
        i_0_i_reg_672 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_1314_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_0_reg_629 <= i_reg_2259;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_629 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_2797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_661 <= add_ln9_reg_2801;
    end else if (((1'b1 == ap_CS_fsm_state15) & (grp_dense_1_fu_812_ap_done == 1'b1))) begin
        indvar_flatten_reg_661 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_1314_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ix_in_0_reg_617 <= ix_in_reg_2264;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ix_in_0_reg_617 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ix_in_1_reg_640 <= add_ln28_reg_2292;
    end else if (((icmp_ln23_fu_1266_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ix_in_1_reg_640 <= ix_in_0_reg_617;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_2797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        j_0_i_reg_695 <= j_1_reg_2837;
    end else if (((1'b1 == ap_CS_fsm_state15) & (grp_dense_1_fu_812_ap_done == 1'b1))) begin
        j_0_i_reg_695 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        j_0_reg_650 <= j_reg_2277;
    end else if (((icmp_ln23_fu_1266_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_0_reg_650 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_2797_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sum_0_i_reg_683 <= grp_fu_1249_p2;
    end else if (((1'b1 == ap_CS_fsm_state15) & (grp_dense_1_fu_812_ap_done == 1'b1))) begin
        sum_0_i_reg_683 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_1314_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        add_ln27_reg_2287 <= add_ln27_fu_1335_p2;
        add_ln28_reg_2292 <= add_ln28_fu_1340_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln9_reg_2801 <= add_ln9_fu_2106_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (grp_dense_1_fu_812_ap_done == 1'b1))) begin
        dense_1_out_0 <= grp_dense_1_fu_812_ap_return_0;
        dense_1_out_0_ret_reg_2547 <= grp_dense_1_fu_812_ap_return_0;
        dense_1_out_1 <= grp_dense_1_fu_812_ap_return_1;
        dense_1_out_10 <= grp_dense_1_fu_812_ap_return_10;
        dense_1_out_10_ret_reg_2597 <= grp_dense_1_fu_812_ap_return_10;
        dense_1_out_11 <= grp_dense_1_fu_812_ap_return_11;
        dense_1_out_11_ret_reg_2602 <= grp_dense_1_fu_812_ap_return_11;
        dense_1_out_12 <= grp_dense_1_fu_812_ap_return_12;
        dense_1_out_12_ret_reg_2607 <= grp_dense_1_fu_812_ap_return_12;
        dense_1_out_13 <= grp_dense_1_fu_812_ap_return_13;
        dense_1_out_13_ret_reg_2612 <= grp_dense_1_fu_812_ap_return_13;
        dense_1_out_14 <= grp_dense_1_fu_812_ap_return_14;
        dense_1_out_14_ret_reg_2617 <= grp_dense_1_fu_812_ap_return_14;
        dense_1_out_15 <= grp_dense_1_fu_812_ap_return_15;
        dense_1_out_15_ret_reg_2622 <= grp_dense_1_fu_812_ap_return_15;
        dense_1_out_16 <= grp_dense_1_fu_812_ap_return_16;
        dense_1_out_16_ret_reg_2627 <= grp_dense_1_fu_812_ap_return_16;
        dense_1_out_17 <= grp_dense_1_fu_812_ap_return_17;
        dense_1_out_17_ret_reg_2632 <= grp_dense_1_fu_812_ap_return_17;
        dense_1_out_18 <= grp_dense_1_fu_812_ap_return_18;
        dense_1_out_18_ret_reg_2637 <= grp_dense_1_fu_812_ap_return_18;
        dense_1_out_19 <= grp_dense_1_fu_812_ap_return_19;
        dense_1_out_19_ret_reg_2642 <= grp_dense_1_fu_812_ap_return_19;
        dense_1_out_1_ret_reg_2552 <= grp_dense_1_fu_812_ap_return_1;
        dense_1_out_2 <= grp_dense_1_fu_812_ap_return_2;
        dense_1_out_20 <= grp_dense_1_fu_812_ap_return_20;
        dense_1_out_20_ret_reg_2647 <= grp_dense_1_fu_812_ap_return_20;
        dense_1_out_21 <= grp_dense_1_fu_812_ap_return_21;
        dense_1_out_21_ret_reg_2652 <= grp_dense_1_fu_812_ap_return_21;
        dense_1_out_22 <= grp_dense_1_fu_812_ap_return_22;
        dense_1_out_22_ret_reg_2657 <= grp_dense_1_fu_812_ap_return_22;
        dense_1_out_23 <= grp_dense_1_fu_812_ap_return_23;
        dense_1_out_23_ret_reg_2662 <= grp_dense_1_fu_812_ap_return_23;
        dense_1_out_24 <= grp_dense_1_fu_812_ap_return_24;
        dense_1_out_24_ret_reg_2667 <= grp_dense_1_fu_812_ap_return_24;
        dense_1_out_25 <= grp_dense_1_fu_812_ap_return_25;
        dense_1_out_25_ret_reg_2672 <= grp_dense_1_fu_812_ap_return_25;
        dense_1_out_26 <= grp_dense_1_fu_812_ap_return_26;
        dense_1_out_26_ret_reg_2677 <= grp_dense_1_fu_812_ap_return_26;
        dense_1_out_27 <= grp_dense_1_fu_812_ap_return_27;
        dense_1_out_27_ret_reg_2682 <= grp_dense_1_fu_812_ap_return_27;
        dense_1_out_28 <= grp_dense_1_fu_812_ap_return_28;
        dense_1_out_28_ret_reg_2687 <= grp_dense_1_fu_812_ap_return_28;
        dense_1_out_29 <= grp_dense_1_fu_812_ap_return_29;
        dense_1_out_29_ret_reg_2692 <= grp_dense_1_fu_812_ap_return_29;
        dense_1_out_2_ret_reg_2557 <= grp_dense_1_fu_812_ap_return_2;
        dense_1_out_3 <= grp_dense_1_fu_812_ap_return_3;
        dense_1_out_30 <= grp_dense_1_fu_812_ap_return_30;
        dense_1_out_30_ret_reg_2697 <= grp_dense_1_fu_812_ap_return_30;
        dense_1_out_31 <= grp_dense_1_fu_812_ap_return_31;
        dense_1_out_31_ret_reg_2702 <= grp_dense_1_fu_812_ap_return_31;
        dense_1_out_32 <= grp_dense_1_fu_812_ap_return_32;
        dense_1_out_32_ret_reg_2707 <= grp_dense_1_fu_812_ap_return_32;
        dense_1_out_33 <= grp_dense_1_fu_812_ap_return_33;
        dense_1_out_33_ret_reg_2712 <= grp_dense_1_fu_812_ap_return_33;
        dense_1_out_34 <= grp_dense_1_fu_812_ap_return_34;
        dense_1_out_34_ret_reg_2717 <= grp_dense_1_fu_812_ap_return_34;
        dense_1_out_35 <= grp_dense_1_fu_812_ap_return_35;
        dense_1_out_35_ret_reg_2722 <= grp_dense_1_fu_812_ap_return_35;
        dense_1_out_36 <= grp_dense_1_fu_812_ap_return_36;
        dense_1_out_36_ret_reg_2727 <= grp_dense_1_fu_812_ap_return_36;
        dense_1_out_37 <= grp_dense_1_fu_812_ap_return_37;
        dense_1_out_37_ret_reg_2732 <= grp_dense_1_fu_812_ap_return_37;
        dense_1_out_38 <= grp_dense_1_fu_812_ap_return_38;
        dense_1_out_38_ret_reg_2737 <= grp_dense_1_fu_812_ap_return_38;
        dense_1_out_39 <= grp_dense_1_fu_812_ap_return_39;
        dense_1_out_39_ret_reg_2742 <= grp_dense_1_fu_812_ap_return_39;
        dense_1_out_3_ret_reg_2562 <= grp_dense_1_fu_812_ap_return_3;
        dense_1_out_4 <= grp_dense_1_fu_812_ap_return_4;
        dense_1_out_40 <= grp_dense_1_fu_812_ap_return_40;
        dense_1_out_40_ret_reg_2747 <= grp_dense_1_fu_812_ap_return_40;
        dense_1_out_41 <= grp_dense_1_fu_812_ap_return_41;
        dense_1_out_41_ret_reg_2752 <= grp_dense_1_fu_812_ap_return_41;
        dense_1_out_42 <= grp_dense_1_fu_812_ap_return_42;
        dense_1_out_42_ret_reg_2757 <= grp_dense_1_fu_812_ap_return_42;
        dense_1_out_43 <= grp_dense_1_fu_812_ap_return_43;
        dense_1_out_43_ret_reg_2762 <= grp_dense_1_fu_812_ap_return_43;
        dense_1_out_44 <= grp_dense_1_fu_812_ap_return_44;
        dense_1_out_44_ret_reg_2767 <= grp_dense_1_fu_812_ap_return_44;
        dense_1_out_45 <= grp_dense_1_fu_812_ap_return_45;
        dense_1_out_45_ret_reg_2772 <= grp_dense_1_fu_812_ap_return_45;
        dense_1_out_46 <= grp_dense_1_fu_812_ap_return_46;
        dense_1_out_46_ret_reg_2777 <= grp_dense_1_fu_812_ap_return_46;
        dense_1_out_47 <= grp_dense_1_fu_812_ap_return_47;
        dense_1_out_47_ret_reg_2782 <= grp_dense_1_fu_812_ap_return_47;
        dense_1_out_48 <= grp_dense_1_fu_812_ap_return_48;
        dense_1_out_48_ret_reg_2787 <= grp_dense_1_fu_812_ap_return_48;
        dense_1_out_49 <= grp_dense_1_fu_812_ap_return_49;
        dense_1_out_49_ret_reg_2792 <= grp_dense_1_fu_812_ap_return_49;
        dense_1_out_4_ret_reg_2567 <= grp_dense_1_fu_812_ap_return_4;
        dense_1_out_5 <= grp_dense_1_fu_812_ap_return_5;
        dense_1_out_5_ret_reg_2572 <= grp_dense_1_fu_812_ap_return_5;
        dense_1_out_6 <= grp_dense_1_fu_812_ap_return_6;
        dense_1_out_6_ret_reg_2577 <= grp_dense_1_fu_812_ap_return_6;
        dense_1_out_7 <= grp_dense_1_fu_812_ap_return_7;
        dense_1_out_7_ret_reg_2582 <= grp_dense_1_fu_812_ap_return_7;
        dense_1_out_8 <= grp_dense_1_fu_812_ap_return_8;
        dense_1_out_8_ret_reg_2587 <= grp_dense_1_fu_812_ap_return_8;
        dense_1_out_9 <= grp_dense_1_fu_812_ap_return_9;
        dense_1_out_9_ret_reg_2592 <= grp_dense_1_fu_812_ap_return_9;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_2259 <= i_fu_1272_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_2797 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln13_1_reg_2848 <= icmp_ln13_1_fu_2198_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln13_1_reg_2848_pp0_iter2_reg <= icmp_ln13_1_reg_2848;
        icmp_ln13_1_reg_2848_pp0_iter3_reg <= icmp_ln13_1_reg_2848_pp0_iter2_reg;
        icmp_ln9_reg_2797 <= icmp_ln9_fu_2100_p2;
        icmp_ln9_reg_2797_pp0_iter1_reg <= icmp_ln9_reg_2797;
        select_ln14_2_reg_2816_pp0_iter1_reg <= select_ln14_2_reg_2816;
        zext_ln14_reg_2852_pp0_iter3_reg[4 : 0] <= zext_ln14_reg_2852[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_fu_2100_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln13_reg_2806 <= icmp_ln13_fu_2118_p2;
        select_ln14_1_reg_2811 <= select_ln14_1_fu_2124_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_fu_1266_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ix_in_reg_2264 <= ix_in_fu_1278_p2;
        sub_ln27_reg_2269[10 : 2] <= sub_ln27_fu_1308_p2[10 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_2797 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        j_1_reg_2837 <= j_1_fu_2185_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        j_reg_2277 <= j_fu_1320_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_fu_2100_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln14_2_reg_2816 <= select_ln14_2_fu_2132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_2797_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sum_reg_2857 <= grp_fu_1249_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_2797 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        tmp_7_i_reg_2832 <= grp_fu_1254_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln13_1_reg_2848_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_i_reg_2873 <= grp_fu_1249_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_2797_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        zext_ln14_reg_2852[4 : 0] <= zext_ln14_fu_2203_p1[4 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln9_fu_2100_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state16 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state16 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) & (grp_dense_out_fu_1105_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln9_reg_2797 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_0_i_phi_fu_676_p4 = select_ln14_2_reg_2816;
    end else begin
        ap_phi_mux_i_0_i_phi_fu_676_p4 = i_0_i_reg_672;
    end
end

always @ (*) begin
    if (((icmp_ln9_reg_2797 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_665_p4 = add_ln9_reg_2801;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_665_p4 = indvar_flatten_reg_661;
    end
end

always @ (*) begin
    if (((icmp_ln9_reg_2797 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_j_0_i_phi_fu_699_p4 = j_1_reg_2837;
    end else begin
        ap_phi_mux_j_0_i_phi_fu_699_p4 = j_0_i_reg_695;
    end
end

always @ (*) begin
    if (((icmp_ln9_reg_2797_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_sum_0_i_phi_fu_687_p4 = grp_fu_1249_p2;
    end else begin
        ap_phi_mux_sum_0_i_phi_fu_687_p4 = sum_0_i_reg_683;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) & (grp_dense_out_fu_1105_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        cnn_input_EN_A = 1'b1;
    end else begin
        cnn_input_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_address0 = sext_ln27_fu_1346_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv_1_input_address0 = grp_conv_1_fu_1098_input_r_address0;
    end else begin
        conv_1_input_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv_1_input_ce0 = grp_conv_1_fu_1098_input_r_ce0;
    end else begin
        conv_1_input_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        conv_1_input_ce1 = grp_conv_1_fu_1098_input_r_ce1;
    end else begin
        conv_1_input_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_we0 = 1'b1;
    end else begin
        conv_1_input_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_1_out_address0 = grp_max_pool_1_fu_1125_conv_out_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv_1_out_address0 = grp_conv_1_fu_1098_conv_1_out_address0;
    end else begin
        conv_1_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_1_out_address1 = grp_max_pool_1_fu_1125_conv_out_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv_1_out_address1 = grp_conv_1_fu_1098_conv_1_out_address1;
    end else begin
        conv_1_out_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_1_out_ce0 = grp_max_pool_1_fu_1125_conv_out_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv_1_out_ce0 = grp_conv_1_fu_1098_conv_1_out_ce0;
    end else begin
        conv_1_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_1_out_ce1 = grp_max_pool_1_fu_1125_conv_out_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv_1_out_ce1 = grp_conv_1_fu_1098_conv_1_out_ce1;
    end else begin
        conv_1_out_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        conv_1_out_we0 = grp_conv_1_fu_1098_conv_1_out_we0;
    end else begin
        conv_1_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        conv_1_out_we1 = grp_conv_1_fu_1098_conv_1_out_we1;
    end else begin
        conv_1_out_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_2_out_address0 = grp_max_pool_2_fu_1117_conv_2_out_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_2_out_address0 = grp_conv_2_fu_970_conv_out_address0;
    end else begin
        conv_2_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_2_out_ce0 = grp_max_pool_2_fu_1117_conv_2_out_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_2_out_ce0 = grp_conv_2_fu_970_conv_out_ce0;
    end else begin
        conv_2_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_2_out_ce1 = grp_max_pool_2_fu_1117_conv_2_out_ce1;
    end else begin
        conv_2_out_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_2_out_we0 = grp_conv_2_fu_970_conv_out_we0;
    end else begin
        conv_2_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dense_2_bias_ce0 = 1'b1;
    end else begin
        dense_2_bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dense_2_out_address0 = zext_ln14_reg_2852_pp0_iter3_reg;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_2_out_address0 = grp_dense_out_fu_1105_dense_2_out_address0;
    end else begin
        dense_2_out_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        dense_2_out_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_2_out_ce0 = grp_dense_out_fu_1105_dense_2_out_ce0;
    end else begin
        dense_2_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln13_1_reg_2848_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        dense_2_out_we0 = 1'b1;
    end else begin
        dense_2_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dense_2_weights_ce0 = 1'b1;
    end else begin
        dense_2_weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_0_address0 = grp_flat_fu_1143_flat_array_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_0_address0 = grp_dense_1_fu_812_flat_array_0_address0;
    end else begin
        flat_array_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_0_ce0 = grp_flat_fu_1143_flat_array_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_0_ce0 = grp_dense_1_fu_812_flat_array_0_ce0;
    end else begin
        flat_array_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_0_ce1 = grp_dense_1_fu_812_flat_array_0_ce1;
    end else begin
        flat_array_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_0_we0 = grp_flat_fu_1143_flat_array_0_we0;
    end else begin
        flat_array_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_10_address0 = grp_flat_fu_1143_flat_array_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_10_address0 = grp_dense_1_fu_812_flat_array_10_address0;
    end else begin
        flat_array_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_10_ce0 = grp_flat_fu_1143_flat_array_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_10_ce0 = grp_dense_1_fu_812_flat_array_10_ce0;
    end else begin
        flat_array_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_10_ce1 = grp_dense_1_fu_812_flat_array_10_ce1;
    end else begin
        flat_array_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_10_we0 = grp_flat_fu_1143_flat_array_10_we0;
    end else begin
        flat_array_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_11_address0 = grp_flat_fu_1143_flat_array_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_11_address0 = grp_dense_1_fu_812_flat_array_11_address0;
    end else begin
        flat_array_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_11_ce0 = grp_flat_fu_1143_flat_array_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_11_ce0 = grp_dense_1_fu_812_flat_array_11_ce0;
    end else begin
        flat_array_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_11_ce1 = grp_dense_1_fu_812_flat_array_11_ce1;
    end else begin
        flat_array_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_11_we0 = grp_flat_fu_1143_flat_array_11_we0;
    end else begin
        flat_array_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_12_address0 = grp_flat_fu_1143_flat_array_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_12_address0 = grp_dense_1_fu_812_flat_array_12_address0;
    end else begin
        flat_array_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_12_ce0 = grp_flat_fu_1143_flat_array_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_12_ce0 = grp_dense_1_fu_812_flat_array_12_ce0;
    end else begin
        flat_array_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_12_ce1 = grp_dense_1_fu_812_flat_array_12_ce1;
    end else begin
        flat_array_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_12_we0 = grp_flat_fu_1143_flat_array_12_we0;
    end else begin
        flat_array_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_13_address0 = grp_flat_fu_1143_flat_array_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_13_address0 = grp_dense_1_fu_812_flat_array_13_address0;
    end else begin
        flat_array_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_13_ce0 = grp_flat_fu_1143_flat_array_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_13_ce0 = grp_dense_1_fu_812_flat_array_13_ce0;
    end else begin
        flat_array_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_13_ce1 = grp_dense_1_fu_812_flat_array_13_ce1;
    end else begin
        flat_array_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_13_we0 = grp_flat_fu_1143_flat_array_13_we0;
    end else begin
        flat_array_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_14_address0 = grp_flat_fu_1143_flat_array_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_14_address0 = grp_dense_1_fu_812_flat_array_14_address0;
    end else begin
        flat_array_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_14_ce0 = grp_flat_fu_1143_flat_array_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_14_ce0 = grp_dense_1_fu_812_flat_array_14_ce0;
    end else begin
        flat_array_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_14_ce1 = grp_dense_1_fu_812_flat_array_14_ce1;
    end else begin
        flat_array_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_14_we0 = grp_flat_fu_1143_flat_array_14_we0;
    end else begin
        flat_array_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_15_address0 = grp_flat_fu_1143_flat_array_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_15_address0 = grp_dense_1_fu_812_flat_array_15_address0;
    end else begin
        flat_array_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_15_ce0 = grp_flat_fu_1143_flat_array_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_15_ce0 = grp_dense_1_fu_812_flat_array_15_ce0;
    end else begin
        flat_array_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_15_ce1 = grp_dense_1_fu_812_flat_array_15_ce1;
    end else begin
        flat_array_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_15_we0 = grp_flat_fu_1143_flat_array_15_we0;
    end else begin
        flat_array_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_16_address0 = grp_flat_fu_1143_flat_array_16_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_16_address0 = grp_dense_1_fu_812_flat_array_16_address0;
    end else begin
        flat_array_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_16_ce0 = grp_flat_fu_1143_flat_array_16_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_16_ce0 = grp_dense_1_fu_812_flat_array_16_ce0;
    end else begin
        flat_array_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_16_ce1 = grp_dense_1_fu_812_flat_array_16_ce1;
    end else begin
        flat_array_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_16_we0 = grp_flat_fu_1143_flat_array_16_we0;
    end else begin
        flat_array_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_17_address0 = grp_flat_fu_1143_flat_array_17_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_17_address0 = grp_dense_1_fu_812_flat_array_17_address0;
    end else begin
        flat_array_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_17_ce0 = grp_flat_fu_1143_flat_array_17_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_17_ce0 = grp_dense_1_fu_812_flat_array_17_ce0;
    end else begin
        flat_array_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_17_ce1 = grp_dense_1_fu_812_flat_array_17_ce1;
    end else begin
        flat_array_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_17_we0 = grp_flat_fu_1143_flat_array_17_we0;
    end else begin
        flat_array_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_18_address0 = grp_flat_fu_1143_flat_array_18_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_18_address0 = grp_dense_1_fu_812_flat_array_18_address0;
    end else begin
        flat_array_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_18_ce0 = grp_flat_fu_1143_flat_array_18_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_18_ce0 = grp_dense_1_fu_812_flat_array_18_ce0;
    end else begin
        flat_array_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_18_ce1 = grp_dense_1_fu_812_flat_array_18_ce1;
    end else begin
        flat_array_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_18_we0 = grp_flat_fu_1143_flat_array_18_we0;
    end else begin
        flat_array_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_19_address0 = grp_flat_fu_1143_flat_array_19_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_19_address0 = grp_dense_1_fu_812_flat_array_19_address0;
    end else begin
        flat_array_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_19_ce0 = grp_flat_fu_1143_flat_array_19_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_19_ce0 = grp_dense_1_fu_812_flat_array_19_ce0;
    end else begin
        flat_array_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_19_ce1 = grp_dense_1_fu_812_flat_array_19_ce1;
    end else begin
        flat_array_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_19_we0 = grp_flat_fu_1143_flat_array_19_we0;
    end else begin
        flat_array_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_1_address0 = grp_flat_fu_1143_flat_array_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_1_address0 = grp_dense_1_fu_812_flat_array_1_address0;
    end else begin
        flat_array_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_1_ce0 = grp_flat_fu_1143_flat_array_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_1_ce0 = grp_dense_1_fu_812_flat_array_1_ce0;
    end else begin
        flat_array_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_1_ce1 = grp_dense_1_fu_812_flat_array_1_ce1;
    end else begin
        flat_array_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_1_we0 = grp_flat_fu_1143_flat_array_1_we0;
    end else begin
        flat_array_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_20_address0 = grp_flat_fu_1143_flat_array_20_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_20_address0 = grp_dense_1_fu_812_flat_array_20_address0;
    end else begin
        flat_array_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_20_ce0 = grp_flat_fu_1143_flat_array_20_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_20_ce0 = grp_dense_1_fu_812_flat_array_20_ce0;
    end else begin
        flat_array_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_20_ce1 = grp_dense_1_fu_812_flat_array_20_ce1;
    end else begin
        flat_array_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_20_we0 = grp_flat_fu_1143_flat_array_20_we0;
    end else begin
        flat_array_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_21_address0 = grp_flat_fu_1143_flat_array_21_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_21_address0 = grp_dense_1_fu_812_flat_array_21_address0;
    end else begin
        flat_array_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_21_ce0 = grp_flat_fu_1143_flat_array_21_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_21_ce0 = grp_dense_1_fu_812_flat_array_21_ce0;
    end else begin
        flat_array_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_21_ce1 = grp_dense_1_fu_812_flat_array_21_ce1;
    end else begin
        flat_array_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_21_we0 = grp_flat_fu_1143_flat_array_21_we0;
    end else begin
        flat_array_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_22_address0 = grp_flat_fu_1143_flat_array_22_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_22_address0 = grp_dense_1_fu_812_flat_array_22_address0;
    end else begin
        flat_array_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_22_ce0 = grp_flat_fu_1143_flat_array_22_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_22_ce0 = grp_dense_1_fu_812_flat_array_22_ce0;
    end else begin
        flat_array_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_22_ce1 = grp_dense_1_fu_812_flat_array_22_ce1;
    end else begin
        flat_array_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_22_we0 = grp_flat_fu_1143_flat_array_22_we0;
    end else begin
        flat_array_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_23_address0 = grp_flat_fu_1143_flat_array_23_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_23_address0 = grp_dense_1_fu_812_flat_array_23_address0;
    end else begin
        flat_array_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_23_ce0 = grp_flat_fu_1143_flat_array_23_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_23_ce0 = grp_dense_1_fu_812_flat_array_23_ce0;
    end else begin
        flat_array_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_23_ce1 = grp_dense_1_fu_812_flat_array_23_ce1;
    end else begin
        flat_array_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_23_we0 = grp_flat_fu_1143_flat_array_23_we0;
    end else begin
        flat_array_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_24_address0 = grp_flat_fu_1143_flat_array_24_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_24_address0 = grp_dense_1_fu_812_flat_array_24_address0;
    end else begin
        flat_array_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_24_ce0 = grp_flat_fu_1143_flat_array_24_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_24_ce0 = grp_dense_1_fu_812_flat_array_24_ce0;
    end else begin
        flat_array_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_24_ce1 = grp_dense_1_fu_812_flat_array_24_ce1;
    end else begin
        flat_array_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_24_we0 = grp_flat_fu_1143_flat_array_24_we0;
    end else begin
        flat_array_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_25_address0 = grp_flat_fu_1143_flat_array_25_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_25_address0 = grp_dense_1_fu_812_flat_array_25_address0;
    end else begin
        flat_array_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_25_ce0 = grp_flat_fu_1143_flat_array_25_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_25_ce0 = grp_dense_1_fu_812_flat_array_25_ce0;
    end else begin
        flat_array_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_25_ce1 = grp_dense_1_fu_812_flat_array_25_ce1;
    end else begin
        flat_array_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_25_we0 = grp_flat_fu_1143_flat_array_25_we0;
    end else begin
        flat_array_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_26_address0 = grp_flat_fu_1143_flat_array_26_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_26_address0 = grp_dense_1_fu_812_flat_array_26_address0;
    end else begin
        flat_array_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_26_ce0 = grp_flat_fu_1143_flat_array_26_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_26_ce0 = grp_dense_1_fu_812_flat_array_26_ce0;
    end else begin
        flat_array_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_26_ce1 = grp_dense_1_fu_812_flat_array_26_ce1;
    end else begin
        flat_array_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_26_we0 = grp_flat_fu_1143_flat_array_26_we0;
    end else begin
        flat_array_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_27_address0 = grp_flat_fu_1143_flat_array_27_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_27_address0 = grp_dense_1_fu_812_flat_array_27_address0;
    end else begin
        flat_array_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_27_ce0 = grp_flat_fu_1143_flat_array_27_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_27_ce0 = grp_dense_1_fu_812_flat_array_27_ce0;
    end else begin
        flat_array_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_27_ce1 = grp_dense_1_fu_812_flat_array_27_ce1;
    end else begin
        flat_array_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_27_we0 = grp_flat_fu_1143_flat_array_27_we0;
    end else begin
        flat_array_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_28_address0 = grp_flat_fu_1143_flat_array_28_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_28_address0 = grp_dense_1_fu_812_flat_array_28_address0;
    end else begin
        flat_array_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_28_ce0 = grp_flat_fu_1143_flat_array_28_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_28_ce0 = grp_dense_1_fu_812_flat_array_28_ce0;
    end else begin
        flat_array_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_28_ce1 = grp_dense_1_fu_812_flat_array_28_ce1;
    end else begin
        flat_array_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_28_we0 = grp_flat_fu_1143_flat_array_28_we0;
    end else begin
        flat_array_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_29_address0 = grp_flat_fu_1143_flat_array_29_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_29_address0 = grp_dense_1_fu_812_flat_array_29_address0;
    end else begin
        flat_array_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_29_ce0 = grp_flat_fu_1143_flat_array_29_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_29_ce0 = grp_dense_1_fu_812_flat_array_29_ce0;
    end else begin
        flat_array_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_29_ce1 = grp_dense_1_fu_812_flat_array_29_ce1;
    end else begin
        flat_array_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_29_we0 = grp_flat_fu_1143_flat_array_29_we0;
    end else begin
        flat_array_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_2_address0 = grp_flat_fu_1143_flat_array_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_2_address0 = grp_dense_1_fu_812_flat_array_2_address0;
    end else begin
        flat_array_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_2_ce0 = grp_flat_fu_1143_flat_array_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_2_ce0 = grp_dense_1_fu_812_flat_array_2_ce0;
    end else begin
        flat_array_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_2_ce1 = grp_dense_1_fu_812_flat_array_2_ce1;
    end else begin
        flat_array_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_2_we0 = grp_flat_fu_1143_flat_array_2_we0;
    end else begin
        flat_array_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_30_address0 = grp_flat_fu_1143_flat_array_30_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_30_address0 = grp_dense_1_fu_812_flat_array_30_address0;
    end else begin
        flat_array_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_30_ce0 = grp_flat_fu_1143_flat_array_30_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_30_ce0 = grp_dense_1_fu_812_flat_array_30_ce0;
    end else begin
        flat_array_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_30_ce1 = grp_dense_1_fu_812_flat_array_30_ce1;
    end else begin
        flat_array_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_30_we0 = grp_flat_fu_1143_flat_array_30_we0;
    end else begin
        flat_array_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_31_address0 = grp_flat_fu_1143_flat_array_31_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_31_address0 = grp_dense_1_fu_812_flat_array_31_address0;
    end else begin
        flat_array_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_31_ce0 = grp_flat_fu_1143_flat_array_31_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_31_ce0 = grp_dense_1_fu_812_flat_array_31_ce0;
    end else begin
        flat_array_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_31_ce1 = grp_dense_1_fu_812_flat_array_31_ce1;
    end else begin
        flat_array_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_31_we0 = grp_flat_fu_1143_flat_array_31_we0;
    end else begin
        flat_array_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_32_address0 = grp_flat_fu_1143_flat_array_32_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_32_address0 = grp_dense_1_fu_812_flat_array_32_address0;
    end else begin
        flat_array_32_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_32_ce0 = grp_flat_fu_1143_flat_array_32_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_32_ce0 = grp_dense_1_fu_812_flat_array_32_ce0;
    end else begin
        flat_array_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_32_ce1 = grp_dense_1_fu_812_flat_array_32_ce1;
    end else begin
        flat_array_32_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_32_we0 = grp_flat_fu_1143_flat_array_32_we0;
    end else begin
        flat_array_32_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_33_address0 = grp_flat_fu_1143_flat_array_33_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_33_address0 = grp_dense_1_fu_812_flat_array_33_address0;
    end else begin
        flat_array_33_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_33_ce0 = grp_flat_fu_1143_flat_array_33_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_33_ce0 = grp_dense_1_fu_812_flat_array_33_ce0;
    end else begin
        flat_array_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_33_ce1 = grp_dense_1_fu_812_flat_array_33_ce1;
    end else begin
        flat_array_33_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_33_we0 = grp_flat_fu_1143_flat_array_33_we0;
    end else begin
        flat_array_33_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_34_address0 = grp_flat_fu_1143_flat_array_34_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_34_address0 = grp_dense_1_fu_812_flat_array_34_address0;
    end else begin
        flat_array_34_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_34_ce0 = grp_flat_fu_1143_flat_array_34_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_34_ce0 = grp_dense_1_fu_812_flat_array_34_ce0;
    end else begin
        flat_array_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_34_ce1 = grp_dense_1_fu_812_flat_array_34_ce1;
    end else begin
        flat_array_34_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_34_we0 = grp_flat_fu_1143_flat_array_34_we0;
    end else begin
        flat_array_34_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_35_address0 = grp_flat_fu_1143_flat_array_35_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_35_address0 = grp_dense_1_fu_812_flat_array_35_address0;
    end else begin
        flat_array_35_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_35_ce0 = grp_flat_fu_1143_flat_array_35_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_35_ce0 = grp_dense_1_fu_812_flat_array_35_ce0;
    end else begin
        flat_array_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_35_ce1 = grp_dense_1_fu_812_flat_array_35_ce1;
    end else begin
        flat_array_35_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_35_we0 = grp_flat_fu_1143_flat_array_35_we0;
    end else begin
        flat_array_35_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_36_address0 = grp_flat_fu_1143_flat_array_36_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_36_address0 = grp_dense_1_fu_812_flat_array_36_address0;
    end else begin
        flat_array_36_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_36_ce0 = grp_flat_fu_1143_flat_array_36_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_36_ce0 = grp_dense_1_fu_812_flat_array_36_ce0;
    end else begin
        flat_array_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_36_ce1 = grp_dense_1_fu_812_flat_array_36_ce1;
    end else begin
        flat_array_36_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_36_we0 = grp_flat_fu_1143_flat_array_36_we0;
    end else begin
        flat_array_36_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_37_address0 = grp_flat_fu_1143_flat_array_37_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_37_address0 = grp_dense_1_fu_812_flat_array_37_address0;
    end else begin
        flat_array_37_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_37_ce0 = grp_flat_fu_1143_flat_array_37_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_37_ce0 = grp_dense_1_fu_812_flat_array_37_ce0;
    end else begin
        flat_array_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_37_ce1 = grp_dense_1_fu_812_flat_array_37_ce1;
    end else begin
        flat_array_37_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_37_we0 = grp_flat_fu_1143_flat_array_37_we0;
    end else begin
        flat_array_37_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_38_address0 = grp_flat_fu_1143_flat_array_38_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_38_address0 = grp_dense_1_fu_812_flat_array_38_address0;
    end else begin
        flat_array_38_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_38_ce0 = grp_flat_fu_1143_flat_array_38_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_38_ce0 = grp_dense_1_fu_812_flat_array_38_ce0;
    end else begin
        flat_array_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_38_ce1 = grp_dense_1_fu_812_flat_array_38_ce1;
    end else begin
        flat_array_38_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_38_we0 = grp_flat_fu_1143_flat_array_38_we0;
    end else begin
        flat_array_38_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_39_address0 = grp_flat_fu_1143_flat_array_39_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_39_address0 = grp_dense_1_fu_812_flat_array_39_address0;
    end else begin
        flat_array_39_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_39_ce0 = grp_flat_fu_1143_flat_array_39_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_39_ce0 = grp_dense_1_fu_812_flat_array_39_ce0;
    end else begin
        flat_array_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_39_ce1 = grp_dense_1_fu_812_flat_array_39_ce1;
    end else begin
        flat_array_39_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_39_we0 = grp_flat_fu_1143_flat_array_39_we0;
    end else begin
        flat_array_39_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_3_address0 = grp_flat_fu_1143_flat_array_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_3_address0 = grp_dense_1_fu_812_flat_array_3_address0;
    end else begin
        flat_array_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_3_ce0 = grp_flat_fu_1143_flat_array_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_3_ce0 = grp_dense_1_fu_812_flat_array_3_ce0;
    end else begin
        flat_array_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_3_ce1 = grp_dense_1_fu_812_flat_array_3_ce1;
    end else begin
        flat_array_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_3_we0 = grp_flat_fu_1143_flat_array_3_we0;
    end else begin
        flat_array_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_40_address0 = grp_flat_fu_1143_flat_array_40_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_40_address0 = grp_dense_1_fu_812_flat_array_40_address0;
    end else begin
        flat_array_40_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_40_ce0 = grp_flat_fu_1143_flat_array_40_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_40_ce0 = grp_dense_1_fu_812_flat_array_40_ce0;
    end else begin
        flat_array_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_40_ce1 = grp_dense_1_fu_812_flat_array_40_ce1;
    end else begin
        flat_array_40_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_40_we0 = grp_flat_fu_1143_flat_array_40_we0;
    end else begin
        flat_array_40_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_41_address0 = grp_flat_fu_1143_flat_array_41_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_41_address0 = grp_dense_1_fu_812_flat_array_41_address0;
    end else begin
        flat_array_41_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_41_ce0 = grp_flat_fu_1143_flat_array_41_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_41_ce0 = grp_dense_1_fu_812_flat_array_41_ce0;
    end else begin
        flat_array_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_41_ce1 = grp_dense_1_fu_812_flat_array_41_ce1;
    end else begin
        flat_array_41_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_41_we0 = grp_flat_fu_1143_flat_array_41_we0;
    end else begin
        flat_array_41_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_42_address0 = grp_flat_fu_1143_flat_array_42_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_42_address0 = grp_dense_1_fu_812_flat_array_42_address0;
    end else begin
        flat_array_42_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_42_ce0 = grp_flat_fu_1143_flat_array_42_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_42_ce0 = grp_dense_1_fu_812_flat_array_42_ce0;
    end else begin
        flat_array_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_42_ce1 = grp_dense_1_fu_812_flat_array_42_ce1;
    end else begin
        flat_array_42_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_42_we0 = grp_flat_fu_1143_flat_array_42_we0;
    end else begin
        flat_array_42_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_43_address0 = grp_flat_fu_1143_flat_array_43_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_43_address0 = grp_dense_1_fu_812_flat_array_43_address0;
    end else begin
        flat_array_43_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_43_ce0 = grp_flat_fu_1143_flat_array_43_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_43_ce0 = grp_dense_1_fu_812_flat_array_43_ce0;
    end else begin
        flat_array_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_43_ce1 = grp_dense_1_fu_812_flat_array_43_ce1;
    end else begin
        flat_array_43_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_43_we0 = grp_flat_fu_1143_flat_array_43_we0;
    end else begin
        flat_array_43_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_44_address0 = grp_flat_fu_1143_flat_array_44_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_44_address0 = grp_dense_1_fu_812_flat_array_44_address0;
    end else begin
        flat_array_44_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_44_ce0 = grp_flat_fu_1143_flat_array_44_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_44_ce0 = grp_dense_1_fu_812_flat_array_44_ce0;
    end else begin
        flat_array_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_44_ce1 = grp_dense_1_fu_812_flat_array_44_ce1;
    end else begin
        flat_array_44_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_44_we0 = grp_flat_fu_1143_flat_array_44_we0;
    end else begin
        flat_array_44_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_45_address0 = grp_flat_fu_1143_flat_array_45_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_45_address0 = grp_dense_1_fu_812_flat_array_45_address0;
    end else begin
        flat_array_45_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_45_ce0 = grp_flat_fu_1143_flat_array_45_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_45_ce0 = grp_dense_1_fu_812_flat_array_45_ce0;
    end else begin
        flat_array_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_45_ce1 = grp_dense_1_fu_812_flat_array_45_ce1;
    end else begin
        flat_array_45_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_45_we0 = grp_flat_fu_1143_flat_array_45_we0;
    end else begin
        flat_array_45_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_46_address0 = grp_flat_fu_1143_flat_array_46_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_46_address0 = grp_dense_1_fu_812_flat_array_46_address0;
    end else begin
        flat_array_46_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_46_ce0 = grp_flat_fu_1143_flat_array_46_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_46_ce0 = grp_dense_1_fu_812_flat_array_46_ce0;
    end else begin
        flat_array_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_46_ce1 = grp_dense_1_fu_812_flat_array_46_ce1;
    end else begin
        flat_array_46_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_46_we0 = grp_flat_fu_1143_flat_array_46_we0;
    end else begin
        flat_array_46_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_47_address0 = grp_flat_fu_1143_flat_array_47_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_47_address0 = grp_dense_1_fu_812_flat_array_47_address0;
    end else begin
        flat_array_47_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_47_ce0 = grp_flat_fu_1143_flat_array_47_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_47_ce0 = grp_dense_1_fu_812_flat_array_47_ce0;
    end else begin
        flat_array_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_47_ce1 = grp_dense_1_fu_812_flat_array_47_ce1;
    end else begin
        flat_array_47_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_47_we0 = grp_flat_fu_1143_flat_array_47_we0;
    end else begin
        flat_array_47_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_48_address0 = grp_flat_fu_1143_flat_array_48_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_48_address0 = grp_dense_1_fu_812_flat_array_48_address0;
    end else begin
        flat_array_48_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_48_ce0 = grp_flat_fu_1143_flat_array_48_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_48_ce0 = grp_dense_1_fu_812_flat_array_48_ce0;
    end else begin
        flat_array_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_48_ce1 = grp_dense_1_fu_812_flat_array_48_ce1;
    end else begin
        flat_array_48_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_48_we0 = grp_flat_fu_1143_flat_array_48_we0;
    end else begin
        flat_array_48_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_49_address0 = grp_flat_fu_1143_flat_array_49_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_49_address0 = grp_dense_1_fu_812_flat_array_49_address0;
    end else begin
        flat_array_49_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_49_ce0 = grp_flat_fu_1143_flat_array_49_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_49_ce0 = grp_dense_1_fu_812_flat_array_49_ce0;
    end else begin
        flat_array_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_49_ce1 = grp_dense_1_fu_812_flat_array_49_ce1;
    end else begin
        flat_array_49_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_49_we0 = grp_flat_fu_1143_flat_array_49_we0;
    end else begin
        flat_array_49_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_4_address0 = grp_flat_fu_1143_flat_array_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_4_address0 = grp_dense_1_fu_812_flat_array_4_address0;
    end else begin
        flat_array_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_4_ce0 = grp_flat_fu_1143_flat_array_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_4_ce0 = grp_dense_1_fu_812_flat_array_4_ce0;
    end else begin
        flat_array_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_4_ce1 = grp_dense_1_fu_812_flat_array_4_ce1;
    end else begin
        flat_array_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_4_we0 = grp_flat_fu_1143_flat_array_4_we0;
    end else begin
        flat_array_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_5_address0 = grp_flat_fu_1143_flat_array_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_5_address0 = grp_dense_1_fu_812_flat_array_5_address0;
    end else begin
        flat_array_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_5_ce0 = grp_flat_fu_1143_flat_array_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_5_ce0 = grp_dense_1_fu_812_flat_array_5_ce0;
    end else begin
        flat_array_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_5_ce1 = grp_dense_1_fu_812_flat_array_5_ce1;
    end else begin
        flat_array_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_5_we0 = grp_flat_fu_1143_flat_array_5_we0;
    end else begin
        flat_array_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_6_address0 = grp_flat_fu_1143_flat_array_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_6_address0 = grp_dense_1_fu_812_flat_array_6_address0;
    end else begin
        flat_array_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_6_ce0 = grp_flat_fu_1143_flat_array_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_6_ce0 = grp_dense_1_fu_812_flat_array_6_ce0;
    end else begin
        flat_array_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_6_ce1 = grp_dense_1_fu_812_flat_array_6_ce1;
    end else begin
        flat_array_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_6_we0 = grp_flat_fu_1143_flat_array_6_we0;
    end else begin
        flat_array_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_7_address0 = grp_flat_fu_1143_flat_array_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_7_address0 = grp_dense_1_fu_812_flat_array_7_address0;
    end else begin
        flat_array_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_7_ce0 = grp_flat_fu_1143_flat_array_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_7_ce0 = grp_dense_1_fu_812_flat_array_7_ce0;
    end else begin
        flat_array_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_7_ce1 = grp_dense_1_fu_812_flat_array_7_ce1;
    end else begin
        flat_array_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_7_we0 = grp_flat_fu_1143_flat_array_7_we0;
    end else begin
        flat_array_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_8_address0 = grp_flat_fu_1143_flat_array_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_8_address0 = grp_dense_1_fu_812_flat_array_8_address0;
    end else begin
        flat_array_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_8_ce0 = grp_flat_fu_1143_flat_array_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_8_ce0 = grp_dense_1_fu_812_flat_array_8_ce0;
    end else begin
        flat_array_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_8_ce1 = grp_dense_1_fu_812_flat_array_8_ce1;
    end else begin
        flat_array_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_8_we0 = grp_flat_fu_1143_flat_array_8_we0;
    end else begin
        flat_array_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_9_address0 = grp_flat_fu_1143_flat_array_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_9_address0 = grp_dense_1_fu_812_flat_array_9_address0;
    end else begin
        flat_array_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_9_ce0 = grp_flat_fu_1143_flat_array_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_9_ce0 = grp_dense_1_fu_812_flat_array_9_ce0;
    end else begin
        flat_array_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_9_ce1 = grp_dense_1_fu_812_flat_array_9_ce1;
    end else begin
        flat_array_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_9_we0 = grp_flat_fu_1143_flat_array_9_we0;
    end else begin
        flat_array_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1249_p0 = sum_reg_2857;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1249_p0 = select_ln14_fu_2190_p3;
    end else begin
        grp_fu_1249_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1249_p1 = dense_2_bias_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1249_p1 = tmp_7_i_reg_2832;
    end else begin
        grp_fu_1249_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        max_pool_1_out_0_address0 = grp_max_pool_1_fu_1125_max_pool_out_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        max_pool_1_out_0_address0 = grp_conv_2_fu_970_max_pool_1_out_0_address0;
    end else begin
        max_pool_1_out_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        max_pool_1_out_0_ce0 = grp_max_pool_1_fu_1125_max_pool_out_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        max_pool_1_out_0_ce0 = grp_conv_2_fu_970_max_pool_1_out_0_ce0;
    end else begin
        max_pool_1_out_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        max_pool_1_out_0_ce1 = grp_conv_2_fu_970_max_pool_1_out_0_ce1;
    end else begin
        max_pool_1_out_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        max_pool_1_out_0_we0 = grp_max_pool_1_fu_1125_max_pool_out_0_we0;
    end else begin
        max_pool_1_out_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        max_pool_1_out_1_address0 = grp_max_pool_1_fu_1125_max_pool_out_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        max_pool_1_out_1_address0 = grp_conv_2_fu_970_max_pool_1_out_1_address0;
    end else begin
        max_pool_1_out_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        max_pool_1_out_1_ce0 = grp_max_pool_1_fu_1125_max_pool_out_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        max_pool_1_out_1_ce0 = grp_conv_2_fu_970_max_pool_1_out_1_ce0;
    end else begin
        max_pool_1_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        max_pool_1_out_1_ce1 = grp_conv_2_fu_970_max_pool_1_out_1_ce1;
    end else begin
        max_pool_1_out_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        max_pool_1_out_1_we0 = grp_max_pool_1_fu_1125_max_pool_out_1_we0;
    end else begin
        max_pool_1_out_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        max_pool_1_out_2_address0 = grp_max_pool_1_fu_1125_max_pool_out_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        max_pool_1_out_2_address0 = grp_conv_2_fu_970_max_pool_1_out_2_address0;
    end else begin
        max_pool_1_out_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        max_pool_1_out_2_ce0 = grp_max_pool_1_fu_1125_max_pool_out_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        max_pool_1_out_2_ce0 = grp_conv_2_fu_970_max_pool_1_out_2_ce0;
    end else begin
        max_pool_1_out_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        max_pool_1_out_2_ce1 = grp_conv_2_fu_970_max_pool_1_out_2_ce1;
    end else begin
        max_pool_1_out_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        max_pool_1_out_2_we0 = grp_max_pool_1_fu_1125_max_pool_out_2_we0;
    end else begin
        max_pool_1_out_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        max_pool_1_out_3_address0 = grp_max_pool_1_fu_1125_max_pool_out_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        max_pool_1_out_3_address0 = grp_conv_2_fu_970_max_pool_1_out_3_address0;
    end else begin
        max_pool_1_out_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        max_pool_1_out_3_ce0 = grp_max_pool_1_fu_1125_max_pool_out_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        max_pool_1_out_3_ce0 = grp_conv_2_fu_970_max_pool_1_out_3_ce0;
    end else begin
        max_pool_1_out_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        max_pool_1_out_3_ce1 = grp_conv_2_fu_970_max_pool_1_out_3_ce1;
    end else begin
        max_pool_1_out_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        max_pool_1_out_3_we0 = grp_max_pool_1_fu_1125_max_pool_out_3_we0;
    end else begin
        max_pool_1_out_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        max_pool_1_out_4_address0 = grp_max_pool_1_fu_1125_max_pool_out_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        max_pool_1_out_4_address0 = grp_conv_2_fu_970_max_pool_1_out_4_address0;
    end else begin
        max_pool_1_out_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        max_pool_1_out_4_ce0 = grp_max_pool_1_fu_1125_max_pool_out_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        max_pool_1_out_4_ce0 = grp_conv_2_fu_970_max_pool_1_out_4_ce0;
    end else begin
        max_pool_1_out_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        max_pool_1_out_4_ce1 = grp_conv_2_fu_970_max_pool_1_out_4_ce1;
    end else begin
        max_pool_1_out_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        max_pool_1_out_4_we0 = grp_max_pool_1_fu_1125_max_pool_out_4_we0;
    end else begin
        max_pool_1_out_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        max_pool_1_out_5_address0 = grp_max_pool_1_fu_1125_max_pool_out_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        max_pool_1_out_5_address0 = grp_conv_2_fu_970_max_pool_1_out_5_address0;
    end else begin
        max_pool_1_out_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        max_pool_1_out_5_ce0 = grp_max_pool_1_fu_1125_max_pool_out_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        max_pool_1_out_5_ce0 = grp_conv_2_fu_970_max_pool_1_out_5_ce0;
    end else begin
        max_pool_1_out_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        max_pool_1_out_5_ce1 = grp_conv_2_fu_970_max_pool_1_out_5_ce1;
    end else begin
        max_pool_1_out_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        max_pool_1_out_5_we0 = grp_max_pool_1_fu_1125_max_pool_out_5_we0;
    end else begin
        max_pool_1_out_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        max_pool_2_out_address0 = grp_flat_fu_1143_max_pool_out_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_2_out_address0 = grp_max_pool_2_fu_1117_max_pool_2_out_address0;
    end else begin
        max_pool_2_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        max_pool_2_out_ce0 = grp_flat_fu_1143_max_pool_out_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_2_out_ce0 = grp_max_pool_2_fu_1117_max_pool_2_out_ce0;
    end else begin
        max_pool_2_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_2_out_we0 = grp_max_pool_2_fu_1117_max_pool_2_out_we0;
    end else begin
        max_pool_2_out_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln23_fu_1266_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln25_fu_1314_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_conv_1_fu_1098_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_max_pool_1_fu_1125_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_conv_2_fu_970_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (grp_max_pool_2_fu_1117_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (grp_flat_fu_1143_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (grp_dense_1_fu_812_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln9_fu_2100_p2 == 1'd1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln9_fu_2100_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((~((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0)) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((1'b1 == ap_CS_fsm_state29) & (grp_dense_out_fu_1105_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln14_fu_2174_p2 = (sub_ln14_fu_2168_p2 + zext_ln13_fu_2140_p1);

assign add_ln27_fu_1335_p2 = (sub_ln27_reg_2269 + zext_ln27_3_fu_1331_p1);

assign add_ln28_fu_1340_p2 = (ix_in_1_reg_640 + 10'd1);

assign add_ln9_fu_2106_p2 = (ap_phi_mux_indvar_flatten_phi_fu_665_p4 + 11'd1);

assign and_ln19_fu_2242_p2 = (or_ln19_fu_2236_p2 & grp_fu_1260_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1165 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_2322 = ((((((((((((((((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd62)) | ((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd63))) | ((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd61))) | ((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd60))) | ((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd59))) | ((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd58))) | ((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd57))) | ((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd56))) | ((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd55))) | ((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd54))) | ((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd53))) | ((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd52))) | ((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd51))) | ((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd50))) | ((icmp_ln9_fu_2100_p2 == 1'd0) & (select_ln14_1_fu_2124_p3 == 6'd49)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln19_fu_2207_p1 = tmp_i_reg_2873;

assign cnn_input_Addr_A = cnn_input_Addr_A_orig << 32'd2;

assign cnn_input_Addr_A_orig = zext_ln27_1_fu_1326_p1;

assign cnn_input_Clk_A = ap_clk;

assign cnn_input_Din_A = 32'd0;

assign cnn_input_Rst_A = ap_rst_n_inv;

assign cnn_input_WEN_A = 4'd0;

assign dense_2_bias_address0 = zext_ln14_fu_2203_p1;

assign dense_2_out_d0 = ((and_ln19_fu_2242_p2[0:0] === 1'b1) ? 32'd0 : tmp_i_reg_2873);

assign dense_2_weights_address0 = sext_ln14_fu_2180_p1;

assign grp_conv_1_fu_1098_ap_start = grp_conv_1_fu_1098_ap_start_reg;

assign grp_conv_2_fu_970_ap_start = grp_conv_2_fu_970_ap_start_reg;

assign grp_dense_1_fu_812_ap_start = grp_dense_1_fu_812_ap_start_reg;

assign grp_dense_out_fu_1105_ap_start = grp_dense_out_fu_1105_ap_start_reg;

assign grp_flat_fu_1143_ap_start = grp_flat_fu_1143_ap_start_reg;

assign grp_max_pool_1_fu_1125_ap_start = grp_max_pool_1_fu_1125_ap_start_reg;

assign grp_max_pool_2_fu_1117_ap_start = grp_max_pool_2_fu_1117_ap_start_reg;

assign i_1_fu_2112_p2 = (ap_phi_mux_i_0_i_phi_fu_676_p4 + 5'd1);

assign i_fu_1272_p2 = (i_0_reg_629 + 5'd1);

assign icmp_ln13_1_fu_2198_p2 = ((j_1_reg_2837 == 6'd50) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_2118_p2 = ((ap_phi_mux_j_0_i_phi_fu_699_p4 == 6'd50) ? 1'b1 : 1'b0);

assign icmp_ln19_2_fu_2230_p2 = ((trunc_ln19_fu_2220_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln19_fu_2224_p2 = ((tmp_fu_2210_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_1266_p2 = ((i_0_reg_629 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_1314_p2 = ((j_0_reg_650 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln9_fu_2100_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_665_p4 == 11'd1500) ? 1'b1 : 1'b0);

assign ix_in_fu_1278_p2 = (ix_in_0_reg_617 + 10'd28);

assign j_1_fu_2185_p2 = (select_ln14_1_reg_2811 + 6'd1);

assign j_fu_1320_p2 = (j_0_reg_650 + 5'd1);

assign or_ln19_fu_2236_p2 = (icmp_ln19_fu_2224_p2 | icmp_ln19_2_fu_2230_p2);

assign prediction_Addr_A = grp_dense_out_fu_1105_prediction_Addr_A;

assign prediction_Clk_A = ap_clk;

assign prediction_Din_A = grp_dense_out_fu_1105_prediction_Din_A;

assign prediction_EN_A = grp_dense_out_fu_1105_prediction_EN_A;

assign prediction_Rst_A = ap_rst_n_inv;

assign prediction_WEN_A = grp_dense_out_fu_1105_prediction_WEN_A;

assign select_ln14_1_fu_2124_p3 = ((icmp_ln13_fu_2118_p2[0:0] === 1'b1) ? 6'd0 : ap_phi_mux_j_0_i_phi_fu_699_p4);

assign select_ln14_2_fu_2132_p3 = ((icmp_ln13_fu_2118_p2[0:0] === 1'b1) ? i_1_fu_2112_p2 : ap_phi_mux_i_0_i_phi_fu_676_p4);

assign select_ln14_fu_2190_p3 = ((icmp_ln13_reg_2806[0:0] === 1'b1) ? 32'd0 : ap_phi_mux_sum_0_i_phi_fu_687_p4);

assign sext_ln14_fu_2180_p1 = $signed(add_ln14_fu_2174_p2);

assign sext_ln27_fu_1346_p1 = $signed(add_ln27_reg_2287);

assign sub_ln14_fu_2168_p2 = (zext_ln14_113_fu_2152_p1 - zext_ln14_114_fu_2164_p1);

assign sub_ln27_fu_1308_p2 = (zext_ln27_fu_1292_p1 - zext_ln27_2_fu_1304_p1);

assign tmp_57_fu_1284_p3 = {{i_0_reg_629}, {5'd0}};

assign tmp_58_fu_1296_p3 = {{i_0_reg_629}, {2'd0}};

assign tmp_59_fu_2144_p3 = {{select_ln14_1_fu_2124_p3}, {5'd0}};

assign tmp_60_fu_2156_p3 = {{select_ln14_1_fu_2124_p3}, {1'd0}};

assign tmp_fu_2210_p4 = {{bitcast_ln19_fu_2207_p1[30:23]}};

assign trunc_ln19_fu_2220_p1 = bitcast_ln19_fu_2207_p1[22:0];

assign zext_ln13_fu_2140_p1 = select_ln14_2_fu_2132_p3;

assign zext_ln14_113_fu_2152_p1 = tmp_59_fu_2144_p3;

assign zext_ln14_114_fu_2164_p1 = tmp_60_fu_2156_p3;

assign zext_ln14_fu_2203_p1 = select_ln14_2_reg_2816_pp0_iter1_reg;

assign zext_ln27_1_fu_1326_p1 = ix_in_1_reg_640;

assign zext_ln27_2_fu_1304_p1 = tmp_58_fu_1296_p3;

assign zext_ln27_3_fu_1331_p1 = j_0_reg_650;

assign zext_ln27_fu_1292_p1 = tmp_57_fu_1284_p3;

always @ (posedge ap_clk) begin
    sub_ln27_reg_2269[1:0] <= 2'b00;
    zext_ln14_reg_2852[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln14_reg_2852_pp0_iter3_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
end

endmodule //cnn
