INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder_8bits_tb'
