<stg><name>mean<24, 11></name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="10" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i5 [ 0, %0 ], [ %i, %3 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:1  %phi_mul = phi i9 [ 0, %0 ], [ %add_ln105, %3 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %add_ln105 = add i9 %phi_mul, 11

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %icmp_ln105 = icmp eq i5 %i_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln105, label %4, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="5">
<![CDATA[
.preheader1.preheader:0  %zext_ln113 = zext i5 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:1  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln118"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader1:0  %m_0 = phi half [ 0x0, %.preheader1.preheader ], [ %m_1, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader1:1  %j_0 = phi i4 [ 0, %.preheader1.preheader ], [ %j, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:2  %icmp_ln108 = icmp eq i4 %j_0, -5

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:4  %j = add i4 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5  br i1 %icmp_ln108, label %3, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="4">
<![CDATA[
.preheader.preheader:0  %zext_ln113_1 = zext i4 %j_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln113_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:1  %add_ln113 = add i9 %phi_mul, %zext_ln113_1

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="9">
<![CDATA[
.preheader.preheader:2  %zext_ln113_2 = zext i9 %add_ln113 to i12

]]></Node>
<StgValue><ssdm name="zext_ln113_2"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:3  %mul_ln113 = mul i12 %zext_ln113_2, 11

]]></Node>
<StgValue><ssdm name="mul_ln113"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="5" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp = fdiv half %m_0, 0x405E400000000000

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader:0  %m_1 = phi half [ %m, %2 ], [ %m_0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:1  %k_0 = phi i4 [ %k, %2 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:2  %icmp_ln110 = icmp eq i4 %k_0, -5

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:4  %k = add i4 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln110, label %.preheader1.loopexit, label %2

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="4">
<![CDATA[
:0  %zext_ln113_3 = zext i4 %k_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln113_3"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln113_1 = add i12 %mul_ln113, %zext_ln113_3

]]></Node>
<StgValue><ssdm name="add_ln113_1"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="12">
<![CDATA[
:2  %zext_ln113_4 = zext i12 %add_ln113_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln113_4"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_addr = getelementptr [2904 x half]* %input_r, i64 0, i64 %zext_ln113_4

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="12">
<![CDATA[
:4  %input_load = load half* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="46" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="12">
<![CDATA[
:4  %input_load = load half* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="2" lat="2">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %m = fadd half %m_1, %input_load

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="48" st_id="6" stage="1" lat="2">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %m = fadd half %m_1, %input_load

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="50" st_id="7" stage="4" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp = fdiv half %m_0, 0x405E400000000000

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="51" st_id="8" stage="3" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp = fdiv half %m_0, 0x405E400000000000

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="52" st_id="9" stage="2" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp = fdiv half %m_0, 0x405E400000000000

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="53" st_id="10" stage="1" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp = fdiv half %m_0, 0x405E400000000000

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %out_addr = getelementptr [24 x half]* %out_r, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:2  store half %tmp, half* %out_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="56" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="71" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="out_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="74" from="StgValue_73" to="i_0" fromId="73" toId="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="75" from="br_ln105" to="i_0" fromId="11" toId="12">
</dataflow>
<dataflow id="76" from="i" to="i_0" fromId="17" toId="12">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="77" from="br_ln105" to="i_0" fromId="56" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="79" from="StgValue_78" to="phi_mul" fromId="78" toId="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="80" from="br_ln105" to="phi_mul" fromId="11" toId="13">
</dataflow>
<dataflow id="81" from="add_ln105" to="phi_mul" fromId="14" toId="13">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="82" from="br_ln105" to="phi_mul" fromId="56" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="83" from="phi_mul" to="add_ln105" fromId="13" toId="14">
</dataflow>
<dataflow id="85" from="StgValue_84" to="add_ln105" fromId="84" toId="14">
</dataflow>
<dataflow id="86" from="i_0" to="icmp_ln105" fromId="12" toId="15">
</dataflow>
<dataflow id="88" from="StgValue_87" to="icmp_ln105" fromId="87" toId="15">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="89" toId="16">
</dataflow>
<dataflow id="92" from="StgValue_91" to="empty" fromId="91" toId="16">
</dataflow>
<dataflow id="93" from="StgValue_91" to="empty" fromId="91" toId="16">
</dataflow>
<dataflow id="94" from="StgValue_91" to="empty" fromId="91" toId="16">
</dataflow>
<dataflow id="95" from="i_0" to="i" fromId="12" toId="17">
</dataflow>
<dataflow id="97" from="StgValue_96" to="i" fromId="96" toId="17">
</dataflow>
<dataflow id="98" from="icmp_ln105" to="br_ln105" fromId="15" toId="18">
</dataflow>
<dataflow id="99" from="i_0" to="zext_ln113" fromId="12" toId="19">
</dataflow>
<dataflow id="101" from="StgValue_100" to="m_0" fromId="100" toId="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="102" from="br_ln108" to="m_0" fromId="20" toId="22">
</dataflow>
<dataflow id="103" from="m_1" to="m_0" fromId="34" toId="22">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="104" from="br_ln0" to="m_0" fromId="45" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="106" from="StgValue_105" to="j_0" fromId="105" toId="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="107" from="br_ln108" to="j_0" fromId="20" toId="23">
</dataflow>
<dataflow id="108" from="j" to="j_0" fromId="26" toId="23">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="109" from="br_ln0" to="j_0" fromId="45" toId="23">
<BackEdge/>
</dataflow>
<dataflow id="110" from="j_0" to="icmp_ln108" fromId="23" toId="24">
</dataflow>
<dataflow id="112" from="StgValue_111" to="icmp_ln108" fromId="111" toId="24">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecLoopTripCount" to="empty_70" fromId="89" toId="25">
</dataflow>
<dataflow id="115" from="StgValue_114" to="empty_70" fromId="114" toId="25">
</dataflow>
<dataflow id="116" from="StgValue_114" to="empty_70" fromId="114" toId="25">
</dataflow>
<dataflow id="117" from="StgValue_114" to="empty_70" fromId="114" toId="25">
</dataflow>
<dataflow id="118" from="j_0" to="j" fromId="23" toId="26">
</dataflow>
<dataflow id="120" from="StgValue_119" to="j" fromId="119" toId="26">
</dataflow>
<dataflow id="121" from="icmp_ln108" to="br_ln108" fromId="24" toId="27">
</dataflow>
<dataflow id="122" from="j_0" to="zext_ln113_1" fromId="23" toId="28">
</dataflow>
<dataflow id="123" from="phi_mul" to="add_ln113" fromId="13" toId="29">
</dataflow>
<dataflow id="124" from="zext_ln113_1" to="add_ln113" fromId="28" toId="29">
</dataflow>
<dataflow id="125" from="add_ln113" to="zext_ln113_2" fromId="29" toId="30">
</dataflow>
<dataflow id="126" from="zext_ln113_2" to="mul_ln113" fromId="30" toId="31">
</dataflow>
<dataflow id="128" from="StgValue_127" to="mul_ln113" fromId="127" toId="31">
</dataflow>
<dataflow id="129" from="m_0" to="tmp" fromId="22" toId="33">
</dataflow>
<dataflow id="131" from="StgValue_130" to="tmp" fromId="130" toId="33">
</dataflow>
<dataflow id="132" from="m" to="m_1" fromId="48" toId="34">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="133" from="br_ln110" to="m_1" fromId="49" toId="34">
<BackEdge/>
</dataflow>
<dataflow id="134" from="m_0" to="m_1" fromId="22" toId="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="135" from="br_ln110" to="m_1" fromId="32" toId="34">
</dataflow>
<dataflow id="136" from="k" to="k_0" fromId="38" toId="35">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="137" from="br_ln110" to="k_0" fromId="49" toId="35">
<BackEdge/>
</dataflow>
<dataflow id="138" from="StgValue_105" to="k_0" fromId="105" toId="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="139" from="br_ln110" to="k_0" fromId="32" toId="35">
</dataflow>
<dataflow id="140" from="k_0" to="icmp_ln110" fromId="35" toId="36">
</dataflow>
<dataflow id="141" from="StgValue_111" to="icmp_ln110" fromId="111" toId="36">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecLoopTripCount" to="empty_71" fromId="89" toId="37">
</dataflow>
<dataflow id="143" from="StgValue_114" to="empty_71" fromId="114" toId="37">
</dataflow>
<dataflow id="144" from="StgValue_114" to="empty_71" fromId="114" toId="37">
</dataflow>
<dataflow id="145" from="StgValue_114" to="empty_71" fromId="114" toId="37">
</dataflow>
<dataflow id="146" from="k_0" to="k" fromId="35" toId="38">
</dataflow>
<dataflow id="147" from="StgValue_119" to="k" fromId="119" toId="38">
</dataflow>
<dataflow id="148" from="icmp_ln110" to="br_ln110" fromId="36" toId="39">
</dataflow>
<dataflow id="149" from="k_0" to="zext_ln113_3" fromId="35" toId="40">
</dataflow>
<dataflow id="150" from="mul_ln113" to="add_ln113_1" fromId="31" toId="41">
</dataflow>
<dataflow id="151" from="zext_ln113_3" to="add_ln113_1" fromId="40" toId="41">
</dataflow>
<dataflow id="152" from="add_ln113_1" to="zext_ln113_4" fromId="41" toId="42">
</dataflow>
<dataflow id="153" from="input_r" to="input_addr" fromId="71" toId="43">
</dataflow>
<dataflow id="155" from="StgValue_154" to="input_addr" fromId="154" toId="43">
</dataflow>
<dataflow id="156" from="zext_ln113_4" to="input_addr" fromId="42" toId="43">
</dataflow>
<dataflow id="157" from="input_addr" to="input_load" fromId="43" toId="44">
</dataflow>
<dataflow id="158" from="input_addr" to="input_load" fromId="43" toId="46">
</dataflow>
<dataflow id="159" from="m_1" to="m" fromId="34" toId="47">
</dataflow>
<dataflow id="160" from="input_load" to="m" fromId="46" toId="47">
</dataflow>
<dataflow id="161" from="m_1" to="m" fromId="34" toId="48">
</dataflow>
<dataflow id="162" from="input_load" to="m" fromId="46" toId="48">
</dataflow>
<dataflow id="163" from="m_0" to="tmp" fromId="22" toId="50">
</dataflow>
<dataflow id="164" from="StgValue_130" to="tmp" fromId="130" toId="50">
</dataflow>
<dataflow id="165" from="m_0" to="tmp" fromId="22" toId="51">
</dataflow>
<dataflow id="166" from="StgValue_130" to="tmp" fromId="130" toId="51">
</dataflow>
<dataflow id="167" from="m_0" to="tmp" fromId="22" toId="52">
</dataflow>
<dataflow id="168" from="StgValue_130" to="tmp" fromId="130" toId="52">
</dataflow>
<dataflow id="169" from="m_0" to="tmp" fromId="22" toId="53">
</dataflow>
<dataflow id="170" from="StgValue_130" to="tmp" fromId="130" toId="53">
</dataflow>
<dataflow id="171" from="out_r" to="out_addr" fromId="72" toId="54">
</dataflow>
<dataflow id="172" from="StgValue_154" to="out_addr" fromId="154" toId="54">
</dataflow>
<dataflow id="173" from="zext_ln113" to="out_addr" fromId="19" toId="54">
</dataflow>
<dataflow id="174" from="tmp" to="store_ln116" fromId="53" toId="55">
</dataflow>
<dataflow id="175" from="out_addr" to="store_ln116" fromId="54" toId="55">
</dataflow>
<dataflow id="176" from="icmp_ln105" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="177" from="icmp_ln108" to="StgValue_3" fromId="24" toId="3">
</dataflow>
<dataflow id="178" from="icmp_ln110" to="StgValue_4" fromId="36" toId="4">
</dataflow>
</dataflows>


</stg>
