

================================================================
== Vivado HLS Report for 'doGain'
================================================================
* Date:           Mon Mar 27 00:37:18 2017

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        axisStreamProject
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.08|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1006|  1006|  1007|  1007|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1004|  1004|         6|          1|          1|  1000|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+---------+--------------+--------+
|        RTL Ports       | Dir | Bits| Protocol| Source Object| C Type |
+------------------------+-----+-----+---------+--------------+--------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_AWREADY  | out |    1|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_AWADDR   |  in |    5|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_WVALID   |  in |    1|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_WREADY   | out |    1|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_WDATA    |  in |   32|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_ARREADY  | out |    1|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_ARADDR   |  in |    5|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_RVALID   | out |    1|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_RREADY   |  in |    1|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_RDATA    | out |   32|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_RRESP    | out |    2|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_BVALID   | out |    1|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_BREADY   |  in |    1|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_BRESP    | out |    2|  s_axi  |   CRTL_BUS   | scalar |
+------------------------+-----+-----+---------+--------------+--------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 1, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	8  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 
* FSM state operations: 

 <State 1>: 1.39ns
ST_1: stg_9 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data_V), !map !7

ST_1: stg_10 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_keep_V), !map !11

ST_1: stg_11 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_strb_V), !map !15

ST_1: stg_12 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !19

ST_1: stg_13 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !23

ST_1: stg_14 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !27

ST_1: stg_15 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !31

ST_1: stg_16 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data_V), !map !35

ST_1: stg_17 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_keep_V), !map !39

ST_1: stg_18 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_strb_V), !map !43

ST_1: stg_19 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !47

ST_1: stg_20 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !51

ST_1: stg_21 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !55

ST_1: stg_22 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !59

ST_1: stg_23 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i32 %gain), !map !63

ST_1: stg_24 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @str) nounwind

ST_1: gain_read [1/1] 0.00ns
:16  %gain_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gain)

ST_1: stg_26 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_27 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_28 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecInterface(i32 %gain, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_29 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_30 [1/1] 1.39ns
:21  br label %1


 <State 2>: 6.08ns
ST_2: idx [1/1] 0.00ns
:0  %idx = phi i10 [ 0, %0 ], [ %idx_1, %2 ]

ST_2: exitcond [1/1] 2.07ns
:1  %exitcond = icmp eq i10 %idx, -24

ST_2: idx_1 [1/1] 1.84ns
:2  %idx_1 = add i10 %idx, 1

ST_2: stg_34 [1/1] 0.00ns
:3  br i1 %exitcond, label %3, label %2

ST_2: empty_2 [1/1] 0.00ns
:3  %empty_2 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_2: tmp_data_V [1/1] 0.00ns
:4  %tmp_data_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 0

ST_2: tmp_keep_V [1/1] 0.00ns
:5  %tmp_keep_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 1

ST_2: tmp_strb_V [1/1] 0.00ns
:6  %tmp_strb_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 2

ST_2: tmp_user_V [1/1] 0.00ns
:7  %tmp_user_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 3

ST_2: tmp_last_V [1/1] 0.00ns
:8  %tmp_last_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 4

ST_2: tmp_id_V [1/1] 0.00ns
:9  %tmp_id_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 5

ST_2: tmp_dest_V [1/1] 0.00ns
:10  %tmp_dest_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 6

ST_2: tmp_data_V_1 [6/6] 6.08ns
:11  %tmp_data_V_1 = mul i32 %tmp_data_V, %gain_read


 <State 3>: 6.08ns
ST_3: tmp_data_V_1 [5/6] 6.08ns
:11  %tmp_data_V_1 = mul i32 %tmp_data_V, %gain_read


 <State 4>: 6.08ns
ST_4: tmp_data_V_1 [4/6] 6.08ns
:11  %tmp_data_V_1 = mul i32 %tmp_data_V, %gain_read


 <State 5>: 6.08ns
ST_5: tmp_data_V_1 [3/6] 6.08ns
:11  %tmp_data_V_1 = mul i32 %tmp_data_V, %gain_read


 <State 6>: 6.08ns
ST_6: tmp_data_V_1 [2/6] 6.08ns
:11  %tmp_data_V_1 = mul i32 %tmp_data_V, %gain_read


 <State 7>: 6.08ns
ST_7: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000)

ST_7: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

ST_7: stg_50 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_7: tmp_data_V_1 [1/6] 6.08ns
:11  %tmp_data_V_1 = mul i32 %tmp_data_V, %gain_read

ST_7: stg_52 [1/1] 0.00ns
:12  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_1, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)

ST_7: empty_3 [1/1] 0.00ns
:13  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)

ST_7: stg_54 [1/1] 0.00ns
:14  br label %1


 <State 8>: 0.00ns
ST_8: stg_55 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
