{
  "Top": "parseEvents",
  "RtlTop": "parseEvents",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z007s",
    "Package": "clg225",
    "Speed": "-1"
  },
  "HlsSolution": {"Directives": [
      "interface parseEvents {{s_axilite positionBoolean0mode} {register positionBoolean1} {port positionBooleanTextRequiredreturn}} {}",
      "interface parseEvents {{ap_fifo positionBoolean0mode} {depth 500} {port positionBooleanTextRequireddata}} {}",
      "interface parseEvents {{ap_fifo positionBoolean0mode} {depth 500} {port positionBooleanTextRequiredeventSlice}} {}"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "parseEvents",
    "Version": "1.0",
    "DisplayName": "Parseevents",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/src\/fast_detector.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dataflow_in_loop_par.vhd",
      "impl\/vhdl\/dataflow_parent_loop_1.vhd",
      "impl\/vhdl\/fastCorner.vhd",
      "impl\/vhdl\/FastDetectorisFeabkb.vhd",
      "impl\/vhdl\/FastDetectorisFeacud.vhd",
      "impl\/vhdl\/FastDetectorisFeadEe.vhd",
      "impl\/vhdl\/FastDetectorisFeaeOg.vhd",
      "impl\/vhdl\/FastDetectorisFeafYi.vhd",
      "impl\/vhdl\/FastDetectorisFeatur.vhd",
      "impl\/vhdl\/feedbackWrapperAndOu.vhd",
      "impl\/vhdl\/feedbackWrapperAnncg.vhd",
      "impl\/vhdl\/fifo_w6_d2_A.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w15_d2_S.vhd",
      "impl\/vhdl\/fifo_w16_d3_A.vhd",
      "impl\/vhdl\/fifo_w17_d2_S.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/getXandY.vhd",
      "impl\/vhdl\/parseEvents_ama_akbM.vhd",
      "impl\/vhdl\/parseEvents_ama_albW.vhd",
      "impl\/vhdl\/parseEvents_ama_amb6.vhd",
      "impl\/vhdl\/parseEvents_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/parseEvents_dcmp_g8j.vhd",
      "impl\/vhdl\/parseEvents_mac_mjbC.vhd",
      "impl\/vhdl\/parseEvents_srem_ibs.vhd",
      "impl\/vhdl\/parseEvents_uitodhbi.vhd",
      "impl\/vhdl\/start_for_fastCorocq.vhd",
      "impl\/vhdl\/start_for_feedbacpcA.vhd",
      "impl\/vhdl\/parseEvents.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dataflow_in_loop_par.v",
      "impl\/verilog\/dataflow_parent_loop_1.v",
      "impl\/verilog\/fastCorner.v",
      "impl\/verilog\/FastDetectorisFeabkb.v",
      "impl\/verilog\/FastDetectorisFeabkb_ram.dat",
      "impl\/verilog\/FastDetectorisFeacud.v",
      "impl\/verilog\/FastDetectorisFeacud_rom.dat",
      "impl\/verilog\/FastDetectorisFeadEe.v",
      "impl\/verilog\/FastDetectorisFeadEe_rom.dat",
      "impl\/verilog\/FastDetectorisFeaeOg.v",
      "impl\/verilog\/FastDetectorisFeaeOg_rom.dat",
      "impl\/verilog\/FastDetectorisFeafYi.v",
      "impl\/verilog\/FastDetectorisFeafYi_rom.dat",
      "impl\/verilog\/FastDetectorisFeatur.v",
      "impl\/verilog\/feedbackWrapperAndOu.v",
      "impl\/verilog\/feedbackWrapperAnncg.v",
      "impl\/verilog\/feedbackWrapperAnncg_ram.dat",
      "impl\/verilog\/fifo_w6_d2_A.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w15_d2_S.v",
      "impl\/verilog\/fifo_w16_d3_A.v",
      "impl\/verilog\/fifo_w17_d2_S.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/getXandY.v",
      "impl\/verilog\/parseEvents_ama_akbM.v",
      "impl\/verilog\/parseEvents_ama_albW.v",
      "impl\/verilog\/parseEvents_ama_amb6.v",
      "impl\/verilog\/parseEvents_AXILiteS_s_axi.v",
      "impl\/verilog\/parseEvents_dcmp_g8j.v",
      "impl\/verilog\/parseEvents_mac_mjbC.v",
      "impl\/verilog\/parseEvents_srem_ibs.v",
      "impl\/verilog\/parseEvents_uitodhbi.v",
      "impl\/verilog\/start_for_fastCorocq.v",
      "impl\/verilog\/start_for_feedbacpcA.v",
      "impl\/verilog\/parseEvents.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/parseEvents_v1_0\/data\/parseEvents.mdd",
      "impl\/misc\/drivers\/parseEvents_v1_0\/data\/parseEvents.tcl",
      "impl\/misc\/drivers\/parseEvents_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/parseEvents_v1_0\/src\/xparseevents.c",
      "impl\/misc\/drivers\/parseEvents_v1_0\/src\/xparseevents.h",
      "impl\/misc\/drivers\/parseEvents_v1_0\/src\/xparseevents_hw.h",
      "impl\/misc\/drivers\/parseEvents_v1_0\/src\/xparseevents_linux.c",
      "impl\/misc\/drivers\/parseEvents_v1_0\/src\/xparseevents_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/parseEvents_ap_dcmp_0_no_dsp_64_ip.tcl",
      "impl\/misc\/parseEvents_ap_uitodp_4_no_dsp_32_ip.tcl"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "parseEvents_ap_dcmp_0_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name parseEvents_ap_dcmp_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "parseEvents_ap_uitodp_4_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name parseEvents_ap_uitodp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_AXILiteS",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "data": {
      "type": "ap_fifo",
      "fifo_width": "64",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "64"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "eventSlice": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "eventsArraySize": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "outLed_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "4",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "4",
        "AWADDR": "4",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "data_dout": {
      "dir": "in",
      "width": "64"
    },
    "data_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "data_read": {
      "dir": "out",
      "width": "1"
    },
    "eventsArraySize": {
      "dir": "in",
      "width": "32"
    },
    "eventSlice_din": {
      "dir": "out",
      "width": "32"
    },
    "eventSlice_full_n": {
      "dir": "in",
      "width": "1"
    },
    "eventSlice_write": {
      "dir": "out",
      "width": "1"
    },
    "outLed_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "0"
    },
    "data": {
      "interfaceRef": "data",
      "dir": "in"
    },
    "eventsArraySize": {
      "interfaceRef": "eventsArraySize",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "eventSlice": {
      "interfaceRef": "eventSlice",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "outLed_V": {
      "interfaceRef": "outLed_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "parseEvents",
      "Instances": [{
          "ModuleName": "dataflow_parent_loop_1",
          "InstanceName": "grp_dataflow_parent_loop_1_fu_146",
          "Instances": [{
              "ModuleName": "dataflow_in_loop_par",
              "InstanceName": "dataflow_in_loop_par_U0",
              "Instances": [
                {
                  "ModuleName": "fastCorner",
                  "InstanceName": "fastCorner_U0",
                  "Instances": [{
                      "ModuleName": "FastDetectorisFeatur",
                      "InstanceName": "grp_FastDetectorisFeatur_fu_146"
                    }]
                },
                {
                  "ModuleName": "feedbackWrapperAndOu",
                  "InstanceName": "feedbackWrapperAndOu_U0"
                },
                {
                  "ModuleName": "getXandY",
                  "InstanceName": "getXandY_U0"
                }
              ]
            }]
        }]
    },
    "Metrics": {
      "getXandY": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.27"
        },
        "Area": {
          "FF": "3",
          "LUT": "74",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "FastDetectorisFeatur": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.63"
        },
        "Loops": [{
            "Name": "isFeatureOutterLoop",
            "TripCount": "16",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "FastDetectorisFeature_label2",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [
                  {
                    "Name": "FastDetectorisFeature_label1",
                    "TripCount": "",
                    "LatencyMin": "26",
                    "LatencyMax": "65",
                    "Latency": "26 ~ 65",
                    "PipelineII": "",
                    "PipelineDepth": "13"
                  },
                  {
                    "Name": "FastDetectorisFeature_label0",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "12"
                  }
                ]
              },
              {
                "Name": "FastDetectorisFeature_label6",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "FastDetectorisFeature_label5",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "",
                    "Loops": [
                      {
                        "Name": "FastDetectorisFeature_label4",
                        "TripCount": "",
                        "LatencyMin": "141",
                        "LatencyMax": "329",
                        "Latency": "141 ~ 329",
                        "PipelineII": "",
                        "PipelineDepth": "47"
                      },
                      {
                        "Name": "FastDetectorisFeature_label3",
                        "TripCount": "",
                        "Latency": "",
                        "PipelineII": "",
                        "PipelineDepth": "46"
                      }
                    ]
                  }]
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "72",
          "DSP48E": "13",
          "FF": "2388",
          "LUT": "4315"
        }
      },
      "fastCorner": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.63"
        },
        "Area": {
          "BRAM_18K": "72",
          "DSP48E": "13",
          "FF": "2441",
          "LUT": "4392"
        }
      },
      "feedbackWrapperAndOu": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.93"
        },
        "Area": {
          "FF": "74",
          "LUT": "149",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "dataflow_in_loop_par": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.63"
        },
        "Area": {
          "BRAM_18K": "72",
          "DSP48E": "13",
          "FF": "2553",
          "LUT": "4805"
        }
      },
      "dataflow_parent_loop_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.63"
        },
        "Loops": [{
            "Name": "parseEventsLoop",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "BRAM_18K": "72",
          "DSP48E": "13",
          "FF": "2587",
          "LUT": "4869"
        }
      },
      "parseEvents": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.63"
        },
        "Area": {
          "BRAM_18K": "72",
          "DSP48E": "13",
          "FF": "2644",
          "LUT": "4946"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-03-18 16:05:48 +0100",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
