<stg><name>up_sampling2d_fix16</name>


<trans_list>

<trans id="58" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="5" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %output_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_width)

]]></Node>
<StgValue><ssdm name="output_width_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %output_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_height)

]]></Node>
<StgValue><ssdm name="output_height_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %output_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_depth)

]]></Node>
<StgValue><ssdm name="output_depth_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %input_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_width)

]]></Node>
<StgValue><ssdm name="input_width_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %input_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_height)

]]></Node>
<StgValue><ssdm name="input_height_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="16">
<![CDATA[
:5  %tmp_1 = zext i16 %input_height_read to i32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="16">
<![CDATA[
:6  %tmp_2 = zext i16 %input_width_read to i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="16">
<![CDATA[
:7  %tmp_3 = zext i16 %output_height_read to i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="16">
<![CDATA[
:8  %tmp_4 = zext i16 %output_width_read to i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.loopexit:0  %out_d = phi i16 [ 0, %0 ], [ %out_d_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i32 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:2  %phi_mul2 = phi i32 [ 0, %0 ], [ %next_mul3, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:3  %next_mul3 = add i32 %phi_mul2, %tmp_3

]]></Node>
<StgValue><ssdm name="next_mul3"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:4  %next_mul = add i32 %phi_mul, %tmp_1

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:5  %exitcond3 = icmp eq i16 %out_d, %output_depth_read

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:6  %out_d_1 = add i16 %out_d, 1

]]></Node>
<StgValue><ssdm name="out_d_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:7  br i1 %exitcond3, label %2, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader4:0  %out_h = phi i16 [ %out_h_1, %.preheader4.loopexit ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader4:1  %exitcond2 = icmp eq i16 %out_h, %output_height_read

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader4:2  %out_h_1 = add i16 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:3  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:0  %div = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_h, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="15">
<![CDATA[
.preheader.preheader:1  %tmp_9 = zext i15 %div to i32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:2  %tmp_s = zext i16 %out_h to i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:3  %tmp = add i32 %tmp_9, %phi_mul

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:5  %tmp2 = add i32 %tmp_s, %phi_mul2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:4  %tmp1 = mul i32 %tmp_2, %tmp

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:6  %tmp3 = mul i32 %tmp_4, %tmp2

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:7  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:0  %out_w = phi i16 [ %out_w_1, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:1  %exitcond = icmp eq i16 %out_w, %output_width_read

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:2  %out_w_1 = add i16 %out_w, 1

]]></Node>
<StgValue><ssdm name="out_w_1"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond, label %.preheader4.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="15">
<![CDATA[
:1  %tmp_8 = zext i15 %div1 to i32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_10 = add i32 %tmp_8, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_11 = sext i32 %tmp_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Conv2D_3_array_addr = getelementptr [3136 x i16]* @Conv2D_3_array, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="Conv2D_3_array_addr"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="12">
<![CDATA[
:5  %Conv2D_3_array_load = load i16* %Conv2D_3_array_addr, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_array_load"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="16">
<![CDATA[
:6  %tmp_12 = zext i16 %out_w to i32

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_13 = add i32 %tmp_12, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.loopexit:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="53" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="12">
<![CDATA[
:5  %Conv2D_3_array_load = load i16* %Conv2D_3_array_addr, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_array_load"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="32">
<![CDATA[
:8  %tmp_14 = sext i32 %tmp_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %UpSampling2D_1_array_1 = getelementptr [12544 x i16]* @UpSampling2D_1_array, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="UpSampling2D_1_array_1"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %Conv2D_3_array_load, i16* %UpSampling2D_1_array_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="68" name="input_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_height"/></StgValue>
</port>
<port id="69" name="input_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_width"/></StgValue>
</port>
<port id="70" name="output_depth" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_depth"/></StgValue>
</port>
<port id="71" name="output_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_height"/></StgValue>
</port>
<port id="72" name="output_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_width"/></StgValue>
</port>
<port id="73" name="Conv2D_3_array" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="Conv2D_3_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="UpSampling2D_1_array" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="UpSampling2D_1_array"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="76" from="_ssdm_op_Read.ap_auto.i16" to="output_width_read" fromId="75" toId="7">
</dataflow>
<dataflow id="77" from="output_width" to="output_width_read" fromId="72" toId="7">
</dataflow>
<dataflow id="78" from="_ssdm_op_Read.ap_auto.i16" to="output_height_read" fromId="75" toId="8">
</dataflow>
<dataflow id="79" from="output_height" to="output_height_read" fromId="71" toId="8">
</dataflow>
<dataflow id="80" from="_ssdm_op_Read.ap_auto.i16" to="output_depth_read" fromId="75" toId="9">
</dataflow>
<dataflow id="81" from="output_depth" to="output_depth_read" fromId="70" toId="9">
</dataflow>
<dataflow id="82" from="_ssdm_op_Read.ap_auto.i16" to="input_width_read" fromId="75" toId="10">
</dataflow>
<dataflow id="83" from="input_width" to="input_width_read" fromId="69" toId="10">
</dataflow>
<dataflow id="84" from="_ssdm_op_Read.ap_auto.i16" to="input_height_read" fromId="75" toId="11">
</dataflow>
<dataflow id="85" from="input_height" to="input_height_read" fromId="68" toId="11">
</dataflow>
<dataflow id="86" from="input_height_read" to="tmp_1" fromId="11" toId="12">
</dataflow>
<dataflow id="87" from="input_width_read" to="tmp_2" fromId="10" toId="13">
</dataflow>
<dataflow id="88" from="output_height_read" to="tmp_3" fromId="8" toId="14">
</dataflow>
<dataflow id="89" from="output_width_read" to="tmp_4" fromId="7" toId="15">
</dataflow>
<dataflow id="91" from="StgValue_90" to="out_d" fromId="90" toId="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="92" from="StgValue_16" to="out_d" fromId="16" toId="17">
</dataflow>
<dataflow id="93" from="out_d_1" to="out_d" fromId="23" toId="17">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="94" from="StgValue_36" to="out_d" fromId="36" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="96" from="StgValue_95" to="phi_mul" fromId="95" toId="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="97" from="StgValue_16" to="phi_mul" fromId="16" toId="18">
</dataflow>
<dataflow id="98" from="next_mul" to="phi_mul" fromId="21" toId="18">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="99" from="StgValue_36" to="phi_mul" fromId="36" toId="18">
<BackEdge/>
</dataflow>
<dataflow id="100" from="StgValue_95" to="phi_mul2" fromId="95" toId="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="101" from="StgValue_16" to="phi_mul2" fromId="16" toId="19">
</dataflow>
<dataflow id="102" from="next_mul3" to="phi_mul2" fromId="20" toId="19">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="103" from="StgValue_36" to="phi_mul2" fromId="36" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="104" from="phi_mul2" to="next_mul3" fromId="19" toId="20">
</dataflow>
<dataflow id="105" from="tmp_3" to="next_mul3" fromId="14" toId="20">
</dataflow>
<dataflow id="106" from="phi_mul" to="next_mul" fromId="18" toId="21">
</dataflow>
<dataflow id="107" from="tmp_1" to="next_mul" fromId="12" toId="21">
</dataflow>
<dataflow id="108" from="out_d" to="exitcond3" fromId="17" toId="22">
</dataflow>
<dataflow id="109" from="output_depth_read" to="exitcond3" fromId="9" toId="22">
</dataflow>
<dataflow id="110" from="out_d" to="out_d_1" fromId="17" toId="23">
</dataflow>
<dataflow id="112" from="StgValue_111" to="out_d_1" fromId="111" toId="23">
</dataflow>
<dataflow id="113" from="exitcond3" to="StgValue_24" fromId="22" toId="24">
</dataflow>
<dataflow id="114" from="out_h_1" to="out_h" fromId="29" toId="27">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="115" from="StgValue_52" to="out_h" fromId="52" toId="27">
<BackEdge/>
</dataflow>
<dataflow id="116" from="StgValue_90" to="out_h" fromId="90" toId="27">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="117" from="StgValue_25" to="out_h" fromId="25" toId="27">
</dataflow>
<dataflow id="118" from="out_h" to="exitcond2" fromId="27" toId="28">
</dataflow>
<dataflow id="119" from="output_height_read" to="exitcond2" fromId="8" toId="28">
</dataflow>
<dataflow id="120" from="out_h" to="out_h_1" fromId="27" toId="29">
</dataflow>
<dataflow id="121" from="StgValue_111" to="out_h_1" fromId="111" toId="29">
</dataflow>
<dataflow id="122" from="exitcond2" to="StgValue_30" fromId="28" toId="30">
</dataflow>
<dataflow id="124" from="_ssdm_op_PartSelect.i15.i16.i32.i32" to="div" fromId="123" toId="31">
</dataflow>
<dataflow id="125" from="out_h" to="div" fromId="27" toId="31">
</dataflow>
<dataflow id="127" from="StgValue_126" to="div" fromId="126" toId="31">
</dataflow>
<dataflow id="129" from="StgValue_128" to="div" fromId="128" toId="31">
</dataflow>
<dataflow id="130" from="div" to="tmp_9" fromId="31" toId="32">
</dataflow>
<dataflow id="131" from="out_h" to="tmp_s" fromId="27" toId="33">
</dataflow>
<dataflow id="132" from="tmp_9" to="tmp" fromId="32" toId="34">
</dataflow>
<dataflow id="133" from="phi_mul" to="tmp" fromId="18" toId="34">
</dataflow>
<dataflow id="134" from="tmp_s" to="tmp2" fromId="33" toId="35">
</dataflow>
<dataflow id="135" from="phi_mul2" to="tmp2" fromId="19" toId="35">
</dataflow>
<dataflow id="136" from="tmp_2" to="tmp1" fromId="13" toId="37">
</dataflow>
<dataflow id="137" from="tmp" to="tmp1" fromId="34" toId="37">
</dataflow>
<dataflow id="138" from="tmp_4" to="tmp3" fromId="15" toId="38">
</dataflow>
<dataflow id="139" from="tmp2" to="tmp3" fromId="35" toId="38">
</dataflow>
<dataflow id="140" from="out_w_1" to="out_w" fromId="42" toId="40">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="141" from="StgValue_57" to="out_w" fromId="57" toId="40">
<BackEdge/>
</dataflow>
<dataflow id="142" from="StgValue_90" to="out_w" fromId="90" toId="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="143" from="StgValue_39" to="out_w" fromId="39" toId="40">
</dataflow>
<dataflow id="144" from="out_w" to="exitcond" fromId="40" toId="41">
</dataflow>
<dataflow id="145" from="output_width_read" to="exitcond" fromId="7" toId="41">
</dataflow>
<dataflow id="146" from="out_w" to="out_w_1" fromId="40" toId="42">
</dataflow>
<dataflow id="147" from="StgValue_111" to="out_w_1" fromId="111" toId="42">
</dataflow>
<dataflow id="148" from="exitcond" to="StgValue_43" fromId="41" toId="43">
</dataflow>
<dataflow id="149" from="_ssdm_op_PartSelect.i15.i16.i32.i32" to="div1" fromId="123" toId="44">
</dataflow>
<dataflow id="150" from="out_w" to="div1" fromId="40" toId="44">
</dataflow>
<dataflow id="151" from="StgValue_126" to="div1" fromId="126" toId="44">
</dataflow>
<dataflow id="152" from="StgValue_128" to="div1" fromId="128" toId="44">
</dataflow>
<dataflow id="153" from="div1" to="tmp_8" fromId="44" toId="45">
</dataflow>
<dataflow id="154" from="tmp_8" to="tmp_10" fromId="45" toId="46">
</dataflow>
<dataflow id="155" from="tmp1" to="tmp_10" fromId="37" toId="46">
</dataflow>
<dataflow id="156" from="tmp_10" to="tmp_11" fromId="46" toId="47">
</dataflow>
<dataflow id="157" from="Conv2D_3_array" to="Conv2D_3_array_addr" fromId="73" toId="48">
</dataflow>
<dataflow id="159" from="StgValue_158" to="Conv2D_3_array_addr" fromId="158" toId="48">
</dataflow>
<dataflow id="160" from="tmp_11" to="Conv2D_3_array_addr" fromId="47" toId="48">
</dataflow>
<dataflow id="161" from="Conv2D_3_array_addr" to="Conv2D_3_array_load" fromId="48" toId="49">
</dataflow>
<dataflow id="162" from="out_w" to="tmp_12" fromId="40" toId="50">
</dataflow>
<dataflow id="163" from="tmp_12" to="tmp_13" fromId="50" toId="51">
</dataflow>
<dataflow id="164" from="tmp3" to="tmp_13" fromId="38" toId="51">
</dataflow>
<dataflow id="165" from="Conv2D_3_array_addr" to="Conv2D_3_array_load" fromId="48" toId="53">
</dataflow>
<dataflow id="166" from="tmp_13" to="tmp_14" fromId="51" toId="54">
</dataflow>
<dataflow id="167" from="UpSampling2D_1_array" to="UpSampling2D_1_array_1" fromId="74" toId="55">
</dataflow>
<dataflow id="168" from="StgValue_158" to="UpSampling2D_1_array_1" fromId="158" toId="55">
</dataflow>
<dataflow id="169" from="tmp_14" to="UpSampling2D_1_array_1" fromId="54" toId="55">
</dataflow>
<dataflow id="170" from="Conv2D_3_array_load" to="StgValue_56" fromId="53" toId="56">
</dataflow>
<dataflow id="171" from="UpSampling2D_1_array_1" to="StgValue_56" fromId="55" toId="56">
</dataflow>
<dataflow id="172" from="exitcond3" to="StgValue_2" fromId="22" toId="2">
</dataflow>
<dataflow id="173" from="exitcond2" to="StgValue_3" fromId="28" toId="3">
</dataflow>
<dataflow id="174" from="exitcond" to="StgValue_5" fromId="41" toId="5">
</dataflow>
</dataflows>


</stg>
