sub_ddc.vhd,vhdl,xil_defaultlib,../../../../xdma_bpu_ex.gen/sources_1/ip/sub_ddc/sim/sub_ddc.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
