-- Copyright (C) 1991-2014 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition"

-- DATE "05/28/2019 10:08:49"

-- 
-- Device: Altera EP3C16F256C6 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	cpu_core IS
    PORT (
	i_CORE_CLK : IN std_logic;
	i_CORE_RESET : IN std_logic;
	i_CORE_HALT : IN std_logic;
	o_DATA : OUT std_logic_vector(7 DOWNTO 0);
	o_STATE : OUT std_logic_vector(6 DOWNTO 0);
	o_MC_DISPLAY_data : OUT std_logic_vector(7 DOWNTO 0);
	o_MC_DISPLAY_write_enable : OUT std_logic;
	i_MC_GPIO_data : IN std_logic_vector(7 DOWNTO 0);
	o_MC_GPIO_address : OUT std_logic_vector(3 DOWNTO 0);
	o_MC_GPIO_write_enable : OUT std_logic;
	o_MC_GPIO_data : OUT std_logic_vector(7 DOWNTO 0);
	i_MC_I2C_data : IN std_logic_vector(7 DOWNTO 0);
	i_MC_I2C_busy : IN std_logic;
	o_MC_I2C_address : OUT std_logic_vector(3 DOWNTO 0);
	o_MC_I2C_write_enable : OUT std_logic;
	o_MC_I2C_data : OUT std_logic_vector(7 DOWNTO 0);
	i_INTERRUPT_request : IN std_logic;
	o_INTERRUPT_ack : OUT std_logic
	);
END cpu_core;

-- Design Ports Information
-- o_DATA[0]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_DATA[1]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_DATA[2]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_DATA[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_DATA[4]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_DATA[5]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_DATA[6]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_DATA[7]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_STATE[0]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_STATE[1]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_STATE[2]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_STATE[3]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_STATE[4]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_STATE[5]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_STATE[6]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_DISPLAY_data[0]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_DISPLAY_data[1]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_DISPLAY_data[2]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_DISPLAY_data[3]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_DISPLAY_data[4]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_DISPLAY_data[5]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_DISPLAY_data[6]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_DISPLAY_data[7]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_DISPLAY_write_enable	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_GPIO_address[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_GPIO_address[1]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_GPIO_address[2]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_GPIO_address[3]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_GPIO_write_enable	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_GPIO_data[0]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_GPIO_data[1]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_GPIO_data[2]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_GPIO_data[3]	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_GPIO_data[4]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_GPIO_data[5]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_GPIO_data[6]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_GPIO_data[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_MC_I2C_busy	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_I2C_address[0]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_I2C_address[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_I2C_address[2]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_I2C_address[3]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_I2C_write_enable	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_I2C_data[0]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_I2C_data[1]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_I2C_data[2]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_I2C_data[3]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_I2C_data[4]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_I2C_data[5]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_I2C_data[6]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_MC_I2C_data[7]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_INTERRUPT_ack	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_CORE_CLK	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_CORE_RESET	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_CORE_HALT	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_INTERRUPT_request	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_MC_GPIO_data[0]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_MC_I2C_data[0]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_MC_GPIO_data[1]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_MC_I2C_data[1]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_MC_GPIO_data[2]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_MC_I2C_data[2]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_MC_GPIO_data[3]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_MC_I2C_data[3]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_MC_GPIO_data[4]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_MC_I2C_data[4]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_MC_GPIO_data[5]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_MC_I2C_data[5]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_MC_GPIO_data[6]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_MC_I2C_data[6]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_MC_GPIO_data[7]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_MC_I2C_data[7]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF cpu_core IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_i_CORE_CLK : std_logic;
SIGNAL ww_i_CORE_RESET : std_logic;
SIGNAL ww_i_CORE_HALT : std_logic;
SIGNAL ww_o_DATA : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_o_STATE : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_o_MC_DISPLAY_data : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_o_MC_DISPLAY_write_enable : std_logic;
SIGNAL ww_i_MC_GPIO_data : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_o_MC_GPIO_address : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_o_MC_GPIO_write_enable : std_logic;
SIGNAL ww_o_MC_GPIO_data : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_i_MC_I2C_data : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_i_MC_I2C_busy : std_logic;
SIGNAL ww_o_MC_I2C_address : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_o_MC_I2C_write_enable : std_logic;
SIGNAL ww_o_MC_I2C_data : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_i_INTERRUPT_request : std_logic;
SIGNAL ww_o_INTERRUPT_ack : std_logic;
SIGNAL \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \i_CORE_CLK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INST_control_unit|r_state[3]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i_MC_I2C_busy~input_o\ : std_logic;
SIGNAL \o_DATA[0]~output_o\ : std_logic;
SIGNAL \o_DATA[1]~output_o\ : std_logic;
SIGNAL \o_DATA[2]~output_o\ : std_logic;
SIGNAL \o_DATA[3]~output_o\ : std_logic;
SIGNAL \o_DATA[4]~output_o\ : std_logic;
SIGNAL \o_DATA[5]~output_o\ : std_logic;
SIGNAL \o_DATA[6]~output_o\ : std_logic;
SIGNAL \o_DATA[7]~output_o\ : std_logic;
SIGNAL \o_STATE[0]~output_o\ : std_logic;
SIGNAL \o_STATE[1]~output_o\ : std_logic;
SIGNAL \o_STATE[2]~output_o\ : std_logic;
SIGNAL \o_STATE[3]~output_o\ : std_logic;
SIGNAL \o_STATE[4]~output_o\ : std_logic;
SIGNAL \o_STATE[5]~output_o\ : std_logic;
SIGNAL \o_STATE[6]~output_o\ : std_logic;
SIGNAL \o_MC_DISPLAY_data[0]~output_o\ : std_logic;
SIGNAL \o_MC_DISPLAY_data[1]~output_o\ : std_logic;
SIGNAL \o_MC_DISPLAY_data[2]~output_o\ : std_logic;
SIGNAL \o_MC_DISPLAY_data[3]~output_o\ : std_logic;
SIGNAL \o_MC_DISPLAY_data[4]~output_o\ : std_logic;
SIGNAL \o_MC_DISPLAY_data[5]~output_o\ : std_logic;
SIGNAL \o_MC_DISPLAY_data[6]~output_o\ : std_logic;
SIGNAL \o_MC_DISPLAY_data[7]~output_o\ : std_logic;
SIGNAL \o_MC_DISPLAY_write_enable~output_o\ : std_logic;
SIGNAL \o_MC_GPIO_address[0]~output_o\ : std_logic;
SIGNAL \o_MC_GPIO_address[1]~output_o\ : std_logic;
SIGNAL \o_MC_GPIO_address[2]~output_o\ : std_logic;
SIGNAL \o_MC_GPIO_address[3]~output_o\ : std_logic;
SIGNAL \o_MC_GPIO_write_enable~output_o\ : std_logic;
SIGNAL \o_MC_GPIO_data[0]~output_o\ : std_logic;
SIGNAL \o_MC_GPIO_data[1]~output_o\ : std_logic;
SIGNAL \o_MC_GPIO_data[2]~output_o\ : std_logic;
SIGNAL \o_MC_GPIO_data[3]~output_o\ : std_logic;
SIGNAL \o_MC_GPIO_data[4]~output_o\ : std_logic;
SIGNAL \o_MC_GPIO_data[5]~output_o\ : std_logic;
SIGNAL \o_MC_GPIO_data[6]~output_o\ : std_logic;
SIGNAL \o_MC_GPIO_data[7]~output_o\ : std_logic;
SIGNAL \o_MC_I2C_address[0]~output_o\ : std_logic;
SIGNAL \o_MC_I2C_address[1]~output_o\ : std_logic;
SIGNAL \o_MC_I2C_address[2]~output_o\ : std_logic;
SIGNAL \o_MC_I2C_address[3]~output_o\ : std_logic;
SIGNAL \o_MC_I2C_write_enable~output_o\ : std_logic;
SIGNAL \o_MC_I2C_data[0]~output_o\ : std_logic;
SIGNAL \o_MC_I2C_data[1]~output_o\ : std_logic;
SIGNAL \o_MC_I2C_data[2]~output_o\ : std_logic;
SIGNAL \o_MC_I2C_data[3]~output_o\ : std_logic;
SIGNAL \o_MC_I2C_data[4]~output_o\ : std_logic;
SIGNAL \o_MC_I2C_data[5]~output_o\ : std_logic;
SIGNAL \o_MC_I2C_data[6]~output_o\ : std_logic;
SIGNAL \o_MC_I2C_data[7]~output_o\ : std_logic;
SIGNAL \o_INTERRUPT_ack~output_o\ : std_logic;
SIGNAL \i_CORE_CLK~input_o\ : std_logic;
SIGNAL \i_CORE_CLK~inputclkctrl_outclk\ : std_logic;
SIGNAL \INST_branch_control|r_INTERRUPT_set~feeder_combout\ : std_logic;
SIGNAL \INST_branch_control|r_INTERRUPT_set~q\ : std_logic;
SIGNAL \INST_Program_counter|Add0~1\ : std_logic;
SIGNAL \INST_Program_counter|Add0~2_combout\ : std_logic;
SIGNAL \INST_branch_control|r_PC_ADDRESS~3_combout\ : std_logic;
SIGNAL \i_CORE_HALT~input_o\ : std_logic;
SIGNAL \INST_control_unit|Mux6~0_combout\ : std_logic;
SIGNAL \i_CORE_RESET~input_o\ : std_logic;
SIGNAL \INST_control_unit|r_state[2]~7_combout\ : std_logic;
SIGNAL \INST_Program_counter|Add0~3\ : std_logic;
SIGNAL \INST_Program_counter|Add0~4_combout\ : std_logic;
SIGNAL \INST_branch_control|r_PC_ADDRESS~4_combout\ : std_logic;
SIGNAL \INST_Program_counter|Add0~5\ : std_logic;
SIGNAL \INST_Program_counter|Add0~7\ : std_logic;
SIGNAL \INST_Program_counter|Add0~8_combout\ : std_logic;
SIGNAL \INST_branch_control|r_PC_ADDRESS~6_combout\ : std_logic;
SIGNAL \INST_Program_counter|Add0~9\ : std_logic;
SIGNAL \INST_Program_counter|Add0~10_combout\ : std_logic;
SIGNAL \INST_branch_control|r_PC_ADDRESS~7_combout\ : std_logic;
SIGNAL \INST_Program_counter|Add0~11\ : std_logic;
SIGNAL \INST_Program_counter|Add0~12_combout\ : std_logic;
SIGNAL \INST_Program_counter|Add0~13\ : std_logic;
SIGNAL \INST_Program_counter|Add0~14_combout\ : std_logic;
SIGNAL \INST_branch_control|r_PC_ADDRESS~9_combout\ : std_logic;
SIGNAL \INST_Program_counter|Add0~15\ : std_logic;
SIGNAL \INST_Program_counter|Add0~16_combout\ : std_logic;
SIGNAL \INST_branch_control|r_PC_ADDRESS~10_combout\ : std_logic;
SIGNAL \INST_InstrucReg|r_register[12]~feeder_combout\ : std_logic;
SIGNAL \INST_Program_counter|Add0~17\ : std_logic;
SIGNAL \INST_Program_counter|Add0~18_combout\ : std_logic;
SIGNAL \INST_branch_control|r_PC_ADDRESS~11_combout\ : std_logic;
SIGNAL \INST_branch_control|o_ADDRESS~10_combout\ : std_logic;
SIGNAL \INST_InstrucReg|r_register[1]~feeder_combout\ : std_logic;
SIGNAL \INST_InstrucReg|r_register[15]~feeder_combout\ : std_logic;
SIGNAL \INST_InstrucReg|r_register[16]~feeder_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux7~0_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux8~0_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux8~1_combout\ : std_logic;
SIGNAL \INST_InstrucReg|r_register[2]~feeder_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux57~2_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux7~1_combout\ : std_logic;
SIGNAL \INST_branch_control|o_ADDRESS[0]~1_combout\ : std_logic;
SIGNAL \INST_Program_counter|r_PROG_COUNT~10_combout\ : std_logic;
SIGNAL \INST_Program_counter|r_PROG_COUNT[6]~1_combout\ : std_logic;
SIGNAL \INST_branch_control|o_ADDRESS~9_combout\ : std_logic;
SIGNAL \INST_Program_counter|r_PROG_COUNT~9_combout\ : std_logic;
SIGNAL \INST_branch_control|o_ADDRESS~8_combout\ : std_logic;
SIGNAL \INST_Program_counter|r_PROG_COUNT~8_combout\ : std_logic;
SIGNAL \INST_InstrucReg|r_register[9]~feeder_combout\ : std_logic;
SIGNAL \INST_branch_control|r_PC_ADDRESS~8_combout\ : std_logic;
SIGNAL \INST_branch_control|o_ADDRESS~7_combout\ : std_logic;
SIGNAL \INST_Program_counter|r_PROG_COUNT~7_combout\ : std_logic;
SIGNAL \INST_InstrucReg|r_register[8]~feeder_combout\ : std_logic;
SIGNAL \INST_branch_control|o_ADDRESS~6_combout\ : std_logic;
SIGNAL \INST_Program_counter|r_PROG_COUNT~6_combout\ : std_logic;
SIGNAL \INST_InstrucReg|r_register[7]~feeder_combout\ : std_logic;
SIGNAL \INST_branch_control|o_ADDRESS~5_combout\ : std_logic;
SIGNAL \INST_Program_counter|r_PROG_COUNT~5_combout\ : std_logic;
SIGNAL \INST_InstrucReg|r_register[6]~feeder_combout\ : std_logic;
SIGNAL \INST_Program_counter|Add0~6_combout\ : std_logic;
SIGNAL \INST_branch_control|r_PC_ADDRESS~5_combout\ : std_logic;
SIGNAL \INST_branch_control|o_ADDRESS~4_combout\ : std_logic;
SIGNAL \INST_Program_counter|r_PROG_COUNT~4_combout\ : std_logic;
SIGNAL \INST_InstrucReg|r_register[5]~feeder_combout\ : std_logic;
SIGNAL \INST_branch_control|o_ADDRESS~3_combout\ : std_logic;
SIGNAL \INST_Program_counter|r_PROG_COUNT~3_combout\ : std_logic;
SIGNAL \INST_InstrucReg|r_register[31]~feeder_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux1~0_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|o_MEM_access~0_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|o_MEM_access~1_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|o_MEM_access~q\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|Mux63~0_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|Mux62~0_combout\ : std_logic;
SIGNAL \INST_control_unit|Mux4~1_combout\ : std_logic;
SIGNAL \INST_control_unit|Mux7~4_combout\ : std_logic;
SIGNAL \INST_control_unit|Mux4~2_combout\ : std_logic;
SIGNAL \INST_control_unit|r_state~11_combout\ : std_logic;
SIGNAL \INST_control_unit|Mux3~0_combout\ : std_logic;
SIGNAL \INST_control_unit|Mux7~2_combout\ : std_logic;
SIGNAL \INST_control_unit|r_state~5_combout\ : std_logic;
SIGNAL \INST_control_unit|r_INTERRUPT_active~0_combout\ : std_logic;
SIGNAL \INST_control_unit|r_INTERRUPT_active~1_combout\ : std_logic;
SIGNAL \INST_control_unit|r_INTERRUPT_active~q\ : std_logic;
SIGNAL \INST_control_unit|r_INTERRUPT_request~0_combout\ : std_logic;
SIGNAL \i_INTERRUPT_request~input_o\ : std_logic;
SIGNAL \INST_control_unit|r_INTERRUPT_request~1_combout\ : std_logic;
SIGNAL \INST_control_unit|r_INTERRUPT_request~q\ : std_logic;
SIGNAL \INST_control_unit|Mux4~0_combout\ : std_logic;
SIGNAL \INST_control_unit|r_state~6_combout\ : std_logic;
SIGNAL \INST_control_unit|r_state~2_combout\ : std_logic;
SIGNAL \INST_control_unit|r_state~1_combout\ : std_logic;
SIGNAL \INST_control_unit|r_state~3_combout\ : std_logic;
SIGNAL \INST_control_unit|r_state~0_combout\ : std_logic;
SIGNAL \INST_control_unit|r_state~4_combout\ : std_logic;
SIGNAL \INST_control_unit|r_state~9_combout\ : std_logic;
SIGNAL \INST_control_unit|r_state~8_combout\ : std_logic;
SIGNAL \INST_control_unit|r_state~10_combout\ : std_logic;
SIGNAL \INST_control_unit|Mux7~3_combout\ : std_logic;
SIGNAL \INST_control_unit|Mux7~5_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux6~0_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|o_SAVE_PC~q\ : std_logic;
SIGNAL \INST_branch_control|r_PC_ADDRESS[3]~1_combout\ : std_logic;
SIGNAL \INST_branch_control|r_PC_ADDRESS[3]~2_combout\ : std_logic;
SIGNAL \INST_InstrucReg|r_register[4]~feeder_combout\ : std_logic;
SIGNAL \INST_branch_control|o_ADDRESS~2_combout\ : std_logic;
SIGNAL \INST_Program_counter|r_PROG_COUNT~2_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux9~0_combout\ : std_logic;
SIGNAL \INST_branch_control|Mux11~0_combout\ : std_logic;
SIGNAL \INST_control_unit|r_INTERRUPT_PC_set~0_combout\ : std_logic;
SIGNAL \INST_control_unit|r_INTERRUPT_PC_set~1_combout\ : std_logic;
SIGNAL \INST_control_unit|r_INTERRUPT_PC_set~q\ : std_logic;
SIGNAL \INST_branch_control|r_INTERRUPT_enable~2_combout\ : std_logic;
SIGNAL \INST_branch_control|r_INTERRUPT_enable~q\ : std_logic;
SIGNAL \INST_branch_control|process_0~0_combout\ : std_logic;
SIGNAL \INST_control_unit|r_state[3]~clkctrl_outclk\ : std_logic;
SIGNAL \INST_InstrucReg|r_register[21]~feeder_combout\ : std_logic;
SIGNAL \INST_InstrucReg|r_register[20]~feeder_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|o_REGISTER_A[2]~feeder_combout\ : std_logic;
SIGNAL \INST_InstrucReg|r_register[19]~feeder_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux2~2_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux2~3_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux4~0_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux4~1_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|o_MEM_write_enable~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER~0_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~0_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|r_STACK_POINTER[0]~12_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux57~0_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|r_STACK_POINTER[0]~2_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~1\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~2_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|r_STACK_POINTER[1]~11_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~3\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~4_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|r_STACK_POINTER[2]~10_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~5\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~6_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|r_STACK_POINTER[3]~9_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~7\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~8_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|r_STACK_POINTER[4]~8_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~9\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~10_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|r_STACK_POINTER[5]~7_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~11\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~12_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|r_STACK_POINTER[6]~6_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~13\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~14_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|r_STACK_POINTER[7]~5_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~15\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~16_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|r_STACK_POINTER[8]~4_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~17\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~18_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|r_STACK_POINTER[9]~3_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~19\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~20_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~21\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~22_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~23\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~24_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~25\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~26_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~27\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~28_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~1\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~3\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~5\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~7\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~9\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~11\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~13\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~15\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~17\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~19\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~21_cout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~23_cout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~25_cout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~27_cout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~28_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux43~0_combout\ : std_logic;
SIGNAL \i_MC_I2C_data[3]~input_o\ : std_logic;
SIGNAL \i_MC_GPIO_data[3]~input_o\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_MUX_data[3]~3_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0_bypass[28]~feeder_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~29\ : std_logic;
SIGNAL \INST_instruction_decoder|Add1~30_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~29\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~30_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux42~0_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|Mux74~0_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~16_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux49~0_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|Mux69~0_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_RAM_address[8]~feeder_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~18_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux48~0_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|Mux68~0_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0_bypass[20]~feeder_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY~24_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|Mux66~1_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|Mux64~0_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|Mux64~1_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_RAM_write_enable~q\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~14_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux50~0_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|Mux70~0_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_RAM_address[7]~feeder_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0_bypass[15]~feeder_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~12_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux51~0_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|Mux71~0_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0_bypass[13]~feeder_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY~22_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~0_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux57~1_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_RAM_address[0]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|Mux77~0_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0_bypass[2]~feeder_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~2_combout\ : std_logic;
SIGNAL \INST_InstrucReg|r_register[3]~feeder_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux56~0_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|Mux76~0_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_RAM_address[1]~feeder_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0_bypass[1]~feeder_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY~19_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~4_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux55~0_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|Mux75~0_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~6_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux54~0_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|Mux74~1_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_RAM_address[3]~feeder_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0_bypass[5]~feeder_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY~20_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_RAM_address[4]~feeder_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~8_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux53~0_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|Mux73~0_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Add0~10_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux52~0_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|Mux72~0_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0_bypass[11]~feeder_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY~21_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY~23_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY~25_combout\ : std_logic;
SIGNAL \INST_data_bus|o_MEMORY[3]~3_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_RAM_data[4]~0_combout\ : std_logic;
SIGNAL \i_MC_I2C_data[0]~input_o\ : std_logic;
SIGNAL \i_MC_GPIO_data[0]~input_o\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_MUX_data[0]~0_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0_bypass[21]~feeder_combout\ : std_logic;
SIGNAL \i_MC_I2C_data[1]~input_o\ : std_logic;
SIGNAL \i_MC_GPIO_data[1]~input_o\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_MUX_data[1]~1_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0_bypass[24]~feeder_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0_bypass[23]~feeder_combout\ : std_logic;
SIGNAL \INST_InstrucReg|r_register[22]~feeder_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|o_REGISTER_A[4]~feeder_combout\ : std_logic;
SIGNAL \i_MC_GPIO_data[2]~input_o\ : std_logic;
SIGNAL \i_MC_I2C_data[2]~input_o\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_MUX_data[2]~2_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0_bypass[25]~feeder_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0_bypass[26]~feeder_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|o_IMM_enable~q\ : std_logic;
SIGNAL \i_MC_I2C_data[4]~input_o\ : std_logic;
SIGNAL \i_MC_GPIO_data[4]~input_o\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_MUX_data[4]~4_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0_bypass[30]~feeder_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0_bypass[29]~feeder_combout\ : std_logic;
SIGNAL \i_MC_GPIO_data[5]~input_o\ : std_logic;
SIGNAL \i_MC_I2C_data[5]~input_o\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_MUX_data[5]~5_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0_bypass[31]~feeder_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0_bypass[32]~feeder_combout\ : std_logic;
SIGNAL \INST_ALU|r_ALU_Result[5]~17_combout\ : std_logic;
SIGNAL \i_MC_I2C_data[6]~input_o\ : std_logic;
SIGNAL \i_MC_GPIO_data[6]~input_o\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_MUX_data[6]~6_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0_bypass[34]~feeder_combout\ : std_logic;
SIGNAL \i_MC_GPIO_data[7]~input_o\ : std_logic;
SIGNAL \i_MC_I2C_data[7]~input_o\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_MUX_data[7]~7_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0_bypass[36]~feeder_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0_bypass[35]~feeder_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY~33_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_MUX_data[6]~8_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_MUX_data[6]~9_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER~36_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[15][7]~feeder_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux1~1_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|Mux1~2_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|o_REGISTER_C_WRITE_ENABLE~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[6][7]~19_combout\ : std_logic;
SIGNAL \INST_InstrucReg|r_register[24]~feeder_combout\ : std_logic;
SIGNAL \INST_InstrucReg|r_register[25]~feeder_combout\ : std_logic;
SIGNAL \INST_InstrucReg|r_register[26]~feeder_combout\ : std_logic;
SIGNAL \INST_InstrucReg|r_register[23]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|Decoder0~15_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[15][7]~35_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[15][7]~q\ : std_logic;
SIGNAL \INST_InstrucReg|r_register[18]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|Decoder0~3_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[13][7]~33_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[13][7]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[14][7]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|Decoder0~7_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[14][7]~32_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[14][7]~q\ : std_logic;
SIGNAL \INST_GPR|Decoder0~11_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[12][7]~34_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[12][7]~q\ : std_logic;
SIGNAL \INST_GPR|Mux0~17_combout\ : std_logic;
SIGNAL \INST_GPR|Mux0~18_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[10][7]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|Decoder0~4_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[10][7]~25_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[10][7]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[11][7]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|Decoder0~13_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[11][7]~27_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[11][7]~q\ : std_logic;
SIGNAL \INST_GPR|Decoder0~1_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[9][7]~24_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[9][7]~q\ : std_logic;
SIGNAL \INST_GPR|Decoder0~8_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[8][7]~26_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[8][7]~q\ : std_logic;
SIGNAL \INST_GPR|Mux0~10_combout\ : std_logic;
SIGNAL \INST_GPR|Mux0~11_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[3][7]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|Decoder0~14_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[3][7]~31_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[3][7]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[2][7]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|Decoder0~6_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[2][7]~29_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[2][7]~q\ : std_logic;
SIGNAL \INST_GPR|Decoder0~2_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[1][7]~28_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[1][7]~q\ : std_logic;
SIGNAL \INST_GPR|Decoder0~10_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[0][7]~30_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[0][7]~q\ : std_logic;
SIGNAL \INST_GPR|Mux0~14_combout\ : std_logic;
SIGNAL \INST_GPR|Mux0~15_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[5][7]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|Decoder0~0_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[5][7]~21_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[5][7]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[6][7]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|Decoder0~5_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[6][7]~20_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[6][7]~q\ : std_logic;
SIGNAL \INST_GPR|Decoder0~9_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[4][7]~22_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[4][7]~q\ : std_logic;
SIGNAL \INST_GPR|Mux0~12_combout\ : std_logic;
SIGNAL \INST_GPR|Decoder0~12_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[7][7]~23_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[7][7]~q\ : std_logic;
SIGNAL \INST_GPR|Mux0~13_combout\ : std_logic;
SIGNAL \INST_GPR|Mux0~16_combout\ : std_logic;
SIGNAL \INST_GPR|Mux0~19_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[21][7]~2_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[30][7]~10_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[30][7]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[22][7]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[22][7]~8_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[22][7]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[26][7]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[26][7]~7_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[26][7]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[18][7]~9_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[18][7]~q\ : std_logic;
SIGNAL \INST_GPR|Mux0~0_combout\ : std_logic;
SIGNAL \INST_GPR|Mux0~1_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[31][7]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[31][7]~18_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[31][7]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[27][7]~16_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[27][7]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[23][7]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[23][7]~15_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[23][7]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[19][7]~17_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[19][7]~q\ : std_logic;
SIGNAL \INST_GPR|Mux0~7_combout\ : std_logic;
SIGNAL \INST_GPR|Mux0~8_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[17][7]~5_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[17][7]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[21][7]~3_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[21][7]~q\ : std_logic;
SIGNAL \INST_GPR|Mux0~2_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[25][7]~4_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[25][7]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[29][7]~6_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[29][7]~q\ : std_logic;
SIGNAL \INST_GPR|Mux0~3_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[24][7]~11_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[24][7]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[16][7]~13_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[16][7]~q\ : std_logic;
SIGNAL \INST_GPR|Mux0~4_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[28][7]~14_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[28][7]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[20][7]~12_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[20][7]~q\ : std_logic;
SIGNAL \INST_GPR|Mux0~5_combout\ : std_logic;
SIGNAL \INST_GPR|Mux0~6_combout\ : std_logic;
SIGNAL \INST_GPR|Mux0~9_combout\ : std_logic;
SIGNAL \INST_GPR|Mux0~20_combout\ : std_logic;
SIGNAL \INST_GPR|Mux8~7_combout\ : std_logic;
SIGNAL \INST_GPR|Mux8~8_combout\ : std_logic;
SIGNAL \INST_GPR|Mux8~0_combout\ : std_logic;
SIGNAL \INST_GPR|Mux8~1_combout\ : std_logic;
SIGNAL \INST_InstrucReg|r_register[14]~feeder_combout\ : std_logic;
SIGNAL \INST_InstrucReg|r_register[13]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|Mux8~2_combout\ : std_logic;
SIGNAL \INST_GPR|Mux8~3_combout\ : std_logic;
SIGNAL \INST_GPR|Mux8~4_combout\ : std_logic;
SIGNAL \INST_GPR|Mux8~5_combout\ : std_logic;
SIGNAL \INST_GPR|Mux8~6_combout\ : std_logic;
SIGNAL \INST_GPR|Mux8~9_combout\ : std_logic;
SIGNAL \INST_GPR|Mux8~17_combout\ : std_logic;
SIGNAL \INST_GPR|Mux8~18_combout\ : std_logic;
SIGNAL \INST_GPR|Mux8~10_combout\ : std_logic;
SIGNAL \INST_GPR|Mux8~11_combout\ : std_logic;
SIGNAL \INST_GPR|Mux8~12_combout\ : std_logic;
SIGNAL \INST_GPR|Mux8~13_combout\ : std_logic;
SIGNAL \INST_GPR|Mux8~14_combout\ : std_logic;
SIGNAL \INST_GPR|Mux8~15_combout\ : std_logic;
SIGNAL \INST_GPR|Mux8~16_combout\ : std_logic;
SIGNAL \INST_GPR|Mux8~19_combout\ : std_logic;
SIGNAL \INST_GPR|Mux8~20_combout\ : std_logic;
SIGNAL \INST_B_imm_multiplexer|o_DATA[7]~1_combout\ : std_logic;
SIGNAL \INST_ALU|Mux0~10_combout\ : std_logic;
SIGNAL \INST_ALU|Mux0~11_combout\ : std_logic;
SIGNAL \INST_ALU|Mux0~2_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER~1_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[6][0]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[6][0]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[7][0]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[7][0]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[5][0]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[5][0]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[4][0]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[4][0]~q\ : std_logic;
SIGNAL \INST_GPR|Mux7~10_combout\ : std_logic;
SIGNAL \INST_GPR|Mux7~11_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[14][0]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[14][0]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[15][0]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[15][0]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[12][0]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[13][0]~q\ : std_logic;
SIGNAL \INST_GPR|Mux7~17_combout\ : std_logic;
SIGNAL \INST_GPR|Mux7~18_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[9][0]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[9][0]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[11][0]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[11][0]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[10][0]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[8][0]~q\ : std_logic;
SIGNAL \INST_GPR|Mux7~12_combout\ : std_logic;
SIGNAL \INST_GPR|Mux7~13_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[3][0]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[2][0]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[2][0]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[0][0]~q\ : std_logic;
SIGNAL \INST_GPR|Mux7~14_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[1][0]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[1][0]~q\ : std_logic;
SIGNAL \INST_GPR|Mux7~15_combout\ : std_logic;
SIGNAL \INST_GPR|Mux7~16_combout\ : std_logic;
SIGNAL \INST_GPR|Mux7~19_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[29][0]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[21][0]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[17][0]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[25][0]~q\ : std_logic;
SIGNAL \INST_GPR|Mux7~0_combout\ : std_logic;
SIGNAL \INST_GPR|Mux7~1_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[30][0]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[30][0]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[26][0]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[22][0]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[22][0]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[18][0]~q\ : std_logic;
SIGNAL \INST_GPR|Mux7~2_combout\ : std_logic;
SIGNAL \INST_GPR|Mux7~3_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[16][0]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[20][0]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[20][0]~q\ : std_logic;
SIGNAL \INST_GPR|Mux7~4_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[24][0]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[28][0]~q\ : std_logic;
SIGNAL \INST_GPR|Mux7~5_combout\ : std_logic;
SIGNAL \INST_GPR|Mux7~6_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[23][0]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[31][0]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[31][0]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[27][0]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[27][0]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[19][0]~q\ : std_logic;
SIGNAL \INST_GPR|Mux7~7_combout\ : std_logic;
SIGNAL \INST_GPR|Mux7~8_combout\ : std_logic;
SIGNAL \INST_GPR|Mux7~9_combout\ : std_logic;
SIGNAL \INST_GPR|Mux7~20_combout\ : std_logic;
SIGNAL \INST_GPR|Mux15~14_combout\ : std_logic;
SIGNAL \INST_GPR|Mux15~15_combout\ : std_logic;
SIGNAL \INST_GPR|Mux15~12_combout\ : std_logic;
SIGNAL \INST_GPR|Mux15~13_combout\ : std_logic;
SIGNAL \INST_GPR|Mux15~16_combout\ : std_logic;
SIGNAL \INST_GPR|Mux15~17_combout\ : std_logic;
SIGNAL \INST_GPR|Mux15~18_combout\ : std_logic;
SIGNAL \INST_GPR|Mux15~10_combout\ : std_logic;
SIGNAL \INST_GPR|Mux15~11_combout\ : std_logic;
SIGNAL \INST_GPR|Mux15~19_combout\ : std_logic;
SIGNAL \INST_GPR|Mux15~2_combout\ : std_logic;
SIGNAL \INST_GPR|Mux15~3_combout\ : std_logic;
SIGNAL \INST_GPR|Mux15~4_combout\ : std_logic;
SIGNAL \INST_GPR|Mux15~5_combout\ : std_logic;
SIGNAL \INST_GPR|Mux15~6_combout\ : std_logic;
SIGNAL \INST_GPR|Mux15~0_combout\ : std_logic;
SIGNAL \INST_GPR|Mux15~1_combout\ : std_logic;
SIGNAL \INST_GPR|Mux15~7_combout\ : std_logic;
SIGNAL \INST_GPR|Mux15~8_combout\ : std_logic;
SIGNAL \INST_GPR|Mux15~9_combout\ : std_logic;
SIGNAL \INST_GPR|Mux15~20_combout\ : std_logic;
SIGNAL \INST_B_imm_multiplexer|o_DATA[0]~0_combout\ : std_logic;
SIGNAL \INST_ALU|Equal0~2_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[10][5]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[10][5]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[11][5]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[11][5]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[8][5]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[9][5]~q\ : std_logic;
SIGNAL \INST_GPR|Mux10~10_combout\ : std_logic;
SIGNAL \INST_GPR|Mux10~11_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[14][5]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[12][5]~q\ : std_logic;
SIGNAL \INST_GPR|Mux10~17_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[15][5]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[13][5]~q\ : std_logic;
SIGNAL \INST_GPR|Mux10~18_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[3][5]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[2][5]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[0][5]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[1][5]~q\ : std_logic;
SIGNAL \INST_GPR|Mux10~14_combout\ : std_logic;
SIGNAL \INST_GPR|Mux10~15_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[7][5]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[7][5]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[4][5]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[4][5]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[6][5]~q\ : std_logic;
SIGNAL \INST_GPR|Mux10~12_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[5][5]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[5][5]~q\ : std_logic;
SIGNAL \INST_GPR|Mux10~13_combout\ : std_logic;
SIGNAL \INST_GPR|Mux10~16_combout\ : std_logic;
SIGNAL \INST_GPR|Mux10~19_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[29][5]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[25][5]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[17][5]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[21][5]~q\ : std_logic;
SIGNAL \INST_GPR|Mux10~2_combout\ : std_logic;
SIGNAL \INST_GPR|Mux10~3_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[28][5]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[20][5]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[16][5]~q\ : std_logic;
SIGNAL \INST_GPR|Mux10~4_combout\ : std_logic;
SIGNAL \INST_GPR|Mux10~5_combout\ : std_logic;
SIGNAL \INST_GPR|Mux10~6_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[31][5]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[27][5]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[19][5]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[23][5]~q\ : std_logic;
SIGNAL \INST_GPR|Mux10~7_combout\ : std_logic;
SIGNAL \INST_GPR|Mux10~8_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[18][5]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[26][5]~q\ : std_logic;
SIGNAL \INST_GPR|Mux10~0_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[30][5]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[22][5]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[22][5]~q\ : std_logic;
SIGNAL \INST_GPR|Mux10~1_combout\ : std_logic;
SIGNAL \INST_GPR|Mux10~9_combout\ : std_logic;
SIGNAL \INST_GPR|Mux10~20_combout\ : std_logic;
SIGNAL \INST_B_imm_multiplexer|o_DATA[5]~3_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[28][6]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[24][6]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[16][6]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[20][6]~q\ : std_logic;
SIGNAL \INST_GPR|Mux9~4_combout\ : std_logic;
SIGNAL \INST_GPR|Mux9~5_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[30][6]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[22][6]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[22][6]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[18][6]~q\ : std_logic;
SIGNAL \INST_GPR|Mux9~2_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[26][6]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[26][6]~q\ : std_logic;
SIGNAL \INST_GPR|Mux9~3_combout\ : std_logic;
SIGNAL \INST_GPR|Mux9~6_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[21][6]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[29][6]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[17][6]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[25][6]~q\ : std_logic;
SIGNAL \INST_GPR|Mux9~0_combout\ : std_logic;
SIGNAL \INST_GPR|Mux9~1_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[27][6]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[19][6]~q\ : std_logic;
SIGNAL \INST_GPR|Mux9~7_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[31][6]~q\ : std_logic;
SIGNAL \INST_GPR|Mux9~8_combout\ : std_logic;
SIGNAL \INST_GPR|Mux9~9_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[14][6]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[14][6]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[15][6]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[12][6]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[13][6]~q\ : std_logic;
SIGNAL \INST_GPR|Mux9~17_combout\ : std_logic;
SIGNAL \INST_GPR|Mux9~18_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[5][6]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[5][6]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[4][6]~q\ : std_logic;
SIGNAL \INST_GPR|Mux9~10_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[6][6]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[6][6]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[7][6]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[7][6]~q\ : std_logic;
SIGNAL \INST_GPR|Mux9~11_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[3][6]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[1][6]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[0][6]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[2][6]~q\ : std_logic;
SIGNAL \INST_GPR|Mux9~14_combout\ : std_logic;
SIGNAL \INST_GPR|Mux9~15_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[11][6]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[11][6]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[10][6]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[8][6]~q\ : std_logic;
SIGNAL \INST_GPR|Mux9~12_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[9][6]~q\ : std_logic;
SIGNAL \INST_GPR|Mux9~13_combout\ : std_logic;
SIGNAL \INST_GPR|Mux9~16_combout\ : std_logic;
SIGNAL \INST_GPR|Mux9~19_combout\ : std_logic;
SIGNAL \INST_GPR|Mux9~20_combout\ : std_logic;
SIGNAL \INST_B_imm_multiplexer|o_DATA[6]~2_combout\ : std_logic;
SIGNAL \INST_ALU|Equal0~1_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[14][2]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[14][2]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[12][2]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[13][2]~q\ : std_logic;
SIGNAL \INST_GPR|Mux13~17_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[15][2]~q\ : std_logic;
SIGNAL \INST_GPR|Mux13~18_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[7][2]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[7][2]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[6][2]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[6][2]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[5][2]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[4][2]~q\ : std_logic;
SIGNAL \INST_GPR|Mux13~10_combout\ : std_logic;
SIGNAL \INST_GPR|Mux13~11_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[3][2]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[1][2]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[0][2]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[2][2]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[2][2]~q\ : std_logic;
SIGNAL \INST_GPR|Mux13~14_combout\ : std_logic;
SIGNAL \INST_GPR|Mux13~15_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[10][2]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[8][2]~q\ : std_logic;
SIGNAL \INST_GPR|Mux13~12_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[11][2]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[11][2]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[9][2]~q\ : std_logic;
SIGNAL \INST_GPR|Mux13~13_combout\ : std_logic;
SIGNAL \INST_GPR|Mux13~16_combout\ : std_logic;
SIGNAL \INST_GPR|Mux13~19_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[21][2]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[29][2]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[25][2]~q\ : std_logic;
SIGNAL \INST_GPR|Mux13~0_combout\ : std_logic;
SIGNAL \INST_GPR|Mux13~1_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[31][2]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[31][2]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[23][2]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[19][2]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[27][2]~q\ : std_logic;
SIGNAL \INST_GPR|Mux13~7_combout\ : std_logic;
SIGNAL \INST_GPR|Mux13~8_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[18][2]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[22][2]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[22][2]~q\ : std_logic;
SIGNAL \INST_GPR|Mux13~2_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[30][2]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[26][2]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[26][2]~q\ : std_logic;
SIGNAL \INST_GPR|Mux13~3_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[28][2]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[24][2]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[16][2]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[20][2]~q\ : std_logic;
SIGNAL \INST_GPR|Mux13~4_combout\ : std_logic;
SIGNAL \INST_GPR|Mux13~5_combout\ : std_logic;
SIGNAL \INST_GPR|Mux13~6_combout\ : std_logic;
SIGNAL \INST_GPR|Mux13~9_combout\ : std_logic;
SIGNAL \INST_GPR|Mux13~20_combout\ : std_logic;
SIGNAL \INST_ALU|r_ALU_Result~6_combout\ : std_logic;
SIGNAL \INST_B_imm_multiplexer|o_DATA[1]~7_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[31][1]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[31][1]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[27][1]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[27][1]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[23][1]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[19][1]~q\ : std_logic;
SIGNAL \INST_GPR|Mux6~7_combout\ : std_logic;
SIGNAL \INST_GPR|Mux6~8_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[30][1]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[30][1]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[22][1]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[26][1]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[26][1]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[18][1]~q\ : std_logic;
SIGNAL \INST_GPR|Mux6~0_combout\ : std_logic;
SIGNAL \INST_GPR|Mux6~1_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[24][1]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[24][1]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[16][1]~q\ : std_logic;
SIGNAL \INST_GPR|Mux6~4_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[28][1]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[20][1]~q\ : std_logic;
SIGNAL \INST_GPR|Mux6~5_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[21][1]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[17][1]~q\ : std_logic;
SIGNAL \INST_GPR|Mux6~2_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[25][1]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[29][1]~q\ : std_logic;
SIGNAL \INST_GPR|Mux6~3_combout\ : std_logic;
SIGNAL \INST_GPR|Mux6~6_combout\ : std_logic;
SIGNAL \INST_GPR|Mux6~9_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[3][1]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[3][1]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[1][1]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[1][1]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[0][1]~q\ : std_logic;
SIGNAL \INST_GPR|Mux6~14_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[2][1]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[2][1]~q\ : std_logic;
SIGNAL \INST_GPR|Mux6~15_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[7][1]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[7][1]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[5][1]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[5][1]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[4][1]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[6][1]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[6][1]~q\ : std_logic;
SIGNAL \INST_GPR|Mux6~12_combout\ : std_logic;
SIGNAL \INST_GPR|Mux6~13_combout\ : std_logic;
SIGNAL \INST_GPR|Mux6~16_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[13][1]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[13][1]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[14][1]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[12][1]~q\ : std_logic;
SIGNAL \INST_GPR|Mux6~17_combout\ : std_logic;
SIGNAL \INST_GPR|Mux6~18_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[11][1]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[11][1]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[10][1]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[10][1]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[8][1]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[9][1]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[9][1]~q\ : std_logic;
SIGNAL \INST_GPR|Mux6~10_combout\ : std_logic;
SIGNAL \INST_GPR|Mux6~11_combout\ : std_logic;
SIGNAL \INST_GPR|Mux6~19_combout\ : std_logic;
SIGNAL \INST_GPR|Mux6~20_combout\ : std_logic;
SIGNAL \INST_ALU|Mux6~8_combout\ : std_logic;
SIGNAL \INST_ALU|Mux6~9_combout\ : std_logic;
SIGNAL \INST_B_imm_multiplexer|o_DATA[2]~6_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[19][4]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[27][4]~q\ : std_logic;
SIGNAL \INST_GPR|Mux3~7_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[23][4]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[31][4]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[31][4]~q\ : std_logic;
SIGNAL \INST_GPR|Mux3~8_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[29][4]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[21][4]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[25][4]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[17][4]~q\ : std_logic;
SIGNAL \INST_GPR|Mux3~0_combout\ : std_logic;
SIGNAL \INST_GPR|Mux3~1_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[20][4]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[16][4]~q\ : std_logic;
SIGNAL \INST_GPR|Mux3~4_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[28][4]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[24][4]~q\ : std_logic;
SIGNAL \INST_GPR|Mux3~5_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[26][4]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[30][4]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[18][4]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[22][4]~q\ : std_logic;
SIGNAL \INST_GPR|Mux3~2_combout\ : std_logic;
SIGNAL \INST_GPR|Mux3~3_combout\ : std_logic;
SIGNAL \INST_GPR|Mux3~6_combout\ : std_logic;
SIGNAL \INST_GPR|Mux3~9_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[10][4]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[8][4]~q\ : std_logic;
SIGNAL \INST_GPR|Mux3~12_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[11][4]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[11][4]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[9][4]~q\ : std_logic;
SIGNAL \INST_GPR|Mux3~13_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[1][4]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[3][4]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[0][4]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[2][4]~q\ : std_logic;
SIGNAL \INST_GPR|Mux3~14_combout\ : std_logic;
SIGNAL \INST_GPR|Mux3~15_combout\ : std_logic;
SIGNAL \INST_GPR|Mux3~16_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[7][4]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[6][4]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[4][4]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[5][4]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[5][4]~q\ : std_logic;
SIGNAL \INST_GPR|Mux3~10_combout\ : std_logic;
SIGNAL \INST_GPR|Mux3~11_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[14][4]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[13][4]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[12][4]~q\ : std_logic;
SIGNAL \INST_GPR|Mux3~17_combout\ : std_logic;
SIGNAL \INST_GPR|Mux3~18_combout\ : std_logic;
SIGNAL \INST_GPR|Mux3~19_combout\ : std_logic;
SIGNAL \INST_GPR|Mux3~20_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftRight0~7_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftRight0~4_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftRight0~8_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftRight0~0_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftRight0~9_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[10][3]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[10][3]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[11][3]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[11][3]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[8][3]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[9][3]~q\ : std_logic;
SIGNAL \INST_GPR|Mux12~10_combout\ : std_logic;
SIGNAL \INST_GPR|Mux12~11_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[0][3]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[1][3]~q\ : std_logic;
SIGNAL \INST_GPR|Mux12~14_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[2][3]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[2][3]~q\ : std_logic;
SIGNAL \INST_GPR|Mux12~15_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[5][3]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[7][3]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[4][3]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[6][3]~q\ : std_logic;
SIGNAL \INST_GPR|Mux12~12_combout\ : std_logic;
SIGNAL \INST_GPR|Mux12~13_combout\ : std_logic;
SIGNAL \INST_GPR|Mux12~16_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[12][3]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[14][3]~q\ : std_logic;
SIGNAL \INST_GPR|Mux12~17_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[15][3]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[13][3]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[13][3]~q\ : std_logic;
SIGNAL \INST_GPR|Mux12~18_combout\ : std_logic;
SIGNAL \INST_GPR|Mux12~19_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[28][3]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[20][3]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[16][3]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[24][3]~q\ : std_logic;
SIGNAL \INST_GPR|Mux12~4_combout\ : std_logic;
SIGNAL \INST_GPR|Mux12~5_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[29][3]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[25][3]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[17][3]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[21][3]~q\ : std_logic;
SIGNAL \INST_GPR|Mux12~2_combout\ : std_logic;
SIGNAL \INST_GPR|Mux12~3_combout\ : std_logic;
SIGNAL \INST_GPR|Mux12~6_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[31][3]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[31][3]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[27][3]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[27][3]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[19][3]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[23][3]~q\ : std_logic;
SIGNAL \INST_GPR|Mux12~7_combout\ : std_logic;
SIGNAL \INST_GPR|Mux12~8_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[22][3]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[22][3]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[30][3]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[26][3]~q\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[18][3]~q\ : std_logic;
SIGNAL \INST_GPR|Mux12~0_combout\ : std_logic;
SIGNAL \INST_GPR|Mux12~1_combout\ : std_logic;
SIGNAL \INST_GPR|Mux12~9_combout\ : std_logic;
SIGNAL \INST_GPR|Mux12~20_combout\ : std_logic;
SIGNAL \INST_ALU|Equal2~2_combout\ : std_logic;
SIGNAL \INST_ALU|Equal2~5_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftRight0~10_combout\ : std_logic;
SIGNAL \INST_ALU|Mux6~0_combout\ : std_logic;
SIGNAL \INST_ALU|Mux6~1_combout\ : std_logic;
SIGNAL \INST_ALU|Mux6~3_combout\ : std_logic;
SIGNAL \INST_ALU|Mux6~4_combout\ : std_logic;
SIGNAL \INST_ALU|Mux6~5_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftLeft1~4_combout\ : std_logic;
SIGNAL \INST_B_imm_multiplexer|o_DATA[3]~5_combout\ : std_logic;
SIGNAL \INST_ALU|Mux6~6_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|o_carry~q\ : std_logic;
SIGNAL \INST_ALU|Add1~1\ : std_logic;
SIGNAL \INST_ALU|Add1~2_combout\ : std_logic;
SIGNAL \INST_ALU|Mux6~7_combout\ : std_logic;
SIGNAL \INST_ALU|Add0~8_combout\ : std_logic;
SIGNAL \INST_ALU|Add0~7_combout\ : std_logic;
SIGNAL \INST_ALU|Add1~0_combout\ : std_logic;
SIGNAL \INST_ALU|Add0~2_combout\ : std_logic;
SIGNAL \INST_ALU|r_ALU_Result[5]~4_combout\ : std_logic;
SIGNAL \INST_ALU|Mux10~0_combout\ : std_logic;
SIGNAL \INST_ALU|Add0~0_combout\ : std_logic;
SIGNAL \INST_ALU|tmp[8]~1_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftLeft0~1_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftLeft0~2_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftLeft0~3_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftLeft0~0_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftLeft1~9_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftLeft1~10_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftLeft0~4_combout\ : std_logic;
SIGNAL \INST_ALU|Add1~3\ : std_logic;
SIGNAL \INST_ALU|Add1~5\ : std_logic;
SIGNAL \INST_ALU|Add1~7\ : std_logic;
SIGNAL \INST_ALU|Add1~9\ : std_logic;
SIGNAL \INST_ALU|Add1~11\ : std_logic;
SIGNAL \INST_ALU|Add1~13\ : std_logic;
SIGNAL \INST_ALU|Add1~15\ : std_logic;
SIGNAL \INST_ALU|Add1~16_combout\ : std_logic;
SIGNAL \INST_ALU|tmp[8]~0_combout\ : std_logic;
SIGNAL \INST_ALU|tmp[8]~2_combout\ : std_logic;
SIGNAL \INST_ALU|Mux9~0_combout\ : std_logic;
SIGNAL \INST_ALU|Mux9~1_combout\ : std_logic;
SIGNAL \INST_ALU|Mux9~2_combout\ : std_logic;
SIGNAL \INST_ALU|r_ALU_carry_flag~q\ : std_logic;
SIGNAL \INST_ALU|Add0~1_combout\ : std_logic;
SIGNAL \INST_ALU|Add0~4_cout\ : std_logic;
SIGNAL \INST_ALU|Add0~6\ : std_logic;
SIGNAL \INST_ALU|Add0~9_combout\ : std_logic;
SIGNAL \INST_ALU|Mux6~2_combout\ : std_logic;
SIGNAL \INST_ALU|Mux6~11_combout\ : std_logic;
SIGNAL \INST_ALU|Mux6~12_combout\ : std_logic;
SIGNAL \INST_ALU|Mux6~10_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER~42_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[15][1]~q\ : std_logic;
SIGNAL \INST_GPR|Mux14~17_combout\ : std_logic;
SIGNAL \INST_GPR|Mux14~18_combout\ : std_logic;
SIGNAL \INST_GPR|Mux14~12_combout\ : std_logic;
SIGNAL \INST_GPR|Mux14~13_combout\ : std_logic;
SIGNAL \INST_GPR|Mux14~14_combout\ : std_logic;
SIGNAL \INST_GPR|Mux14~15_combout\ : std_logic;
SIGNAL \INST_GPR|Mux14~16_combout\ : std_logic;
SIGNAL \INST_GPR|Mux14~10_combout\ : std_logic;
SIGNAL \INST_GPR|Mux14~11_combout\ : std_logic;
SIGNAL \INST_GPR|Mux14~19_combout\ : std_logic;
SIGNAL \INST_GPR|Mux14~4_combout\ : std_logic;
SIGNAL \INST_GPR|Mux14~5_combout\ : std_logic;
SIGNAL \INST_GPR|Mux14~2_combout\ : std_logic;
SIGNAL \INST_GPR|Mux14~3_combout\ : std_logic;
SIGNAL \INST_GPR|Mux14~6_combout\ : std_logic;
SIGNAL \INST_GPR|Mux14~0_combout\ : std_logic;
SIGNAL \INST_GPR|Mux14~1_combout\ : std_logic;
SIGNAL \INST_GPR|Mux14~7_combout\ : std_logic;
SIGNAL \INST_GPR|Mux14~8_combout\ : std_logic;
SIGNAL \INST_GPR|Mux14~9_combout\ : std_logic;
SIGNAL \INST_GPR|Mux14~20_combout\ : std_logic;
SIGNAL \INST_ALU|r_ALU_Result~5_combout\ : std_logic;
SIGNAL \INST_ALU|r_ALU_Result~8_combout\ : std_logic;
SIGNAL \INST_ALU|r_ALU_Result~7_combout\ : std_logic;
SIGNAL \INST_ALU|Equal0~0_combout\ : std_logic;
SIGNAL \INST_ALU|Equal0~3_combout\ : std_logic;
SIGNAL \INST_ALU|Mux0~3_combout\ : std_logic;
SIGNAL \INST_ALU|Mux0~4_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftLeft1~8_combout\ : std_logic;
SIGNAL \INST_ALU|Mux0~5_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftLeft1~7_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftLeft1~12_combout\ : std_logic;
SIGNAL \INST_ALU|Mux0~6_combout\ : std_logic;
SIGNAL \INST_ALU|Mux0~7_combout\ : std_logic;
SIGNAL \INST_ALU|Mux0~8_combout\ : std_logic;
SIGNAL \INST_ALU|Add0~31_combout\ : std_logic;
SIGNAL \INST_ALU|Add1~14_combout\ : std_logic;
SIGNAL \INST_ALU|Add0~32_combout\ : std_logic;
SIGNAL \INST_ALU|Add0~27_combout\ : std_logic;
SIGNAL \INST_ALU|Add1~12_combout\ : std_logic;
SIGNAL \INST_ALU|Add0~28_combout\ : std_logic;
SIGNAL \INST_ALU|Add1~10_combout\ : std_logic;
SIGNAL \INST_ALU|Add0~24_combout\ : std_logic;
SIGNAL \INST_ALU|Add0~23_combout\ : std_logic;
SIGNAL \INST_ALU|Add0~19_combout\ : std_logic;
SIGNAL \INST_ALU|Add1~8_combout\ : std_logic;
SIGNAL \INST_ALU|Add0~20_combout\ : std_logic;
SIGNAL \INST_ALU|Add0~15_combout\ : std_logic;
SIGNAL \INST_ALU|Add1~6_combout\ : std_logic;
SIGNAL \INST_ALU|Add0~16_combout\ : std_logic;
SIGNAL \INST_ALU|Add0~11_combout\ : std_logic;
SIGNAL \INST_ALU|Add1~4_combout\ : std_logic;
SIGNAL \INST_ALU|Add0~12_combout\ : std_logic;
SIGNAL \INST_ALU|Add0~10\ : std_logic;
SIGNAL \INST_ALU|Add0~14\ : std_logic;
SIGNAL \INST_ALU|Add0~18\ : std_logic;
SIGNAL \INST_ALU|Add0~22\ : std_logic;
SIGNAL \INST_ALU|Add0~26\ : std_logic;
SIGNAL \INST_ALU|Add0~30\ : std_logic;
SIGNAL \INST_ALU|Add0~33_combout\ : std_logic;
SIGNAL \INST_ALU|Mux0~13_combout\ : std_logic;
SIGNAL \INST_ALU|Mux0~14_combout\ : std_logic;
SIGNAL \INST_ALU|Mux0~9_combout\ : std_logic;
SIGNAL \INST_ALU|r_ALU_Result~21_combout\ : std_logic;
SIGNAL \INST_ALU|Equal2~3_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftRight0~19_combout\ : std_logic;
SIGNAL \INST_ALU|Mux0~0_combout\ : std_logic;
SIGNAL \INST_ALU|Mux0~1_combout\ : std_logic;
SIGNAL \INST_ALU|Mux0~12_combout\ : std_logic;
SIGNAL \INST_data_bus|o_MEMORY[7]~7_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY~32_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER~37_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[23][6]~q\ : std_logic;
SIGNAL \INST_GPR|Mux1~7_combout\ : std_logic;
SIGNAL \INST_GPR|Mux1~8_combout\ : std_logic;
SIGNAL \INST_GPR|Mux1~0_combout\ : std_logic;
SIGNAL \INST_GPR|Mux1~1_combout\ : std_logic;
SIGNAL \INST_GPR|Mux1~4_combout\ : std_logic;
SIGNAL \INST_GPR|Mux1~5_combout\ : std_logic;
SIGNAL \INST_GPR|Mux1~2_combout\ : std_logic;
SIGNAL \INST_GPR|Mux1~3_combout\ : std_logic;
SIGNAL \INST_GPR|Mux1~6_combout\ : std_logic;
SIGNAL \INST_GPR|Mux1~9_combout\ : std_logic;
SIGNAL \INST_GPR|Mux1~10_combout\ : std_logic;
SIGNAL \INST_GPR|Mux1~11_combout\ : std_logic;
SIGNAL \INST_GPR|Mux1~17_combout\ : std_logic;
SIGNAL \INST_GPR|Mux1~18_combout\ : std_logic;
SIGNAL \INST_GPR|Mux1~14_combout\ : std_logic;
SIGNAL \INST_GPR|Mux1~15_combout\ : std_logic;
SIGNAL \INST_GPR|Mux1~12_combout\ : std_logic;
SIGNAL \INST_GPR|Mux1~13_combout\ : std_logic;
SIGNAL \INST_GPR|Mux1~16_combout\ : std_logic;
SIGNAL \INST_GPR|Mux1~19_combout\ : std_logic;
SIGNAL \INST_GPR|Mux1~20_combout\ : std_logic;
SIGNAL \INST_ALU|r_ALU_Result[5]~9_combout\ : std_logic;
SIGNAL \INST_ALU|r_ALU_Result[5]~22_combout\ : std_logic;
SIGNAL \INST_ALU|r_ALU_Result[5]~14_combout\ : std_logic;
SIGNAL \INST_ALU|r_ALU_Result[5]~15_combout\ : std_logic;
SIGNAL \INST_ALU|Mux1~5_combout\ : std_logic;
SIGNAL \INST_ALU|LessThan0~1_cout\ : std_logic;
SIGNAL \INST_ALU|LessThan0~3_cout\ : std_logic;
SIGNAL \INST_ALU|LessThan0~5_cout\ : std_logic;
SIGNAL \INST_ALU|LessThan0~7_cout\ : std_logic;
SIGNAL \INST_ALU|LessThan0~9_cout\ : std_logic;
SIGNAL \INST_ALU|LessThan0~11_cout\ : std_logic;
SIGNAL \INST_ALU|LessThan0~13_cout\ : std_logic;
SIGNAL \INST_ALU|LessThan0~14_combout\ : std_logic;
SIGNAL \INST_ALU|Mux1~6_combout\ : std_logic;
SIGNAL \INST_ALU|Add0~29_combout\ : std_logic;
SIGNAL \INST_ALU|r_ALU_Result~20_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftRight0~11_combout\ : std_logic;
SIGNAL \INST_ALU|r_ALU_Result[5]~23_combout\ : std_logic;
SIGNAL \INST_ALU|Mux1~0_combout\ : std_logic;
SIGNAL \INST_ALU|Mux1~1_combout\ : std_logic;
SIGNAL \INST_ALU|r_ALU_Result[5]~11_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftLeft1~5_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftLeft1~6_combout\ : std_logic;
SIGNAL \INST_ALU|r_ALU_Result[5]~12_combout\ : std_logic;
SIGNAL \INST_ALU|r_ALU_Result[5]~13_combout\ : std_logic;
SIGNAL \INST_ALU|Mux1~2_combout\ : std_logic;
SIGNAL \INST_ALU|Mux1~3_combout\ : std_logic;
SIGNAL \INST_ALU|Mux1~4_combout\ : std_logic;
SIGNAL \INST_ALU|Mux1~7_combout\ : std_logic;
SIGNAL \INST_ALU|Mux1~8_combout\ : std_logic;
SIGNAL \INST_ALU|r_ALU_Result[5]~18_combout\ : std_logic;
SIGNAL \INST_ALU|r_ALU_Result[5]~19_combout\ : std_logic;
SIGNAL \INST_data_bus|o_MEMORY[6]~6_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY~31_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER~38_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[24][5]~q\ : std_logic;
SIGNAL \INST_GPR|Mux2~4_combout\ : std_logic;
SIGNAL \INST_GPR|Mux2~5_combout\ : std_logic;
SIGNAL \INST_GPR|Mux2~2_combout\ : std_logic;
SIGNAL \INST_GPR|Mux2~3_combout\ : std_logic;
SIGNAL \INST_GPR|Mux2~6_combout\ : std_logic;
SIGNAL \INST_GPR|Mux2~0_combout\ : std_logic;
SIGNAL \INST_GPR|Mux2~1_combout\ : std_logic;
SIGNAL \INST_GPR|Mux2~7_combout\ : std_logic;
SIGNAL \INST_GPR|Mux2~8_combout\ : std_logic;
SIGNAL \INST_GPR|Mux2~9_combout\ : std_logic;
SIGNAL \INST_GPR|Mux2~17_combout\ : std_logic;
SIGNAL \INST_GPR|Mux2~18_combout\ : std_logic;
SIGNAL \INST_GPR|Mux2~12_combout\ : std_logic;
SIGNAL \INST_GPR|Mux2~13_combout\ : std_logic;
SIGNAL \INST_GPR|Mux2~14_combout\ : std_logic;
SIGNAL \INST_GPR|Mux2~15_combout\ : std_logic;
SIGNAL \INST_GPR|Mux2~16_combout\ : std_logic;
SIGNAL \INST_GPR|Mux2~10_combout\ : std_logic;
SIGNAL \INST_GPR|Mux2~11_combout\ : std_logic;
SIGNAL \INST_GPR|Mux2~19_combout\ : std_logic;
SIGNAL \INST_GPR|Mux2~20_combout\ : std_logic;
SIGNAL \INST_ALU|r_ALU_Result~16_combout\ : std_logic;
SIGNAL \INST_ALU|Mux2~5_combout\ : std_logic;
SIGNAL \INST_ALU|LessThan1~1_cout\ : std_logic;
SIGNAL \INST_ALU|LessThan1~3_cout\ : std_logic;
SIGNAL \INST_ALU|LessThan1~5_cout\ : std_logic;
SIGNAL \INST_ALU|LessThan1~7_cout\ : std_logic;
SIGNAL \INST_ALU|LessThan1~9_cout\ : std_logic;
SIGNAL \INST_ALU|LessThan1~11_cout\ : std_logic;
SIGNAL \INST_ALU|LessThan1~13_cout\ : std_logic;
SIGNAL \INST_ALU|LessThan1~14_combout\ : std_logic;
SIGNAL \INST_ALU|Mux2~6_combout\ : std_logic;
SIGNAL \INST_ALU|r_ALU_Result~10_combout\ : std_logic;
SIGNAL \INST_ALU|Mux2~0_combout\ : std_logic;
SIGNAL \INST_ALU|Mux2~1_combout\ : std_logic;
SIGNAL \INST_ALU|Mux2~2_combout\ : std_logic;
SIGNAL \INST_ALU|Mux2~3_combout\ : std_logic;
SIGNAL \INST_ALU|Mux2~4_combout\ : std_logic;
SIGNAL \INST_ALU|Add0~25_combout\ : std_logic;
SIGNAL \INST_ALU|Mux2~7_combout\ : std_logic;
SIGNAL \INST_ALU|Mux2~8_combout\ : std_logic;
SIGNAL \INST_data_bus|o_MEMORY[5]~5_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY~30_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER~39_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[15][4]~q\ : std_logic;
SIGNAL \INST_GPR|Mux11~17_combout\ : std_logic;
SIGNAL \INST_GPR|Mux11~18_combout\ : std_logic;
SIGNAL \INST_GPR|Mux11~10_combout\ : std_logic;
SIGNAL \INST_GPR|Mux11~11_combout\ : std_logic;
SIGNAL \INST_GPR|Mux11~14_combout\ : std_logic;
SIGNAL \INST_GPR|Mux11~15_combout\ : std_logic;
SIGNAL \INST_GPR|Mux11~12_combout\ : std_logic;
SIGNAL \INST_GPR|Mux11~13_combout\ : std_logic;
SIGNAL \INST_GPR|Mux11~16_combout\ : std_logic;
SIGNAL \INST_GPR|Mux11~19_combout\ : std_logic;
SIGNAL \INST_GPR|Mux11~2_combout\ : std_logic;
SIGNAL \INST_GPR|Mux11~3_combout\ : std_logic;
SIGNAL \INST_GPR|Mux11~4_combout\ : std_logic;
SIGNAL \INST_GPR|Mux11~5_combout\ : std_logic;
SIGNAL \INST_GPR|Mux11~6_combout\ : std_logic;
SIGNAL \INST_GPR|Mux11~0_combout\ : std_logic;
SIGNAL \INST_GPR|Mux11~1_combout\ : std_logic;
SIGNAL \INST_GPR|Mux11~7_combout\ : std_logic;
SIGNAL \INST_GPR|Mux11~8_combout\ : std_logic;
SIGNAL \INST_GPR|Mux11~9_combout\ : std_logic;
SIGNAL \INST_GPR|Mux11~20_combout\ : std_logic;
SIGNAL \INST_B_imm_multiplexer|o_DATA[4]~4_combout\ : std_logic;
SIGNAL \INST_ALU|Mux3~1_combout\ : std_logic;
SIGNAL \INST_ALU|Equal1~0_combout\ : std_logic;
SIGNAL \INST_ALU|Mux3~0_combout\ : std_logic;
SIGNAL \INST_ALU|Mux3~2_combout\ : std_logic;
SIGNAL \INST_ALU|Mux3~9_combout\ : std_logic;
SIGNAL \INST_ALU|Mux3~10_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftRight0~1_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftRight0~18_combout\ : std_logic;
SIGNAL \INST_ALU|Mux3~3_combout\ : std_logic;
SIGNAL \INST_ALU|Mux3~4_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftLeft1~2_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftLeft1~11_combout\ : std_logic;
SIGNAL \INST_ALU|Add0~21_combout\ : std_logic;
SIGNAL \INST_ALU|Mux3~6_combout\ : std_logic;
SIGNAL \INST_ALU|Mux3~5_combout\ : std_logic;
SIGNAL \INST_ALU|Mux3~7_combout\ : std_logic;
SIGNAL \INST_ALU|Mux3~8_combout\ : std_logic;
SIGNAL \INST_ALU|Mux3~11_combout\ : std_logic;
SIGNAL \INST_data_bus|o_MEMORY[4]~4_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY~28_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER~41_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[17][2]~q\ : std_logic;
SIGNAL \INST_GPR|Mux5~0_combout\ : std_logic;
SIGNAL \INST_GPR|Mux5~1_combout\ : std_logic;
SIGNAL \INST_GPR|Mux5~7_combout\ : std_logic;
SIGNAL \INST_GPR|Mux5~8_combout\ : std_logic;
SIGNAL \INST_GPR|Mux5~2_combout\ : std_logic;
SIGNAL \INST_GPR|Mux5~3_combout\ : std_logic;
SIGNAL \INST_GPR|Mux5~4_combout\ : std_logic;
SIGNAL \INST_GPR|Mux5~5_combout\ : std_logic;
SIGNAL \INST_GPR|Mux5~6_combout\ : std_logic;
SIGNAL \INST_GPR|Mux5~9_combout\ : std_logic;
SIGNAL \INST_GPR|Mux5~10_combout\ : std_logic;
SIGNAL \INST_GPR|Mux5~11_combout\ : std_logic;
SIGNAL \INST_GPR|Mux5~17_combout\ : std_logic;
SIGNAL \INST_GPR|Mux5~18_combout\ : std_logic;
SIGNAL \INST_GPR|Mux5~14_combout\ : std_logic;
SIGNAL \INST_GPR|Mux5~15_combout\ : std_logic;
SIGNAL \INST_GPR|Mux5~12_combout\ : std_logic;
SIGNAL \INST_GPR|Mux5~13_combout\ : std_logic;
SIGNAL \INST_GPR|Mux5~16_combout\ : std_logic;
SIGNAL \INST_GPR|Mux5~19_combout\ : std_logic;
SIGNAL \INST_GPR|Mux5~20_combout\ : std_logic;
SIGNAL \INST_ALU|Mux5~0_combout\ : std_logic;
SIGNAL \INST_ALU|Mux5~1_combout\ : std_logic;
SIGNAL \INST_ALU|Mux5~8_combout\ : std_logic;
SIGNAL \INST_ALU|Mux5~9_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftRight0~12_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftRight0~13_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftRight0~14_combout\ : std_logic;
SIGNAL \INST_ALU|Mux5~2_combout\ : std_logic;
SIGNAL \INST_ALU|Mux5~3_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftLeft1~13_combout\ : std_logic;
SIGNAL \INST_ALU|Add0~13_combout\ : std_logic;
SIGNAL \INST_ALU|Mux5~4_combout\ : std_logic;
SIGNAL \INST_ALU|Mux5~5_combout\ : std_logic;
SIGNAL \INST_ALU|Mux5~6_combout\ : std_logic;
SIGNAL \INST_ALU|Mux5~7_combout\ : std_logic;
SIGNAL \INST_ALU|Mux5~10_combout\ : std_logic;
SIGNAL \INST_data_bus|o_MEMORY[2]~2_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY~27_combout\ : std_logic;
SIGNAL \INST_data_bus|o_MEMORY[1]~1_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_RAM_data[1]~feeder_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY~26_combout\ : std_logic;
SIGNAL \INST_data_bus|o_MEMORY[0]~0_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_RAM_data[0]~feeder_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY~29_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER~40_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[3][3]~feeder_combout\ : std_logic;
SIGNAL \INST_GPR|r_REGISTER[3][3]~q\ : std_logic;
SIGNAL \INST_GPR|Mux4~14_combout\ : std_logic;
SIGNAL \INST_GPR|Mux4~15_combout\ : std_logic;
SIGNAL \INST_GPR|Mux4~12_combout\ : std_logic;
SIGNAL \INST_GPR|Mux4~13_combout\ : std_logic;
SIGNAL \INST_GPR|Mux4~16_combout\ : std_logic;
SIGNAL \INST_GPR|Mux4~17_combout\ : std_logic;
SIGNAL \INST_GPR|Mux4~18_combout\ : std_logic;
SIGNAL \INST_GPR|Mux4~10_combout\ : std_logic;
SIGNAL \INST_GPR|Mux4~11_combout\ : std_logic;
SIGNAL \INST_GPR|Mux4~19_combout\ : std_logic;
SIGNAL \INST_GPR|Mux4~0_combout\ : std_logic;
SIGNAL \INST_GPR|Mux4~1_combout\ : std_logic;
SIGNAL \INST_GPR|Mux4~7_combout\ : std_logic;
SIGNAL \INST_GPR|Mux4~8_combout\ : std_logic;
SIGNAL \INST_GPR|Mux4~2_combout\ : std_logic;
SIGNAL \INST_GPR|Mux4~3_combout\ : std_logic;
SIGNAL \INST_GPR|Mux4~4_combout\ : std_logic;
SIGNAL \INST_GPR|Mux4~5_combout\ : std_logic;
SIGNAL \INST_GPR|Mux4~6_combout\ : std_logic;
SIGNAL \INST_GPR|Mux4~9_combout\ : std_logic;
SIGNAL \INST_GPR|Mux4~20_combout\ : std_logic;
SIGNAL \INST_ALU|Mux4~0_combout\ : std_logic;
SIGNAL \INST_ALU|Mux4~1_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftRight0~15_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftRight0~16_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftRight0~17_combout\ : std_logic;
SIGNAL \INST_ALU|Mux4~2_combout\ : std_logic;
SIGNAL \INST_ALU|Mux4~3_combout\ : std_logic;
SIGNAL \INST_ALU|Mux4~4_combout\ : std_logic;
SIGNAL \INST_ALU|Mux4~7_combout\ : std_logic;
SIGNAL \INST_ALU|Mux4~8_combout\ : std_logic;
SIGNAL \INST_ALU|Mux4~9_combout\ : std_logic;
SIGNAL \INST_ALU|Add0~17_combout\ : std_logic;
SIGNAL \INST_ALU|Mux4~10_combout\ : std_logic;
SIGNAL \INST_ALU|Equal2~4_combout\ : std_logic;
SIGNAL \INST_ALU|Mux4~5_combout\ : std_logic;
SIGNAL \INST_ALU|Mux4~6_combout\ : std_logic;
SIGNAL \INST_ALU|Mux4~11_combout\ : std_logic;
SIGNAL \INST_ALU|Mux4~12_combout\ : std_logic;
SIGNAL \INST_ALU|Equal3~0_combout\ : std_logic;
SIGNAL \INST_ALU|Equal3~1_combout\ : std_logic;
SIGNAL \INST_ALU|Equal3~2_combout\ : std_logic;
SIGNAL \INST_ALU|r_ALU_zero_flag~q\ : std_logic;
SIGNAL \INST_ALU|Mux10~4_combout\ : std_logic;
SIGNAL \INST_ALU|Mux10~2_combout\ : std_logic;
SIGNAL \INST_ALU|Mux10~3_combout\ : std_logic;
SIGNAL \INST_ALU|Mux10~1_combout\ : std_logic;
SIGNAL \INST_ALU|Mux10~5_combout\ : std_logic;
SIGNAL \INST_ALU|r_ALU_overflow_flag~q\ : std_logic;
SIGNAL \INST_branch_control|Mux10~0_combout\ : std_logic;
SIGNAL \INST_ALU|Mux11~1_combout\ : std_logic;
SIGNAL \INST_ALU|Mux11~2_combout\ : std_logic;
SIGNAL \INST_ALU|Mux11~3_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|o_Signed~feeder_combout\ : std_logic;
SIGNAL \INST_instruction_decoder|o_Signed~q\ : std_logic;
SIGNAL \INST_ALU|Mux11~4_combout\ : std_logic;
SIGNAL \INST_ALU|Mux11~0_combout\ : std_logic;
SIGNAL \INST_ALU|Mux11~5_combout\ : std_logic;
SIGNAL \INST_ALU|r_ALU_negative_flag~q\ : std_logic;
SIGNAL \INST_branch_control|Mux10~1_combout\ : std_logic;
SIGNAL \INST_branch_control|Mux10~2_combout\ : std_logic;
SIGNAL \INST_branch_control|o_PC_LOAD~q\ : std_logic;
SIGNAL \INST_Program_counter|Add0~0_combout\ : std_logic;
SIGNAL \INST_branch_control|r_PC_ADDRESS~0_combout\ : std_logic;
SIGNAL \INST_branch_control|o_ADDRESS~0_combout\ : std_logic;
SIGNAL \INST_Program_counter|r_PROG_COUNT~0_combout\ : std_logic;
SIGNAL \INST_InstrucReg|r_register[30]~feeder_combout\ : std_logic;
SIGNAL \INST_ALU|Mux7~8_combout\ : std_logic;
SIGNAL \INST_ALU|Mux7~9_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftRight0~2_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftRight0~3_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftRight0~5_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftRight0~6_combout\ : std_logic;
SIGNAL \INST_ALU|Mux7~0_combout\ : std_logic;
SIGNAL \INST_ALU|Mux7~1_combout\ : std_logic;
SIGNAL \INST_ALU|Mux7~2_combout\ : std_logic;
SIGNAL \INST_ALU|Mux7~3_combout\ : std_logic;
SIGNAL \INST_ALU|ShiftLeft1~3_combout\ : std_logic;
SIGNAL \INST_ALU|Add0~5_combout\ : std_logic;
SIGNAL \INST_ALU|Mux7~5_combout\ : std_logic;
SIGNAL \INST_ALU|Mux7~4_combout\ : std_logic;
SIGNAL \INST_ALU|Mux7~6_combout\ : std_logic;
SIGNAL \INST_ALU|Mux7~7_combout\ : std_logic;
SIGNAL \INST_ALU|Mux7~10_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|Mux65~0_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[1]~0_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[1]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[2]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[3]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[4]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[5]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[6]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[7]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|Mux65~1_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|Mux65~2_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_DISPLAY_write_enable~q\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_GPIO_address[0]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_GPIO_address[3]~0_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_GPIO_address[3]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|Mux66~0_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|Mux66~2_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_GPIO_write_enable~q\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_GPIO_data[0]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_GPIO_data[6]~0_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_GPIO_data[1]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_GPIO_data[2]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_GPIO_data[3]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_GPIO_data[4]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_GPIO_data[5]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_GPIO_data[6]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_GPIO_data[7]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_I2C_address[0]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_I2C_address[0]~0_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_I2C_address[3]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|Mux67~0_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|Mux67~1_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_I2c_write_enable~q\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_I2C_data[0]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_I2C_data[7]~0_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_I2C_data[1]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_I2C_data[2]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_I2C_data[3]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_I2C_data[4]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_I2C_data[5]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_I2C_data[6]~feeder_combout\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|o_MC_I2C_data[7]~feeder_combout\ : std_logic;
SIGNAL \INST_DATA_RAM|MEMORY_rtl_0_bypass\ : std_logic_vector(0 TO 36);
SIGNAL \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \INST_InstrucReg|r_register\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \INST_MEMORY_CONTROL|o_MC_RAM_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \INST_instruction_decoder|o_Address_MEM\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \INST_instruction_decoder|o_OPCODE\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INST_ALU|tmp\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \INST_instruction_decoder|o_BUS_select\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \INST_MEMORY_CONTROL|o_MC_RAM_address\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \INST_instruction_decoder|o_REGISTER_C\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \INST_MEMORY_CONTROL|o_MC_GPIO_address\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INST_GPR|o_GPR_ALU_data_B\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \INST_branch_control|o_ADDRESS\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \INST_control_unit|r_state\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \INST_Program_counter|r_PROG_COUNT\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \INST_instruction_decoder|o_REGISTER_A\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \INST_branch_control|r_PC_ADDRESS\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \INST_MEMORY_CONTROL|o_MC_I2C_address\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INST_instruction_decoder|o_REGISTER_B\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \INST_MEMORY_CONTROL|r_MEM_state\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \INST_MEMORY_CONTROL|o_MC_GPIO_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \INST_instruction_decoder|r_STACK_POINTER\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \INST_instruction_decoder|o_Address_PROG\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \INST_DATA_RAM|o_RAM_MC_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \INST_MEMORY_CONTROL|o_MC_MUX_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \INST_MEMORY_CONTROL|o_MC_DISPLAY_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \INST_GPR|o_GPR_ALU_data_A\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \INST_ALU|r_ALU_Result\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \INST_instruction_decoder|o_BRANCH_CONTROL\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \INST_MEMORY_CONTROL|o_MC_I2C_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \INST_instruction_decoder|ALT_INV_o_Address_MEM\ : std_logic_vector(15 DOWNTO 15);
SIGNAL \INST_MEMORY_CONTROL|ALT_INV_r_MEM_state\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \INST_control_unit|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \INST_control_unit|ALT_INV_r_state\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_control_unit|ALT_INV_r_state[3]~clkctrl_outclk\ : std_logic;
SIGNAL \INST_MEMORY_CONTROL|ALT_INV_o_MC_RAM_write_enable~q\ : std_logic;

BEGIN

ww_i_CORE_CLK <= i_CORE_CLK;
ww_i_CORE_RESET <= i_CORE_RESET;
ww_i_CORE_HALT <= i_CORE_HALT;
o_DATA <= ww_o_DATA;
o_STATE <= ww_o_STATE;
o_MC_DISPLAY_data <= ww_o_MC_DISPLAY_data;
o_MC_DISPLAY_write_enable <= ww_o_MC_DISPLAY_write_enable;
ww_i_MC_GPIO_data <= i_MC_GPIO_data;
o_MC_GPIO_address <= ww_o_MC_GPIO_address;
o_MC_GPIO_write_enable <= ww_o_MC_GPIO_write_enable;
o_MC_GPIO_data <= ww_o_MC_GPIO_data;
ww_i_MC_I2C_data <= i_MC_I2C_data;
ww_i_MC_I2C_busy <= i_MC_I2C_busy;
o_MC_I2C_address <= ww_o_MC_I2C_address;
o_MC_I2C_write_enable <= ww_o_MC_I2C_write_enable;
o_MC_I2C_data <= ww_o_MC_I2C_data;
ww_i_INTERRUPT_request <= i_INTERRUPT_request;
o_INTERRUPT_ack <= ww_o_INTERRUPT_ack;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\INST_Program_counter|r_PROG_COUNT\(9) & \INST_Program_counter|r_PROG_COUNT\(8) & \INST_Program_counter|r_PROG_COUNT\(7) & 
\INST_Program_counter|r_PROG_COUNT\(6) & \INST_Program_counter|r_PROG_COUNT\(5) & \INST_Program_counter|r_PROG_COUNT\(4) & \INST_Program_counter|r_PROG_COUNT\(3) & \INST_Program_counter|r_PROG_COUNT\(2) & \INST_Program_counter|r_PROG_COUNT\(1)
& \INST_Program_counter|r_PROG_COUNT\(0));

\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(0) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(5) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(8) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(9) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(10) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(11) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(12) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(28) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(29) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);

\mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\INST_Program_counter|r_PROG_COUNT\(9) & \INST_Program_counter|r_PROG_COUNT\(8) & \INST_Program_counter|r_PROG_COUNT\(7) & 
\INST_Program_counter|r_PROG_COUNT\(6) & \INST_Program_counter|r_PROG_COUNT\(5) & \INST_Program_counter|r_PROG_COUNT\(4) & \INST_Program_counter|r_PROG_COUNT\(3) & \INST_Program_counter|r_PROG_COUNT\(2) & \INST_Program_counter|r_PROG_COUNT\(1)
& \INST_Program_counter|r_PROG_COUNT\(0));

\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(2) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(3) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(6) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(2);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(7) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(3);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(15) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(4);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(16) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(5);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(17) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(6);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(30) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(7);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(31) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(8);

\INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \INST_MEMORY_CONTROL|o_MC_RAM_data\(7) & \INST_MEMORY_CONTROL|o_MC_RAM_data\(6) & \INST_MEMORY_CONTROL|o_MC_RAM_data\(5) & \INST_MEMORY_CONTROL|o_MC_RAM_data\(4) & 
\INST_MEMORY_CONTROL|o_MC_RAM_data\(3) & \INST_MEMORY_CONTROL|o_MC_RAM_data\(2) & \INST_MEMORY_CONTROL|o_MC_RAM_data\(1) & \INST_MEMORY_CONTROL|o_MC_RAM_data\(0));

\INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\INST_MEMORY_CONTROL|o_MC_RAM_address\(9) & \INST_MEMORY_CONTROL|o_MC_RAM_address\(8) & \INST_MEMORY_CONTROL|o_MC_RAM_address\(7) & 
\INST_MEMORY_CONTROL|o_MC_RAM_address\(6) & \INST_MEMORY_CONTROL|o_MC_RAM_address\(5) & \INST_MEMORY_CONTROL|o_MC_RAM_address\(4) & \INST_MEMORY_CONTROL|o_MC_RAM_address\(3) & \INST_MEMORY_CONTROL|o_MC_RAM_address\(2) & 
\INST_MEMORY_CONTROL|o_MC_RAM_address\(1) & \INST_MEMORY_CONTROL|o_MC_RAM_address\(0));

\INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\INST_MEMORY_CONTROL|Mux68~0_combout\ & \INST_MEMORY_CONTROL|Mux69~0_combout\ & \INST_MEMORY_CONTROL|Mux70~0_combout\ & \INST_MEMORY_CONTROL|Mux71~0_combout\ & 
\INST_MEMORY_CONTROL|Mux72~0_combout\ & \INST_MEMORY_CONTROL|Mux73~0_combout\ & \INST_MEMORY_CONTROL|Mux74~1_combout\ & \INST_MEMORY_CONTROL|Mux75~0_combout\ & \INST_MEMORY_CONTROL|Mux76~0_combout\ & \INST_MEMORY_CONTROL|Mux77~0_combout\);

\INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a1\ <= \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a2\ <= \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a3\ <= \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a4\ <= \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a5\ <= \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a6\ <= \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a7\ <= \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\INST_Program_counter|r_PROG_COUNT\(9) & \INST_Program_counter|r_PROG_COUNT\(8) & \INST_Program_counter|r_PROG_COUNT\(7) & 
\INST_Program_counter|r_PROG_COUNT\(6) & \INST_Program_counter|r_PROG_COUNT\(5) & \INST_Program_counter|r_PROG_COUNT\(4) & \INST_Program_counter|r_PROG_COUNT\(3) & \INST_Program_counter|r_PROG_COUNT\(2) & \INST_Program_counter|r_PROG_COUNT\(1)
& \INST_Program_counter|r_PROG_COUNT\(0));

\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(1) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(4) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(13) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(2);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(14) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(3);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(18) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(4);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(19) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(5);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(20) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(6);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(21) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(7);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(22) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(8);

\mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\INST_Program_counter|r_PROG_COUNT\(9) & \INST_Program_counter|r_PROG_COUNT\(8) & \INST_Program_counter|r_PROG_COUNT\(7) & 
\INST_Program_counter|r_PROG_COUNT\(6) & \INST_Program_counter|r_PROG_COUNT\(5) & \INST_Program_counter|r_PROG_COUNT\(4) & \INST_Program_counter|r_PROG_COUNT\(3) & \INST_Program_counter|r_PROG_COUNT\(2) & \INST_Program_counter|r_PROG_COUNT\(1)
& \INST_Program_counter|r_PROG_COUNT\(0));

\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(23) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(24) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(1);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(25) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(2);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(26) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(3);
\mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(27) <= \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(4);

\i_CORE_CLK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \i_CORE_CLK~input_o\);

\INST_control_unit|r_state[3]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \INST_control_unit|r_state\(3));
\INST_instruction_decoder|ALT_INV_o_Address_MEM\(15) <= NOT \INST_instruction_decoder|o_Address_MEM\(15);
\INST_MEMORY_CONTROL|ALT_INV_r_MEM_state\(1) <= NOT \INST_MEMORY_CONTROL|r_MEM_state\(1);
\INST_control_unit|ALT_INV_Mux7~2_combout\ <= NOT \INST_control_unit|Mux7~2_combout\;
\INST_control_unit|ALT_INV_r_state\(0) <= NOT \INST_control_unit|r_state\(0);
\INST_control_unit|ALT_INV_r_state[3]~clkctrl_outclk\ <= NOT \INST_control_unit|r_state[3]~clkctrl_outclk\;
\INST_MEMORY_CONTROL|ALT_INV_o_MC_RAM_write_enable~q\ <= NOT \INST_MEMORY_CONTROL|o_MC_RAM_write_enable~q\;

-- Location: IOOBUF_X7_Y29_N30
\o_DATA[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_ALU|r_ALU_Result\(0),
	devoe => ww_devoe,
	o => \o_DATA[0]~output_o\);

-- Location: IOOBUF_X23_Y0_N16
\o_DATA[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_ALU|r_ALU_Result\(1),
	devoe => ww_devoe,
	o => \o_DATA[1]~output_o\);

-- Location: IOOBUF_X41_Y23_N2
\o_DATA[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_ALU|r_ALU_Result\(2),
	devoe => ww_devoe,
	o => \o_DATA[2]~output_o\);

-- Location: IOOBUF_X41_Y19_N2
\o_DATA[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_ALU|r_ALU_Result\(3),
	devoe => ww_devoe,
	o => \o_DATA[3]~output_o\);

-- Location: IOOBUF_X0_Y22_N16
\o_DATA[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_ALU|r_ALU_Result\(4),
	devoe => ww_devoe,
	o => \o_DATA[4]~output_o\);

-- Location: IOOBUF_X0_Y13_N16
\o_DATA[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_ALU|r_ALU_Result\(5),
	devoe => ww_devoe,
	o => \o_DATA[5]~output_o\);

-- Location: IOOBUF_X14_Y29_N2
\o_DATA[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_ALU|r_ALU_Result\(6),
	devoe => ww_devoe,
	o => \o_DATA[6]~output_o\);

-- Location: IOOBUF_X11_Y29_N9
\o_DATA[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_ALU|r_ALU_Result\(7),
	devoe => ww_devoe,
	o => \o_DATA[7]~output_o\);

-- Location: IOOBUF_X11_Y29_N2
\o_STATE[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_control_unit|ALT_INV_r_state\(0),
	devoe => ww_devoe,
	o => \o_STATE[0]~output_o\);

-- Location: IOOBUF_X14_Y29_N23
\o_STATE[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_control_unit|r_state\(1),
	devoe => ww_devoe,
	o => \o_STATE[1]~output_o\);

-- Location: IOOBUF_X9_Y29_N2
\o_STATE[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_control_unit|r_state\(2),
	devoe => ww_devoe,
	o => \o_STATE[2]~output_o\);

-- Location: IOOBUF_X14_Y29_N9
\o_STATE[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_control_unit|r_state\(3),
	devoe => ww_devoe,
	o => \o_STATE[3]~output_o\);

-- Location: IOOBUF_X23_Y29_N2
\o_STATE[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_control_unit|r_state\(4),
	devoe => ww_devoe,
	o => \o_STATE[4]~output_o\);

-- Location: IOOBUF_X0_Y22_N9
\o_STATE[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_control_unit|r_state\(5),
	devoe => ww_devoe,
	o => \o_STATE[5]~output_o\);

-- Location: IOOBUF_X9_Y29_N9
\o_STATE[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_control_unit|r_state\(6),
	devoe => ww_devoe,
	o => \o_STATE[6]~output_o\);

-- Location: IOOBUF_X41_Y17_N9
\o_MC_DISPLAY_data[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data\(0),
	devoe => ww_devoe,
	o => \o_MC_DISPLAY_data[0]~output_o\);

-- Location: IOOBUF_X32_Y29_N30
\o_MC_DISPLAY_data[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data\(1),
	devoe => ww_devoe,
	o => \o_MC_DISPLAY_data[1]~output_o\);

-- Location: IOOBUF_X30_Y29_N23
\o_MC_DISPLAY_data[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data\(2),
	devoe => ww_devoe,
	o => \o_MC_DISPLAY_data[2]~output_o\);

-- Location: IOOBUF_X41_Y12_N2
\o_MC_DISPLAY_data[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data\(3),
	devoe => ww_devoe,
	o => \o_MC_DISPLAY_data[3]~output_o\);

-- Location: IOOBUF_X0_Y26_N16
\o_MC_DISPLAY_data[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data\(4),
	devoe => ww_devoe,
	o => \o_MC_DISPLAY_data[4]~output_o\);

-- Location: IOOBUF_X32_Y29_N23
\o_MC_DISPLAY_data[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data\(5),
	devoe => ww_devoe,
	o => \o_MC_DISPLAY_data[5]~output_o\);

-- Location: IOOBUF_X23_Y0_N9
\o_MC_DISPLAY_data[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data\(6),
	devoe => ww_devoe,
	o => \o_MC_DISPLAY_data[6]~output_o\);

-- Location: IOOBUF_X30_Y0_N9
\o_MC_DISPLAY_data[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data\(7),
	devoe => ww_devoe,
	o => \o_MC_DISPLAY_data[7]~output_o\);

-- Location: IOOBUF_X28_Y29_N9
\o_MC_DISPLAY_write_enable~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_DISPLAY_write_enable~q\,
	devoe => ww_devoe,
	o => \o_MC_DISPLAY_write_enable~output_o\);

-- Location: IOOBUF_X26_Y29_N30
\o_MC_GPIO_address[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_GPIO_address\(0),
	devoe => ww_devoe,
	o => \o_MC_GPIO_address[0]~output_o\);

-- Location: IOOBUF_X23_Y29_N9
\o_MC_GPIO_address[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_GPIO_address\(1),
	devoe => ww_devoe,
	o => \o_MC_GPIO_address[1]~output_o\);

-- Location: IOOBUF_X21_Y29_N9
\o_MC_GPIO_address[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_GPIO_address\(2),
	devoe => ww_devoe,
	o => \o_MC_GPIO_address[2]~output_o\);

-- Location: IOOBUF_X3_Y29_N2
\o_MC_GPIO_address[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_GPIO_address\(3),
	devoe => ww_devoe,
	o => \o_MC_GPIO_address[3]~output_o\);

-- Location: IOOBUF_X35_Y29_N9
\o_MC_GPIO_write_enable~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_GPIO_write_enable~q\,
	devoe => ww_devoe,
	o => \o_MC_GPIO_write_enable~output_o\);

-- Location: IOOBUF_X41_Y24_N2
\o_MC_GPIO_data[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_GPIO_data\(0),
	devoe => ww_devoe,
	o => \o_MC_GPIO_data[0]~output_o\);

-- Location: IOOBUF_X41_Y17_N2
\o_MC_GPIO_data[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_GPIO_data\(1),
	devoe => ww_devoe,
	o => \o_MC_GPIO_data[1]~output_o\);

-- Location: IOOBUF_X30_Y0_N16
\o_MC_GPIO_data[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_GPIO_data\(2),
	devoe => ww_devoe,
	o => \o_MC_GPIO_data[2]~output_o\);

-- Location: IOOBUF_X30_Y0_N30
\o_MC_GPIO_data[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_GPIO_data\(3),
	devoe => ww_devoe,
	o => \o_MC_GPIO_data[3]~output_o\);

-- Location: IOOBUF_X41_Y27_N16
\o_MC_GPIO_data[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_GPIO_data\(4),
	devoe => ww_devoe,
	o => \o_MC_GPIO_data[4]~output_o\);

-- Location: IOOBUF_X35_Y29_N2
\o_MC_GPIO_data[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_GPIO_data\(5),
	devoe => ww_devoe,
	o => \o_MC_GPIO_data[5]~output_o\);

-- Location: IOOBUF_X41_Y19_N9
\o_MC_GPIO_data[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_GPIO_data\(6),
	devoe => ww_devoe,
	o => \o_MC_GPIO_data[6]~output_o\);

-- Location: IOOBUF_X32_Y29_N2
\o_MC_GPIO_data[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_GPIO_data\(7),
	devoe => ww_devoe,
	o => \o_MC_GPIO_data[7]~output_o\);

-- Location: IOOBUF_X5_Y29_N2
\o_MC_I2C_address[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_I2C_address\(0),
	devoe => ww_devoe,
	o => \o_MC_I2C_address[0]~output_o\);

-- Location: IOOBUF_X26_Y29_N23
\o_MC_I2C_address[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_I2C_address\(1),
	devoe => ww_devoe,
	o => \o_MC_I2C_address[1]~output_o\);

-- Location: IOOBUF_X0_Y22_N23
\o_MC_I2C_address[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_I2C_address\(2),
	devoe => ww_devoe,
	o => \o_MC_I2C_address[2]~output_o\);

-- Location: IOOBUF_X26_Y29_N16
\o_MC_I2C_address[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_I2C_address\(3),
	devoe => ww_devoe,
	o => \o_MC_I2C_address[3]~output_o\);

-- Location: IOOBUF_X41_Y24_N9
\o_MC_I2C_write_enable~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_I2c_write_enable~q\,
	devoe => ww_devoe,
	o => \o_MC_I2C_write_enable~output_o\);

-- Location: IOOBUF_X32_Y29_N9
\o_MC_I2C_data[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_I2C_data\(0),
	devoe => ww_devoe,
	o => \o_MC_I2C_data[0]~output_o\);

-- Location: IOOBUF_X41_Y14_N16
\o_MC_I2C_data[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_I2C_data\(1),
	devoe => ww_devoe,
	o => \o_MC_I2C_data[1]~output_o\);

-- Location: IOOBUF_X28_Y0_N16
\o_MC_I2C_data[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_I2C_data\(2),
	devoe => ww_devoe,
	o => \o_MC_I2C_data[2]~output_o\);

-- Location: IOOBUF_X41_Y13_N16
\o_MC_I2C_data[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_I2C_data\(3),
	devoe => ww_devoe,
	o => \o_MC_I2C_data[3]~output_o\);

-- Location: IOOBUF_X39_Y29_N30
\o_MC_I2C_data[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_I2C_data\(4),
	devoe => ww_devoe,
	o => \o_MC_I2C_data[4]~output_o\);

-- Location: IOOBUF_X28_Y0_N23
\o_MC_I2C_data[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_I2C_data\(5),
	devoe => ww_devoe,
	o => \o_MC_I2C_data[5]~output_o\);

-- Location: IOOBUF_X26_Y0_N9
\o_MC_I2C_data[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_I2C_data\(6),
	devoe => ww_devoe,
	o => \o_MC_I2C_data[6]~output_o\);

-- Location: IOOBUF_X28_Y29_N16
\o_MC_I2C_data[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_MEMORY_CONTROL|o_MC_I2C_data\(7),
	devoe => ww_devoe,
	o => \o_MC_I2C_data[7]~output_o\);

-- Location: IOOBUF_X7_Y29_N9
\o_INTERRUPT_ack~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_control_unit|r_INTERRUPT_PC_set~q\,
	devoe => ww_devoe,
	o => \o_INTERRUPT_ack~output_o\);

-- Location: IOIBUF_X0_Y14_N1
\i_CORE_CLK~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_CORE_CLK,
	o => \i_CORE_CLK~input_o\);

-- Location: CLKCTRL_G4
\i_CORE_CLK~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \i_CORE_CLK~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \i_CORE_CLK~inputclkctrl_outclk\);

-- Location: LCCOMB_X14_Y21_N2
\INST_branch_control|r_INTERRUPT_set~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|r_INTERRUPT_set~feeder_combout\ = \INST_branch_control|process_0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_branch_control|process_0~0_combout\,
	combout => \INST_branch_control|r_INTERRUPT_set~feeder_combout\);

-- Location: FF_X14_Y21_N3
\INST_branch_control|r_INTERRUPT_set\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_branch_control|r_INTERRUPT_set~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_branch_control|r_INTERRUPT_set~q\);

-- Location: LCCOMB_X11_Y21_N10
\INST_Program_counter|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_Program_counter|Add0~0_combout\ = \INST_Program_counter|r_PROG_COUNT\(0) $ (VCC)
-- \INST_Program_counter|Add0~1\ = CARRY(\INST_Program_counter|r_PROG_COUNT\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_Program_counter|r_PROG_COUNT\(0),
	datad => VCC,
	combout => \INST_Program_counter|Add0~0_combout\,
	cout => \INST_Program_counter|Add0~1\);

-- Location: LCCOMB_X11_Y21_N12
\INST_Program_counter|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_Program_counter|Add0~2_combout\ = (\INST_Program_counter|r_PROG_COUNT\(1) & (!\INST_Program_counter|Add0~1\)) # (!\INST_Program_counter|r_PROG_COUNT\(1) & ((\INST_Program_counter|Add0~1\) # (GND)))
-- \INST_Program_counter|Add0~3\ = CARRY((!\INST_Program_counter|Add0~1\) # (!\INST_Program_counter|r_PROG_COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_Program_counter|r_PROG_COUNT\(1),
	datad => VCC,
	cin => \INST_Program_counter|Add0~1\,
	combout => \INST_Program_counter|Add0~2_combout\,
	cout => \INST_Program_counter|Add0~3\);

-- Location: LCCOMB_X11_Y21_N30
\INST_branch_control|r_PC_ADDRESS~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|r_PC_ADDRESS~3_combout\ = (\INST_branch_control|process_0~0_combout\ & (\INST_Program_counter|r_PROG_COUNT\(1))) # (!\INST_branch_control|process_0~0_combout\ & ((\INST_Program_counter|Add0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_Program_counter|r_PROG_COUNT\(1),
	datac => \INST_branch_control|process_0~0_combout\,
	datad => \INST_Program_counter|Add0~2_combout\,
	combout => \INST_branch_control|r_PC_ADDRESS~3_combout\);

-- Location: IOIBUF_X11_Y29_N29
\i_CORE_HALT~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_CORE_HALT,
	o => \i_CORE_HALT~input_o\);

-- Location: LCCOMB_X19_Y25_N0
\INST_control_unit|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|Mux6~0_combout\ = (!\INST_control_unit|r_state\(5) & (!\INST_control_unit|r_state\(1) & (\INST_control_unit|Mux7~3_combout\ & \INST_control_unit|r_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|r_state\(5),
	datab => \INST_control_unit|r_state\(1),
	datac => \INST_control_unit|Mux7~3_combout\,
	datad => \INST_control_unit|r_state\(2),
	combout => \INST_control_unit|Mux6~0_combout\);

-- Location: IOIBUF_X19_Y29_N22
\i_CORE_RESET~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_CORE_RESET,
	o => \i_CORE_RESET~input_o\);

-- Location: LCCOMB_X19_Y25_N12
\INST_control_unit|r_state[2]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|r_state[2]~7_combout\ = (\i_CORE_RESET~input_o\) # (!\i_CORE_HALT~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_CORE_RESET~input_o\,
	datad => \i_CORE_HALT~input_o\,
	combout => \INST_control_unit|r_state[2]~7_combout\);

-- Location: FF_X19_Y25_N1
\INST_control_unit|r_state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_control_unit|Mux6~0_combout\,
	sclr => \i_CORE_RESET~input_o\,
	ena => \INST_control_unit|r_state[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_control_unit|r_state\(3));

-- Location: LCCOMB_X11_Y21_N14
\INST_Program_counter|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_Program_counter|Add0~4_combout\ = (\INST_Program_counter|r_PROG_COUNT\(2) & (\INST_Program_counter|Add0~3\ $ (GND))) # (!\INST_Program_counter|r_PROG_COUNT\(2) & (!\INST_Program_counter|Add0~3\ & VCC))
-- \INST_Program_counter|Add0~5\ = CARRY((\INST_Program_counter|r_PROG_COUNT\(2) & !\INST_Program_counter|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_Program_counter|r_PROG_COUNT\(2),
	datad => VCC,
	cin => \INST_Program_counter|Add0~3\,
	combout => \INST_Program_counter|Add0~4_combout\,
	cout => \INST_Program_counter|Add0~5\);

-- Location: LCCOMB_X12_Y21_N6
\INST_branch_control|r_PC_ADDRESS~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|r_PC_ADDRESS~4_combout\ = (\INST_branch_control|process_0~0_combout\ & (\INST_Program_counter|r_PROG_COUNT\(2))) # (!\INST_branch_control|process_0~0_combout\ & ((\INST_Program_counter|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_branch_control|process_0~0_combout\,
	datac => \INST_Program_counter|r_PROG_COUNT\(2),
	datad => \INST_Program_counter|Add0~4_combout\,
	combout => \INST_branch_control|r_PC_ADDRESS~4_combout\);

-- Location: FF_X12_Y21_N7
\INST_branch_control|r_PC_ADDRESS[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_branch_control|r_PC_ADDRESS~4_combout\,
	ena => \INST_branch_control|r_PC_ADDRESS[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_branch_control|r_PC_ADDRESS\(2));

-- Location: LCCOMB_X11_Y21_N16
\INST_Program_counter|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_Program_counter|Add0~6_combout\ = (\INST_Program_counter|r_PROG_COUNT\(3) & (!\INST_Program_counter|Add0~5\)) # (!\INST_Program_counter|r_PROG_COUNT\(3) & ((\INST_Program_counter|Add0~5\) # (GND)))
-- \INST_Program_counter|Add0~7\ = CARRY((!\INST_Program_counter|Add0~5\) # (!\INST_Program_counter|r_PROG_COUNT\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_Program_counter|r_PROG_COUNT\(3),
	datad => VCC,
	cin => \INST_Program_counter|Add0~5\,
	combout => \INST_Program_counter|Add0~6_combout\,
	cout => \INST_Program_counter|Add0~7\);

-- Location: LCCOMB_X11_Y21_N18
\INST_Program_counter|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_Program_counter|Add0~8_combout\ = (\INST_Program_counter|r_PROG_COUNT\(4) & (\INST_Program_counter|Add0~7\ $ (GND))) # (!\INST_Program_counter|r_PROG_COUNT\(4) & (!\INST_Program_counter|Add0~7\ & VCC))
-- \INST_Program_counter|Add0~9\ = CARRY((\INST_Program_counter|r_PROG_COUNT\(4) & !\INST_Program_counter|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_Program_counter|r_PROG_COUNT\(4),
	datad => VCC,
	cin => \INST_Program_counter|Add0~7\,
	combout => \INST_Program_counter|Add0~8_combout\,
	cout => \INST_Program_counter|Add0~9\);

-- Location: LCCOMB_X12_Y21_N0
\INST_branch_control|r_PC_ADDRESS~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|r_PC_ADDRESS~6_combout\ = (\INST_branch_control|process_0~0_combout\ & (\INST_Program_counter|r_PROG_COUNT\(4))) # (!\INST_branch_control|process_0~0_combout\ & ((\INST_Program_counter|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_Program_counter|r_PROG_COUNT\(4),
	datac => \INST_branch_control|process_0~0_combout\,
	datad => \INST_Program_counter|Add0~8_combout\,
	combout => \INST_branch_control|r_PC_ADDRESS~6_combout\);

-- Location: FF_X12_Y21_N1
\INST_branch_control|r_PC_ADDRESS[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_branch_control|r_PC_ADDRESS~6_combout\,
	ena => \INST_branch_control|r_PC_ADDRESS[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_branch_control|r_PC_ADDRESS\(4));

-- Location: LCCOMB_X11_Y21_N20
\INST_Program_counter|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_Program_counter|Add0~10_combout\ = (\INST_Program_counter|r_PROG_COUNT\(5) & (!\INST_Program_counter|Add0~9\)) # (!\INST_Program_counter|r_PROG_COUNT\(5) & ((\INST_Program_counter|Add0~9\) # (GND)))
-- \INST_Program_counter|Add0~11\ = CARRY((!\INST_Program_counter|Add0~9\) # (!\INST_Program_counter|r_PROG_COUNT\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_Program_counter|r_PROG_COUNT\(5),
	datad => VCC,
	cin => \INST_Program_counter|Add0~9\,
	combout => \INST_Program_counter|Add0~10_combout\,
	cout => \INST_Program_counter|Add0~11\);

-- Location: LCCOMB_X12_Y21_N10
\INST_branch_control|r_PC_ADDRESS~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|r_PC_ADDRESS~7_combout\ = (\INST_branch_control|process_0~0_combout\ & (\INST_Program_counter|r_PROG_COUNT\(5))) # (!\INST_branch_control|process_0~0_combout\ & ((\INST_Program_counter|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_Program_counter|r_PROG_COUNT\(5),
	datac => \INST_branch_control|process_0~0_combout\,
	datad => \INST_Program_counter|Add0~10_combout\,
	combout => \INST_branch_control|r_PC_ADDRESS~7_combout\);

-- Location: FF_X12_Y21_N11
\INST_branch_control|r_PC_ADDRESS[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_branch_control|r_PC_ADDRESS~7_combout\,
	ena => \INST_branch_control|r_PC_ADDRESS[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_branch_control|r_PC_ADDRESS\(5));

-- Location: LCCOMB_X11_Y21_N22
\INST_Program_counter|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_Program_counter|Add0~12_combout\ = (\INST_Program_counter|r_PROG_COUNT\(6) & (\INST_Program_counter|Add0~11\ $ (GND))) # (!\INST_Program_counter|r_PROG_COUNT\(6) & (!\INST_Program_counter|Add0~11\ & VCC))
-- \INST_Program_counter|Add0~13\ = CARRY((\INST_Program_counter|r_PROG_COUNT\(6) & !\INST_Program_counter|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_Program_counter|r_PROG_COUNT\(6),
	datad => VCC,
	cin => \INST_Program_counter|Add0~11\,
	combout => \INST_Program_counter|Add0~12_combout\,
	cout => \INST_Program_counter|Add0~13\);

-- Location: LCCOMB_X11_Y21_N24
\INST_Program_counter|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_Program_counter|Add0~14_combout\ = (\INST_Program_counter|r_PROG_COUNT\(7) & (!\INST_Program_counter|Add0~13\)) # (!\INST_Program_counter|r_PROG_COUNT\(7) & ((\INST_Program_counter|Add0~13\) # (GND)))
-- \INST_Program_counter|Add0~15\ = CARRY((!\INST_Program_counter|Add0~13\) # (!\INST_Program_counter|r_PROG_COUNT\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_Program_counter|r_PROG_COUNT\(7),
	datad => VCC,
	cin => \INST_Program_counter|Add0~13\,
	combout => \INST_Program_counter|Add0~14_combout\,
	cout => \INST_Program_counter|Add0~15\);

-- Location: LCCOMB_X12_Y21_N22
\INST_branch_control|r_PC_ADDRESS~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|r_PC_ADDRESS~9_combout\ = (\INST_branch_control|process_0~0_combout\ & ((\INST_Program_counter|r_PROG_COUNT\(7)))) # (!\INST_branch_control|process_0~0_combout\ & (\INST_Program_counter|Add0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_Program_counter|Add0~14_combout\,
	datac => \INST_branch_control|process_0~0_combout\,
	datad => \INST_Program_counter|r_PROG_COUNT\(7),
	combout => \INST_branch_control|r_PC_ADDRESS~9_combout\);

-- Location: FF_X12_Y21_N23
\INST_branch_control|r_PC_ADDRESS[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_branch_control|r_PC_ADDRESS~9_combout\,
	ena => \INST_branch_control|r_PC_ADDRESS[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_branch_control|r_PC_ADDRESS\(7));

-- Location: LCCOMB_X11_Y21_N26
\INST_Program_counter|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_Program_counter|Add0~16_combout\ = (\INST_Program_counter|r_PROG_COUNT\(8) & (\INST_Program_counter|Add0~15\ $ (GND))) # (!\INST_Program_counter|r_PROG_COUNT\(8) & (!\INST_Program_counter|Add0~15\ & VCC))
-- \INST_Program_counter|Add0~17\ = CARRY((\INST_Program_counter|r_PROG_COUNT\(8) & !\INST_Program_counter|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_Program_counter|r_PROG_COUNT\(8),
	datad => VCC,
	cin => \INST_Program_counter|Add0~15\,
	combout => \INST_Program_counter|Add0~16_combout\,
	cout => \INST_Program_counter|Add0~17\);

-- Location: LCCOMB_X11_Y21_N6
\INST_branch_control|r_PC_ADDRESS~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|r_PC_ADDRESS~10_combout\ = (\INST_branch_control|process_0~0_combout\ & ((\INST_Program_counter|r_PROG_COUNT\(8)))) # (!\INST_branch_control|process_0~0_combout\ & (\INST_Program_counter|Add0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_Program_counter|Add0~16_combout\,
	datab => \INST_Program_counter|r_PROG_COUNT\(8),
	datac => \INST_branch_control|process_0~0_combout\,
	combout => \INST_branch_control|r_PC_ADDRESS~10_combout\);

-- Location: FF_X11_Y21_N7
\INST_branch_control|r_PC_ADDRESS[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_branch_control|r_PC_ADDRESS~10_combout\,
	ena => \INST_branch_control|r_PC_ADDRESS[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_branch_control|r_PC_ADDRESS\(8));

-- Location: M9K_X13_Y20_N0
\mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000068E000000000000002BFD54000000000000000406030180C063331",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mega_prog_mem:mega_prog_mem_inst|altsyncram:altsyncram_component|altsyncram_23r3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \i_CORE_CLK~inputclkctrl_outclk\,
	portaaddr => \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X14_Y20_N26
\INST_InstrucReg|r_register[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_InstrucReg|r_register[12]~feeder_combout\ = \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(12),
	combout => \INST_InstrucReg|r_register[12]~feeder_combout\);

-- Location: FF_X14_Y20_N27
\INST_InstrucReg|r_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_InstrucReg|r_register[12]~feeder_combout\,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(12));

-- Location: FF_X19_Y18_N9
\INST_instruction_decoder|o_Address_PROG[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(12),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_Address_PROG\(9));

-- Location: LCCOMB_X11_Y21_N28
\INST_Program_counter|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_Program_counter|Add0~18_combout\ = \INST_Program_counter|Add0~17\ $ (\INST_Program_counter|r_PROG_COUNT\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \INST_Program_counter|r_PROG_COUNT\(9),
	cin => \INST_Program_counter|Add0~17\,
	combout => \INST_Program_counter|Add0~18_combout\);

-- Location: LCCOMB_X12_Y21_N28
\INST_branch_control|r_PC_ADDRESS~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|r_PC_ADDRESS~11_combout\ = (\INST_branch_control|process_0~0_combout\ & (\INST_Program_counter|r_PROG_COUNT\(9))) # (!\INST_branch_control|process_0~0_combout\ & ((\INST_Program_counter|Add0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_Program_counter|r_PROG_COUNT\(9),
	datac => \INST_branch_control|process_0~0_combout\,
	datad => \INST_Program_counter|Add0~18_combout\,
	combout => \INST_branch_control|r_PC_ADDRESS~11_combout\);

-- Location: FF_X12_Y21_N29
\INST_branch_control|r_PC_ADDRESS[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_branch_control|r_PC_ADDRESS~11_combout\,
	ena => \INST_branch_control|r_PC_ADDRESS[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_branch_control|r_PC_ADDRESS\(9));

-- Location: LCCOMB_X15_Y21_N18
\INST_branch_control|o_ADDRESS~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|o_ADDRESS~10_combout\ = (\INST_branch_control|process_0~0_combout\) # ((\INST_branch_control|Mux11~0_combout\ & ((\INST_branch_control|r_PC_ADDRESS\(9)))) # (!\INST_branch_control|Mux11~0_combout\ & 
-- (\INST_instruction_decoder|o_Address_PROG\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_branch_control|process_0~0_combout\,
	datab => \INST_instruction_decoder|o_Address_PROG\(9),
	datac => \INST_branch_control|r_PC_ADDRESS\(9),
	datad => \INST_branch_control|Mux11~0_combout\,
	combout => \INST_branch_control|o_ADDRESS~10_combout\);

-- Location: M9K_X13_Y22_N0
\mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000201007000000C050200C04010000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mega_prog_mem:mega_prog_mem_inst|altsyncram:altsyncram_component|altsyncram_23r3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \i_CORE_CLK~inputclkctrl_outclk\,
	portaaddr => \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X20_Y21_N12
\INST_InstrucReg|r_register[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_InstrucReg|r_register[1]~feeder_combout\ = \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(1),
	combout => \INST_InstrucReg|r_register[1]~feeder_combout\);

-- Location: FF_X20_Y21_N13
\INST_InstrucReg|r_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_InstrucReg|r_register[1]~feeder_combout\,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(1));

-- Location: FF_X21_Y21_N17
\INST_InstrucReg|r_register[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(29),
	sload => VCC,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(29));

-- Location: FF_X21_Y21_N1
\INST_InstrucReg|r_register[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(28),
	sload => VCC,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(28));

-- Location: M9K_X13_Y21_N0
\mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000058800000070781C086413C7E3F1F8FC7E1F0432090C844320908",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mega_prog_mem:mega_prog_mem_inst|altsyncram:altsyncram_component|altsyncram_23r3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \i_CORE_CLK~inputclkctrl_outclk\,
	portaaddr => \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X20_Y21_N16
\INST_InstrucReg|r_register[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_InstrucReg|r_register[15]~feeder_combout\ = \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(15),
	combout => \INST_InstrucReg|r_register[15]~feeder_combout\);

-- Location: FF_X20_Y21_N17
\INST_InstrucReg|r_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_InstrucReg|r_register[15]~feeder_combout\,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(15));

-- Location: FF_X20_Y21_N19
\INST_InstrucReg|r_register[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(17),
	sload => VCC,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(17));

-- Location: LCCOMB_X20_Y21_N0
\INST_InstrucReg|r_register[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_InstrucReg|r_register[16]~feeder_combout\ = \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(16),
	combout => \INST_InstrucReg|r_register[16]~feeder_combout\);

-- Location: FF_X20_Y21_N1
\INST_InstrucReg|r_register[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_InstrucReg|r_register[16]~feeder_combout\,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(16));

-- Location: LCCOMB_X20_Y21_N24
\INST_instruction_decoder|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux7~0_combout\ = (\INST_InstrucReg|r_register\(15) & (!\INST_InstrucReg|r_register\(17) & !\INST_InstrucReg|r_register\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(15),
	datab => \INST_InstrucReg|r_register\(17),
	datad => \INST_InstrucReg|r_register\(16),
	combout => \INST_instruction_decoder|Mux7~0_combout\);

-- Location: LCCOMB_X20_Y21_N6
\INST_instruction_decoder|Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux8~0_combout\ = (\INST_InstrucReg|r_register\(29) & (((\INST_instruction_decoder|Mux7~0_combout\) # (!\INST_InstrucReg|r_register\(28))))) # (!\INST_InstrucReg|r_register\(29) & (\INST_InstrucReg|r_register\(1) & 
-- (\INST_InstrucReg|r_register\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(1),
	datab => \INST_InstrucReg|r_register\(29),
	datac => \INST_InstrucReg|r_register\(28),
	datad => \INST_instruction_decoder|Mux7~0_combout\,
	combout => \INST_instruction_decoder|Mux8~0_combout\);

-- Location: LCCOMB_X16_Y21_N0
\INST_instruction_decoder|Mux8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux8~1_combout\ = (\INST_InstrucReg|r_register\(31) & (\INST_InstrucReg|r_register\(30) & \INST_instruction_decoder|Mux8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(31),
	datac => \INST_InstrucReg|r_register\(30),
	datad => \INST_instruction_decoder|Mux8~0_combout\,
	combout => \INST_instruction_decoder|Mux8~1_combout\);

-- Location: FF_X16_Y21_N1
\INST_instruction_decoder|o_BRANCH_CONTROL[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|Mux8~1_combout\,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_BRANCH_CONTROL\(1));

-- Location: LCCOMB_X19_Y21_N24
\INST_InstrucReg|r_register[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_InstrucReg|r_register[2]~feeder_combout\ = \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(2),
	combout => \INST_InstrucReg|r_register[2]~feeder_combout\);

-- Location: FF_X19_Y21_N25
\INST_InstrucReg|r_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_InstrucReg|r_register[2]~feeder_combout\,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(2));

-- Location: LCCOMB_X20_Y21_N4
\INST_instruction_decoder|Mux57~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux57~2_combout\ = (\INST_InstrucReg|r_register\(31) & (\INST_InstrucReg|r_register\(28) & \INST_InstrucReg|r_register\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(31),
	datab => \INST_InstrucReg|r_register\(28),
	datad => \INST_InstrucReg|r_register\(30),
	combout => \INST_instruction_decoder|Mux57~2_combout\);

-- Location: LCCOMB_X20_Y21_N10
\INST_instruction_decoder|Mux7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux7~1_combout\ = (\INST_instruction_decoder|Mux57~2_combout\ & ((\INST_InstrucReg|r_register\(29) & ((\INST_instruction_decoder|Mux7~0_combout\))) # (!\INST_InstrucReg|r_register\(29) & (\INST_InstrucReg|r_register\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(2),
	datab => \INST_InstrucReg|r_register\(29),
	datac => \INST_instruction_decoder|Mux57~2_combout\,
	datad => \INST_instruction_decoder|Mux7~0_combout\,
	combout => \INST_instruction_decoder|Mux7~1_combout\);

-- Location: FF_X20_Y21_N11
\INST_instruction_decoder|o_BRANCH_CONTROL[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|Mux7~1_combout\,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_BRANCH_CONTROL\(2));

-- Location: LCCOMB_X15_Y21_N8
\INST_branch_control|o_ADDRESS[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|o_ADDRESS[0]~1_combout\ = (\INST_branch_control|process_0~0_combout\) # ((\INST_instruction_decoder|o_BRANCH_CONTROL\(0) & ((!\INST_instruction_decoder|o_BRANCH_CONTROL\(2)) # (!\INST_instruction_decoder|o_BRANCH_CONTROL\(1)))) # 
-- (!\INST_instruction_decoder|o_BRANCH_CONTROL\(0) & ((\INST_instruction_decoder|o_BRANCH_CONTROL\(1)) # (\INST_instruction_decoder|o_BRANCH_CONTROL\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_branch_control|process_0~0_combout\,
	datab => \INST_instruction_decoder|o_BRANCH_CONTROL\(0),
	datac => \INST_instruction_decoder|o_BRANCH_CONTROL\(1),
	datad => \INST_instruction_decoder|o_BRANCH_CONTROL\(2),
	combout => \INST_branch_control|o_ADDRESS[0]~1_combout\);

-- Location: FF_X15_Y21_N19
\INST_branch_control|o_ADDRESS[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_branch_control|o_ADDRESS~10_combout\,
	ena => \INST_branch_control|o_ADDRESS[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_branch_control|o_ADDRESS\(9));

-- Location: LCCOMB_X12_Y21_N4
\INST_Program_counter|r_PROG_COUNT~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_Program_counter|r_PROG_COUNT~10_combout\ = (\INST_branch_control|o_PC_LOAD~q\ & (\INST_branch_control|o_ADDRESS\(9))) # (!\INST_branch_control|o_PC_LOAD~q\ & ((\INST_Program_counter|Add0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_branch_control|o_ADDRESS\(9),
	datac => \INST_branch_control|o_PC_LOAD~q\,
	datad => \INST_Program_counter|Add0~18_combout\,
	combout => \INST_Program_counter|r_PROG_COUNT~10_combout\);

-- Location: LCCOMB_X12_Y21_N18
\INST_Program_counter|r_PROG_COUNT[6]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_Program_counter|r_PROG_COUNT[6]~1_combout\ = (\i_CORE_RESET~input_o\) # (\INST_control_unit|r_state\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_CORE_RESET~input_o\,
	datad => \INST_control_unit|r_state\(6),
	combout => \INST_Program_counter|r_PROG_COUNT[6]~1_combout\);

-- Location: FF_X12_Y21_N5
\INST_Program_counter|r_PROG_COUNT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_Program_counter|r_PROG_COUNT~10_combout\,
	sclr => \i_CORE_RESET~input_o\,
	ena => \INST_Program_counter|r_PROG_COUNT[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_Program_counter|r_PROG_COUNT\(9));

-- Location: FF_X14_Y20_N1
\INST_InstrucReg|r_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(11),
	sload => VCC,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(11));

-- Location: FF_X19_Y20_N9
\INST_instruction_decoder|o_Address_PROG[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(11),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_Address_PROG\(8));

-- Location: LCCOMB_X15_Y21_N28
\INST_branch_control|o_ADDRESS~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|o_ADDRESS~9_combout\ = (\INST_branch_control|process_0~0_combout\) # ((\INST_branch_control|Mux11~0_combout\ & (\INST_branch_control|r_PC_ADDRESS\(8))) # (!\INST_branch_control|Mux11~0_combout\ & 
-- ((\INST_instruction_decoder|o_Address_PROG\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_branch_control|r_PC_ADDRESS\(8),
	datab => \INST_branch_control|Mux11~0_combout\,
	datac => \INST_branch_control|process_0~0_combout\,
	datad => \INST_instruction_decoder|o_Address_PROG\(8),
	combout => \INST_branch_control|o_ADDRESS~9_combout\);

-- Location: FF_X15_Y21_N29
\INST_branch_control|o_ADDRESS[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_branch_control|o_ADDRESS~9_combout\,
	ena => \INST_branch_control|o_ADDRESS[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_branch_control|o_ADDRESS\(8));

-- Location: LCCOMB_X11_Y21_N4
\INST_Program_counter|r_PROG_COUNT~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_Program_counter|r_PROG_COUNT~9_combout\ = (\INST_branch_control|o_PC_LOAD~q\ & (\INST_branch_control|o_ADDRESS\(8))) # (!\INST_branch_control|o_PC_LOAD~q\ & ((\INST_Program_counter|Add0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_branch_control|o_ADDRESS\(8),
	datac => \INST_Program_counter|Add0~16_combout\,
	datad => \INST_branch_control|o_PC_LOAD~q\,
	combout => \INST_Program_counter|r_PROG_COUNT~9_combout\);

-- Location: FF_X11_Y21_N5
\INST_Program_counter|r_PROG_COUNT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_Program_counter|r_PROG_COUNT~9_combout\,
	sclr => \i_CORE_RESET~input_o\,
	ena => \INST_Program_counter|r_PROG_COUNT[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_Program_counter|r_PROG_COUNT\(8));

-- Location: FF_X14_Y20_N7
\INST_InstrucReg|r_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(10),
	sload => VCC,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(10));

-- Location: FF_X19_Y20_N11
\INST_instruction_decoder|o_Address_PROG[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(10),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_Address_PROG\(7));

-- Location: LCCOMB_X15_Y21_N14
\INST_branch_control|o_ADDRESS~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|o_ADDRESS~8_combout\ = (\INST_branch_control|process_0~0_combout\) # ((\INST_branch_control|Mux11~0_combout\ & (\INST_branch_control|r_PC_ADDRESS\(7))) # (!\INST_branch_control|Mux11~0_combout\ & 
-- ((\INST_instruction_decoder|o_Address_PROG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_branch_control|r_PC_ADDRESS\(7),
	datab => \INST_instruction_decoder|o_Address_PROG\(7),
	datac => \INST_branch_control|process_0~0_combout\,
	datad => \INST_branch_control|Mux11~0_combout\,
	combout => \INST_branch_control|o_ADDRESS~8_combout\);

-- Location: FF_X15_Y21_N15
\INST_branch_control|o_ADDRESS[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_branch_control|o_ADDRESS~8_combout\,
	ena => \INST_branch_control|o_ADDRESS[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_branch_control|o_ADDRESS\(7));

-- Location: LCCOMB_X12_Y21_N2
\INST_Program_counter|r_PROG_COUNT~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_Program_counter|r_PROG_COUNT~8_combout\ = (\INST_branch_control|o_PC_LOAD~q\ & ((\INST_branch_control|o_ADDRESS\(7)))) # (!\INST_branch_control|o_PC_LOAD~q\ & (\INST_Program_counter|Add0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_Program_counter|Add0~14_combout\,
	datac => \INST_branch_control|o_PC_LOAD~q\,
	datad => \INST_branch_control|o_ADDRESS\(7),
	combout => \INST_Program_counter|r_PROG_COUNT~8_combout\);

-- Location: FF_X12_Y21_N3
\INST_Program_counter|r_PROG_COUNT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_Program_counter|r_PROG_COUNT~8_combout\,
	sclr => \i_CORE_RESET~input_o\,
	ena => \INST_Program_counter|r_PROG_COUNT[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_Program_counter|r_PROG_COUNT\(7));

-- Location: LCCOMB_X14_Y20_N8
\INST_InstrucReg|r_register[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_InstrucReg|r_register[9]~feeder_combout\ = \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(9),
	combout => \INST_InstrucReg|r_register[9]~feeder_combout\);

-- Location: FF_X14_Y20_N9
\INST_InstrucReg|r_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_InstrucReg|r_register[9]~feeder_combout\,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(9));

-- Location: FF_X20_Y19_N21
\INST_instruction_decoder|o_Address_PROG[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(9),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_Address_PROG\(6));

-- Location: LCCOMB_X12_Y21_N16
\INST_branch_control|r_PC_ADDRESS~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|r_PC_ADDRESS~8_combout\ = (\INST_branch_control|process_0~0_combout\ & ((\INST_Program_counter|r_PROG_COUNT\(6)))) # (!\INST_branch_control|process_0~0_combout\ & (\INST_Program_counter|Add0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_Program_counter|Add0~12_combout\,
	datac => \INST_branch_control|process_0~0_combout\,
	datad => \INST_Program_counter|r_PROG_COUNT\(6),
	combout => \INST_branch_control|r_PC_ADDRESS~8_combout\);

-- Location: FF_X12_Y21_N17
\INST_branch_control|r_PC_ADDRESS[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_branch_control|r_PC_ADDRESS~8_combout\,
	ena => \INST_branch_control|r_PC_ADDRESS[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_branch_control|r_PC_ADDRESS\(6));

-- Location: LCCOMB_X15_Y21_N4
\INST_branch_control|o_ADDRESS~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|o_ADDRESS~7_combout\ = (\INST_branch_control|process_0~0_combout\) # ((\INST_branch_control|Mux11~0_combout\ & ((\INST_branch_control|r_PC_ADDRESS\(6)))) # (!\INST_branch_control|Mux11~0_combout\ & 
-- (\INST_instruction_decoder|o_Address_PROG\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_branch_control|process_0~0_combout\,
	datab => \INST_branch_control|Mux11~0_combout\,
	datac => \INST_instruction_decoder|o_Address_PROG\(6),
	datad => \INST_branch_control|r_PC_ADDRESS\(6),
	combout => \INST_branch_control|o_ADDRESS~7_combout\);

-- Location: FF_X15_Y21_N5
\INST_branch_control|o_ADDRESS[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_branch_control|o_ADDRESS~7_combout\,
	ena => \INST_branch_control|o_ADDRESS[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_branch_control|o_ADDRESS\(6));

-- Location: LCCOMB_X12_Y21_N20
\INST_Program_counter|r_PROG_COUNT~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_Program_counter|r_PROG_COUNT~7_combout\ = (\INST_branch_control|o_PC_LOAD~q\ & ((\INST_branch_control|o_ADDRESS\(6)))) # (!\INST_branch_control|o_PC_LOAD~q\ & (\INST_Program_counter|Add0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_Program_counter|Add0~12_combout\,
	datac => \INST_branch_control|o_PC_LOAD~q\,
	datad => \INST_branch_control|o_ADDRESS\(6),
	combout => \INST_Program_counter|r_PROG_COUNT~7_combout\);

-- Location: FF_X12_Y21_N21
\INST_Program_counter|r_PROG_COUNT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_Program_counter|r_PROG_COUNT~7_combout\,
	sclr => \i_CORE_RESET~input_o\,
	ena => \INST_Program_counter|r_PROG_COUNT[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_Program_counter|r_PROG_COUNT\(6));

-- Location: LCCOMB_X14_Y20_N10
\INST_InstrucReg|r_register[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_InstrucReg|r_register[8]~feeder_combout\ = \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(8),
	combout => \INST_InstrucReg|r_register[8]~feeder_combout\);

-- Location: FF_X14_Y20_N11
\INST_InstrucReg|r_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_InstrucReg|r_register[8]~feeder_combout\,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(8));

-- Location: FF_X20_Y19_N31
\INST_instruction_decoder|o_Address_PROG[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(8),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_Address_PROG\(5));

-- Location: LCCOMB_X15_Y21_N10
\INST_branch_control|o_ADDRESS~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|o_ADDRESS~6_combout\ = (\INST_branch_control|process_0~0_combout\) # ((\INST_branch_control|Mux11~0_combout\ & (\INST_branch_control|r_PC_ADDRESS\(5))) # (!\INST_branch_control|Mux11~0_combout\ & 
-- ((\INST_instruction_decoder|o_Address_PROG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_branch_control|process_0~0_combout\,
	datab => \INST_branch_control|Mux11~0_combout\,
	datac => \INST_branch_control|r_PC_ADDRESS\(5),
	datad => \INST_instruction_decoder|o_Address_PROG\(5),
	combout => \INST_branch_control|o_ADDRESS~6_combout\);

-- Location: FF_X15_Y21_N11
\INST_branch_control|o_ADDRESS[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_branch_control|o_ADDRESS~6_combout\,
	ena => \INST_branch_control|o_ADDRESS[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_branch_control|o_ADDRESS\(5));

-- Location: LCCOMB_X12_Y21_N14
\INST_Program_counter|r_PROG_COUNT~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_Program_counter|r_PROG_COUNT~6_combout\ = (\INST_branch_control|o_PC_LOAD~q\ & ((\INST_branch_control|o_ADDRESS\(5)))) # (!\INST_branch_control|o_PC_LOAD~q\ & (\INST_Program_counter|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_Program_counter|Add0~10_combout\,
	datac => \INST_branch_control|o_PC_LOAD~q\,
	datad => \INST_branch_control|o_ADDRESS\(5),
	combout => \INST_Program_counter|r_PROG_COUNT~6_combout\);

-- Location: FF_X12_Y21_N15
\INST_Program_counter|r_PROG_COUNT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_Program_counter|r_PROG_COUNT~6_combout\,
	sclr => \i_CORE_RESET~input_o\,
	ena => \INST_Program_counter|r_PROG_COUNT[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_Program_counter|r_PROG_COUNT\(5));

-- Location: LCCOMB_X14_Y21_N14
\INST_InstrucReg|r_register[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_InstrucReg|r_register[7]~feeder_combout\ = \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(7),
	combout => \INST_InstrucReg|r_register[7]~feeder_combout\);

-- Location: FF_X14_Y21_N15
\INST_InstrucReg|r_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_InstrucReg|r_register[7]~feeder_combout\,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(7));

-- Location: FF_X19_Y19_N3
\INST_instruction_decoder|o_Address_PROG[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(7),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_Address_PROG\(4));

-- Location: LCCOMB_X15_Y21_N12
\INST_branch_control|o_ADDRESS~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|o_ADDRESS~5_combout\ = (\INST_branch_control|process_0~0_combout\) # ((\INST_branch_control|Mux11~0_combout\ & (\INST_branch_control|r_PC_ADDRESS\(4))) # (!\INST_branch_control|Mux11~0_combout\ & 
-- ((\INST_instruction_decoder|o_Address_PROG\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_branch_control|r_PC_ADDRESS\(4),
	datab => \INST_branch_control|Mux11~0_combout\,
	datac => \INST_branch_control|process_0~0_combout\,
	datad => \INST_instruction_decoder|o_Address_PROG\(4),
	combout => \INST_branch_control|o_ADDRESS~5_combout\);

-- Location: FF_X15_Y21_N13
\INST_branch_control|o_ADDRESS[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_branch_control|o_ADDRESS~5_combout\,
	ena => \INST_branch_control|o_ADDRESS[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_branch_control|o_ADDRESS\(4));

-- Location: LCCOMB_X12_Y21_N8
\INST_Program_counter|r_PROG_COUNT~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_Program_counter|r_PROG_COUNT~5_combout\ = (\INST_branch_control|o_PC_LOAD~q\ & ((\INST_branch_control|o_ADDRESS\(4)))) # (!\INST_branch_control|o_PC_LOAD~q\ & (\INST_Program_counter|Add0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_Program_counter|Add0~8_combout\,
	datac => \INST_branch_control|o_PC_LOAD~q\,
	datad => \INST_branch_control|o_ADDRESS\(4),
	combout => \INST_Program_counter|r_PROG_COUNT~5_combout\);

-- Location: FF_X12_Y21_N9
\INST_Program_counter|r_PROG_COUNT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_Program_counter|r_PROG_COUNT~5_combout\,
	sclr => \i_CORE_RESET~input_o\,
	ena => \INST_Program_counter|r_PROG_COUNT[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_Program_counter|r_PROG_COUNT\(4));

-- Location: LCCOMB_X14_Y21_N4
\INST_InstrucReg|r_register[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_InstrucReg|r_register[6]~feeder_combout\ = \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(6),
	combout => \INST_InstrucReg|r_register[6]~feeder_combout\);

-- Location: FF_X14_Y21_N5
\INST_InstrucReg|r_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_InstrucReg|r_register[6]~feeder_combout\,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(6));

-- Location: FF_X19_Y19_N1
\INST_instruction_decoder|o_Address_PROG[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(6),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_Address_PROG\(3));

-- Location: LCCOMB_X11_Y21_N8
\INST_branch_control|r_PC_ADDRESS~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|r_PC_ADDRESS~5_combout\ = (\INST_branch_control|process_0~0_combout\ & (\INST_Program_counter|r_PROG_COUNT\(3))) # (!\INST_branch_control|process_0~0_combout\ & ((\INST_Program_counter|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_Program_counter|r_PROG_COUNT\(3),
	datac => \INST_branch_control|process_0~0_combout\,
	datad => \INST_Program_counter|Add0~6_combout\,
	combout => \INST_branch_control|r_PC_ADDRESS~5_combout\);

-- Location: FF_X11_Y21_N9
\INST_branch_control|r_PC_ADDRESS[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_branch_control|r_PC_ADDRESS~5_combout\,
	ena => \INST_branch_control|r_PC_ADDRESS[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_branch_control|r_PC_ADDRESS\(3));

-- Location: LCCOMB_X15_Y21_N6
\INST_branch_control|o_ADDRESS~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|o_ADDRESS~4_combout\ = (!\INST_branch_control|process_0~0_combout\ & ((\INST_branch_control|Mux11~0_combout\ & ((\INST_branch_control|r_PC_ADDRESS\(3)))) # (!\INST_branch_control|Mux11~0_combout\ & 
-- (\INST_instruction_decoder|o_Address_PROG\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_Address_PROG\(3),
	datab => \INST_branch_control|Mux11~0_combout\,
	datac => \INST_branch_control|process_0~0_combout\,
	datad => \INST_branch_control|r_PC_ADDRESS\(3),
	combout => \INST_branch_control|o_ADDRESS~4_combout\);

-- Location: FF_X15_Y21_N7
\INST_branch_control|o_ADDRESS[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_branch_control|o_ADDRESS~4_combout\,
	ena => \INST_branch_control|o_ADDRESS[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_branch_control|o_ADDRESS\(3));

-- Location: LCCOMB_X11_Y21_N2
\INST_Program_counter|r_PROG_COUNT~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_Program_counter|r_PROG_COUNT~4_combout\ = (\INST_branch_control|o_PC_LOAD~q\ & (\INST_branch_control|o_ADDRESS\(3))) # (!\INST_branch_control|o_PC_LOAD~q\ & ((\INST_Program_counter|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_branch_control|o_ADDRESS\(3),
	datab => \INST_Program_counter|Add0~6_combout\,
	datad => \INST_branch_control|o_PC_LOAD~q\,
	combout => \INST_Program_counter|r_PROG_COUNT~4_combout\);

-- Location: FF_X11_Y21_N3
\INST_Program_counter|r_PROG_COUNT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_Program_counter|r_PROG_COUNT~4_combout\,
	sclr => \i_CORE_RESET~input_o\,
	ena => \INST_Program_counter|r_PROG_COUNT[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_Program_counter|r_PROG_COUNT\(3));

-- Location: LCCOMB_X14_Y20_N20
\INST_InstrucReg|r_register[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_InstrucReg|r_register[5]~feeder_combout\ = \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(5),
	combout => \INST_InstrucReg|r_register[5]~feeder_combout\);

-- Location: FF_X14_Y20_N21
\INST_InstrucReg|r_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_InstrucReg|r_register[5]~feeder_combout\,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(5));

-- Location: FF_X19_Y19_N5
\INST_instruction_decoder|o_Address_PROG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(5),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_Address_PROG\(2));

-- Location: LCCOMB_X15_Y21_N0
\INST_branch_control|o_ADDRESS~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|o_ADDRESS~3_combout\ = (!\INST_branch_control|process_0~0_combout\ & ((\INST_branch_control|Mux11~0_combout\ & (\INST_branch_control|r_PC_ADDRESS\(2))) # (!\INST_branch_control|Mux11~0_combout\ & 
-- ((\INST_instruction_decoder|o_Address_PROG\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_branch_control|r_PC_ADDRESS\(2),
	datab => \INST_instruction_decoder|o_Address_PROG\(2),
	datac => \INST_branch_control|process_0~0_combout\,
	datad => \INST_branch_control|Mux11~0_combout\,
	combout => \INST_branch_control|o_ADDRESS~3_combout\);

-- Location: FF_X15_Y21_N1
\INST_branch_control|o_ADDRESS[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_branch_control|o_ADDRESS~3_combout\,
	ena => \INST_branch_control|o_ADDRESS[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_branch_control|o_ADDRESS\(2));

-- Location: LCCOMB_X12_Y21_N30
\INST_Program_counter|r_PROG_COUNT~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_Program_counter|r_PROG_COUNT~3_combout\ = (\INST_branch_control|o_PC_LOAD~q\ & (\INST_branch_control|o_ADDRESS\(2))) # (!\INST_branch_control|o_PC_LOAD~q\ & ((\INST_Program_counter|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_branch_control|o_PC_LOAD~q\,
	datac => \INST_branch_control|o_ADDRESS\(2),
	datad => \INST_Program_counter|Add0~4_combout\,
	combout => \INST_Program_counter|r_PROG_COUNT~3_combout\);

-- Location: FF_X12_Y21_N31
\INST_Program_counter|r_PROG_COUNT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_Program_counter|r_PROG_COUNT~3_combout\,
	sclr => \i_CORE_RESET~input_o\,
	ena => \INST_Program_counter|r_PROG_COUNT[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_Program_counter|r_PROG_COUNT\(2));

-- Location: LCCOMB_X14_Y21_N28
\INST_InstrucReg|r_register[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_InstrucReg|r_register[31]~feeder_combout\ = \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(31),
	combout => \INST_InstrucReg|r_register[31]~feeder_combout\);

-- Location: FF_X14_Y21_N29
\INST_InstrucReg|r_register[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_InstrucReg|r_register[31]~feeder_combout\,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(31));

-- Location: LCCOMB_X21_Y21_N0
\INST_instruction_decoder|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux1~0_combout\ = (!\INST_InstrucReg|r_register\(17) & \INST_InstrucReg|r_register\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(17),
	datad => \INST_InstrucReg|r_register\(16),
	combout => \INST_instruction_decoder|Mux1~0_combout\);

-- Location: LCCOMB_X21_Y21_N16
\INST_instruction_decoder|o_MEM_access~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|o_MEM_access~0_combout\ = (\INST_InstrucReg|r_register\(29) & (\INST_InstrucReg|r_register\(28) & ((\INST_instruction_decoder|Mux1~0_combout\) # (!\INST_InstrucReg|r_register\(30))))) # (!\INST_InstrucReg|r_register\(29) & 
-- (\INST_InstrucReg|r_register\(30) & ((!\INST_InstrucReg|r_register\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(30),
	datab => \INST_instruction_decoder|Mux1~0_combout\,
	datac => \INST_InstrucReg|r_register\(29),
	datad => \INST_InstrucReg|r_register\(28),
	combout => \INST_instruction_decoder|o_MEM_access~0_combout\);

-- Location: LCCOMB_X21_Y21_N14
\INST_instruction_decoder|o_MEM_access~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|o_MEM_access~1_combout\ = (\INST_InstrucReg|r_register\(31) & \INST_instruction_decoder|o_MEM_access~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_InstrucReg|r_register\(31),
	datad => \INST_instruction_decoder|o_MEM_access~0_combout\,
	combout => \INST_instruction_decoder|o_MEM_access~1_combout\);

-- Location: FF_X21_Y21_N15
\INST_instruction_decoder|o_MEM_access\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|o_MEM_access~1_combout\,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_MEM_access~q\);

-- Location: LCCOMB_X28_Y20_N6
\INST_MEMORY_CONTROL|Mux63~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|Mux63~0_combout\ = (\INST_control_unit|r_state\(4) & (!\INST_MEMORY_CONTROL|r_MEM_state\(0) & !\INST_MEMORY_CONTROL|r_MEM_state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_control_unit|r_state\(4),
	datac => \INST_MEMORY_CONTROL|r_MEM_state\(0),
	datad => \INST_MEMORY_CONTROL|r_MEM_state\(1),
	combout => \INST_MEMORY_CONTROL|Mux63~0_combout\);

-- Location: FF_X28_Y20_N7
\INST_MEMORY_CONTROL|r_MEM_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|Mux63~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|r_MEM_state\(0));

-- Location: LCCOMB_X28_Y20_N26
\INST_MEMORY_CONTROL|Mux62~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|Mux62~0_combout\ = (\INST_MEMORY_CONTROL|r_MEM_state\(1) & (\INST_control_unit|r_state\(4) & !\INST_MEMORY_CONTROL|r_MEM_state\(0))) # (!\INST_MEMORY_CONTROL|r_MEM_state\(1) & ((\INST_MEMORY_CONTROL|r_MEM_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_control_unit|r_state\(4),
	datac => \INST_MEMORY_CONTROL|r_MEM_state\(1),
	datad => \INST_MEMORY_CONTROL|r_MEM_state\(0),
	combout => \INST_MEMORY_CONTROL|Mux62~0_combout\);

-- Location: FF_X28_Y20_N27
\INST_MEMORY_CONTROL|r_MEM_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|Mux62~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|r_MEM_state\(1));

-- Location: LCCOMB_X20_Y25_N10
\INST_control_unit|Mux4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|Mux4~1_combout\ = (\INST_control_unit|r_state\(4) & (!\INST_control_unit|r_state\(3) & ((\INST_MEMORY_CONTROL|r_MEM_state\(1))))) # (!\INST_control_unit|r_state\(4) & (\INST_control_unit|r_state\(3) & 
-- (!\INST_instruction_decoder|o_MEM_access~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|r_state\(4),
	datab => \INST_control_unit|r_state\(3),
	datac => \INST_instruction_decoder|o_MEM_access~q\,
	datad => \INST_MEMORY_CONTROL|r_MEM_state\(1),
	combout => \INST_control_unit|Mux4~1_combout\);

-- Location: LCCOMB_X20_Y25_N16
\INST_control_unit|Mux7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|Mux7~4_combout\ = (!\INST_control_unit|r_state\(4) & !\INST_control_unit|r_state\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|r_state\(4),
	datab => \INST_control_unit|r_state\(3),
	combout => \INST_control_unit|Mux7~4_combout\);

-- Location: LCCOMB_X20_Y25_N6
\INST_control_unit|Mux4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|Mux4~2_combout\ = (\INST_control_unit|r_state\(0) & (\INST_control_unit|Mux4~1_combout\)) # (!\INST_control_unit|r_state\(0) & (((\INST_control_unit|Mux4~0_combout\ & \INST_control_unit|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|Mux4~1_combout\,
	datab => \INST_control_unit|Mux4~0_combout\,
	datac => \INST_control_unit|Mux7~4_combout\,
	datad => \INST_control_unit|r_state\(0),
	combout => \INST_control_unit|Mux4~2_combout\);

-- Location: LCCOMB_X19_Y25_N24
\INST_control_unit|r_state~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|r_state~11_combout\ = (\INST_control_unit|r_state~5_combout\ & ((\INST_control_unit|Mux4~2_combout\) # ((\INST_control_unit|r_state\(5) & \i_CORE_HALT~input_o\)))) # (!\INST_control_unit|r_state~5_combout\ & 
-- (((\INST_control_unit|r_state\(5) & \i_CORE_HALT~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|r_state~5_combout\,
	datab => \INST_control_unit|Mux4~2_combout\,
	datac => \INST_control_unit|r_state\(5),
	datad => \i_CORE_HALT~input_o\,
	combout => \INST_control_unit|r_state~11_combout\);

-- Location: FF_X19_Y25_N25
\INST_control_unit|r_state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_control_unit|r_state~11_combout\,
	sclr => \i_CORE_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_control_unit|r_state\(5));

-- Location: LCCOMB_X19_Y25_N14
\INST_control_unit|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|Mux3~0_combout\ = (\INST_control_unit|r_state\(5) & (!\INST_control_unit|r_state\(1) & (\INST_control_unit|Mux7~3_combout\ & !\INST_control_unit|r_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|r_state\(5),
	datab => \INST_control_unit|r_state\(1),
	datac => \INST_control_unit|Mux7~3_combout\,
	datad => \INST_control_unit|r_state\(2),
	combout => \INST_control_unit|Mux3~0_combout\);

-- Location: FF_X19_Y25_N15
\INST_control_unit|r_state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_control_unit|Mux3~0_combout\,
	sclr => \i_CORE_RESET~input_o\,
	ena => \INST_control_unit|r_state[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_control_unit|r_state\(6));

-- Location: LCCOMB_X19_Y25_N20
\INST_control_unit|Mux7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|Mux7~2_combout\ = (!\INST_control_unit|r_state\(5) & !\INST_control_unit|r_state\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_control_unit|r_state\(5),
	datad => \INST_control_unit|r_state\(2),
	combout => \INST_control_unit|Mux7~2_combout\);

-- Location: LCCOMB_X19_Y25_N30
\INST_control_unit|r_state~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|r_state~5_combout\ = (!\i_CORE_HALT~input_o\ & (!\INST_control_unit|r_state\(1) & (!\INST_control_unit|r_state\(6) & \INST_control_unit|Mux7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_CORE_HALT~input_o\,
	datab => \INST_control_unit|r_state\(1),
	datac => \INST_control_unit|r_state\(6),
	datad => \INST_control_unit|Mux7~2_combout\,
	combout => \INST_control_unit|r_state~5_combout\);

-- Location: LCCOMB_X20_Y25_N22
\INST_control_unit|r_INTERRUPT_active~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|r_INTERRUPT_active~0_combout\ = (!\INST_control_unit|r_state\(0) & (\INST_control_unit|r_state~5_combout\ & (!\INST_control_unit|r_state\(4) & !\INST_control_unit|r_state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|r_state\(0),
	datab => \INST_control_unit|r_state~5_combout\,
	datac => \INST_control_unit|r_state\(4),
	datad => \INST_control_unit|r_state\(3),
	combout => \INST_control_unit|r_INTERRUPT_active~0_combout\);

-- Location: LCCOMB_X20_Y25_N20
\INST_control_unit|r_INTERRUPT_active~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|r_INTERRUPT_active~1_combout\ = (\INST_control_unit|r_INTERRUPT_active~0_combout\ & (!\INST_branch_control|r_INTERRUPT_enable~q\ & ((\INST_control_unit|r_INTERRUPT_request~q\) # (\INST_control_unit|r_INTERRUPT_active~q\)))) # 
-- (!\INST_control_unit|r_INTERRUPT_active~0_combout\ & (((\INST_control_unit|r_INTERRUPT_active~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|r_INTERRUPT_request~q\,
	datab => \INST_control_unit|r_INTERRUPT_active~0_combout\,
	datac => \INST_control_unit|r_INTERRUPT_active~q\,
	datad => \INST_branch_control|r_INTERRUPT_enable~q\,
	combout => \INST_control_unit|r_INTERRUPT_active~1_combout\);

-- Location: FF_X20_Y25_N21
\INST_control_unit|r_INTERRUPT_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_control_unit|r_INTERRUPT_active~1_combout\,
	sclr => \i_CORE_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_control_unit|r_INTERRUPT_active~q\);

-- Location: LCCOMB_X20_Y25_N18
\INST_control_unit|r_INTERRUPT_request~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|r_INTERRUPT_request~0_combout\ = (\INST_control_unit|r_INTERRUPT_request~q\ & (((!\INST_branch_control|r_INTERRUPT_enable~q\) # (!\INST_control_unit|r_INTERRUPT_active~q\)) # (!\INST_control_unit|r_INTERRUPT_active~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|r_INTERRUPT_active~0_combout\,
	datab => \INST_control_unit|r_INTERRUPT_active~q\,
	datac => \INST_control_unit|r_INTERRUPT_request~q\,
	datad => \INST_branch_control|r_INTERRUPT_enable~q\,
	combout => \INST_control_unit|r_INTERRUPT_request~0_combout\);

-- Location: IOIBUF_X14_Y29_N29
\i_INTERRUPT_request~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_INTERRUPT_request,
	o => \i_INTERRUPT_request~input_o\);

-- Location: LCCOMB_X20_Y25_N26
\INST_control_unit|r_INTERRUPT_request~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|r_INTERRUPT_request~1_combout\ = (\INST_control_unit|r_INTERRUPT_request~0_combout\) # ((\i_INTERRUPT_request~input_o\ & !\INST_branch_control|r_INTERRUPT_enable~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_control_unit|r_INTERRUPT_request~0_combout\,
	datac => \i_INTERRUPT_request~input_o\,
	datad => \INST_branch_control|r_INTERRUPT_enable~q\,
	combout => \INST_control_unit|r_INTERRUPT_request~1_combout\);

-- Location: FF_X20_Y25_N27
\INST_control_unit|r_INTERRUPT_request\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_control_unit|r_INTERRUPT_request~1_combout\,
	sclr => \i_CORE_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_control_unit|r_INTERRUPT_request~q\);

-- Location: LCCOMB_X20_Y25_N28
\INST_control_unit|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|Mux4~0_combout\ = (\INST_control_unit|r_INTERRUPT_request~q\ & (!\INST_control_unit|r_INTERRUPT_active~q\ & !\INST_branch_control|r_INTERRUPT_enable~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|r_INTERRUPT_request~q\,
	datab => \INST_control_unit|r_INTERRUPT_active~q\,
	datad => \INST_branch_control|r_INTERRUPT_enable~q\,
	combout => \INST_control_unit|Mux4~0_combout\);

-- Location: LCCOMB_X20_Y25_N0
\INST_control_unit|r_state~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|r_state~6_combout\ = (\i_CORE_HALT~input_o\ & ((\INST_control_unit|r_state\(1)) # ((!\INST_control_unit|Mux4~0_combout\ & \INST_control_unit|r_INTERRUPT_active~0_combout\)))) # (!\i_CORE_HALT~input_o\ & 
-- (!\INST_control_unit|Mux4~0_combout\ & ((\INST_control_unit|r_INTERRUPT_active~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_CORE_HALT~input_o\,
	datab => \INST_control_unit|Mux4~0_combout\,
	datac => \INST_control_unit|r_state\(1),
	datad => \INST_control_unit|r_INTERRUPT_active~0_combout\,
	combout => \INST_control_unit|r_state~6_combout\);

-- Location: FF_X20_Y25_N1
\INST_control_unit|r_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_control_unit|r_state~6_combout\,
	sclr => \i_CORE_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_control_unit|r_state\(1));

-- Location: LCCOMB_X19_Y25_N26
\INST_control_unit|r_state~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|r_state~2_combout\ = (\INST_control_unit|r_state\(0) & ((\i_CORE_HALT~input_o\) # ((!\INST_control_unit|r_state\(1) & !\INST_control_unit|r_state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_CORE_HALT~input_o\,
	datab => \INST_control_unit|r_state\(1),
	datac => \INST_control_unit|r_state\(3),
	datad => \INST_control_unit|r_state\(0),
	combout => \INST_control_unit|r_state~2_combout\);

-- Location: LCCOMB_X19_Y25_N28
\INST_control_unit|r_state~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|r_state~1_combout\ = (\i_CORE_HALT~input_o\) # ((\INST_control_unit|r_state\(3) & ((\INST_control_unit|r_state\(1)) # (!\INST_control_unit|r_state\(0)))) # (!\INST_control_unit|r_state\(3) & (\INST_control_unit|r_state\(1) & 
-- !\INST_control_unit|r_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|r_state\(3),
	datab => \INST_control_unit|r_state\(1),
	datac => \INST_control_unit|r_state\(0),
	datad => \i_CORE_HALT~input_o\,
	combout => \INST_control_unit|r_state~1_combout\);

-- Location: LCCOMB_X19_Y25_N22
\INST_control_unit|r_state~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|r_state~3_combout\ = (\INST_control_unit|r_state\(5) & (((!\INST_control_unit|r_state\(4) & !\INST_control_unit|r_state\(2))) # (!\INST_control_unit|r_state~2_combout\))) # (!\INST_control_unit|r_state\(5) & 
-- ((\INST_control_unit|r_state\(4) & ((!\INST_control_unit|r_state\(2)) # (!\INST_control_unit|r_state~2_combout\))) # (!\INST_control_unit|r_state\(4) & ((\INST_control_unit|r_state\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|r_state\(5),
	datab => \INST_control_unit|r_state~2_combout\,
	datac => \INST_control_unit|r_state\(4),
	datad => \INST_control_unit|r_state\(2),
	combout => \INST_control_unit|r_state~3_combout\);

-- Location: LCCOMB_X19_Y25_N10
\INST_control_unit|r_state~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|r_state~0_combout\ = (\i_CORE_RESET~input_o\) # ((\INST_control_unit|r_state\(6) & !\i_CORE_HALT~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_CORE_RESET~input_o\,
	datac => \INST_control_unit|r_state\(6),
	datad => \i_CORE_HALT~input_o\,
	combout => \INST_control_unit|r_state~0_combout\);

-- Location: LCCOMB_X19_Y25_N4
\INST_control_unit|r_state~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|r_state~4_combout\ = (!\INST_control_unit|r_state~0_combout\ & (\INST_control_unit|r_state~2_combout\ $ (((!\INST_control_unit|r_state~1_combout\ & !\INST_control_unit|r_state~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|r_state~2_combout\,
	datab => \INST_control_unit|r_state~1_combout\,
	datac => \INST_control_unit|r_state~3_combout\,
	datad => \INST_control_unit|r_state~0_combout\,
	combout => \INST_control_unit|r_state~4_combout\);

-- Location: FF_X19_Y25_N5
\INST_control_unit|r_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_control_unit|r_state~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_control_unit|r_state\(0));

-- Location: LCCOMB_X20_Y25_N4
\INST_control_unit|r_state~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|r_state~9_combout\ = (\INST_control_unit|r_state\(4) & (((!\INST_control_unit|r_state\(3) & !\INST_MEMORY_CONTROL|r_MEM_state\(1))))) # (!\INST_control_unit|r_state\(4) & (\INST_instruction_decoder|o_MEM_access~q\ & 
-- (\INST_control_unit|r_state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|r_state\(4),
	datab => \INST_instruction_decoder|o_MEM_access~q\,
	datac => \INST_control_unit|r_state\(3),
	datad => \INST_MEMORY_CONTROL|r_MEM_state\(1),
	combout => \INST_control_unit|r_state~9_combout\);

-- Location: LCCOMB_X20_Y25_N2
\INST_control_unit|r_state~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|r_state~8_combout\ = (\INST_control_unit|r_state\(4) & \i_CORE_HALT~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_control_unit|r_state\(4),
	datad => \i_CORE_HALT~input_o\,
	combout => \INST_control_unit|r_state~8_combout\);

-- Location: LCCOMB_X20_Y25_N30
\INST_control_unit|r_state~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|r_state~10_combout\ = (\INST_control_unit|r_state~8_combout\) # ((\INST_control_unit|r_state\(0) & (\INST_control_unit|r_state~5_combout\ & \INST_control_unit|r_state~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|r_state\(0),
	datab => \INST_control_unit|r_state~5_combout\,
	datac => \INST_control_unit|r_state~9_combout\,
	datad => \INST_control_unit|r_state~8_combout\,
	combout => \INST_control_unit|r_state~10_combout\);

-- Location: FF_X20_Y25_N31
\INST_control_unit|r_state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_control_unit|r_state~10_combout\,
	sclr => \i_CORE_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_control_unit|r_state\(4));

-- Location: LCCOMB_X19_Y25_N6
\INST_control_unit|Mux7~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|Mux7~3_combout\ = (!\INST_control_unit|r_state\(4) & (!\INST_control_unit|r_state\(6) & (!\INST_control_unit|r_state\(3) & \INST_control_unit|r_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|r_state\(4),
	datab => \INST_control_unit|r_state\(6),
	datac => \INST_control_unit|r_state\(3),
	datad => \INST_control_unit|r_state\(0),
	combout => \INST_control_unit|Mux7~3_combout\);

-- Location: LCCOMB_X19_Y25_N16
\INST_control_unit|Mux7~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|Mux7~5_combout\ = (\INST_control_unit|Mux7~3_combout\ & (\INST_control_unit|r_state\(1) & (!\INST_control_unit|r_state\(2) & !\INST_control_unit|r_state\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|Mux7~3_combout\,
	datab => \INST_control_unit|r_state\(1),
	datac => \INST_control_unit|r_state\(2),
	datad => \INST_control_unit|r_state\(5),
	combout => \INST_control_unit|Mux7~5_combout\);

-- Location: FF_X19_Y25_N17
\INST_control_unit|r_state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_control_unit|Mux7~5_combout\,
	sclr => \i_CORE_RESET~input_o\,
	ena => \INST_control_unit|r_state[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_control_unit|r_state\(2));

-- Location: LCCOMB_X20_Y21_N30
\INST_instruction_decoder|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux6~0_combout\ = (\INST_InstrucReg|r_register\(31) & (\INST_InstrucReg|r_register\(30) & (\INST_InstrucReg|r_register\(29) $ (\INST_InstrucReg|r_register\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(31),
	datab => \INST_InstrucReg|r_register\(29),
	datac => \INST_InstrucReg|r_register\(28),
	datad => \INST_InstrucReg|r_register\(30),
	combout => \INST_instruction_decoder|Mux6~0_combout\);

-- Location: FF_X20_Y21_N31
\INST_instruction_decoder|o_SAVE_PC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|Mux6~0_combout\,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_SAVE_PC~q\);

-- Location: LCCOMB_X15_Y21_N24
\INST_branch_control|r_PC_ADDRESS[3]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|r_PC_ADDRESS[3]~1_combout\ = ((!\INST_instruction_decoder|o_BRANCH_CONTROL\(2)) # (!\INST_instruction_decoder|o_BRANCH_CONTROL\(1))) # (!\INST_instruction_decoder|o_BRANCH_CONTROL\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_instruction_decoder|o_BRANCH_CONTROL\(0),
	datac => \INST_instruction_decoder|o_BRANCH_CONTROL\(1),
	datad => \INST_instruction_decoder|o_BRANCH_CONTROL\(2),
	combout => \INST_branch_control|r_PC_ADDRESS[3]~1_combout\);

-- Location: LCCOMB_X12_Y21_N26
\INST_branch_control|r_PC_ADDRESS[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|r_PC_ADDRESS[3]~2_combout\ = (\INST_branch_control|process_0~0_combout\) # (((\INST_control_unit|r_state\(2) & \INST_instruction_decoder|o_SAVE_PC~q\)) # (!\INST_branch_control|r_PC_ADDRESS[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|r_state\(2),
	datab => \INST_branch_control|process_0~0_combout\,
	datac => \INST_instruction_decoder|o_SAVE_PC~q\,
	datad => \INST_branch_control|r_PC_ADDRESS[3]~1_combout\,
	combout => \INST_branch_control|r_PC_ADDRESS[3]~2_combout\);

-- Location: FF_X11_Y21_N31
\INST_branch_control|r_PC_ADDRESS[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_branch_control|r_PC_ADDRESS~3_combout\,
	ena => \INST_branch_control|r_PC_ADDRESS[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_branch_control|r_PC_ADDRESS\(1));

-- Location: LCCOMB_X22_Y22_N8
\INST_InstrucReg|r_register[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_InstrucReg|r_register[4]~feeder_combout\ = \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(4),
	combout => \INST_InstrucReg|r_register[4]~feeder_combout\);

-- Location: FF_X22_Y22_N9
\INST_InstrucReg|r_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_InstrucReg|r_register[4]~feeder_combout\,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(4));

-- Location: FF_X22_Y22_N25
\INST_instruction_decoder|o_Address_PROG[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(4),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_Address_PROG\(1));

-- Location: LCCOMB_X15_Y21_N26
\INST_branch_control|o_ADDRESS~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|o_ADDRESS~2_combout\ = (!\INST_branch_control|process_0~0_combout\ & ((\INST_branch_control|Mux11~0_combout\ & (\INST_branch_control|r_PC_ADDRESS\(1))) # (!\INST_branch_control|Mux11~0_combout\ & 
-- ((\INST_instruction_decoder|o_Address_PROG\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_branch_control|process_0~0_combout\,
	datab => \INST_branch_control|r_PC_ADDRESS\(1),
	datac => \INST_instruction_decoder|o_Address_PROG\(1),
	datad => \INST_branch_control|Mux11~0_combout\,
	combout => \INST_branch_control|o_ADDRESS~2_combout\);

-- Location: FF_X15_Y21_N27
\INST_branch_control|o_ADDRESS[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_branch_control|o_ADDRESS~2_combout\,
	ena => \INST_branch_control|o_ADDRESS[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_branch_control|o_ADDRESS\(1));

-- Location: LCCOMB_X11_Y21_N0
\INST_Program_counter|r_PROG_COUNT~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_Program_counter|r_PROG_COUNT~2_combout\ = (\INST_branch_control|o_PC_LOAD~q\ & ((\INST_branch_control|o_ADDRESS\(1)))) # (!\INST_branch_control|o_PC_LOAD~q\ & (\INST_Program_counter|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_Program_counter|Add0~2_combout\,
	datab => \INST_branch_control|o_ADDRESS\(1),
	datad => \INST_branch_control|o_PC_LOAD~q\,
	combout => \INST_Program_counter|r_PROG_COUNT~2_combout\);

-- Location: FF_X11_Y21_N1
\INST_Program_counter|r_PROG_COUNT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_Program_counter|r_PROG_COUNT~2_combout\,
	sclr => \i_CORE_RESET~input_o\,
	ena => \INST_Program_counter|r_PROG_COUNT[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_Program_counter|r_PROG_COUNT\(1));

-- Location: FF_X16_Y20_N27
\INST_InstrucReg|r_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(0));

-- Location: LCCOMB_X16_Y21_N14
\INST_instruction_decoder|Mux9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux9~0_combout\ = (\INST_InstrucReg|r_register\(0) & (!\INST_InstrucReg|r_register\(29) & \INST_instruction_decoder|Mux57~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_InstrucReg|r_register\(0),
	datac => \INST_InstrucReg|r_register\(29),
	datad => \INST_instruction_decoder|Mux57~2_combout\,
	combout => \INST_instruction_decoder|Mux9~0_combout\);

-- Location: FF_X16_Y21_N15
\INST_instruction_decoder|o_BRANCH_CONTROL[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|Mux9~0_combout\,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_BRANCH_CONTROL\(0));

-- Location: LCCOMB_X15_Y21_N20
\INST_branch_control|Mux11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|Mux11~0_combout\ = (!\INST_instruction_decoder|o_BRANCH_CONTROL\(0) & (\INST_instruction_decoder|o_BRANCH_CONTROL\(1) & \INST_instruction_decoder|o_BRANCH_CONTROL\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_instruction_decoder|o_BRANCH_CONTROL\(0),
	datac => \INST_instruction_decoder|o_BRANCH_CONTROL\(1),
	datad => \INST_instruction_decoder|o_BRANCH_CONTROL\(2),
	combout => \INST_branch_control|Mux11~0_combout\);

-- Location: LCCOMB_X20_Y25_N12
\INST_control_unit|r_INTERRUPT_PC_set~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|r_INTERRUPT_PC_set~0_combout\ = (\INST_control_unit|r_INTERRUPT_active~q\ & ((\INST_branch_control|r_INTERRUPT_enable~q\))) # (!\INST_control_unit|r_INTERRUPT_active~q\ & (\INST_control_unit|r_INTERRUPT_request~q\ & 
-- !\INST_branch_control|r_INTERRUPT_enable~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|r_INTERRUPT_request~q\,
	datab => \INST_control_unit|r_INTERRUPT_active~q\,
	datad => \INST_branch_control|r_INTERRUPT_enable~q\,
	combout => \INST_control_unit|r_INTERRUPT_PC_set~0_combout\);

-- Location: LCCOMB_X20_Y25_N24
\INST_control_unit|r_INTERRUPT_PC_set~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_control_unit|r_INTERRUPT_PC_set~1_combout\ = (\INST_control_unit|r_INTERRUPT_PC_set~0_combout\ & ((\INST_control_unit|r_INTERRUPT_active~0_combout\ & ((!\INST_branch_control|r_INTERRUPT_enable~q\))) # 
-- (!\INST_control_unit|r_INTERRUPT_active~0_combout\ & (\INST_control_unit|r_INTERRUPT_PC_set~q\)))) # (!\INST_control_unit|r_INTERRUPT_PC_set~0_combout\ & (((\INST_control_unit|r_INTERRUPT_PC_set~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|r_INTERRUPT_PC_set~0_combout\,
	datab => \INST_control_unit|r_INTERRUPT_active~0_combout\,
	datac => \INST_control_unit|r_INTERRUPT_PC_set~q\,
	datad => \INST_branch_control|r_INTERRUPT_enable~q\,
	combout => \INST_control_unit|r_INTERRUPT_PC_set~1_combout\);

-- Location: FF_X20_Y25_N25
\INST_control_unit|r_INTERRUPT_PC_set\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_control_unit|r_INTERRUPT_PC_set~1_combout\,
	sclr => \i_CORE_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_control_unit|r_INTERRUPT_PC_set~q\);

-- Location: LCCOMB_X14_Y21_N24
\INST_branch_control|r_INTERRUPT_enable~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|r_INTERRUPT_enable~2_combout\ = (\INST_branch_control|r_INTERRUPT_enable~q\ & (!\INST_branch_control|Mux11~0_combout\)) # (!\INST_branch_control|r_INTERRUPT_enable~q\ & (((!\INST_branch_control|r_INTERRUPT_set~q\ & 
-- \INST_control_unit|r_INTERRUPT_PC_set~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_branch_control|Mux11~0_combout\,
	datab => \INST_branch_control|r_INTERRUPT_set~q\,
	datac => \INST_branch_control|r_INTERRUPT_enable~q\,
	datad => \INST_control_unit|r_INTERRUPT_PC_set~q\,
	combout => \INST_branch_control|r_INTERRUPT_enable~2_combout\);

-- Location: FF_X14_Y21_N25
\INST_branch_control|r_INTERRUPT_enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_branch_control|r_INTERRUPT_enable~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_branch_control|r_INTERRUPT_enable~q\);

-- Location: LCCOMB_X14_Y21_N0
\INST_branch_control|process_0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|process_0~0_combout\ = (!\INST_branch_control|r_INTERRUPT_set~q\ & (!\INST_branch_control|r_INTERRUPT_enable~q\ & \INST_control_unit|r_INTERRUPT_PC_set~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_branch_control|r_INTERRUPT_set~q\,
	datac => \INST_branch_control|r_INTERRUPT_enable~q\,
	datad => \INST_control_unit|r_INTERRUPT_PC_set~q\,
	combout => \INST_branch_control|process_0~0_combout\);

-- Location: CLKCTRL_G10
\INST_control_unit|r_state[3]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \INST_control_unit|r_state[3]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \INST_control_unit|r_state[3]~clkctrl_outclk\);

-- Location: FF_X16_Y21_N9
\INST_instruction_decoder|o_OPCODE[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(31),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_OPCODE\(3));

-- Location: FF_X16_Y21_N21
\INST_instruction_decoder|o_OPCODE[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(28),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_OPCODE\(0));

-- Location: FF_X16_Y21_N23
\INST_instruction_decoder|o_OPCODE[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(29),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_OPCODE\(1));

-- Location: LCCOMB_X21_Y21_N4
\INST_InstrucReg|r_register[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_InstrucReg|r_register[21]~feeder_combout\ = \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \INST_InstrucReg|r_register[21]~feeder_combout\);

-- Location: FF_X21_Y21_N5
\INST_InstrucReg|r_register[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_InstrucReg|r_register[21]~feeder_combout\,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(21));

-- Location: FF_X21_Y21_N11
\INST_instruction_decoder|o_REGISTER_A[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(21),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_REGISTER_A\(3));

-- Location: LCCOMB_X21_Y21_N18
\INST_InstrucReg|r_register[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_InstrucReg|r_register[20]~feeder_combout\ = \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \INST_InstrucReg|r_register[20]~feeder_combout\);

-- Location: FF_X21_Y21_N19
\INST_InstrucReg|r_register[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_InstrucReg|r_register[20]~feeder_combout\,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(20));

-- Location: LCCOMB_X21_Y21_N2
\INST_instruction_decoder|o_REGISTER_A[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|o_REGISTER_A[2]~feeder_combout\ = \INST_InstrucReg|r_register\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_InstrucReg|r_register\(20),
	combout => \INST_instruction_decoder|o_REGISTER_A[2]~feeder_combout\);

-- Location: FF_X21_Y21_N3
\INST_instruction_decoder|o_REGISTER_A[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|o_REGISTER_A[2]~feeder_combout\,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_REGISTER_A\(2));

-- Location: LCCOMB_X22_Y22_N30
\INST_InstrucReg|r_register[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_InstrucReg|r_register[19]~feeder_combout\ = \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(19),
	combout => \INST_InstrucReg|r_register[19]~feeder_combout\);

-- Location: FF_X22_Y22_N31
\INST_InstrucReg|r_register[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_InstrucReg|r_register[19]~feeder_combout\,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(19));

-- Location: FF_X23_Y21_N7
\INST_instruction_decoder|o_REGISTER_A[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(19),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_REGISTER_A\(1));

-- Location: LCCOMB_X21_Y21_N22
\INST_instruction_decoder|Mux2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux2~2_combout\ = ((!\INST_InstrucReg|r_register\(17) & (\INST_InstrucReg|r_register\(15) & \INST_InstrucReg|r_register\(16)))) # (!\INST_InstrucReg|r_register\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(17),
	datab => \INST_InstrucReg|r_register\(30),
	datac => \INST_InstrucReg|r_register\(15),
	datad => \INST_InstrucReg|r_register\(16),
	combout => \INST_instruction_decoder|Mux2~2_combout\);

-- Location: LCCOMB_X21_Y21_N8
\INST_instruction_decoder|Mux2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux2~3_combout\ = (\INST_InstrucReg|r_register\(31) & (\INST_InstrucReg|r_register\(28) & (\INST_InstrucReg|r_register\(29) & \INST_instruction_decoder|Mux2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(31),
	datab => \INST_InstrucReg|r_register\(28),
	datac => \INST_InstrucReg|r_register\(29),
	datad => \INST_instruction_decoder|Mux2~2_combout\,
	combout => \INST_instruction_decoder|Mux2~3_combout\);

-- Location: FF_X21_Y21_N9
\INST_instruction_decoder|o_BUS_select[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|Mux2~3_combout\,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_BUS_select\(1));

-- Location: LCCOMB_X21_Y21_N12
\INST_instruction_decoder|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux4~0_combout\ = (\INST_InstrucReg|r_register\(31) & (\INST_InstrucReg|r_register\(30) & (\INST_InstrucReg|r_register\(29) $ (!\INST_InstrucReg|r_register\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(31),
	datab => \INST_InstrucReg|r_register\(30),
	datac => \INST_InstrucReg|r_register\(29),
	datad => \INST_InstrucReg|r_register\(28),
	combout => \INST_instruction_decoder|Mux4~0_combout\);

-- Location: LCCOMB_X21_Y21_N28
\INST_instruction_decoder|Mux4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux4~1_combout\ = (\INST_instruction_decoder|Mux4~0_combout\ & (((!\INST_InstrucReg|r_register\(15) & \INST_instruction_decoder|Mux1~0_combout\)) # (!\INST_InstrucReg|r_register\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(15),
	datab => \INST_InstrucReg|r_register\(29),
	datac => \INST_instruction_decoder|Mux1~0_combout\,
	datad => \INST_instruction_decoder|Mux4~0_combout\,
	combout => \INST_instruction_decoder|Mux4~1_combout\);

-- Location: FF_X21_Y21_N29
\INST_instruction_decoder|o_MEM_write_enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|Mux4~1_combout\,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_MEM_write_enable~q\);

-- Location: LCCOMB_X26_Y20_N30
\INST_GPR|r_REGISTER~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER~0_combout\ = (\i_CORE_RESET~input_o\) # (\INST_instruction_decoder|o_MEM_write_enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_CORE_RESET~input_o\,
	datad => \INST_instruction_decoder|o_MEM_write_enable~q\,
	combout => \INST_GPR|r_REGISTER~0_combout\);

-- Location: LCCOMB_X20_Y22_N0
\INST_instruction_decoder|Add1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add1~0_combout\ = \INST_instruction_decoder|r_STACK_POINTER\(0) $ (GND)
-- \INST_instruction_decoder|Add1~1\ = CARRY(!\INST_instruction_decoder|r_STACK_POINTER\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_instruction_decoder|r_STACK_POINTER\(0),
	datad => VCC,
	combout => \INST_instruction_decoder|Add1~0_combout\,
	cout => \INST_instruction_decoder|Add1~1\);

-- Location: LCCOMB_X22_Y22_N10
\INST_instruction_decoder|r_STACK_POINTER[0]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|r_STACK_POINTER[0]~12_combout\ = !\INST_instruction_decoder|Add1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_instruction_decoder|Add1~0_combout\,
	combout => \INST_instruction_decoder|r_STACK_POINTER[0]~12_combout\);

-- Location: LCCOMB_X20_Y21_N22
\INST_instruction_decoder|Mux57~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux57~0_combout\ = (\INST_InstrucReg|r_register\(31) & (\INST_InstrucReg|r_register\(29) & (\INST_InstrucReg|r_register\(28) & \INST_InstrucReg|r_register\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(31),
	datab => \INST_InstrucReg|r_register\(29),
	datac => \INST_InstrucReg|r_register\(28),
	datad => \INST_InstrucReg|r_register\(30),
	combout => \INST_instruction_decoder|Mux57~0_combout\);

-- Location: LCCOMB_X20_Y21_N18
\INST_instruction_decoder|r_STACK_POINTER[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|r_STACK_POINTER[0]~2_combout\ = (\INST_instruction_decoder|Mux57~0_combout\ & (\INST_InstrucReg|r_register\(16) & (!\INST_InstrucReg|r_register\(17) & \INST_control_unit|r_state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|Mux57~0_combout\,
	datab => \INST_InstrucReg|r_register\(16),
	datac => \INST_InstrucReg|r_register\(17),
	datad => \INST_control_unit|r_state\(1),
	combout => \INST_instruction_decoder|r_STACK_POINTER[0]~2_combout\);

-- Location: FF_X21_Y22_N17
\INST_instruction_decoder|r_STACK_POINTER[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_instruction_decoder|r_STACK_POINTER[0]~12_combout\,
	sload => VCC,
	ena => \INST_instruction_decoder|r_STACK_POINTER[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|r_STACK_POINTER\(0));

-- Location: LCCOMB_X20_Y22_N2
\INST_instruction_decoder|Add1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add1~2_combout\ = (\INST_InstrucReg|r_register\(15) & ((\INST_instruction_decoder|r_STACK_POINTER\(1) & ((\INST_instruction_decoder|Add1~1\) # (GND))) # (!\INST_instruction_decoder|r_STACK_POINTER\(1) & 
-- (!\INST_instruction_decoder|Add1~1\)))) # (!\INST_InstrucReg|r_register\(15) & ((\INST_instruction_decoder|r_STACK_POINTER\(1) & (!\INST_instruction_decoder|Add1~1\)) # (!\INST_instruction_decoder|r_STACK_POINTER\(1) & (\INST_instruction_decoder|Add1~1\ & 
-- VCC))))
-- \INST_instruction_decoder|Add1~3\ = CARRY((\INST_InstrucReg|r_register\(15) & ((\INST_instruction_decoder|r_STACK_POINTER\(1)) # (!\INST_instruction_decoder|Add1~1\))) # (!\INST_InstrucReg|r_register\(15) & (\INST_instruction_decoder|r_STACK_POINTER\(1) & 
-- !\INST_instruction_decoder|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(15),
	datab => \INST_instruction_decoder|r_STACK_POINTER\(1),
	datad => VCC,
	cin => \INST_instruction_decoder|Add1~1\,
	combout => \INST_instruction_decoder|Add1~2_combout\,
	cout => \INST_instruction_decoder|Add1~3\);

-- Location: LCCOMB_X19_Y22_N22
\INST_instruction_decoder|r_STACK_POINTER[1]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|r_STACK_POINTER[1]~11_combout\ = !\INST_instruction_decoder|Add1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_instruction_decoder|Add1~2_combout\,
	combout => \INST_instruction_decoder|r_STACK_POINTER[1]~11_combout\);

-- Location: FF_X20_Y22_N19
\INST_instruction_decoder|r_STACK_POINTER[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_instruction_decoder|r_STACK_POINTER[1]~11_combout\,
	sload => VCC,
	ena => \INST_instruction_decoder|r_STACK_POINTER[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|r_STACK_POINTER\(1));

-- Location: LCCOMB_X20_Y22_N4
\INST_instruction_decoder|Add1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add1~4_combout\ = ((\INST_InstrucReg|r_register\(15) $ (\INST_instruction_decoder|r_STACK_POINTER\(2) $ (!\INST_instruction_decoder|Add1~3\)))) # (GND)
-- \INST_instruction_decoder|Add1~5\ = CARRY((\INST_InstrucReg|r_register\(15) & (!\INST_instruction_decoder|r_STACK_POINTER\(2) & !\INST_instruction_decoder|Add1~3\)) # (!\INST_InstrucReg|r_register\(15) & ((!\INST_instruction_decoder|Add1~3\) # 
-- (!\INST_instruction_decoder|r_STACK_POINTER\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(15),
	datab => \INST_instruction_decoder|r_STACK_POINTER\(2),
	datad => VCC,
	cin => \INST_instruction_decoder|Add1~3\,
	combout => \INST_instruction_decoder|Add1~4_combout\,
	cout => \INST_instruction_decoder|Add1~5\);

-- Location: LCCOMB_X19_Y22_N4
\INST_instruction_decoder|r_STACK_POINTER[2]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|r_STACK_POINTER[2]~10_combout\ = !\INST_instruction_decoder|Add1~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_instruction_decoder|Add1~4_combout\,
	combout => \INST_instruction_decoder|r_STACK_POINTER[2]~10_combout\);

-- Location: FF_X20_Y22_N3
\INST_instruction_decoder|r_STACK_POINTER[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_instruction_decoder|r_STACK_POINTER[2]~10_combout\,
	sload => VCC,
	ena => \INST_instruction_decoder|r_STACK_POINTER[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|r_STACK_POINTER\(2));

-- Location: LCCOMB_X20_Y22_N6
\INST_instruction_decoder|Add1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add1~6_combout\ = (\INST_InstrucReg|r_register\(15) & ((\INST_instruction_decoder|r_STACK_POINTER\(3) & ((\INST_instruction_decoder|Add1~5\) # (GND))) # (!\INST_instruction_decoder|r_STACK_POINTER\(3) & 
-- (!\INST_instruction_decoder|Add1~5\)))) # (!\INST_InstrucReg|r_register\(15) & ((\INST_instruction_decoder|r_STACK_POINTER\(3) & (!\INST_instruction_decoder|Add1~5\)) # (!\INST_instruction_decoder|r_STACK_POINTER\(3) & (\INST_instruction_decoder|Add1~5\ & 
-- VCC))))
-- \INST_instruction_decoder|Add1~7\ = CARRY((\INST_InstrucReg|r_register\(15) & ((\INST_instruction_decoder|r_STACK_POINTER\(3)) # (!\INST_instruction_decoder|Add1~5\))) # (!\INST_InstrucReg|r_register\(15) & (\INST_instruction_decoder|r_STACK_POINTER\(3) & 
-- !\INST_instruction_decoder|Add1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(15),
	datab => \INST_instruction_decoder|r_STACK_POINTER\(3),
	datad => VCC,
	cin => \INST_instruction_decoder|Add1~5\,
	combout => \INST_instruction_decoder|Add1~6_combout\,
	cout => \INST_instruction_decoder|Add1~7\);

-- Location: LCCOMB_X19_Y22_N26
\INST_instruction_decoder|r_STACK_POINTER[3]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|r_STACK_POINTER[3]~9_combout\ = !\INST_instruction_decoder|Add1~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_instruction_decoder|Add1~6_combout\,
	combout => \INST_instruction_decoder|r_STACK_POINTER[3]~9_combout\);

-- Location: FF_X20_Y22_N9
\INST_instruction_decoder|r_STACK_POINTER[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_instruction_decoder|r_STACK_POINTER[3]~9_combout\,
	sload => VCC,
	ena => \INST_instruction_decoder|r_STACK_POINTER[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|r_STACK_POINTER\(3));

-- Location: LCCOMB_X20_Y22_N8
\INST_instruction_decoder|Add1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add1~8_combout\ = ((\INST_InstrucReg|r_register\(15) $ (\INST_instruction_decoder|r_STACK_POINTER\(4) $ (!\INST_instruction_decoder|Add1~7\)))) # (GND)
-- \INST_instruction_decoder|Add1~9\ = CARRY((\INST_InstrucReg|r_register\(15) & (!\INST_instruction_decoder|r_STACK_POINTER\(4) & !\INST_instruction_decoder|Add1~7\)) # (!\INST_InstrucReg|r_register\(15) & ((!\INST_instruction_decoder|Add1~7\) # 
-- (!\INST_instruction_decoder|r_STACK_POINTER\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(15),
	datab => \INST_instruction_decoder|r_STACK_POINTER\(4),
	datad => VCC,
	cin => \INST_instruction_decoder|Add1~7\,
	combout => \INST_instruction_decoder|Add1~8_combout\,
	cout => \INST_instruction_decoder|Add1~9\);

-- Location: LCCOMB_X19_Y22_N8
\INST_instruction_decoder|r_STACK_POINTER[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|r_STACK_POINTER[4]~8_combout\ = !\INST_instruction_decoder|Add1~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_instruction_decoder|Add1~8_combout\,
	combout => \INST_instruction_decoder|r_STACK_POINTER[4]~8_combout\);

-- Location: FF_X20_Y22_N5
\INST_instruction_decoder|r_STACK_POINTER[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_instruction_decoder|r_STACK_POINTER[4]~8_combout\,
	sload => VCC,
	ena => \INST_instruction_decoder|r_STACK_POINTER[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|r_STACK_POINTER\(4));

-- Location: LCCOMB_X20_Y22_N10
\INST_instruction_decoder|Add1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add1~10_combout\ = (\INST_InstrucReg|r_register\(15) & ((\INST_instruction_decoder|r_STACK_POINTER\(5) & ((\INST_instruction_decoder|Add1~9\) # (GND))) # (!\INST_instruction_decoder|r_STACK_POINTER\(5) & 
-- (!\INST_instruction_decoder|Add1~9\)))) # (!\INST_InstrucReg|r_register\(15) & ((\INST_instruction_decoder|r_STACK_POINTER\(5) & (!\INST_instruction_decoder|Add1~9\)) # (!\INST_instruction_decoder|r_STACK_POINTER\(5) & (\INST_instruction_decoder|Add1~9\ & 
-- VCC))))
-- \INST_instruction_decoder|Add1~11\ = CARRY((\INST_InstrucReg|r_register\(15) & ((\INST_instruction_decoder|r_STACK_POINTER\(5)) # (!\INST_instruction_decoder|Add1~9\))) # (!\INST_InstrucReg|r_register\(15) & (\INST_instruction_decoder|r_STACK_POINTER\(5) 
-- & !\INST_instruction_decoder|Add1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(15),
	datab => \INST_instruction_decoder|r_STACK_POINTER\(5),
	datad => VCC,
	cin => \INST_instruction_decoder|Add1~9\,
	combout => \INST_instruction_decoder|Add1~10_combout\,
	cout => \INST_instruction_decoder|Add1~11\);

-- Location: LCCOMB_X19_Y22_N6
\INST_instruction_decoder|r_STACK_POINTER[5]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|r_STACK_POINTER[5]~7_combout\ = !\INST_instruction_decoder|Add1~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_instruction_decoder|Add1~10_combout\,
	combout => \INST_instruction_decoder|r_STACK_POINTER[5]~7_combout\);

-- Location: FF_X20_Y22_N17
\INST_instruction_decoder|r_STACK_POINTER[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_instruction_decoder|r_STACK_POINTER[5]~7_combout\,
	sload => VCC,
	ena => \INST_instruction_decoder|r_STACK_POINTER[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|r_STACK_POINTER\(5));

-- Location: LCCOMB_X20_Y22_N12
\INST_instruction_decoder|Add1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add1~12_combout\ = ((\INST_InstrucReg|r_register\(15) $ (\INST_instruction_decoder|r_STACK_POINTER\(6) $ (!\INST_instruction_decoder|Add1~11\)))) # (GND)
-- \INST_instruction_decoder|Add1~13\ = CARRY((\INST_InstrucReg|r_register\(15) & (!\INST_instruction_decoder|r_STACK_POINTER\(6) & !\INST_instruction_decoder|Add1~11\)) # (!\INST_InstrucReg|r_register\(15) & ((!\INST_instruction_decoder|Add1~11\) # 
-- (!\INST_instruction_decoder|r_STACK_POINTER\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(15),
	datab => \INST_instruction_decoder|r_STACK_POINTER\(6),
	datad => VCC,
	cin => \INST_instruction_decoder|Add1~11\,
	combout => \INST_instruction_decoder|Add1~12_combout\,
	cout => \INST_instruction_decoder|Add1~13\);

-- Location: LCCOMB_X19_Y22_N16
\INST_instruction_decoder|r_STACK_POINTER[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|r_STACK_POINTER[6]~6_combout\ = !\INST_instruction_decoder|Add1~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_instruction_decoder|Add1~12_combout\,
	combout => \INST_instruction_decoder|r_STACK_POINTER[6]~6_combout\);

-- Location: FF_X20_Y22_N15
\INST_instruction_decoder|r_STACK_POINTER[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_instruction_decoder|r_STACK_POINTER[6]~6_combout\,
	sload => VCC,
	ena => \INST_instruction_decoder|r_STACK_POINTER[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|r_STACK_POINTER\(6));

-- Location: LCCOMB_X20_Y22_N14
\INST_instruction_decoder|Add1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add1~14_combout\ = (\INST_instruction_decoder|r_STACK_POINTER\(7) & ((\INST_InstrucReg|r_register\(15) & ((\INST_instruction_decoder|Add1~13\) # (GND))) # (!\INST_InstrucReg|r_register\(15) & 
-- (!\INST_instruction_decoder|Add1~13\)))) # (!\INST_instruction_decoder|r_STACK_POINTER\(7) & ((\INST_InstrucReg|r_register\(15) & (!\INST_instruction_decoder|Add1~13\)) # (!\INST_InstrucReg|r_register\(15) & (\INST_instruction_decoder|Add1~13\ & VCC))))
-- \INST_instruction_decoder|Add1~15\ = CARRY((\INST_instruction_decoder|r_STACK_POINTER\(7) & ((\INST_InstrucReg|r_register\(15)) # (!\INST_instruction_decoder|Add1~13\))) # (!\INST_instruction_decoder|r_STACK_POINTER\(7) & (\INST_InstrucReg|r_register\(15) 
-- & !\INST_instruction_decoder|Add1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|r_STACK_POINTER\(7),
	datab => \INST_InstrucReg|r_register\(15),
	datad => VCC,
	cin => \INST_instruction_decoder|Add1~13\,
	combout => \INST_instruction_decoder|Add1~14_combout\,
	cout => \INST_instruction_decoder|Add1~15\);

-- Location: LCCOMB_X19_Y22_N14
\INST_instruction_decoder|r_STACK_POINTER[7]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|r_STACK_POINTER[7]~5_combout\ = !\INST_instruction_decoder|Add1~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_instruction_decoder|Add1~14_combout\,
	combout => \INST_instruction_decoder|r_STACK_POINTER[7]~5_combout\);

-- Location: FF_X20_Y22_N7
\INST_instruction_decoder|r_STACK_POINTER[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_instruction_decoder|r_STACK_POINTER[7]~5_combout\,
	sload => VCC,
	ena => \INST_instruction_decoder|r_STACK_POINTER[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|r_STACK_POINTER\(7));

-- Location: LCCOMB_X20_Y22_N16
\INST_instruction_decoder|Add1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add1~16_combout\ = ((\INST_InstrucReg|r_register\(15) $ (\INST_instruction_decoder|r_STACK_POINTER\(8) $ (!\INST_instruction_decoder|Add1~15\)))) # (GND)
-- \INST_instruction_decoder|Add1~17\ = CARRY((\INST_InstrucReg|r_register\(15) & (!\INST_instruction_decoder|r_STACK_POINTER\(8) & !\INST_instruction_decoder|Add1~15\)) # (!\INST_InstrucReg|r_register\(15) & ((!\INST_instruction_decoder|Add1~15\) # 
-- (!\INST_instruction_decoder|r_STACK_POINTER\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(15),
	datab => \INST_instruction_decoder|r_STACK_POINTER\(8),
	datad => VCC,
	cin => \INST_instruction_decoder|Add1~15\,
	combout => \INST_instruction_decoder|Add1~16_combout\,
	cout => \INST_instruction_decoder|Add1~17\);

-- Location: LCCOMB_X19_Y22_N0
\INST_instruction_decoder|r_STACK_POINTER[8]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|r_STACK_POINTER[8]~4_combout\ = !\INST_instruction_decoder|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_instruction_decoder|Add1~16_combout\,
	combout => \INST_instruction_decoder|r_STACK_POINTER[8]~4_combout\);

-- Location: FF_X20_Y22_N1
\INST_instruction_decoder|r_STACK_POINTER[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_instruction_decoder|r_STACK_POINTER[8]~4_combout\,
	sload => VCC,
	ena => \INST_instruction_decoder|r_STACK_POINTER[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|r_STACK_POINTER\(8));

-- Location: LCCOMB_X20_Y22_N18
\INST_instruction_decoder|Add1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add1~18_combout\ = (\INST_instruction_decoder|r_STACK_POINTER\(9) & ((\INST_InstrucReg|r_register\(15) & ((\INST_instruction_decoder|Add1~17\) # (GND))) # (!\INST_InstrucReg|r_register\(15) & 
-- (!\INST_instruction_decoder|Add1~17\)))) # (!\INST_instruction_decoder|r_STACK_POINTER\(9) & ((\INST_InstrucReg|r_register\(15) & (!\INST_instruction_decoder|Add1~17\)) # (!\INST_InstrucReg|r_register\(15) & (\INST_instruction_decoder|Add1~17\ & VCC))))
-- \INST_instruction_decoder|Add1~19\ = CARRY((\INST_instruction_decoder|r_STACK_POINTER\(9) & ((\INST_InstrucReg|r_register\(15)) # (!\INST_instruction_decoder|Add1~17\))) # (!\INST_instruction_decoder|r_STACK_POINTER\(9) & (\INST_InstrucReg|r_register\(15) 
-- & !\INST_instruction_decoder|Add1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|r_STACK_POINTER\(9),
	datab => \INST_InstrucReg|r_register\(15),
	datad => VCC,
	cin => \INST_instruction_decoder|Add1~17\,
	combout => \INST_instruction_decoder|Add1~18_combout\,
	cout => \INST_instruction_decoder|Add1~19\);

-- Location: LCCOMB_X19_Y22_N18
\INST_instruction_decoder|r_STACK_POINTER[9]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|r_STACK_POINTER[9]~3_combout\ = !\INST_instruction_decoder|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_instruction_decoder|Add1~18_combout\,
	combout => \INST_instruction_decoder|r_STACK_POINTER[9]~3_combout\);

-- Location: FF_X20_Y22_N13
\INST_instruction_decoder|r_STACK_POINTER[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_instruction_decoder|r_STACK_POINTER[9]~3_combout\,
	sload => VCC,
	ena => \INST_instruction_decoder|r_STACK_POINTER[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|r_STACK_POINTER\(9));

-- Location: LCCOMB_X20_Y22_N20
\INST_instruction_decoder|Add1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add1~20_combout\ = ((\INST_instruction_decoder|r_STACK_POINTER\(10) $ (\INST_InstrucReg|r_register\(15) $ (\INST_instruction_decoder|Add1~19\)))) # (GND)
-- \INST_instruction_decoder|Add1~21\ = CARRY((\INST_instruction_decoder|r_STACK_POINTER\(10) & ((!\INST_instruction_decoder|Add1~19\) # (!\INST_InstrucReg|r_register\(15)))) # (!\INST_instruction_decoder|r_STACK_POINTER\(10) & 
-- (!\INST_InstrucReg|r_register\(15) & !\INST_instruction_decoder|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|r_STACK_POINTER\(10),
	datab => \INST_InstrucReg|r_register\(15),
	datad => VCC,
	cin => \INST_instruction_decoder|Add1~19\,
	combout => \INST_instruction_decoder|Add1~20_combout\,
	cout => \INST_instruction_decoder|Add1~21\);

-- Location: FF_X20_Y22_N21
\INST_instruction_decoder|r_STACK_POINTER[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|Add1~20_combout\,
	ena => \INST_instruction_decoder|r_STACK_POINTER[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|r_STACK_POINTER\(10));

-- Location: LCCOMB_X20_Y22_N22
\INST_instruction_decoder|Add1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add1~22_combout\ = (\INST_instruction_decoder|r_STACK_POINTER\(11) & ((\INST_InstrucReg|r_register\(15) & (!\INST_instruction_decoder|Add1~21\)) # (!\INST_InstrucReg|r_register\(15) & (\INST_instruction_decoder|Add1~21\ & VCC)))) 
-- # (!\INST_instruction_decoder|r_STACK_POINTER\(11) & ((\INST_InstrucReg|r_register\(15) & ((\INST_instruction_decoder|Add1~21\) # (GND))) # (!\INST_InstrucReg|r_register\(15) & (!\INST_instruction_decoder|Add1~21\))))
-- \INST_instruction_decoder|Add1~23\ = CARRY((\INST_instruction_decoder|r_STACK_POINTER\(11) & (\INST_InstrucReg|r_register\(15) & !\INST_instruction_decoder|Add1~21\)) # (!\INST_instruction_decoder|r_STACK_POINTER\(11) & ((\INST_InstrucReg|r_register\(15)) 
-- # (!\INST_instruction_decoder|Add1~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|r_STACK_POINTER\(11),
	datab => \INST_InstrucReg|r_register\(15),
	datad => VCC,
	cin => \INST_instruction_decoder|Add1~21\,
	combout => \INST_instruction_decoder|Add1~22_combout\,
	cout => \INST_instruction_decoder|Add1~23\);

-- Location: FF_X20_Y22_N23
\INST_instruction_decoder|r_STACK_POINTER[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|Add1~22_combout\,
	ena => \INST_instruction_decoder|r_STACK_POINTER[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|r_STACK_POINTER\(11));

-- Location: LCCOMB_X20_Y22_N24
\INST_instruction_decoder|Add1~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add1~24_combout\ = ((\INST_instruction_decoder|r_STACK_POINTER\(12) $ (\INST_InstrucReg|r_register\(15) $ (\INST_instruction_decoder|Add1~23\)))) # (GND)
-- \INST_instruction_decoder|Add1~25\ = CARRY((\INST_instruction_decoder|r_STACK_POINTER\(12) & ((!\INST_instruction_decoder|Add1~23\) # (!\INST_InstrucReg|r_register\(15)))) # (!\INST_instruction_decoder|r_STACK_POINTER\(12) & 
-- (!\INST_InstrucReg|r_register\(15) & !\INST_instruction_decoder|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|r_STACK_POINTER\(12),
	datab => \INST_InstrucReg|r_register\(15),
	datad => VCC,
	cin => \INST_instruction_decoder|Add1~23\,
	combout => \INST_instruction_decoder|Add1~24_combout\,
	cout => \INST_instruction_decoder|Add1~25\);

-- Location: FF_X20_Y22_N25
\INST_instruction_decoder|r_STACK_POINTER[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|Add1~24_combout\,
	ena => \INST_instruction_decoder|r_STACK_POINTER[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|r_STACK_POINTER\(12));

-- Location: LCCOMB_X20_Y22_N26
\INST_instruction_decoder|Add1~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add1~26_combout\ = (\INST_instruction_decoder|r_STACK_POINTER\(13) & ((\INST_InstrucReg|r_register\(15) & (!\INST_instruction_decoder|Add1~25\)) # (!\INST_InstrucReg|r_register\(15) & (\INST_instruction_decoder|Add1~25\ & VCC)))) 
-- # (!\INST_instruction_decoder|r_STACK_POINTER\(13) & ((\INST_InstrucReg|r_register\(15) & ((\INST_instruction_decoder|Add1~25\) # (GND))) # (!\INST_InstrucReg|r_register\(15) & (!\INST_instruction_decoder|Add1~25\))))
-- \INST_instruction_decoder|Add1~27\ = CARRY((\INST_instruction_decoder|r_STACK_POINTER\(13) & (\INST_InstrucReg|r_register\(15) & !\INST_instruction_decoder|Add1~25\)) # (!\INST_instruction_decoder|r_STACK_POINTER\(13) & ((\INST_InstrucReg|r_register\(15)) 
-- # (!\INST_instruction_decoder|Add1~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|r_STACK_POINTER\(13),
	datab => \INST_InstrucReg|r_register\(15),
	datad => VCC,
	cin => \INST_instruction_decoder|Add1~25\,
	combout => \INST_instruction_decoder|Add1~26_combout\,
	cout => \INST_instruction_decoder|Add1~27\);

-- Location: FF_X20_Y22_N27
\INST_instruction_decoder|r_STACK_POINTER[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|Add1~26_combout\,
	ena => \INST_instruction_decoder|r_STACK_POINTER[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|r_STACK_POINTER\(13));

-- Location: LCCOMB_X20_Y22_N28
\INST_instruction_decoder|Add1~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add1~28_combout\ = ((\INST_instruction_decoder|r_STACK_POINTER\(14) $ (\INST_InstrucReg|r_register\(15) $ (\INST_instruction_decoder|Add1~27\)))) # (GND)
-- \INST_instruction_decoder|Add1~29\ = CARRY((\INST_instruction_decoder|r_STACK_POINTER\(14) & ((!\INST_instruction_decoder|Add1~27\) # (!\INST_InstrucReg|r_register\(15)))) # (!\INST_instruction_decoder|r_STACK_POINTER\(14) & 
-- (!\INST_InstrucReg|r_register\(15) & !\INST_instruction_decoder|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|r_STACK_POINTER\(14),
	datab => \INST_InstrucReg|r_register\(15),
	datad => VCC,
	cin => \INST_instruction_decoder|Add1~27\,
	combout => \INST_instruction_decoder|Add1~28_combout\,
	cout => \INST_instruction_decoder|Add1~29\);

-- Location: FF_X20_Y22_N29
\INST_instruction_decoder|r_STACK_POINTER[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|Add1~28_combout\,
	ena => \INST_instruction_decoder|r_STACK_POINTER[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|r_STACK_POINTER\(14));

-- Location: LCCOMB_X21_Y22_N0
\INST_instruction_decoder|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add0~0_combout\ = (\INST_InstrucReg|r_register\(15) & (!\INST_instruction_decoder|r_STACK_POINTER\(0) & VCC)) # (!\INST_InstrucReg|r_register\(15) & (\INST_instruction_decoder|r_STACK_POINTER\(0) $ (GND)))
-- \INST_instruction_decoder|Add0~1\ = CARRY((!\INST_InstrucReg|r_register\(15) & !\INST_instruction_decoder|r_STACK_POINTER\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(15),
	datab => \INST_instruction_decoder|r_STACK_POINTER\(0),
	datad => VCC,
	combout => \INST_instruction_decoder|Add0~0_combout\,
	cout => \INST_instruction_decoder|Add0~1\);

-- Location: LCCOMB_X21_Y22_N2
\INST_instruction_decoder|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add0~2_combout\ = (\INST_InstrucReg|r_register\(15) & ((\INST_instruction_decoder|r_STACK_POINTER\(1) & ((\INST_instruction_decoder|Add0~1\) # (GND))) # (!\INST_instruction_decoder|r_STACK_POINTER\(1) & 
-- (!\INST_instruction_decoder|Add0~1\)))) # (!\INST_InstrucReg|r_register\(15) & ((\INST_instruction_decoder|r_STACK_POINTER\(1) & (!\INST_instruction_decoder|Add0~1\)) # (!\INST_instruction_decoder|r_STACK_POINTER\(1) & (\INST_instruction_decoder|Add0~1\ & 
-- VCC))))
-- \INST_instruction_decoder|Add0~3\ = CARRY((\INST_InstrucReg|r_register\(15) & ((\INST_instruction_decoder|r_STACK_POINTER\(1)) # (!\INST_instruction_decoder|Add0~1\))) # (!\INST_InstrucReg|r_register\(15) & (\INST_instruction_decoder|r_STACK_POINTER\(1) & 
-- !\INST_instruction_decoder|Add0~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(15),
	datab => \INST_instruction_decoder|r_STACK_POINTER\(1),
	datad => VCC,
	cin => \INST_instruction_decoder|Add0~1\,
	combout => \INST_instruction_decoder|Add0~2_combout\,
	cout => \INST_instruction_decoder|Add0~3\);

-- Location: LCCOMB_X21_Y22_N4
\INST_instruction_decoder|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add0~4_combout\ = ((\INST_instruction_decoder|r_STACK_POINTER\(2) $ (\INST_InstrucReg|r_register\(15) $ (!\INST_instruction_decoder|Add0~3\)))) # (GND)
-- \INST_instruction_decoder|Add0~5\ = CARRY((\INST_instruction_decoder|r_STACK_POINTER\(2) & (!\INST_InstrucReg|r_register\(15) & !\INST_instruction_decoder|Add0~3\)) # (!\INST_instruction_decoder|r_STACK_POINTER\(2) & ((!\INST_instruction_decoder|Add0~3\) 
-- # (!\INST_InstrucReg|r_register\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|r_STACK_POINTER\(2),
	datab => \INST_InstrucReg|r_register\(15),
	datad => VCC,
	cin => \INST_instruction_decoder|Add0~3\,
	combout => \INST_instruction_decoder|Add0~4_combout\,
	cout => \INST_instruction_decoder|Add0~5\);

-- Location: LCCOMB_X21_Y22_N6
\INST_instruction_decoder|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add0~6_combout\ = (\INST_instruction_decoder|r_STACK_POINTER\(3) & ((\INST_InstrucReg|r_register\(15) & ((\INST_instruction_decoder|Add0~5\) # (GND))) # (!\INST_InstrucReg|r_register\(15) & (!\INST_instruction_decoder|Add0~5\)))) 
-- # (!\INST_instruction_decoder|r_STACK_POINTER\(3) & ((\INST_InstrucReg|r_register\(15) & (!\INST_instruction_decoder|Add0~5\)) # (!\INST_InstrucReg|r_register\(15) & (\INST_instruction_decoder|Add0~5\ & VCC))))
-- \INST_instruction_decoder|Add0~7\ = CARRY((\INST_instruction_decoder|r_STACK_POINTER\(3) & ((\INST_InstrucReg|r_register\(15)) # (!\INST_instruction_decoder|Add0~5\))) # (!\INST_instruction_decoder|r_STACK_POINTER\(3) & (\INST_InstrucReg|r_register\(15) & 
-- !\INST_instruction_decoder|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|r_STACK_POINTER\(3),
	datab => \INST_InstrucReg|r_register\(15),
	datad => VCC,
	cin => \INST_instruction_decoder|Add0~5\,
	combout => \INST_instruction_decoder|Add0~6_combout\,
	cout => \INST_instruction_decoder|Add0~7\);

-- Location: LCCOMB_X21_Y22_N8
\INST_instruction_decoder|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add0~8_combout\ = ((\INST_InstrucReg|r_register\(15) $ (\INST_instruction_decoder|r_STACK_POINTER\(4) $ (!\INST_instruction_decoder|Add0~7\)))) # (GND)
-- \INST_instruction_decoder|Add0~9\ = CARRY((\INST_InstrucReg|r_register\(15) & (!\INST_instruction_decoder|r_STACK_POINTER\(4) & !\INST_instruction_decoder|Add0~7\)) # (!\INST_InstrucReg|r_register\(15) & ((!\INST_instruction_decoder|Add0~7\) # 
-- (!\INST_instruction_decoder|r_STACK_POINTER\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(15),
	datab => \INST_instruction_decoder|r_STACK_POINTER\(4),
	datad => VCC,
	cin => \INST_instruction_decoder|Add0~7\,
	combout => \INST_instruction_decoder|Add0~8_combout\,
	cout => \INST_instruction_decoder|Add0~9\);

-- Location: LCCOMB_X21_Y22_N10
\INST_instruction_decoder|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add0~10_combout\ = (\INST_instruction_decoder|r_STACK_POINTER\(5) & ((\INST_InstrucReg|r_register\(15) & ((\INST_instruction_decoder|Add0~9\) # (GND))) # (!\INST_InstrucReg|r_register\(15) & 
-- (!\INST_instruction_decoder|Add0~9\)))) # (!\INST_instruction_decoder|r_STACK_POINTER\(5) & ((\INST_InstrucReg|r_register\(15) & (!\INST_instruction_decoder|Add0~9\)) # (!\INST_InstrucReg|r_register\(15) & (\INST_instruction_decoder|Add0~9\ & VCC))))
-- \INST_instruction_decoder|Add0~11\ = CARRY((\INST_instruction_decoder|r_STACK_POINTER\(5) & ((\INST_InstrucReg|r_register\(15)) # (!\INST_instruction_decoder|Add0~9\))) # (!\INST_instruction_decoder|r_STACK_POINTER\(5) & (\INST_InstrucReg|r_register\(15) 
-- & !\INST_instruction_decoder|Add0~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|r_STACK_POINTER\(5),
	datab => \INST_InstrucReg|r_register\(15),
	datad => VCC,
	cin => \INST_instruction_decoder|Add0~9\,
	combout => \INST_instruction_decoder|Add0~10_combout\,
	cout => \INST_instruction_decoder|Add0~11\);

-- Location: LCCOMB_X21_Y22_N12
\INST_instruction_decoder|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add0~12_combout\ = ((\INST_instruction_decoder|r_STACK_POINTER\(6) $ (\INST_InstrucReg|r_register\(15) $ (!\INST_instruction_decoder|Add0~11\)))) # (GND)
-- \INST_instruction_decoder|Add0~13\ = CARRY((\INST_instruction_decoder|r_STACK_POINTER\(6) & (!\INST_InstrucReg|r_register\(15) & !\INST_instruction_decoder|Add0~11\)) # (!\INST_instruction_decoder|r_STACK_POINTER\(6) & 
-- ((!\INST_instruction_decoder|Add0~11\) # (!\INST_InstrucReg|r_register\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|r_STACK_POINTER\(6),
	datab => \INST_InstrucReg|r_register\(15),
	datad => VCC,
	cin => \INST_instruction_decoder|Add0~11\,
	combout => \INST_instruction_decoder|Add0~12_combout\,
	cout => \INST_instruction_decoder|Add0~13\);

-- Location: LCCOMB_X21_Y22_N14
\INST_instruction_decoder|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add0~14_combout\ = (\INST_InstrucReg|r_register\(15) & ((\INST_instruction_decoder|r_STACK_POINTER\(7) & ((\INST_instruction_decoder|Add0~13\) # (GND))) # (!\INST_instruction_decoder|r_STACK_POINTER\(7) & 
-- (!\INST_instruction_decoder|Add0~13\)))) # (!\INST_InstrucReg|r_register\(15) & ((\INST_instruction_decoder|r_STACK_POINTER\(7) & (!\INST_instruction_decoder|Add0~13\)) # (!\INST_instruction_decoder|r_STACK_POINTER\(7) & 
-- (\INST_instruction_decoder|Add0~13\ & VCC))))
-- \INST_instruction_decoder|Add0~15\ = CARRY((\INST_InstrucReg|r_register\(15) & ((\INST_instruction_decoder|r_STACK_POINTER\(7)) # (!\INST_instruction_decoder|Add0~13\))) # (!\INST_InstrucReg|r_register\(15) & (\INST_instruction_decoder|r_STACK_POINTER\(7) 
-- & !\INST_instruction_decoder|Add0~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(15),
	datab => \INST_instruction_decoder|r_STACK_POINTER\(7),
	datad => VCC,
	cin => \INST_instruction_decoder|Add0~13\,
	combout => \INST_instruction_decoder|Add0~14_combout\,
	cout => \INST_instruction_decoder|Add0~15\);

-- Location: LCCOMB_X21_Y22_N16
\INST_instruction_decoder|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add0~16_combout\ = ((\INST_instruction_decoder|r_STACK_POINTER\(8) $ (\INST_InstrucReg|r_register\(15) $ (!\INST_instruction_decoder|Add0~15\)))) # (GND)
-- \INST_instruction_decoder|Add0~17\ = CARRY((\INST_instruction_decoder|r_STACK_POINTER\(8) & (!\INST_InstrucReg|r_register\(15) & !\INST_instruction_decoder|Add0~15\)) # (!\INST_instruction_decoder|r_STACK_POINTER\(8) & 
-- ((!\INST_instruction_decoder|Add0~15\) # (!\INST_InstrucReg|r_register\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|r_STACK_POINTER\(8),
	datab => \INST_InstrucReg|r_register\(15),
	datad => VCC,
	cin => \INST_instruction_decoder|Add0~15\,
	combout => \INST_instruction_decoder|Add0~16_combout\,
	cout => \INST_instruction_decoder|Add0~17\);

-- Location: LCCOMB_X21_Y22_N18
\INST_instruction_decoder|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add0~18_combout\ = (\INST_instruction_decoder|r_STACK_POINTER\(9) & ((\INST_InstrucReg|r_register\(15) & ((\INST_instruction_decoder|Add0~17\) # (GND))) # (!\INST_InstrucReg|r_register\(15) & 
-- (!\INST_instruction_decoder|Add0~17\)))) # (!\INST_instruction_decoder|r_STACK_POINTER\(9) & ((\INST_InstrucReg|r_register\(15) & (!\INST_instruction_decoder|Add0~17\)) # (!\INST_InstrucReg|r_register\(15) & (\INST_instruction_decoder|Add0~17\ & VCC))))
-- \INST_instruction_decoder|Add0~19\ = CARRY((\INST_instruction_decoder|r_STACK_POINTER\(9) & ((\INST_InstrucReg|r_register\(15)) # (!\INST_instruction_decoder|Add0~17\))) # (!\INST_instruction_decoder|r_STACK_POINTER\(9) & (\INST_InstrucReg|r_register\(15) 
-- & !\INST_instruction_decoder|Add0~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|r_STACK_POINTER\(9),
	datab => \INST_InstrucReg|r_register\(15),
	datad => VCC,
	cin => \INST_instruction_decoder|Add0~17\,
	combout => \INST_instruction_decoder|Add0~18_combout\,
	cout => \INST_instruction_decoder|Add0~19\);

-- Location: LCCOMB_X21_Y22_N20
\INST_instruction_decoder|Add0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add0~21_cout\ = CARRY((\INST_InstrucReg|r_register\(15) & (\INST_instruction_decoder|r_STACK_POINTER\(10) & !\INST_instruction_decoder|Add0~19\)) # (!\INST_InstrucReg|r_register\(15) & 
-- ((\INST_instruction_decoder|r_STACK_POINTER\(10)) # (!\INST_instruction_decoder|Add0~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(15),
	datab => \INST_instruction_decoder|r_STACK_POINTER\(10),
	datad => VCC,
	cin => \INST_instruction_decoder|Add0~19\,
	cout => \INST_instruction_decoder|Add0~21_cout\);

-- Location: LCCOMB_X21_Y22_N22
\INST_instruction_decoder|Add0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add0~23_cout\ = CARRY((\INST_InstrucReg|r_register\(15) & ((!\INST_instruction_decoder|Add0~21_cout\) # (!\INST_instruction_decoder|r_STACK_POINTER\(11)))) # (!\INST_InstrucReg|r_register\(15) & 
-- (!\INST_instruction_decoder|r_STACK_POINTER\(11) & !\INST_instruction_decoder|Add0~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(15),
	datab => \INST_instruction_decoder|r_STACK_POINTER\(11),
	datad => VCC,
	cin => \INST_instruction_decoder|Add0~21_cout\,
	cout => \INST_instruction_decoder|Add0~23_cout\);

-- Location: LCCOMB_X21_Y22_N24
\INST_instruction_decoder|Add0~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add0~25_cout\ = CARRY((\INST_InstrucReg|r_register\(15) & (\INST_instruction_decoder|r_STACK_POINTER\(12) & !\INST_instruction_decoder|Add0~23_cout\)) # (!\INST_InstrucReg|r_register\(15) & 
-- ((\INST_instruction_decoder|r_STACK_POINTER\(12)) # (!\INST_instruction_decoder|Add0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(15),
	datab => \INST_instruction_decoder|r_STACK_POINTER\(12),
	datad => VCC,
	cin => \INST_instruction_decoder|Add0~23_cout\,
	cout => \INST_instruction_decoder|Add0~25_cout\);

-- Location: LCCOMB_X21_Y22_N26
\INST_instruction_decoder|Add0~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add0~27_cout\ = CARRY((\INST_instruction_decoder|r_STACK_POINTER\(13) & (\INST_InstrucReg|r_register\(15) & !\INST_instruction_decoder|Add0~25_cout\)) # (!\INST_instruction_decoder|r_STACK_POINTER\(13) & 
-- ((\INST_InstrucReg|r_register\(15)) # (!\INST_instruction_decoder|Add0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|r_STACK_POINTER\(13),
	datab => \INST_InstrucReg|r_register\(15),
	datad => VCC,
	cin => \INST_instruction_decoder|Add0~25_cout\,
	cout => \INST_instruction_decoder|Add0~27_cout\);

-- Location: LCCOMB_X21_Y22_N28
\INST_instruction_decoder|Add0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add0~28_combout\ = ((\INST_InstrucReg|r_register\(15) $ (\INST_instruction_decoder|r_STACK_POINTER\(14) $ (\INST_instruction_decoder|Add0~27_cout\)))) # (GND)
-- \INST_instruction_decoder|Add0~29\ = CARRY((\INST_InstrucReg|r_register\(15) & (\INST_instruction_decoder|r_STACK_POINTER\(14) & !\INST_instruction_decoder|Add0~27_cout\)) # (!\INST_InstrucReg|r_register\(15) & 
-- ((\INST_instruction_decoder|r_STACK_POINTER\(14)) # (!\INST_instruction_decoder|Add0~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(15),
	datab => \INST_instruction_decoder|r_STACK_POINTER\(14),
	datad => VCC,
	cin => \INST_instruction_decoder|Add0~27_cout\,
	combout => \INST_instruction_decoder|Add0~28_combout\,
	cout => \INST_instruction_decoder|Add0~29\);

-- Location: LCCOMB_X21_Y21_N24
\INST_instruction_decoder|Mux43~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux43~0_combout\ = (\INST_InstrucReg|r_register\(16) & ((\INST_InstrucReg|r_register\(17)) # ((\INST_instruction_decoder|Add0~28_combout\) # (!\INST_instruction_decoder|Mux57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(16),
	datab => \INST_InstrucReg|r_register\(17),
	datac => \INST_instruction_decoder|Add0~28_combout\,
	datad => \INST_instruction_decoder|Mux57~0_combout\,
	combout => \INST_instruction_decoder|Mux43~0_combout\);

-- Location: FF_X21_Y21_N25
\INST_instruction_decoder|o_Address_MEM[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|Mux43~0_combout\,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_Address_MEM\(14));

-- Location: IOIBUF_X26_Y0_N1
\i_MC_I2C_data[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_MC_I2C_data(3),
	o => \i_MC_I2C_data[3]~input_o\);

-- Location: IOIBUF_X41_Y18_N1
\i_MC_GPIO_data[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_MC_GPIO_data(3),
	o => \i_MC_GPIO_data[3]~input_o\);

-- Location: LCCOMB_X29_Y18_N10
\INST_MEMORY_CONTROL|o_MC_MUX_data[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_MUX_data[3]~3_combout\ = (\INST_instruction_decoder|o_Address_MEM\(14) & (\i_MC_I2C_data[3]~input_o\)) # (!\INST_instruction_decoder|o_Address_MEM\(14) & ((\i_MC_GPIO_data[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_Address_MEM\(14),
	datab => \i_MC_I2C_data[3]~input_o\,
	datad => \i_MC_GPIO_data[3]~input_o\,
	combout => \INST_MEMORY_CONTROL|o_MC_MUX_data[3]~3_combout\);

-- Location: LCCOMB_X28_Y19_N12
\INST_DATA_RAM|MEMORY_rtl_0_bypass[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY_rtl_0_bypass[28]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \INST_DATA_RAM|MEMORY_rtl_0_bypass[28]~feeder_combout\);

-- Location: FF_X28_Y19_N13
\INST_DATA_RAM|MEMORY_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY_rtl_0_bypass[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(28));

-- Location: LCCOMB_X20_Y22_N30
\INST_instruction_decoder|Add1~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add1~30_combout\ = \INST_instruction_decoder|r_STACK_POINTER\(15) $ (\INST_instruction_decoder|Add1~29\ $ (!\INST_InstrucReg|r_register\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|r_STACK_POINTER\(15),
	datad => \INST_InstrucReg|r_register\(15),
	cin => \INST_instruction_decoder|Add1~29\,
	combout => \INST_instruction_decoder|Add1~30_combout\);

-- Location: FF_X20_Y22_N31
\INST_instruction_decoder|r_STACK_POINTER[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|Add1~30_combout\,
	ena => \INST_instruction_decoder|r_STACK_POINTER[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|r_STACK_POINTER\(15));

-- Location: LCCOMB_X21_Y22_N30
\INST_instruction_decoder|Add0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Add0~30_combout\ = \INST_InstrucReg|r_register\(15) $ (\INST_instruction_decoder|Add0~29\ $ (!\INST_instruction_decoder|r_STACK_POINTER\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(15),
	datad => \INST_instruction_decoder|r_STACK_POINTER\(15),
	cin => \INST_instruction_decoder|Add0~29\,
	combout => \INST_instruction_decoder|Add0~30_combout\);

-- Location: LCCOMB_X21_Y21_N30
\INST_instruction_decoder|Mux42~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux42~0_combout\ = (\INST_InstrucReg|r_register\(17)) # ((\INST_InstrucReg|r_register\(16) & (\INST_instruction_decoder|Add0~30_combout\ & \INST_instruction_decoder|Mux57~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(16),
	datab => \INST_InstrucReg|r_register\(17),
	datac => \INST_instruction_decoder|Add0~30_combout\,
	datad => \INST_instruction_decoder|Mux57~0_combout\,
	combout => \INST_instruction_decoder|Mux42~0_combout\);

-- Location: FF_X21_Y21_N31
\INST_instruction_decoder|o_Address_MEM[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|Mux42~0_combout\,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_Address_MEM\(15));

-- Location: LCCOMB_X27_Y20_N0
\INST_MEMORY_CONTROL|Mux74~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|Mux74~0_combout\ = ((\INST_MEMORY_CONTROL|r_MEM_state\(1)) # ((\INST_instruction_decoder|o_Address_MEM\(14)) # (\INST_instruction_decoder|o_Address_MEM\(15)))) # (!\INST_MEMORY_CONTROL|r_MEM_state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEMORY_CONTROL|r_MEM_state\(0),
	datab => \INST_MEMORY_CONTROL|r_MEM_state\(1),
	datac => \INST_instruction_decoder|o_Address_MEM\(14),
	datad => \INST_instruction_decoder|o_Address_MEM\(15),
	combout => \INST_MEMORY_CONTROL|Mux74~0_combout\);

-- Location: LCCOMB_X22_Y22_N20
\INST_instruction_decoder|Mux49~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux49~0_combout\ = (\INST_instruction_decoder|Mux1~0_combout\ & ((\INST_instruction_decoder|Mux57~0_combout\ & ((\INST_instruction_decoder|Add0~16_combout\))) # (!\INST_instruction_decoder|Mux57~0_combout\ & 
-- (\INST_InstrucReg|r_register\(10))))) # (!\INST_instruction_decoder|Mux1~0_combout\ & (\INST_InstrucReg|r_register\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|Mux1~0_combout\,
	datab => \INST_InstrucReg|r_register\(10),
	datac => \INST_instruction_decoder|Add0~16_combout\,
	datad => \INST_instruction_decoder|Mux57~0_combout\,
	combout => \INST_instruction_decoder|Mux49~0_combout\);

-- Location: FF_X22_Y22_N21
\INST_instruction_decoder|o_Address_MEM[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|Mux49~0_combout\,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_Address_MEM\(8));

-- Location: LCCOMB_X26_Y18_N12
\INST_MEMORY_CONTROL|Mux69~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|Mux69~0_combout\ = (\INST_MEMORY_CONTROL|Mux74~0_combout\ & (\INST_MEMORY_CONTROL|o_MC_RAM_address\(8))) # (!\INST_MEMORY_CONTROL|Mux74~0_combout\ & ((\INST_instruction_decoder|o_Address_MEM\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEMORY_CONTROL|Mux74~0_combout\,
	datab => \INST_MEMORY_CONTROL|o_MC_RAM_address\(8),
	datad => \INST_instruction_decoder|o_Address_MEM\(8),
	combout => \INST_MEMORY_CONTROL|Mux69~0_combout\);

-- Location: LCCOMB_X26_Y18_N14
\INST_MEMORY_CONTROL|o_MC_RAM_address[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_RAM_address[8]~feeder_combout\ = \INST_MEMORY_CONTROL|Mux69~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_MEMORY_CONTROL|Mux69~0_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_RAM_address[8]~feeder_combout\);

-- Location: FF_X26_Y18_N15
\INST_MEMORY_CONTROL|o_MC_RAM_address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_RAM_address[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_RAM_address\(8));

-- Location: FF_X26_Y18_N13
\INST_DATA_RAM|MEMORY_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_MEMORY_CONTROL|o_MC_RAM_address\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(17));

-- Location: LCCOMB_X22_Y22_N14
\INST_instruction_decoder|Mux48~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux48~0_combout\ = (\INST_instruction_decoder|Mux57~0_combout\ & ((\INST_instruction_decoder|Mux1~0_combout\ & ((\INST_instruction_decoder|Add0~18_combout\))) # (!\INST_instruction_decoder|Mux1~0_combout\ & 
-- (\INST_InstrucReg|r_register\(11))))) # (!\INST_instruction_decoder|Mux57~0_combout\ & (\INST_InstrucReg|r_register\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(11),
	datab => \INST_instruction_decoder|Mux57~0_combout\,
	datac => \INST_instruction_decoder|Mux1~0_combout\,
	datad => \INST_instruction_decoder|Add0~18_combout\,
	combout => \INST_instruction_decoder|Mux48~0_combout\);

-- Location: FF_X22_Y22_N15
\INST_instruction_decoder|o_Address_MEM[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|Mux48~0_combout\,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_Address_MEM\(9));

-- Location: LCCOMB_X26_Y18_N26
\INST_MEMORY_CONTROL|Mux68~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|Mux68~0_combout\ = (\INST_MEMORY_CONTROL|Mux74~0_combout\ & (\INST_MEMORY_CONTROL|o_MC_RAM_address\(9))) # (!\INST_MEMORY_CONTROL|Mux74~0_combout\ & ((\INST_instruction_decoder|o_Address_MEM\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEMORY_CONTROL|Mux74~0_combout\,
	datac => \INST_MEMORY_CONTROL|o_MC_RAM_address\(9),
	datad => \INST_instruction_decoder|o_Address_MEM\(9),
	combout => \INST_MEMORY_CONTROL|Mux68~0_combout\);

-- Location: FF_X26_Y18_N27
\INST_MEMORY_CONTROL|o_MC_RAM_address[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|Mux68~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_RAM_address\(9));

-- Location: FF_X26_Y18_N17
\INST_DATA_RAM|MEMORY_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_MEMORY_CONTROL|o_MC_RAM_address\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(19));

-- Location: FF_X26_Y18_N11
\INST_DATA_RAM|MEMORY_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_MEMORY_CONTROL|Mux69~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(18));

-- Location: LCCOMB_X26_Y18_N2
\INST_DATA_RAM|MEMORY_rtl_0_bypass[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY_rtl_0_bypass[20]~feeder_combout\ = \INST_MEMORY_CONTROL|Mux68~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_MEMORY_CONTROL|Mux68~0_combout\,
	combout => \INST_DATA_RAM|MEMORY_rtl_0_bypass[20]~feeder_combout\);

-- Location: FF_X26_Y18_N3
\INST_DATA_RAM|MEMORY_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY_rtl_0_bypass[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(20));

-- Location: LCCOMB_X26_Y18_N10
\INST_DATA_RAM|MEMORY~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY~24_combout\ = (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(17) & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(18) & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(19) $ (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(20))))) # (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(17) 
-- & (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(18) & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(19) $ (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(17),
	datab => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(19),
	datac => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(18),
	datad => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(20),
	combout => \INST_DATA_RAM|MEMORY~24_combout\);

-- Location: LCCOMB_X28_Y20_N18
\INST_MEMORY_CONTROL|Mux66~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|Mux66~1_combout\ = (\INST_instruction_decoder|o_MEM_write_enable~q\ & (\INST_control_unit|r_state\(4) & !\INST_instruction_decoder|o_Address_MEM\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_MEM_write_enable~q\,
	datac => \INST_control_unit|r_state\(4),
	datad => \INST_instruction_decoder|o_Address_MEM\(14),
	combout => \INST_MEMORY_CONTROL|Mux66~1_combout\);

-- Location: LCCOMB_X29_Y20_N24
\INST_MEMORY_CONTROL|Mux64~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|Mux64~0_combout\ = (\INST_MEMORY_CONTROL|o_MC_RAM_write_enable~q\ & ((\INST_instruction_decoder|o_Address_MEM\(15)) # (\INST_instruction_decoder|o_Address_MEM\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEMORY_CONTROL|o_MC_RAM_write_enable~q\,
	datab => \INST_instruction_decoder|o_Address_MEM\(15),
	datad => \INST_instruction_decoder|o_Address_MEM\(14),
	combout => \INST_MEMORY_CONTROL|Mux64~0_combout\);

-- Location: LCCOMB_X28_Y20_N16
\INST_MEMORY_CONTROL|Mux64~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|Mux64~1_combout\ = (\INST_MEMORY_CONTROL|r_MEM_state\(0) & ((\INST_MEMORY_CONTROL|Mux64~0_combout\) # ((\INST_MEMORY_CONTROL|Mux66~1_combout\ & !\INST_instruction_decoder|o_Address_MEM\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEMORY_CONTROL|r_MEM_state\(0),
	datab => \INST_MEMORY_CONTROL|Mux66~1_combout\,
	datac => \INST_instruction_decoder|o_Address_MEM\(15),
	datad => \INST_MEMORY_CONTROL|Mux64~0_combout\,
	combout => \INST_MEMORY_CONTROL|Mux64~1_combout\);

-- Location: FF_X28_Y20_N17
\INST_MEMORY_CONTROL|o_MC_RAM_write_enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|Mux64~1_combout\,
	ena => \INST_MEMORY_CONTROL|ALT_INV_r_MEM_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_RAM_write_enable~q\);

-- Location: FF_X28_Y18_N1
\INST_DATA_RAM|MEMORY_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_MEMORY_CONTROL|o_MC_RAM_write_enable~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(0));

-- Location: LCCOMB_X22_Y22_N2
\INST_instruction_decoder|Mux50~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux50~0_combout\ = (\INST_instruction_decoder|Mux57~0_combout\ & ((\INST_instruction_decoder|Mux1~0_combout\ & (\INST_instruction_decoder|Add0~14_combout\)) # (!\INST_instruction_decoder|Mux1~0_combout\ & 
-- ((\INST_InstrucReg|r_register\(9)))))) # (!\INST_instruction_decoder|Mux57~0_combout\ & (((\INST_InstrucReg|r_register\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|Add0~14_combout\,
	datab => \INST_instruction_decoder|Mux57~0_combout\,
	datac => \INST_instruction_decoder|Mux1~0_combout\,
	datad => \INST_InstrucReg|r_register\(9),
	combout => \INST_instruction_decoder|Mux50~0_combout\);

-- Location: FF_X22_Y22_N3
\INST_instruction_decoder|o_Address_MEM[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|Mux50~0_combout\,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_Address_MEM\(7));

-- Location: LCCOMB_X26_Y18_N4
\INST_MEMORY_CONTROL|Mux70~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|Mux70~0_combout\ = (\INST_MEMORY_CONTROL|Mux74~0_combout\ & (\INST_MEMORY_CONTROL|o_MC_RAM_address\(7))) # (!\INST_MEMORY_CONTROL|Mux74~0_combout\ & ((\INST_instruction_decoder|o_Address_MEM\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEMORY_CONTROL|Mux74~0_combout\,
	datab => \INST_MEMORY_CONTROL|o_MC_RAM_address\(7),
	datad => \INST_instruction_decoder|o_Address_MEM\(7),
	combout => \INST_MEMORY_CONTROL|Mux70~0_combout\);

-- Location: LCCOMB_X27_Y18_N2
\INST_MEMORY_CONTROL|o_MC_RAM_address[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_RAM_address[7]~feeder_combout\ = \INST_MEMORY_CONTROL|Mux70~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_MEMORY_CONTROL|Mux70~0_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_RAM_address[7]~feeder_combout\);

-- Location: FF_X27_Y18_N3
\INST_MEMORY_CONTROL|o_MC_RAM_address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_RAM_address[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_RAM_address\(7));

-- Location: LCCOMB_X27_Y18_N22
\INST_DATA_RAM|MEMORY_rtl_0_bypass[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY_rtl_0_bypass[15]~feeder_combout\ = \INST_MEMORY_CONTROL|o_MC_RAM_address\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_MEMORY_CONTROL|o_MC_RAM_address\(7),
	combout => \INST_DATA_RAM|MEMORY_rtl_0_bypass[15]~feeder_combout\);

-- Location: FF_X27_Y18_N23
\INST_DATA_RAM|MEMORY_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY_rtl_0_bypass[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(15));

-- Location: LCCOMB_X22_Y22_N4
\INST_instruction_decoder|Mux51~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux51~0_combout\ = (\INST_instruction_decoder|Mux57~0_combout\ & ((\INST_instruction_decoder|Mux1~0_combout\ & ((\INST_instruction_decoder|Add0~12_combout\))) # (!\INST_instruction_decoder|Mux1~0_combout\ & 
-- (\INST_InstrucReg|r_register\(8))))) # (!\INST_instruction_decoder|Mux57~0_combout\ & (\INST_InstrucReg|r_register\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(8),
	datab => \INST_instruction_decoder|Mux57~0_combout\,
	datac => \INST_instruction_decoder|Mux1~0_combout\,
	datad => \INST_instruction_decoder|Add0~12_combout\,
	combout => \INST_instruction_decoder|Mux51~0_combout\);

-- Location: FF_X22_Y22_N5
\INST_instruction_decoder|o_Address_MEM[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|Mux51~0_combout\,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_Address_MEM\(6));

-- Location: LCCOMB_X26_Y18_N18
\INST_MEMORY_CONTROL|Mux71~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|Mux71~0_combout\ = (\INST_MEMORY_CONTROL|Mux74~0_combout\ & ((\INST_MEMORY_CONTROL|o_MC_RAM_address\(6)))) # (!\INST_MEMORY_CONTROL|Mux74~0_combout\ & (\INST_instruction_decoder|o_Address_MEM\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEMORY_CONTROL|Mux74~0_combout\,
	datab => \INST_instruction_decoder|o_Address_MEM\(6),
	datac => \INST_MEMORY_CONTROL|o_MC_RAM_address\(6),
	combout => \INST_MEMORY_CONTROL|Mux71~0_combout\);

-- Location: FF_X26_Y18_N19
\INST_MEMORY_CONTROL|o_MC_RAM_address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|Mux71~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_RAM_address\(6));

-- Location: LCCOMB_X27_Y18_N20
\INST_DATA_RAM|MEMORY_rtl_0_bypass[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY_rtl_0_bypass[13]~feeder_combout\ = \INST_MEMORY_CONTROL|o_MC_RAM_address\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_MEMORY_CONTROL|o_MC_RAM_address\(6),
	combout => \INST_DATA_RAM|MEMORY_rtl_0_bypass[13]~feeder_combout\);

-- Location: FF_X27_Y18_N21
\INST_DATA_RAM|MEMORY_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY_rtl_0_bypass[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(13));

-- Location: FF_X27_Y18_N7
\INST_DATA_RAM|MEMORY_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_MEMORY_CONTROL|Mux71~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(14));

-- Location: LCCOMB_X27_Y18_N12
\INST_DATA_RAM|MEMORY_rtl_0_bypass[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY_rtl_0_bypass[16]~feeder_combout\ = \INST_MEMORY_CONTROL|Mux70~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_MEMORY_CONTROL|Mux70~0_combout\,
	combout => \INST_DATA_RAM|MEMORY_rtl_0_bypass[16]~feeder_combout\);

-- Location: FF_X27_Y18_N13
\INST_DATA_RAM|MEMORY_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY_rtl_0_bypass[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(16));

-- Location: LCCOMB_X27_Y18_N6
\INST_DATA_RAM|MEMORY~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY~22_combout\ = (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(15) & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(16) & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(13) $ (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(14))))) # (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(15) 
-- & (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(16) & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(13) $ (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(15),
	datab => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(13),
	datac => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(14),
	datad => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(16),
	combout => \INST_DATA_RAM|MEMORY~22_combout\);

-- Location: LCCOMB_X22_Y22_N12
\INST_instruction_decoder|Mux57~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux57~1_combout\ = (\INST_instruction_decoder|Mux1~0_combout\ & ((\INST_instruction_decoder|Mux57~0_combout\ & ((\INST_instruction_decoder|Add0~0_combout\))) # (!\INST_instruction_decoder|Mux57~0_combout\ & 
-- (\INST_InstrucReg|r_register\(2))))) # (!\INST_instruction_decoder|Mux1~0_combout\ & (\INST_InstrucReg|r_register\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|Mux1~0_combout\,
	datab => \INST_InstrucReg|r_register\(2),
	datac => \INST_instruction_decoder|Add0~0_combout\,
	datad => \INST_instruction_decoder|Mux57~0_combout\,
	combout => \INST_instruction_decoder|Mux57~1_combout\);

-- Location: FF_X22_Y22_N13
\INST_instruction_decoder|o_Address_MEM[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|Mux57~1_combout\,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_Address_MEM\(0));

-- Location: LCCOMB_X27_Y18_N24
\INST_MEMORY_CONTROL|o_MC_RAM_address[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_RAM_address[0]~feeder_combout\ = \INST_MEMORY_CONTROL|Mux77~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_MEMORY_CONTROL|Mux77~0_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_RAM_address[0]~feeder_combout\);

-- Location: FF_X27_Y18_N25
\INST_MEMORY_CONTROL|o_MC_RAM_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_RAM_address[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_RAM_address\(0));

-- Location: LCCOMB_X26_Y18_N30
\INST_MEMORY_CONTROL|Mux77~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|Mux77~0_combout\ = (\INST_MEMORY_CONTROL|Mux74~0_combout\ & ((\INST_MEMORY_CONTROL|o_MC_RAM_address\(0)))) # (!\INST_MEMORY_CONTROL|Mux74~0_combout\ & (\INST_instruction_decoder|o_Address_MEM\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEMORY_CONTROL|Mux74~0_combout\,
	datab => \INST_instruction_decoder|o_Address_MEM\(0),
	datad => \INST_MEMORY_CONTROL|o_MC_RAM_address\(0),
	combout => \INST_MEMORY_CONTROL|Mux77~0_combout\);

-- Location: LCCOMB_X27_Y18_N30
\INST_DATA_RAM|MEMORY_rtl_0_bypass[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY_rtl_0_bypass[2]~feeder_combout\ = \INST_MEMORY_CONTROL|Mux77~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_MEMORY_CONTROL|Mux77~0_combout\,
	combout => \INST_DATA_RAM|MEMORY_rtl_0_bypass[2]~feeder_combout\);

-- Location: FF_X27_Y18_N31
\INST_DATA_RAM|MEMORY_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY_rtl_0_bypass[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(2));

-- Location: LCCOMB_X14_Y21_N22
\INST_InstrucReg|r_register[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_InstrucReg|r_register[3]~feeder_combout\ = \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(3),
	combout => \INST_InstrucReg|r_register[3]~feeder_combout\);

-- Location: FF_X14_Y21_N23
\INST_InstrucReg|r_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_InstrucReg|r_register[3]~feeder_combout\,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(3));

-- Location: LCCOMB_X22_Y22_N22
\INST_instruction_decoder|Mux56~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux56~0_combout\ = (\INST_instruction_decoder|Mux57~0_combout\ & ((\INST_instruction_decoder|Mux1~0_combout\ & (\INST_instruction_decoder|Add0~2_combout\)) # (!\INST_instruction_decoder|Mux1~0_combout\ & 
-- ((\INST_InstrucReg|r_register\(3)))))) # (!\INST_instruction_decoder|Mux57~0_combout\ & (((\INST_InstrucReg|r_register\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|Add0~2_combout\,
	datab => \INST_instruction_decoder|Mux57~0_combout\,
	datac => \INST_instruction_decoder|Mux1~0_combout\,
	datad => \INST_InstrucReg|r_register\(3),
	combout => \INST_instruction_decoder|Mux56~0_combout\);

-- Location: FF_X22_Y22_N23
\INST_instruction_decoder|o_Address_MEM[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|Mux56~0_combout\,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_Address_MEM\(1));

-- Location: LCCOMB_X26_Y22_N4
\INST_MEMORY_CONTROL|Mux76~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|Mux76~0_combout\ = (\INST_MEMORY_CONTROL|Mux74~0_combout\ & (\INST_MEMORY_CONTROL|o_MC_RAM_address\(1))) # (!\INST_MEMORY_CONTROL|Mux74~0_combout\ & ((\INST_instruction_decoder|o_Address_MEM\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_MEMORY_CONTROL|o_MC_RAM_address\(1),
	datac => \INST_instruction_decoder|o_Address_MEM\(1),
	datad => \INST_MEMORY_CONTROL|Mux74~0_combout\,
	combout => \INST_MEMORY_CONTROL|Mux76~0_combout\);

-- Location: LCCOMB_X27_Y18_N10
\INST_MEMORY_CONTROL|o_MC_RAM_address[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_RAM_address[1]~feeder_combout\ = \INST_MEMORY_CONTROL|Mux76~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_MEMORY_CONTROL|Mux76~0_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_RAM_address[1]~feeder_combout\);

-- Location: FF_X27_Y18_N11
\INST_MEMORY_CONTROL|o_MC_RAM_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_RAM_address[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_RAM_address\(1));

-- Location: FF_X27_Y18_N19
\INST_DATA_RAM|MEMORY_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_MEMORY_CONTROL|o_MC_RAM_address\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(3));

-- Location: FF_X27_Y18_N5
\INST_DATA_RAM|MEMORY_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_MEMORY_CONTROL|Mux76~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(4));

-- Location: LCCOMB_X27_Y18_N0
\INST_DATA_RAM|MEMORY_rtl_0_bypass[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY_rtl_0_bypass[1]~feeder_combout\ = \INST_MEMORY_CONTROL|o_MC_RAM_address\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_MEMORY_CONTROL|o_MC_RAM_address\(0),
	combout => \INST_DATA_RAM|MEMORY_rtl_0_bypass[1]~feeder_combout\);

-- Location: FF_X27_Y18_N1
\INST_DATA_RAM|MEMORY_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY_rtl_0_bypass[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(1));

-- Location: LCCOMB_X27_Y18_N4
\INST_DATA_RAM|MEMORY~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY~19_combout\ = (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(2) & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(1) & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(3) $ (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(4))))) # (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(2) & 
-- (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(1) & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(3) $ (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(2),
	datab => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(3),
	datac => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(4),
	datad => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(1),
	combout => \INST_DATA_RAM|MEMORY~19_combout\);

-- Location: LCCOMB_X22_Y22_N0
\INST_instruction_decoder|Mux55~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux55~0_combout\ = (\INST_instruction_decoder|Mux1~0_combout\ & ((\INST_instruction_decoder|Mux57~0_combout\ & (\INST_instruction_decoder|Add0~4_combout\)) # (!\INST_instruction_decoder|Mux57~0_combout\ & 
-- ((\INST_InstrucReg|r_register\(4)))))) # (!\INST_instruction_decoder|Mux1~0_combout\ & (((\INST_InstrucReg|r_register\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|Mux1~0_combout\,
	datab => \INST_instruction_decoder|Add0~4_combout\,
	datac => \INST_InstrucReg|r_register\(4),
	datad => \INST_instruction_decoder|Mux57~0_combout\,
	combout => \INST_instruction_decoder|Mux55~0_combout\);

-- Location: FF_X22_Y22_N1
\INST_instruction_decoder|o_Address_MEM[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|Mux55~0_combout\,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_Address_MEM\(2));

-- Location: FF_X26_Y18_N23
\INST_MEMORY_CONTROL|o_MC_RAM_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|Mux75~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_RAM_address\(2));

-- Location: LCCOMB_X26_Y18_N22
\INST_MEMORY_CONTROL|Mux75~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|Mux75~0_combout\ = (\INST_MEMORY_CONTROL|Mux74~0_combout\ & ((\INST_MEMORY_CONTROL|o_MC_RAM_address\(2)))) # (!\INST_MEMORY_CONTROL|Mux74~0_combout\ & (\INST_instruction_decoder|o_Address_MEM\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEMORY_CONTROL|Mux74~0_combout\,
	datab => \INST_instruction_decoder|o_Address_MEM\(2),
	datac => \INST_MEMORY_CONTROL|o_MC_RAM_address\(2),
	combout => \INST_MEMORY_CONTROL|Mux75~0_combout\);

-- Location: FF_X26_Y18_N31
\INST_DATA_RAM|MEMORY_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_MEMORY_CONTROL|Mux75~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(6));

-- Location: LCCOMB_X22_Y22_N18
\INST_instruction_decoder|Mux54~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux54~0_combout\ = (\INST_instruction_decoder|Mux1~0_combout\ & ((\INST_instruction_decoder|Mux57~0_combout\ & (\INST_instruction_decoder|Add0~6_combout\)) # (!\INST_instruction_decoder|Mux57~0_combout\ & 
-- ((\INST_InstrucReg|r_register\(5)))))) # (!\INST_instruction_decoder|Mux1~0_combout\ & (((\INST_InstrucReg|r_register\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|Mux1~0_combout\,
	datab => \INST_instruction_decoder|Add0~6_combout\,
	datac => \INST_InstrucReg|r_register\(5),
	datad => \INST_instruction_decoder|Mux57~0_combout\,
	combout => \INST_instruction_decoder|Mux54~0_combout\);

-- Location: FF_X22_Y22_N19
\INST_instruction_decoder|o_Address_MEM[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|Mux54~0_combout\,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_Address_MEM\(3));

-- Location: LCCOMB_X26_Y18_N16
\INST_MEMORY_CONTROL|Mux74~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|Mux74~1_combout\ = (\INST_MEMORY_CONTROL|Mux74~0_combout\ & ((\INST_MEMORY_CONTROL|o_MC_RAM_address\(3)))) # (!\INST_MEMORY_CONTROL|Mux74~0_combout\ & (\INST_instruction_decoder|o_Address_MEM\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEMORY_CONTROL|Mux74~0_combout\,
	datab => \INST_instruction_decoder|o_Address_MEM\(3),
	datad => \INST_MEMORY_CONTROL|o_MC_RAM_address\(3),
	combout => \INST_MEMORY_CONTROL|Mux74~1_combout\);

-- Location: LCCOMB_X27_Y18_N8
\INST_MEMORY_CONTROL|o_MC_RAM_address[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_RAM_address[3]~feeder_combout\ = \INST_MEMORY_CONTROL|Mux74~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_MEMORY_CONTROL|Mux74~1_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_RAM_address[3]~feeder_combout\);

-- Location: FF_X27_Y18_N9
\INST_MEMORY_CONTROL|o_MC_RAM_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_RAM_address[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_RAM_address\(3));

-- Location: FF_X27_Y18_N17
\INST_DATA_RAM|MEMORY_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_MEMORY_CONTROL|o_MC_RAM_address\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(7));

-- Location: FF_X27_Y18_N27
\INST_DATA_RAM|MEMORY_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_MEMORY_CONTROL|Mux74~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(8));

-- Location: LCCOMB_X27_Y20_N12
\INST_DATA_RAM|MEMORY_rtl_0_bypass[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY_rtl_0_bypass[5]~feeder_combout\ = \INST_MEMORY_CONTROL|o_MC_RAM_address\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_MEMORY_CONTROL|o_MC_RAM_address\(2),
	combout => \INST_DATA_RAM|MEMORY_rtl_0_bypass[5]~feeder_combout\);

-- Location: FF_X27_Y20_N13
\INST_DATA_RAM|MEMORY_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY_rtl_0_bypass[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(5));

-- Location: LCCOMB_X27_Y18_N26
\INST_DATA_RAM|MEMORY~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY~20_combout\ = (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(6) & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(5) & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(7) $ (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(8))))) # (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(6) & 
-- (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(5) & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(7) $ (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(6),
	datab => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(7),
	datac => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(8),
	datad => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(5),
	combout => \INST_DATA_RAM|MEMORY~20_combout\);

-- Location: LCCOMB_X26_Y18_N8
\INST_MEMORY_CONTROL|o_MC_RAM_address[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_RAM_address[4]~feeder_combout\ = \INST_MEMORY_CONTROL|Mux73~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_MEMORY_CONTROL|Mux73~0_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_RAM_address[4]~feeder_combout\);

-- Location: FF_X26_Y18_N9
\INST_MEMORY_CONTROL|o_MC_RAM_address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_RAM_address[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_RAM_address\(4));

-- Location: LCCOMB_X22_Y22_N28
\INST_instruction_decoder|Mux53~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux53~0_combout\ = (\INST_instruction_decoder|Mux57~0_combout\ & ((\INST_instruction_decoder|Mux1~0_combout\ & (\INST_instruction_decoder|Add0~8_combout\)) # (!\INST_instruction_decoder|Mux1~0_combout\ & 
-- ((\INST_InstrucReg|r_register\(6)))))) # (!\INST_instruction_decoder|Mux57~0_combout\ & (((\INST_InstrucReg|r_register\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|Add0~8_combout\,
	datab => \INST_instruction_decoder|Mux57~0_combout\,
	datac => \INST_instruction_decoder|Mux1~0_combout\,
	datad => \INST_InstrucReg|r_register\(6),
	combout => \INST_instruction_decoder|Mux53~0_combout\);

-- Location: FF_X22_Y22_N29
\INST_instruction_decoder|o_Address_MEM[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|Mux53~0_combout\,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_Address_MEM\(4));

-- Location: LCCOMB_X26_Y18_N6
\INST_MEMORY_CONTROL|Mux73~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|Mux73~0_combout\ = (\INST_MEMORY_CONTROL|Mux74~0_combout\ & (\INST_MEMORY_CONTROL|o_MC_RAM_address\(4))) # (!\INST_MEMORY_CONTROL|Mux74~0_combout\ & ((\INST_instruction_decoder|o_Address_MEM\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEMORY_CONTROL|o_MC_RAM_address\(4),
	datac => \INST_MEMORY_CONTROL|Mux74~0_combout\,
	datad => \INST_instruction_decoder|o_Address_MEM\(4),
	combout => \INST_MEMORY_CONTROL|Mux73~0_combout\);

-- Location: FF_X26_Y18_N7
\INST_DATA_RAM|MEMORY_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|Mux73~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(10));

-- Location: FF_X26_Y18_N5
\INST_DATA_RAM|MEMORY_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_MEMORY_CONTROL|o_MC_RAM_address\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(9));

-- Location: FF_X26_Y18_N29
\INST_MEMORY_CONTROL|o_MC_RAM_address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|Mux72~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_RAM_address\(5));

-- Location: LCCOMB_X22_Y22_N6
\INST_instruction_decoder|Mux52~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux52~0_combout\ = (\INST_instruction_decoder|Mux57~0_combout\ & ((\INST_instruction_decoder|Mux1~0_combout\ & ((\INST_instruction_decoder|Add0~10_combout\))) # (!\INST_instruction_decoder|Mux1~0_combout\ & 
-- (\INST_InstrucReg|r_register\(7))))) # (!\INST_instruction_decoder|Mux57~0_combout\ & (\INST_InstrucReg|r_register\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(7),
	datab => \INST_instruction_decoder|Mux57~0_combout\,
	datac => \INST_instruction_decoder|Mux1~0_combout\,
	datad => \INST_instruction_decoder|Add0~10_combout\,
	combout => \INST_instruction_decoder|Mux52~0_combout\);

-- Location: FF_X22_Y22_N7
\INST_instruction_decoder|o_Address_MEM[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|Mux52~0_combout\,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_Address_MEM\(5));

-- Location: LCCOMB_X26_Y18_N28
\INST_MEMORY_CONTROL|Mux72~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|Mux72~0_combout\ = (\INST_MEMORY_CONTROL|Mux74~0_combout\ & (\INST_MEMORY_CONTROL|o_MC_RAM_address\(5))) # (!\INST_MEMORY_CONTROL|Mux74~0_combout\ & ((\INST_instruction_decoder|o_Address_MEM\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEMORY_CONTROL|Mux74~0_combout\,
	datac => \INST_MEMORY_CONTROL|o_MC_RAM_address\(5),
	datad => \INST_instruction_decoder|o_Address_MEM\(5),
	combout => \INST_MEMORY_CONTROL|Mux72~0_combout\);

-- Location: FF_X26_Y18_N21
\INST_DATA_RAM|MEMORY_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_MEMORY_CONTROL|Mux72~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(12));

-- Location: LCCOMB_X26_Y18_N24
\INST_DATA_RAM|MEMORY_rtl_0_bypass[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY_rtl_0_bypass[11]~feeder_combout\ = \INST_MEMORY_CONTROL|o_MC_RAM_address\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_MEMORY_CONTROL|o_MC_RAM_address\(5),
	combout => \INST_DATA_RAM|MEMORY_rtl_0_bypass[11]~feeder_combout\);

-- Location: FF_X26_Y18_N25
\INST_DATA_RAM|MEMORY_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY_rtl_0_bypass[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(11));

-- Location: LCCOMB_X26_Y18_N20
\INST_DATA_RAM|MEMORY~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY~21_combout\ = (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(10) & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(9) & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(12) $ (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(11))))) # (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(10) & 
-- (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(9) & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(12) $ (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(10),
	datab => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(9),
	datac => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(12),
	datad => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(11),
	combout => \INST_DATA_RAM|MEMORY~21_combout\);

-- Location: LCCOMB_X27_Y18_N28
\INST_DATA_RAM|MEMORY~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY~23_combout\ = (\INST_DATA_RAM|MEMORY~22_combout\ & (\INST_DATA_RAM|MEMORY~19_combout\ & (\INST_DATA_RAM|MEMORY~20_combout\ & \INST_DATA_RAM|MEMORY~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DATA_RAM|MEMORY~22_combout\,
	datab => \INST_DATA_RAM|MEMORY~19_combout\,
	datac => \INST_DATA_RAM|MEMORY~20_combout\,
	datad => \INST_DATA_RAM|MEMORY~21_combout\,
	combout => \INST_DATA_RAM|MEMORY~23_combout\);

-- Location: LCCOMB_X28_Y18_N0
\INST_DATA_RAM|MEMORY~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY~25_combout\ = (\INST_DATA_RAM|MEMORY~24_combout\ & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(0) & \INST_DATA_RAM|MEMORY~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_DATA_RAM|MEMORY~24_combout\,
	datac => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(0),
	datad => \INST_DATA_RAM|MEMORY~23_combout\,
	combout => \INST_DATA_RAM|MEMORY~25_combout\);

-- Location: LCCOMB_X27_Y20_N30
\INST_data_bus|o_MEMORY[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_data_bus|o_MEMORY[3]~3_combout\ = (\INST_instruction_decoder|o_MEM_write_enable~q\ & ((\INST_instruction_decoder|o_BUS_select\(1) & (\INST_MEMORY_CONTROL|o_MC_MUX_data\(3))) # (!\INST_instruction_decoder|o_BUS_select\(1) & 
-- ((\INST_ALU|r_ALU_Result\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEMORY_CONTROL|o_MC_MUX_data\(3),
	datab => \INST_instruction_decoder|o_BUS_select\(1),
	datac => \INST_instruction_decoder|o_MEM_write_enable~q\,
	datad => \INST_ALU|r_ALU_Result\(3),
	combout => \INST_data_bus|o_MEMORY[3]~3_combout\);

-- Location: LCCOMB_X27_Y20_N20
\INST_MEMORY_CONTROL|o_MC_RAM_data[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_RAM_data[4]~0_combout\ = (\INST_MEMORY_CONTROL|r_MEM_state\(0) & (!\INST_MEMORY_CONTROL|r_MEM_state\(1) & (\INST_MEMORY_CONTROL|Mux66~1_combout\ & !\INST_instruction_decoder|o_Address_MEM\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEMORY_CONTROL|r_MEM_state\(0),
	datab => \INST_MEMORY_CONTROL|r_MEM_state\(1),
	datac => \INST_MEMORY_CONTROL|Mux66~1_combout\,
	datad => \INST_instruction_decoder|o_Address_MEM\(15),
	combout => \INST_MEMORY_CONTROL|o_MC_RAM_data[4]~0_combout\);

-- Location: FF_X27_Y20_N31
\INST_MEMORY_CONTROL|o_MC_RAM_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_data_bus|o_MEMORY[3]~3_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_RAM_data[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_RAM_data\(3));

-- Location: FF_X28_Y19_N23
\INST_DATA_RAM|MEMORY_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_MEMORY_CONTROL|o_MC_RAM_data\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(27));

-- Location: IOIBUF_X30_Y0_N1
\i_MC_I2C_data[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_MC_I2C_data(0),
	o => \i_MC_I2C_data[0]~input_o\);

-- Location: IOIBUF_X37_Y29_N15
\i_MC_GPIO_data[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_MC_GPIO_data(0),
	o => \i_MC_GPIO_data[0]~input_o\);

-- Location: LCCOMB_X29_Y18_N12
\INST_MEMORY_CONTROL|o_MC_MUX_data[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_MUX_data[0]~0_combout\ = (\INST_instruction_decoder|o_Address_MEM\(14) & (\i_MC_I2C_data[0]~input_o\)) # (!\INST_instruction_decoder|o_Address_MEM\(14) & ((\i_MC_GPIO_data[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_MC_I2C_data[0]~input_o\,
	datab => \INST_instruction_decoder|o_Address_MEM\(14),
	datad => \i_MC_GPIO_data[0]~input_o\,
	combout => \INST_MEMORY_CONTROL|o_MC_MUX_data[0]~0_combout\);

-- Location: LCCOMB_X28_Y19_N10
\INST_DATA_RAM|MEMORY_rtl_0_bypass[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY_rtl_0_bypass[22]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \INST_DATA_RAM|MEMORY_rtl_0_bypass[22]~feeder_combout\);

-- Location: FF_X28_Y19_N11
\INST_DATA_RAM|MEMORY_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY_rtl_0_bypass[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(22));

-- Location: LCCOMB_X28_Y19_N0
\INST_DATA_RAM|MEMORY_rtl_0_bypass[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY_rtl_0_bypass[21]~feeder_combout\ = \INST_MEMORY_CONTROL|o_MC_RAM_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_MEMORY_CONTROL|o_MC_RAM_data\(0),
	combout => \INST_DATA_RAM|MEMORY_rtl_0_bypass[21]~feeder_combout\);

-- Location: FF_X28_Y19_N1
\INST_DATA_RAM|MEMORY_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY_rtl_0_bypass[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(21));

-- Location: IOIBUF_X30_Y0_N22
\i_MC_I2C_data[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_MC_I2C_data(1),
	o => \i_MC_I2C_data[1]~input_o\);

-- Location: IOIBUF_X37_Y29_N1
\i_MC_GPIO_data[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_MC_GPIO_data(1),
	o => \i_MC_GPIO_data[1]~input_o\);

-- Location: LCCOMB_X29_Y18_N30
\INST_MEMORY_CONTROL|o_MC_MUX_data[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_MUX_data[1]~1_combout\ = (\INST_instruction_decoder|o_Address_MEM\(14) & (\i_MC_I2C_data[1]~input_o\)) # (!\INST_instruction_decoder|o_Address_MEM\(14) & ((\i_MC_GPIO_data[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_Address_MEM\(14),
	datab => \i_MC_I2C_data[1]~input_o\,
	datad => \i_MC_GPIO_data[1]~input_o\,
	combout => \INST_MEMORY_CONTROL|o_MC_MUX_data[1]~1_combout\);

-- Location: LCCOMB_X28_Y18_N12
\INST_DATA_RAM|MEMORY_rtl_0_bypass[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY_rtl_0_bypass[24]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \INST_DATA_RAM|MEMORY_rtl_0_bypass[24]~feeder_combout\);

-- Location: FF_X28_Y18_N13
\INST_DATA_RAM|MEMORY_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY_rtl_0_bypass[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(24));

-- Location: LCCOMB_X28_Y18_N2
\INST_DATA_RAM|MEMORY_rtl_0_bypass[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY_rtl_0_bypass[23]~feeder_combout\ = \INST_MEMORY_CONTROL|o_MC_RAM_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_MEMORY_CONTROL|o_MC_RAM_data\(1),
	combout => \INST_DATA_RAM|MEMORY_rtl_0_bypass[23]~feeder_combout\);

-- Location: FF_X28_Y18_N3
\INST_DATA_RAM|MEMORY_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY_rtl_0_bypass[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(23));

-- Location: LCCOMB_X14_Y19_N18
\INST_InstrucReg|r_register[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_InstrucReg|r_register[22]~feeder_combout\ = \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \INST_InstrucReg|r_register[22]~feeder_combout\);

-- Location: FF_X14_Y19_N19
\INST_InstrucReg|r_register[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_InstrucReg|r_register[22]~feeder_combout\,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(22));

-- Location: LCCOMB_X14_Y19_N30
\INST_instruction_decoder|o_REGISTER_A[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|o_REGISTER_A[4]~feeder_combout\ = \INST_InstrucReg|r_register\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_InstrucReg|r_register\(22),
	combout => \INST_instruction_decoder|o_REGISTER_A[4]~feeder_combout\);

-- Location: FF_X14_Y19_N31
\INST_instruction_decoder|o_REGISTER_A[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|o_REGISTER_A[4]~feeder_combout\,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_REGISTER_A\(4));

-- Location: IOIBUF_X41_Y14_N1
\i_MC_GPIO_data[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_MC_GPIO_data(2),
	o => \i_MC_GPIO_data[2]~input_o\);

-- Location: IOIBUF_X30_Y29_N15
\i_MC_I2C_data[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_MC_I2C_data(2),
	o => \i_MC_I2C_data[2]~input_o\);

-- Location: LCCOMB_X29_Y18_N4
\INST_MEMORY_CONTROL|o_MC_MUX_data[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_MUX_data[2]~2_combout\ = (\INST_instruction_decoder|o_Address_MEM\(14) & ((\i_MC_I2C_data[2]~input_o\))) # (!\INST_instruction_decoder|o_Address_MEM\(14) & (\i_MC_GPIO_data[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_MC_GPIO_data[2]~input_o\,
	datab => \i_MC_I2C_data[2]~input_o\,
	datad => \INST_instruction_decoder|o_Address_MEM\(14),
	combout => \INST_MEMORY_CONTROL|o_MC_MUX_data[2]~2_combout\);

-- Location: LCCOMB_X28_Y18_N22
\INST_DATA_RAM|MEMORY_rtl_0_bypass[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY_rtl_0_bypass[25]~feeder_combout\ = \INST_MEMORY_CONTROL|o_MC_RAM_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_MEMORY_CONTROL|o_MC_RAM_data\(2),
	combout => \INST_DATA_RAM|MEMORY_rtl_0_bypass[25]~feeder_combout\);

-- Location: FF_X28_Y18_N23
\INST_DATA_RAM|MEMORY_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY_rtl_0_bypass[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(25));

-- Location: LCCOMB_X28_Y19_N24
\INST_DATA_RAM|MEMORY_rtl_0_bypass[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY_rtl_0_bypass[26]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \INST_DATA_RAM|MEMORY_rtl_0_bypass[26]~feeder_combout\);

-- Location: FF_X28_Y19_N25
\INST_DATA_RAM|MEMORY_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY_rtl_0_bypass[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(26));

-- Location: FF_X19_Y19_N31
\INST_instruction_decoder|o_IMM_enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(0),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_IMM_enable~q\);

-- Location: FF_X20_Y21_N15
\INST_instruction_decoder|o_REGISTER_B[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(17),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_REGISTER_B\(4));

-- Location: FF_X19_Y17_N17
\INST_instruction_decoder|o_REGISTER_B[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(15),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_REGISTER_B\(2));

-- Location: IOIBUF_X41_Y18_N15
\i_MC_I2C_data[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_MC_I2C_data(4),
	o => \i_MC_I2C_data[4]~input_o\);

-- Location: IOIBUF_X41_Y18_N22
\i_MC_GPIO_data[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_MC_GPIO_data(4),
	o => \i_MC_GPIO_data[4]~input_o\);

-- Location: LCCOMB_X29_Y18_N0
\INST_MEMORY_CONTROL|o_MC_MUX_data[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_MUX_data[4]~4_combout\ = (\INST_instruction_decoder|o_Address_MEM\(14) & (\i_MC_I2C_data[4]~input_o\)) # (!\INST_instruction_decoder|o_Address_MEM\(14) & ((\i_MC_GPIO_data[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_Address_MEM\(14),
	datab => \i_MC_I2C_data[4]~input_o\,
	datad => \i_MC_GPIO_data[4]~input_o\,
	combout => \INST_MEMORY_CONTROL|o_MC_MUX_data[4]~4_combout\);

-- Location: LCCOMB_X29_Y18_N6
\INST_DATA_RAM|MEMORY_rtl_0_bypass[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY_rtl_0_bypass[30]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \INST_DATA_RAM|MEMORY_rtl_0_bypass[30]~feeder_combout\);

-- Location: FF_X29_Y18_N7
\INST_DATA_RAM|MEMORY_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY_rtl_0_bypass[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(30));

-- Location: LCCOMB_X28_Y18_N20
\INST_DATA_RAM|MEMORY_rtl_0_bypass[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY_rtl_0_bypass[29]~feeder_combout\ = \INST_MEMORY_CONTROL|o_MC_RAM_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_MEMORY_CONTROL|o_MC_RAM_data\(4),
	combout => \INST_DATA_RAM|MEMORY_rtl_0_bypass[29]~feeder_combout\);

-- Location: FF_X28_Y18_N21
\INST_DATA_RAM|MEMORY_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY_rtl_0_bypass[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(29));

-- Location: IOIBUF_X26_Y0_N22
\i_MC_GPIO_data[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_MC_GPIO_data(5),
	o => \i_MC_GPIO_data[5]~input_o\);

-- Location: IOIBUF_X41_Y13_N22
\i_MC_I2C_data[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_MC_I2C_data(5),
	o => \i_MC_I2C_data[5]~input_o\);

-- Location: LCCOMB_X29_Y18_N18
\INST_MEMORY_CONTROL|o_MC_MUX_data[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_MUX_data[5]~5_combout\ = (\INST_instruction_decoder|o_Address_MEM\(14) & ((\i_MC_I2C_data[5]~input_o\))) # (!\INST_instruction_decoder|o_Address_MEM\(14) & (\i_MC_GPIO_data[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_Address_MEM\(14),
	datab => \i_MC_GPIO_data[5]~input_o\,
	datad => \i_MC_I2C_data[5]~input_o\,
	combout => \INST_MEMORY_CONTROL|o_MC_MUX_data[5]~5_combout\);

-- Location: LCCOMB_X28_Y18_N10
\INST_DATA_RAM|MEMORY_rtl_0_bypass[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY_rtl_0_bypass[31]~feeder_combout\ = \INST_MEMORY_CONTROL|o_MC_RAM_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_MEMORY_CONTROL|o_MC_RAM_data\(5),
	combout => \INST_DATA_RAM|MEMORY_rtl_0_bypass[31]~feeder_combout\);

-- Location: FF_X28_Y18_N11
\INST_DATA_RAM|MEMORY_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY_rtl_0_bypass[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(31));

-- Location: LCCOMB_X28_Y18_N28
\INST_DATA_RAM|MEMORY_rtl_0_bypass[32]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY_rtl_0_bypass[32]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \INST_DATA_RAM|MEMORY_rtl_0_bypass[32]~feeder_combout\);

-- Location: FF_X28_Y18_N29
\INST_DATA_RAM|MEMORY_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY_rtl_0_bypass[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(32));

-- Location: LCCOMB_X17_Y18_N28
\INST_ALU|r_ALU_Result[5]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|r_ALU_Result[5]~17_combout\ = (\INST_instruction_decoder|o_OPCODE\(2) & (\INST_instruction_decoder|o_OPCODE\(3) & ((\INST_instruction_decoder|o_OPCODE\(0)) # (!\INST_instruction_decoder|o_OPCODE\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(2),
	datab => \INST_instruction_decoder|o_OPCODE\(0),
	datac => \INST_instruction_decoder|o_OPCODE\(3),
	datad => \INST_instruction_decoder|o_OPCODE\(1),
	combout => \INST_ALU|r_ALU_Result[5]~17_combout\);

-- Location: IOIBUF_X39_Y29_N1
\i_MC_I2C_data[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_MC_I2C_data(6),
	o => \i_MC_I2C_data[6]~input_o\);

-- Location: IOIBUF_X26_Y0_N29
\i_MC_GPIO_data[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_MC_GPIO_data(6),
	o => \i_MC_GPIO_data[6]~input_o\);

-- Location: LCCOMB_X29_Y18_N24
\INST_MEMORY_CONTROL|o_MC_MUX_data[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_MUX_data[6]~6_combout\ = (\INST_instruction_decoder|o_Address_MEM\(14) & (\i_MC_I2C_data[6]~input_o\)) # (!\INST_instruction_decoder|o_Address_MEM\(14) & ((\i_MC_GPIO_data[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_Address_MEM\(14),
	datab => \i_MC_I2C_data[6]~input_o\,
	datad => \i_MC_GPIO_data[6]~input_o\,
	combout => \INST_MEMORY_CONTROL|o_MC_MUX_data[6]~6_combout\);

-- Location: FF_X28_Y18_N31
\INST_DATA_RAM|MEMORY_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_MEMORY_CONTROL|o_MC_RAM_data\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(33));

-- Location: LCCOMB_X28_Y18_N8
\INST_DATA_RAM|MEMORY_rtl_0_bypass[34]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY_rtl_0_bypass[34]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \INST_DATA_RAM|MEMORY_rtl_0_bypass[34]~feeder_combout\);

-- Location: FF_X28_Y18_N9
\INST_DATA_RAM|MEMORY_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY_rtl_0_bypass[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(34));

-- Location: IOIBUF_X0_Y21_N1
\i_MC_GPIO_data[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_MC_GPIO_data(7),
	o => \i_MC_GPIO_data[7]~input_o\);

-- Location: IOIBUF_X41_Y14_N8
\i_MC_I2C_data[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_MC_I2C_data(7),
	o => \i_MC_I2C_data[7]~input_o\);

-- Location: LCCOMB_X29_Y18_N22
\INST_MEMORY_CONTROL|o_MC_MUX_data[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_MUX_data[7]~7_combout\ = (\INST_instruction_decoder|o_Address_MEM\(14) & ((\i_MC_I2C_data[7]~input_o\))) # (!\INST_instruction_decoder|o_Address_MEM\(14) & (\i_MC_GPIO_data[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_Address_MEM\(14),
	datab => \i_MC_GPIO_data[7]~input_o\,
	datad => \i_MC_I2C_data[7]~input_o\,
	combout => \INST_MEMORY_CONTROL|o_MC_MUX_data[7]~7_combout\);

-- Location: LCCOMB_X27_Y18_N14
\INST_DATA_RAM|MEMORY_rtl_0_bypass[36]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY_rtl_0_bypass[36]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \INST_DATA_RAM|MEMORY_rtl_0_bypass[36]~feeder_combout\);

-- Location: FF_X27_Y18_N15
\INST_DATA_RAM|MEMORY_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY_rtl_0_bypass[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(36));

-- Location: LCCOMB_X28_Y18_N18
\INST_DATA_RAM|MEMORY_rtl_0_bypass[35]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY_rtl_0_bypass[35]~feeder_combout\ = \INST_MEMORY_CONTROL|o_MC_RAM_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_MEMORY_CONTROL|o_MC_RAM_data\(7),
	combout => \INST_DATA_RAM|MEMORY_rtl_0_bypass[35]~feeder_combout\);

-- Location: FF_X28_Y18_N19
\INST_DATA_RAM|MEMORY_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY_rtl_0_bypass[35]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(35));

-- Location: M9K_X25_Y18_N0
\INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/cpu_core.ram0_DATA_RAM_24acaa6a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_8tl1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_MEMORY_CONTROL|o_MC_RAM_write_enable~q\,
	portbre => VCC,
	clk0 => \i_CORE_CLK~inputclkctrl_outclk\,
	portadatain => \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X28_Y18_N26
\INST_DATA_RAM|MEMORY~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY~33_combout\ = (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(36) & ((\INST_DATA_RAM|MEMORY~25_combout\ & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(35))) # (!\INST_DATA_RAM|MEMORY~25_combout\ & 
-- ((\INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a7\))))) # (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(36) & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(36),
	datab => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(35),
	datac => \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a7\,
	datad => \INST_DATA_RAM|MEMORY~25_combout\,
	combout => \INST_DATA_RAM|MEMORY~33_combout\);

-- Location: FF_X28_Y18_N27
\INST_DATA_RAM|o_RAM_MC_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY~33_combout\,
	ena => \INST_MEMORY_CONTROL|ALT_INV_o_MC_RAM_write_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|o_RAM_MC_data\(7));

-- Location: LCCOMB_X28_Y20_N30
\INST_MEMORY_CONTROL|o_MC_MUX_data[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_MUX_data[6]~8_combout\ = ((\INST_MEMORY_CONTROL|r_MEM_state\(1)) # ((\INST_control_unit|r_state\(4) & \INST_instruction_decoder|o_MEM_write_enable~q\))) # (!\INST_MEMORY_CONTROL|r_MEM_state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEMORY_CONTROL|r_MEM_state\(0),
	datab => \INST_MEMORY_CONTROL|r_MEM_state\(1),
	datac => \INST_control_unit|r_state\(4),
	datad => \INST_instruction_decoder|o_MEM_write_enable~q\,
	combout => \INST_MEMORY_CONTROL|o_MC_MUX_data[6]~8_combout\);

-- Location: LCCOMB_X29_Y18_N20
\INST_MEMORY_CONTROL|o_MC_MUX_data[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_MUX_data[6]~9_combout\ = (!\INST_MEMORY_CONTROL|o_MC_MUX_data[6]~8_combout\ & ((\INST_instruction_decoder|o_Address_MEM\(15)) # (!\INST_instruction_decoder|o_Address_MEM\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_instruction_decoder|o_Address_MEM\(14),
	datac => \INST_instruction_decoder|o_Address_MEM\(15),
	datad => \INST_MEMORY_CONTROL|o_MC_MUX_data[6]~8_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_MUX_data[6]~9_combout\);

-- Location: FF_X29_Y18_N23
\INST_MEMORY_CONTROL|o_MC_MUX_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_MUX_data[7]~7_combout\,
	asdata => \INST_DATA_RAM|o_RAM_MC_data\(7),
	sload => \INST_instruction_decoder|ALT_INV_o_Address_MEM\(15),
	ena => \INST_MEMORY_CONTROL|o_MC_MUX_data[6]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_MUX_data\(7));

-- Location: LCCOMB_X26_Y20_N10
\INST_GPR|r_REGISTER~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER~36_combout\ = (!\INST_GPR|r_REGISTER~0_combout\ & ((\INST_instruction_decoder|o_BUS_select\(1) & ((\INST_MEMORY_CONTROL|o_MC_MUX_data\(7)))) # (!\INST_instruction_decoder|o_BUS_select\(1) & (\INST_ALU|r_ALU_Result\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_BUS_select\(1),
	datab => \INST_ALU|r_ALU_Result\(7),
	datac => \INST_GPR|r_REGISTER~0_combout\,
	datad => \INST_MEMORY_CONTROL|o_MC_MUX_data\(7),
	combout => \INST_GPR|r_REGISTER~36_combout\);

-- Location: LCCOMB_X26_Y20_N2
\INST_GPR|r_REGISTER[15][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[15][7]~feeder_combout\ = \INST_GPR|r_REGISTER~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~36_combout\,
	combout => \INST_GPR|r_REGISTER[15][7]~feeder_combout\);

-- Location: LCCOMB_X21_Y21_N6
\INST_instruction_decoder|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux1~1_combout\ = (\INST_InstrucReg|r_register\(28) & (((\INST_InstrucReg|r_register\(15) & \INST_instruction_decoder|Mux1~0_combout\)) # (!\INST_InstrucReg|r_register\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(31),
	datab => \INST_InstrucReg|r_register\(15),
	datac => \INST_instruction_decoder|Mux1~0_combout\,
	datad => \INST_InstrucReg|r_register\(28),
	combout => \INST_instruction_decoder|Mux1~1_combout\);

-- Location: LCCOMB_X21_Y21_N26
\INST_instruction_decoder|Mux1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|Mux1~2_combout\ = (\INST_InstrucReg|r_register\(31) & (((\INST_InstrucReg|r_register\(29) & \INST_instruction_decoder|Mux1~1_combout\)) # (!\INST_InstrucReg|r_register\(30)))) # (!\INST_InstrucReg|r_register\(31) & 
-- ((\INST_InstrucReg|r_register\(30)) # ((\INST_InstrucReg|r_register\(29)) # (\INST_instruction_decoder|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_InstrucReg|r_register\(31),
	datab => \INST_InstrucReg|r_register\(30),
	datac => \INST_InstrucReg|r_register\(29),
	datad => \INST_instruction_decoder|Mux1~1_combout\,
	combout => \INST_instruction_decoder|Mux1~2_combout\);

-- Location: FF_X21_Y21_N27
\INST_instruction_decoder|o_REGISTER_C_WRITE_ENABLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|Mux1~2_combout\,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_REGISTER_C_WRITE_ENABLE~q\);

-- Location: M9K_X13_Y19_N0
\mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000401C0000000000000000180A04018080200",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mega_prog_mem:mega_prog_mem_inst|altsyncram:altsyncram_component|altsyncram_23r3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \i_CORE_CLK~inputclkctrl_outclk\,
	portaaddr => \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: FF_X20_Y21_N27
\INST_InstrucReg|r_register[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(27),
	sload => VCC,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(27));

-- Location: FF_X20_Y21_N21
\INST_instruction_decoder|o_REGISTER_C[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(27),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_REGISTER_C\(4));

-- Location: LCCOMB_X20_Y21_N26
\INST_GPR|r_REGISTER[6][7]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[6][7]~19_combout\ = (\INST_control_unit|r_state\(5) & (\INST_instruction_decoder|o_REGISTER_C_WRITE_ENABLE~q\ & !\INST_instruction_decoder|o_REGISTER_C\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|r_state\(5),
	datab => \INST_instruction_decoder|o_REGISTER_C_WRITE_ENABLE~q\,
	datad => \INST_instruction_decoder|o_REGISTER_C\(4),
	combout => \INST_GPR|r_REGISTER[6][7]~19_combout\);

-- Location: LCCOMB_X14_Y19_N10
\INST_InstrucReg|r_register[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_InstrucReg|r_register[24]~feeder_combout\ = \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(24),
	combout => \INST_InstrucReg|r_register[24]~feeder_combout\);

-- Location: FF_X14_Y19_N11
\INST_InstrucReg|r_register[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_InstrucReg|r_register[24]~feeder_combout\,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(24));

-- Location: FF_X14_Y19_N23
\INST_instruction_decoder|o_REGISTER_C[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(24),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_REGISTER_C\(1));

-- Location: LCCOMB_X14_Y19_N24
\INST_InstrucReg|r_register[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_InstrucReg|r_register[25]~feeder_combout\ = \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(25),
	combout => \INST_InstrucReg|r_register[25]~feeder_combout\);

-- Location: FF_X14_Y19_N25
\INST_InstrucReg|r_register[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_InstrucReg|r_register[25]~feeder_combout\,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(25));

-- Location: FF_X14_Y19_N1
\INST_instruction_decoder|o_REGISTER_C[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(25),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_REGISTER_C\(2));

-- Location: LCCOMB_X14_Y19_N14
\INST_InstrucReg|r_register[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_InstrucReg|r_register[26]~feeder_combout\ = \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(26),
	combout => \INST_InstrucReg|r_register[26]~feeder_combout\);

-- Location: FF_X14_Y19_N15
\INST_InstrucReg|r_register[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_InstrucReg|r_register[26]~feeder_combout\,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(26));

-- Location: FF_X14_Y19_N21
\INST_instruction_decoder|o_REGISTER_C[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(26),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_REGISTER_C\(3));

-- Location: LCCOMB_X14_Y19_N28
\INST_InstrucReg|r_register[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_InstrucReg|r_register[23]~feeder_combout\ = \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \INST_InstrucReg|r_register[23]~feeder_combout\);

-- Location: FF_X14_Y19_N29
\INST_InstrucReg|r_register[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_InstrucReg|r_register[23]~feeder_combout\,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(23));

-- Location: FF_X14_Y19_N5
\INST_instruction_decoder|o_REGISTER_C[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(23),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_REGISTER_C\(0));

-- Location: LCCOMB_X14_Y19_N20
\INST_GPR|Decoder0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Decoder0~15_combout\ = (\INST_instruction_decoder|o_REGISTER_C\(1) & (\INST_instruction_decoder|o_REGISTER_C\(2) & (\INST_instruction_decoder|o_REGISTER_C\(3) & \INST_instruction_decoder|o_REGISTER_C\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_C\(1),
	datab => \INST_instruction_decoder|o_REGISTER_C\(2),
	datac => \INST_instruction_decoder|o_REGISTER_C\(3),
	datad => \INST_instruction_decoder|o_REGISTER_C\(0),
	combout => \INST_GPR|Decoder0~15_combout\);

-- Location: LCCOMB_X26_Y20_N8
\INST_GPR|r_REGISTER[15][7]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[15][7]~35_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|r_REGISTER[6][7]~19_combout\ & \INST_GPR|Decoder0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[6][7]~19_combout\,
	datab => \INST_control_unit|Mux7~2_combout\,
	datac => \i_CORE_RESET~input_o\,
	datad => \INST_GPR|Decoder0~15_combout\,
	combout => \INST_GPR|r_REGISTER[15][7]~35_combout\);

-- Location: FF_X26_Y20_N3
\INST_GPR|r_REGISTER[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[15][7]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[15][7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[15][7]~q\);

-- Location: LCCOMB_X19_Y21_N16
\INST_InstrucReg|r_register[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_InstrucReg|r_register[18]~feeder_combout\ = \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(18),
	combout => \INST_InstrucReg|r_register[18]~feeder_combout\);

-- Location: FF_X19_Y21_N17
\INST_InstrucReg|r_register[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_InstrucReg|r_register[18]~feeder_combout\,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(18));

-- Location: FF_X23_Y21_N17
\INST_instruction_decoder|o_REGISTER_A[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(18),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_REGISTER_A\(0));

-- Location: LCCOMB_X14_Y19_N12
\INST_GPR|Decoder0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Decoder0~3_combout\ = (!\INST_instruction_decoder|o_REGISTER_C\(1) & (\INST_instruction_decoder|o_REGISTER_C\(0) & (\INST_instruction_decoder|o_REGISTER_C\(3) & \INST_instruction_decoder|o_REGISTER_C\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_C\(1),
	datab => \INST_instruction_decoder|o_REGISTER_C\(0),
	datac => \INST_instruction_decoder|o_REGISTER_C\(3),
	datad => \INST_instruction_decoder|o_REGISTER_C\(2),
	combout => \INST_GPR|Decoder0~3_combout\);

-- Location: LCCOMB_X20_Y18_N20
\INST_GPR|r_REGISTER[13][7]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[13][7]~33_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|r_REGISTER[6][7]~19_combout\ & \INST_GPR|Decoder0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_CORE_RESET~input_o\,
	datab => \INST_control_unit|Mux7~2_combout\,
	datac => \INST_GPR|r_REGISTER[6][7]~19_combout\,
	datad => \INST_GPR|Decoder0~3_combout\,
	combout => \INST_GPR|r_REGISTER[13][7]~33_combout\);

-- Location: FF_X24_Y18_N21
\INST_GPR|r_REGISTER[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~36_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[13][7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[13][7]~q\);

-- Location: LCCOMB_X24_Y20_N6
\INST_GPR|r_REGISTER[14][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[14][7]~feeder_combout\ = \INST_GPR|r_REGISTER~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~36_combout\,
	combout => \INST_GPR|r_REGISTER[14][7]~feeder_combout\);

-- Location: LCCOMB_X26_Y21_N26
\INST_GPR|Decoder0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Decoder0~7_combout\ = (\INST_instruction_decoder|o_REGISTER_C\(1) & (!\INST_instruction_decoder|o_REGISTER_C\(0) & (\INST_instruction_decoder|o_REGISTER_C\(3) & \INST_instruction_decoder|o_REGISTER_C\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_C\(1),
	datab => \INST_instruction_decoder|o_REGISTER_C\(0),
	datac => \INST_instruction_decoder|o_REGISTER_C\(3),
	datad => \INST_instruction_decoder|o_REGISTER_C\(2),
	combout => \INST_GPR|Decoder0~7_combout\);

-- Location: LCCOMB_X26_Y21_N6
\INST_GPR|r_REGISTER[14][7]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[14][7]~32_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|r_REGISTER[6][7]~19_combout\ & \INST_GPR|Decoder0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[6][7]~19_combout\,
	datab => \i_CORE_RESET~input_o\,
	datac => \INST_GPR|Decoder0~7_combout\,
	datad => \INST_control_unit|Mux7~2_combout\,
	combout => \INST_GPR|r_REGISTER[14][7]~32_combout\);

-- Location: FF_X24_Y20_N7
\INST_GPR|r_REGISTER[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[14][7]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[14][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[14][7]~q\);

-- Location: LCCOMB_X14_Y19_N26
\INST_GPR|Decoder0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Decoder0~11_combout\ = (!\INST_instruction_decoder|o_REGISTER_C\(1) & (\INST_instruction_decoder|o_REGISTER_C\(2) & (\INST_instruction_decoder|o_REGISTER_C\(3) & !\INST_instruction_decoder|o_REGISTER_C\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_C\(1),
	datab => \INST_instruction_decoder|o_REGISTER_C\(2),
	datac => \INST_instruction_decoder|o_REGISTER_C\(3),
	datad => \INST_instruction_decoder|o_REGISTER_C\(0),
	combout => \INST_GPR|Decoder0~11_combout\);

-- Location: LCCOMB_X23_Y22_N18
\INST_GPR|r_REGISTER[12][7]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[12][7]~34_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|Decoder0~11_combout\ & \INST_GPR|r_REGISTER[6][7]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_CORE_RESET~input_o\,
	datab => \INST_GPR|Decoder0~11_combout\,
	datac => \INST_control_unit|Mux7~2_combout\,
	datad => \INST_GPR|r_REGISTER[6][7]~19_combout\,
	combout => \INST_GPR|r_REGISTER[12][7]~34_combout\);

-- Location: FF_X24_Y18_N19
\INST_GPR|r_REGISTER[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~36_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[12][7]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[12][7]~q\);

-- Location: LCCOMB_X24_Y18_N18
\INST_GPR|Mux0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux0~17_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & (((\INST_instruction_decoder|o_REGISTER_A\(1))))) # (!\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_instruction_decoder|o_REGISTER_A\(1) & (\INST_GPR|r_REGISTER[14][7]~q\)) 
-- # (!\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|r_REGISTER[12][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[14][7]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(0),
	datac => \INST_GPR|r_REGISTER[12][7]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(1),
	combout => \INST_GPR|Mux0~17_combout\);

-- Location: LCCOMB_X24_Y18_N20
\INST_GPR|Mux0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux0~18_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|Mux0~17_combout\ & (\INST_GPR|r_REGISTER[15][7]~q\)) # (!\INST_GPR|Mux0~17_combout\ & ((\INST_GPR|r_REGISTER[13][7]~q\))))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(0) & (((\INST_GPR|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[15][7]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(0),
	datac => \INST_GPR|r_REGISTER[13][7]~q\,
	datad => \INST_GPR|Mux0~17_combout\,
	combout => \INST_GPR|Mux0~18_combout\);

-- Location: LCCOMB_X26_Y19_N10
\INST_GPR|r_REGISTER[10][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[10][7]~feeder_combout\ = \INST_GPR|r_REGISTER~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~36_combout\,
	combout => \INST_GPR|r_REGISTER[10][7]~feeder_combout\);

-- Location: LCCOMB_X14_Y19_N8
\INST_GPR|Decoder0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Decoder0~4_combout\ = (\INST_instruction_decoder|o_REGISTER_C\(3) & (!\INST_instruction_decoder|o_REGISTER_C\(2) & (\INST_instruction_decoder|o_REGISTER_C\(1) & !\INST_instruction_decoder|o_REGISTER_C\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_C\(3),
	datab => \INST_instruction_decoder|o_REGISTER_C\(2),
	datac => \INST_instruction_decoder|o_REGISTER_C\(1),
	datad => \INST_instruction_decoder|o_REGISTER_C\(0),
	combout => \INST_GPR|Decoder0~4_combout\);

-- Location: LCCOMB_X23_Y22_N0
\INST_GPR|r_REGISTER[10][7]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[10][7]~25_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|Decoder0~4_combout\ & \INST_GPR|r_REGISTER[6][7]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_CORE_RESET~input_o\,
	datab => \INST_control_unit|Mux7~2_combout\,
	datac => \INST_GPR|Decoder0~4_combout\,
	datad => \INST_GPR|r_REGISTER[6][7]~19_combout\,
	combout => \INST_GPR|r_REGISTER[10][7]~25_combout\);

-- Location: FF_X26_Y19_N11
\INST_GPR|r_REGISTER[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[10][7]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[10][7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[10][7]~q\);

-- Location: LCCOMB_X23_Y19_N8
\INST_GPR|r_REGISTER[11][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[11][7]~feeder_combout\ = \INST_GPR|r_REGISTER~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~36_combout\,
	combout => \INST_GPR|r_REGISTER[11][7]~feeder_combout\);

-- Location: LCCOMB_X17_Y17_N16
\INST_GPR|Decoder0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Decoder0~13_combout\ = (\INST_instruction_decoder|o_REGISTER_C\(3) & (!\INST_instruction_decoder|o_REGISTER_C\(2) & (\INST_instruction_decoder|o_REGISTER_C\(0) & \INST_instruction_decoder|o_REGISTER_C\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_C\(3),
	datab => \INST_instruction_decoder|o_REGISTER_C\(2),
	datac => \INST_instruction_decoder|o_REGISTER_C\(0),
	datad => \INST_instruction_decoder|o_REGISTER_C\(1),
	combout => \INST_GPR|Decoder0~13_combout\);

-- Location: LCCOMB_X26_Y17_N0
\INST_GPR|r_REGISTER[11][7]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[11][7]~27_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|r_REGISTER[6][7]~19_combout\ & \INST_GPR|Decoder0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|Mux7~2_combout\,
	datab => \INST_GPR|r_REGISTER[6][7]~19_combout\,
	datac => \i_CORE_RESET~input_o\,
	datad => \INST_GPR|Decoder0~13_combout\,
	combout => \INST_GPR|r_REGISTER[11][7]~27_combout\);

-- Location: FF_X23_Y19_N9
\INST_GPR|r_REGISTER[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[11][7]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[11][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[11][7]~q\);

-- Location: LCCOMB_X14_Y19_N4
\INST_GPR|Decoder0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Decoder0~1_combout\ = (!\INST_instruction_decoder|o_REGISTER_C\(1) & (!\INST_instruction_decoder|o_REGISTER_C\(2) & (\INST_instruction_decoder|o_REGISTER_C\(0) & \INST_instruction_decoder|o_REGISTER_C\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_C\(1),
	datab => \INST_instruction_decoder|o_REGISTER_C\(2),
	datac => \INST_instruction_decoder|o_REGISTER_C\(0),
	datad => \INST_instruction_decoder|o_REGISTER_C\(3),
	combout => \INST_GPR|Decoder0~1_combout\);

-- Location: LCCOMB_X21_Y19_N26
\INST_GPR|r_REGISTER[9][7]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[9][7]~24_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|r_REGISTER[6][7]~19_combout\ & \INST_GPR|Decoder0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[6][7]~19_combout\,
	datab => \INST_GPR|Decoder0~1_combout\,
	datac => \i_CORE_RESET~input_o\,
	datad => \INST_control_unit|Mux7~2_combout\,
	combout => \INST_GPR|r_REGISTER[9][7]~24_combout\);

-- Location: FF_X27_Y19_N21
\INST_GPR|r_REGISTER[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~36_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[9][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[9][7]~q\);

-- Location: LCCOMB_X21_Y19_N28
\INST_GPR|Decoder0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Decoder0~8_combout\ = (!\INST_instruction_decoder|o_REGISTER_C\(1) & (\INST_instruction_decoder|o_REGISTER_C\(3) & (!\INST_instruction_decoder|o_REGISTER_C\(2) & !\INST_instruction_decoder|o_REGISTER_C\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_C\(1),
	datab => \INST_instruction_decoder|o_REGISTER_C\(3),
	datac => \INST_instruction_decoder|o_REGISTER_C\(2),
	datad => \INST_instruction_decoder|o_REGISTER_C\(0),
	combout => \INST_GPR|Decoder0~8_combout\);

-- Location: LCCOMB_X26_Y20_N6
\INST_GPR|r_REGISTER[8][7]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[8][7]~26_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|Decoder0~8_combout\ & \INST_GPR|r_REGISTER[6][7]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_CORE_RESET~input_o\,
	datab => \INST_control_unit|Mux7~2_combout\,
	datac => \INST_GPR|Decoder0~8_combout\,
	datad => \INST_GPR|r_REGISTER[6][7]~19_combout\,
	combout => \INST_GPR|r_REGISTER[8][7]~26_combout\);

-- Location: FF_X27_Y19_N7
\INST_GPR|r_REGISTER[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~36_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[8][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[8][7]~q\);

-- Location: LCCOMB_X27_Y19_N6
\INST_GPR|Mux0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux0~10_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|r_REGISTER[9][7]~q\) # ((\INST_instruction_decoder|o_REGISTER_A\(1))))) # (!\INST_instruction_decoder|o_REGISTER_A\(0) & (((\INST_GPR|r_REGISTER[8][7]~q\ & 
-- !\INST_instruction_decoder|o_REGISTER_A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(0),
	datab => \INST_GPR|r_REGISTER[9][7]~q\,
	datac => \INST_GPR|r_REGISTER[8][7]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(1),
	combout => \INST_GPR|Mux0~10_combout\);

-- Location: LCCOMB_X26_Y19_N20
\INST_GPR|Mux0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux0~11_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|Mux0~10_combout\ & ((\INST_GPR|r_REGISTER[11][7]~q\))) # (!\INST_GPR|Mux0~10_combout\ & (\INST_GPR|r_REGISTER[10][7]~q\)))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(1) & (((\INST_GPR|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[10][7]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(1),
	datac => \INST_GPR|r_REGISTER[11][7]~q\,
	datad => \INST_GPR|Mux0~10_combout\,
	combout => \INST_GPR|Mux0~11_combout\);

-- Location: LCCOMB_X23_Y19_N26
\INST_GPR|r_REGISTER[3][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[3][7]~feeder_combout\ = \INST_GPR|r_REGISTER~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~36_combout\,
	combout => \INST_GPR|r_REGISTER[3][7]~feeder_combout\);

-- Location: LCCOMB_X26_Y17_N22
\INST_GPR|Decoder0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Decoder0~14_combout\ = (\INST_instruction_decoder|o_REGISTER_C\(0) & (\INST_instruction_decoder|o_REGISTER_C\(1) & (!\INST_instruction_decoder|o_REGISTER_C\(2) & !\INST_instruction_decoder|o_REGISTER_C\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_C\(0),
	datab => \INST_instruction_decoder|o_REGISTER_C\(1),
	datac => \INST_instruction_decoder|o_REGISTER_C\(2),
	datad => \INST_instruction_decoder|o_REGISTER_C\(3),
	combout => \INST_GPR|Decoder0~14_combout\);

-- Location: LCCOMB_X26_Y17_N10
\INST_GPR|r_REGISTER[3][7]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[3][7]~31_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|Decoder0~14_combout\ & \INST_GPR|r_REGISTER[6][7]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Decoder0~14_combout\,
	datab => \INST_GPR|r_REGISTER[6][7]~19_combout\,
	datac => \i_CORE_RESET~input_o\,
	datad => \INST_control_unit|Mux7~2_combout\,
	combout => \INST_GPR|r_REGISTER[3][7]~31_combout\);

-- Location: FF_X23_Y19_N27
\INST_GPR|r_REGISTER[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[3][7]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[3][7]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[3][7]~q\);

-- Location: LCCOMB_X24_Y21_N24
\INST_GPR|r_REGISTER[2][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[2][7]~feeder_combout\ = \INST_GPR|r_REGISTER~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~36_combout\,
	combout => \INST_GPR|r_REGISTER[2][7]~feeder_combout\);

-- Location: LCCOMB_X14_Y19_N16
\INST_GPR|Decoder0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Decoder0~6_combout\ = (!\INST_instruction_decoder|o_REGISTER_C\(3) & (!\INST_instruction_decoder|o_REGISTER_C\(2) & (\INST_instruction_decoder|o_REGISTER_C\(1) & !\INST_instruction_decoder|o_REGISTER_C\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_C\(3),
	datab => \INST_instruction_decoder|o_REGISTER_C\(2),
	datac => \INST_instruction_decoder|o_REGISTER_C\(1),
	datad => \INST_instruction_decoder|o_REGISTER_C\(0),
	combout => \INST_GPR|Decoder0~6_combout\);

-- Location: LCCOMB_X26_Y21_N12
\INST_GPR|r_REGISTER[2][7]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[2][7]~29_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|r_REGISTER[6][7]~19_combout\ & \INST_GPR|Decoder0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|Mux7~2_combout\,
	datab => \i_CORE_RESET~input_o\,
	datac => \INST_GPR|r_REGISTER[6][7]~19_combout\,
	datad => \INST_GPR|Decoder0~6_combout\,
	combout => \INST_GPR|r_REGISTER[2][7]~29_combout\);

-- Location: FF_X24_Y21_N25
\INST_GPR|r_REGISTER[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[2][7]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[2][7]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[2][7]~q\);

-- Location: LCCOMB_X14_Y19_N22
\INST_GPR|Decoder0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Decoder0~2_combout\ = (!\INST_instruction_decoder|o_REGISTER_C\(3) & (!\INST_instruction_decoder|o_REGISTER_C\(2) & (!\INST_instruction_decoder|o_REGISTER_C\(1) & \INST_instruction_decoder|o_REGISTER_C\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_C\(3),
	datab => \INST_instruction_decoder|o_REGISTER_C\(2),
	datac => \INST_instruction_decoder|o_REGISTER_C\(1),
	datad => \INST_instruction_decoder|o_REGISTER_C\(0),
	combout => \INST_GPR|Decoder0~2_combout\);

-- Location: LCCOMB_X21_Y19_N12
\INST_GPR|r_REGISTER[1][7]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[1][7]~28_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|r_REGISTER[6][7]~19_combout\ & \INST_GPR|Decoder0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[6][7]~19_combout\,
	datab => \i_CORE_RESET~input_o\,
	datac => \INST_GPR|Decoder0~2_combout\,
	datad => \INST_control_unit|Mux7~2_combout\,
	combout => \INST_GPR|r_REGISTER[1][7]~28_combout\);

-- Location: FF_X24_Y19_N25
\INST_GPR|r_REGISTER[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~36_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[1][7]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[1][7]~q\);

-- Location: LCCOMB_X21_Y19_N18
\INST_GPR|Decoder0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Decoder0~10_combout\ = (!\INST_instruction_decoder|o_REGISTER_C\(3) & (!\INST_instruction_decoder|o_REGISTER_C\(2) & (!\INST_instruction_decoder|o_REGISTER_C\(1) & !\INST_instruction_decoder|o_REGISTER_C\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_C\(3),
	datab => \INST_instruction_decoder|o_REGISTER_C\(2),
	datac => \INST_instruction_decoder|o_REGISTER_C\(1),
	datad => \INST_instruction_decoder|o_REGISTER_C\(0),
	combout => \INST_GPR|Decoder0~10_combout\);

-- Location: LCCOMB_X21_Y19_N14
\INST_GPR|r_REGISTER[0][7]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[0][7]~30_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|Decoder0~10_combout\ & \INST_GPR|r_REGISTER[6][7]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|Mux7~2_combout\,
	datab => \INST_GPR|Decoder0~10_combout\,
	datac => \i_CORE_RESET~input_o\,
	datad => \INST_GPR|r_REGISTER[6][7]~19_combout\,
	combout => \INST_GPR|r_REGISTER[0][7]~30_combout\);

-- Location: FF_X24_Y19_N27
\INST_GPR|r_REGISTER[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~36_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[0][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[0][7]~q\);

-- Location: LCCOMB_X24_Y19_N26
\INST_GPR|Mux0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux0~14_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|r_REGISTER[1][7]~q\) # ((\INST_instruction_decoder|o_REGISTER_A\(1))))) # (!\INST_instruction_decoder|o_REGISTER_A\(0) & (((\INST_GPR|r_REGISTER[0][7]~q\ & 
-- !\INST_instruction_decoder|o_REGISTER_A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(0),
	datab => \INST_GPR|r_REGISTER[1][7]~q\,
	datac => \INST_GPR|r_REGISTER[0][7]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(1),
	combout => \INST_GPR|Mux0~14_combout\);

-- Location: LCCOMB_X23_Y19_N30
\INST_GPR|Mux0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux0~15_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|Mux0~14_combout\ & (\INST_GPR|r_REGISTER[3][7]~q\)) # (!\INST_GPR|Mux0~14_combout\ & ((\INST_GPR|r_REGISTER[2][7]~q\))))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) 
-- & (((\INST_GPR|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[3][7]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(1),
	datac => \INST_GPR|r_REGISTER[2][7]~q\,
	datad => \INST_GPR|Mux0~14_combout\,
	combout => \INST_GPR|Mux0~15_combout\);

-- Location: LCCOMB_X24_Y21_N14
\INST_GPR|r_REGISTER[5][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[5][7]~feeder_combout\ = \INST_GPR|r_REGISTER~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~36_combout\,
	combout => \INST_GPR|r_REGISTER[5][7]~feeder_combout\);

-- Location: LCCOMB_X14_Y19_N6
\INST_GPR|Decoder0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Decoder0~0_combout\ = (!\INST_instruction_decoder|o_REGISTER_C\(3) & (\INST_instruction_decoder|o_REGISTER_C\(2) & (!\INST_instruction_decoder|o_REGISTER_C\(1) & \INST_instruction_decoder|o_REGISTER_C\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_C\(3),
	datab => \INST_instruction_decoder|o_REGISTER_C\(2),
	datac => \INST_instruction_decoder|o_REGISTER_C\(1),
	datad => \INST_instruction_decoder|o_REGISTER_C\(0),
	combout => \INST_GPR|Decoder0~0_combout\);

-- Location: LCCOMB_X19_Y21_N28
\INST_GPR|r_REGISTER[5][7]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[5][7]~21_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|Decoder0~0_combout\ & \INST_GPR|r_REGISTER[6][7]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Decoder0~0_combout\,
	datab => \i_CORE_RESET~input_o\,
	datac => \INST_GPR|r_REGISTER[6][7]~19_combout\,
	datad => \INST_control_unit|Mux7~2_combout\,
	combout => \INST_GPR|r_REGISTER[5][7]~21_combout\);

-- Location: FF_X24_Y21_N15
\INST_GPR|r_REGISTER[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[5][7]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[5][7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[5][7]~q\);

-- Location: LCCOMB_X22_Y21_N24
\INST_GPR|r_REGISTER[6][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[6][7]~feeder_combout\ = \INST_GPR|r_REGISTER~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~36_combout\,
	combout => \INST_GPR|r_REGISTER[6][7]~feeder_combout\);

-- Location: LCCOMB_X14_Y19_N2
\INST_GPR|Decoder0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Decoder0~5_combout\ = (\INST_instruction_decoder|o_REGISTER_C\(1) & (\INST_instruction_decoder|o_REGISTER_C\(2) & (!\INST_instruction_decoder|o_REGISTER_C\(0) & !\INST_instruction_decoder|o_REGISTER_C\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_C\(1),
	datab => \INST_instruction_decoder|o_REGISTER_C\(2),
	datac => \INST_instruction_decoder|o_REGISTER_C\(0),
	datad => \INST_instruction_decoder|o_REGISTER_C\(3),
	combout => \INST_GPR|Decoder0~5_combout\);

-- Location: LCCOMB_X26_Y21_N4
\INST_GPR|r_REGISTER[6][7]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[6][7]~20_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|Decoder0~5_combout\ & \INST_GPR|r_REGISTER[6][7]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|Mux7~2_combout\,
	datab => \i_CORE_RESET~input_o\,
	datac => \INST_GPR|Decoder0~5_combout\,
	datad => \INST_GPR|r_REGISTER[6][7]~19_combout\,
	combout => \INST_GPR|r_REGISTER[6][7]~20_combout\);

-- Location: FF_X22_Y21_N25
\INST_GPR|r_REGISTER[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[6][7]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[6][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[6][7]~q\);

-- Location: LCCOMB_X26_Y21_N24
\INST_GPR|Decoder0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Decoder0~9_combout\ = (!\INST_instruction_decoder|o_REGISTER_C\(1) & (!\INST_instruction_decoder|o_REGISTER_C\(0) & (!\INST_instruction_decoder|o_REGISTER_C\(3) & \INST_instruction_decoder|o_REGISTER_C\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_C\(1),
	datab => \INST_instruction_decoder|o_REGISTER_C\(0),
	datac => \INST_instruction_decoder|o_REGISTER_C\(3),
	datad => \INST_instruction_decoder|o_REGISTER_C\(2),
	combout => \INST_GPR|Decoder0~9_combout\);

-- Location: LCCOMB_X26_Y21_N18
\INST_GPR|r_REGISTER[4][7]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[4][7]~22_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|r_REGISTER[6][7]~19_combout\ & \INST_GPR|Decoder0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|Mux7~2_combout\,
	datab => \INST_GPR|r_REGISTER[6][7]~19_combout\,
	datac => \i_CORE_RESET~input_o\,
	datad => \INST_GPR|Decoder0~9_combout\,
	combout => \INST_GPR|r_REGISTER[4][7]~22_combout\);

-- Location: FF_X23_Y21_N13
\INST_GPR|r_REGISTER[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~36_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[4][7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[4][7]~q\);

-- Location: LCCOMB_X23_Y21_N12
\INST_GPR|Mux0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux0~12_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|r_REGISTER[6][7]~q\) # ((\INST_instruction_decoder|o_REGISTER_A\(0))))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & (((\INST_GPR|r_REGISTER[4][7]~q\ & 
-- !\INST_instruction_decoder|o_REGISTER_A\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_GPR|r_REGISTER[6][7]~q\,
	datac => \INST_GPR|r_REGISTER[4][7]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(0),
	combout => \INST_GPR|Mux0~12_combout\);

-- Location: LCCOMB_X14_Y19_N0
\INST_GPR|Decoder0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Decoder0~12_combout\ = (\INST_instruction_decoder|o_REGISTER_C\(1) & (\INST_instruction_decoder|o_REGISTER_C\(0) & (\INST_instruction_decoder|o_REGISTER_C\(2) & !\INST_instruction_decoder|o_REGISTER_C\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_C\(1),
	datab => \INST_instruction_decoder|o_REGISTER_C\(0),
	datac => \INST_instruction_decoder|o_REGISTER_C\(2),
	datad => \INST_instruction_decoder|o_REGISTER_C\(3),
	combout => \INST_GPR|Decoder0~12_combout\);

-- Location: LCCOMB_X19_Y21_N10
\INST_GPR|r_REGISTER[7][7]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[7][7]~23_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|Decoder0~12_combout\ & \INST_GPR|r_REGISTER[6][7]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Decoder0~12_combout\,
	datab => \INST_control_unit|Mux7~2_combout\,
	datac => \INST_GPR|r_REGISTER[6][7]~19_combout\,
	datad => \i_CORE_RESET~input_o\,
	combout => \INST_GPR|r_REGISTER[7][7]~23_combout\);

-- Location: FF_X22_Y21_N13
\INST_GPR|r_REGISTER[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~36_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[7][7]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[7][7]~q\);

-- Location: LCCOMB_X22_Y21_N18
\INST_GPR|Mux0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux0~13_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|Mux0~12_combout\ & ((\INST_GPR|r_REGISTER[7][7]~q\))) # (!\INST_GPR|Mux0~12_combout\ & (\INST_GPR|r_REGISTER[5][7]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(0) 
-- & (((\INST_GPR|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[5][7]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(0),
	datac => \INST_GPR|Mux0~12_combout\,
	datad => \INST_GPR|r_REGISTER[7][7]~q\,
	combout => \INST_GPR|Mux0~13_combout\);

-- Location: LCCOMB_X23_Y18_N16
\INST_GPR|Mux0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux0~16_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_instruction_decoder|o_REGISTER_A\(3)) # ((\INST_GPR|Mux0~13_combout\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & (!\INST_instruction_decoder|o_REGISTER_A\(3) & 
-- (\INST_GPR|Mux0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_instruction_decoder|o_REGISTER_A\(3),
	datac => \INST_GPR|Mux0~15_combout\,
	datad => \INST_GPR|Mux0~13_combout\,
	combout => \INST_GPR|Mux0~16_combout\);

-- Location: LCCOMB_X23_Y18_N2
\INST_GPR|Mux0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux0~19_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|Mux0~16_combout\ & (\INST_GPR|Mux0~18_combout\)) # (!\INST_GPR|Mux0~16_combout\ & ((\INST_GPR|Mux0~11_combout\))))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) & 
-- (((\INST_GPR|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux0~18_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(3),
	datac => \INST_GPR|Mux0~11_combout\,
	datad => \INST_GPR|Mux0~16_combout\,
	combout => \INST_GPR|Mux0~19_combout\);

-- Location: LCCOMB_X20_Y21_N14
\INST_GPR|r_REGISTER[21][7]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[21][7]~2_combout\ = (\INST_control_unit|r_state\(5) & (\INST_instruction_decoder|o_REGISTER_C\(4) & \INST_instruction_decoder|o_REGISTER_C_WRITE_ENABLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|r_state\(5),
	datab => \INST_instruction_decoder|o_REGISTER_C\(4),
	datad => \INST_instruction_decoder|o_REGISTER_C_WRITE_ENABLE~q\,
	combout => \INST_GPR|r_REGISTER[21][7]~2_combout\);

-- Location: LCCOMB_X26_Y17_N28
\INST_GPR|r_REGISTER[30][7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[30][7]~10_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|Decoder0~7_combout\ & \INST_GPR|r_REGISTER[21][7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_CORE_RESET~input_o\,
	datab => \INST_GPR|Decoder0~7_combout\,
	datac => \INST_GPR|r_REGISTER[21][7]~2_combout\,
	datad => \INST_control_unit|Mux7~2_combout\,
	combout => \INST_GPR|r_REGISTER[30][7]~10_combout\);

-- Location: FF_X20_Y17_N17
\INST_GPR|r_REGISTER[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~36_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[30][7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[30][7]~q\);

-- Location: LCCOMB_X19_Y17_N26
\INST_GPR|r_REGISTER[22][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[22][7]~feeder_combout\ = \INST_GPR|r_REGISTER~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~36_combout\,
	combout => \INST_GPR|r_REGISTER[22][7]~feeder_combout\);

-- Location: LCCOMB_X26_Y21_N8
\INST_GPR|r_REGISTER[22][7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[22][7]~8_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|r_REGISTER[21][7]~2_combout\ & \INST_GPR|Decoder0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[21][7]~2_combout\,
	datab => \i_CORE_RESET~input_o\,
	datac => \INST_GPR|Decoder0~5_combout\,
	datad => \INST_control_unit|Mux7~2_combout\,
	combout => \INST_GPR|r_REGISTER[22][7]~8_combout\);

-- Location: FF_X19_Y17_N27
\INST_GPR|r_REGISTER[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[22][7]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[22][7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[22][7]~q\);

-- Location: LCCOMB_X21_Y20_N28
\INST_GPR|r_REGISTER[26][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[26][7]~feeder_combout\ = \INST_GPR|r_REGISTER~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~36_combout\,
	combout => \INST_GPR|r_REGISTER[26][7]~feeder_combout\);

-- Location: LCCOMB_X23_Y20_N26
\INST_GPR|r_REGISTER[26][7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[26][7]~7_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|Decoder0~4_combout\ & \INST_GPR|r_REGISTER[21][7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_CORE_RESET~input_o\,
	datab => \INST_GPR|Decoder0~4_combout\,
	datac => \INST_GPR|r_REGISTER[21][7]~2_combout\,
	datad => \INST_control_unit|Mux7~2_combout\,
	combout => \INST_GPR|r_REGISTER[26][7]~7_combout\);

-- Location: FF_X21_Y20_N29
\INST_GPR|r_REGISTER[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[26][7]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[26][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[26][7]~q\);

-- Location: LCCOMB_X21_Y19_N22
\INST_GPR|r_REGISTER[18][7]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[18][7]~9_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|Decoder0~6_combout\ & \INST_GPR|r_REGISTER[21][7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|Mux7~2_combout\,
	datab => \i_CORE_RESET~input_o\,
	datac => \INST_GPR|Decoder0~6_combout\,
	datad => \INST_GPR|r_REGISTER[21][7]~2_combout\,
	combout => \INST_GPR|r_REGISTER[18][7]~9_combout\);

-- Location: FF_X20_Y17_N29
\INST_GPR|r_REGISTER[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~36_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[18][7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[18][7]~q\);

-- Location: LCCOMB_X20_Y17_N28
\INST_GPR|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux0~0_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & (((\INST_instruction_decoder|o_REGISTER_A\(3))))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_instruction_decoder|o_REGISTER_A\(3) & (\INST_GPR|r_REGISTER[26][7]~q\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|r_REGISTER[18][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_GPR|r_REGISTER[26][7]~q\,
	datac => \INST_GPR|r_REGISTER[18][7]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(3),
	combout => \INST_GPR|Mux0~0_combout\);

-- Location: LCCOMB_X19_Y17_N14
\INST_GPR|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux0~1_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_GPR|Mux0~0_combout\ & (\INST_GPR|r_REGISTER[30][7]~q\)) # (!\INST_GPR|Mux0~0_combout\ & ((\INST_GPR|r_REGISTER[22][7]~q\))))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) 
-- & (((\INST_GPR|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_GPR|r_REGISTER[30][7]~q\,
	datac => \INST_GPR|r_REGISTER[22][7]~q\,
	datad => \INST_GPR|Mux0~0_combout\,
	combout => \INST_GPR|Mux0~1_combout\);

-- Location: LCCOMB_X24_Y20_N16
\INST_GPR|r_REGISTER[31][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[31][7]~feeder_combout\ = \INST_GPR|r_REGISTER~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~36_combout\,
	combout => \INST_GPR|r_REGISTER[31][7]~feeder_combout\);

-- Location: LCCOMB_X26_Y20_N28
\INST_GPR|r_REGISTER[31][7]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[31][7]~18_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|r_REGISTER[21][7]~2_combout\ & \INST_GPR|Decoder0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[21][7]~2_combout\,
	datab => \INST_GPR|Decoder0~15_combout\,
	datac => \i_CORE_RESET~input_o\,
	datad => \INST_control_unit|Mux7~2_combout\,
	combout => \INST_GPR|r_REGISTER[31][7]~18_combout\);

-- Location: FF_X24_Y20_N17
\INST_GPR|r_REGISTER[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[31][7]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[31][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[31][7]~q\);

-- Location: LCCOMB_X20_Y18_N26
\INST_GPR|r_REGISTER[27][7]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[27][7]~16_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|r_REGISTER[21][7]~2_combout\ & \INST_GPR|Decoder0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[21][7]~2_combout\,
	datab => \INST_control_unit|Mux7~2_combout\,
	datac => \i_CORE_RESET~input_o\,
	datad => \INST_GPR|Decoder0~13_combout\,
	combout => \INST_GPR|r_REGISTER[27][7]~16_combout\);

-- Location: FF_X21_Y20_N27
\INST_GPR|r_REGISTER[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~36_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[27][7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[27][7]~q\);

-- Location: LCCOMB_X22_Y20_N14
\INST_GPR|r_REGISTER[23][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[23][7]~feeder_combout\ = \INST_GPR|r_REGISTER~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~36_combout\,
	combout => \INST_GPR|r_REGISTER[23][7]~feeder_combout\);

-- Location: LCCOMB_X19_Y21_N30
\INST_GPR|r_REGISTER[23][7]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[23][7]~15_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|Decoder0~12_combout\ & \INST_GPR|r_REGISTER[21][7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|Mux7~2_combout\,
	datab => \i_CORE_RESET~input_o\,
	datac => \INST_GPR|Decoder0~12_combout\,
	datad => \INST_GPR|r_REGISTER[21][7]~2_combout\,
	combout => \INST_GPR|r_REGISTER[23][7]~15_combout\);

-- Location: FF_X22_Y20_N15
\INST_GPR|r_REGISTER[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[23][7]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[23][7]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[23][7]~q\);

-- Location: LCCOMB_X26_Y20_N18
\INST_GPR|r_REGISTER[19][7]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[19][7]~17_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|r_REGISTER[21][7]~2_combout\ & \INST_GPR|Decoder0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_CORE_RESET~input_o\,
	datab => \INST_control_unit|Mux7~2_combout\,
	datac => \INST_GPR|r_REGISTER[21][7]~2_combout\,
	datad => \INST_GPR|Decoder0~14_combout\,
	combout => \INST_GPR|r_REGISTER[19][7]~17_combout\);

-- Location: FF_X22_Y20_N9
\INST_GPR|r_REGISTER[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~36_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[19][7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[19][7]~q\);

-- Location: LCCOMB_X22_Y20_N8
\INST_GPR|Mux0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux0~7_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & (((\INST_instruction_decoder|o_REGISTER_A\(2))))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_instruction_decoder|o_REGISTER_A\(2) & (\INST_GPR|r_REGISTER[23][7]~q\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_GPR|r_REGISTER[19][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(3),
	datab => \INST_GPR|r_REGISTER[23][7]~q\,
	datac => \INST_GPR|r_REGISTER[19][7]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(2),
	combout => \INST_GPR|Mux0~7_combout\);

-- Location: LCCOMB_X24_Y20_N14
\INST_GPR|Mux0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux0~8_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|Mux0~7_combout\ & (\INST_GPR|r_REGISTER[31][7]~q\)) # (!\INST_GPR|Mux0~7_combout\ & ((\INST_GPR|r_REGISTER[27][7]~q\))))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) 
-- & (((\INST_GPR|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(3),
	datab => \INST_GPR|r_REGISTER[31][7]~q\,
	datac => \INST_GPR|r_REGISTER[27][7]~q\,
	datad => \INST_GPR|Mux0~7_combout\,
	combout => \INST_GPR|Mux0~8_combout\);

-- Location: LCCOMB_X21_Y19_N24
\INST_GPR|r_REGISTER[17][7]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[17][7]~5_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|Decoder0~2_combout\ & \INST_GPR|r_REGISTER[21][7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|Mux7~2_combout\,
	datab => \i_CORE_RESET~input_o\,
	datac => \INST_GPR|Decoder0~2_combout\,
	datad => \INST_GPR|r_REGISTER[21][7]~2_combout\,
	combout => \INST_GPR|r_REGISTER[17][7]~5_combout\);

-- Location: FF_X22_Y18_N7
\INST_GPR|r_REGISTER[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~36_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[17][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[17][7]~q\);

-- Location: LCCOMB_X20_Y18_N16
\INST_GPR|r_REGISTER[21][7]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[21][7]~3_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|r_REGISTER[21][7]~2_combout\ & \INST_GPR|Decoder0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[21][7]~2_combout\,
	datab => \INST_control_unit|Mux7~2_combout\,
	datac => \i_CORE_RESET~input_o\,
	datad => \INST_GPR|Decoder0~0_combout\,
	combout => \INST_GPR|r_REGISTER[21][7]~3_combout\);

-- Location: FF_X22_Y18_N5
\INST_GPR|r_REGISTER[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~36_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[21][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[21][7]~q\);

-- Location: LCCOMB_X22_Y18_N6
\INST_GPR|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux0~2_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_instruction_decoder|o_REGISTER_A\(3)) # ((\INST_GPR|r_REGISTER[21][7]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & (!\INST_instruction_decoder|o_REGISTER_A\(3) & 
-- (\INST_GPR|r_REGISTER[17][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_instruction_decoder|o_REGISTER_A\(3),
	datac => \INST_GPR|r_REGISTER[17][7]~q\,
	datad => \INST_GPR|r_REGISTER[21][7]~q\,
	combout => \INST_GPR|Mux0~2_combout\);

-- Location: LCCOMB_X21_Y19_N30
\INST_GPR|r_REGISTER[25][7]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[25][7]~4_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|Decoder0~1_combout\ & \INST_GPR|r_REGISTER[21][7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|Mux7~2_combout\,
	datab => \INST_GPR|Decoder0~1_combout\,
	datac => \i_CORE_RESET~input_o\,
	datad => \INST_GPR|r_REGISTER[21][7]~2_combout\,
	combout => \INST_GPR|r_REGISTER[25][7]~4_combout\);

-- Location: FF_X21_Y18_N1
\INST_GPR|r_REGISTER[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~36_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[25][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[25][7]~q\);

-- Location: LCCOMB_X20_Y18_N14
\INST_GPR|r_REGISTER[29][7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[29][7]~6_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|r_REGISTER[21][7]~2_combout\ & \INST_GPR|Decoder0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[21][7]~2_combout\,
	datab => \INST_GPR|Decoder0~3_combout\,
	datac => \i_CORE_RESET~input_o\,
	datad => \INST_control_unit|Mux7~2_combout\,
	combout => \INST_GPR|r_REGISTER[29][7]~6_combout\);

-- Location: FF_X21_Y18_N11
\INST_GPR|r_REGISTER[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~36_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[29][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[29][7]~q\);

-- Location: LCCOMB_X21_Y18_N10
\INST_GPR|Mux0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux0~3_combout\ = (\INST_GPR|Mux0~2_combout\ & (((\INST_GPR|r_REGISTER[29][7]~q\) # (!\INST_instruction_decoder|o_REGISTER_A\(3))))) # (!\INST_GPR|Mux0~2_combout\ & (\INST_GPR|r_REGISTER[25][7]~q\ & 
-- ((\INST_instruction_decoder|o_REGISTER_A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux0~2_combout\,
	datab => \INST_GPR|r_REGISTER[25][7]~q\,
	datac => \INST_GPR|r_REGISTER[29][7]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(3),
	combout => \INST_GPR|Mux0~3_combout\);

-- Location: LCCOMB_X20_Y18_N28
\INST_GPR|r_REGISTER[24][7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[24][7]~11_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|Decoder0~8_combout\ & \INST_GPR|r_REGISTER[21][7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_CORE_RESET~input_o\,
	datab => \INST_control_unit|Mux7~2_combout\,
	datac => \INST_GPR|Decoder0~8_combout\,
	datad => \INST_GPR|r_REGISTER[21][7]~2_combout\,
	combout => \INST_GPR|r_REGISTER[24][7]~11_combout\);

-- Location: FF_X21_Y17_N21
\INST_GPR|r_REGISTER[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~36_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[24][7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[24][7]~q\);

-- Location: LCCOMB_X21_Y19_N0
\INST_GPR|r_REGISTER[16][7]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[16][7]~13_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|Decoder0~10_combout\ & \INST_GPR|r_REGISTER[21][7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|Mux7~2_combout\,
	datab => \INST_GPR|Decoder0~10_combout\,
	datac => \i_CORE_RESET~input_o\,
	datad => \INST_GPR|r_REGISTER[21][7]~2_combout\,
	combout => \INST_GPR|r_REGISTER[16][7]~13_combout\);

-- Location: FF_X21_Y17_N15
\INST_GPR|r_REGISTER[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~36_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[16][7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[16][7]~q\);

-- Location: LCCOMB_X21_Y17_N14
\INST_GPR|Mux0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux0~4_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & (((\INST_instruction_decoder|o_REGISTER_A\(3))))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_instruction_decoder|o_REGISTER_A\(3) & (\INST_GPR|r_REGISTER[24][7]~q\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|r_REGISTER[16][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[24][7]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(2),
	datac => \INST_GPR|r_REGISTER[16][7]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(3),
	combout => \INST_GPR|Mux0~4_combout\);

-- Location: LCCOMB_X19_Y21_N20
\INST_GPR|r_REGISTER[28][7]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[28][7]~14_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|Decoder0~11_combout\ & \INST_GPR|r_REGISTER[21][7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|Mux7~2_combout\,
	datab => \i_CORE_RESET~input_o\,
	datac => \INST_GPR|Decoder0~11_combout\,
	datad => \INST_GPR|r_REGISTER[21][7]~2_combout\,
	combout => \INST_GPR|r_REGISTER[28][7]~14_combout\);

-- Location: FF_X22_Y17_N27
\INST_GPR|r_REGISTER[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~36_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[28][7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[28][7]~q\);

-- Location: LCCOMB_X26_Y21_N2
\INST_GPR|r_REGISTER[20][7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[20][7]~12_combout\ = (!\INST_control_unit|Mux7~2_combout\ & ((\i_CORE_RESET~input_o\) # ((\INST_GPR|r_REGISTER[21][7]~2_combout\ & \INST_GPR|Decoder0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_control_unit|Mux7~2_combout\,
	datab => \i_CORE_RESET~input_o\,
	datac => \INST_GPR|r_REGISTER[21][7]~2_combout\,
	datad => \INST_GPR|Decoder0~9_combout\,
	combout => \INST_GPR|r_REGISTER[20][7]~12_combout\);

-- Location: FF_X22_Y17_N21
\INST_GPR|r_REGISTER[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~36_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[20][7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[20][7]~q\);

-- Location: LCCOMB_X22_Y17_N26
\INST_GPR|Mux0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux0~5_combout\ = (\INST_GPR|Mux0~4_combout\ & (((\INST_GPR|r_REGISTER[28][7]~q\)) # (!\INST_instruction_decoder|o_REGISTER_A\(2)))) # (!\INST_GPR|Mux0~4_combout\ & (\INST_instruction_decoder|o_REGISTER_A\(2) & 
-- ((\INST_GPR|r_REGISTER[20][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux0~4_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(2),
	datac => \INST_GPR|r_REGISTER[28][7]~q\,
	datad => \INST_GPR|r_REGISTER[20][7]~q\,
	combout => \INST_GPR|Mux0~5_combout\);

-- Location: LCCOMB_X23_Y18_N20
\INST_GPR|Mux0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux0~6_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & (\INST_instruction_decoder|o_REGISTER_A\(0))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_instruction_decoder|o_REGISTER_A\(0) & (\INST_GPR|Mux0~3_combout\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|Mux0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_instruction_decoder|o_REGISTER_A\(0),
	datac => \INST_GPR|Mux0~3_combout\,
	datad => \INST_GPR|Mux0~5_combout\,
	combout => \INST_GPR|Mux0~6_combout\);

-- Location: LCCOMB_X23_Y18_N26
\INST_GPR|Mux0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux0~9_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|Mux0~6_combout\ & ((\INST_GPR|Mux0~8_combout\))) # (!\INST_GPR|Mux0~6_combout\ & (\INST_GPR|Mux0~1_combout\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & 
-- (((\INST_GPR|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_GPR|Mux0~1_combout\,
	datac => \INST_GPR|Mux0~8_combout\,
	datad => \INST_GPR|Mux0~6_combout\,
	combout => \INST_GPR|Mux0~9_combout\);

-- Location: LCCOMB_X20_Y18_N18
\INST_GPR|Mux0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux0~20_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(4) & ((\INST_GPR|Mux0~9_combout\))) # (!\INST_instruction_decoder|o_REGISTER_A\(4) & (\INST_GPR|Mux0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(4),
	datab => \INST_GPR|Mux0~19_combout\,
	datac => \INST_GPR|Mux0~9_combout\,
	combout => \INST_GPR|Mux0~20_combout\);

-- Location: FF_X20_Y18_N19
\INST_GPR|o_GPR_ALU_data_A[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|Mux0~20_combout\,
	ena => \INST_control_unit|ALT_INV_Mux7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|o_GPR_ALU_data_A\(7));

-- Location: FF_X19_Y17_N11
\INST_instruction_decoder|o_REGISTER_B[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(16),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_REGISTER_B\(3));

-- Location: LCCOMB_X22_Y20_N2
\INST_GPR|Mux8~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux8~7_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & (((\INST_GPR|r_REGISTER[23][7]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(3))))) # (!\INST_instruction_decoder|o_REGISTER_B\(2) & (\INST_GPR|r_REGISTER[19][7]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[19][7]~q\,
	datab => \INST_GPR|r_REGISTER[23][7]~q\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(2),
	datad => \INST_instruction_decoder|o_REGISTER_B\(3),
	combout => \INST_GPR|Mux8~7_combout\);

-- Location: LCCOMB_X21_Y20_N26
\INST_GPR|Mux8~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux8~8_combout\ = (\INST_GPR|Mux8~7_combout\ & (((\INST_GPR|r_REGISTER[31][7]~q\)) # (!\INST_instruction_decoder|o_REGISTER_B\(3)))) # (!\INST_GPR|Mux8~7_combout\ & (\INST_instruction_decoder|o_REGISTER_B\(3) & (\INST_GPR|r_REGISTER[27][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux8~7_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(3),
	datac => \INST_GPR|r_REGISTER[27][7]~q\,
	datad => \INST_GPR|r_REGISTER[31][7]~q\,
	combout => \INST_GPR|Mux8~8_combout\);

-- Location: LCCOMB_X20_Y17_N14
\INST_GPR|Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux8~0_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & ((\INST_GPR|r_REGISTER[26][7]~q\) # ((\INST_instruction_decoder|o_REGISTER_B\(2))))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) & (((!\INST_instruction_decoder|o_REGISTER_B\(2) 
-- & \INST_GPR|r_REGISTER[18][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(3),
	datab => \INST_GPR|r_REGISTER[26][7]~q\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(2),
	datad => \INST_GPR|r_REGISTER[18][7]~q\,
	combout => \INST_GPR|Mux8~0_combout\);

-- Location: LCCOMB_X20_Y17_N16
\INST_GPR|Mux8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux8~1_combout\ = (\INST_GPR|Mux8~0_combout\ & (((\INST_GPR|r_REGISTER[30][7]~q\) # (!\INST_instruction_decoder|o_REGISTER_B\(2))))) # (!\INST_GPR|Mux8~0_combout\ & (\INST_GPR|r_REGISTER[22][7]~q\ & 
-- ((\INST_instruction_decoder|o_REGISTER_B\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[22][7]~q\,
	datab => \INST_GPR|Mux8~0_combout\,
	datac => \INST_GPR|r_REGISTER[30][7]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(2),
	combout => \INST_GPR|Mux8~1_combout\);

-- Location: LCCOMB_X19_Y21_N18
\INST_InstrucReg|r_register[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_InstrucReg|r_register[14]~feeder_combout\ = \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(14),
	combout => \INST_InstrucReg|r_register[14]~feeder_combout\);

-- Location: FF_X19_Y21_N19
\INST_InstrucReg|r_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_InstrucReg|r_register[14]~feeder_combout\,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(14));

-- Location: FF_X26_Y19_N31
\INST_instruction_decoder|o_REGISTER_B[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(14),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_REGISTER_B\(1));

-- Location: LCCOMB_X19_Y22_N20
\INST_InstrucReg|r_register[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_InstrucReg|r_register[13]~feeder_combout\ = \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(13),
	combout => \INST_InstrucReg|r_register[13]~feeder_combout\);

-- Location: FF_X19_Y22_N21
\INST_InstrucReg|r_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_InstrucReg|r_register[13]~feeder_combout\,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(13));

-- Location: FF_X26_Y19_N9
\INST_instruction_decoder|o_REGISTER_B[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(13),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_REGISTER_B\(0));

-- Location: LCCOMB_X22_Y18_N4
\INST_GPR|Mux8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux8~2_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & (((\INST_GPR|r_REGISTER[21][7]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(3))))) # (!\INST_instruction_decoder|o_REGISTER_B\(2) & (\INST_GPR|r_REGISTER[17][7]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[17][7]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(2),
	datac => \INST_GPR|r_REGISTER[21][7]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(3),
	combout => \INST_GPR|Mux8~2_combout\);

-- Location: LCCOMB_X21_Y18_N0
\INST_GPR|Mux8~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux8~3_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & ((\INST_GPR|Mux8~2_combout\ & (\INST_GPR|r_REGISTER[29][7]~q\)) # (!\INST_GPR|Mux8~2_combout\ & ((\INST_GPR|r_REGISTER[25][7]~q\))))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) 
-- & (((\INST_GPR|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[29][7]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(3),
	datac => \INST_GPR|r_REGISTER[25][7]~q\,
	datad => \INST_GPR|Mux8~2_combout\,
	combout => \INST_GPR|Mux8~3_combout\);

-- Location: LCCOMB_X21_Y17_N20
\INST_GPR|Mux8~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux8~4_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & (((\INST_GPR|r_REGISTER[24][7]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(2))))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) & (\INST_GPR|r_REGISTER[16][7]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(3),
	datab => \INST_GPR|r_REGISTER[16][7]~q\,
	datac => \INST_GPR|r_REGISTER[24][7]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(2),
	combout => \INST_GPR|Mux8~4_combout\);

-- Location: LCCOMB_X22_Y17_N20
\INST_GPR|Mux8~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux8~5_combout\ = (\INST_GPR|Mux8~4_combout\ & ((\INST_GPR|r_REGISTER[28][7]~q\) # ((!\INST_instruction_decoder|o_REGISTER_B\(2))))) # (!\INST_GPR|Mux8~4_combout\ & (((\INST_GPR|r_REGISTER[20][7]~q\ & 
-- \INST_instruction_decoder|o_REGISTER_B\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[28][7]~q\,
	datab => \INST_GPR|Mux8~4_combout\,
	datac => \INST_GPR|r_REGISTER[20][7]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(2),
	combout => \INST_GPR|Mux8~5_combout\);

-- Location: LCCOMB_X20_Y18_N12
\INST_GPR|Mux8~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux8~6_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_instruction_decoder|o_REGISTER_B\(1)) # ((\INST_GPR|Mux8~3_combout\)))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) & (!\INST_instruction_decoder|o_REGISTER_B\(1) & 
-- ((\INST_GPR|Mux8~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(0),
	datab => \INST_instruction_decoder|o_REGISTER_B\(1),
	datac => \INST_GPR|Mux8~3_combout\,
	datad => \INST_GPR|Mux8~5_combout\,
	combout => \INST_GPR|Mux8~6_combout\);

-- Location: LCCOMB_X20_Y18_N22
\INST_GPR|Mux8~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux8~9_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_GPR|Mux8~6_combout\ & (\INST_GPR|Mux8~8_combout\)) # (!\INST_GPR|Mux8~6_combout\ & ((\INST_GPR|Mux8~1_combout\))))) # (!\INST_instruction_decoder|o_REGISTER_B\(1) & 
-- (((\INST_GPR|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux8~8_combout\,
	datab => \INST_GPR|Mux8~1_combout\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(1),
	datad => \INST_GPR|Mux8~6_combout\,
	combout => \INST_GPR|Mux8~9_combout\);

-- Location: LCCOMB_X20_Y18_N0
\INST_GPR|Mux8~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux8~17_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_GPR|r_REGISTER[14][7]~q\) # ((\INST_instruction_decoder|o_REGISTER_B\(0))))) # (!\INST_instruction_decoder|o_REGISTER_B\(1) & (((!\INST_instruction_decoder|o_REGISTER_B\(0) 
-- & \INST_GPR|r_REGISTER[12][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[14][7]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(1),
	datac => \INST_instruction_decoder|o_REGISTER_B\(0),
	datad => \INST_GPR|r_REGISTER[12][7]~q\,
	combout => \INST_GPR|Mux8~17_combout\);

-- Location: LCCOMB_X20_Y18_N2
\INST_GPR|Mux8~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux8~18_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_GPR|Mux8~17_combout\ & (\INST_GPR|r_REGISTER[15][7]~q\)) # (!\INST_GPR|Mux8~17_combout\ & ((\INST_GPR|r_REGISTER[13][7]~q\))))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(0) & (((\INST_GPR|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[15][7]~q\,
	datab => \INST_GPR|r_REGISTER[13][7]~q\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(0),
	datad => \INST_GPR|Mux8~17_combout\,
	combout => \INST_GPR|Mux8~18_combout\);

-- Location: LCCOMB_X27_Y19_N20
\INST_GPR|Mux8~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux8~10_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & (((\INST_instruction_decoder|o_REGISTER_B\(0))))) # (!\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_GPR|r_REGISTER[9][7]~q\))) 
-- # (!\INST_instruction_decoder|o_REGISTER_B\(0) & (\INST_GPR|r_REGISTER[8][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[8][7]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(1),
	datac => \INST_GPR|r_REGISTER[9][7]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(0),
	combout => \INST_GPR|Mux8~10_combout\);

-- Location: LCCOMB_X26_Y19_N30
\INST_GPR|Mux8~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux8~11_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_GPR|Mux8~10_combout\ & ((\INST_GPR|r_REGISTER[11][7]~q\))) # (!\INST_GPR|Mux8~10_combout\ & (\INST_GPR|r_REGISTER[10][7]~q\)))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(1) & (((\INST_GPR|Mux8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[10][7]~q\,
	datab => \INST_GPR|r_REGISTER[11][7]~q\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(1),
	datad => \INST_GPR|Mux8~10_combout\,
	combout => \INST_GPR|Mux8~11_combout\);

-- Location: LCCOMB_X22_Y21_N2
\INST_GPR|Mux8~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux8~12_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & (((\INST_GPR|r_REGISTER[6][7]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(0))))) # (!\INST_instruction_decoder|o_REGISTER_B\(1) & (\INST_GPR|r_REGISTER[4][7]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(1),
	datab => \INST_GPR|r_REGISTER[4][7]~q\,
	datac => \INST_GPR|r_REGISTER[6][7]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(0),
	combout => \INST_GPR|Mux8~12_combout\);

-- Location: LCCOMB_X22_Y21_N12
\INST_GPR|Mux8~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux8~13_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_GPR|Mux8~12_combout\ & ((\INST_GPR|r_REGISTER[7][7]~q\))) # (!\INST_GPR|Mux8~12_combout\ & (\INST_GPR|r_REGISTER[5][7]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) 
-- & (((\INST_GPR|Mux8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[5][7]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(0),
	datac => \INST_GPR|r_REGISTER[7][7]~q\,
	datad => \INST_GPR|Mux8~12_combout\,
	combout => \INST_GPR|Mux8~13_combout\);

-- Location: LCCOMB_X24_Y19_N24
\INST_GPR|Mux8~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux8~14_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & (((\INST_GPR|r_REGISTER[1][7]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) & (\INST_GPR|r_REGISTER[0][7]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[0][7]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(0),
	datac => \INST_GPR|r_REGISTER[1][7]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(1),
	combout => \INST_GPR|Mux8~14_combout\);

-- Location: LCCOMB_X24_Y21_N10
\INST_GPR|Mux8~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux8~15_combout\ = (\INST_GPR|Mux8~14_combout\ & (((\INST_GPR|r_REGISTER[3][7]~q\) # (!\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_GPR|Mux8~14_combout\ & (\INST_GPR|r_REGISTER[2][7]~q\ & 
-- ((\INST_instruction_decoder|o_REGISTER_B\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux8~14_combout\,
	datab => \INST_GPR|r_REGISTER[2][7]~q\,
	datac => \INST_GPR|r_REGISTER[3][7]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(1),
	combout => \INST_GPR|Mux8~15_combout\);

-- Location: LCCOMB_X20_Y21_N28
\INST_GPR|Mux8~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux8~16_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & (\INST_instruction_decoder|o_REGISTER_B\(2))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) & ((\INST_instruction_decoder|o_REGISTER_B\(2) & (\INST_GPR|Mux8~13_combout\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(2) & ((\INST_GPR|Mux8~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(3),
	datab => \INST_instruction_decoder|o_REGISTER_B\(2),
	datac => \INST_GPR|Mux8~13_combout\,
	datad => \INST_GPR|Mux8~15_combout\,
	combout => \INST_GPR|Mux8~16_combout\);

-- Location: LCCOMB_X20_Y18_N24
\INST_GPR|Mux8~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux8~19_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & ((\INST_GPR|Mux8~16_combout\ & (\INST_GPR|Mux8~18_combout\)) # (!\INST_GPR|Mux8~16_combout\ & ((\INST_GPR|Mux8~11_combout\))))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) & 
-- (((\INST_GPR|Mux8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(3),
	datab => \INST_GPR|Mux8~18_combout\,
	datac => \INST_GPR|Mux8~11_combout\,
	datad => \INST_GPR|Mux8~16_combout\,
	combout => \INST_GPR|Mux8~19_combout\);

-- Location: LCCOMB_X20_Y18_N4
\INST_GPR|Mux8~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux8~20_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(4) & (\INST_GPR|Mux8~9_combout\)) # (!\INST_instruction_decoder|o_REGISTER_B\(4) & ((\INST_GPR|Mux8~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(4),
	datac => \INST_GPR|Mux8~9_combout\,
	datad => \INST_GPR|Mux8~19_combout\,
	combout => \INST_GPR|Mux8~20_combout\);

-- Location: FF_X20_Y18_N5
\INST_GPR|o_GPR_ALU_data_B[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|Mux8~20_combout\,
	ena => \INST_control_unit|ALT_INV_Mux7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|o_GPR_ALU_data_B\(7));

-- Location: LCCOMB_X19_Y18_N22
\INST_B_imm_multiplexer|o_DATA[7]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_B_imm_multiplexer|o_DATA[7]~1_combout\ = (\INST_instruction_decoder|o_IMM_enable~q\ & (\INST_instruction_decoder|o_Address_PROG\(9))) # (!\INST_instruction_decoder|o_IMM_enable~q\ & ((\INST_GPR|o_GPR_ALU_data_B\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_instruction_decoder|o_Address_PROG\(9),
	datac => \INST_instruction_decoder|o_IMM_enable~q\,
	datad => \INST_GPR|o_GPR_ALU_data_B\(7),
	combout => \INST_B_imm_multiplexer|o_DATA[7]~1_combout\);

-- Location: LCCOMB_X17_Y18_N0
\INST_ALU|Mux0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux0~10_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & (\INST_B_imm_multiplexer|o_DATA[7]~1_combout\ & ((!\INST_GPR|o_GPR_ALU_data_A\(7))))) # (!\INST_instruction_decoder|o_OPCODE\(1) & (((\INST_ALU|r_ALU_Result\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datab => \INST_B_imm_multiplexer|o_DATA[7]~1_combout\,
	datac => \INST_ALU|r_ALU_Result\(7),
	datad => \INST_GPR|o_GPR_ALU_data_A\(7),
	combout => \INST_ALU|Mux0~10_combout\);

-- Location: LCCOMB_X16_Y18_N0
\INST_ALU|Mux0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux0~11_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_instruction_decoder|o_OPCODE\(0) & (\INST_GPR|o_GPR_ALU_data_A\(7))) # (!\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_ALU|Mux0~10_combout\))))) # 
-- (!\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_ALU|Mux0~10_combout\))) # (!\INST_instruction_decoder|o_OPCODE\(0) & (\INST_GPR|o_GPR_ALU_data_A\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datab => \INST_GPR|o_GPR_ALU_data_A\(7),
	datac => \INST_ALU|Mux0~10_combout\,
	datad => \INST_instruction_decoder|o_OPCODE\(0),
	combout => \INST_ALU|Mux0~11_combout\);

-- Location: LCCOMB_X19_Y18_N6
\INST_ALU|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux0~2_combout\ = (\INST_instruction_decoder|o_OPCODE\(0) & (((\INST_instruction_decoder|o_OPCODE\(1))))) # (!\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_instruction_decoder|o_OPCODE\(1) & (\INST_B_imm_multiplexer|o_DATA[7]~1_combout\)) # 
-- (!\INST_instruction_decoder|o_OPCODE\(1) & ((!\INST_GPR|o_GPR_ALU_data_A\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[7]~1_combout\,
	datab => \INST_GPR|o_GPR_ALU_data_A\(7),
	datac => \INST_instruction_decoder|o_OPCODE\(0),
	datad => \INST_instruction_decoder|o_OPCODE\(1),
	combout => \INST_ALU|Mux0~2_combout\);

-- Location: LCCOMB_X26_Y20_N24
\INST_GPR|r_REGISTER~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER~1_combout\ = (!\INST_GPR|r_REGISTER~0_combout\ & ((\INST_instruction_decoder|o_BUS_select\(1) & ((\INST_MEMORY_CONTROL|o_MC_MUX_data\(0)))) # (!\INST_instruction_decoder|o_BUS_select\(1) & (\INST_ALU|r_ALU_Result\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_BUS_select\(1),
	datab => \INST_ALU|r_ALU_Result\(0),
	datac => \INST_GPR|r_REGISTER~0_combout\,
	datad => \INST_MEMORY_CONTROL|o_MC_MUX_data\(0),
	combout => \INST_GPR|r_REGISTER~1_combout\);

-- Location: LCCOMB_X22_Y21_N20
\INST_GPR|r_REGISTER[6][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[6][0]~feeder_combout\ = \INST_GPR|r_REGISTER~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~1_combout\,
	combout => \INST_GPR|r_REGISTER[6][0]~feeder_combout\);

-- Location: FF_X22_Y21_N21
\INST_GPR|r_REGISTER[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[6][0]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[6][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[6][0]~q\);

-- Location: LCCOMB_X22_Y21_N26
\INST_GPR|r_REGISTER[7][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[7][0]~feeder_combout\ = \INST_GPR|r_REGISTER~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~1_combout\,
	combout => \INST_GPR|r_REGISTER[7][0]~feeder_combout\);

-- Location: FF_X22_Y21_N27
\INST_GPR|r_REGISTER[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[7][0]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[7][7]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[7][0]~q\);

-- Location: LCCOMB_X24_Y21_N20
\INST_GPR|r_REGISTER[5][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[5][0]~feeder_combout\ = \INST_GPR|r_REGISTER~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~1_combout\,
	combout => \INST_GPR|r_REGISTER[5][0]~feeder_combout\);

-- Location: FF_X24_Y21_N21
\INST_GPR|r_REGISTER[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[5][0]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[5][7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[5][0]~q\);

-- Location: LCCOMB_X23_Y21_N8
\INST_GPR|r_REGISTER[4][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[4][0]~feeder_combout\ = \INST_GPR|r_REGISTER~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~1_combout\,
	combout => \INST_GPR|r_REGISTER[4][0]~feeder_combout\);

-- Location: FF_X23_Y21_N9
\INST_GPR|r_REGISTER[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[4][0]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[4][7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[4][0]~q\);

-- Location: LCCOMB_X23_Y21_N16
\INST_GPR|Mux7~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux7~10_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|r_REGISTER[5][0]~q\) # ((\INST_instruction_decoder|o_REGISTER_A\(1))))) # (!\INST_instruction_decoder|o_REGISTER_A\(0) & (((\INST_GPR|r_REGISTER[4][0]~q\ & 
-- !\INST_instruction_decoder|o_REGISTER_A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[5][0]~q\,
	datab => \INST_GPR|r_REGISTER[4][0]~q\,
	datac => \INST_instruction_decoder|o_REGISTER_A\(0),
	datad => \INST_instruction_decoder|o_REGISTER_A\(1),
	combout => \INST_GPR|Mux7~10_combout\);

-- Location: LCCOMB_X22_Y21_N22
\INST_GPR|Mux7~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux7~11_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|Mux7~10_combout\ & ((\INST_GPR|r_REGISTER[7][0]~q\))) # (!\INST_GPR|Mux7~10_combout\ & (\INST_GPR|r_REGISTER[6][0]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) 
-- & (((\INST_GPR|Mux7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_GPR|r_REGISTER[6][0]~q\,
	datac => \INST_GPR|r_REGISTER[7][0]~q\,
	datad => \INST_GPR|Mux7~10_combout\,
	combout => \INST_GPR|Mux7~11_combout\);

-- Location: LCCOMB_X24_Y20_N2
\INST_GPR|r_REGISTER[14][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[14][0]~feeder_combout\ = \INST_GPR|r_REGISTER~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~1_combout\,
	combout => \INST_GPR|r_REGISTER[14][0]~feeder_combout\);

-- Location: FF_X24_Y20_N3
\INST_GPR|r_REGISTER[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[14][0]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[14][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[14][0]~q\);

-- Location: LCCOMB_X26_Y20_N16
\INST_GPR|r_REGISTER[15][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[15][0]~feeder_combout\ = \INST_GPR|r_REGISTER~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~1_combout\,
	combout => \INST_GPR|r_REGISTER[15][0]~feeder_combout\);

-- Location: FF_X26_Y20_N17
\INST_GPR|r_REGISTER[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[15][0]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[15][7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[15][0]~q\);

-- Location: FF_X24_Y18_N31
\INST_GPR|r_REGISTER[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~1_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[12][7]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[12][0]~q\);

-- Location: FF_X24_Y18_N25
\INST_GPR|r_REGISTER[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~1_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[13][7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[13][0]~q\);

-- Location: LCCOMB_X24_Y18_N30
\INST_GPR|Mux7~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux7~17_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & (\INST_instruction_decoder|o_REGISTER_A\(0))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|r_REGISTER[13][0]~q\))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(0) & (\INST_GPR|r_REGISTER[12][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_instruction_decoder|o_REGISTER_A\(0),
	datac => \INST_GPR|r_REGISTER[12][0]~q\,
	datad => \INST_GPR|r_REGISTER[13][0]~q\,
	combout => \INST_GPR|Mux7~17_combout\);

-- Location: LCCOMB_X24_Y20_N30
\INST_GPR|Mux7~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux7~18_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|Mux7~17_combout\ & ((\INST_GPR|r_REGISTER[15][0]~q\))) # (!\INST_GPR|Mux7~17_combout\ & (\INST_GPR|r_REGISTER[14][0]~q\)))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(1) & (((\INST_GPR|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_GPR|r_REGISTER[14][0]~q\,
	datac => \INST_GPR|r_REGISTER[15][0]~q\,
	datad => \INST_GPR|Mux7~17_combout\,
	combout => \INST_GPR|Mux7~18_combout\);

-- Location: LCCOMB_X27_Y19_N0
\INST_GPR|r_REGISTER[9][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[9][0]~feeder_combout\ = \INST_GPR|r_REGISTER~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~1_combout\,
	combout => \INST_GPR|r_REGISTER[9][0]~feeder_combout\);

-- Location: FF_X27_Y19_N1
\INST_GPR|r_REGISTER[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[9][0]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[9][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[9][0]~q\);

-- Location: LCCOMB_X23_Y19_N20
\INST_GPR|r_REGISTER[11][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[11][0]~feeder_combout\ = \INST_GPR|r_REGISTER~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~1_combout\,
	combout => \INST_GPR|r_REGISTER[11][0]~feeder_combout\);

-- Location: FF_X23_Y19_N21
\INST_GPR|r_REGISTER[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[11][0]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[11][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[11][0]~q\);

-- Location: FF_X26_Y19_N25
\INST_GPR|r_REGISTER[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~1_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[10][7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[10][0]~q\);

-- Location: FF_X27_Y19_N23
\INST_GPR|r_REGISTER[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~1_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[8][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[8][0]~q\);

-- Location: LCCOMB_X27_Y19_N22
\INST_GPR|Mux7~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux7~12_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & (((\INST_instruction_decoder|o_REGISTER_A\(1))))) # (!\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_instruction_decoder|o_REGISTER_A\(1) & (\INST_GPR|r_REGISTER[10][0]~q\)) 
-- # (!\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|r_REGISTER[8][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(0),
	datab => \INST_GPR|r_REGISTER[10][0]~q\,
	datac => \INST_GPR|r_REGISTER[8][0]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(1),
	combout => \INST_GPR|Mux7~12_combout\);

-- Location: LCCOMB_X23_Y19_N22
\INST_GPR|Mux7~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux7~13_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|Mux7~12_combout\ & ((\INST_GPR|r_REGISTER[11][0]~q\))) # (!\INST_GPR|Mux7~12_combout\ & (\INST_GPR|r_REGISTER[9][0]~q\)))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(0) & (((\INST_GPR|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[9][0]~q\,
	datab => \INST_GPR|r_REGISTER[11][0]~q\,
	datac => \INST_instruction_decoder|o_REGISTER_A\(0),
	datad => \INST_GPR|Mux7~12_combout\,
	combout => \INST_GPR|Mux7~13_combout\);

-- Location: FF_X23_Y19_N29
\INST_GPR|r_REGISTER[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~1_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[3][7]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[3][0]~q\);

-- Location: LCCOMB_X24_Y17_N24
\INST_GPR|r_REGISTER[2][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[2][0]~feeder_combout\ = \INST_GPR|r_REGISTER~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~1_combout\,
	combout => \INST_GPR|r_REGISTER[2][0]~feeder_combout\);

-- Location: FF_X24_Y17_N25
\INST_GPR|r_REGISTER[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[2][0]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[2][7]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[2][0]~q\);

-- Location: FF_X24_Y19_N19
\INST_GPR|r_REGISTER[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~1_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[0][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[0][0]~q\);

-- Location: LCCOMB_X24_Y17_N14
\INST_GPR|Mux7~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux7~14_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|r_REGISTER[2][0]~q\) # ((\INST_instruction_decoder|o_REGISTER_A\(0))))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & (((\INST_GPR|r_REGISTER[0][0]~q\ & 
-- !\INST_instruction_decoder|o_REGISTER_A\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_GPR|r_REGISTER[2][0]~q\,
	datac => \INST_GPR|r_REGISTER[0][0]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(0),
	combout => \INST_GPR|Mux7~14_combout\);

-- Location: LCCOMB_X24_Y19_N4
\INST_GPR|r_REGISTER[1][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[1][0]~feeder_combout\ = \INST_GPR|r_REGISTER~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~1_combout\,
	combout => \INST_GPR|r_REGISTER[1][0]~feeder_combout\);

-- Location: FF_X24_Y19_N5
\INST_GPR|r_REGISTER[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[1][0]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[1][7]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[1][0]~q\);

-- Location: LCCOMB_X23_Y19_N24
\INST_GPR|Mux7~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux7~15_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|Mux7~14_combout\ & (\INST_GPR|r_REGISTER[3][0]~q\)) # (!\INST_GPR|Mux7~14_combout\ & ((\INST_GPR|r_REGISTER[1][0]~q\))))) # (!\INST_instruction_decoder|o_REGISTER_A\(0) 
-- & (((\INST_GPR|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(0),
	datab => \INST_GPR|r_REGISTER[3][0]~q\,
	datac => \INST_GPR|Mux7~14_combout\,
	datad => \INST_GPR|r_REGISTER[1][0]~q\,
	combout => \INST_GPR|Mux7~15_combout\);

-- Location: LCCOMB_X23_Y19_N6
\INST_GPR|Mux7~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux7~16_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & (\INST_instruction_decoder|o_REGISTER_A\(3))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_instruction_decoder|o_REGISTER_A\(3) & (\INST_GPR|Mux7~13_combout\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|Mux7~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_instruction_decoder|o_REGISTER_A\(3),
	datac => \INST_GPR|Mux7~13_combout\,
	datad => \INST_GPR|Mux7~15_combout\,
	combout => \INST_GPR|Mux7~16_combout\);

-- Location: LCCOMB_X22_Y19_N12
\INST_GPR|Mux7~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux7~19_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_GPR|Mux7~16_combout\ & ((\INST_GPR|Mux7~18_combout\))) # (!\INST_GPR|Mux7~16_combout\ & (\INST_GPR|Mux7~11_combout\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & 
-- (((\INST_GPR|Mux7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux7~11_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(2),
	datac => \INST_GPR|Mux7~18_combout\,
	datad => \INST_GPR|Mux7~16_combout\,
	combout => \INST_GPR|Mux7~19_combout\);

-- Location: FF_X21_Y18_N15
\INST_GPR|r_REGISTER[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~1_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[29][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[29][0]~q\);

-- Location: FF_X22_Y18_N17
\INST_GPR|r_REGISTER[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~1_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[21][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[21][0]~q\);

-- Location: FF_X22_Y18_N11
\INST_GPR|r_REGISTER[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~1_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[17][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[17][0]~q\);

-- Location: FF_X21_Y18_N13
\INST_GPR|r_REGISTER[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~1_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[25][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[25][0]~q\);

-- Location: LCCOMB_X22_Y18_N10
\INST_GPR|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux7~0_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & (\INST_instruction_decoder|o_REGISTER_A\(3))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|r_REGISTER[25][0]~q\))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(3) & (\INST_GPR|r_REGISTER[17][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_instruction_decoder|o_REGISTER_A\(3),
	datac => \INST_GPR|r_REGISTER[17][0]~q\,
	datad => \INST_GPR|r_REGISTER[25][0]~q\,
	combout => \INST_GPR|Mux7~0_combout\);

-- Location: LCCOMB_X22_Y18_N16
\INST_GPR|Mux7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux7~1_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_GPR|Mux7~0_combout\ & (\INST_GPR|r_REGISTER[29][0]~q\)) # (!\INST_GPR|Mux7~0_combout\ & ((\INST_GPR|r_REGISTER[21][0]~q\))))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) 
-- & (((\INST_GPR|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[29][0]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(2),
	datac => \INST_GPR|r_REGISTER[21][0]~q\,
	datad => \INST_GPR|Mux7~0_combout\,
	combout => \INST_GPR|Mux7~1_combout\);

-- Location: LCCOMB_X20_Y17_N6
\INST_GPR|r_REGISTER[30][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[30][0]~feeder_combout\ = \INST_GPR|r_REGISTER~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~1_combout\,
	combout => \INST_GPR|r_REGISTER[30][0]~feeder_combout\);

-- Location: FF_X20_Y17_N7
\INST_GPR|r_REGISTER[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[30][0]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[30][7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[30][0]~q\);

-- Location: FF_X21_Y20_N1
\INST_GPR|r_REGISTER[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~1_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[26][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[26][0]~q\);

-- Location: LCCOMB_X19_Y17_N0
\INST_GPR|r_REGISTER[22][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[22][0]~feeder_combout\ = \INST_GPR|r_REGISTER~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~1_combout\,
	combout => \INST_GPR|r_REGISTER[22][0]~feeder_combout\);

-- Location: FF_X19_Y17_N1
\INST_GPR|r_REGISTER[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[22][0]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[22][7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[22][0]~q\);

-- Location: FF_X20_Y17_N13
\INST_GPR|r_REGISTER[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~1_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[18][7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[18][0]~q\);

-- Location: LCCOMB_X20_Y17_N12
\INST_GPR|Mux7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux7~2_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & (((\INST_instruction_decoder|o_REGISTER_A\(2))))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_instruction_decoder|o_REGISTER_A\(2) & (\INST_GPR|r_REGISTER[22][0]~q\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_GPR|r_REGISTER[18][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[22][0]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(3),
	datac => \INST_GPR|r_REGISTER[18][0]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(2),
	combout => \INST_GPR|Mux7~2_combout\);

-- Location: LCCOMB_X21_Y20_N0
\INST_GPR|Mux7~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux7~3_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|Mux7~2_combout\ & (\INST_GPR|r_REGISTER[30][0]~q\)) # (!\INST_GPR|Mux7~2_combout\ & ((\INST_GPR|r_REGISTER[26][0]~q\))))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) 
-- & (((\INST_GPR|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(3),
	datab => \INST_GPR|r_REGISTER[30][0]~q\,
	datac => \INST_GPR|r_REGISTER[26][0]~q\,
	datad => \INST_GPR|Mux7~2_combout\,
	combout => \INST_GPR|Mux7~3_combout\);

-- Location: FF_X21_Y17_N11
\INST_GPR|r_REGISTER[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~1_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[16][7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[16][0]~q\);

-- Location: LCCOMB_X22_Y17_N4
\INST_GPR|r_REGISTER[20][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[20][0]~feeder_combout\ = \INST_GPR|r_REGISTER~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~1_combout\,
	combout => \INST_GPR|r_REGISTER[20][0]~feeder_combout\);

-- Location: FF_X22_Y17_N5
\INST_GPR|r_REGISTER[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[20][0]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[20][7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[20][0]~q\);

-- Location: LCCOMB_X21_Y21_N20
\INST_GPR|Mux7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux7~4_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_instruction_decoder|o_REGISTER_A\(3)) # ((\INST_GPR|r_REGISTER[20][0]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & (!\INST_instruction_decoder|o_REGISTER_A\(3) & 
-- (\INST_GPR|r_REGISTER[16][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_instruction_decoder|o_REGISTER_A\(3),
	datac => \INST_GPR|r_REGISTER[16][0]~q\,
	datad => \INST_GPR|r_REGISTER[20][0]~q\,
	combout => \INST_GPR|Mux7~4_combout\);

-- Location: FF_X21_Y17_N25
\INST_GPR|r_REGISTER[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~1_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[24][7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[24][0]~q\);

-- Location: FF_X22_Y17_N11
\INST_GPR|r_REGISTER[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~1_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[28][7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[28][0]~q\);

-- Location: LCCOMB_X22_Y17_N10
\INST_GPR|Mux7~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux7~5_combout\ = (\INST_GPR|Mux7~4_combout\ & (((\INST_GPR|r_REGISTER[28][0]~q\) # (!\INST_instruction_decoder|o_REGISTER_A\(3))))) # (!\INST_GPR|Mux7~4_combout\ & (\INST_GPR|r_REGISTER[24][0]~q\ & 
-- ((\INST_instruction_decoder|o_REGISTER_A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux7~4_combout\,
	datab => \INST_GPR|r_REGISTER[24][0]~q\,
	datac => \INST_GPR|r_REGISTER[28][0]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(3),
	combout => \INST_GPR|Mux7~5_combout\);

-- Location: LCCOMB_X22_Y21_N14
\INST_GPR|Mux7~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux7~6_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_instruction_decoder|o_REGISTER_A\(0)) # ((\INST_GPR|Mux7~3_combout\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & (!\INST_instruction_decoder|o_REGISTER_A\(0) & 
-- ((\INST_GPR|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_instruction_decoder|o_REGISTER_A\(0),
	datac => \INST_GPR|Mux7~3_combout\,
	datad => \INST_GPR|Mux7~5_combout\,
	combout => \INST_GPR|Mux7~6_combout\);

-- Location: FF_X21_Y19_N3
\INST_GPR|r_REGISTER[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~1_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[23][7]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[23][0]~q\);

-- Location: LCCOMB_X24_Y20_N20
\INST_GPR|r_REGISTER[31][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[31][0]~feeder_combout\ = \INST_GPR|r_REGISTER~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~1_combout\,
	combout => \INST_GPR|r_REGISTER[31][0]~feeder_combout\);

-- Location: FF_X24_Y20_N21
\INST_GPR|r_REGISTER[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[31][0]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[31][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[31][0]~q\);

-- Location: LCCOMB_X21_Y20_N4
\INST_GPR|r_REGISTER[27][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[27][0]~feeder_combout\ = \INST_GPR|r_REGISTER~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~1_combout\,
	combout => \INST_GPR|r_REGISTER[27][0]~feeder_combout\);

-- Location: FF_X21_Y20_N5
\INST_GPR|r_REGISTER[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[27][0]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[27][7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[27][0]~q\);

-- Location: FF_X22_Y20_N21
\INST_GPR|r_REGISTER[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~1_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[19][7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[19][0]~q\);

-- Location: LCCOMB_X22_Y20_N20
\INST_GPR|Mux7~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux7~7_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|r_REGISTER[27][0]~q\) # ((\INST_instruction_decoder|o_REGISTER_A\(2))))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) & (((\INST_GPR|r_REGISTER[19][0]~q\ & 
-- !\INST_instruction_decoder|o_REGISTER_A\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(3),
	datab => \INST_GPR|r_REGISTER[27][0]~q\,
	datac => \INST_GPR|r_REGISTER[19][0]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(2),
	combout => \INST_GPR|Mux7~7_combout\);

-- Location: LCCOMB_X23_Y20_N0
\INST_GPR|Mux7~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux7~8_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_GPR|Mux7~7_combout\ & ((\INST_GPR|r_REGISTER[31][0]~q\))) # (!\INST_GPR|Mux7~7_combout\ & (\INST_GPR|r_REGISTER[23][0]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) 
-- & (((\INST_GPR|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[23][0]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(2),
	datac => \INST_GPR|r_REGISTER[31][0]~q\,
	datad => \INST_GPR|Mux7~7_combout\,
	combout => \INST_GPR|Mux7~8_combout\);

-- Location: LCCOMB_X22_Y21_N0
\INST_GPR|Mux7~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux7~9_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|Mux7~6_combout\ & ((\INST_GPR|Mux7~8_combout\))) # (!\INST_GPR|Mux7~6_combout\ & (\INST_GPR|Mux7~1_combout\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(0) & 
-- (((\INST_GPR|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux7~1_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(0),
	datac => \INST_GPR|Mux7~6_combout\,
	datad => \INST_GPR|Mux7~8_combout\,
	combout => \INST_GPR|Mux7~9_combout\);

-- Location: LCCOMB_X22_Y19_N16
\INST_GPR|Mux7~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux7~20_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(4) & ((\INST_GPR|Mux7~9_combout\))) # (!\INST_instruction_decoder|o_REGISTER_A\(4) & (\INST_GPR|Mux7~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux7~19_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(4),
	datac => \INST_GPR|Mux7~9_combout\,
	combout => \INST_GPR|Mux7~20_combout\);

-- Location: FF_X22_Y19_N17
\INST_GPR|o_GPR_ALU_data_A[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|Mux7~20_combout\,
	ena => \INST_control_unit|ALT_INV_Mux7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|o_GPR_ALU_data_A\(0));

-- Location: LCCOMB_X24_Y19_N18
\INST_GPR|Mux15~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux15~14_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & (((\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_instruction_decoder|o_REGISTER_B\(1) & (\INST_GPR|r_REGISTER[2][0]~q\)) 
-- # (!\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_GPR|r_REGISTER[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[2][0]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(0),
	datac => \INST_GPR|r_REGISTER[0][0]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(1),
	combout => \INST_GPR|Mux15~14_combout\);

-- Location: LCCOMB_X23_Y19_N28
\INST_GPR|Mux15~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux15~15_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_GPR|Mux15~14_combout\ & ((\INST_GPR|r_REGISTER[3][0]~q\))) # (!\INST_GPR|Mux15~14_combout\ & (\INST_GPR|r_REGISTER[1][0]~q\)))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(0) & (((\INST_GPR|Mux15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[1][0]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(0),
	datac => \INST_GPR|r_REGISTER[3][0]~q\,
	datad => \INST_GPR|Mux15~14_combout\,
	combout => \INST_GPR|Mux15~15_combout\);

-- Location: LCCOMB_X26_Y19_N24
\INST_GPR|Mux15~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux15~12_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_instruction_decoder|o_REGISTER_B\(0)) # ((\INST_GPR|r_REGISTER[10][0]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_B\(1) & (!\INST_instruction_decoder|o_REGISTER_B\(0) 
-- & ((\INST_GPR|r_REGISTER[8][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(1),
	datab => \INST_instruction_decoder|o_REGISTER_B\(0),
	datac => \INST_GPR|r_REGISTER[10][0]~q\,
	datad => \INST_GPR|r_REGISTER[8][0]~q\,
	combout => \INST_GPR|Mux15~12_combout\);

-- Location: LCCOMB_X23_Y19_N18
\INST_GPR|Mux15~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux15~13_combout\ = (\INST_GPR|Mux15~12_combout\ & ((\INST_GPR|r_REGISTER[11][0]~q\) # ((!\INST_instruction_decoder|o_REGISTER_B\(0))))) # (!\INST_GPR|Mux15~12_combout\ & (((\INST_instruction_decoder|o_REGISTER_B\(0) & 
-- \INST_GPR|r_REGISTER[9][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux15~12_combout\,
	datab => \INST_GPR|r_REGISTER[11][0]~q\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(0),
	datad => \INST_GPR|r_REGISTER[9][0]~q\,
	combout => \INST_GPR|Mux15~13_combout\);

-- Location: LCCOMB_X21_Y19_N6
\INST_GPR|Mux15~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux15~16_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & ((\INST_instruction_decoder|o_REGISTER_B\(2)) # ((\INST_GPR|Mux15~13_combout\)))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) & (!\INST_instruction_decoder|o_REGISTER_B\(2) & 
-- (\INST_GPR|Mux15~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(3),
	datab => \INST_instruction_decoder|o_REGISTER_B\(2),
	datac => \INST_GPR|Mux15~15_combout\,
	datad => \INST_GPR|Mux15~13_combout\,
	combout => \INST_GPR|Mux15~16_combout\);

-- Location: LCCOMB_X24_Y18_N24
\INST_GPR|Mux15~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux15~17_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & (((\INST_GPR|r_REGISTER[13][0]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) & (\INST_GPR|r_REGISTER[12][0]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(0),
	datab => \INST_GPR|r_REGISTER[12][0]~q\,
	datac => \INST_GPR|r_REGISTER[13][0]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(1),
	combout => \INST_GPR|Mux15~17_combout\);

-- Location: LCCOMB_X24_Y20_N0
\INST_GPR|Mux15~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux15~18_combout\ = (\INST_GPR|Mux15~17_combout\ & ((\INST_GPR|r_REGISTER[15][0]~q\) # ((!\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_GPR|Mux15~17_combout\ & (((\INST_GPR|r_REGISTER[14][0]~q\ & 
-- \INST_instruction_decoder|o_REGISTER_B\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[15][0]~q\,
	datab => \INST_GPR|r_REGISTER[14][0]~q\,
	datac => \INST_GPR|Mux15~17_combout\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(1),
	combout => \INST_GPR|Mux15~18_combout\);

-- Location: LCCOMB_X23_Y21_N10
\INST_GPR|Mux15~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux15~10_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & (((\INST_instruction_decoder|o_REGISTER_B\(0))))) # (!\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_instruction_decoder|o_REGISTER_B\(0) & (\INST_GPR|r_REGISTER[5][0]~q\)) 
-- # (!\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_GPR|r_REGISTER[4][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[5][0]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(1),
	datac => \INST_GPR|r_REGISTER[4][0]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(0),
	combout => \INST_GPR|Mux15~10_combout\);

-- Location: LCCOMB_X22_Y21_N8
\INST_GPR|Mux15~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux15~11_combout\ = (\INST_GPR|Mux15~10_combout\ & ((\INST_GPR|r_REGISTER[7][0]~q\) # ((!\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_GPR|Mux15~10_combout\ & (((\INST_GPR|r_REGISTER[6][0]~q\ & 
-- \INST_instruction_decoder|o_REGISTER_B\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[7][0]~q\,
	datab => \INST_GPR|r_REGISTER[6][0]~q\,
	datac => \INST_GPR|Mux15~10_combout\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(1),
	combout => \INST_GPR|Mux15~11_combout\);

-- Location: LCCOMB_X21_Y19_N8
\INST_GPR|Mux15~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux15~19_combout\ = (\INST_GPR|Mux15~16_combout\ & (((\INST_GPR|Mux15~18_combout\)) # (!\INST_instruction_decoder|o_REGISTER_B\(2)))) # (!\INST_GPR|Mux15~16_combout\ & (\INST_instruction_decoder|o_REGISTER_B\(2) & 
-- ((\INST_GPR|Mux15~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux15~16_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(2),
	datac => \INST_GPR|Mux15~18_combout\,
	datad => \INST_GPR|Mux15~11_combout\,
	combout => \INST_GPR|Mux15~19_combout\);

-- Location: LCCOMB_X19_Y17_N16
\INST_GPR|Mux15~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux15~2_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & (((\INST_instruction_decoder|o_REGISTER_B\(2))))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) & ((\INST_instruction_decoder|o_REGISTER_B\(2) & 
-- ((\INST_GPR|r_REGISTER[22][0]~q\))) # (!\INST_instruction_decoder|o_REGISTER_B\(2) & (\INST_GPR|r_REGISTER[18][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(3),
	datab => \INST_GPR|r_REGISTER[18][0]~q\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(2),
	datad => \INST_GPR|r_REGISTER[22][0]~q\,
	combout => \INST_GPR|Mux15~2_combout\);

-- Location: LCCOMB_X21_Y20_N6
\INST_GPR|Mux15~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux15~3_combout\ = (\INST_GPR|Mux15~2_combout\ & (((\INST_GPR|r_REGISTER[30][0]~q\)) # (!\INST_instruction_decoder|o_REGISTER_B\(3)))) # (!\INST_GPR|Mux15~2_combout\ & (\INST_instruction_decoder|o_REGISTER_B\(3) & 
-- ((\INST_GPR|r_REGISTER[26][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux15~2_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(3),
	datac => \INST_GPR|r_REGISTER[30][0]~q\,
	datad => \INST_GPR|r_REGISTER[26][0]~q\,
	combout => \INST_GPR|Mux15~3_combout\);

-- Location: LCCOMB_X21_Y17_N10
\INST_GPR|Mux15~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux15~4_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & ((\INST_GPR|r_REGISTER[20][0]~q\) # ((\INST_instruction_decoder|o_REGISTER_B\(3))))) # (!\INST_instruction_decoder|o_REGISTER_B\(2) & (((\INST_GPR|r_REGISTER[16][0]~q\ & 
-- !\INST_instruction_decoder|o_REGISTER_B\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[20][0]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(2),
	datac => \INST_GPR|r_REGISTER[16][0]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(3),
	combout => \INST_GPR|Mux15~4_combout\);

-- Location: LCCOMB_X21_Y17_N24
\INST_GPR|Mux15~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux15~5_combout\ = (\INST_GPR|Mux15~4_combout\ & ((\INST_GPR|r_REGISTER[28][0]~q\) # ((!\INST_instruction_decoder|o_REGISTER_B\(3))))) # (!\INST_GPR|Mux15~4_combout\ & (((\INST_GPR|r_REGISTER[24][0]~q\ & 
-- \INST_instruction_decoder|o_REGISTER_B\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux15~4_combout\,
	datab => \INST_GPR|r_REGISTER[28][0]~q\,
	datac => \INST_GPR|r_REGISTER[24][0]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(3),
	combout => \INST_GPR|Mux15~5_combout\);

-- Location: LCCOMB_X21_Y19_N20
\INST_GPR|Mux15~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux15~6_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & (((\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_instruction_decoder|o_REGISTER_B\(1) & (\INST_GPR|Mux15~3_combout\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_GPR|Mux15~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(0),
	datab => \INST_GPR|Mux15~3_combout\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(1),
	datad => \INST_GPR|Mux15~5_combout\,
	combout => \INST_GPR|Mux15~6_combout\);

-- Location: LCCOMB_X21_Y18_N12
\INST_GPR|Mux15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux15~0_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & (((\INST_GPR|r_REGISTER[25][0]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(2))))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) & (\INST_GPR|r_REGISTER[17][0]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[17][0]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(3),
	datac => \INST_GPR|r_REGISTER[25][0]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(2),
	combout => \INST_GPR|Mux15~0_combout\);

-- Location: LCCOMB_X21_Y18_N14
\INST_GPR|Mux15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux15~1_combout\ = (\INST_GPR|Mux15~0_combout\ & (((\INST_GPR|r_REGISTER[29][0]~q\) # (!\INST_instruction_decoder|o_REGISTER_B\(2))))) # (!\INST_GPR|Mux15~0_combout\ & (\INST_GPR|r_REGISTER[21][0]~q\ & 
-- ((\INST_instruction_decoder|o_REGISTER_B\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux15~0_combout\,
	datab => \INST_GPR|r_REGISTER[21][0]~q\,
	datac => \INST_GPR|r_REGISTER[29][0]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(2),
	combout => \INST_GPR|Mux15~1_combout\);

-- Location: LCCOMB_X21_Y20_N30
\INST_GPR|Mux15~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux15~7_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & (((\INST_GPR|r_REGISTER[27][0]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(2))))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) & (\INST_GPR|r_REGISTER[19][0]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[19][0]~q\,
	datab => \INST_GPR|r_REGISTER[27][0]~q\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(3),
	datad => \INST_instruction_decoder|o_REGISTER_B\(2),
	combout => \INST_GPR|Mux15~7_combout\);

-- Location: LCCOMB_X21_Y19_N2
\INST_GPR|Mux15~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux15~8_combout\ = (\INST_GPR|Mux15~7_combout\ & (((\INST_GPR|r_REGISTER[31][0]~q\)) # (!\INST_instruction_decoder|o_REGISTER_B\(2)))) # (!\INST_GPR|Mux15~7_combout\ & (\INST_instruction_decoder|o_REGISTER_B\(2) & 
-- (\INST_GPR|r_REGISTER[23][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux15~7_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(2),
	datac => \INST_GPR|r_REGISTER[23][0]~q\,
	datad => \INST_GPR|r_REGISTER[31][0]~q\,
	combout => \INST_GPR|Mux15~8_combout\);

-- Location: LCCOMB_X21_Y19_N16
\INST_GPR|Mux15~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux15~9_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_GPR|Mux15~6_combout\ & ((\INST_GPR|Mux15~8_combout\))) # (!\INST_GPR|Mux15~6_combout\ & (\INST_GPR|Mux15~1_combout\)))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) & 
-- (\INST_GPR|Mux15~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(0),
	datab => \INST_GPR|Mux15~6_combout\,
	datac => \INST_GPR|Mux15~1_combout\,
	datad => \INST_GPR|Mux15~8_combout\,
	combout => \INST_GPR|Mux15~9_combout\);

-- Location: LCCOMB_X21_Y19_N4
\INST_GPR|Mux15~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux15~20_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(4) & ((\INST_GPR|Mux15~9_combout\))) # (!\INST_instruction_decoder|o_REGISTER_B\(4) & (\INST_GPR|Mux15~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(4),
	datac => \INST_GPR|Mux15~19_combout\,
	datad => \INST_GPR|Mux15~9_combout\,
	combout => \INST_GPR|Mux15~20_combout\);

-- Location: FF_X21_Y19_N5
\INST_GPR|o_GPR_ALU_data_B[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|Mux15~20_combout\,
	ena => \INST_control_unit|ALT_INV_Mux7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|o_GPR_ALU_data_B\(0));

-- Location: LCCOMB_X19_Y19_N8
\INST_B_imm_multiplexer|o_DATA[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_B_imm_multiplexer|o_DATA[0]~0_combout\ = (\INST_instruction_decoder|o_IMM_enable~q\ & (\INST_instruction_decoder|o_Address_PROG\(2))) # (!\INST_instruction_decoder|o_IMM_enable~q\ & ((\INST_GPR|o_GPR_ALU_data_B\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_instruction_decoder|o_Address_PROG\(2),
	datac => \INST_instruction_decoder|o_IMM_enable~q\,
	datad => \INST_GPR|o_GPR_ALU_data_B\(0),
	combout => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\);

-- Location: LCCOMB_X19_Y18_N26
\INST_ALU|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Equal0~2_combout\ = (\INST_GPR|o_GPR_ALU_data_A\(0) & (\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(7) $ (!\INST_B_imm_multiplexer|o_DATA[7]~1_combout\)))) # (!\INST_GPR|o_GPR_ALU_data_A\(0) & 
-- (!\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(7) $ (!\INST_B_imm_multiplexer|o_DATA[7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(0),
	datab => \INST_GPR|o_GPR_ALU_data_A\(7),
	datac => \INST_B_imm_multiplexer|o_DATA[7]~1_combout\,
	datad => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	combout => \INST_ALU|Equal0~2_combout\);

-- Location: LCCOMB_X26_Y19_N12
\INST_GPR|r_REGISTER[10][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[10][5]~feeder_combout\ = \INST_GPR|r_REGISTER~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~38_combout\,
	combout => \INST_GPR|r_REGISTER[10][5]~feeder_combout\);

-- Location: FF_X26_Y19_N13
\INST_GPR|r_REGISTER[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[10][5]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[10][7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[10][5]~q\);

-- Location: LCCOMB_X26_Y18_N0
\INST_GPR|r_REGISTER[11][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[11][5]~feeder_combout\ = \INST_GPR|r_REGISTER~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~38_combout\,
	combout => \INST_GPR|r_REGISTER[11][5]~feeder_combout\);

-- Location: FF_X26_Y18_N1
\INST_GPR|r_REGISTER[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[11][5]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[11][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[11][5]~q\);

-- Location: FF_X27_Y19_N27
\INST_GPR|r_REGISTER[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~38_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[8][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[8][5]~q\);

-- Location: FF_X27_Y19_N29
\INST_GPR|r_REGISTER[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~38_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[9][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[9][5]~q\);

-- Location: LCCOMB_X27_Y19_N28
\INST_GPR|Mux10~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux10~10_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & (((\INST_instruction_decoder|o_REGISTER_B\(0))))) # (!\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_instruction_decoder|o_REGISTER_B\(0) & 
-- ((\INST_GPR|r_REGISTER[9][5]~q\))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) & (\INST_GPR|r_REGISTER[8][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[8][5]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(1),
	datac => \INST_GPR|r_REGISTER[9][5]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(0),
	combout => \INST_GPR|Mux10~10_combout\);

-- Location: LCCOMB_X26_Y19_N6
\INST_GPR|Mux10~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux10~11_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_GPR|Mux10~10_combout\ & ((\INST_GPR|r_REGISTER[11][5]~q\))) # (!\INST_GPR|Mux10~10_combout\ & (\INST_GPR|r_REGISTER[10][5]~q\)))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(1) & (((\INST_GPR|Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[10][5]~q\,
	datab => \INST_GPR|r_REGISTER[11][5]~q\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(1),
	datad => \INST_GPR|Mux10~10_combout\,
	combout => \INST_GPR|Mux10~11_combout\);

-- Location: FF_X24_Y20_N13
\INST_GPR|r_REGISTER[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~38_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[14][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[14][5]~q\);

-- Location: FF_X24_Y18_N3
\INST_GPR|r_REGISTER[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~38_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[12][7]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[12][5]~q\);

-- Location: LCCOMB_X24_Y20_N12
\INST_GPR|Mux10~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux10~17_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & (\INST_instruction_decoder|o_REGISTER_B\(1))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_instruction_decoder|o_REGISTER_B\(1) & (\INST_GPR|r_REGISTER[14][5]~q\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_GPR|r_REGISTER[12][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(0),
	datab => \INST_instruction_decoder|o_REGISTER_B\(1),
	datac => \INST_GPR|r_REGISTER[14][5]~q\,
	datad => \INST_GPR|r_REGISTER[12][5]~q\,
	combout => \INST_GPR|Mux10~17_combout\);

-- Location: FF_X26_Y20_N27
\INST_GPR|r_REGISTER[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER~38_combout\,
	ena => \INST_GPR|r_REGISTER[15][7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[15][5]~q\);

-- Location: FF_X24_Y18_N1
\INST_GPR|r_REGISTER[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~38_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[13][7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[13][5]~q\);

-- Location: LCCOMB_X24_Y20_N10
\INST_GPR|Mux10~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux10~18_combout\ = (\INST_GPR|Mux10~17_combout\ & ((\INST_GPR|r_REGISTER[15][5]~q\) # ((!\INST_instruction_decoder|o_REGISTER_B\(0))))) # (!\INST_GPR|Mux10~17_combout\ & (((\INST_GPR|r_REGISTER[13][5]~q\ & 
-- \INST_instruction_decoder|o_REGISTER_B\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux10~17_combout\,
	datab => \INST_GPR|r_REGISTER[15][5]~q\,
	datac => \INST_GPR|r_REGISTER[13][5]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(0),
	combout => \INST_GPR|Mux10~18_combout\);

-- Location: FF_X23_Y19_N1
\INST_GPR|r_REGISTER[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~38_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[3][7]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[3][5]~q\);

-- Location: FF_X24_Y21_N31
\INST_GPR|r_REGISTER[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~38_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[2][7]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[2][5]~q\);

-- Location: FF_X24_Y19_N7
\INST_GPR|r_REGISTER[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~38_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[0][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[0][5]~q\);

-- Location: FF_X24_Y19_N17
\INST_GPR|r_REGISTER[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~38_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[1][7]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[1][5]~q\);

-- Location: LCCOMB_X24_Y19_N16
\INST_GPR|Mux10~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux10~14_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & (((\INST_GPR|r_REGISTER[1][5]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) & (\INST_GPR|r_REGISTER[0][5]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[0][5]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(0),
	datac => \INST_GPR|r_REGISTER[1][5]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(1),
	combout => \INST_GPR|Mux10~14_combout\);

-- Location: LCCOMB_X24_Y21_N30
\INST_GPR|Mux10~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux10~15_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_GPR|Mux10~14_combout\ & (\INST_GPR|r_REGISTER[3][5]~q\)) # (!\INST_GPR|Mux10~14_combout\ & ((\INST_GPR|r_REGISTER[2][5]~q\))))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(1) & (((\INST_GPR|Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(1),
	datab => \INST_GPR|r_REGISTER[3][5]~q\,
	datac => \INST_GPR|r_REGISTER[2][5]~q\,
	datad => \INST_GPR|Mux10~14_combout\,
	combout => \INST_GPR|Mux10~15_combout\);

-- Location: LCCOMB_X26_Y21_N10
\INST_GPR|r_REGISTER[7][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[7][5]~feeder_combout\ = \INST_GPR|r_REGISTER~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~38_combout\,
	combout => \INST_GPR|r_REGISTER[7][5]~feeder_combout\);

-- Location: FF_X26_Y21_N11
\INST_GPR|r_REGISTER[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[7][5]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[7][7]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[7][5]~q\);

-- Location: LCCOMB_X23_Y21_N20
\INST_GPR|r_REGISTER[4][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[4][5]~feeder_combout\ = \INST_GPR|r_REGISTER~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~38_combout\,
	combout => \INST_GPR|r_REGISTER[4][5]~feeder_combout\);

-- Location: FF_X23_Y21_N21
\INST_GPR|r_REGISTER[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[4][5]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[4][7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[4][5]~q\);

-- Location: FF_X26_Y21_N21
\INST_GPR|r_REGISTER[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~38_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[6][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[6][5]~q\);

-- Location: LCCOMB_X26_Y21_N20
\INST_GPR|Mux10~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux10~12_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & (((\INST_GPR|r_REGISTER[6][5]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(0))))) # (!\INST_instruction_decoder|o_REGISTER_B\(1) & (\INST_GPR|r_REGISTER[4][5]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(1),
	datab => \INST_GPR|r_REGISTER[4][5]~q\,
	datac => \INST_GPR|r_REGISTER[6][5]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(0),
	combout => \INST_GPR|Mux10~12_combout\);

-- Location: LCCOMB_X24_Y21_N2
\INST_GPR|r_REGISTER[5][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[5][5]~feeder_combout\ = \INST_GPR|r_REGISTER~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~38_combout\,
	combout => \INST_GPR|r_REGISTER[5][5]~feeder_combout\);

-- Location: FF_X24_Y21_N3
\INST_GPR|r_REGISTER[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[5][5]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[5][7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[5][5]~q\);

-- Location: LCCOMB_X24_Y21_N28
\INST_GPR|Mux10~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux10~13_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_GPR|Mux10~12_combout\ & (\INST_GPR|r_REGISTER[7][5]~q\)) # (!\INST_GPR|Mux10~12_combout\ & ((\INST_GPR|r_REGISTER[5][5]~q\))))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(0) & (((\INST_GPR|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[7][5]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(0),
	datac => \INST_GPR|Mux10~12_combout\,
	datad => \INST_GPR|r_REGISTER[5][5]~q\,
	combout => \INST_GPR|Mux10~13_combout\);

-- Location: LCCOMB_X24_Y21_N0
\INST_GPR|Mux10~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux10~16_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & ((\INST_instruction_decoder|o_REGISTER_B\(3)) # ((\INST_GPR|Mux10~13_combout\)))) # (!\INST_instruction_decoder|o_REGISTER_B\(2) & (!\INST_instruction_decoder|o_REGISTER_B\(3) & 
-- (\INST_GPR|Mux10~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(2),
	datab => \INST_instruction_decoder|o_REGISTER_B\(3),
	datac => \INST_GPR|Mux10~15_combout\,
	datad => \INST_GPR|Mux10~13_combout\,
	combout => \INST_GPR|Mux10~16_combout\);

-- Location: LCCOMB_X23_Y20_N16
\INST_GPR|Mux10~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux10~19_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & ((\INST_GPR|Mux10~16_combout\ & ((\INST_GPR|Mux10~18_combout\))) # (!\INST_GPR|Mux10~16_combout\ & (\INST_GPR|Mux10~11_combout\)))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) 
-- & (((\INST_GPR|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(3),
	datab => \INST_GPR|Mux10~11_combout\,
	datac => \INST_GPR|Mux10~18_combout\,
	datad => \INST_GPR|Mux10~16_combout\,
	combout => \INST_GPR|Mux10~19_combout\);

-- Location: FF_X21_Y18_N27
\INST_GPR|r_REGISTER[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~38_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[29][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[29][5]~q\);

-- Location: FF_X21_Y18_N5
\INST_GPR|r_REGISTER[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~38_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[25][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[25][5]~q\);

-- Location: FF_X22_Y18_N23
\INST_GPR|r_REGISTER[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~38_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[17][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[17][5]~q\);

-- Location: FF_X22_Y18_N21
\INST_GPR|r_REGISTER[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~38_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[21][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[21][5]~q\);

-- Location: LCCOMB_X22_Y18_N20
\INST_GPR|Mux10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux10~2_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & (((\INST_GPR|r_REGISTER[21][5]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(3))))) # (!\INST_instruction_decoder|o_REGISTER_B\(2) & (\INST_GPR|r_REGISTER[17][5]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[17][5]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(2),
	datac => \INST_GPR|r_REGISTER[21][5]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(3),
	combout => \INST_GPR|Mux10~2_combout\);

-- Location: LCCOMB_X21_Y18_N4
\INST_GPR|Mux10~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux10~3_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & ((\INST_GPR|Mux10~2_combout\ & (\INST_GPR|r_REGISTER[29][5]~q\)) # (!\INST_GPR|Mux10~2_combout\ & ((\INST_GPR|r_REGISTER[25][5]~q\))))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(3) & (((\INST_GPR|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[29][5]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(3),
	datac => \INST_GPR|r_REGISTER[25][5]~q\,
	datad => \INST_GPR|Mux10~2_combout\,
	combout => \INST_GPR|Mux10~3_combout\);

-- Location: FF_X22_Y17_N3
\INST_GPR|r_REGISTER[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~38_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[28][7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[28][5]~q\);

-- Location: FF_X22_Y17_N25
\INST_GPR|r_REGISTER[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~38_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[20][7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[20][5]~q\);

-- Location: FF_X21_Y17_N3
\INST_GPR|r_REGISTER[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~38_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[16][7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[16][5]~q\);

-- Location: LCCOMB_X21_Y17_N28
\INST_GPR|Mux10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux10~4_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & (((\INST_GPR|r_REGISTER[24][5]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(2))))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) & (\INST_GPR|r_REGISTER[16][5]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(3),
	datab => \INST_GPR|r_REGISTER[16][5]~q\,
	datac => \INST_GPR|r_REGISTER[24][5]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(2),
	combout => \INST_GPR|Mux10~4_combout\);

-- Location: LCCOMB_X22_Y17_N24
\INST_GPR|Mux10~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux10~5_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & ((\INST_GPR|Mux10~4_combout\ & (\INST_GPR|r_REGISTER[28][5]~q\)) # (!\INST_GPR|Mux10~4_combout\ & ((\INST_GPR|r_REGISTER[20][5]~q\))))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(2) & (((\INST_GPR|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(2),
	datab => \INST_GPR|r_REGISTER[28][5]~q\,
	datac => \INST_GPR|r_REGISTER[20][5]~q\,
	datad => \INST_GPR|Mux10~4_combout\,
	combout => \INST_GPR|Mux10~5_combout\);

-- Location: LCCOMB_X20_Y20_N0
\INST_GPR|Mux10~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux10~6_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & (((\INST_instruction_decoder|o_REGISTER_B\(0))))) # (!\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_instruction_decoder|o_REGISTER_B\(0) & (\INST_GPR|Mux10~3_combout\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_GPR|Mux10~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(1),
	datab => \INST_GPR|Mux10~3_combout\,
	datac => \INST_GPR|Mux10~5_combout\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(0),
	combout => \INST_GPR|Mux10~6_combout\);

-- Location: FF_X24_Y20_N27
\INST_GPR|r_REGISTER[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~38_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[31][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[31][5]~q\);

-- Location: FF_X21_Y20_N11
\INST_GPR|r_REGISTER[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~38_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[27][7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[27][5]~q\);

-- Location: FF_X22_Y20_N7
\INST_GPR|r_REGISTER[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~38_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[19][7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[19][5]~q\);

-- Location: FF_X22_Y20_N25
\INST_GPR|r_REGISTER[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~38_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[23][7]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[23][5]~q\);

-- Location: LCCOMB_X22_Y20_N24
\INST_GPR|Mux10~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux10~7_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & (((\INST_GPR|r_REGISTER[23][5]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(3))))) # (!\INST_instruction_decoder|o_REGISTER_B\(2) & (\INST_GPR|r_REGISTER[19][5]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[19][5]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(2),
	datac => \INST_GPR|r_REGISTER[23][5]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(3),
	combout => \INST_GPR|Mux10~7_combout\);

-- Location: LCCOMB_X21_Y20_N10
\INST_GPR|Mux10~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux10~8_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & ((\INST_GPR|Mux10~7_combout\ & (\INST_GPR|r_REGISTER[31][5]~q\)) # (!\INST_GPR|Mux10~7_combout\ & ((\INST_GPR|r_REGISTER[27][5]~q\))))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(3) & (((\INST_GPR|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[31][5]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(3),
	datac => \INST_GPR|r_REGISTER[27][5]~q\,
	datad => \INST_GPR|Mux10~7_combout\,
	combout => \INST_GPR|Mux10~8_combout\);

-- Location: FF_X20_Y17_N11
\INST_GPR|r_REGISTER[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~38_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[18][7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[18][5]~q\);

-- Location: FF_X21_Y20_N9
\INST_GPR|r_REGISTER[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~38_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[26][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[26][5]~q\);

-- Location: LCCOMB_X21_Y20_N8
\INST_GPR|Mux10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux10~0_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & (((\INST_GPR|r_REGISTER[26][5]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(2))))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) & (\INST_GPR|r_REGISTER[18][5]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[18][5]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(3),
	datac => \INST_GPR|r_REGISTER[26][5]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(2),
	combout => \INST_GPR|Mux10~0_combout\);

-- Location: FF_X20_Y17_N5
\INST_GPR|r_REGISTER[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~38_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[30][7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[30][5]~q\);

-- Location: LCCOMB_X19_Y17_N28
\INST_GPR|r_REGISTER[22][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[22][5]~feeder_combout\ = \INST_GPR|r_REGISTER~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~38_combout\,
	combout => \INST_GPR|r_REGISTER[22][5]~feeder_combout\);

-- Location: FF_X19_Y17_N29
\INST_GPR|r_REGISTER[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[22][5]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[22][7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[22][5]~q\);

-- Location: LCCOMB_X20_Y17_N4
\INST_GPR|Mux10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux10~1_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & ((\INST_GPR|Mux10~0_combout\ & (\INST_GPR|r_REGISTER[30][5]~q\)) # (!\INST_GPR|Mux10~0_combout\ & ((\INST_GPR|r_REGISTER[22][5]~q\))))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(2) & (\INST_GPR|Mux10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(2),
	datab => \INST_GPR|Mux10~0_combout\,
	datac => \INST_GPR|r_REGISTER[30][5]~q\,
	datad => \INST_GPR|r_REGISTER[22][5]~q\,
	combout => \INST_GPR|Mux10~1_combout\);

-- Location: LCCOMB_X20_Y20_N6
\INST_GPR|Mux10~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux10~9_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_GPR|Mux10~6_combout\ & (\INST_GPR|Mux10~8_combout\)) # (!\INST_GPR|Mux10~6_combout\ & ((\INST_GPR|Mux10~1_combout\))))) # (!\INST_instruction_decoder|o_REGISTER_B\(1) & 
-- (\INST_GPR|Mux10~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(1),
	datab => \INST_GPR|Mux10~6_combout\,
	datac => \INST_GPR|Mux10~8_combout\,
	datad => \INST_GPR|Mux10~1_combout\,
	combout => \INST_GPR|Mux10~9_combout\);

-- Location: LCCOMB_X19_Y20_N24
\INST_GPR|Mux10~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux10~20_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(4) & ((\INST_GPR|Mux10~9_combout\))) # (!\INST_instruction_decoder|o_REGISTER_B\(4) & (\INST_GPR|Mux10~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(4),
	datab => \INST_GPR|Mux10~19_combout\,
	datad => \INST_GPR|Mux10~9_combout\,
	combout => \INST_GPR|Mux10~20_combout\);

-- Location: FF_X19_Y20_N25
\INST_GPR|o_GPR_ALU_data_B[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|Mux10~20_combout\,
	ena => \INST_control_unit|ALT_INV_Mux7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|o_GPR_ALU_data_B\(5));

-- Location: LCCOMB_X19_Y20_N30
\INST_B_imm_multiplexer|o_DATA[5]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_B_imm_multiplexer|o_DATA[5]~3_combout\ = (\INST_instruction_decoder|o_IMM_enable~q\ & ((\INST_instruction_decoder|o_Address_PROG\(7)))) # (!\INST_instruction_decoder|o_IMM_enable~q\ & (\INST_GPR|o_GPR_ALU_data_B\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_GPR|o_GPR_ALU_data_B\(5),
	datac => \INST_instruction_decoder|o_Address_PROG\(7),
	datad => \INST_instruction_decoder|o_IMM_enable~q\,
	combout => \INST_B_imm_multiplexer|o_DATA[5]~3_combout\);

-- Location: FF_X22_Y17_N19
\INST_GPR|r_REGISTER[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~37_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[28][7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[28][6]~q\);

-- Location: FF_X21_Y17_N9
\INST_GPR|r_REGISTER[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~37_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[24][7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[24][6]~q\);

-- Location: FF_X21_Y17_N31
\INST_GPR|r_REGISTER[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~37_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[16][7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[16][6]~q\);

-- Location: FF_X22_Y17_N29
\INST_GPR|r_REGISTER[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~37_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[20][7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[20][6]~q\);

-- Location: LCCOMB_X22_Y17_N28
\INST_GPR|Mux9~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux9~4_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & (((\INST_GPR|r_REGISTER[20][6]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(3))))) # (!\INST_instruction_decoder|o_REGISTER_B\(2) & (\INST_GPR|r_REGISTER[16][6]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[16][6]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(2),
	datac => \INST_GPR|r_REGISTER[20][6]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(3),
	combout => \INST_GPR|Mux9~4_combout\);

-- Location: LCCOMB_X21_Y17_N8
\INST_GPR|Mux9~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux9~5_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & ((\INST_GPR|Mux9~4_combout\ & (\INST_GPR|r_REGISTER[28][6]~q\)) # (!\INST_GPR|Mux9~4_combout\ & ((\INST_GPR|r_REGISTER[24][6]~q\))))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) 
-- & (((\INST_GPR|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(3),
	datab => \INST_GPR|r_REGISTER[28][6]~q\,
	datac => \INST_GPR|r_REGISTER[24][6]~q\,
	datad => \INST_GPR|Mux9~4_combout\,
	combout => \INST_GPR|Mux9~5_combout\);

-- Location: FF_X20_Y17_N1
\INST_GPR|r_REGISTER[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~37_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[30][7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[30][6]~q\);

-- Location: LCCOMB_X19_Y17_N12
\INST_GPR|r_REGISTER[22][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[22][6]~feeder_combout\ = \INST_GPR|r_REGISTER~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~37_combout\,
	combout => \INST_GPR|r_REGISTER[22][6]~feeder_combout\);

-- Location: FF_X19_Y17_N13
\INST_GPR|r_REGISTER[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[22][6]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[22][7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[22][6]~q\);

-- Location: FF_X20_Y17_N31
\INST_GPR|r_REGISTER[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~37_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[18][7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[18][6]~q\);

-- Location: LCCOMB_X19_Y17_N6
\INST_GPR|Mux9~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux9~2_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & (((\INST_instruction_decoder|o_REGISTER_B\(2))))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) & ((\INST_instruction_decoder|o_REGISTER_B\(2) & (\INST_GPR|r_REGISTER[22][6]~q\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(2) & ((\INST_GPR|r_REGISTER[18][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[22][6]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(3),
	datac => \INST_GPR|r_REGISTER[18][6]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(2),
	combout => \INST_GPR|Mux9~2_combout\);

-- Location: LCCOMB_X21_Y20_N24
\INST_GPR|r_REGISTER[26][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[26][6]~feeder_combout\ = \INST_GPR|r_REGISTER~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~37_combout\,
	combout => \INST_GPR|r_REGISTER[26][6]~feeder_combout\);

-- Location: FF_X21_Y20_N25
\INST_GPR|r_REGISTER[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[26][6]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[26][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[26][6]~q\);

-- Location: LCCOMB_X20_Y18_N6
\INST_GPR|Mux9~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux9~3_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & ((\INST_GPR|Mux9~2_combout\ & (\INST_GPR|r_REGISTER[30][6]~q\)) # (!\INST_GPR|Mux9~2_combout\ & ((\INST_GPR|r_REGISTER[26][6]~q\))))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) 
-- & (((\INST_GPR|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(3),
	datab => \INST_GPR|r_REGISTER[30][6]~q\,
	datac => \INST_GPR|Mux9~2_combout\,
	datad => \INST_GPR|r_REGISTER[26][6]~q\,
	combout => \INST_GPR|Mux9~3_combout\);

-- Location: LCCOMB_X20_Y18_N8
\INST_GPR|Mux9~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux9~6_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & (\INST_instruction_decoder|o_REGISTER_B\(1))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_GPR|Mux9~3_combout\))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(1) & (\INST_GPR|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(0),
	datab => \INST_instruction_decoder|o_REGISTER_B\(1),
	datac => \INST_GPR|Mux9~5_combout\,
	datad => \INST_GPR|Mux9~3_combout\,
	combout => \INST_GPR|Mux9~6_combout\);

-- Location: FF_X22_Y18_N9
\INST_GPR|r_REGISTER[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~37_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[21][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[21][6]~q\);

-- Location: FF_X21_Y18_N31
\INST_GPR|r_REGISTER[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~37_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[29][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[29][6]~q\);

-- Location: FF_X22_Y18_N27
\INST_GPR|r_REGISTER[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~37_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[17][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[17][6]~q\);

-- Location: FF_X21_Y18_N25
\INST_GPR|r_REGISTER[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~37_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[25][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[25][6]~q\);

-- Location: LCCOMB_X21_Y18_N24
\INST_GPR|Mux9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux9~0_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & (((\INST_GPR|r_REGISTER[25][6]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(2))))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) & (\INST_GPR|r_REGISTER[17][6]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(3),
	datab => \INST_GPR|r_REGISTER[17][6]~q\,
	datac => \INST_GPR|r_REGISTER[25][6]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(2),
	combout => \INST_GPR|Mux9~0_combout\);

-- Location: LCCOMB_X21_Y18_N30
\INST_GPR|Mux9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux9~1_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & ((\INST_GPR|Mux9~0_combout\ & ((\INST_GPR|r_REGISTER[29][6]~q\))) # (!\INST_GPR|Mux9~0_combout\ & (\INST_GPR|r_REGISTER[21][6]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_B\(2) 
-- & (((\INST_GPR|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[21][6]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(2),
	datac => \INST_GPR|r_REGISTER[29][6]~q\,
	datad => \INST_GPR|Mux9~0_combout\,
	combout => \INST_GPR|Mux9~1_combout\);

-- Location: FF_X21_Y20_N3
\INST_GPR|r_REGISTER[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~37_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[27][7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[27][6]~q\);

-- Location: FF_X22_Y20_N19
\INST_GPR|r_REGISTER[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~37_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[19][7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[19][6]~q\);

-- Location: LCCOMB_X21_Y20_N2
\INST_GPR|Mux9~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux9~7_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & (\INST_instruction_decoder|o_REGISTER_B\(3))) # (!\INST_instruction_decoder|o_REGISTER_B\(2) & ((\INST_instruction_decoder|o_REGISTER_B\(3) & (\INST_GPR|r_REGISTER[27][6]~q\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(3) & ((\INST_GPR|r_REGISTER[19][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(2),
	datab => \INST_instruction_decoder|o_REGISTER_B\(3),
	datac => \INST_GPR|r_REGISTER[27][6]~q\,
	datad => \INST_GPR|r_REGISTER[19][6]~q\,
	combout => \INST_GPR|Mux9~7_combout\);

-- Location: FF_X23_Y20_N11
\INST_GPR|r_REGISTER[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~37_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[31][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[31][6]~q\);

-- Location: LCCOMB_X22_Y20_N28
\INST_GPR|Mux9~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux9~8_combout\ = (\INST_GPR|Mux9~7_combout\ & ((\INST_GPR|r_REGISTER[31][6]~q\) # ((!\INST_instruction_decoder|o_REGISTER_B\(2))))) # (!\INST_GPR|Mux9~7_combout\ & (((\INST_GPR|r_REGISTER[23][6]~q\ & 
-- \INST_instruction_decoder|o_REGISTER_B\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux9~7_combout\,
	datab => \INST_GPR|r_REGISTER[31][6]~q\,
	datac => \INST_GPR|r_REGISTER[23][6]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(2),
	combout => \INST_GPR|Mux9~8_combout\);

-- Location: LCCOMB_X20_Y18_N30
\INST_GPR|Mux9~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux9~9_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_GPR|Mux9~6_combout\ & ((\INST_GPR|Mux9~8_combout\))) # (!\INST_GPR|Mux9~6_combout\ & (\INST_GPR|Mux9~1_combout\)))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) & 
-- (\INST_GPR|Mux9~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(0),
	datab => \INST_GPR|Mux9~6_combout\,
	datac => \INST_GPR|Mux9~1_combout\,
	datad => \INST_GPR|Mux9~8_combout\,
	combout => \INST_GPR|Mux9~9_combout\);

-- Location: LCCOMB_X24_Y20_N4
\INST_GPR|r_REGISTER[14][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[14][6]~feeder_combout\ = \INST_GPR|r_REGISTER~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~37_combout\,
	combout => \INST_GPR|r_REGISTER[14][6]~feeder_combout\);

-- Location: FF_X24_Y20_N5
\INST_GPR|r_REGISTER[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[14][6]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[14][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[14][6]~q\);

-- Location: FF_X26_Y20_N1
\INST_GPR|r_REGISTER[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER~37_combout\,
	ena => \INST_GPR|r_REGISTER[15][7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[15][6]~q\);

-- Location: FF_X24_Y18_N23
\INST_GPR|r_REGISTER[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~37_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[12][7]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[12][6]~q\);

-- Location: FF_X24_Y18_N9
\INST_GPR|r_REGISTER[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~37_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[13][7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[13][6]~q\);

-- Location: LCCOMB_X24_Y18_N8
\INST_GPR|Mux9~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux9~17_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & (((\INST_GPR|r_REGISTER[13][6]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) & (\INST_GPR|r_REGISTER[12][6]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(0),
	datab => \INST_GPR|r_REGISTER[12][6]~q\,
	datac => \INST_GPR|r_REGISTER[13][6]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(1),
	combout => \INST_GPR|Mux9~17_combout\);

-- Location: LCCOMB_X20_Y20_N24
\INST_GPR|Mux9~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux9~18_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_GPR|Mux9~17_combout\ & ((\INST_GPR|r_REGISTER[15][6]~q\))) # (!\INST_GPR|Mux9~17_combout\ & (\INST_GPR|r_REGISTER[14][6]~q\)))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(1) & (((\INST_GPR|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[14][6]~q\,
	datab => \INST_GPR|r_REGISTER[15][6]~q\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(1),
	datad => \INST_GPR|Mux9~17_combout\,
	combout => \INST_GPR|Mux9~18_combout\);

-- Location: LCCOMB_X24_Y21_N12
\INST_GPR|r_REGISTER[5][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[5][6]~feeder_combout\ = \INST_GPR|r_REGISTER~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~37_combout\,
	combout => \INST_GPR|r_REGISTER[5][6]~feeder_combout\);

-- Location: FF_X24_Y21_N13
\INST_GPR|r_REGISTER[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[5][6]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[5][7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[5][6]~q\);

-- Location: FF_X23_Y21_N31
\INST_GPR|r_REGISTER[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~37_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[4][7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[4][6]~q\);

-- Location: LCCOMB_X24_Y21_N6
\INST_GPR|Mux9~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux9~10_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_GPR|r_REGISTER[5][6]~q\) # ((\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) & (((\INST_GPR|r_REGISTER[4][6]~q\ & 
-- !\INST_instruction_decoder|o_REGISTER_B\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[5][6]~q\,
	datab => \INST_GPR|r_REGISTER[4][6]~q\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(0),
	datad => \INST_instruction_decoder|o_REGISTER_B\(1),
	combout => \INST_GPR|Mux9~10_combout\);

-- Location: LCCOMB_X20_Y20_N28
\INST_GPR|r_REGISTER[6][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[6][6]~feeder_combout\ = \INST_GPR|r_REGISTER~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~37_combout\,
	combout => \INST_GPR|r_REGISTER[6][6]~feeder_combout\);

-- Location: FF_X20_Y20_N29
\INST_GPR|r_REGISTER[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[6][6]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[6][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[6][6]~q\);

-- Location: LCCOMB_X20_Y20_N2
\INST_GPR|r_REGISTER[7][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[7][6]~feeder_combout\ = \INST_GPR|r_REGISTER~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~37_combout\,
	combout => \INST_GPR|r_REGISTER[7][6]~feeder_combout\);

-- Location: FF_X20_Y20_N3
\INST_GPR|r_REGISTER[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[7][6]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[7][7]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[7][6]~q\);

-- Location: LCCOMB_X20_Y20_N8
\INST_GPR|Mux9~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux9~11_combout\ = (\INST_GPR|Mux9~10_combout\ & (((\INST_GPR|r_REGISTER[7][6]~q\) # (!\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_GPR|Mux9~10_combout\ & (\INST_GPR|r_REGISTER[6][6]~q\ & 
-- (\INST_instruction_decoder|o_REGISTER_B\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux9~10_combout\,
	datab => \INST_GPR|r_REGISTER[6][6]~q\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(1),
	datad => \INST_GPR|r_REGISTER[7][6]~q\,
	combout => \INST_GPR|Mux9~11_combout\);

-- Location: FF_X23_Y19_N15
\INST_GPR|r_REGISTER[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~37_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[3][7]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[3][6]~q\);

-- Location: FF_X24_Y19_N1
\INST_GPR|r_REGISTER[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~37_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[1][7]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[1][6]~q\);

-- Location: FF_X24_Y19_N11
\INST_GPR|r_REGISTER[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~37_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[0][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[0][6]~q\);

-- Location: FF_X24_Y21_N17
\INST_GPR|r_REGISTER[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~37_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[2][7]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[2][6]~q\);

-- Location: LCCOMB_X24_Y21_N16
\INST_GPR|Mux9~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux9~14_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & (((\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_GPR|r_REGISTER[2][6]~q\))) 
-- # (!\INST_instruction_decoder|o_REGISTER_B\(1) & (\INST_GPR|r_REGISTER[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[0][6]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(0),
	datac => \INST_GPR|r_REGISTER[2][6]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(1),
	combout => \INST_GPR|Mux9~14_combout\);

-- Location: LCCOMB_X24_Y19_N0
\INST_GPR|Mux9~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux9~15_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_GPR|Mux9~14_combout\ & (\INST_GPR|r_REGISTER[3][6]~q\)) # (!\INST_GPR|Mux9~14_combout\ & ((\INST_GPR|r_REGISTER[1][6]~q\))))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) 
-- & (((\INST_GPR|Mux9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[3][6]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(0),
	datac => \INST_GPR|r_REGISTER[1][6]~q\,
	datad => \INST_GPR|Mux9~14_combout\,
	combout => \INST_GPR|Mux9~15_combout\);

-- Location: LCCOMB_X23_Y19_N4
\INST_GPR|r_REGISTER[11][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[11][6]~feeder_combout\ = \INST_GPR|r_REGISTER~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~37_combout\,
	combout => \INST_GPR|r_REGISTER[11][6]~feeder_combout\);

-- Location: FF_X23_Y19_N5
\INST_GPR|r_REGISTER[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[11][6]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[11][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[11][6]~q\);

-- Location: FF_X26_Y19_N17
\INST_GPR|r_REGISTER[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~37_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[10][7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[10][6]~q\);

-- Location: FF_X27_Y19_N3
\INST_GPR|r_REGISTER[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~37_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[8][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[8][6]~q\);

-- Location: LCCOMB_X26_Y19_N16
\INST_GPR|Mux9~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux9~12_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_instruction_decoder|o_REGISTER_B\(0)) # ((\INST_GPR|r_REGISTER[10][6]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_B\(1) & (!\INST_instruction_decoder|o_REGISTER_B\(0) & 
-- ((\INST_GPR|r_REGISTER[8][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(1),
	datab => \INST_instruction_decoder|o_REGISTER_B\(0),
	datac => \INST_GPR|r_REGISTER[10][6]~q\,
	datad => \INST_GPR|r_REGISTER[8][6]~q\,
	combout => \INST_GPR|Mux9~12_combout\);

-- Location: FF_X27_Y19_N17
\INST_GPR|r_REGISTER[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~37_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[9][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[9][6]~q\);

-- Location: LCCOMB_X26_Y19_N22
\INST_GPR|Mux9~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux9~13_combout\ = (\INST_GPR|Mux9~12_combout\ & ((\INST_GPR|r_REGISTER[11][6]~q\) # ((!\INST_instruction_decoder|o_REGISTER_B\(0))))) # (!\INST_GPR|Mux9~12_combout\ & (((\INST_instruction_decoder|o_REGISTER_B\(0) & 
-- \INST_GPR|r_REGISTER[9][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[11][6]~q\,
	datab => \INST_GPR|Mux9~12_combout\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(0),
	datad => \INST_GPR|r_REGISTER[9][6]~q\,
	combout => \INST_GPR|Mux9~13_combout\);

-- Location: LCCOMB_X20_Y20_N10
\INST_GPR|Mux9~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux9~16_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & (\INST_instruction_decoder|o_REGISTER_B\(3))) # (!\INST_instruction_decoder|o_REGISTER_B\(2) & ((\INST_instruction_decoder|o_REGISTER_B\(3) & ((\INST_GPR|Mux9~13_combout\))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(3) & (\INST_GPR|Mux9~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(2),
	datab => \INST_instruction_decoder|o_REGISTER_B\(3),
	datac => \INST_GPR|Mux9~15_combout\,
	datad => \INST_GPR|Mux9~13_combout\,
	combout => \INST_GPR|Mux9~16_combout\);

-- Location: LCCOMB_X20_Y20_N26
\INST_GPR|Mux9~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux9~19_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & ((\INST_GPR|Mux9~16_combout\ & (\INST_GPR|Mux9~18_combout\)) # (!\INST_GPR|Mux9~16_combout\ & ((\INST_GPR|Mux9~11_combout\))))) # (!\INST_instruction_decoder|o_REGISTER_B\(2) & 
-- (((\INST_GPR|Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(2),
	datab => \INST_GPR|Mux9~18_combout\,
	datac => \INST_GPR|Mux9~11_combout\,
	datad => \INST_GPR|Mux9~16_combout\,
	combout => \INST_GPR|Mux9~19_combout\);

-- Location: LCCOMB_X19_Y20_N18
\INST_GPR|Mux9~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux9~20_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(4) & (\INST_GPR|Mux9~9_combout\)) # (!\INST_instruction_decoder|o_REGISTER_B\(4) & ((\INST_GPR|Mux9~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(4),
	datac => \INST_GPR|Mux9~9_combout\,
	datad => \INST_GPR|Mux9~19_combout\,
	combout => \INST_GPR|Mux9~20_combout\);

-- Location: FF_X19_Y20_N19
\INST_GPR|o_GPR_ALU_data_B[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|Mux9~20_combout\,
	ena => \INST_control_unit|ALT_INV_Mux7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|o_GPR_ALU_data_B\(6));

-- Location: LCCOMB_X19_Y20_N28
\INST_B_imm_multiplexer|o_DATA[6]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_B_imm_multiplexer|o_DATA[6]~2_combout\ = (\INST_instruction_decoder|o_IMM_enable~q\ & (\INST_instruction_decoder|o_Address_PROG\(8))) # (!\INST_instruction_decoder|o_IMM_enable~q\ & ((\INST_GPR|o_GPR_ALU_data_B\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_instruction_decoder|o_Address_PROG\(8),
	datac => \INST_GPR|o_GPR_ALU_data_B\(6),
	datad => \INST_instruction_decoder|o_IMM_enable~q\,
	combout => \INST_B_imm_multiplexer|o_DATA[6]~2_combout\);

-- Location: LCCOMB_X19_Y18_N24
\INST_ALU|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Equal0~1_combout\ = (\INST_GPR|o_GPR_ALU_data_A\(5) & (\INST_B_imm_multiplexer|o_DATA[5]~3_combout\ & (\INST_B_imm_multiplexer|o_DATA[6]~2_combout\ $ (!\INST_GPR|o_GPR_ALU_data_A\(6))))) # (!\INST_GPR|o_GPR_ALU_data_A\(5) & 
-- (!\INST_B_imm_multiplexer|o_DATA[5]~3_combout\ & (\INST_B_imm_multiplexer|o_DATA[6]~2_combout\ $ (!\INST_GPR|o_GPR_ALU_data_A\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(5),
	datab => \INST_B_imm_multiplexer|o_DATA[5]~3_combout\,
	datac => \INST_B_imm_multiplexer|o_DATA[6]~2_combout\,
	datad => \INST_GPR|o_GPR_ALU_data_A\(6),
	combout => \INST_ALU|Equal0~1_combout\);

-- Location: LCCOMB_X23_Y18_N30
\INST_GPR|r_REGISTER[14][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[14][2]~feeder_combout\ = \INST_GPR|r_REGISTER~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~41_combout\,
	combout => \INST_GPR|r_REGISTER[14][2]~feeder_combout\);

-- Location: FF_X23_Y18_N31
\INST_GPR|r_REGISTER[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[14][2]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[14][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[14][2]~q\);

-- Location: FF_X24_Y18_N11
\INST_GPR|r_REGISTER[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~41_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[12][7]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[12][2]~q\);

-- Location: FF_X24_Y18_N29
\INST_GPR|r_REGISTER[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~41_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[13][7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[13][2]~q\);

-- Location: LCCOMB_X24_Y18_N28
\INST_GPR|Mux13~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux13~17_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & (((\INST_GPR|r_REGISTER[13][2]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) & (\INST_GPR|r_REGISTER[12][2]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(0),
	datab => \INST_GPR|r_REGISTER[12][2]~q\,
	datac => \INST_GPR|r_REGISTER[13][2]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(1),
	combout => \INST_GPR|Mux13~17_combout\);

-- Location: FF_X26_Y20_N21
\INST_GPR|r_REGISTER[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER~41_combout\,
	ena => \INST_GPR|r_REGISTER[15][7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[15][2]~q\);

-- Location: LCCOMB_X23_Y18_N24
\INST_GPR|Mux13~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux13~18_combout\ = (\INST_GPR|Mux13~17_combout\ & (((\INST_GPR|r_REGISTER[15][2]~q\) # (!\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_GPR|Mux13~17_combout\ & (\INST_GPR|r_REGISTER[14][2]~q\ & 
-- (\INST_instruction_decoder|o_REGISTER_B\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[14][2]~q\,
	datab => \INST_GPR|Mux13~17_combout\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(1),
	datad => \INST_GPR|r_REGISTER[15][2]~q\,
	combout => \INST_GPR|Mux13~18_combout\);

-- Location: LCCOMB_X22_Y19_N26
\INST_GPR|r_REGISTER[7][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[7][2]~feeder_combout\ = \INST_GPR|r_REGISTER~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~41_combout\,
	combout => \INST_GPR|r_REGISTER[7][2]~feeder_combout\);

-- Location: FF_X22_Y19_N27
\INST_GPR|r_REGISTER[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[7][2]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[7][7]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[7][2]~q\);

-- Location: LCCOMB_X23_Y18_N0
\INST_GPR|r_REGISTER[6][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[6][2]~feeder_combout\ = \INST_GPR|r_REGISTER~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~41_combout\,
	combout => \INST_GPR|r_REGISTER[6][2]~feeder_combout\);

-- Location: FF_X23_Y18_N1
\INST_GPR|r_REGISTER[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[6][2]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[6][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[6][2]~q\);

-- Location: FF_X24_Y21_N5
\INST_GPR|r_REGISTER[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~41_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[5][7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[5][2]~q\);

-- Location: FF_X23_Y21_N29
\INST_GPR|r_REGISTER[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~41_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[4][7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[4][2]~q\);

-- Location: LCCOMB_X24_Y21_N4
\INST_GPR|Mux13~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux13~10_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & (\INST_instruction_decoder|o_REGISTER_B\(0))) # (!\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_instruction_decoder|o_REGISTER_B\(0) & (\INST_GPR|r_REGISTER[5][2]~q\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_GPR|r_REGISTER[4][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(1),
	datab => \INST_instruction_decoder|o_REGISTER_B\(0),
	datac => \INST_GPR|r_REGISTER[5][2]~q\,
	datad => \INST_GPR|r_REGISTER[4][2]~q\,
	combout => \INST_GPR|Mux13~10_combout\);

-- Location: LCCOMB_X23_Y18_N14
\INST_GPR|Mux13~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux13~11_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_GPR|Mux13~10_combout\ & (\INST_GPR|r_REGISTER[7][2]~q\)) # (!\INST_GPR|Mux13~10_combout\ & ((\INST_GPR|r_REGISTER[6][2]~q\))))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(1) & (((\INST_GPR|Mux13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[7][2]~q\,
	datab => \INST_GPR|r_REGISTER[6][2]~q\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(1),
	datad => \INST_GPR|Mux13~10_combout\,
	combout => \INST_GPR|Mux13~11_combout\);

-- Location: FF_X23_Y17_N11
\INST_GPR|r_REGISTER[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~41_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[3][7]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[3][2]~q\);

-- Location: FF_X24_Y19_N21
\INST_GPR|r_REGISTER[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~41_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[1][7]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[1][2]~q\);

-- Location: FF_X24_Y19_N3
\INST_GPR|r_REGISTER[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~41_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[0][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[0][2]~q\);

-- Location: LCCOMB_X23_Y17_N28
\INST_GPR|r_REGISTER[2][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[2][2]~feeder_combout\ = \INST_GPR|r_REGISTER~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~41_combout\,
	combout => \INST_GPR|r_REGISTER[2][2]~feeder_combout\);

-- Location: FF_X23_Y17_N29
\INST_GPR|r_REGISTER[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[2][2]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[2][7]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[2][2]~q\);

-- Location: LCCOMB_X26_Y19_N14
\INST_GPR|Mux13~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux13~14_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_instruction_decoder|o_REGISTER_B\(0)) # ((\INST_GPR|r_REGISTER[2][2]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_B\(1) & (!\INST_instruction_decoder|o_REGISTER_B\(0) & 
-- (\INST_GPR|r_REGISTER[0][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(1),
	datab => \INST_instruction_decoder|o_REGISTER_B\(0),
	datac => \INST_GPR|r_REGISTER[0][2]~q\,
	datad => \INST_GPR|r_REGISTER[2][2]~q\,
	combout => \INST_GPR|Mux13~14_combout\);

-- Location: LCCOMB_X24_Y19_N20
\INST_GPR|Mux13~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux13~15_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_GPR|Mux13~14_combout\ & (\INST_GPR|r_REGISTER[3][2]~q\)) # (!\INST_GPR|Mux13~14_combout\ & ((\INST_GPR|r_REGISTER[1][2]~q\))))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(0) & (((\INST_GPR|Mux13~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[3][2]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(0),
	datac => \INST_GPR|r_REGISTER[1][2]~q\,
	datad => \INST_GPR|Mux13~14_combout\,
	combout => \INST_GPR|Mux13~15_combout\);

-- Location: FF_X26_Y19_N29
\INST_GPR|r_REGISTER[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~41_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[10][7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[10][2]~q\);

-- Location: FF_X27_Y19_N19
\INST_GPR|r_REGISTER[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~41_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[8][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[8][2]~q\);

-- Location: LCCOMB_X26_Y19_N28
\INST_GPR|Mux13~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux13~12_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_instruction_decoder|o_REGISTER_B\(0)) # ((\INST_GPR|r_REGISTER[10][2]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_B\(1) & (!\INST_instruction_decoder|o_REGISTER_B\(0) 
-- & ((\INST_GPR|r_REGISTER[8][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(1),
	datab => \INST_instruction_decoder|o_REGISTER_B\(0),
	datac => \INST_GPR|r_REGISTER[10][2]~q\,
	datad => \INST_GPR|r_REGISTER[8][2]~q\,
	combout => \INST_GPR|Mux13~12_combout\);

-- Location: LCCOMB_X26_Y17_N4
\INST_GPR|r_REGISTER[11][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[11][2]~feeder_combout\ = \INST_GPR|r_REGISTER~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~41_combout\,
	combout => \INST_GPR|r_REGISTER[11][2]~feeder_combout\);

-- Location: FF_X26_Y17_N5
\INST_GPR|r_REGISTER[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[11][2]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[11][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[11][2]~q\);

-- Location: FF_X27_Y19_N25
\INST_GPR|r_REGISTER[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~41_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[9][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[9][2]~q\);

-- Location: LCCOMB_X26_Y17_N6
\INST_GPR|Mux13~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux13~13_combout\ = (\INST_GPR|Mux13~12_combout\ & ((\INST_GPR|r_REGISTER[11][2]~q\) # ((!\INST_instruction_decoder|o_REGISTER_B\(0))))) # (!\INST_GPR|Mux13~12_combout\ & (((\INST_instruction_decoder|o_REGISTER_B\(0) & 
-- \INST_GPR|r_REGISTER[9][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux13~12_combout\,
	datab => \INST_GPR|r_REGISTER[11][2]~q\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(0),
	datad => \INST_GPR|r_REGISTER[9][2]~q\,
	combout => \INST_GPR|Mux13~13_combout\);

-- Location: LCCOMB_X23_Y18_N28
\INST_GPR|Mux13~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux13~16_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & (((\INST_instruction_decoder|o_REGISTER_B\(2)) # (\INST_GPR|Mux13~13_combout\)))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) & (\INST_GPR|Mux13~15_combout\ & 
-- (!\INST_instruction_decoder|o_REGISTER_B\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(3),
	datab => \INST_GPR|Mux13~15_combout\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(2),
	datad => \INST_GPR|Mux13~13_combout\,
	combout => \INST_GPR|Mux13~16_combout\);

-- Location: LCCOMB_X23_Y18_N6
\INST_GPR|Mux13~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux13~19_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & ((\INST_GPR|Mux13~16_combout\ & (\INST_GPR|Mux13~18_combout\)) # (!\INST_GPR|Mux13~16_combout\ & ((\INST_GPR|Mux13~11_combout\))))) # (!\INST_instruction_decoder|o_REGISTER_B\(2) 
-- & (((\INST_GPR|Mux13~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(2),
	datab => \INST_GPR|Mux13~18_combout\,
	datac => \INST_GPR|Mux13~11_combout\,
	datad => \INST_GPR|Mux13~16_combout\,
	combout => \INST_GPR|Mux13~19_combout\);

-- Location: FF_X22_Y18_N13
\INST_GPR|r_REGISTER[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~41_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[21][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[21][2]~q\);

-- Location: FF_X21_Y18_N19
\INST_GPR|r_REGISTER[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~41_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[29][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[29][2]~q\);

-- Location: FF_X21_Y18_N21
\INST_GPR|r_REGISTER[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~41_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[25][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[25][2]~q\);

-- Location: LCCOMB_X21_Y18_N20
\INST_GPR|Mux13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux13~0_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & (((\INST_GPR|r_REGISTER[25][2]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(2))))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) & (\INST_GPR|r_REGISTER[17][2]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[17][2]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(3),
	datac => \INST_GPR|r_REGISTER[25][2]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(2),
	combout => \INST_GPR|Mux13~0_combout\);

-- Location: LCCOMB_X21_Y18_N18
\INST_GPR|Mux13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux13~1_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & ((\INST_GPR|Mux13~0_combout\ & ((\INST_GPR|r_REGISTER[29][2]~q\))) # (!\INST_GPR|Mux13~0_combout\ & (\INST_GPR|r_REGISTER[21][2]~q\)))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(2) & (((\INST_GPR|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[21][2]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(2),
	datac => \INST_GPR|r_REGISTER[29][2]~q\,
	datad => \INST_GPR|Mux13~0_combout\,
	combout => \INST_GPR|Mux13~1_combout\);

-- Location: LCCOMB_X23_Y20_N30
\INST_GPR|r_REGISTER[31][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[31][2]~feeder_combout\ = \INST_GPR|r_REGISTER~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~41_combout\,
	combout => \INST_GPR|r_REGISTER[31][2]~feeder_combout\);

-- Location: FF_X23_Y20_N31
\INST_GPR|r_REGISTER[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[31][2]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[31][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[31][2]~q\);

-- Location: FF_X22_Y20_N13
\INST_GPR|r_REGISTER[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~41_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[23][7]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[23][2]~q\);

-- Location: FF_X22_Y20_N23
\INST_GPR|r_REGISTER[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~41_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[19][7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[19][2]~q\);

-- Location: FF_X21_Y20_N13
\INST_GPR|r_REGISTER[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~41_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[27][7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[27][2]~q\);

-- Location: LCCOMB_X21_Y20_N12
\INST_GPR|Mux13~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux13~7_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & (((\INST_GPR|r_REGISTER[27][2]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(2))))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) & (\INST_GPR|r_REGISTER[19][2]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(3),
	datab => \INST_GPR|r_REGISTER[19][2]~q\,
	datac => \INST_GPR|r_REGISTER[27][2]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(2),
	combout => \INST_GPR|Mux13~7_combout\);

-- Location: LCCOMB_X22_Y20_N12
\INST_GPR|Mux13~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux13~8_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & ((\INST_GPR|Mux13~7_combout\ & (\INST_GPR|r_REGISTER[31][2]~q\)) # (!\INST_GPR|Mux13~7_combout\ & ((\INST_GPR|r_REGISTER[23][2]~q\))))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(2) & (((\INST_GPR|Mux13~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[31][2]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(2),
	datac => \INST_GPR|r_REGISTER[23][2]~q\,
	datad => \INST_GPR|Mux13~7_combout\,
	combout => \INST_GPR|Mux13~8_combout\);

-- Location: FF_X20_Y17_N19
\INST_GPR|r_REGISTER[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~41_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[18][7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[18][2]~q\);

-- Location: LCCOMB_X19_Y17_N2
\INST_GPR|r_REGISTER[22][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[22][2]~feeder_combout\ = \INST_GPR|r_REGISTER~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~41_combout\,
	combout => \INST_GPR|r_REGISTER[22][2]~feeder_combout\);

-- Location: FF_X19_Y17_N3
\INST_GPR|r_REGISTER[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[22][2]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[22][7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[22][2]~q\);

-- Location: LCCOMB_X19_Y17_N10
\INST_GPR|Mux13~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux13~2_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & (((\INST_instruction_decoder|o_REGISTER_B\(3)) # (\INST_GPR|r_REGISTER[22][2]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_B\(2) & (\INST_GPR|r_REGISTER[18][2]~q\ & 
-- (!\INST_instruction_decoder|o_REGISTER_B\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[18][2]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(2),
	datac => \INST_instruction_decoder|o_REGISTER_B\(3),
	datad => \INST_GPR|r_REGISTER[22][2]~q\,
	combout => \INST_GPR|Mux13~2_combout\);

-- Location: FF_X20_Y17_N21
\INST_GPR|r_REGISTER[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~41_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[30][7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[30][2]~q\);

-- Location: LCCOMB_X21_Y20_N22
\INST_GPR|r_REGISTER[26][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[26][2]~feeder_combout\ = \INST_GPR|r_REGISTER~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~41_combout\,
	combout => \INST_GPR|r_REGISTER[26][2]~feeder_combout\);

-- Location: FF_X21_Y20_N23
\INST_GPR|r_REGISTER[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[26][2]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[26][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[26][2]~q\);

-- Location: LCCOMB_X19_Y17_N24
\INST_GPR|Mux13~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux13~3_combout\ = (\INST_GPR|Mux13~2_combout\ & (((\INST_GPR|r_REGISTER[30][2]~q\)) # (!\INST_instruction_decoder|o_REGISTER_B\(3)))) # (!\INST_GPR|Mux13~2_combout\ & (\INST_instruction_decoder|o_REGISTER_B\(3) & 
-- ((\INST_GPR|r_REGISTER[26][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux13~2_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(3),
	datac => \INST_GPR|r_REGISTER[30][2]~q\,
	datad => \INST_GPR|r_REGISTER[26][2]~q\,
	combout => \INST_GPR|Mux13~3_combout\);

-- Location: FF_X22_Y17_N23
\INST_GPR|r_REGISTER[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~41_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[28][7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[28][2]~q\);

-- Location: FF_X21_Y17_N17
\INST_GPR|r_REGISTER[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~41_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[24][7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[24][2]~q\);

-- Location: FF_X21_Y17_N23
\INST_GPR|r_REGISTER[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~41_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[16][7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[16][2]~q\);

-- Location: FF_X22_Y17_N9
\INST_GPR|r_REGISTER[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~41_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[20][7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[20][2]~q\);

-- Location: LCCOMB_X22_Y17_N8
\INST_GPR|Mux13~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux13~4_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & (((\INST_GPR|r_REGISTER[20][2]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(3))))) # (!\INST_instruction_decoder|o_REGISTER_B\(2) & (\INST_GPR|r_REGISTER[16][2]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[16][2]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(2),
	datac => \INST_GPR|r_REGISTER[20][2]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(3),
	combout => \INST_GPR|Mux13~4_combout\);

-- Location: LCCOMB_X21_Y17_N16
\INST_GPR|Mux13~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux13~5_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & ((\INST_GPR|Mux13~4_combout\ & (\INST_GPR|r_REGISTER[28][2]~q\)) # (!\INST_GPR|Mux13~4_combout\ & ((\INST_GPR|r_REGISTER[24][2]~q\))))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(3) & (((\INST_GPR|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(3),
	datab => \INST_GPR|r_REGISTER[28][2]~q\,
	datac => \INST_GPR|r_REGISTER[24][2]~q\,
	datad => \INST_GPR|Mux13~4_combout\,
	combout => \INST_GPR|Mux13~5_combout\);

-- Location: LCCOMB_X20_Y20_N20
\INST_GPR|Mux13~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux13~6_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & (((\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_instruction_decoder|o_REGISTER_B\(1) & (\INST_GPR|Mux13~3_combout\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_GPR|Mux13~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux13~3_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(0),
	datac => \INST_instruction_decoder|o_REGISTER_B\(1),
	datad => \INST_GPR|Mux13~5_combout\,
	combout => \INST_GPR|Mux13~6_combout\);

-- Location: LCCOMB_X20_Y20_N18
\INST_GPR|Mux13~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux13~9_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_GPR|Mux13~6_combout\ & ((\INST_GPR|Mux13~8_combout\))) # (!\INST_GPR|Mux13~6_combout\ & (\INST_GPR|Mux13~1_combout\)))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) & 
-- (((\INST_GPR|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux13~1_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(0),
	datac => \INST_GPR|Mux13~8_combout\,
	datad => \INST_GPR|Mux13~6_combout\,
	combout => \INST_GPR|Mux13~9_combout\);

-- Location: LCCOMB_X19_Y21_N4
\INST_GPR|Mux13~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux13~20_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(4) & ((\INST_GPR|Mux13~9_combout\))) # (!\INST_instruction_decoder|o_REGISTER_B\(4) & (\INST_GPR|Mux13~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_instruction_decoder|o_REGISTER_B\(4),
	datac => \INST_GPR|Mux13~19_combout\,
	datad => \INST_GPR|Mux13~9_combout\,
	combout => \INST_GPR|Mux13~20_combout\);

-- Location: FF_X19_Y21_N5
\INST_GPR|o_GPR_ALU_data_B[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|Mux13~20_combout\,
	ena => \INST_control_unit|ALT_INV_Mux7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|o_GPR_ALU_data_B\(2));

-- Location: LCCOMB_X19_Y21_N26
\INST_ALU|r_ALU_Result~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|r_ALU_Result~6_combout\ = \INST_GPR|o_GPR_ALU_data_A\(2) $ (((\INST_instruction_decoder|o_IMM_enable~q\ & (\INST_instruction_decoder|o_Address_PROG\(4))) # (!\INST_instruction_decoder|o_IMM_enable~q\ & ((\INST_GPR|o_GPR_ALU_data_B\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_Address_PROG\(4),
	datab => \INST_GPR|o_GPR_ALU_data_A\(2),
	datac => \INST_GPR|o_GPR_ALU_data_B\(2),
	datad => \INST_instruction_decoder|o_IMM_enable~q\,
	combout => \INST_ALU|r_ALU_Result~6_combout\);

-- Location: LCCOMB_X19_Y19_N2
\INST_B_imm_multiplexer|o_DATA[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_B_imm_multiplexer|o_DATA[1]~7_combout\ = (\INST_instruction_decoder|o_IMM_enable~q\ & (\INST_instruction_decoder|o_Address_PROG\(3))) # (!\INST_instruction_decoder|o_IMM_enable~q\ & ((\INST_GPR|o_GPR_ALU_data_B\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_IMM_enable~q\,
	datab => \INST_instruction_decoder|o_Address_PROG\(3),
	datad => \INST_GPR|o_GPR_ALU_data_B\(1),
	combout => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\);

-- Location: LCCOMB_X23_Y20_N2
\INST_GPR|r_REGISTER[31][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[31][1]~feeder_combout\ = \INST_GPR|r_REGISTER~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~42_combout\,
	combout => \INST_GPR|r_REGISTER[31][1]~feeder_combout\);

-- Location: FF_X23_Y20_N3
\INST_GPR|r_REGISTER[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[31][1]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[31][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[31][1]~q\);

-- Location: LCCOMB_X23_Y20_N8
\INST_GPR|r_REGISTER[27][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[27][1]~feeder_combout\ = \INST_GPR|r_REGISTER~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~42_combout\,
	combout => \INST_GPR|r_REGISTER[27][1]~feeder_combout\);

-- Location: FF_X23_Y20_N9
\INST_GPR|r_REGISTER[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[27][1]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[27][7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[27][1]~q\);

-- Location: FF_X22_Y20_N17
\INST_GPR|r_REGISTER[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~42_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[23][7]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[23][1]~q\);

-- Location: FF_X22_Y20_N11
\INST_GPR|r_REGISTER[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~42_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[19][7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[19][1]~q\);

-- Location: LCCOMB_X22_Y20_N10
\INST_GPR|Mux6~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux6~7_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & (((\INST_instruction_decoder|o_REGISTER_A\(2))))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_instruction_decoder|o_REGISTER_A\(2) & (\INST_GPR|r_REGISTER[23][1]~q\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_GPR|r_REGISTER[19][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(3),
	datab => \INST_GPR|r_REGISTER[23][1]~q\,
	datac => \INST_GPR|r_REGISTER[19][1]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(2),
	combout => \INST_GPR|Mux6~7_combout\);

-- Location: LCCOMB_X23_Y20_N12
\INST_GPR|Mux6~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux6~8_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|Mux6~7_combout\ & (\INST_GPR|r_REGISTER[31][1]~q\)) # (!\INST_GPR|Mux6~7_combout\ & ((\INST_GPR|r_REGISTER[27][1]~q\))))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) 
-- & (((\INST_GPR|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(3),
	datab => \INST_GPR|r_REGISTER[31][1]~q\,
	datac => \INST_GPR|r_REGISTER[27][1]~q\,
	datad => \INST_GPR|Mux6~7_combout\,
	combout => \INST_GPR|Mux6~8_combout\);

-- Location: LCCOMB_X26_Y17_N24
\INST_GPR|r_REGISTER[30][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[30][1]~feeder_combout\ = \INST_GPR|r_REGISTER~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~42_combout\,
	combout => \INST_GPR|r_REGISTER[30][1]~feeder_combout\);

-- Location: FF_X26_Y17_N25
\INST_GPR|r_REGISTER[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[30][1]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[30][7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[30][1]~q\);

-- Location: FF_X19_Y17_N23
\INST_GPR|r_REGISTER[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~42_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[22][7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[22][1]~q\);

-- Location: LCCOMB_X21_Y20_N18
\INST_GPR|r_REGISTER[26][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[26][1]~feeder_combout\ = \INST_GPR|r_REGISTER~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~42_combout\,
	combout => \INST_GPR|r_REGISTER[26][1]~feeder_combout\);

-- Location: FF_X21_Y20_N19
\INST_GPR|r_REGISTER[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[26][1]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[26][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[26][1]~q\);

-- Location: FF_X20_Y17_N27
\INST_GPR|r_REGISTER[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~42_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[18][7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[18][1]~q\);

-- Location: LCCOMB_X21_Y21_N10
\INST_GPR|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux6~0_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & (((\INST_instruction_decoder|o_REGISTER_A\(3))))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_instruction_decoder|o_REGISTER_A\(3) & (\INST_GPR|r_REGISTER[26][1]~q\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|r_REGISTER[18][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_GPR|r_REGISTER[26][1]~q\,
	datac => \INST_instruction_decoder|o_REGISTER_A\(3),
	datad => \INST_GPR|r_REGISTER[18][1]~q\,
	combout => \INST_GPR|Mux6~0_combout\);

-- Location: LCCOMB_X19_Y17_N22
\INST_GPR|Mux6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux6~1_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_GPR|Mux6~0_combout\ & (\INST_GPR|r_REGISTER[30][1]~q\)) # (!\INST_GPR|Mux6~0_combout\ & ((\INST_GPR|r_REGISTER[22][1]~q\))))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) 
-- & (((\INST_GPR|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_GPR|r_REGISTER[30][1]~q\,
	datac => \INST_GPR|r_REGISTER[22][1]~q\,
	datad => \INST_GPR|Mux6~0_combout\,
	combout => \INST_GPR|Mux6~1_combout\);

-- Location: LCCOMB_X21_Y17_N4
\INST_GPR|r_REGISTER[24][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[24][1]~feeder_combout\ = \INST_GPR|r_REGISTER~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~42_combout\,
	combout => \INST_GPR|r_REGISTER[24][1]~feeder_combout\);

-- Location: FF_X21_Y17_N5
\INST_GPR|r_REGISTER[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[24][1]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[24][7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[24][1]~q\);

-- Location: FF_X21_Y17_N7
\INST_GPR|r_REGISTER[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~42_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[16][7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[16][1]~q\);

-- Location: LCCOMB_X21_Y17_N6
\INST_GPR|Mux6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux6~4_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & (((\INST_instruction_decoder|o_REGISTER_A\(3))))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_instruction_decoder|o_REGISTER_A\(3) & (\INST_GPR|r_REGISTER[24][1]~q\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|r_REGISTER[16][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_GPR|r_REGISTER[24][1]~q\,
	datac => \INST_GPR|r_REGISTER[16][1]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(3),
	combout => \INST_GPR|Mux6~4_combout\);

-- Location: FF_X22_Y17_N31
\INST_GPR|r_REGISTER[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~42_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[28][7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[28][1]~q\);

-- Location: FF_X22_Y17_N1
\INST_GPR|r_REGISTER[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~42_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[20][7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[20][1]~q\);

-- Location: LCCOMB_X22_Y17_N30
\INST_GPR|Mux6~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux6~5_combout\ = (\INST_GPR|Mux6~4_combout\ & (((\INST_GPR|r_REGISTER[28][1]~q\)) # (!\INST_instruction_decoder|o_REGISTER_A\(2)))) # (!\INST_GPR|Mux6~4_combout\ & (\INST_instruction_decoder|o_REGISTER_A\(2) & 
-- ((\INST_GPR|r_REGISTER[20][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux6~4_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(2),
	datac => \INST_GPR|r_REGISTER[28][1]~q\,
	datad => \INST_GPR|r_REGISTER[20][1]~q\,
	combout => \INST_GPR|Mux6~5_combout\);

-- Location: FF_X22_Y18_N29
\INST_GPR|r_REGISTER[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~42_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[21][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[21][1]~q\);

-- Location: FF_X22_Y18_N3
\INST_GPR|r_REGISTER[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~42_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[17][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[17][1]~q\);

-- Location: LCCOMB_X22_Y18_N2
\INST_GPR|Mux6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux6~2_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & (((\INST_instruction_decoder|o_REGISTER_A\(2))))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_instruction_decoder|o_REGISTER_A\(2) & (\INST_GPR|r_REGISTER[21][1]~q\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_GPR|r_REGISTER[17][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(3),
	datab => \INST_GPR|r_REGISTER[21][1]~q\,
	datac => \INST_GPR|r_REGISTER[17][1]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(2),
	combout => \INST_GPR|Mux6~2_combout\);

-- Location: FF_X21_Y18_N17
\INST_GPR|r_REGISTER[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~42_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[25][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[25][1]~q\);

-- Location: FF_X21_Y18_N7
\INST_GPR|r_REGISTER[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~42_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[29][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[29][1]~q\);

-- Location: LCCOMB_X21_Y18_N6
\INST_GPR|Mux6~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux6~3_combout\ = (\INST_GPR|Mux6~2_combout\ & (((\INST_GPR|r_REGISTER[29][1]~q\) # (!\INST_instruction_decoder|o_REGISTER_A\(3))))) # (!\INST_GPR|Mux6~2_combout\ & (\INST_GPR|r_REGISTER[25][1]~q\ & 
-- ((\INST_instruction_decoder|o_REGISTER_A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux6~2_combout\,
	datab => \INST_GPR|r_REGISTER[25][1]~q\,
	datac => \INST_GPR|r_REGISTER[29][1]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(3),
	combout => \INST_GPR|Mux6~3_combout\);

-- Location: LCCOMB_X23_Y17_N12
\INST_GPR|Mux6~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux6~6_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & (((\INST_instruction_decoder|o_REGISTER_A\(0))))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|Mux6~3_combout\))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(0) & (\INST_GPR|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_GPR|Mux6~5_combout\,
	datac => \INST_instruction_decoder|o_REGISTER_A\(0),
	datad => \INST_GPR|Mux6~3_combout\,
	combout => \INST_GPR|Mux6~6_combout\);

-- Location: LCCOMB_X23_Y17_N14
\INST_GPR|Mux6~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux6~9_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|Mux6~6_combout\ & (\INST_GPR|Mux6~8_combout\)) # (!\INST_GPR|Mux6~6_combout\ & ((\INST_GPR|Mux6~1_combout\))))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & 
-- (((\INST_GPR|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_GPR|Mux6~8_combout\,
	datac => \INST_GPR|Mux6~1_combout\,
	datad => \INST_GPR|Mux6~6_combout\,
	combout => \INST_GPR|Mux6~9_combout\);

-- Location: LCCOMB_X23_Y17_N6
\INST_GPR|r_REGISTER[3][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[3][1]~feeder_combout\ = \INST_GPR|r_REGISTER~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~42_combout\,
	combout => \INST_GPR|r_REGISTER[3][1]~feeder_combout\);

-- Location: FF_X23_Y17_N7
\INST_GPR|r_REGISTER[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[3][1]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[3][7]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[3][1]~q\);

-- Location: LCCOMB_X24_Y19_N28
\INST_GPR|r_REGISTER[1][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[1][1]~feeder_combout\ = \INST_GPR|r_REGISTER~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~42_combout\,
	combout => \INST_GPR|r_REGISTER[1][1]~feeder_combout\);

-- Location: FF_X24_Y19_N29
\INST_GPR|r_REGISTER[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[1][1]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[1][7]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[1][1]~q\);

-- Location: FF_X24_Y19_N15
\INST_GPR|r_REGISTER[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~42_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[0][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[0][1]~q\);

-- Location: LCCOMB_X24_Y19_N14
\INST_GPR|Mux6~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux6~14_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|r_REGISTER[1][1]~q\) # ((\INST_instruction_decoder|o_REGISTER_A\(1))))) # (!\INST_instruction_decoder|o_REGISTER_A\(0) & (((\INST_GPR|r_REGISTER[0][1]~q\ & 
-- !\INST_instruction_decoder|o_REGISTER_A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(0),
	datab => \INST_GPR|r_REGISTER[1][1]~q\,
	datac => \INST_GPR|r_REGISTER[0][1]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(1),
	combout => \INST_GPR|Mux6~14_combout\);

-- Location: LCCOMB_X23_Y17_N0
\INST_GPR|r_REGISTER[2][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[2][1]~feeder_combout\ = \INST_GPR|r_REGISTER~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~42_combout\,
	combout => \INST_GPR|r_REGISTER[2][1]~feeder_combout\);

-- Location: FF_X23_Y17_N1
\INST_GPR|r_REGISTER[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[2][1]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[2][7]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[2][1]~q\);

-- Location: LCCOMB_X23_Y17_N8
\INST_GPR|Mux6~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux6~15_combout\ = (\INST_GPR|Mux6~14_combout\ & ((\INST_GPR|r_REGISTER[3][1]~q\) # ((!\INST_instruction_decoder|o_REGISTER_A\(1))))) # (!\INST_GPR|Mux6~14_combout\ & (((\INST_instruction_decoder|o_REGISTER_A\(1) & 
-- \INST_GPR|r_REGISTER[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[3][1]~q\,
	datab => \INST_GPR|Mux6~14_combout\,
	datac => \INST_instruction_decoder|o_REGISTER_A\(1),
	datad => \INST_GPR|r_REGISTER[2][1]~q\,
	combout => \INST_GPR|Mux6~15_combout\);

-- Location: LCCOMB_X26_Y21_N28
\INST_GPR|r_REGISTER[7][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[7][1]~feeder_combout\ = \INST_GPR|r_REGISTER~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~42_combout\,
	combout => \INST_GPR|r_REGISTER[7][1]~feeder_combout\);

-- Location: FF_X26_Y21_N29
\INST_GPR|r_REGISTER[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[7][1]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[7][7]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[7][1]~q\);

-- Location: LCCOMB_X26_Y20_N22
\INST_GPR|r_REGISTER[5][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[5][1]~feeder_combout\ = \INST_GPR|r_REGISTER~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~42_combout\,
	combout => \INST_GPR|r_REGISTER[5][1]~feeder_combout\);

-- Location: FF_X26_Y20_N23
\INST_GPR|r_REGISTER[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[5][1]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[5][7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[5][1]~q\);

-- Location: FF_X23_Y21_N3
\INST_GPR|r_REGISTER[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~42_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[4][7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[4][1]~q\);

-- Location: LCCOMB_X26_Y21_N0
\INST_GPR|r_REGISTER[6][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[6][1]~feeder_combout\ = \INST_GPR|r_REGISTER~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~42_combout\,
	combout => \INST_GPR|r_REGISTER[6][1]~feeder_combout\);

-- Location: FF_X26_Y21_N1
\INST_GPR|r_REGISTER[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[6][1]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[6][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[6][1]~q\);

-- Location: LCCOMB_X23_Y21_N2
\INST_GPR|Mux6~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux6~12_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_instruction_decoder|o_REGISTER_A\(0)) # ((\INST_GPR|r_REGISTER[6][1]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & (!\INST_instruction_decoder|o_REGISTER_A\(0) & 
-- (\INST_GPR|r_REGISTER[4][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_instruction_decoder|o_REGISTER_A\(0),
	datac => \INST_GPR|r_REGISTER[4][1]~q\,
	datad => \INST_GPR|r_REGISTER[6][1]~q\,
	combout => \INST_GPR|Mux6~12_combout\);

-- Location: LCCOMB_X26_Y21_N22
\INST_GPR|Mux6~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux6~13_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|Mux6~12_combout\ & (\INST_GPR|r_REGISTER[7][1]~q\)) # (!\INST_GPR|Mux6~12_combout\ & ((\INST_GPR|r_REGISTER[5][1]~q\))))) # (!\INST_instruction_decoder|o_REGISTER_A\(0) 
-- & (((\INST_GPR|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(0),
	datab => \INST_GPR|r_REGISTER[7][1]~q\,
	datac => \INST_GPR|r_REGISTER[5][1]~q\,
	datad => \INST_GPR|Mux6~12_combout\,
	combout => \INST_GPR|Mux6~13_combout\);

-- Location: LCCOMB_X23_Y17_N18
\INST_GPR|Mux6~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux6~16_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & (((\INST_instruction_decoder|o_REGISTER_A\(3)) # (\INST_GPR|Mux6~13_combout\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & (\INST_GPR|Mux6~15_combout\ & 
-- (!\INST_instruction_decoder|o_REGISTER_A\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_GPR|Mux6~15_combout\,
	datac => \INST_instruction_decoder|o_REGISTER_A\(3),
	datad => \INST_GPR|Mux6~13_combout\,
	combout => \INST_GPR|Mux6~16_combout\);

-- Location: LCCOMB_X24_Y18_N16
\INST_GPR|r_REGISTER[13][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[13][1]~feeder_combout\ = \INST_GPR|r_REGISTER~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~42_combout\,
	combout => \INST_GPR|r_REGISTER[13][1]~feeder_combout\);

-- Location: FF_X24_Y18_N17
\INST_GPR|r_REGISTER[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[13][1]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[13][7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[13][1]~q\);

-- Location: FF_X24_Y20_N29
\INST_GPR|r_REGISTER[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~42_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[14][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[14][1]~q\);

-- Location: FF_X24_Y18_N15
\INST_GPR|r_REGISTER[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~42_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[12][7]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[12][1]~q\);

-- Location: LCCOMB_X24_Y18_N14
\INST_GPR|Mux6~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux6~17_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & (((\INST_instruction_decoder|o_REGISTER_A\(1))))) # (!\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_instruction_decoder|o_REGISTER_A\(1) & (\INST_GPR|r_REGISTER[14][1]~q\)) 
-- # (!\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|r_REGISTER[12][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[14][1]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(0),
	datac => \INST_GPR|r_REGISTER[12][1]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(1),
	combout => \INST_GPR|Mux6~17_combout\);

-- Location: LCCOMB_X23_Y17_N4
\INST_GPR|Mux6~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux6~18_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|Mux6~17_combout\ & ((\INST_GPR|r_REGISTER[15][1]~q\))) # (!\INST_GPR|Mux6~17_combout\ & (\INST_GPR|r_REGISTER[13][1]~q\)))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(0) & (((\INST_GPR|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[13][1]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(0),
	datac => \INST_GPR|Mux6~17_combout\,
	datad => \INST_GPR|r_REGISTER[15][1]~q\,
	combout => \INST_GPR|Mux6~18_combout\);

-- Location: LCCOMB_X26_Y17_N14
\INST_GPR|r_REGISTER[11][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[11][1]~feeder_combout\ = \INST_GPR|r_REGISTER~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~42_combout\,
	combout => \INST_GPR|r_REGISTER[11][1]~feeder_combout\);

-- Location: FF_X26_Y17_N15
\INST_GPR|r_REGISTER[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[11][1]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[11][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[11][1]~q\);

-- Location: LCCOMB_X26_Y19_N4
\INST_GPR|r_REGISTER[10][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[10][1]~feeder_combout\ = \INST_GPR|r_REGISTER~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~42_combout\,
	combout => \INST_GPR|r_REGISTER[10][1]~feeder_combout\);

-- Location: FF_X26_Y19_N5
\INST_GPR|r_REGISTER[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[10][1]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[10][7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[10][1]~q\);

-- Location: FF_X27_Y19_N11
\INST_GPR|r_REGISTER[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~42_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[8][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[8][1]~q\);

-- Location: LCCOMB_X27_Y19_N8
\INST_GPR|r_REGISTER[9][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[9][1]~feeder_combout\ = \INST_GPR|r_REGISTER~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~42_combout\,
	combout => \INST_GPR|r_REGISTER[9][1]~feeder_combout\);

-- Location: FF_X27_Y19_N9
\INST_GPR|r_REGISTER[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[9][1]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[9][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[9][1]~q\);

-- Location: LCCOMB_X23_Y21_N18
\INST_GPR|Mux6~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux6~10_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & (\INST_instruction_decoder|o_REGISTER_A\(0))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|r_REGISTER[9][1]~q\))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(0) & (\INST_GPR|r_REGISTER[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_instruction_decoder|o_REGISTER_A\(0),
	datac => \INST_GPR|r_REGISTER[8][1]~q\,
	datad => \INST_GPR|r_REGISTER[9][1]~q\,
	combout => \INST_GPR|Mux6~10_combout\);

-- Location: LCCOMB_X27_Y17_N14
\INST_GPR|Mux6~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux6~11_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|Mux6~10_combout\ & (\INST_GPR|r_REGISTER[11][1]~q\)) # (!\INST_GPR|Mux6~10_combout\ & ((\INST_GPR|r_REGISTER[10][1]~q\))))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(1) & (((\INST_GPR|Mux6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[11][1]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(1),
	datac => \INST_GPR|r_REGISTER[10][1]~q\,
	datad => \INST_GPR|Mux6~10_combout\,
	combout => \INST_GPR|Mux6~11_combout\);

-- Location: LCCOMB_X23_Y17_N26
\INST_GPR|Mux6~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux6~19_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|Mux6~16_combout\ & (\INST_GPR|Mux6~18_combout\)) # (!\INST_GPR|Mux6~16_combout\ & ((\INST_GPR|Mux6~11_combout\))))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) & 
-- (\INST_GPR|Mux6~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(3),
	datab => \INST_GPR|Mux6~16_combout\,
	datac => \INST_GPR|Mux6~18_combout\,
	datad => \INST_GPR|Mux6~11_combout\,
	combout => \INST_GPR|Mux6~19_combout\);

-- Location: LCCOMB_X22_Y19_N20
\INST_GPR|Mux6~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux6~20_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(4) & (\INST_GPR|Mux6~9_combout\)) # (!\INST_instruction_decoder|o_REGISTER_A\(4) & ((\INST_GPR|Mux6~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_instruction_decoder|o_REGISTER_A\(4),
	datac => \INST_GPR|Mux6~9_combout\,
	datad => \INST_GPR|Mux6~19_combout\,
	combout => \INST_GPR|Mux6~20_combout\);

-- Location: FF_X22_Y19_N21
\INST_GPR|o_GPR_ALU_data_A[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|Mux6~20_combout\,
	ena => \INST_control_unit|ALT_INV_Mux7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|o_GPR_ALU_data_A\(1));

-- Location: LCCOMB_X17_Y19_N12
\INST_ALU|Mux6~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux6~8_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & (\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & ((!\INST_GPR|o_GPR_ALU_data_A\(1))))) # (!\INST_instruction_decoder|o_OPCODE\(1) & (((\INST_ALU|r_ALU_Result\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	datab => \INST_ALU|r_ALU_Result\(1),
	datac => \INST_instruction_decoder|o_OPCODE\(1),
	datad => \INST_GPR|o_GPR_ALU_data_A\(1),
	combout => \INST_ALU|Mux6~8_combout\);

-- Location: LCCOMB_X17_Y19_N14
\INST_ALU|Mux6~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux6~9_combout\ = (\INST_ALU|Mux6~8_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(1)) # (\INST_instruction_decoder|o_OPCODE\(0) $ (\INST_instruction_decoder|o_OPCODE\(1))))) # (!\INST_ALU|Mux6~8_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(1) & 
-- (\INST_instruction_decoder|o_OPCODE\(0) $ (!\INST_instruction_decoder|o_OPCODE\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|Mux6~8_combout\,
	datab => \INST_instruction_decoder|o_OPCODE\(0),
	datac => \INST_instruction_decoder|o_OPCODE\(1),
	datad => \INST_GPR|o_GPR_ALU_data_A\(1),
	combout => \INST_ALU|Mux6~9_combout\);

-- Location: LCCOMB_X19_Y19_N0
\INST_B_imm_multiplexer|o_DATA[2]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_B_imm_multiplexer|o_DATA[2]~6_combout\ = (\INST_instruction_decoder|o_IMM_enable~q\ & (\INST_instruction_decoder|o_Address_PROG\(4))) # (!\INST_instruction_decoder|o_IMM_enable~q\ & ((\INST_GPR|o_GPR_ALU_data_B\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_IMM_enable~q\,
	datab => \INST_instruction_decoder|o_Address_PROG\(4),
	datad => \INST_GPR|o_GPR_ALU_data_B\(2),
	combout => \INST_B_imm_multiplexer|o_DATA[2]~6_combout\);

-- Location: FF_X22_Y20_N27
\INST_GPR|r_REGISTER[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[19][7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[19][4]~q\);

-- Location: FF_X21_Y20_N15
\INST_GPR|r_REGISTER[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[27][7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[27][4]~q\);

-- Location: LCCOMB_X22_Y20_N26
\INST_GPR|Mux3~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux3~7_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_instruction_decoder|o_REGISTER_A\(2)) # ((\INST_GPR|r_REGISTER[27][4]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) & (!\INST_instruction_decoder|o_REGISTER_A\(2) & 
-- (\INST_GPR|r_REGISTER[19][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(3),
	datab => \INST_instruction_decoder|o_REGISTER_A\(2),
	datac => \INST_GPR|r_REGISTER[19][4]~q\,
	datad => \INST_GPR|r_REGISTER[27][4]~q\,
	combout => \INST_GPR|Mux3~7_combout\);

-- Location: FF_X22_Y20_N1
\INST_GPR|r_REGISTER[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[23][7]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[23][4]~q\);

-- Location: LCCOMB_X23_Y20_N22
\INST_GPR|r_REGISTER[31][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[31][4]~feeder_combout\ = \INST_GPR|r_REGISTER~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~39_combout\,
	combout => \INST_GPR|r_REGISTER[31][4]~feeder_combout\);

-- Location: FF_X23_Y20_N23
\INST_GPR|r_REGISTER[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[31][4]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[31][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[31][4]~q\);

-- Location: LCCOMB_X23_Y20_N18
\INST_GPR|Mux3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux3~8_combout\ = (\INST_GPR|Mux3~7_combout\ & (((\INST_GPR|r_REGISTER[31][4]~q\) # (!\INST_instruction_decoder|o_REGISTER_A\(2))))) # (!\INST_GPR|Mux3~7_combout\ & (\INST_GPR|r_REGISTER[23][4]~q\ & 
-- ((\INST_instruction_decoder|o_REGISTER_A\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux3~7_combout\,
	datab => \INST_GPR|r_REGISTER[23][4]~q\,
	datac => \INST_GPR|r_REGISTER[31][4]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(2),
	combout => \INST_GPR|Mux3~8_combout\);

-- Location: FF_X21_Y18_N3
\INST_GPR|r_REGISTER[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[29][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[29][4]~q\);

-- Location: FF_X22_Y18_N1
\INST_GPR|r_REGISTER[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[21][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[21][4]~q\);

-- Location: FF_X21_Y18_N29
\INST_GPR|r_REGISTER[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[25][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[25][4]~q\);

-- Location: FF_X22_Y18_N19
\INST_GPR|r_REGISTER[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[17][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[17][4]~q\);

-- Location: LCCOMB_X22_Y18_N18
\INST_GPR|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux3~0_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & (((\INST_instruction_decoder|o_REGISTER_A\(3))))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_instruction_decoder|o_REGISTER_A\(3) & (\INST_GPR|r_REGISTER[25][4]~q\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|r_REGISTER[17][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[25][4]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(2),
	datac => \INST_GPR|r_REGISTER[17][4]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(3),
	combout => \INST_GPR|Mux3~0_combout\);

-- Location: LCCOMB_X22_Y18_N0
\INST_GPR|Mux3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux3~1_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_GPR|Mux3~0_combout\ & (\INST_GPR|r_REGISTER[29][4]~q\)) # (!\INST_GPR|Mux3~0_combout\ & ((\INST_GPR|r_REGISTER[21][4]~q\))))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) 
-- & (((\INST_GPR|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[29][4]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(2),
	datac => \INST_GPR|r_REGISTER[21][4]~q\,
	datad => \INST_GPR|Mux3~0_combout\,
	combout => \INST_GPR|Mux3~1_combout\);

-- Location: FF_X22_Y17_N17
\INST_GPR|r_REGISTER[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[20][7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[20][4]~q\);

-- Location: FF_X21_Y17_N27
\INST_GPR|r_REGISTER[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[16][7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[16][4]~q\);

-- Location: LCCOMB_X21_Y17_N26
\INST_GPR|Mux3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux3~4_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_GPR|r_REGISTER[20][4]~q\) # ((\INST_instruction_decoder|o_REGISTER_A\(3))))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & (((\INST_GPR|r_REGISTER[16][4]~q\ & 
-- !\INST_instruction_decoder|o_REGISTER_A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[20][4]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(2),
	datac => \INST_GPR|r_REGISTER[16][4]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(3),
	combout => \INST_GPR|Mux3~4_combout\);

-- Location: FF_X22_Y17_N15
\INST_GPR|r_REGISTER[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[28][7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[28][4]~q\);

-- Location: FF_X21_Y17_N1
\INST_GPR|r_REGISTER[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[24][7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[24][4]~q\);

-- Location: LCCOMB_X21_Y17_N0
\INST_GPR|Mux3~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux3~5_combout\ = (\INST_GPR|Mux3~4_combout\ & ((\INST_GPR|r_REGISTER[28][4]~q\) # ((!\INST_instruction_decoder|o_REGISTER_A\(3))))) # (!\INST_GPR|Mux3~4_combout\ & (((\INST_GPR|r_REGISTER[24][4]~q\ & 
-- \INST_instruction_decoder|o_REGISTER_A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux3~4_combout\,
	datab => \INST_GPR|r_REGISTER[28][4]~q\,
	datac => \INST_GPR|r_REGISTER[24][4]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(3),
	combout => \INST_GPR|Mux3~5_combout\);

-- Location: FF_X21_Y20_N21
\INST_GPR|r_REGISTER[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[26][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[26][4]~q\);

-- Location: FF_X20_Y17_N25
\INST_GPR|r_REGISTER[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[30][7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[30][4]~q\);

-- Location: FF_X20_Y17_N3
\INST_GPR|r_REGISTER[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[18][7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[18][4]~q\);

-- Location: FF_X19_Y17_N31
\INST_GPR|r_REGISTER[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[22][7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[22][4]~q\);

-- Location: LCCOMB_X20_Y17_N2
\INST_GPR|Mux3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux3~2_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_instruction_decoder|o_REGISTER_A\(3)) # ((\INST_GPR|r_REGISTER[22][4]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & (!\INST_instruction_decoder|o_REGISTER_A\(3) & 
-- (\INST_GPR|r_REGISTER[18][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_instruction_decoder|o_REGISTER_A\(3),
	datac => \INST_GPR|r_REGISTER[18][4]~q\,
	datad => \INST_GPR|r_REGISTER[22][4]~q\,
	combout => \INST_GPR|Mux3~2_combout\);

-- Location: LCCOMB_X20_Y17_N24
\INST_GPR|Mux3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux3~3_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|Mux3~2_combout\ & ((\INST_GPR|r_REGISTER[30][4]~q\))) # (!\INST_GPR|Mux3~2_combout\ & (\INST_GPR|r_REGISTER[26][4]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) 
-- & (((\INST_GPR|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[26][4]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(3),
	datac => \INST_GPR|r_REGISTER[30][4]~q\,
	datad => \INST_GPR|Mux3~2_combout\,
	combout => \INST_GPR|Mux3~3_combout\);

-- Location: LCCOMB_X23_Y21_N4
\INST_GPR|Mux3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux3~6_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_instruction_decoder|o_REGISTER_A\(0)) # ((\INST_GPR|Mux3~3_combout\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & (!\INST_instruction_decoder|o_REGISTER_A\(0) & 
-- (\INST_GPR|Mux3~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_instruction_decoder|o_REGISTER_A\(0),
	datac => \INST_GPR|Mux3~5_combout\,
	datad => \INST_GPR|Mux3~3_combout\,
	combout => \INST_GPR|Mux3~6_combout\);

-- Location: LCCOMB_X22_Y19_N30
\INST_GPR|Mux3~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux3~9_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|Mux3~6_combout\ & (\INST_GPR|Mux3~8_combout\)) # (!\INST_GPR|Mux3~6_combout\ & ((\INST_GPR|Mux3~1_combout\))))) # (!\INST_instruction_decoder|o_REGISTER_A\(0) & 
-- (((\INST_GPR|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux3~8_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(0),
	datac => \INST_GPR|Mux3~1_combout\,
	datad => \INST_GPR|Mux3~6_combout\,
	combout => \INST_GPR|Mux3~9_combout\);

-- Location: FF_X26_Y19_N1
\INST_GPR|r_REGISTER[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[10][7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[10][4]~q\);

-- Location: FF_X27_Y19_N31
\INST_GPR|r_REGISTER[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[8][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[8][4]~q\);

-- Location: LCCOMB_X27_Y19_N30
\INST_GPR|Mux3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux3~12_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|r_REGISTER[10][4]~q\) # ((\INST_instruction_decoder|o_REGISTER_A\(0))))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & (((\INST_GPR|r_REGISTER[8][4]~q\ & 
-- !\INST_instruction_decoder|o_REGISTER_A\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[10][4]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(1),
	datac => \INST_GPR|r_REGISTER[8][4]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(0),
	combout => \INST_GPR|Mux3~12_combout\);

-- Location: LCCOMB_X23_Y19_N10
\INST_GPR|r_REGISTER[11][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[11][4]~feeder_combout\ = \INST_GPR|r_REGISTER~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~39_combout\,
	combout => \INST_GPR|r_REGISTER[11][4]~feeder_combout\);

-- Location: FF_X23_Y19_N11
\INST_GPR|r_REGISTER[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[11][4]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[11][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[11][4]~q\);

-- Location: FF_X27_Y19_N5
\INST_GPR|r_REGISTER[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[9][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[9][4]~q\);

-- Location: LCCOMB_X27_Y19_N4
\INST_GPR|Mux3~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux3~13_combout\ = (\INST_GPR|Mux3~12_combout\ & ((\INST_GPR|r_REGISTER[11][4]~q\) # ((!\INST_instruction_decoder|o_REGISTER_A\(0))))) # (!\INST_GPR|Mux3~12_combout\ & (((\INST_GPR|r_REGISTER[9][4]~q\ & 
-- \INST_instruction_decoder|o_REGISTER_A\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux3~12_combout\,
	datab => \INST_GPR|r_REGISTER[11][4]~q\,
	datac => \INST_GPR|r_REGISTER[9][4]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(0),
	combout => \INST_GPR|Mux3~13_combout\);

-- Location: FF_X24_Y19_N9
\INST_GPR|r_REGISTER[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[1][7]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[1][4]~q\);

-- Location: FF_X23_Y19_N13
\INST_GPR|r_REGISTER[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[3][7]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[3][4]~q\);

-- Location: FF_X24_Y19_N23
\INST_GPR|r_REGISTER[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[0][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[0][4]~q\);

-- Location: FF_X24_Y21_N9
\INST_GPR|r_REGISTER[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[2][7]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[2][4]~q\);

-- Location: LCCOMB_X24_Y19_N22
\INST_GPR|Mux3~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux3~14_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & (\INST_instruction_decoder|o_REGISTER_A\(1))) # (!\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|r_REGISTER[2][4]~q\))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(1) & (\INST_GPR|r_REGISTER[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(0),
	datab => \INST_instruction_decoder|o_REGISTER_A\(1),
	datac => \INST_GPR|r_REGISTER[0][4]~q\,
	datad => \INST_GPR|r_REGISTER[2][4]~q\,
	combout => \INST_GPR|Mux3~14_combout\);

-- Location: LCCOMB_X23_Y19_N12
\INST_GPR|Mux3~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux3~15_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|Mux3~14_combout\ & ((\INST_GPR|r_REGISTER[3][4]~q\))) # (!\INST_GPR|Mux3~14_combout\ & (\INST_GPR|r_REGISTER[1][4]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(0) 
-- & (((\INST_GPR|Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(0),
	datab => \INST_GPR|r_REGISTER[1][4]~q\,
	datac => \INST_GPR|r_REGISTER[3][4]~q\,
	datad => \INST_GPR|Mux3~14_combout\,
	combout => \INST_GPR|Mux3~15_combout\);

-- Location: LCCOMB_X23_Y19_N2
\INST_GPR|Mux3~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux3~16_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & (\INST_instruction_decoder|o_REGISTER_A\(3))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_instruction_decoder|o_REGISTER_A\(3) & (\INST_GPR|Mux3~13_combout\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|Mux3~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_instruction_decoder|o_REGISTER_A\(3),
	datac => \INST_GPR|Mux3~13_combout\,
	datad => \INST_GPR|Mux3~15_combout\,
	combout => \INST_GPR|Mux3~16_combout\);

-- Location: FF_X22_Y21_N29
\INST_GPR|r_REGISTER[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[7][7]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[7][4]~q\);

-- Location: FF_X22_Y21_N31
\INST_GPR|r_REGISTER[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[6][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[6][4]~q\);

-- Location: FF_X23_Y21_N23
\INST_GPR|r_REGISTER[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[4][7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[4][4]~q\);

-- Location: LCCOMB_X24_Y21_N18
\INST_GPR|r_REGISTER[5][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[5][4]~feeder_combout\ = \INST_GPR|r_REGISTER~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~39_combout\,
	combout => \INST_GPR|r_REGISTER[5][4]~feeder_combout\);

-- Location: FF_X24_Y21_N19
\INST_GPR|r_REGISTER[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[5][4]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[5][7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[5][4]~q\);

-- Location: LCCOMB_X23_Y21_N22
\INST_GPR|Mux3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux3~10_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & (\INST_instruction_decoder|o_REGISTER_A\(0))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|r_REGISTER[5][4]~q\))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(0) & (\INST_GPR|r_REGISTER[4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_instruction_decoder|o_REGISTER_A\(0),
	datac => \INST_GPR|r_REGISTER[4][4]~q\,
	datad => \INST_GPR|r_REGISTER[5][4]~q\,
	combout => \INST_GPR|Mux3~10_combout\);

-- Location: LCCOMB_X22_Y21_N30
\INST_GPR|Mux3~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux3~11_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|Mux3~10_combout\ & (\INST_GPR|r_REGISTER[7][4]~q\)) # (!\INST_GPR|Mux3~10_combout\ & ((\INST_GPR|r_REGISTER[6][4]~q\))))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) 
-- & (((\INST_GPR|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_GPR|r_REGISTER[7][4]~q\,
	datac => \INST_GPR|r_REGISTER[6][4]~q\,
	datad => \INST_GPR|Mux3~10_combout\,
	combout => \INST_GPR|Mux3~11_combout\);

-- Location: FF_X24_Y20_N25
\INST_GPR|r_REGISTER[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[14][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[14][4]~q\);

-- Location: FF_X24_Y18_N5
\INST_GPR|r_REGISTER[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[13][7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[13][4]~q\);

-- Location: FF_X24_Y18_N7
\INST_GPR|r_REGISTER[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~39_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[12][7]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[12][4]~q\);

-- Location: LCCOMB_X24_Y18_N6
\INST_GPR|Mux3~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux3~17_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & (((\INST_instruction_decoder|o_REGISTER_A\(0))))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_instruction_decoder|o_REGISTER_A\(0) & (\INST_GPR|r_REGISTER[13][4]~q\)) 
-- # (!\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|r_REGISTER[12][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_GPR|r_REGISTER[13][4]~q\,
	datac => \INST_GPR|r_REGISTER[12][4]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(0),
	combout => \INST_GPR|Mux3~17_combout\);

-- Location: LCCOMB_X24_Y20_N24
\INST_GPR|Mux3~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux3~18_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|Mux3~17_combout\ & (\INST_GPR|r_REGISTER[15][4]~q\)) # (!\INST_GPR|Mux3~17_combout\ & ((\INST_GPR|r_REGISTER[14][4]~q\))))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(1) & (((\INST_GPR|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_GPR|r_REGISTER[15][4]~q\,
	datac => \INST_GPR|r_REGISTER[14][4]~q\,
	datad => \INST_GPR|Mux3~17_combout\,
	combout => \INST_GPR|Mux3~18_combout\);

-- Location: LCCOMB_X22_Y19_N28
\INST_GPR|Mux3~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux3~19_combout\ = (\INST_GPR|Mux3~16_combout\ & (((\INST_GPR|Mux3~18_combout\) # (!\INST_instruction_decoder|o_REGISTER_A\(2))))) # (!\INST_GPR|Mux3~16_combout\ & (\INST_GPR|Mux3~11_combout\ & ((\INST_instruction_decoder|o_REGISTER_A\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux3~16_combout\,
	datab => \INST_GPR|Mux3~11_combout\,
	datac => \INST_GPR|Mux3~18_combout\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(2),
	combout => \INST_GPR|Mux3~19_combout\);

-- Location: LCCOMB_X22_Y19_N10
\INST_GPR|Mux3~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux3~20_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(4) & (\INST_GPR|Mux3~9_combout\)) # (!\INST_instruction_decoder|o_REGISTER_A\(4) & ((\INST_GPR|Mux3~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_instruction_decoder|o_REGISTER_A\(4),
	datac => \INST_GPR|Mux3~9_combout\,
	datad => \INST_GPR|Mux3~19_combout\,
	combout => \INST_GPR|Mux3~20_combout\);

-- Location: FF_X22_Y19_N11
\INST_GPR|o_GPR_ALU_data_A[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|Mux3~20_combout\,
	ena => \INST_control_unit|ALT_INV_Mux7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|o_GPR_ALU_data_A\(4));

-- Location: LCCOMB_X17_Y21_N4
\INST_ALU|ShiftRight0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftRight0~7_combout\ = (\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(4)))) # (!\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_GPR|o_GPR_ALU_data_A\(2),
	datac => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	datad => \INST_GPR|o_GPR_ALU_data_A\(4),
	combout => \INST_ALU|ShiftRight0~7_combout\);

-- Location: LCCOMB_X17_Y21_N14
\INST_ALU|ShiftRight0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftRight0~4_combout\ = (\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(3))) # (!\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_GPR|o_GPR_ALU_data_A\(3),
	datac => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	datad => \INST_GPR|o_GPR_ALU_data_A\(1),
	combout => \INST_ALU|ShiftRight0~4_combout\);

-- Location: LCCOMB_X17_Y21_N30
\INST_ALU|ShiftRight0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftRight0~8_combout\ = (!\INST_B_imm_multiplexer|o_DATA[2]~6_combout\ & ((\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & (\INST_ALU|ShiftRight0~7_combout\)) # (!\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & 
-- ((\INST_ALU|ShiftRight0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[2]~6_combout\,
	datab => \INST_ALU|ShiftRight0~7_combout\,
	datac => \INST_ALU|ShiftRight0~4_combout\,
	datad => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	combout => \INST_ALU|ShiftRight0~8_combout\);

-- Location: LCCOMB_X16_Y20_N8
\INST_ALU|ShiftRight0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftRight0~0_combout\ = (\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(7))) # (!\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(7),
	datac => \INST_GPR|o_GPR_ALU_data_A\(5),
	datad => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	combout => \INST_ALU|ShiftRight0~0_combout\);

-- Location: LCCOMB_X16_Y20_N4
\INST_ALU|ShiftRight0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftRight0~9_combout\ = (\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(6) & ((!\INST_B_imm_multiplexer|o_DATA[1]~7_combout\)))) # (!\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & 
-- (((\INST_ALU|ShiftRight0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	datab => \INST_GPR|o_GPR_ALU_data_A\(6),
	datac => \INST_ALU|ShiftRight0~0_combout\,
	datad => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	combout => \INST_ALU|ShiftRight0~9_combout\);

-- Location: LCCOMB_X26_Y19_N26
\INST_GPR|r_REGISTER[10][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[10][3]~feeder_combout\ = \INST_GPR|r_REGISTER~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~40_combout\,
	combout => \INST_GPR|r_REGISTER[10][3]~feeder_combout\);

-- Location: FF_X26_Y19_N27
\INST_GPR|r_REGISTER[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[10][3]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[10][7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[10][3]~q\);

-- Location: LCCOMB_X26_Y17_N16
\INST_GPR|r_REGISTER[11][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[11][3]~feeder_combout\ = \INST_GPR|r_REGISTER~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~40_combout\,
	combout => \INST_GPR|r_REGISTER[11][3]~feeder_combout\);

-- Location: FF_X26_Y17_N17
\INST_GPR|r_REGISTER[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[11][3]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[11][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[11][3]~q\);

-- Location: FF_X27_Y19_N15
\INST_GPR|r_REGISTER[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~40_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[8][7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[8][3]~q\);

-- Location: FF_X27_Y19_N13
\INST_GPR|r_REGISTER[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~40_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[9][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[9][3]~q\);

-- Location: LCCOMB_X27_Y19_N12
\INST_GPR|Mux12~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux12~10_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & (((\INST_GPR|r_REGISTER[9][3]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) & (\INST_GPR|r_REGISTER[8][3]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(0),
	datab => \INST_GPR|r_REGISTER[8][3]~q\,
	datac => \INST_GPR|r_REGISTER[9][3]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(1),
	combout => \INST_GPR|Mux12~10_combout\);

-- Location: LCCOMB_X26_Y17_N26
\INST_GPR|Mux12~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux12~11_combout\ = (\INST_GPR|Mux12~10_combout\ & (((\INST_GPR|r_REGISTER[11][3]~q\) # (!\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_GPR|Mux12~10_combout\ & (\INST_GPR|r_REGISTER[10][3]~q\ & 
-- ((\INST_instruction_decoder|o_REGISTER_B\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[10][3]~q\,
	datab => \INST_GPR|r_REGISTER[11][3]~q\,
	datac => \INST_GPR|Mux12~10_combout\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(1),
	combout => \INST_GPR|Mux12~11_combout\);

-- Location: FF_X24_Y19_N31
\INST_GPR|r_REGISTER[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~40_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[0][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[0][3]~q\);

-- Location: FF_X24_Y19_N13
\INST_GPR|r_REGISTER[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~40_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[1][7]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[1][3]~q\);

-- Location: LCCOMB_X24_Y19_N12
\INST_GPR|Mux12~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux12~14_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & (((\INST_GPR|r_REGISTER[1][3]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) & (\INST_GPR|r_REGISTER[0][3]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[0][3]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(0),
	datac => \INST_GPR|r_REGISTER[1][3]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(1),
	combout => \INST_GPR|Mux12~14_combout\);

-- Location: LCCOMB_X24_Y17_N28
\INST_GPR|r_REGISTER[2][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[2][3]~feeder_combout\ = \INST_GPR|r_REGISTER~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~40_combout\,
	combout => \INST_GPR|r_REGISTER[2][3]~feeder_combout\);

-- Location: FF_X24_Y17_N29
\INST_GPR|r_REGISTER[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[2][3]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[2][7]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[2][3]~q\);

-- Location: LCCOMB_X24_Y17_N4
\INST_GPR|Mux12~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux12~15_combout\ = (\INST_GPR|Mux12~14_combout\ & ((\INST_GPR|r_REGISTER[3][3]~q\) # ((!\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_GPR|Mux12~14_combout\ & (((\INST_instruction_decoder|o_REGISTER_B\(1) & 
-- \INST_GPR|r_REGISTER[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux12~14_combout\,
	datab => \INST_GPR|r_REGISTER[3][3]~q\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(1),
	datad => \INST_GPR|r_REGISTER[2][3]~q\,
	combout => \INST_GPR|Mux12~15_combout\);

-- Location: FF_X24_Y21_N27
\INST_GPR|r_REGISTER[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~40_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[5][7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[5][3]~q\);

-- Location: FF_X26_Y21_N15
\INST_GPR|r_REGISTER[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~40_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[7][7]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[7][3]~q\);

-- Location: FF_X23_Y21_N15
\INST_GPR|r_REGISTER[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~40_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[4][7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[4][3]~q\);

-- Location: FF_X26_Y21_N17
\INST_GPR|r_REGISTER[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~40_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[6][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[6][3]~q\);

-- Location: LCCOMB_X26_Y21_N16
\INST_GPR|Mux12~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux12~12_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & (((\INST_GPR|r_REGISTER[6][3]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(0))))) # (!\INST_instruction_decoder|o_REGISTER_B\(1) & (\INST_GPR|r_REGISTER[4][3]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(1),
	datab => \INST_GPR|r_REGISTER[4][3]~q\,
	datac => \INST_GPR|r_REGISTER[6][3]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(0),
	combout => \INST_GPR|Mux12~12_combout\);

-- Location: LCCOMB_X26_Y21_N14
\INST_GPR|Mux12~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux12~13_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_GPR|Mux12~12_combout\ & ((\INST_GPR|r_REGISTER[7][3]~q\))) # (!\INST_GPR|Mux12~12_combout\ & (\INST_GPR|r_REGISTER[5][3]~q\)))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(0) & (((\INST_GPR|Mux12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(0),
	datab => \INST_GPR|r_REGISTER[5][3]~q\,
	datac => \INST_GPR|r_REGISTER[7][3]~q\,
	datad => \INST_GPR|Mux12~12_combout\,
	combout => \INST_GPR|Mux12~13_combout\);

-- Location: LCCOMB_X24_Y17_N26
\INST_GPR|Mux12~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux12~16_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & (((\INST_instruction_decoder|o_REGISTER_B\(2))))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) & ((\INST_instruction_decoder|o_REGISTER_B\(2) & ((\INST_GPR|Mux12~13_combout\))) 
-- # (!\INST_instruction_decoder|o_REGISTER_B\(2) & (\INST_GPR|Mux12~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(3),
	datab => \INST_GPR|Mux12~15_combout\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(2),
	datad => \INST_GPR|Mux12~13_combout\,
	combout => \INST_GPR|Mux12~16_combout\);

-- Location: FF_X24_Y18_N27
\INST_GPR|r_REGISTER[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~40_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[12][7]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[12][3]~q\);

-- Location: FF_X24_Y20_N9
\INST_GPR|r_REGISTER[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~40_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[14][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[14][3]~q\);

-- Location: LCCOMB_X24_Y20_N8
\INST_GPR|Mux12~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux12~17_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & (((\INST_GPR|r_REGISTER[14][3]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(0))))) # (!\INST_instruction_decoder|o_REGISTER_B\(1) & (\INST_GPR|r_REGISTER[12][3]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[12][3]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(1),
	datac => \INST_GPR|r_REGISTER[14][3]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(0),
	combout => \INST_GPR|Mux12~17_combout\);

-- Location: FF_X26_Y20_N15
\INST_GPR|r_REGISTER[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER~40_combout\,
	ena => \INST_GPR|r_REGISTER[15][7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[15][3]~q\);

-- Location: LCCOMB_X24_Y18_N12
\INST_GPR|r_REGISTER[13][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[13][3]~feeder_combout\ = \INST_GPR|r_REGISTER~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~40_combout\,
	combout => \INST_GPR|r_REGISTER[13][3]~feeder_combout\);

-- Location: FF_X24_Y18_N13
\INST_GPR|r_REGISTER[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[13][3]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[13][7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[13][3]~q\);

-- Location: LCCOMB_X24_Y17_N0
\INST_GPR|Mux12~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux12~18_combout\ = (\INST_GPR|Mux12~17_combout\ & (((\INST_GPR|r_REGISTER[15][3]~q\)) # (!\INST_instruction_decoder|o_REGISTER_B\(0)))) # (!\INST_GPR|Mux12~17_combout\ & (\INST_instruction_decoder|o_REGISTER_B\(0) & 
-- ((\INST_GPR|r_REGISTER[13][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux12~17_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(0),
	datac => \INST_GPR|r_REGISTER[15][3]~q\,
	datad => \INST_GPR|r_REGISTER[13][3]~q\,
	combout => \INST_GPR|Mux12~18_combout\);

-- Location: LCCOMB_X24_Y17_N6
\INST_GPR|Mux12~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux12~19_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & ((\INST_GPR|Mux12~16_combout\ & ((\INST_GPR|Mux12~18_combout\))) # (!\INST_GPR|Mux12~16_combout\ & (\INST_GPR|Mux12~11_combout\)))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) 
-- & (((\INST_GPR|Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(3),
	datab => \INST_GPR|Mux12~11_combout\,
	datac => \INST_GPR|Mux12~16_combout\,
	datad => \INST_GPR|Mux12~18_combout\,
	combout => \INST_GPR|Mux12~19_combout\);

-- Location: FF_X22_Y17_N7
\INST_GPR|r_REGISTER[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~40_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[28][7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[28][3]~q\);

-- Location: FF_X22_Y17_N13
\INST_GPR|r_REGISTER[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~40_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[20][7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[20][3]~q\);

-- Location: FF_X21_Y17_N19
\INST_GPR|r_REGISTER[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~40_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[16][7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[16][3]~q\);

-- Location: FF_X21_Y17_N13
\INST_GPR|r_REGISTER[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~40_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[24][7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[24][3]~q\);

-- Location: LCCOMB_X21_Y17_N12
\INST_GPR|Mux12~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux12~4_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & (((\INST_GPR|r_REGISTER[24][3]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(2))))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) & (\INST_GPR|r_REGISTER[16][3]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(3),
	datab => \INST_GPR|r_REGISTER[16][3]~q\,
	datac => \INST_GPR|r_REGISTER[24][3]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(2),
	combout => \INST_GPR|Mux12~4_combout\);

-- Location: LCCOMB_X22_Y17_N12
\INST_GPR|Mux12~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux12~5_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & ((\INST_GPR|Mux12~4_combout\ & (\INST_GPR|r_REGISTER[28][3]~q\)) # (!\INST_GPR|Mux12~4_combout\ & ((\INST_GPR|r_REGISTER[20][3]~q\))))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(2) & (((\INST_GPR|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[28][3]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(2),
	datac => \INST_GPR|r_REGISTER[20][3]~q\,
	datad => \INST_GPR|Mux12~4_combout\,
	combout => \INST_GPR|Mux12~5_combout\);

-- Location: FF_X21_Y18_N23
\INST_GPR|r_REGISTER[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~40_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[29][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[29][3]~q\);

-- Location: FF_X21_Y18_N9
\INST_GPR|r_REGISTER[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~40_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[25][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[25][3]~q\);

-- Location: FF_X22_Y18_N15
\INST_GPR|r_REGISTER[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~40_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[17][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[17][3]~q\);

-- Location: FF_X22_Y18_N25
\INST_GPR|r_REGISTER[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~40_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[21][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[21][3]~q\);

-- Location: LCCOMB_X22_Y18_N24
\INST_GPR|Mux12~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux12~2_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & (((\INST_instruction_decoder|o_REGISTER_B\(2))))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) & ((\INST_instruction_decoder|o_REGISTER_B\(2) & 
-- ((\INST_GPR|r_REGISTER[21][3]~q\))) # (!\INST_instruction_decoder|o_REGISTER_B\(2) & (\INST_GPR|r_REGISTER[17][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(3),
	datab => \INST_GPR|r_REGISTER[17][3]~q\,
	datac => \INST_GPR|r_REGISTER[21][3]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(2),
	combout => \INST_GPR|Mux12~2_combout\);

-- Location: LCCOMB_X21_Y18_N8
\INST_GPR|Mux12~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux12~3_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & ((\INST_GPR|Mux12~2_combout\ & (\INST_GPR|r_REGISTER[29][3]~q\)) # (!\INST_GPR|Mux12~2_combout\ & ((\INST_GPR|r_REGISTER[25][3]~q\))))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(3) & (((\INST_GPR|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[29][3]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(3),
	datac => \INST_GPR|r_REGISTER[25][3]~q\,
	datad => \INST_GPR|Mux12~2_combout\,
	combout => \INST_GPR|Mux12~3_combout\);

-- Location: LCCOMB_X24_Y17_N12
\INST_GPR|Mux12~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux12~6_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & (((\INST_instruction_decoder|o_REGISTER_B\(1)) # (\INST_GPR|Mux12~3_combout\)))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) & (\INST_GPR|Mux12~5_combout\ & 
-- (!\INST_instruction_decoder|o_REGISTER_B\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux12~5_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(0),
	datac => \INST_instruction_decoder|o_REGISTER_B\(1),
	datad => \INST_GPR|Mux12~3_combout\,
	combout => \INST_GPR|Mux12~6_combout\);

-- Location: LCCOMB_X23_Y20_N6
\INST_GPR|r_REGISTER[31][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[31][3]~feeder_combout\ = \INST_GPR|r_REGISTER~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~40_combout\,
	combout => \INST_GPR|r_REGISTER[31][3]~feeder_combout\);

-- Location: FF_X23_Y20_N7
\INST_GPR|r_REGISTER[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[31][3]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[31][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[31][3]~q\);

-- Location: LCCOMB_X23_Y20_N20
\INST_GPR|r_REGISTER[27][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[27][3]~feeder_combout\ = \INST_GPR|r_REGISTER~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_GPR|r_REGISTER~40_combout\,
	combout => \INST_GPR|r_REGISTER[27][3]~feeder_combout\);

-- Location: FF_X23_Y20_N21
\INST_GPR|r_REGISTER[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[27][3]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[27][7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[27][3]~q\);

-- Location: FF_X22_Y20_N31
\INST_GPR|r_REGISTER[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~40_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[19][7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[19][3]~q\);

-- Location: FF_X22_Y20_N5
\INST_GPR|r_REGISTER[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~40_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[23][7]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[23][3]~q\);

-- Location: LCCOMB_X22_Y20_N4
\INST_GPR|Mux12~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux12~7_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & (((\INST_GPR|r_REGISTER[23][3]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(3))))) # (!\INST_instruction_decoder|o_REGISTER_B\(2) & (\INST_GPR|r_REGISTER[19][3]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(2),
	datab => \INST_GPR|r_REGISTER[19][3]~q\,
	datac => \INST_GPR|r_REGISTER[23][3]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(3),
	combout => \INST_GPR|Mux12~7_combout\);

-- Location: LCCOMB_X23_Y20_N4
\INST_GPR|Mux12~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux12~8_combout\ = (\INST_GPR|Mux12~7_combout\ & ((\INST_GPR|r_REGISTER[31][3]~q\) # ((!\INST_instruction_decoder|o_REGISTER_B\(3))))) # (!\INST_GPR|Mux12~7_combout\ & (((\INST_GPR|r_REGISTER[27][3]~q\ & 
-- \INST_instruction_decoder|o_REGISTER_B\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[31][3]~q\,
	datab => \INST_GPR|r_REGISTER[27][3]~q\,
	datac => \INST_GPR|Mux12~7_combout\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(3),
	combout => \INST_GPR|Mux12~8_combout\);

-- Location: LCCOMB_X19_Y17_N4
\INST_GPR|r_REGISTER[22][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[22][3]~feeder_combout\ = \INST_GPR|r_REGISTER~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~40_combout\,
	combout => \INST_GPR|r_REGISTER[22][3]~feeder_combout\);

-- Location: FF_X19_Y17_N5
\INST_GPR|r_REGISTER[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[22][3]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[22][7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[22][3]~q\);

-- Location: FF_X20_Y17_N9
\INST_GPR|r_REGISTER[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~40_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[30][7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[30][3]~q\);

-- Location: FF_X21_Y20_N17
\INST_GPR|r_REGISTER[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~40_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[26][7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[26][3]~q\);

-- Location: FF_X20_Y17_N23
\INST_GPR|r_REGISTER[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~40_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[18][7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[18][3]~q\);

-- Location: LCCOMB_X21_Y20_N16
\INST_GPR|Mux12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux12~0_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & ((\INST_instruction_decoder|o_REGISTER_B\(2)) # ((\INST_GPR|r_REGISTER[26][3]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) & (!\INST_instruction_decoder|o_REGISTER_B\(2) & 
-- ((\INST_GPR|r_REGISTER[18][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(3),
	datab => \INST_instruction_decoder|o_REGISTER_B\(2),
	datac => \INST_GPR|r_REGISTER[26][3]~q\,
	datad => \INST_GPR|r_REGISTER[18][3]~q\,
	combout => \INST_GPR|Mux12~0_combout\);

-- Location: LCCOMB_X20_Y17_N8
\INST_GPR|Mux12~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux12~1_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & ((\INST_GPR|Mux12~0_combout\ & ((\INST_GPR|r_REGISTER[30][3]~q\))) # (!\INST_GPR|Mux12~0_combout\ & (\INST_GPR|r_REGISTER[22][3]~q\)))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(2) & (((\INST_GPR|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(2),
	datab => \INST_GPR|r_REGISTER[22][3]~q\,
	datac => \INST_GPR|r_REGISTER[30][3]~q\,
	datad => \INST_GPR|Mux12~0_combout\,
	combout => \INST_GPR|Mux12~1_combout\);

-- Location: LCCOMB_X24_Y17_N10
\INST_GPR|Mux12~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux12~9_combout\ = (\INST_GPR|Mux12~6_combout\ & ((\INST_GPR|Mux12~8_combout\) # ((!\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_GPR|Mux12~6_combout\ & (((\INST_instruction_decoder|o_REGISTER_B\(1) & \INST_GPR|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux12~6_combout\,
	datab => \INST_GPR|Mux12~8_combout\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(1),
	datad => \INST_GPR|Mux12~1_combout\,
	combout => \INST_GPR|Mux12~9_combout\);

-- Location: LCCOMB_X19_Y20_N22
\INST_GPR|Mux12~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux12~20_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(4) & ((\INST_GPR|Mux12~9_combout\))) # (!\INST_instruction_decoder|o_REGISTER_B\(4) & (\INST_GPR|Mux12~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux12~19_combout\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(4),
	datad => \INST_GPR|Mux12~9_combout\,
	combout => \INST_GPR|Mux12~20_combout\);

-- Location: FF_X19_Y20_N23
\INST_GPR|o_GPR_ALU_data_B[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|Mux12~20_combout\,
	ena => \INST_control_unit|ALT_INV_Mux7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|o_GPR_ALU_data_B\(3));

-- Location: LCCOMB_X17_Y20_N24
\INST_ALU|Equal2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Equal2~2_combout\ = (!\INST_B_imm_multiplexer|o_DATA[5]~3_combout\ & (!\INST_B_imm_multiplexer|o_DATA[6]~2_combout\ & (!\INST_B_imm_multiplexer|o_DATA[7]~1_combout\ & !\INST_B_imm_multiplexer|o_DATA[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[5]~3_combout\,
	datab => \INST_B_imm_multiplexer|o_DATA[6]~2_combout\,
	datac => \INST_B_imm_multiplexer|o_DATA[7]~1_combout\,
	datad => \INST_B_imm_multiplexer|o_DATA[4]~4_combout\,
	combout => \INST_ALU|Equal2~2_combout\);

-- Location: LCCOMB_X17_Y20_N6
\INST_ALU|Equal2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Equal2~5_combout\ = (\INST_ALU|Equal2~2_combout\ & ((\INST_instruction_decoder|o_IMM_enable~q\ & ((!\INST_instruction_decoder|o_Address_PROG\(5)))) # (!\INST_instruction_decoder|o_IMM_enable~q\ & (!\INST_GPR|o_GPR_ALU_data_B\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_B\(3),
	datab => \INST_instruction_decoder|o_IMM_enable~q\,
	datac => \INST_instruction_decoder|o_Address_PROG\(5),
	datad => \INST_ALU|Equal2~2_combout\,
	combout => \INST_ALU|Equal2~5_combout\);

-- Location: LCCOMB_X17_Y19_N28
\INST_ALU|ShiftRight0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftRight0~10_combout\ = (\INST_ALU|Equal2~5_combout\ & ((\INST_ALU|ShiftRight0~8_combout\) # ((\INST_B_imm_multiplexer|o_DATA[2]~6_combout\ & \INST_ALU|ShiftRight0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|ShiftRight0~8_combout\,
	datab => \INST_B_imm_multiplexer|o_DATA[2]~6_combout\,
	datac => \INST_ALU|ShiftRight0~9_combout\,
	datad => \INST_ALU|Equal2~5_combout\,
	combout => \INST_ALU|ShiftRight0~10_combout\);

-- Location: LCCOMB_X17_Y19_N18
\INST_ALU|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux6~0_combout\ = (\INST_instruction_decoder|o_OPCODE\(0) & (((\INST_instruction_decoder|o_OPCODE\(1))))) # (!\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_instruction_decoder|o_OPCODE\(1) & (\INST_ALU|r_ALU_Result~5_combout\)) # 
-- (!\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_ALU|ShiftRight0~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|r_ALU_Result~5_combout\,
	datab => \INST_instruction_decoder|o_OPCODE\(0),
	datac => \INST_instruction_decoder|o_OPCODE\(1),
	datad => \INST_ALU|ShiftRight0~10_combout\,
	combout => \INST_ALU|Mux6~0_combout\);

-- Location: LCCOMB_X17_Y19_N4
\INST_ALU|Mux6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux6~1_combout\ = (\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(1)) # (!\INST_ALU|Mux6~0_combout\))) # (!\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & 
-- (\INST_GPR|o_GPR_ALU_data_A\(1) & !\INST_ALU|Mux6~0_combout\)))) # (!\INST_instruction_decoder|o_OPCODE\(0) & (((\INST_ALU|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	datab => \INST_GPR|o_GPR_ALU_data_A\(1),
	datac => \INST_instruction_decoder|o_OPCODE\(0),
	datad => \INST_ALU|Mux6~0_combout\,
	combout => \INST_ALU|Mux6~1_combout\);

-- Location: LCCOMB_X17_Y19_N26
\INST_ALU|Mux6~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux6~3_combout\ = (\INST_instruction_decoder|o_OPCODE\(3) & (\INST_instruction_decoder|o_OPCODE\(0) & (\INST_instruction_decoder|o_OPCODE\(1) & \INST_ALU|r_ALU_Result\(1)))) # (!\INST_instruction_decoder|o_OPCODE\(3) & 
-- ((\INST_instruction_decoder|o_OPCODE\(0)) # ((\INST_instruction_decoder|o_OPCODE\(1)) # (\INST_ALU|r_ALU_Result\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(3),
	datab => \INST_instruction_decoder|o_OPCODE\(0),
	datac => \INST_instruction_decoder|o_OPCODE\(1),
	datad => \INST_ALU|r_ALU_Result\(1),
	combout => \INST_ALU|Mux6~3_combout\);

-- Location: LCCOMB_X17_Y19_N8
\INST_ALU|Mux6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux6~4_combout\ = (\INST_instruction_decoder|o_OPCODE\(3) & ((\INST_instruction_decoder|o_OPCODE\(2)) # ((\INST_instruction_decoder|o_OPCODE\(0) & \INST_ALU|Mux6~3_combout\)))) # (!\INST_instruction_decoder|o_OPCODE\(3) & 
-- (!\INST_instruction_decoder|o_OPCODE\(2) & ((\INST_instruction_decoder|o_OPCODE\(0)) # (\INST_ALU|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(3),
	datab => \INST_instruction_decoder|o_OPCODE\(0),
	datac => \INST_ALU|Mux6~3_combout\,
	datad => \INST_instruction_decoder|o_OPCODE\(2),
	combout => \INST_ALU|Mux6~4_combout\);

-- Location: LCCOMB_X16_Y21_N20
\INST_ALU|Mux6~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux6~5_combout\ = (!\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_B_imm_multiplexer|o_DATA[1]~7_combout\))) # (!\INST_instruction_decoder|o_OPCODE\(1) & (!\INST_GPR|o_GPR_ALU_data_A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(1),
	datab => \INST_instruction_decoder|o_OPCODE\(1),
	datac => \INST_instruction_decoder|o_OPCODE\(0),
	datad => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	combout => \INST_ALU|Mux6~5_combout\);

-- Location: LCCOMB_X17_Y20_N4
\INST_ALU|ShiftLeft1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftLeft1~4_combout\ = (!\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & ((\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(0))) # (!\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(0),
	datab => \INST_GPR|o_GPR_ALU_data_A\(1),
	datac => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	datad => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	combout => \INST_ALU|ShiftLeft1~4_combout\);

-- Location: LCCOMB_X20_Y19_N30
\INST_B_imm_multiplexer|o_DATA[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_B_imm_multiplexer|o_DATA[3]~5_combout\ = (\INST_instruction_decoder|o_IMM_enable~q\ & (\INST_instruction_decoder|o_Address_PROG\(5))) # (!\INST_instruction_decoder|o_IMM_enable~q\ & ((\INST_GPR|o_GPR_ALU_data_B\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_instruction_decoder|o_IMM_enable~q\,
	datac => \INST_instruction_decoder|o_Address_PROG\(5),
	datad => \INST_GPR|o_GPR_ALU_data_B\(3),
	combout => \INST_B_imm_multiplexer|o_DATA[3]~5_combout\);

-- Location: LCCOMB_X17_Y20_N30
\INST_ALU|Mux6~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux6~6_combout\ = (!\INST_B_imm_multiplexer|o_DATA[2]~6_combout\ & (\INST_ALU|ShiftLeft1~4_combout\ & (!\INST_B_imm_multiplexer|o_DATA[3]~5_combout\ & \INST_ALU|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[2]~6_combout\,
	datab => \INST_ALU|ShiftLeft1~4_combout\,
	datac => \INST_B_imm_multiplexer|o_DATA[3]~5_combout\,
	datad => \INST_ALU|Equal2~2_combout\,
	combout => \INST_ALU|Mux6~6_combout\);

-- Location: FF_X20_Y21_N25
\INST_instruction_decoder|o_carry\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(2),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_carry~q\);

-- Location: LCCOMB_X19_Y19_N12
\INST_ALU|Add1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add1~0_combout\ = (\INST_GPR|o_GPR_ALU_data_A\(0) & (\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ $ (VCC))) # (!\INST_GPR|o_GPR_ALU_data_A\(0) & (\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & VCC))
-- \INST_ALU|Add1~1\ = CARRY((\INST_GPR|o_GPR_ALU_data_A\(0) & \INST_B_imm_multiplexer|o_DATA[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(0),
	datab => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	datad => VCC,
	combout => \INST_ALU|Add1~0_combout\,
	cout => \INST_ALU|Add1~1\);

-- Location: LCCOMB_X19_Y19_N14
\INST_ALU|Add1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add1~2_combout\ = (\INST_GPR|o_GPR_ALU_data_A\(1) & ((\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & (\INST_ALU|Add1~1\ & VCC)) # (!\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & (!\INST_ALU|Add1~1\)))) # (!\INST_GPR|o_GPR_ALU_data_A\(1) & 
-- ((\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & (!\INST_ALU|Add1~1\)) # (!\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & ((\INST_ALU|Add1~1\) # (GND)))))
-- \INST_ALU|Add1~3\ = CARRY((\INST_GPR|o_GPR_ALU_data_A\(1) & (!\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & !\INST_ALU|Add1~1\)) # (!\INST_GPR|o_GPR_ALU_data_A\(1) & ((!\INST_ALU|Add1~1\) # (!\INST_B_imm_multiplexer|o_DATA[1]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(1),
	datab => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	datad => VCC,
	cin => \INST_ALU|Add1~1\,
	combout => \INST_ALU|Add1~2_combout\,
	cout => \INST_ALU|Add1~3\);

-- Location: LCCOMB_X17_Y19_N22
\INST_ALU|Mux6~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux6~7_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & (\INST_ALU|Mux6~6_combout\)) # (!\INST_instruction_decoder|o_OPCODE\(1) & (((\INST_instruction_decoder|o_carry~q\) # (\INST_ALU|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|Mux6~6_combout\,
	datab => \INST_instruction_decoder|o_carry~q\,
	datac => \INST_instruction_decoder|o_OPCODE\(1),
	datad => \INST_ALU|Add1~2_combout\,
	combout => \INST_ALU|Mux6~7_combout\);

-- Location: LCCOMB_X17_Y19_N6
\INST_ALU|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add0~8_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & (\INST_GPR|o_GPR_ALU_data_A\(1))) # (!\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_ALU|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_GPR|o_GPR_ALU_data_A\(1),
	datac => \INST_instruction_decoder|o_OPCODE\(1),
	datad => \INST_ALU|Add1~2_combout\,
	combout => \INST_ALU|Add0~8_combout\);

-- Location: LCCOMB_X19_Y19_N30
\INST_ALU|Add0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add0~7_combout\ = ((\INST_instruction_decoder|o_IMM_enable~q\ & (\INST_instruction_decoder|o_Address_PROG\(3))) # (!\INST_instruction_decoder|o_IMM_enable~q\ & ((\INST_GPR|o_GPR_ALU_data_B\(1))))) # (!\INST_instruction_decoder|o_OPCODE\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_Address_PROG\(3),
	datab => \INST_GPR|o_GPR_ALU_data_B\(1),
	datac => \INST_instruction_decoder|o_IMM_enable~q\,
	datad => \INST_instruction_decoder|o_OPCODE\(1),
	combout => \INST_ALU|Add0~7_combout\);

-- Location: LCCOMB_X15_Y19_N14
\INST_ALU|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add0~2_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & (\INST_GPR|o_GPR_ALU_data_A\(0))) # (!\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_ALU|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_GPR|o_GPR_ALU_data_A\(0),
	datac => \INST_instruction_decoder|o_OPCODE\(1),
	datad => \INST_ALU|Add1~0_combout\,
	combout => \INST_ALU|Add0~2_combout\);

-- Location: LCCOMB_X16_Y21_N22
\INST_ALU|r_ALU_Result[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|r_ALU_Result[5]~4_combout\ = (!\INST_instruction_decoder|o_OPCODE\(1) & \INST_instruction_decoder|o_OPCODE\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_instruction_decoder|o_OPCODE\(1),
	datad => \INST_instruction_decoder|o_OPCODE\(0),
	combout => \INST_ALU|r_ALU_Result[5]~4_combout\);

-- Location: LCCOMB_X16_Y21_N8
\INST_ALU|Mux10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux10~0_combout\ = (!\INST_instruction_decoder|o_OPCODE\(3) & !\INST_instruction_decoder|o_OPCODE\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_instruction_decoder|o_OPCODE\(3),
	datad => \INST_instruction_decoder|o_OPCODE\(2),
	combout => \INST_ALU|Mux10~0_combout\);

-- Location: LCCOMB_X16_Y21_N26
\INST_ALU|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add0~0_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & (!\INST_instruction_decoder|o_OPCODE\(0) & (\INST_ALU|Mux10~0_combout\ & !\INST_B_imm_multiplexer|o_DATA[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datab => \INST_instruction_decoder|o_OPCODE\(0),
	datac => \INST_ALU|Mux10~0_combout\,
	datad => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	combout => \INST_ALU|Add0~0_combout\);

-- Location: LCCOMB_X17_Y22_N22
\INST_ALU|tmp[8]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|tmp[8]~1_combout\ = (\INST_instruction_decoder|o_OPCODE\(0) & (\INST_control_unit|r_state\(3) & (!\INST_instruction_decoder|o_OPCODE\(3) & !\INST_instruction_decoder|o_OPCODE\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(0),
	datab => \INST_control_unit|r_state\(3),
	datac => \INST_instruction_decoder|o_OPCODE\(3),
	datad => \INST_instruction_decoder|o_OPCODE\(2),
	combout => \INST_ALU|tmp[8]~1_combout\);

-- Location: LCCOMB_X19_Y20_N10
\INST_ALU|ShiftLeft0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftLeft0~1_combout\ = (\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(5)))) # (!\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	datab => \INST_GPR|o_GPR_ALU_data_A\(6),
	datad => \INST_GPR|o_GPR_ALU_data_A\(5),
	combout => \INST_ALU|ShiftLeft0~1_combout\);

-- Location: LCCOMB_X19_Y20_N16
\INST_ALU|ShiftLeft0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftLeft0~2_combout\ = (\INST_B_imm_multiplexer|o_DATA[3]~5_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(0) & ((!\INST_B_imm_multiplexer|o_DATA[0]~0_combout\)))) # (!\INST_B_imm_multiplexer|o_DATA[3]~5_combout\ & (((\INST_GPR|o_GPR_ALU_data_A\(7) & 
-- \INST_B_imm_multiplexer|o_DATA[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(0),
	datab => \INST_GPR|o_GPR_ALU_data_A\(7),
	datac => \INST_B_imm_multiplexer|o_DATA[3]~5_combout\,
	datad => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	combout => \INST_ALU|ShiftLeft0~2_combout\);

-- Location: LCCOMB_X19_Y20_N2
\INST_ALU|ShiftLeft0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftLeft0~3_combout\ = (\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & (\INST_ALU|ShiftLeft0~1_combout\ & ((!\INST_B_imm_multiplexer|o_DATA[3]~5_combout\)))) # (!\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & 
-- (((\INST_ALU|ShiftLeft0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|ShiftLeft0~1_combout\,
	datab => \INST_ALU|ShiftLeft0~2_combout\,
	datac => \INST_B_imm_multiplexer|o_DATA[3]~5_combout\,
	datad => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	combout => \INST_ALU|ShiftLeft0~3_combout\);

-- Location: LCCOMB_X17_Y18_N30
\INST_ALU|ShiftLeft0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftLeft0~0_combout\ = (\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(3)))) # (!\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_GPR|o_GPR_ALU_data_A\(4),
	datac => \INST_GPR|o_GPR_ALU_data_A\(3),
	datad => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	combout => \INST_ALU|ShiftLeft0~0_combout\);

-- Location: LCCOMB_X17_Y18_N24
\INST_ALU|ShiftLeft1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftLeft1~9_combout\ = (\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & ((\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(1)))) # (!\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(2),
	datab => \INST_GPR|o_GPR_ALU_data_A\(1),
	datac => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	datad => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	combout => \INST_ALU|ShiftLeft1~9_combout\);

-- Location: LCCOMB_X17_Y18_N20
\INST_ALU|ShiftLeft1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftLeft1~10_combout\ = (\INST_ALU|ShiftLeft1~9_combout\) # ((!\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & \INST_ALU|ShiftLeft0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	datac => \INST_ALU|ShiftLeft0~0_combout\,
	datad => \INST_ALU|ShiftLeft1~9_combout\,
	combout => \INST_ALU|ShiftLeft1~10_combout\);

-- Location: LCCOMB_X17_Y20_N16
\INST_ALU|ShiftLeft0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftLeft0~4_combout\ = (\INST_B_imm_multiplexer|o_DATA[2]~6_combout\ & (!\INST_B_imm_multiplexer|o_DATA[3]~5_combout\ & ((\INST_ALU|ShiftLeft1~10_combout\)))) # (!\INST_B_imm_multiplexer|o_DATA[2]~6_combout\ & 
-- (((\INST_ALU|ShiftLeft0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[3]~5_combout\,
	datab => \INST_B_imm_multiplexer|o_DATA[2]~6_combout\,
	datac => \INST_ALU|ShiftLeft0~3_combout\,
	datad => \INST_ALU|ShiftLeft1~10_combout\,
	combout => \INST_ALU|ShiftLeft0~4_combout\);

-- Location: LCCOMB_X19_Y19_N16
\INST_ALU|Add1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add1~4_combout\ = ((\INST_GPR|o_GPR_ALU_data_A\(2) $ (\INST_B_imm_multiplexer|o_DATA[2]~6_combout\ $ (!\INST_ALU|Add1~3\)))) # (GND)
-- \INST_ALU|Add1~5\ = CARRY((\INST_GPR|o_GPR_ALU_data_A\(2) & ((\INST_B_imm_multiplexer|o_DATA[2]~6_combout\) # (!\INST_ALU|Add1~3\))) # (!\INST_GPR|o_GPR_ALU_data_A\(2) & (\INST_B_imm_multiplexer|o_DATA[2]~6_combout\ & !\INST_ALU|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(2),
	datab => \INST_B_imm_multiplexer|o_DATA[2]~6_combout\,
	datad => VCC,
	cin => \INST_ALU|Add1~3\,
	combout => \INST_ALU|Add1~4_combout\,
	cout => \INST_ALU|Add1~5\);

-- Location: LCCOMB_X19_Y19_N18
\INST_ALU|Add1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add1~6_combout\ = (\INST_B_imm_multiplexer|o_DATA[3]~5_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(3) & (\INST_ALU|Add1~5\ & VCC)) # (!\INST_GPR|o_GPR_ALU_data_A\(3) & (!\INST_ALU|Add1~5\)))) # (!\INST_B_imm_multiplexer|o_DATA[3]~5_combout\ & 
-- ((\INST_GPR|o_GPR_ALU_data_A\(3) & (!\INST_ALU|Add1~5\)) # (!\INST_GPR|o_GPR_ALU_data_A\(3) & ((\INST_ALU|Add1~5\) # (GND)))))
-- \INST_ALU|Add1~7\ = CARRY((\INST_B_imm_multiplexer|o_DATA[3]~5_combout\ & (!\INST_GPR|o_GPR_ALU_data_A\(3) & !\INST_ALU|Add1~5\)) # (!\INST_B_imm_multiplexer|o_DATA[3]~5_combout\ & ((!\INST_ALU|Add1~5\) # (!\INST_GPR|o_GPR_ALU_data_A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[3]~5_combout\,
	datab => \INST_GPR|o_GPR_ALU_data_A\(3),
	datad => VCC,
	cin => \INST_ALU|Add1~5\,
	combout => \INST_ALU|Add1~6_combout\,
	cout => \INST_ALU|Add1~7\);

-- Location: LCCOMB_X19_Y19_N20
\INST_ALU|Add1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add1~8_combout\ = ((\INST_B_imm_multiplexer|o_DATA[4]~4_combout\ $ (\INST_GPR|o_GPR_ALU_data_A\(4) $ (!\INST_ALU|Add1~7\)))) # (GND)
-- \INST_ALU|Add1~9\ = CARRY((\INST_B_imm_multiplexer|o_DATA[4]~4_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(4)) # (!\INST_ALU|Add1~7\))) # (!\INST_B_imm_multiplexer|o_DATA[4]~4_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(4) & !\INST_ALU|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[4]~4_combout\,
	datab => \INST_GPR|o_GPR_ALU_data_A\(4),
	datad => VCC,
	cin => \INST_ALU|Add1~7\,
	combout => \INST_ALU|Add1~8_combout\,
	cout => \INST_ALU|Add1~9\);

-- Location: LCCOMB_X19_Y19_N22
\INST_ALU|Add1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add1~10_combout\ = (\INST_B_imm_multiplexer|o_DATA[5]~3_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(5) & (\INST_ALU|Add1~9\ & VCC)) # (!\INST_GPR|o_GPR_ALU_data_A\(5) & (!\INST_ALU|Add1~9\)))) # (!\INST_B_imm_multiplexer|o_DATA[5]~3_combout\ & 
-- ((\INST_GPR|o_GPR_ALU_data_A\(5) & (!\INST_ALU|Add1~9\)) # (!\INST_GPR|o_GPR_ALU_data_A\(5) & ((\INST_ALU|Add1~9\) # (GND)))))
-- \INST_ALU|Add1~11\ = CARRY((\INST_B_imm_multiplexer|o_DATA[5]~3_combout\ & (!\INST_GPR|o_GPR_ALU_data_A\(5) & !\INST_ALU|Add1~9\)) # (!\INST_B_imm_multiplexer|o_DATA[5]~3_combout\ & ((!\INST_ALU|Add1~9\) # (!\INST_GPR|o_GPR_ALU_data_A\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[5]~3_combout\,
	datab => \INST_GPR|o_GPR_ALU_data_A\(5),
	datad => VCC,
	cin => \INST_ALU|Add1~9\,
	combout => \INST_ALU|Add1~10_combout\,
	cout => \INST_ALU|Add1~11\);

-- Location: LCCOMB_X19_Y19_N24
\INST_ALU|Add1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add1~12_combout\ = ((\INST_B_imm_multiplexer|o_DATA[6]~2_combout\ $ (\INST_GPR|o_GPR_ALU_data_A\(6) $ (!\INST_ALU|Add1~11\)))) # (GND)
-- \INST_ALU|Add1~13\ = CARRY((\INST_B_imm_multiplexer|o_DATA[6]~2_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(6)) # (!\INST_ALU|Add1~11\))) # (!\INST_B_imm_multiplexer|o_DATA[6]~2_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(6) & !\INST_ALU|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[6]~2_combout\,
	datab => \INST_GPR|o_GPR_ALU_data_A\(6),
	datad => VCC,
	cin => \INST_ALU|Add1~11\,
	combout => \INST_ALU|Add1~12_combout\,
	cout => \INST_ALU|Add1~13\);

-- Location: LCCOMB_X19_Y19_N26
\INST_ALU|Add1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add1~14_combout\ = (\INST_GPR|o_GPR_ALU_data_A\(7) & ((\INST_B_imm_multiplexer|o_DATA[7]~1_combout\ & (\INST_ALU|Add1~13\ & VCC)) # (!\INST_B_imm_multiplexer|o_DATA[7]~1_combout\ & (!\INST_ALU|Add1~13\)))) # (!\INST_GPR|o_GPR_ALU_data_A\(7) & 
-- ((\INST_B_imm_multiplexer|o_DATA[7]~1_combout\ & (!\INST_ALU|Add1~13\)) # (!\INST_B_imm_multiplexer|o_DATA[7]~1_combout\ & ((\INST_ALU|Add1~13\) # (GND)))))
-- \INST_ALU|Add1~15\ = CARRY((\INST_GPR|o_GPR_ALU_data_A\(7) & (!\INST_B_imm_multiplexer|o_DATA[7]~1_combout\ & !\INST_ALU|Add1~13\)) # (!\INST_GPR|o_GPR_ALU_data_A\(7) & ((!\INST_ALU|Add1~13\) # (!\INST_B_imm_multiplexer|o_DATA[7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(7),
	datab => \INST_B_imm_multiplexer|o_DATA[7]~1_combout\,
	datad => VCC,
	cin => \INST_ALU|Add1~13\,
	combout => \INST_ALU|Add1~14_combout\,
	cout => \INST_ALU|Add1~15\);

-- Location: LCCOMB_X19_Y19_N28
\INST_ALU|Add1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add1~16_combout\ = !\INST_ALU|Add1~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \INST_ALU|Add1~15\,
	combout => \INST_ALU|Add1~16_combout\);

-- Location: LCCOMB_X17_Y22_N12
\INST_ALU|tmp[8]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|tmp[8]~0_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & (\INST_ALU|ShiftLeft0~4_combout\ & (\INST_ALU|Equal2~2_combout\))) # (!\INST_instruction_decoder|o_OPCODE\(1) & (((\INST_ALU|Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datab => \INST_ALU|ShiftLeft0~4_combout\,
	datac => \INST_ALU|Equal2~2_combout\,
	datad => \INST_ALU|Add1~16_combout\,
	combout => \INST_ALU|tmp[8]~0_combout\);

-- Location: LCCOMB_X17_Y22_N10
\INST_ALU|tmp[8]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|tmp[8]~2_combout\ = (\INST_ALU|tmp[8]~1_combout\ & ((\INST_ALU|tmp[8]~0_combout\))) # (!\INST_ALU|tmp[8]~1_combout\ & (\INST_ALU|tmp\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|tmp[8]~1_combout\,
	datac => \INST_ALU|tmp\(8),
	datad => \INST_ALU|tmp[8]~0_combout\,
	combout => \INST_ALU|tmp[8]~2_combout\);

-- Location: FF_X17_Y22_N11
\INST_ALU|tmp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_ALU|tmp[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_ALU|tmp\(8));

-- Location: LCCOMB_X16_Y21_N16
\INST_ALU|Mux9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux9~0_combout\ = (!\INST_instruction_decoder|o_OPCODE\(1) & \INST_ALU|r_ALU_carry_flag~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datad => \INST_ALU|r_ALU_carry_flag~q\,
	combout => \INST_ALU|Mux9~0_combout\);

-- Location: LCCOMB_X16_Y21_N10
\INST_ALU|Mux9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux9~1_combout\ = (\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_instruction_decoder|o_OPCODE\(2) & ((\INST_ALU|Mux9~0_combout\))) # (!\INST_instruction_decoder|o_OPCODE\(2) & (\INST_ALU|tmp\(8))))) # (!\INST_instruction_decoder|o_OPCODE\(0) 
-- & (((!\INST_instruction_decoder|o_OPCODE\(2) & \INST_ALU|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|tmp\(8),
	datab => \INST_instruction_decoder|o_OPCODE\(0),
	datac => \INST_instruction_decoder|o_OPCODE\(2),
	datad => \INST_ALU|Mux9~0_combout\,
	combout => \INST_ALU|Mux9~1_combout\);

-- Location: LCCOMB_X16_Y21_N28
\INST_ALU|Mux9~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux9~2_combout\ = (\INST_ALU|Mux9~1_combout\ & (\INST_instruction_decoder|o_OPCODE\(3) $ (!\INST_instruction_decoder|o_OPCODE\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(3),
	datab => \INST_instruction_decoder|o_OPCODE\(2),
	datad => \INST_ALU|Mux9~1_combout\,
	combout => \INST_ALU|Mux9~2_combout\);

-- Location: FF_X16_Y21_N29
\INST_ALU|r_ALU_carry_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_control_unit|ALT_INV_r_state[3]~clkctrl_outclk\,
	d => \INST_ALU|Mux9~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_ALU|r_ALU_carry_flag~q\);

-- Location: LCCOMB_X16_Y21_N6
\INST_ALU|Add0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add0~1_combout\ = (\INST_ALU|Add0~0_combout\) # ((\INST_ALU|r_ALU_Result[5]~4_combout\ & (\INST_ALU|Mux10~0_combout\ & \INST_ALU|r_ALU_carry_flag~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|r_ALU_Result[5]~4_combout\,
	datab => \INST_ALU|Mux10~0_combout\,
	datac => \INST_ALU|Add0~0_combout\,
	datad => \INST_ALU|r_ALU_carry_flag~q\,
	combout => \INST_ALU|Add0~1_combout\);

-- Location: LCCOMB_X16_Y19_N6
\INST_ALU|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add0~4_cout\ = CARRY(!\INST_instruction_decoder|o_OPCODE\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_instruction_decoder|o_OPCODE\(0),
	datad => VCC,
	cout => \INST_ALU|Add0~4_cout\);

-- Location: LCCOMB_X16_Y19_N8
\INST_ALU|Add0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add0~5_combout\ = (\INST_ALU|Add0~2_combout\ & ((\INST_ALU|Add0~1_combout\ & (\INST_ALU|Add0~4_cout\ & VCC)) # (!\INST_ALU|Add0~1_combout\ & (!\INST_ALU|Add0~4_cout\)))) # (!\INST_ALU|Add0~2_combout\ & ((\INST_ALU|Add0~1_combout\ & 
-- (!\INST_ALU|Add0~4_cout\)) # (!\INST_ALU|Add0~1_combout\ & ((\INST_ALU|Add0~4_cout\) # (GND)))))
-- \INST_ALU|Add0~6\ = CARRY((\INST_ALU|Add0~2_combout\ & (!\INST_ALU|Add0~1_combout\ & !\INST_ALU|Add0~4_cout\)) # (!\INST_ALU|Add0~2_combout\ & ((!\INST_ALU|Add0~4_cout\) # (!\INST_ALU|Add0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|Add0~2_combout\,
	datab => \INST_ALU|Add0~1_combout\,
	datad => VCC,
	cin => \INST_ALU|Add0~4_cout\,
	combout => \INST_ALU|Add0~5_combout\,
	cout => \INST_ALU|Add0~6\);

-- Location: LCCOMB_X16_Y19_N10
\INST_ALU|Add0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add0~9_combout\ = ((\INST_ALU|Add0~8_combout\ $ (\INST_ALU|Add0~7_combout\ $ (\INST_ALU|Add0~6\)))) # (GND)
-- \INST_ALU|Add0~10\ = CARRY((\INST_ALU|Add0~8_combout\ & ((!\INST_ALU|Add0~6\) # (!\INST_ALU|Add0~7_combout\))) # (!\INST_ALU|Add0~8_combout\ & (!\INST_ALU|Add0~7_combout\ & !\INST_ALU|Add0~6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|Add0~8_combout\,
	datab => \INST_ALU|Add0~7_combout\,
	datad => VCC,
	cin => \INST_ALU|Add0~6\,
	combout => \INST_ALU|Add0~9_combout\,
	cout => \INST_ALU|Add0~10\);

-- Location: LCCOMB_X17_Y19_N16
\INST_ALU|Mux6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux6~2_combout\ = (\INST_ALU|Add0~9_combout\) # ((\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_instruction_decoder|o_OPCODE\(1)) # (!\INST_instruction_decoder|o_carry~q\))) # (!\INST_instruction_decoder|o_OPCODE\(0) & 
-- ((!\INST_instruction_decoder|o_OPCODE\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_carry~q\,
	datab => \INST_instruction_decoder|o_OPCODE\(0),
	datac => \INST_instruction_decoder|o_OPCODE\(1),
	datad => \INST_ALU|Add0~9_combout\,
	combout => \INST_ALU|Mux6~2_combout\);

-- Location: LCCOMB_X17_Y19_N24
\INST_ALU|Mux6~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux6~11_combout\ = (\INST_ALU|Mux6~2_combout\ & ((\INST_ALU|Mux6~7_combout\) # (!\INST_instruction_decoder|o_OPCODE\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_instruction_decoder|o_OPCODE\(0),
	datac => \INST_ALU|Mux6~7_combout\,
	datad => \INST_ALU|Mux6~2_combout\,
	combout => \INST_ALU|Mux6~11_combout\);

-- Location: LCCOMB_X17_Y19_N10
\INST_ALU|Mux6~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux6~12_combout\ = (\INST_instruction_decoder|o_OPCODE\(3) & ((\INST_ALU|Mux6~4_combout\) # ((\INST_ALU|Mux6~5_combout\)))) # (!\INST_instruction_decoder|o_OPCODE\(3) & (\INST_ALU|Mux6~4_combout\ & ((\INST_ALU|Mux6~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(3),
	datab => \INST_ALU|Mux6~4_combout\,
	datac => \INST_ALU|Mux6~5_combout\,
	datad => \INST_ALU|Mux6~11_combout\,
	combout => \INST_ALU|Mux6~12_combout\);

-- Location: LCCOMB_X17_Y19_N0
\INST_ALU|Mux6~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux6~10_combout\ = (\INST_instruction_decoder|o_OPCODE\(2) & ((\INST_ALU|Mux6~12_combout\ & (\INST_ALU|Mux6~9_combout\)) # (!\INST_ALU|Mux6~12_combout\ & ((\INST_ALU|Mux6~1_combout\))))) # (!\INST_instruction_decoder|o_OPCODE\(2) & 
-- (((\INST_ALU|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(2),
	datab => \INST_ALU|Mux6~9_combout\,
	datac => \INST_ALU|Mux6~1_combout\,
	datad => \INST_ALU|Mux6~12_combout\,
	combout => \INST_ALU|Mux6~10_combout\);

-- Location: FF_X17_Y19_N1
\INST_ALU|r_ALU_Result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_ALU|Mux6~10_combout\,
	ena => \INST_control_unit|r_state\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_ALU|r_ALU_Result\(1));

-- Location: LCCOMB_X26_Y20_N12
\INST_GPR|r_REGISTER~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER~42_combout\ = (!\INST_GPR|r_REGISTER~0_combout\ & ((\INST_instruction_decoder|o_BUS_select\(1) & ((\INST_MEMORY_CONTROL|o_MC_MUX_data\(1)))) # (!\INST_instruction_decoder|o_BUS_select\(1) & (\INST_ALU|r_ALU_Result\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_BUS_select\(1),
	datab => \INST_ALU|r_ALU_Result\(1),
	datac => \INST_GPR|r_REGISTER~0_combout\,
	datad => \INST_MEMORY_CONTROL|o_MC_MUX_data\(1),
	combout => \INST_GPR|r_REGISTER~42_combout\);

-- Location: FF_X26_Y20_N13
\INST_GPR|r_REGISTER[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER~42_combout\,
	ena => \INST_GPR|r_REGISTER[15][7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[15][1]~q\);

-- Location: LCCOMB_X24_Y20_N28
\INST_GPR|Mux14~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux14~17_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & (((\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_instruction_decoder|o_REGISTER_B\(1) & 
-- ((\INST_GPR|r_REGISTER[14][1]~q\))) # (!\INST_instruction_decoder|o_REGISTER_B\(1) & (\INST_GPR|r_REGISTER[12][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(0),
	datab => \INST_GPR|r_REGISTER[12][1]~q\,
	datac => \INST_GPR|r_REGISTER[14][1]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(1),
	combout => \INST_GPR|Mux14~17_combout\);

-- Location: LCCOMB_X23_Y17_N16
\INST_GPR|Mux14~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux14~18_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_GPR|Mux14~17_combout\ & (\INST_GPR|r_REGISTER[15][1]~q\)) # (!\INST_GPR|Mux14~17_combout\ & ((\INST_GPR|r_REGISTER[13][1]~q\))))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(0) & (((\INST_GPR|Mux14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[15][1]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(0),
	datac => \INST_GPR|Mux14~17_combout\,
	datad => \INST_GPR|r_REGISTER[13][1]~q\,
	combout => \INST_GPR|Mux14~18_combout\);

-- Location: LCCOMB_X26_Y21_N30
\INST_GPR|Mux14~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux14~12_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & (((\INST_instruction_decoder|o_REGISTER_B\(0)) # (\INST_GPR|r_REGISTER[6][1]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_B\(1) & (\INST_GPR|r_REGISTER[4][1]~q\ & 
-- (!\INST_instruction_decoder|o_REGISTER_B\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(1),
	datab => \INST_GPR|r_REGISTER[4][1]~q\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(0),
	datad => \INST_GPR|r_REGISTER[6][1]~q\,
	combout => \INST_GPR|Mux14~12_combout\);

-- Location: LCCOMB_X26_Y17_N20
\INST_GPR|Mux14~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux14~13_combout\ = (\INST_GPR|Mux14~12_combout\ & (((\INST_GPR|r_REGISTER[7][1]~q\) # (!\INST_instruction_decoder|o_REGISTER_B\(0))))) # (!\INST_GPR|Mux14~12_combout\ & (\INST_GPR|r_REGISTER[5][1]~q\ & 
-- (\INST_instruction_decoder|o_REGISTER_B\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux14~12_combout\,
	datab => \INST_GPR|r_REGISTER[5][1]~q\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(0),
	datad => \INST_GPR|r_REGISTER[7][1]~q\,
	combout => \INST_GPR|Mux14~13_combout\);

-- Location: LCCOMB_X26_Y19_N2
\INST_GPR|Mux14~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux14~14_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & (\INST_instruction_decoder|o_REGISTER_B\(0))) # (!\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_GPR|r_REGISTER[1][1]~q\))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(0) & (\INST_GPR|r_REGISTER[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(1),
	datab => \INST_instruction_decoder|o_REGISTER_B\(0),
	datac => \INST_GPR|r_REGISTER[0][1]~q\,
	datad => \INST_GPR|r_REGISTER[1][1]~q\,
	combout => \INST_GPR|Mux14~14_combout\);

-- Location: LCCOMB_X23_Y17_N24
\INST_GPR|Mux14~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux14~15_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_GPR|Mux14~14_combout\ & (\INST_GPR|r_REGISTER[3][1]~q\)) # (!\INST_GPR|Mux14~14_combout\ & ((\INST_GPR|r_REGISTER[2][1]~q\))))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(1) & (((\INST_GPR|Mux14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[3][1]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(1),
	datac => \INST_GPR|Mux14~14_combout\,
	datad => \INST_GPR|r_REGISTER[2][1]~q\,
	combout => \INST_GPR|Mux14~15_combout\);

-- Location: LCCOMB_X23_Y17_N30
\INST_GPR|Mux14~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux14~16_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & (\INST_instruction_decoder|o_REGISTER_B\(2))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) & ((\INST_instruction_decoder|o_REGISTER_B\(2) & (\INST_GPR|Mux14~13_combout\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(2) & ((\INST_GPR|Mux14~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(3),
	datab => \INST_instruction_decoder|o_REGISTER_B\(2),
	datac => \INST_GPR|Mux14~13_combout\,
	datad => \INST_GPR|Mux14~15_combout\,
	combout => \INST_GPR|Mux14~16_combout\);

-- Location: LCCOMB_X27_Y19_N10
\INST_GPR|Mux14~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux14~10_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & (((\INST_instruction_decoder|o_REGISTER_B\(0))))) # (!\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_instruction_decoder|o_REGISTER_B\(0) & (\INST_GPR|r_REGISTER[9][1]~q\)) 
-- # (!\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_GPR|r_REGISTER[8][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[9][1]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(1),
	datac => \INST_GPR|r_REGISTER[8][1]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(0),
	combout => \INST_GPR|Mux14~10_combout\);

-- Location: LCCOMB_X27_Y17_N0
\INST_GPR|Mux14~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux14~11_combout\ = (\INST_GPR|Mux14~10_combout\ & (((\INST_GPR|r_REGISTER[11][1]~q\) # (!\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_GPR|Mux14~10_combout\ & (\INST_GPR|r_REGISTER[10][1]~q\ & 
-- (\INST_instruction_decoder|o_REGISTER_B\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[10][1]~q\,
	datab => \INST_GPR|Mux14~10_combout\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(1),
	datad => \INST_GPR|r_REGISTER[11][1]~q\,
	combout => \INST_GPR|Mux14~11_combout\);

-- Location: LCCOMB_X23_Y17_N22
\INST_GPR|Mux14~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux14~19_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & ((\INST_GPR|Mux14~16_combout\ & (\INST_GPR|Mux14~18_combout\)) # (!\INST_GPR|Mux14~16_combout\ & ((\INST_GPR|Mux14~11_combout\))))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) 
-- & (((\INST_GPR|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(3),
	datab => \INST_GPR|Mux14~18_combout\,
	datac => \INST_GPR|Mux14~16_combout\,
	datad => \INST_GPR|Mux14~11_combout\,
	combout => \INST_GPR|Mux14~19_combout\);

-- Location: LCCOMB_X19_Y17_N8
\INST_GPR|Mux14~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux14~4_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & (((\INST_instruction_decoder|o_REGISTER_B\(3))))) # (!\INST_instruction_decoder|o_REGISTER_B\(2) & ((\INST_instruction_decoder|o_REGISTER_B\(3) & 
-- ((\INST_GPR|r_REGISTER[24][1]~q\))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) & (\INST_GPR|r_REGISTER[16][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[16][1]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(2),
	datac => \INST_GPR|r_REGISTER[24][1]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(3),
	combout => \INST_GPR|Mux14~4_combout\);

-- Location: LCCOMB_X22_Y17_N0
\INST_GPR|Mux14~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux14~5_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & ((\INST_GPR|Mux14~4_combout\ & (\INST_GPR|r_REGISTER[28][1]~q\)) # (!\INST_GPR|Mux14~4_combout\ & ((\INST_GPR|r_REGISTER[20][1]~q\))))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(2) & (((\INST_GPR|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[28][1]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(2),
	datac => \INST_GPR|r_REGISTER[20][1]~q\,
	datad => \INST_GPR|Mux14~4_combout\,
	combout => \INST_GPR|Mux14~5_combout\);

-- Location: LCCOMB_X22_Y18_N28
\INST_GPR|Mux14~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux14~2_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & (((\INST_GPR|r_REGISTER[21][1]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(3))))) # (!\INST_instruction_decoder|o_REGISTER_B\(2) & (\INST_GPR|r_REGISTER[17][1]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(2),
	datab => \INST_GPR|r_REGISTER[17][1]~q\,
	datac => \INST_GPR|r_REGISTER[21][1]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(3),
	combout => \INST_GPR|Mux14~2_combout\);

-- Location: LCCOMB_X21_Y18_N16
\INST_GPR|Mux14~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux14~3_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & ((\INST_GPR|Mux14~2_combout\ & (\INST_GPR|r_REGISTER[29][1]~q\)) # (!\INST_GPR|Mux14~2_combout\ & ((\INST_GPR|r_REGISTER[25][1]~q\))))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(3) & (((\INST_GPR|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[29][1]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(3),
	datac => \INST_GPR|r_REGISTER[25][1]~q\,
	datad => \INST_GPR|Mux14~2_combout\,
	combout => \INST_GPR|Mux14~3_combout\);

-- Location: LCCOMB_X23_Y17_N20
\INST_GPR|Mux14~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux14~6_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & (((\INST_instruction_decoder|o_REGISTER_B\(0))))) # (!\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_GPR|Mux14~3_combout\))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(0) & (\INST_GPR|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux14~5_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(1),
	datac => \INST_instruction_decoder|o_REGISTER_B\(0),
	datad => \INST_GPR|Mux14~3_combout\,
	combout => \INST_GPR|Mux14~6_combout\);

-- Location: LCCOMB_X20_Y17_N26
\INST_GPR|Mux14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux14~0_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & (((\INST_instruction_decoder|o_REGISTER_B\(3))))) # (!\INST_instruction_decoder|o_REGISTER_B\(2) & ((\INST_instruction_decoder|o_REGISTER_B\(3) & (\INST_GPR|r_REGISTER[26][1]~q\)) 
-- # (!\INST_instruction_decoder|o_REGISTER_B\(3) & ((\INST_GPR|r_REGISTER[18][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(2),
	datab => \INST_GPR|r_REGISTER[26][1]~q\,
	datac => \INST_GPR|r_REGISTER[18][1]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(3),
	combout => \INST_GPR|Mux14~0_combout\);

-- Location: LCCOMB_X24_Y17_N8
\INST_GPR|Mux14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux14~1_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & ((\INST_GPR|Mux14~0_combout\ & (\INST_GPR|r_REGISTER[30][1]~q\)) # (!\INST_GPR|Mux14~0_combout\ & ((\INST_GPR|r_REGISTER[22][1]~q\))))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(2) & (((\INST_GPR|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[30][1]~q\,
	datab => \INST_GPR|r_REGISTER[22][1]~q\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(2),
	datad => \INST_GPR|Mux14~0_combout\,
	combout => \INST_GPR|Mux14~1_combout\);

-- Location: LCCOMB_X22_Y20_N16
\INST_GPR|Mux14~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux14~7_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & (((\INST_GPR|r_REGISTER[23][1]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(3))))) # (!\INST_instruction_decoder|o_REGISTER_B\(2) & (\INST_GPR|r_REGISTER[19][1]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[19][1]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(2),
	datac => \INST_GPR|r_REGISTER[23][1]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(3),
	combout => \INST_GPR|Mux14~7_combout\);

-- Location: LCCOMB_X23_Y20_N28
\INST_GPR|Mux14~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux14~8_combout\ = (\INST_GPR|Mux14~7_combout\ & (((\INST_GPR|r_REGISTER[31][1]~q\) # (!\INST_instruction_decoder|o_REGISTER_B\(3))))) # (!\INST_GPR|Mux14~7_combout\ & (\INST_GPR|r_REGISTER[27][1]~q\ & 
-- ((\INST_instruction_decoder|o_REGISTER_B\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[27][1]~q\,
	datab => \INST_GPR|r_REGISTER[31][1]~q\,
	datac => \INST_GPR|Mux14~7_combout\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(3),
	combout => \INST_GPR|Mux14~8_combout\);

-- Location: LCCOMB_X23_Y17_N2
\INST_GPR|Mux14~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux14~9_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_GPR|Mux14~6_combout\ & ((\INST_GPR|Mux14~8_combout\))) # (!\INST_GPR|Mux14~6_combout\ & (\INST_GPR|Mux14~1_combout\)))) # (!\INST_instruction_decoder|o_REGISTER_B\(1) & 
-- (\INST_GPR|Mux14~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(1),
	datab => \INST_GPR|Mux14~6_combout\,
	datac => \INST_GPR|Mux14~1_combout\,
	datad => \INST_GPR|Mux14~8_combout\,
	combout => \INST_GPR|Mux14~9_combout\);

-- Location: LCCOMB_X21_Y19_N10
\INST_GPR|Mux14~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux14~20_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(4) & ((\INST_GPR|Mux14~9_combout\))) # (!\INST_instruction_decoder|o_REGISTER_B\(4) & (\INST_GPR|Mux14~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(4),
	datac => \INST_GPR|Mux14~19_combout\,
	datad => \INST_GPR|Mux14~9_combout\,
	combout => \INST_GPR|Mux14~20_combout\);

-- Location: FF_X21_Y19_N11
\INST_GPR|o_GPR_ALU_data_B[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|Mux14~20_combout\,
	ena => \INST_control_unit|ALT_INV_Mux7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|o_GPR_ALU_data_B\(1));

-- Location: LCCOMB_X17_Y19_N30
\INST_ALU|r_ALU_Result~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|r_ALU_Result~5_combout\ = \INST_GPR|o_GPR_ALU_data_A\(1) $ (((\INST_instruction_decoder|o_IMM_enable~q\ & ((\INST_instruction_decoder|o_Address_PROG\(3)))) # (!\INST_instruction_decoder|o_IMM_enable~q\ & (\INST_GPR|o_GPR_ALU_data_B\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_B\(1),
	datab => \INST_instruction_decoder|o_IMM_enable~q\,
	datac => \INST_instruction_decoder|o_Address_PROG\(3),
	datad => \INST_GPR|o_GPR_ALU_data_A\(1),
	combout => \INST_ALU|r_ALU_Result~5_combout\);

-- Location: LCCOMB_X19_Y20_N0
\INST_ALU|r_ALU_Result~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|r_ALU_Result~8_combout\ = \INST_GPR|o_GPR_ALU_data_A\(4) $ (((\INST_instruction_decoder|o_IMM_enable~q\ & (\INST_instruction_decoder|o_Address_PROG\(6))) # (!\INST_instruction_decoder|o_IMM_enable~q\ & ((\INST_GPR|o_GPR_ALU_data_B\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(4),
	datab => \INST_instruction_decoder|o_IMM_enable~q\,
	datac => \INST_instruction_decoder|o_Address_PROG\(6),
	datad => \INST_GPR|o_GPR_ALU_data_B\(4),
	combout => \INST_ALU|r_ALU_Result~8_combout\);

-- Location: LCCOMB_X19_Y20_N12
\INST_ALU|r_ALU_Result~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|r_ALU_Result~7_combout\ = \INST_GPR|o_GPR_ALU_data_A\(3) $ (((\INST_instruction_decoder|o_IMM_enable~q\ & ((\INST_instruction_decoder|o_Address_PROG\(5)))) # (!\INST_instruction_decoder|o_IMM_enable~q\ & (\INST_GPR|o_GPR_ALU_data_B\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_B\(3),
	datab => \INST_instruction_decoder|o_IMM_enable~q\,
	datac => \INST_instruction_decoder|o_Address_PROG\(5),
	datad => \INST_GPR|o_GPR_ALU_data_A\(3),
	combout => \INST_ALU|r_ALU_Result~7_combout\);

-- Location: LCCOMB_X19_Y18_N2
\INST_ALU|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Equal0~0_combout\ = (!\INST_ALU|r_ALU_Result~6_combout\ & (!\INST_ALU|r_ALU_Result~5_combout\ & (!\INST_ALU|r_ALU_Result~8_combout\ & !\INST_ALU|r_ALU_Result~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|r_ALU_Result~6_combout\,
	datab => \INST_ALU|r_ALU_Result~5_combout\,
	datac => \INST_ALU|r_ALU_Result~8_combout\,
	datad => \INST_ALU|r_ALU_Result~7_combout\,
	combout => \INST_ALU|Equal0~0_combout\);

-- Location: LCCOMB_X19_Y18_N16
\INST_ALU|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Equal0~3_combout\ = (\INST_ALU|Equal0~2_combout\ & (\INST_ALU|Equal0~1_combout\ & \INST_ALU|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|Equal0~2_combout\,
	datab => \INST_ALU|Equal0~1_combout\,
	datad => \INST_ALU|Equal0~0_combout\,
	combout => \INST_ALU|Equal0~3_combout\);

-- Location: LCCOMB_X19_Y18_N20
\INST_ALU|Mux0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux0~3_combout\ = (\INST_ALU|Mux0~2_combout\ & (((\INST_ALU|r_ALU_Result\(7))) # (!\INST_instruction_decoder|o_OPCODE\(0)))) # (!\INST_ALU|Mux0~2_combout\ & (\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_ALU|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|Mux0~2_combout\,
	datab => \INST_instruction_decoder|o_OPCODE\(0),
	datac => \INST_ALU|r_ALU_Result\(7),
	datad => \INST_ALU|Equal0~3_combout\,
	combout => \INST_ALU|Mux0~3_combout\);

-- Location: LCCOMB_X16_Y20_N26
\INST_ALU|Mux0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux0~4_combout\ = (\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(6)))) # (!\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(7),
	datab => \INST_GPR|o_GPR_ALU_data_A\(6),
	datad => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	combout => \INST_ALU|Mux0~4_combout\);

-- Location: LCCOMB_X16_Y20_N0
\INST_ALU|ShiftLeft1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftLeft1~8_combout\ = (\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(2))) # (!\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_GPR|o_GPR_ALU_data_A\(2),
	datac => \INST_GPR|o_GPR_ALU_data_A\(3),
	datad => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	combout => \INST_ALU|ShiftLeft1~8_combout\);

-- Location: LCCOMB_X16_Y20_N16
\INST_ALU|Mux0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux0~5_combout\ = (\INST_B_imm_multiplexer|o_DATA[2]~6_combout\ & ((\INST_ALU|ShiftLeft1~8_combout\))) # (!\INST_B_imm_multiplexer|o_DATA[2]~6_combout\ & (\INST_ALU|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[2]~6_combout\,
	datac => \INST_ALU|Mux0~4_combout\,
	datad => \INST_ALU|ShiftLeft1~8_combout\,
	combout => \INST_ALU|Mux0~5_combout\);

-- Location: LCCOMB_X16_Y20_N22
\INST_ALU|ShiftLeft1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftLeft1~7_combout\ = (\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(0)))) # (!\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_GPR|o_GPR_ALU_data_A\(1),
	datac => \INST_GPR|o_GPR_ALU_data_A\(0),
	datad => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	combout => \INST_ALU|ShiftLeft1~7_combout\);

-- Location: LCCOMB_X16_Y20_N28
\INST_ALU|ShiftLeft1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftLeft1~12_combout\ = (\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(4)))) # (!\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(5),
	datac => \INST_GPR|o_GPR_ALU_data_A\(4),
	datad => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	combout => \INST_ALU|ShiftLeft1~12_combout\);

-- Location: LCCOMB_X16_Y20_N2
\INST_ALU|Mux0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux0~6_combout\ = (\INST_B_imm_multiplexer|o_DATA[2]~6_combout\ & (\INST_ALU|ShiftLeft1~7_combout\)) # (!\INST_B_imm_multiplexer|o_DATA[2]~6_combout\ & ((\INST_ALU|ShiftLeft1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[2]~6_combout\,
	datac => \INST_ALU|ShiftLeft1~7_combout\,
	datad => \INST_ALU|ShiftLeft1~12_combout\,
	combout => \INST_ALU|Mux0~6_combout\);

-- Location: LCCOMB_X16_Y20_N24
\INST_ALU|Mux0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux0~7_combout\ = (\INST_ALU|Equal2~5_combout\ & ((\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & ((\INST_ALU|Mux0~6_combout\))) # (!\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & (\INST_ALU|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|Equal2~5_combout\,
	datab => \INST_ALU|Mux0~5_combout\,
	datac => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	datad => \INST_ALU|Mux0~6_combout\,
	combout => \INST_ALU|Mux0~7_combout\);

-- Location: LCCOMB_X16_Y20_N30
\INST_ALU|Mux0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux0~8_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & (((\INST_ALU|Mux0~7_combout\) # (!\INST_instruction_decoder|o_OPCODE\(0))))) # (!\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_ALU|r_ALU_Result\(7)) # 
-- ((\INST_instruction_decoder|o_OPCODE\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|r_ALU_Result\(7),
	datab => \INST_instruction_decoder|o_OPCODE\(1),
	datac => \INST_instruction_decoder|o_OPCODE\(0),
	datad => \INST_ALU|Mux0~7_combout\,
	combout => \INST_ALU|Mux0~8_combout\);

-- Location: LCCOMB_X20_Y19_N24
\INST_ALU|Add0~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add0~31_combout\ = ((\INST_instruction_decoder|o_IMM_enable~q\ & ((\INST_instruction_decoder|o_Address_PROG\(9)))) # (!\INST_instruction_decoder|o_IMM_enable~q\ & (\INST_GPR|o_GPR_ALU_data_B\(7)))) # (!\INST_instruction_decoder|o_OPCODE\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_B\(7),
	datab => \INST_instruction_decoder|o_IMM_enable~q\,
	datac => \INST_instruction_decoder|o_OPCODE\(1),
	datad => \INST_instruction_decoder|o_Address_PROG\(9),
	combout => \INST_ALU|Add0~31_combout\);

-- Location: LCCOMB_X15_Y19_N22
\INST_ALU|Add0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add0~32_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & (\INST_GPR|o_GPR_ALU_data_A\(7))) # (!\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_ALU|Add1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_instruction_decoder|o_OPCODE\(1),
	datac => \INST_GPR|o_GPR_ALU_data_A\(7),
	datad => \INST_ALU|Add1~14_combout\,
	combout => \INST_ALU|Add0~32_combout\);

-- Location: LCCOMB_X19_Y20_N4
\INST_ALU|Add0~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add0~27_combout\ = ((\INST_instruction_decoder|o_IMM_enable~q\ & ((\INST_instruction_decoder|o_Address_PROG\(8)))) # (!\INST_instruction_decoder|o_IMM_enable~q\ & (\INST_GPR|o_GPR_ALU_data_B\(6)))) # (!\INST_instruction_decoder|o_OPCODE\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_B\(6),
	datab => \INST_instruction_decoder|o_Address_PROG\(8),
	datac => \INST_instruction_decoder|o_OPCODE\(1),
	datad => \INST_instruction_decoder|o_IMM_enable~q\,
	combout => \INST_ALU|Add0~27_combout\);

-- Location: LCCOMB_X16_Y19_N0
\INST_ALU|Add0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add0~28_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & (\INST_GPR|o_GPR_ALU_data_A\(6))) # (!\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_ALU|Add1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datac => \INST_GPR|o_GPR_ALU_data_A\(6),
	datad => \INST_ALU|Add1~12_combout\,
	combout => \INST_ALU|Add0~28_combout\);

-- Location: LCCOMB_X19_Y19_N4
\INST_ALU|Add0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add0~24_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & (\INST_GPR|o_GPR_ALU_data_A\(5))) # (!\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_ALU|Add1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datab => \INST_GPR|o_GPR_ALU_data_A\(5),
	datad => \INST_ALU|Add1~10_combout\,
	combout => \INST_ALU|Add0~24_combout\);

-- Location: LCCOMB_X19_Y20_N6
\INST_ALU|Add0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add0~23_combout\ = ((\INST_instruction_decoder|o_IMM_enable~q\ & ((\INST_instruction_decoder|o_Address_PROG\(7)))) # (!\INST_instruction_decoder|o_IMM_enable~q\ & (\INST_GPR|o_GPR_ALU_data_B\(5)))) # (!\INST_instruction_decoder|o_OPCODE\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_B\(5),
	datab => \INST_instruction_decoder|o_Address_PROG\(7),
	datac => \INST_instruction_decoder|o_OPCODE\(1),
	datad => \INST_instruction_decoder|o_IMM_enable~q\,
	combout => \INST_ALU|Add0~23_combout\);

-- Location: LCCOMB_X17_Y19_N2
\INST_ALU|Add0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add0~19_combout\ = ((\INST_instruction_decoder|o_IMM_enable~q\ & ((\INST_instruction_decoder|o_Address_PROG\(6)))) # (!\INST_instruction_decoder|o_IMM_enable~q\ & (\INST_GPR|o_GPR_ALU_data_B\(4)))) # (!\INST_instruction_decoder|o_OPCODE\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_B\(4),
	datab => \INST_instruction_decoder|o_OPCODE\(1),
	datac => \INST_instruction_decoder|o_IMM_enable~q\,
	datad => \INST_instruction_decoder|o_Address_PROG\(6),
	combout => \INST_ALU|Add0~19_combout\);

-- Location: LCCOMB_X16_Y19_N4
\INST_ALU|Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add0~20_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & (\INST_GPR|o_GPR_ALU_data_A\(4))) # (!\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_ALU|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(4),
	datac => \INST_instruction_decoder|o_OPCODE\(1),
	datad => \INST_ALU|Add1~8_combout\,
	combout => \INST_ALU|Add0~20_combout\);

-- Location: LCCOMB_X17_Y19_N20
\INST_ALU|Add0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add0~15_combout\ = ((\INST_instruction_decoder|o_IMM_enable~q\ & (\INST_instruction_decoder|o_Address_PROG\(5))) # (!\INST_instruction_decoder|o_IMM_enable~q\ & ((\INST_GPR|o_GPR_ALU_data_B\(3))))) # (!\INST_instruction_decoder|o_OPCODE\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_Address_PROG\(5),
	datab => \INST_instruction_decoder|o_OPCODE\(1),
	datac => \INST_instruction_decoder|o_IMM_enable~q\,
	datad => \INST_GPR|o_GPR_ALU_data_B\(3),
	combout => \INST_ALU|Add0~15_combout\);

-- Location: LCCOMB_X19_Y19_N6
\INST_ALU|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add0~16_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & (\INST_GPR|o_GPR_ALU_data_A\(3))) # (!\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_ALU|Add1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datac => \INST_GPR|o_GPR_ALU_data_A\(3),
	datad => \INST_ALU|Add1~6_combout\,
	combout => \INST_ALU|Add0~16_combout\);

-- Location: LCCOMB_X15_Y19_N24
\INST_ALU|Add0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add0~11_combout\ = ((\INST_instruction_decoder|o_IMM_enable~q\ & (\INST_instruction_decoder|o_Address_PROG\(4))) # (!\INST_instruction_decoder|o_IMM_enable~q\ & ((\INST_GPR|o_GPR_ALU_data_B\(2))))) # (!\INST_instruction_decoder|o_OPCODE\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_IMM_enable~q\,
	datab => \INST_instruction_decoder|o_Address_PROG\(4),
	datac => \INST_GPR|o_GPR_ALU_data_B\(2),
	datad => \INST_instruction_decoder|o_OPCODE\(1),
	combout => \INST_ALU|Add0~11_combout\);

-- Location: LCCOMB_X19_Y19_N10
\INST_ALU|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add0~12_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & (\INST_GPR|o_GPR_ALU_data_A\(2))) # (!\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_ALU|Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datac => \INST_GPR|o_GPR_ALU_data_A\(2),
	datad => \INST_ALU|Add1~4_combout\,
	combout => \INST_ALU|Add0~12_combout\);

-- Location: LCCOMB_X16_Y19_N12
\INST_ALU|Add0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add0~13_combout\ = (\INST_ALU|Add0~11_combout\ & ((\INST_ALU|Add0~12_combout\ & (!\INST_ALU|Add0~10\)) # (!\INST_ALU|Add0~12_combout\ & ((\INST_ALU|Add0~10\) # (GND))))) # (!\INST_ALU|Add0~11_combout\ & ((\INST_ALU|Add0~12_combout\ & 
-- (\INST_ALU|Add0~10\ & VCC)) # (!\INST_ALU|Add0~12_combout\ & (!\INST_ALU|Add0~10\))))
-- \INST_ALU|Add0~14\ = CARRY((\INST_ALU|Add0~11_combout\ & ((!\INST_ALU|Add0~10\) # (!\INST_ALU|Add0~12_combout\))) # (!\INST_ALU|Add0~11_combout\ & (!\INST_ALU|Add0~12_combout\ & !\INST_ALU|Add0~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|Add0~11_combout\,
	datab => \INST_ALU|Add0~12_combout\,
	datad => VCC,
	cin => \INST_ALU|Add0~10\,
	combout => \INST_ALU|Add0~13_combout\,
	cout => \INST_ALU|Add0~14\);

-- Location: LCCOMB_X16_Y19_N14
\INST_ALU|Add0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add0~17_combout\ = ((\INST_ALU|Add0~15_combout\ $ (\INST_ALU|Add0~16_combout\ $ (\INST_ALU|Add0~14\)))) # (GND)
-- \INST_ALU|Add0~18\ = CARRY((\INST_ALU|Add0~15_combout\ & (\INST_ALU|Add0~16_combout\ & !\INST_ALU|Add0~14\)) # (!\INST_ALU|Add0~15_combout\ & ((\INST_ALU|Add0~16_combout\) # (!\INST_ALU|Add0~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|Add0~15_combout\,
	datab => \INST_ALU|Add0~16_combout\,
	datad => VCC,
	cin => \INST_ALU|Add0~14\,
	combout => \INST_ALU|Add0~17_combout\,
	cout => \INST_ALU|Add0~18\);

-- Location: LCCOMB_X16_Y19_N16
\INST_ALU|Add0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add0~21_combout\ = (\INST_ALU|Add0~19_combout\ & ((\INST_ALU|Add0~20_combout\ & (!\INST_ALU|Add0~18\)) # (!\INST_ALU|Add0~20_combout\ & ((\INST_ALU|Add0~18\) # (GND))))) # (!\INST_ALU|Add0~19_combout\ & ((\INST_ALU|Add0~20_combout\ & 
-- (\INST_ALU|Add0~18\ & VCC)) # (!\INST_ALU|Add0~20_combout\ & (!\INST_ALU|Add0~18\))))
-- \INST_ALU|Add0~22\ = CARRY((\INST_ALU|Add0~19_combout\ & ((!\INST_ALU|Add0~18\) # (!\INST_ALU|Add0~20_combout\))) # (!\INST_ALU|Add0~19_combout\ & (!\INST_ALU|Add0~20_combout\ & !\INST_ALU|Add0~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|Add0~19_combout\,
	datab => \INST_ALU|Add0~20_combout\,
	datad => VCC,
	cin => \INST_ALU|Add0~18\,
	combout => \INST_ALU|Add0~21_combout\,
	cout => \INST_ALU|Add0~22\);

-- Location: LCCOMB_X16_Y19_N18
\INST_ALU|Add0~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add0~25_combout\ = ((\INST_ALU|Add0~24_combout\ $ (\INST_ALU|Add0~23_combout\ $ (\INST_ALU|Add0~22\)))) # (GND)
-- \INST_ALU|Add0~26\ = CARRY((\INST_ALU|Add0~24_combout\ & ((!\INST_ALU|Add0~22\) # (!\INST_ALU|Add0~23_combout\))) # (!\INST_ALU|Add0~24_combout\ & (!\INST_ALU|Add0~23_combout\ & !\INST_ALU|Add0~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|Add0~24_combout\,
	datab => \INST_ALU|Add0~23_combout\,
	datad => VCC,
	cin => \INST_ALU|Add0~22\,
	combout => \INST_ALU|Add0~25_combout\,
	cout => \INST_ALU|Add0~26\);

-- Location: LCCOMB_X16_Y19_N20
\INST_ALU|Add0~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add0~29_combout\ = (\INST_ALU|Add0~27_combout\ & ((\INST_ALU|Add0~28_combout\ & (!\INST_ALU|Add0~26\)) # (!\INST_ALU|Add0~28_combout\ & ((\INST_ALU|Add0~26\) # (GND))))) # (!\INST_ALU|Add0~27_combout\ & ((\INST_ALU|Add0~28_combout\ & 
-- (\INST_ALU|Add0~26\ & VCC)) # (!\INST_ALU|Add0~28_combout\ & (!\INST_ALU|Add0~26\))))
-- \INST_ALU|Add0~30\ = CARRY((\INST_ALU|Add0~27_combout\ & ((!\INST_ALU|Add0~26\) # (!\INST_ALU|Add0~28_combout\))) # (!\INST_ALU|Add0~27_combout\ & (!\INST_ALU|Add0~28_combout\ & !\INST_ALU|Add0~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|Add0~27_combout\,
	datab => \INST_ALU|Add0~28_combout\,
	datad => VCC,
	cin => \INST_ALU|Add0~26\,
	combout => \INST_ALU|Add0~29_combout\,
	cout => \INST_ALU|Add0~30\);

-- Location: LCCOMB_X16_Y19_N22
\INST_ALU|Add0~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Add0~33_combout\ = \INST_ALU|Add0~31_combout\ $ (\INST_ALU|Add0~30\ $ (\INST_ALU|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|Add0~31_combout\,
	datad => \INST_ALU|Add0~32_combout\,
	cin => \INST_ALU|Add0~30\,
	combout => \INST_ALU|Add0~33_combout\);

-- Location: LCCOMB_X16_Y19_N24
\INST_ALU|Mux0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux0~13_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & (((\INST_ALU|Add0~33_combout\)))) # (!\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_instruction_decoder|o_carry~q\ & (\INST_ALU|Add0~33_combout\)) # 
-- (!\INST_instruction_decoder|o_carry~q\ & ((\INST_ALU|Add1~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datab => \INST_instruction_decoder|o_carry~q\,
	datac => \INST_ALU|Add0~33_combout\,
	datad => \INST_ALU|Add1~14_combout\,
	combout => \INST_ALU|Mux0~13_combout\);

-- Location: LCCOMB_X16_Y19_N2
\INST_ALU|Mux0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux0~14_combout\ = (\INST_ALU|Mux0~8_combout\ & ((\INST_ALU|Mux0~13_combout\) # (\INST_instruction_decoder|o_OPCODE\(1) $ (!\INST_instruction_decoder|o_OPCODE\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datab => \INST_instruction_decoder|o_OPCODE\(0),
	datac => \INST_ALU|Mux0~8_combout\,
	datad => \INST_ALU|Mux0~13_combout\,
	combout => \INST_ALU|Mux0~14_combout\);

-- Location: LCCOMB_X16_Y19_N26
\INST_ALU|Mux0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux0~9_combout\ = (\INST_instruction_decoder|o_OPCODE\(3) & ((\INST_ALU|Mux0~3_combout\) # ((\INST_instruction_decoder|o_OPCODE\(2))))) # (!\INST_instruction_decoder|o_OPCODE\(3) & (((!\INST_instruction_decoder|o_OPCODE\(2) & 
-- \INST_ALU|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|Mux0~3_combout\,
	datab => \INST_instruction_decoder|o_OPCODE\(3),
	datac => \INST_instruction_decoder|o_OPCODE\(2),
	datad => \INST_ALU|Mux0~14_combout\,
	combout => \INST_ALU|Mux0~9_combout\);

-- Location: LCCOMB_X19_Y18_N8
\INST_ALU|r_ALU_Result~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|r_ALU_Result~21_combout\ = \INST_GPR|o_GPR_ALU_data_A\(7) $ (((\INST_instruction_decoder|o_IMM_enable~q\ & (\INST_instruction_decoder|o_Address_PROG\(9))) # (!\INST_instruction_decoder|o_IMM_enable~q\ & ((\INST_GPR|o_GPR_ALU_data_B\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_IMM_enable~q\,
	datab => \INST_GPR|o_GPR_ALU_data_A\(7),
	datac => \INST_instruction_decoder|o_Address_PROG\(9),
	datad => \INST_GPR|o_GPR_ALU_data_B\(7),
	combout => \INST_ALU|r_ALU_Result~21_combout\);

-- Location: LCCOMB_X17_Y20_N12
\INST_ALU|Equal2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Equal2~3_combout\ = (!\INST_B_imm_multiplexer|o_DATA[3]~5_combout\ & (!\INST_B_imm_multiplexer|o_DATA[2]~6_combout\ & \INST_ALU|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_B_imm_multiplexer|o_DATA[3]~5_combout\,
	datac => \INST_B_imm_multiplexer|o_DATA[2]~6_combout\,
	datad => \INST_ALU|Equal2~2_combout\,
	combout => \INST_ALU|Equal2~3_combout\);

-- Location: LCCOMB_X19_Y18_N28
\INST_ALU|ShiftRight0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftRight0~19_combout\ = (\INST_GPR|o_GPR_ALU_data_A\(7) & (!\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & (!\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & \INST_ALU|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(7),
	datab => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	datac => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	datad => \INST_ALU|Equal2~3_combout\,
	combout => \INST_ALU|ShiftRight0~19_combout\);

-- Location: LCCOMB_X19_Y18_N10
\INST_ALU|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux0~0_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_ALU|r_ALU_Result~21_combout\) # ((\INST_instruction_decoder|o_OPCODE\(0))))) # (!\INST_instruction_decoder|o_OPCODE\(1) & (((!\INST_instruction_decoder|o_OPCODE\(0) & 
-- \INST_ALU|ShiftRight0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|r_ALU_Result~21_combout\,
	datab => \INST_instruction_decoder|o_OPCODE\(1),
	datac => \INST_instruction_decoder|o_OPCODE\(0),
	datad => \INST_ALU|ShiftRight0~19_combout\,
	combout => \INST_ALU|Mux0~0_combout\);

-- Location: LCCOMB_X19_Y18_N0
\INST_ALU|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux0~1_combout\ = (\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_B_imm_multiplexer|o_DATA[7]~1_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(7)) # (!\INST_ALU|Mux0~0_combout\))) # (!\INST_B_imm_multiplexer|o_DATA[7]~1_combout\ & 
-- (\INST_GPR|o_GPR_ALU_data_A\(7) & !\INST_ALU|Mux0~0_combout\)))) # (!\INST_instruction_decoder|o_OPCODE\(0) & (((\INST_ALU|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[7]~1_combout\,
	datab => \INST_GPR|o_GPR_ALU_data_A\(7),
	datac => \INST_instruction_decoder|o_OPCODE\(0),
	datad => \INST_ALU|Mux0~0_combout\,
	combout => \INST_ALU|Mux0~1_combout\);

-- Location: LCCOMB_X16_Y19_N28
\INST_ALU|Mux0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux0~12_combout\ = (\INST_instruction_decoder|o_OPCODE\(2) & ((\INST_ALU|Mux0~9_combout\ & (\INST_ALU|Mux0~11_combout\)) # (!\INST_ALU|Mux0~9_combout\ & ((\INST_ALU|Mux0~1_combout\))))) # (!\INST_instruction_decoder|o_OPCODE\(2) & 
-- (((\INST_ALU|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|Mux0~11_combout\,
	datab => \INST_instruction_decoder|o_OPCODE\(2),
	datac => \INST_ALU|Mux0~9_combout\,
	datad => \INST_ALU|Mux0~1_combout\,
	combout => \INST_ALU|Mux0~12_combout\);

-- Location: FF_X16_Y19_N29
\INST_ALU|r_ALU_Result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_ALU|Mux0~12_combout\,
	ena => \INST_control_unit|r_state\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_ALU|r_ALU_Result\(7));

-- Location: LCCOMB_X27_Y20_N2
\INST_data_bus|o_MEMORY[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_data_bus|o_MEMORY[7]~7_combout\ = (\INST_instruction_decoder|o_MEM_write_enable~q\ & ((\INST_instruction_decoder|o_BUS_select\(1) & ((\INST_MEMORY_CONTROL|o_MC_MUX_data\(7)))) # (!\INST_instruction_decoder|o_BUS_select\(1) & 
-- (\INST_ALU|r_ALU_Result\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_MEM_write_enable~q\,
	datab => \INST_ALU|r_ALU_Result\(7),
	datac => \INST_MEMORY_CONTROL|o_MC_MUX_data\(7),
	datad => \INST_instruction_decoder|o_BUS_select\(1),
	combout => \INST_data_bus|o_MEMORY[7]~7_combout\);

-- Location: FF_X27_Y20_N3
\INST_MEMORY_CONTROL|o_MC_RAM_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_data_bus|o_MEMORY[7]~7_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_RAM_data[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_RAM_data\(7));

-- Location: LCCOMB_X28_Y18_N4
\INST_DATA_RAM|MEMORY~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY~32_combout\ = (\INST_DATA_RAM|MEMORY~25_combout\ & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(33))) # (!\INST_DATA_RAM|MEMORY~25_combout\ & ((\INST_DATA_RAM|MEMORY_rtl_0_bypass\(34) & 
-- ((\INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a6\))) # (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(34) & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(33),
	datab => \INST_DATA_RAM|MEMORY~25_combout\,
	datac => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(34),
	datad => \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a6\,
	combout => \INST_DATA_RAM|MEMORY~32_combout\);

-- Location: FF_X28_Y18_N5
\INST_DATA_RAM|o_RAM_MC_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY~32_combout\,
	ena => \INST_MEMORY_CONTROL|ALT_INV_o_MC_RAM_write_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|o_RAM_MC_data\(6));

-- Location: FF_X29_Y18_N25
\INST_MEMORY_CONTROL|o_MC_MUX_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_MUX_data[6]~6_combout\,
	asdata => \INST_DATA_RAM|o_RAM_MC_data\(6),
	sload => \INST_instruction_decoder|ALT_INV_o_Address_MEM\(15),
	ena => \INST_MEMORY_CONTROL|o_MC_MUX_data[6]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_MUX_data\(6));

-- Location: LCCOMB_X26_Y20_N0
\INST_GPR|r_REGISTER~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER~37_combout\ = (!\INST_GPR|r_REGISTER~0_combout\ & ((\INST_instruction_decoder|o_BUS_select\(1) & (\INST_MEMORY_CONTROL|o_MC_MUX_data\(6))) # (!\INST_instruction_decoder|o_BUS_select\(1) & ((\INST_ALU|r_ALU_Result\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER~0_combout\,
	datab => \INST_MEMORY_CONTROL|o_MC_MUX_data\(6),
	datac => \INST_instruction_decoder|o_BUS_select\(1),
	datad => \INST_ALU|r_ALU_Result\(6),
	combout => \INST_GPR|r_REGISTER~37_combout\);

-- Location: FF_X22_Y20_N29
\INST_GPR|r_REGISTER[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~37_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[23][7]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[23][6]~q\);

-- Location: LCCOMB_X22_Y20_N18
\INST_GPR|Mux1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux1~7_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_instruction_decoder|o_REGISTER_A\(2)) # ((\INST_GPR|r_REGISTER[27][6]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) & (!\INST_instruction_decoder|o_REGISTER_A\(2) & 
-- (\INST_GPR|r_REGISTER[19][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(3),
	datab => \INST_instruction_decoder|o_REGISTER_A\(2),
	datac => \INST_GPR|r_REGISTER[19][6]~q\,
	datad => \INST_GPR|r_REGISTER[27][6]~q\,
	combout => \INST_GPR|Mux1~7_combout\);

-- Location: LCCOMB_X23_Y20_N10
\INST_GPR|Mux1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux1~8_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_GPR|Mux1~7_combout\ & ((\INST_GPR|r_REGISTER[31][6]~q\))) # (!\INST_GPR|Mux1~7_combout\ & (\INST_GPR|r_REGISTER[23][6]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) 
-- & (((\INST_GPR|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[23][6]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(2),
	datac => \INST_GPR|r_REGISTER[31][6]~q\,
	datad => \INST_GPR|Mux1~7_combout\,
	combout => \INST_GPR|Mux1~8_combout\);

-- Location: LCCOMB_X22_Y18_N26
\INST_GPR|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux1~0_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & (\INST_instruction_decoder|o_REGISTER_A\(3))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|r_REGISTER[25][6]~q\))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(3) & (\INST_GPR|r_REGISTER[17][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_instruction_decoder|o_REGISTER_A\(3),
	datac => \INST_GPR|r_REGISTER[17][6]~q\,
	datad => \INST_GPR|r_REGISTER[25][6]~q\,
	combout => \INST_GPR|Mux1~0_combout\);

-- Location: LCCOMB_X22_Y18_N8
\INST_GPR|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux1~1_combout\ = (\INST_GPR|Mux1~0_combout\ & (((\INST_GPR|r_REGISTER[29][6]~q\)) # (!\INST_instruction_decoder|o_REGISTER_A\(2)))) # (!\INST_GPR|Mux1~0_combout\ & (\INST_instruction_decoder|o_REGISTER_A\(2) & (\INST_GPR|r_REGISTER[21][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux1~0_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(2),
	datac => \INST_GPR|r_REGISTER[21][6]~q\,
	datad => \INST_GPR|r_REGISTER[29][6]~q\,
	combout => \INST_GPR|Mux1~1_combout\);

-- Location: LCCOMB_X21_Y17_N30
\INST_GPR|Mux1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux1~4_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_instruction_decoder|o_REGISTER_A\(3)) # ((\INST_GPR|r_REGISTER[20][6]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & (!\INST_instruction_decoder|o_REGISTER_A\(3) & 
-- (\INST_GPR|r_REGISTER[16][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_instruction_decoder|o_REGISTER_A\(3),
	datac => \INST_GPR|r_REGISTER[16][6]~q\,
	datad => \INST_GPR|r_REGISTER[20][6]~q\,
	combout => \INST_GPR|Mux1~4_combout\);

-- Location: LCCOMB_X22_Y17_N18
\INST_GPR|Mux1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux1~5_combout\ = (\INST_GPR|Mux1~4_combout\ & (((\INST_GPR|r_REGISTER[28][6]~q\) # (!\INST_instruction_decoder|o_REGISTER_A\(3))))) # (!\INST_GPR|Mux1~4_combout\ & (\INST_GPR|r_REGISTER[24][6]~q\ & 
-- ((\INST_instruction_decoder|o_REGISTER_A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[24][6]~q\,
	datab => \INST_GPR|Mux1~4_combout\,
	datac => \INST_GPR|r_REGISTER[28][6]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(3),
	combout => \INST_GPR|Mux1~5_combout\);

-- Location: LCCOMB_X20_Y17_N30
\INST_GPR|Mux1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux1~2_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_instruction_decoder|o_REGISTER_A\(3)) # ((\INST_GPR|r_REGISTER[22][6]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & (!\INST_instruction_decoder|o_REGISTER_A\(3) & 
-- (\INST_GPR|r_REGISTER[18][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_instruction_decoder|o_REGISTER_A\(3),
	datac => \INST_GPR|r_REGISTER[18][6]~q\,
	datad => \INST_GPR|r_REGISTER[22][6]~q\,
	combout => \INST_GPR|Mux1~2_combout\);

-- Location: LCCOMB_X20_Y17_N0
\INST_GPR|Mux1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux1~3_combout\ = (\INST_GPR|Mux1~2_combout\ & (((\INST_GPR|r_REGISTER[30][6]~q\)) # (!\INST_instruction_decoder|o_REGISTER_A\(3)))) # (!\INST_GPR|Mux1~2_combout\ & (\INST_instruction_decoder|o_REGISTER_A\(3) & 
-- ((\INST_GPR|r_REGISTER[26][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux1~2_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(3),
	datac => \INST_GPR|r_REGISTER[30][6]~q\,
	datad => \INST_GPR|r_REGISTER[26][6]~q\,
	combout => \INST_GPR|Mux1~3_combout\);

-- Location: LCCOMB_X23_Y21_N0
\INST_GPR|Mux1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux1~6_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_instruction_decoder|o_REGISTER_A\(0)) # ((\INST_GPR|Mux1~3_combout\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & (!\INST_instruction_decoder|o_REGISTER_A\(0) & 
-- (\INST_GPR|Mux1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_instruction_decoder|o_REGISTER_A\(0),
	datac => \INST_GPR|Mux1~5_combout\,
	datad => \INST_GPR|Mux1~3_combout\,
	combout => \INST_GPR|Mux1~6_combout\);

-- Location: LCCOMB_X23_Y21_N26
\INST_GPR|Mux1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux1~9_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|Mux1~6_combout\ & (\INST_GPR|Mux1~8_combout\)) # (!\INST_GPR|Mux1~6_combout\ & ((\INST_GPR|Mux1~1_combout\))))) # (!\INST_instruction_decoder|o_REGISTER_A\(0) & 
-- (((\INST_GPR|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux1~8_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(0),
	datac => \INST_GPR|Mux1~1_combout\,
	datad => \INST_GPR|Mux1~6_combout\,
	combout => \INST_GPR|Mux1~9_combout\);

-- Location: LCCOMB_X23_Y21_N30
\INST_GPR|Mux1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux1~10_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & (((\INST_instruction_decoder|o_REGISTER_A\(0))))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_instruction_decoder|o_REGISTER_A\(0) & (\INST_GPR|r_REGISTER[5][6]~q\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|r_REGISTER[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_GPR|r_REGISTER[5][6]~q\,
	datac => \INST_GPR|r_REGISTER[4][6]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(0),
	combout => \INST_GPR|Mux1~10_combout\);

-- Location: LCCOMB_X20_Y20_N16
\INST_GPR|Mux1~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux1~11_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|Mux1~10_combout\ & (\INST_GPR|r_REGISTER[7][6]~q\)) # (!\INST_GPR|Mux1~10_combout\ & ((\INST_GPR|r_REGISTER[6][6]~q\))))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) 
-- & (((\INST_GPR|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_GPR|r_REGISTER[7][6]~q\,
	datac => \INST_GPR|Mux1~10_combout\,
	datad => \INST_GPR|r_REGISTER[6][6]~q\,
	combout => \INST_GPR|Mux1~11_combout\);

-- Location: LCCOMB_X24_Y18_N22
\INST_GPR|Mux1~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux1~17_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & (((\INST_instruction_decoder|o_REGISTER_A\(0))))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_instruction_decoder|o_REGISTER_A\(0) & (\INST_GPR|r_REGISTER[13][6]~q\)) 
-- # (!\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|r_REGISTER[12][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_GPR|r_REGISTER[13][6]~q\,
	datac => \INST_GPR|r_REGISTER[12][6]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(0),
	combout => \INST_GPR|Mux1~17_combout\);

-- Location: LCCOMB_X24_Y20_N22
\INST_GPR|Mux1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux1~18_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|Mux1~17_combout\ & (\INST_GPR|r_REGISTER[15][6]~q\)) # (!\INST_GPR|Mux1~17_combout\ & ((\INST_GPR|r_REGISTER[14][6]~q\))))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(1) & (\INST_GPR|Mux1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_GPR|Mux1~17_combout\,
	datac => \INST_GPR|r_REGISTER[15][6]~q\,
	datad => \INST_GPR|r_REGISTER[14][6]~q\,
	combout => \INST_GPR|Mux1~18_combout\);

-- Location: LCCOMB_X24_Y19_N10
\INST_GPR|Mux1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux1~14_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & (\INST_instruction_decoder|o_REGISTER_A\(1))) # (!\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|r_REGISTER[2][6]~q\))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(1) & (\INST_GPR|r_REGISTER[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(0),
	datab => \INST_instruction_decoder|o_REGISTER_A\(1),
	datac => \INST_GPR|r_REGISTER[0][6]~q\,
	datad => \INST_GPR|r_REGISTER[2][6]~q\,
	combout => \INST_GPR|Mux1~14_combout\);

-- Location: LCCOMB_X23_Y19_N14
\INST_GPR|Mux1~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux1~15_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|Mux1~14_combout\ & ((\INST_GPR|r_REGISTER[3][6]~q\))) # (!\INST_GPR|Mux1~14_combout\ & (\INST_GPR|r_REGISTER[1][6]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(0) 
-- & (((\INST_GPR|Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(0),
	datab => \INST_GPR|r_REGISTER[1][6]~q\,
	datac => \INST_GPR|r_REGISTER[3][6]~q\,
	datad => \INST_GPR|Mux1~14_combout\,
	combout => \INST_GPR|Mux1~15_combout\);

-- Location: LCCOMB_X27_Y19_N2
\INST_GPR|Mux1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux1~12_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & (\INST_instruction_decoder|o_REGISTER_A\(1))) # (!\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|r_REGISTER[10][6]~q\))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(1) & (\INST_GPR|r_REGISTER[8][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(0),
	datab => \INST_instruction_decoder|o_REGISTER_A\(1),
	datac => \INST_GPR|r_REGISTER[8][6]~q\,
	datad => \INST_GPR|r_REGISTER[10][6]~q\,
	combout => \INST_GPR|Mux1~12_combout\);

-- Location: LCCOMB_X27_Y19_N16
\INST_GPR|Mux1~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux1~13_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|Mux1~12_combout\ & ((\INST_GPR|r_REGISTER[11][6]~q\))) # (!\INST_GPR|Mux1~12_combout\ & (\INST_GPR|r_REGISTER[9][6]~q\)))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(0) & (\INST_GPR|Mux1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(0),
	datab => \INST_GPR|Mux1~12_combout\,
	datac => \INST_GPR|r_REGISTER[9][6]~q\,
	datad => \INST_GPR|r_REGISTER[11][6]~q\,
	combout => \INST_GPR|Mux1~13_combout\);

-- Location: LCCOMB_X23_Y19_N16
\INST_GPR|Mux1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux1~16_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & (\INST_instruction_decoder|o_REGISTER_A\(3))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|Mux1~13_combout\))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(3) & (\INST_GPR|Mux1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_instruction_decoder|o_REGISTER_A\(3),
	datac => \INST_GPR|Mux1~15_combout\,
	datad => \INST_GPR|Mux1~13_combout\,
	combout => \INST_GPR|Mux1~16_combout\);

-- Location: LCCOMB_X22_Y19_N4
\INST_GPR|Mux1~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux1~19_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_GPR|Mux1~16_combout\ & ((\INST_GPR|Mux1~18_combout\))) # (!\INST_GPR|Mux1~16_combout\ & (\INST_GPR|Mux1~11_combout\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & 
-- (((\INST_GPR|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux1~11_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(2),
	datac => \INST_GPR|Mux1~18_combout\,
	datad => \INST_GPR|Mux1~16_combout\,
	combout => \INST_GPR|Mux1~19_combout\);

-- Location: LCCOMB_X22_Y19_N0
\INST_GPR|Mux1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux1~20_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(4) & (\INST_GPR|Mux1~9_combout\)) # (!\INST_instruction_decoder|o_REGISTER_A\(4) & ((\INST_GPR|Mux1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux1~9_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(4),
	datac => \INST_GPR|Mux1~19_combout\,
	combout => \INST_GPR|Mux1~20_combout\);

-- Location: FF_X22_Y19_N1
\INST_GPR|o_GPR_ALU_data_A[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|Mux1~20_combout\,
	ena => \INST_control_unit|ALT_INV_Mux7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|o_GPR_ALU_data_A\(6));

-- Location: LCCOMB_X17_Y18_N26
\INST_ALU|r_ALU_Result[5]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|r_ALU_Result[5]~9_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & (!\INST_instruction_decoder|o_OPCODE\(0))) # (!\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_instruction_decoder|o_carry~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datab => \INST_instruction_decoder|o_OPCODE\(0),
	datac => \INST_instruction_decoder|o_carry~q\,
	combout => \INST_ALU|r_ALU_Result[5]~9_combout\);

-- Location: LCCOMB_X16_Y18_N6
\INST_ALU|r_ALU_Result[5]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|r_ALU_Result[5]~22_combout\ = (\INST_instruction_decoder|o_OPCODE\(3)) # ((\INST_ALU|r_ALU_Result[5]~9_combout\ & !\INST_instruction_decoder|o_OPCODE\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|r_ALU_Result[5]~9_combout\,
	datab => \INST_instruction_decoder|o_OPCODE\(2),
	datac => \INST_instruction_decoder|o_OPCODE\(3),
	combout => \INST_ALU|r_ALU_Result[5]~22_combout\);

-- Location: LCCOMB_X15_Y18_N14
\INST_ALU|r_ALU_Result[5]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|r_ALU_Result[5]~14_combout\ = (\INST_instruction_decoder|o_OPCODE\(2)) # ((!\INST_instruction_decoder|o_OPCODE\(1) & \INST_instruction_decoder|o_OPCODE\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(2),
	datab => \INST_instruction_decoder|o_OPCODE\(1),
	datad => \INST_instruction_decoder|o_OPCODE\(0),
	combout => \INST_ALU|r_ALU_Result[5]~14_combout\);

-- Location: LCCOMB_X15_Y18_N28
\INST_ALU|r_ALU_Result[5]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|r_ALU_Result[5]~15_combout\ = (\INST_instruction_decoder|o_OPCODE\(2)) # (\INST_instruction_decoder|o_OPCODE\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(2),
	datad => \INST_instruction_decoder|o_OPCODE\(1),
	combout => \INST_ALU|r_ALU_Result[5]~15_combout\);

-- Location: LCCOMB_X16_Y18_N26
\INST_ALU|Mux1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux1~5_combout\ = (\INST_ALU|r_ALU_Result[5]~15_combout\ & (\INST_B_imm_multiplexer|o_DATA[6]~2_combout\ & ((!\INST_ALU|r_ALU_Result[5]~14_combout\) # (!\INST_GPR|o_GPR_ALU_data_A\(6))))) # (!\INST_ALU|r_ALU_Result[5]~15_combout\ & 
-- (((\INST_ALU|r_ALU_Result[5]~14_combout\)) # (!\INST_GPR|o_GPR_ALU_data_A\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(6),
	datab => \INST_ALU|r_ALU_Result[5]~15_combout\,
	datac => \INST_B_imm_multiplexer|o_DATA[6]~2_combout\,
	datad => \INST_ALU|r_ALU_Result[5]~14_combout\,
	combout => \INST_ALU|Mux1~5_combout\);

-- Location: LCCOMB_X17_Y18_N4
\INST_ALU|LessThan0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|LessThan0~1_cout\ = CARRY((\INST_GPR|o_GPR_ALU_data_A\(0) & !\INST_B_imm_multiplexer|o_DATA[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(0),
	datab => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	datad => VCC,
	cout => \INST_ALU|LessThan0~1_cout\);

-- Location: LCCOMB_X17_Y18_N6
\INST_ALU|LessThan0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|LessThan0~3_cout\ = CARRY((\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & ((!\INST_ALU|LessThan0~1_cout\) # (!\INST_GPR|o_GPR_ALU_data_A\(1)))) # (!\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & (!\INST_GPR|o_GPR_ALU_data_A\(1) & 
-- !\INST_ALU|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	datab => \INST_GPR|o_GPR_ALU_data_A\(1),
	datad => VCC,
	cin => \INST_ALU|LessThan0~1_cout\,
	cout => \INST_ALU|LessThan0~3_cout\);

-- Location: LCCOMB_X17_Y18_N8
\INST_ALU|LessThan0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|LessThan0~5_cout\ = CARRY((\INST_GPR|o_GPR_ALU_data_A\(2) & ((!\INST_ALU|LessThan0~3_cout\) # (!\INST_B_imm_multiplexer|o_DATA[2]~6_combout\))) # (!\INST_GPR|o_GPR_ALU_data_A\(2) & (!\INST_B_imm_multiplexer|o_DATA[2]~6_combout\ & 
-- !\INST_ALU|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(2),
	datab => \INST_B_imm_multiplexer|o_DATA[2]~6_combout\,
	datad => VCC,
	cin => \INST_ALU|LessThan0~3_cout\,
	cout => \INST_ALU|LessThan0~5_cout\);

-- Location: LCCOMB_X17_Y18_N10
\INST_ALU|LessThan0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|LessThan0~7_cout\ = CARRY((\INST_GPR|o_GPR_ALU_data_A\(3) & (\INST_B_imm_multiplexer|o_DATA[3]~5_combout\ & !\INST_ALU|LessThan0~5_cout\)) # (!\INST_GPR|o_GPR_ALU_data_A\(3) & ((\INST_B_imm_multiplexer|o_DATA[3]~5_combout\) # 
-- (!\INST_ALU|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(3),
	datab => \INST_B_imm_multiplexer|o_DATA[3]~5_combout\,
	datad => VCC,
	cin => \INST_ALU|LessThan0~5_cout\,
	cout => \INST_ALU|LessThan0~7_cout\);

-- Location: LCCOMB_X17_Y18_N12
\INST_ALU|LessThan0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|LessThan0~9_cout\ = CARRY((\INST_B_imm_multiplexer|o_DATA[4]~4_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(4) & !\INST_ALU|LessThan0~7_cout\)) # (!\INST_B_imm_multiplexer|o_DATA[4]~4_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(4)) # 
-- (!\INST_ALU|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[4]~4_combout\,
	datab => \INST_GPR|o_GPR_ALU_data_A\(4),
	datad => VCC,
	cin => \INST_ALU|LessThan0~7_cout\,
	cout => \INST_ALU|LessThan0~9_cout\);

-- Location: LCCOMB_X17_Y18_N14
\INST_ALU|LessThan0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|LessThan0~11_cout\ = CARRY((\INST_B_imm_multiplexer|o_DATA[5]~3_combout\ & ((!\INST_ALU|LessThan0~9_cout\) # (!\INST_GPR|o_GPR_ALU_data_A\(5)))) # (!\INST_B_imm_multiplexer|o_DATA[5]~3_combout\ & (!\INST_GPR|o_GPR_ALU_data_A\(5) & 
-- !\INST_ALU|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[5]~3_combout\,
	datab => \INST_GPR|o_GPR_ALU_data_A\(5),
	datad => VCC,
	cin => \INST_ALU|LessThan0~9_cout\,
	cout => \INST_ALU|LessThan0~11_cout\);

-- Location: LCCOMB_X17_Y18_N16
\INST_ALU|LessThan0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|LessThan0~13_cout\ = CARRY((\INST_GPR|o_GPR_ALU_data_A\(6) & ((!\INST_ALU|LessThan0~11_cout\) # (!\INST_B_imm_multiplexer|o_DATA[6]~2_combout\))) # (!\INST_GPR|o_GPR_ALU_data_A\(6) & (!\INST_B_imm_multiplexer|o_DATA[6]~2_combout\ & 
-- !\INST_ALU|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(6),
	datab => \INST_B_imm_multiplexer|o_DATA[6]~2_combout\,
	datad => VCC,
	cin => \INST_ALU|LessThan0~11_cout\,
	cout => \INST_ALU|LessThan0~13_cout\);

-- Location: LCCOMB_X17_Y18_N18
\INST_ALU|LessThan0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|LessThan0~14_combout\ = (\INST_GPR|o_GPR_ALU_data_A\(7) & ((\INST_ALU|LessThan0~13_cout\) # (!\INST_B_imm_multiplexer|o_DATA[7]~1_combout\))) # (!\INST_GPR|o_GPR_ALU_data_A\(7) & (\INST_ALU|LessThan0~13_cout\ & 
-- !\INST_B_imm_multiplexer|o_DATA[7]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(7),
	datad => \INST_B_imm_multiplexer|o_DATA[7]~1_combout\,
	cin => \INST_ALU|LessThan0~13_cout\,
	combout => \INST_ALU|LessThan0~14_combout\);

-- Location: LCCOMB_X16_Y18_N8
\INST_ALU|Mux1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux1~6_combout\ = (\INST_ALU|Mux1~5_combout\ & (((\INST_ALU|r_ALU_Result[5]~15_combout\) # (\INST_ALU|LessThan0~14_combout\)) # (!\INST_ALU|r_ALU_Result[5]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|r_ALU_Result[5]~14_combout\,
	datab => \INST_ALU|r_ALU_Result[5]~15_combout\,
	datac => \INST_ALU|Mux1~5_combout\,
	datad => \INST_ALU|LessThan0~14_combout\,
	combout => \INST_ALU|Mux1~6_combout\);

-- Location: LCCOMB_X19_Y20_N14
\INST_ALU|r_ALU_Result~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|r_ALU_Result~20_combout\ = (\INST_GPR|o_GPR_ALU_data_A\(6)) # ((\INST_instruction_decoder|o_IMM_enable~q\ & ((\INST_instruction_decoder|o_Address_PROG\(8)))) # (!\INST_instruction_decoder|o_IMM_enable~q\ & (\INST_GPR|o_GPR_ALU_data_B\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_B\(6),
	datab => \INST_instruction_decoder|o_Address_PROG\(8),
	datac => \INST_instruction_decoder|o_IMM_enable~q\,
	datad => \INST_GPR|o_GPR_ALU_data_A\(6),
	combout => \INST_ALU|r_ALU_Result~20_combout\);

-- Location: LCCOMB_X16_Y20_N14
\INST_ALU|ShiftRight0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftRight0~11_combout\ = (!\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & ((\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(7))) # (!\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & 
-- ((\INST_GPR|o_GPR_ALU_data_A\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(7),
	datab => \INST_GPR|o_GPR_ALU_data_A\(6),
	datac => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	datad => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	combout => \INST_ALU|ShiftRight0~11_combout\);

-- Location: LCCOMB_X17_Y18_N2
\INST_ALU|r_ALU_Result[5]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|r_ALU_Result[5]~23_combout\ = (!\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_instruction_decoder|o_OPCODE\(0)) # ((!\INST_B_imm_multiplexer|o_DATA[2]~6_combout\ & \INST_ALU|Equal2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datab => \INST_instruction_decoder|o_OPCODE\(0),
	datac => \INST_B_imm_multiplexer|o_DATA[2]~6_combout\,
	datad => \INST_ALU|Equal2~5_combout\,
	combout => \INST_ALU|r_ALU_Result[5]~23_combout\);

-- Location: LCCOMB_X17_Y18_N22
\INST_ALU|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux1~0_combout\ = (\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_ALU|r_ALU_Result~20_combout\) # ((!\INST_ALU|r_ALU_Result[5]~23_combout\)))) # (!\INST_instruction_decoder|o_OPCODE\(0) & (((\INST_ALU|ShiftRight0~11_combout\ & 
-- \INST_ALU|r_ALU_Result[5]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|r_ALU_Result~20_combout\,
	datab => \INST_ALU|ShiftRight0~11_combout\,
	datac => \INST_instruction_decoder|o_OPCODE\(0),
	datad => \INST_ALU|r_ALU_Result[5]~23_combout\,
	combout => \INST_ALU|Mux1~0_combout\);

-- Location: LCCOMB_X16_Y18_N22
\INST_ALU|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux1~1_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_GPR|o_GPR_ALU_data_A\(6) & (\INST_B_imm_multiplexer|o_DATA[6]~2_combout\ $ (!\INST_ALU|Mux1~0_combout\))) # (!\INST_GPR|o_GPR_ALU_data_A\(6) & 
-- (\INST_B_imm_multiplexer|o_DATA[6]~2_combout\ & !\INST_ALU|Mux1~0_combout\)))) # (!\INST_instruction_decoder|o_OPCODE\(1) & (((\INST_ALU|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datab => \INST_GPR|o_GPR_ALU_data_A\(6),
	datac => \INST_B_imm_multiplexer|o_DATA[6]~2_combout\,
	datad => \INST_ALU|Mux1~0_combout\,
	combout => \INST_ALU|Mux1~1_combout\);

-- Location: LCCOMB_X17_Y20_N18
\INST_ALU|r_ALU_Result[5]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|r_ALU_Result[5]~11_combout\ = (\INST_B_imm_multiplexer|o_DATA[2]~6_combout\) # ((\INST_B_imm_multiplexer|o_DATA[3]~5_combout\) # ((!\INST_ALU|Equal2~2_combout\) # (!\INST_instruction_decoder|o_OPCODE\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[2]~6_combout\,
	datab => \INST_B_imm_multiplexer|o_DATA[3]~5_combout\,
	datac => \INST_instruction_decoder|o_OPCODE\(1),
	datad => \INST_ALU|Equal2~2_combout\,
	combout => \INST_ALU|r_ALU_Result[5]~11_combout\);

-- Location: LCCOMB_X16_Y21_N12
\INST_ALU|ShiftLeft1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftLeft1~5_combout\ = (!\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & ((\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(0)))) # (!\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(2),
	datab => \INST_GPR|o_GPR_ALU_data_A\(0),
	datac => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	datad => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	combout => \INST_ALU|ShiftLeft1~5_combout\);

-- Location: LCCOMB_X16_Y21_N30
\INST_ALU|ShiftLeft1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftLeft1~6_combout\ = (\INST_ALU|ShiftLeft1~5_combout\) # ((\INST_GPR|o_GPR_ALU_data_A\(1) & (\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & !\INST_B_imm_multiplexer|o_DATA[1]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(1),
	datab => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	datac => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	datad => \INST_ALU|ShiftLeft1~5_combout\,
	combout => \INST_ALU|ShiftLeft1~6_combout\);

-- Location: LCCOMB_X17_Y20_N0
\INST_ALU|r_ALU_Result[5]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|r_ALU_Result[5]~12_combout\ = ((!\INST_B_imm_multiplexer|o_DATA[3]~5_combout\ & (\INST_B_imm_multiplexer|o_DATA[2]~6_combout\ & \INST_ALU|Equal2~2_combout\))) # (!\INST_instruction_decoder|o_OPCODE\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[3]~5_combout\,
	datab => \INST_instruction_decoder|o_OPCODE\(1),
	datac => \INST_B_imm_multiplexer|o_DATA[2]~6_combout\,
	datad => \INST_ALU|Equal2~2_combout\,
	combout => \INST_ALU|r_ALU_Result[5]~12_combout\);

-- Location: LCCOMB_X17_Y20_N14
\INST_ALU|r_ALU_Result[5]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|r_ALU_Result[5]~13_combout\ = (\INST_ALU|r_ALU_Result[5]~11_combout\ & (\INST_instruction_decoder|o_OPCODE\(1))) # (!\INST_ALU|r_ALU_Result[5]~11_combout\ & ((\INST_B_imm_multiplexer|o_DATA[1]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datac => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	datad => \INST_ALU|r_ALU_Result[5]~11_combout\,
	combout => \INST_ALU|r_ALU_Result[5]~13_combout\);

-- Location: LCCOMB_X17_Y20_N20
\INST_ALU|Mux1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux1~2_combout\ = (\INST_ALU|r_ALU_Result[5]~12_combout\ & ((\INST_ALU|r_ALU_Result[5]~13_combout\ & (\INST_ALU|ShiftLeft1~6_combout\)) # (!\INST_ALU|r_ALU_Result[5]~13_combout\ & ((\INST_ALU|Add1~12_combout\))))) # 
-- (!\INST_ALU|r_ALU_Result[5]~12_combout\ & (((!\INST_ALU|r_ALU_Result[5]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|ShiftLeft1~6_combout\,
	datab => \INST_ALU|r_ALU_Result[5]~12_combout\,
	datac => \INST_ALU|r_ALU_Result[5]~13_combout\,
	datad => \INST_ALU|Add1~12_combout\,
	combout => \INST_ALU|Mux1~2_combout\);

-- Location: LCCOMB_X17_Y20_N2
\INST_ALU|Mux1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux1~3_combout\ = (\INST_ALU|r_ALU_Result[5]~11_combout\ & (((\INST_ALU|Mux1~2_combout\)))) # (!\INST_ALU|r_ALU_Result[5]~11_combout\ & ((\INST_ALU|Mux1~2_combout\ & (\INST_ALU|ShiftLeft0~1_combout\)) # (!\INST_ALU|Mux1~2_combout\ & 
-- ((\INST_ALU|ShiftLeft0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|ShiftLeft0~1_combout\,
	datab => \INST_ALU|r_ALU_Result[5]~11_combout\,
	datac => \INST_ALU|ShiftLeft0~0_combout\,
	datad => \INST_ALU|Mux1~2_combout\,
	combout => \INST_ALU|Mux1~3_combout\);

-- Location: LCCOMB_X16_Y18_N12
\INST_ALU|Mux1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux1~4_combout\ = (\INST_ALU|r_ALU_Result[5]~22_combout\ & (!\INST_ALU|Mux10~0_combout\)) # (!\INST_ALU|r_ALU_Result[5]~22_combout\ & ((\INST_ALU|Mux10~0_combout\ & ((\INST_ALU|Mux1~3_combout\))) # (!\INST_ALU|Mux10~0_combout\ & 
-- (\INST_ALU|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|r_ALU_Result[5]~22_combout\,
	datab => \INST_ALU|Mux10~0_combout\,
	datac => \INST_ALU|Mux1~1_combout\,
	datad => \INST_ALU|Mux1~3_combout\,
	combout => \INST_ALU|Mux1~4_combout\);

-- Location: LCCOMB_X16_Y18_N18
\INST_ALU|Mux1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux1~7_combout\ = (\INST_ALU|r_ALU_Result[5]~22_combout\ & ((\INST_ALU|Mux1~4_combout\ & (\INST_ALU|Mux1~6_combout\)) # (!\INST_ALU|Mux1~4_combout\ & ((\INST_ALU|Add0~29_combout\))))) # (!\INST_ALU|r_ALU_Result[5]~22_combout\ & 
-- (((\INST_ALU|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|r_ALU_Result[5]~22_combout\,
	datab => \INST_ALU|Mux1~6_combout\,
	datac => \INST_ALU|Add0~29_combout\,
	datad => \INST_ALU|Mux1~4_combout\,
	combout => \INST_ALU|Mux1~7_combout\);

-- Location: LCCOMB_X16_Y18_N10
\INST_ALU|Mux1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux1~8_combout\ = (\INST_ALU|r_ALU_Result[5]~17_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(6))) # (!\INST_ALU|r_ALU_Result[5]~17_combout\ & ((\INST_ALU|Mux1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_ALU|r_ALU_Result[5]~17_combout\,
	datac => \INST_GPR|o_GPR_ALU_data_A\(6),
	datad => \INST_ALU|Mux1~7_combout\,
	combout => \INST_ALU|Mux1~8_combout\);

-- Location: LCCOMB_X15_Y18_N8
\INST_ALU|r_ALU_Result[5]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|r_ALU_Result[5]~18_combout\ = (\INST_instruction_decoder|o_OPCODE\(3) & ((\INST_instruction_decoder|o_OPCODE\(2) $ (!\INST_instruction_decoder|o_OPCODE\(1))) # (!\INST_instruction_decoder|o_OPCODE\(0)))) # 
-- (!\INST_instruction_decoder|o_OPCODE\(3) & ((\INST_instruction_decoder|o_OPCODE\(2)) # ((\INST_instruction_decoder|o_OPCODE\(1)) # (\INST_instruction_decoder|o_OPCODE\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(2),
	datab => \INST_instruction_decoder|o_OPCODE\(3),
	datac => \INST_instruction_decoder|o_OPCODE\(1),
	datad => \INST_instruction_decoder|o_OPCODE\(0),
	combout => \INST_ALU|r_ALU_Result[5]~18_combout\);

-- Location: LCCOMB_X16_Y18_N16
\INST_ALU|r_ALU_Result[5]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|r_ALU_Result[5]~19_combout\ = (\INST_control_unit|r_state\(3) & \INST_ALU|r_ALU_Result[5]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_control_unit|r_state\(3),
	datad => \INST_ALU|r_ALU_Result[5]~18_combout\,
	combout => \INST_ALU|r_ALU_Result[5]~19_combout\);

-- Location: FF_X16_Y18_N11
\INST_ALU|r_ALU_Result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_ALU|Mux1~8_combout\,
	ena => \INST_ALU|r_ALU_Result[5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_ALU|r_ALU_Result\(6));

-- Location: LCCOMB_X27_Y20_N24
\INST_data_bus|o_MEMORY[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_data_bus|o_MEMORY[6]~6_combout\ = (\INST_instruction_decoder|o_MEM_write_enable~q\ & ((\INST_instruction_decoder|o_BUS_select\(1) & ((\INST_MEMORY_CONTROL|o_MC_MUX_data\(6)))) # (!\INST_instruction_decoder|o_BUS_select\(1) & 
-- (\INST_ALU|r_ALU_Result\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_MEM_write_enable~q\,
	datab => \INST_ALU|r_ALU_Result\(6),
	datac => \INST_MEMORY_CONTROL|o_MC_MUX_data\(6),
	datad => \INST_instruction_decoder|o_BUS_select\(1),
	combout => \INST_data_bus|o_MEMORY[6]~6_combout\);

-- Location: FF_X27_Y20_N25
\INST_MEMORY_CONTROL|o_MC_RAM_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_data_bus|o_MEMORY[6]~6_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_RAM_data[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_RAM_data\(6));

-- Location: LCCOMB_X28_Y18_N14
\INST_DATA_RAM|MEMORY~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY~31_combout\ = (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(32) & ((\INST_DATA_RAM|MEMORY~25_combout\ & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(31))) # (!\INST_DATA_RAM|MEMORY~25_combout\ & 
-- ((\INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a5\))))) # (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(32) & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(31),
	datab => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(32),
	datac => \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a5\,
	datad => \INST_DATA_RAM|MEMORY~25_combout\,
	combout => \INST_DATA_RAM|MEMORY~31_combout\);

-- Location: FF_X28_Y18_N15
\INST_DATA_RAM|o_RAM_MC_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY~31_combout\,
	ena => \INST_MEMORY_CONTROL|ALT_INV_o_MC_RAM_write_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|o_RAM_MC_data\(5));

-- Location: FF_X29_Y18_N19
\INST_MEMORY_CONTROL|o_MC_MUX_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_MUX_data[5]~5_combout\,
	asdata => \INST_DATA_RAM|o_RAM_MC_data\(5),
	sload => \INST_instruction_decoder|ALT_INV_o_Address_MEM\(15),
	ena => \INST_MEMORY_CONTROL|o_MC_MUX_data[6]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_MUX_data\(5));

-- Location: LCCOMB_X26_Y20_N26
\INST_GPR|r_REGISTER~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER~38_combout\ = (!\INST_GPR|r_REGISTER~0_combout\ & ((\INST_instruction_decoder|o_BUS_select\(1) & ((\INST_MEMORY_CONTROL|o_MC_MUX_data\(5)))) # (!\INST_instruction_decoder|o_BUS_select\(1) & (\INST_ALU|r_ALU_Result\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_BUS_select\(1),
	datab => \INST_ALU|r_ALU_Result\(5),
	datac => \INST_GPR|r_REGISTER~0_combout\,
	datad => \INST_MEMORY_CONTROL|o_MC_MUX_data\(5),
	combout => \INST_GPR|r_REGISTER~38_combout\);

-- Location: FF_X21_Y17_N29
\INST_GPR|r_REGISTER[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~38_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[24][7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[24][5]~q\);

-- Location: LCCOMB_X21_Y17_N2
\INST_GPR|Mux2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux2~4_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & (((\INST_instruction_decoder|o_REGISTER_A\(3))))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_instruction_decoder|o_REGISTER_A\(3) & (\INST_GPR|r_REGISTER[24][5]~q\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|r_REGISTER[16][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_GPR|r_REGISTER[24][5]~q\,
	datac => \INST_GPR|r_REGISTER[16][5]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(3),
	combout => \INST_GPR|Mux2~4_combout\);

-- Location: LCCOMB_X22_Y17_N2
\INST_GPR|Mux2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux2~5_combout\ = (\INST_GPR|Mux2~4_combout\ & (((\INST_GPR|r_REGISTER[28][5]~q\)) # (!\INST_instruction_decoder|o_REGISTER_A\(2)))) # (!\INST_GPR|Mux2~4_combout\ & (\INST_instruction_decoder|o_REGISTER_A\(2) & 
-- ((\INST_GPR|r_REGISTER[20][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux2~4_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(2),
	datac => \INST_GPR|r_REGISTER[28][5]~q\,
	datad => \INST_GPR|r_REGISTER[20][5]~q\,
	combout => \INST_GPR|Mux2~5_combout\);

-- Location: LCCOMB_X22_Y18_N22
\INST_GPR|Mux2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux2~2_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_instruction_decoder|o_REGISTER_A\(3)) # ((\INST_GPR|r_REGISTER[21][5]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & (!\INST_instruction_decoder|o_REGISTER_A\(3) & 
-- (\INST_GPR|r_REGISTER[17][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_instruction_decoder|o_REGISTER_A\(3),
	datac => \INST_GPR|r_REGISTER[17][5]~q\,
	datad => \INST_GPR|r_REGISTER[21][5]~q\,
	combout => \INST_GPR|Mux2~2_combout\);

-- Location: LCCOMB_X21_Y18_N26
\INST_GPR|Mux2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux2~3_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|Mux2~2_combout\ & ((\INST_GPR|r_REGISTER[29][5]~q\))) # (!\INST_GPR|Mux2~2_combout\ & (\INST_GPR|r_REGISTER[25][5]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) 
-- & (((\INST_GPR|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(3),
	datab => \INST_GPR|r_REGISTER[25][5]~q\,
	datac => \INST_GPR|r_REGISTER[29][5]~q\,
	datad => \INST_GPR|Mux2~2_combout\,
	combout => \INST_GPR|Mux2~3_combout\);

-- Location: LCCOMB_X22_Y21_N16
\INST_GPR|Mux2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux2~6_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & (((\INST_GPR|Mux2~3_combout\) # (\INST_instruction_decoder|o_REGISTER_A\(1))))) # (!\INST_instruction_decoder|o_REGISTER_A\(0) & (\INST_GPR|Mux2~5_combout\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux2~5_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(0),
	datac => \INST_GPR|Mux2~3_combout\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(1),
	combout => \INST_GPR|Mux2~6_combout\);

-- Location: LCCOMB_X20_Y17_N10
\INST_GPR|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux2~0_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & (((\INST_instruction_decoder|o_REGISTER_A\(3))))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_instruction_decoder|o_REGISTER_A\(3) & (\INST_GPR|r_REGISTER[26][5]~q\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|r_REGISTER[18][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_GPR|r_REGISTER[26][5]~q\,
	datac => \INST_GPR|r_REGISTER[18][5]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(3),
	combout => \INST_GPR|Mux2~0_combout\);

-- Location: LCCOMB_X19_Y17_N20
\INST_GPR|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux2~1_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_GPR|Mux2~0_combout\ & (\INST_GPR|r_REGISTER[30][5]~q\)) # (!\INST_GPR|Mux2~0_combout\ & ((\INST_GPR|r_REGISTER[22][5]~q\))))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) 
-- & (((\INST_GPR|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_GPR|r_REGISTER[30][5]~q\,
	datac => \INST_GPR|Mux2~0_combout\,
	datad => \INST_GPR|r_REGISTER[22][5]~q\,
	combout => \INST_GPR|Mux2~1_combout\);

-- Location: LCCOMB_X22_Y20_N6
\INST_GPR|Mux2~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux2~7_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & (((\INST_instruction_decoder|o_REGISTER_A\(2))))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_instruction_decoder|o_REGISTER_A\(2) & (\INST_GPR|r_REGISTER[23][5]~q\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_GPR|r_REGISTER[19][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(3),
	datab => \INST_GPR|r_REGISTER[23][5]~q\,
	datac => \INST_GPR|r_REGISTER[19][5]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(2),
	combout => \INST_GPR|Mux2~7_combout\);

-- Location: LCCOMB_X24_Y20_N26
\INST_GPR|Mux2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux2~8_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|Mux2~7_combout\ & ((\INST_GPR|r_REGISTER[31][5]~q\))) # (!\INST_GPR|Mux2~7_combout\ & (\INST_GPR|r_REGISTER[27][5]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) 
-- & (((\INST_GPR|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(3),
	datab => \INST_GPR|r_REGISTER[27][5]~q\,
	datac => \INST_GPR|r_REGISTER[31][5]~q\,
	datad => \INST_GPR|Mux2~7_combout\,
	combout => \INST_GPR|Mux2~8_combout\);

-- Location: LCCOMB_X22_Y21_N6
\INST_GPR|Mux2~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux2~9_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|Mux2~6_combout\ & ((\INST_GPR|Mux2~8_combout\))) # (!\INST_GPR|Mux2~6_combout\ & (\INST_GPR|Mux2~1_combout\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & 
-- (\INST_GPR|Mux2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_GPR|Mux2~6_combout\,
	datac => \INST_GPR|Mux2~1_combout\,
	datad => \INST_GPR|Mux2~8_combout\,
	combout => \INST_GPR|Mux2~9_combout\);

-- Location: LCCOMB_X24_Y18_N2
\INST_GPR|Mux2~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux2~17_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_instruction_decoder|o_REGISTER_A\(0)) # ((\INST_GPR|r_REGISTER[14][5]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & (!\INST_instruction_decoder|o_REGISTER_A\(0) & 
-- (\INST_GPR|r_REGISTER[12][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_instruction_decoder|o_REGISTER_A\(0),
	datac => \INST_GPR|r_REGISTER[12][5]~q\,
	datad => \INST_GPR|r_REGISTER[14][5]~q\,
	combout => \INST_GPR|Mux2~17_combout\);

-- Location: LCCOMB_X24_Y18_N0
\INST_GPR|Mux2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux2~18_combout\ = (\INST_GPR|Mux2~17_combout\ & ((\INST_GPR|r_REGISTER[15][5]~q\) # ((!\INST_instruction_decoder|o_REGISTER_A\(0))))) # (!\INST_GPR|Mux2~17_combout\ & (((\INST_GPR|r_REGISTER[13][5]~q\ & 
-- \INST_instruction_decoder|o_REGISTER_A\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[15][5]~q\,
	datab => \INST_GPR|Mux2~17_combout\,
	datac => \INST_GPR|r_REGISTER[13][5]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(0),
	combout => \INST_GPR|Mux2~18_combout\);

-- Location: LCCOMB_X23_Y21_N6
\INST_GPR|Mux2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux2~12_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|r_REGISTER[6][5]~q\) # ((\INST_instruction_decoder|o_REGISTER_A\(0))))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & (((\INST_GPR|r_REGISTER[4][5]~q\ & 
-- !\INST_instruction_decoder|o_REGISTER_A\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[6][5]~q\,
	datab => \INST_GPR|r_REGISTER[4][5]~q\,
	datac => \INST_instruction_decoder|o_REGISTER_A\(1),
	datad => \INST_instruction_decoder|o_REGISTER_A\(0),
	combout => \INST_GPR|Mux2~12_combout\);

-- Location: LCCOMB_X24_Y21_N22
\INST_GPR|Mux2~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux2~13_combout\ = (\INST_GPR|Mux2~12_combout\ & ((\INST_GPR|r_REGISTER[7][5]~q\) # ((!\INST_instruction_decoder|o_REGISTER_A\(0))))) # (!\INST_GPR|Mux2~12_combout\ & (((\INST_GPR|r_REGISTER[5][5]~q\ & 
-- \INST_instruction_decoder|o_REGISTER_A\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[7][5]~q\,
	datab => \INST_GPR|r_REGISTER[5][5]~q\,
	datac => \INST_GPR|Mux2~12_combout\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(0),
	combout => \INST_GPR|Mux2~13_combout\);

-- Location: LCCOMB_X24_Y19_N6
\INST_GPR|Mux2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux2~14_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|r_REGISTER[1][5]~q\) # ((\INST_instruction_decoder|o_REGISTER_A\(1))))) # (!\INST_instruction_decoder|o_REGISTER_A\(0) & (((\INST_GPR|r_REGISTER[0][5]~q\ & 
-- !\INST_instruction_decoder|o_REGISTER_A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(0),
	datab => \INST_GPR|r_REGISTER[1][5]~q\,
	datac => \INST_GPR|r_REGISTER[0][5]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(1),
	combout => \INST_GPR|Mux2~14_combout\);

-- Location: LCCOMB_X23_Y19_N0
\INST_GPR|Mux2~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux2~15_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|Mux2~14_combout\ & ((\INST_GPR|r_REGISTER[3][5]~q\))) # (!\INST_GPR|Mux2~14_combout\ & (\INST_GPR|r_REGISTER[2][5]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) 
-- & (((\INST_GPR|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[2][5]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(1),
	datac => \INST_GPR|r_REGISTER[3][5]~q\,
	datad => \INST_GPR|Mux2~14_combout\,
	combout => \INST_GPR|Mux2~15_combout\);

-- Location: LCCOMB_X22_Y19_N8
\INST_GPR|Mux2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux2~16_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & (((\INST_instruction_decoder|o_REGISTER_A\(2))))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_instruction_decoder|o_REGISTER_A\(2) & (\INST_GPR|Mux2~13_combout\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_GPR|Mux2~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux2~13_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(3),
	datac => \INST_GPR|Mux2~15_combout\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(2),
	combout => \INST_GPR|Mux2~16_combout\);

-- Location: LCCOMB_X27_Y19_N26
\INST_GPR|Mux2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux2~10_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|r_REGISTER[9][5]~q\) # ((\INST_instruction_decoder|o_REGISTER_A\(1))))) # (!\INST_instruction_decoder|o_REGISTER_A\(0) & (((\INST_GPR|r_REGISTER[8][5]~q\ & 
-- !\INST_instruction_decoder|o_REGISTER_A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(0),
	datab => \INST_GPR|r_REGISTER[9][5]~q\,
	datac => \INST_GPR|r_REGISTER[8][5]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(1),
	combout => \INST_GPR|Mux2~10_combout\);

-- Location: LCCOMB_X26_Y19_N18
\INST_GPR|Mux2~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux2~11_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|Mux2~10_combout\ & ((\INST_GPR|r_REGISTER[11][5]~q\))) # (!\INST_GPR|Mux2~10_combout\ & (\INST_GPR|r_REGISTER[10][5]~q\)))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(1) & (((\INST_GPR|Mux2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[10][5]~q\,
	datab => \INST_GPR|r_REGISTER[11][5]~q\,
	datac => \INST_instruction_decoder|o_REGISTER_A\(1),
	datad => \INST_GPR|Mux2~10_combout\,
	combout => \INST_GPR|Mux2~11_combout\);

-- Location: LCCOMB_X22_Y19_N2
\INST_GPR|Mux2~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux2~19_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|Mux2~16_combout\ & (\INST_GPR|Mux2~18_combout\)) # (!\INST_GPR|Mux2~16_combout\ & ((\INST_GPR|Mux2~11_combout\))))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) & 
-- (((\INST_GPR|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux2~18_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(3),
	datac => \INST_GPR|Mux2~16_combout\,
	datad => \INST_GPR|Mux2~11_combout\,
	combout => \INST_GPR|Mux2~19_combout\);

-- Location: LCCOMB_X22_Y19_N22
\INST_GPR|Mux2~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux2~20_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(4) & (\INST_GPR|Mux2~9_combout\)) # (!\INST_instruction_decoder|o_REGISTER_A\(4) & ((\INST_GPR|Mux2~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_instruction_decoder|o_REGISTER_A\(4),
	datac => \INST_GPR|Mux2~9_combout\,
	datad => \INST_GPR|Mux2~19_combout\,
	combout => \INST_GPR|Mux2~20_combout\);

-- Location: FF_X22_Y19_N23
\INST_GPR|o_GPR_ALU_data_A[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|Mux2~20_combout\,
	ena => \INST_control_unit|ALT_INV_Mux7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|o_GPR_ALU_data_A\(5));

-- Location: LCCOMB_X15_Y18_N30
\INST_ALU|r_ALU_Result~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|r_ALU_Result~16_combout\ = (\INST_GPR|o_GPR_ALU_data_A\(5)) # ((\INST_instruction_decoder|o_IMM_enable~q\ & (!\INST_instruction_decoder|o_Address_PROG\(7))) # (!\INST_instruction_decoder|o_IMM_enable~q\ & ((!\INST_GPR|o_GPR_ALU_data_B\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_Address_PROG\(7),
	datab => \INST_instruction_decoder|o_IMM_enable~q\,
	datac => \INST_GPR|o_GPR_ALU_data_B\(5),
	datad => \INST_GPR|o_GPR_ALU_data_A\(5),
	combout => \INST_ALU|r_ALU_Result~16_combout\);

-- Location: LCCOMB_X16_Y18_N14
\INST_ALU|Mux2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux2~5_combout\ = (\INST_ALU|r_ALU_Result[5]~15_combout\ & (((\INST_B_imm_multiplexer|o_DATA[5]~3_combout\) # (\INST_ALU|r_ALU_Result[5]~14_combout\)))) # (!\INST_ALU|r_ALU_Result[5]~15_combout\ & (!\INST_GPR|o_GPR_ALU_data_A\(5) & 
-- ((!\INST_ALU|r_ALU_Result[5]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(5),
	datab => \INST_ALU|r_ALU_Result[5]~15_combout\,
	datac => \INST_B_imm_multiplexer|o_DATA[5]~3_combout\,
	datad => \INST_ALU|r_ALU_Result[5]~14_combout\,
	combout => \INST_ALU|Mux2~5_combout\);

-- Location: LCCOMB_X20_Y19_N0
\INST_ALU|LessThan1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|LessThan1~1_cout\ = CARRY((\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & !\INST_GPR|o_GPR_ALU_data_A\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	datab => \INST_GPR|o_GPR_ALU_data_A\(0),
	datad => VCC,
	cout => \INST_ALU|LessThan1~1_cout\);

-- Location: LCCOMB_X20_Y19_N2
\INST_ALU|LessThan1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|LessThan1~3_cout\ = CARRY((\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(1) & !\INST_ALU|LessThan1~1_cout\)) # (!\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(1)) # 
-- (!\INST_ALU|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	datab => \INST_GPR|o_GPR_ALU_data_A\(1),
	datad => VCC,
	cin => \INST_ALU|LessThan1~1_cout\,
	cout => \INST_ALU|LessThan1~3_cout\);

-- Location: LCCOMB_X20_Y19_N4
\INST_ALU|LessThan1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|LessThan1~5_cout\ = CARRY((\INST_GPR|o_GPR_ALU_data_A\(2) & (\INST_B_imm_multiplexer|o_DATA[2]~6_combout\ & !\INST_ALU|LessThan1~3_cout\)) # (!\INST_GPR|o_GPR_ALU_data_A\(2) & ((\INST_B_imm_multiplexer|o_DATA[2]~6_combout\) # 
-- (!\INST_ALU|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(2),
	datab => \INST_B_imm_multiplexer|o_DATA[2]~6_combout\,
	datad => VCC,
	cin => \INST_ALU|LessThan1~3_cout\,
	cout => \INST_ALU|LessThan1~5_cout\);

-- Location: LCCOMB_X20_Y19_N6
\INST_ALU|LessThan1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|LessThan1~7_cout\ = CARRY((\INST_B_imm_multiplexer|o_DATA[3]~5_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(3) & !\INST_ALU|LessThan1~5_cout\)) # (!\INST_B_imm_multiplexer|o_DATA[3]~5_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(3)) # 
-- (!\INST_ALU|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[3]~5_combout\,
	datab => \INST_GPR|o_GPR_ALU_data_A\(3),
	datad => VCC,
	cin => \INST_ALU|LessThan1~5_cout\,
	cout => \INST_ALU|LessThan1~7_cout\);

-- Location: LCCOMB_X20_Y19_N8
\INST_ALU|LessThan1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|LessThan1~9_cout\ = CARRY((\INST_GPR|o_GPR_ALU_data_A\(4) & (\INST_B_imm_multiplexer|o_DATA[4]~4_combout\ & !\INST_ALU|LessThan1~7_cout\)) # (!\INST_GPR|o_GPR_ALU_data_A\(4) & ((\INST_B_imm_multiplexer|o_DATA[4]~4_combout\) # 
-- (!\INST_ALU|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(4),
	datab => \INST_B_imm_multiplexer|o_DATA[4]~4_combout\,
	datad => VCC,
	cin => \INST_ALU|LessThan1~7_cout\,
	cout => \INST_ALU|LessThan1~9_cout\);

-- Location: LCCOMB_X20_Y19_N10
\INST_ALU|LessThan1~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|LessThan1~11_cout\ = CARRY((\INST_GPR|o_GPR_ALU_data_A\(5) & ((!\INST_ALU|LessThan1~9_cout\) # (!\INST_B_imm_multiplexer|o_DATA[5]~3_combout\))) # (!\INST_GPR|o_GPR_ALU_data_A\(5) & (!\INST_B_imm_multiplexer|o_DATA[5]~3_combout\ & 
-- !\INST_ALU|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(5),
	datab => \INST_B_imm_multiplexer|o_DATA[5]~3_combout\,
	datad => VCC,
	cin => \INST_ALU|LessThan1~9_cout\,
	cout => \INST_ALU|LessThan1~11_cout\);

-- Location: LCCOMB_X20_Y19_N12
\INST_ALU|LessThan1~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|LessThan1~13_cout\ = CARRY((\INST_B_imm_multiplexer|o_DATA[6]~2_combout\ & ((!\INST_ALU|LessThan1~11_cout\) # (!\INST_GPR|o_GPR_ALU_data_A\(6)))) # (!\INST_B_imm_multiplexer|o_DATA[6]~2_combout\ & (!\INST_GPR|o_GPR_ALU_data_A\(6) & 
-- !\INST_ALU|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[6]~2_combout\,
	datab => \INST_GPR|o_GPR_ALU_data_A\(6),
	datad => VCC,
	cin => \INST_ALU|LessThan1~11_cout\,
	cout => \INST_ALU|LessThan1~13_cout\);

-- Location: LCCOMB_X20_Y19_N14
\INST_ALU|LessThan1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|LessThan1~14_combout\ = (\INST_GPR|o_GPR_ALU_data_A\(7) & (\INST_ALU|LessThan1~13_cout\ & \INST_B_imm_multiplexer|o_DATA[7]~1_combout\)) # (!\INST_GPR|o_GPR_ALU_data_A\(7) & ((\INST_ALU|LessThan1~13_cout\) # 
-- (\INST_B_imm_multiplexer|o_DATA[7]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_GPR|o_GPR_ALU_data_A\(7),
	datad => \INST_B_imm_multiplexer|o_DATA[7]~1_combout\,
	cin => \INST_ALU|LessThan1~13_cout\,
	combout => \INST_ALU|LessThan1~14_combout\);

-- Location: LCCOMB_X16_Y18_N20
\INST_ALU|Mux2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux2~6_combout\ = (\INST_ALU|r_ALU_Result[5]~14_combout\ & ((\INST_ALU|Mux2~5_combout\ & (!\INST_ALU|r_ALU_Result~16_combout\)) # (!\INST_ALU|Mux2~5_combout\ & ((\INST_ALU|LessThan1~14_combout\))))) # (!\INST_ALU|r_ALU_Result[5]~14_combout\ & 
-- (((\INST_ALU|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|r_ALU_Result[5]~14_combout\,
	datab => \INST_ALU|r_ALU_Result~16_combout\,
	datac => \INST_ALU|Mux2~5_combout\,
	datad => \INST_ALU|LessThan1~14_combout\,
	combout => \INST_ALU|Mux2~6_combout\);

-- Location: LCCOMB_X15_Y18_N12
\INST_ALU|r_ALU_Result~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|r_ALU_Result~10_combout\ = (\INST_GPR|o_GPR_ALU_data_A\(5)) # ((\INST_instruction_decoder|o_IMM_enable~q\ & (\INST_instruction_decoder|o_Address_PROG\(7))) # (!\INST_instruction_decoder|o_IMM_enable~q\ & ((\INST_GPR|o_GPR_ALU_data_B\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_Address_PROG\(7),
	datab => \INST_instruction_decoder|o_IMM_enable~q\,
	datac => \INST_GPR|o_GPR_ALU_data_B\(5),
	datad => \INST_GPR|o_GPR_ALU_data_A\(5),
	combout => \INST_ALU|r_ALU_Result~10_combout\);

-- Location: LCCOMB_X16_Y18_N28
\INST_ALU|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux2~0_combout\ = (\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_ALU|r_ALU_Result~10_combout\) # ((!\INST_ALU|r_ALU_Result[5]~23_combout\)))) # (!\INST_instruction_decoder|o_OPCODE\(0) & (((\INST_ALU|ShiftRight0~9_combout\ & 
-- \INST_ALU|r_ALU_Result[5]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|r_ALU_Result~10_combout\,
	datab => \INST_instruction_decoder|o_OPCODE\(0),
	datac => \INST_ALU|ShiftRight0~9_combout\,
	datad => \INST_ALU|r_ALU_Result[5]~23_combout\,
	combout => \INST_ALU|Mux2~0_combout\);

-- Location: LCCOMB_X16_Y18_N30
\INST_ALU|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux2~1_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_GPR|o_GPR_ALU_data_A\(5) & (\INST_B_imm_multiplexer|o_DATA[5]~3_combout\ $ (!\INST_ALU|Mux2~0_combout\))) # (!\INST_GPR|o_GPR_ALU_data_A\(5) & 
-- (\INST_B_imm_multiplexer|o_DATA[5]~3_combout\ & !\INST_ALU|Mux2~0_combout\)))) # (!\INST_instruction_decoder|o_OPCODE\(1) & (((\INST_ALU|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(5),
	datab => \INST_B_imm_multiplexer|o_DATA[5]~3_combout\,
	datac => \INST_instruction_decoder|o_OPCODE\(1),
	datad => \INST_ALU|Mux2~0_combout\,
	combout => \INST_ALU|Mux2~1_combout\);

-- Location: LCCOMB_X17_Y20_N28
\INST_ALU|Mux2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux2~2_combout\ = (\INST_ALU|r_ALU_Result[5]~12_combout\ & ((\INST_ALU|r_ALU_Result[5]~13_combout\ & (\INST_ALU|ShiftLeft1~4_combout\)) # (!\INST_ALU|r_ALU_Result[5]~13_combout\ & ((\INST_ALU|Add1~10_combout\))))) # 
-- (!\INST_ALU|r_ALU_Result[5]~12_combout\ & (((!\INST_ALU|r_ALU_Result[5]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|ShiftLeft1~4_combout\,
	datab => \INST_ALU|r_ALU_Result[5]~12_combout\,
	datac => \INST_ALU|r_ALU_Result[5]~13_combout\,
	datad => \INST_ALU|Add1~10_combout\,
	combout => \INST_ALU|Mux2~2_combout\);

-- Location: LCCOMB_X17_Y20_N26
\INST_ALU|Mux2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux2~3_combout\ = (\INST_ALU|r_ALU_Result[5]~11_combout\ & (((\INST_ALU|Mux2~2_combout\)))) # (!\INST_ALU|r_ALU_Result[5]~11_combout\ & ((\INST_ALU|Mux2~2_combout\ & (\INST_ALU|ShiftLeft1~12_combout\)) # (!\INST_ALU|Mux2~2_combout\ & 
-- ((\INST_ALU|ShiftLeft1~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|ShiftLeft1~12_combout\,
	datab => \INST_ALU|r_ALU_Result[5]~11_combout\,
	datac => \INST_ALU|ShiftLeft1~8_combout\,
	datad => \INST_ALU|Mux2~2_combout\,
	combout => \INST_ALU|Mux2~3_combout\);

-- Location: LCCOMB_X16_Y18_N4
\INST_ALU|Mux2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux2~4_combout\ = (\INST_ALU|r_ALU_Result[5]~22_combout\ & (!\INST_ALU|Mux10~0_combout\)) # (!\INST_ALU|r_ALU_Result[5]~22_combout\ & ((\INST_ALU|Mux10~0_combout\ & ((\INST_ALU|Mux2~3_combout\))) # (!\INST_ALU|Mux10~0_combout\ & 
-- (\INST_ALU|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|r_ALU_Result[5]~22_combout\,
	datab => \INST_ALU|Mux10~0_combout\,
	datac => \INST_ALU|Mux2~1_combout\,
	datad => \INST_ALU|Mux2~3_combout\,
	combout => \INST_ALU|Mux2~4_combout\);

-- Location: LCCOMB_X16_Y18_N2
\INST_ALU|Mux2~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux2~7_combout\ = (\INST_ALU|r_ALU_Result[5]~22_combout\ & ((\INST_ALU|Mux2~4_combout\ & (\INST_ALU|Mux2~6_combout\)) # (!\INST_ALU|Mux2~4_combout\ & ((\INST_ALU|Add0~25_combout\))))) # (!\INST_ALU|r_ALU_Result[5]~22_combout\ & 
-- (((\INST_ALU|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|r_ALU_Result[5]~22_combout\,
	datab => \INST_ALU|Mux2~6_combout\,
	datac => \INST_ALU|Mux2~4_combout\,
	datad => \INST_ALU|Add0~25_combout\,
	combout => \INST_ALU|Mux2~7_combout\);

-- Location: LCCOMB_X16_Y18_N24
\INST_ALU|Mux2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux2~8_combout\ = (\INST_ALU|r_ALU_Result[5]~17_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(5))) # (!\INST_ALU|r_ALU_Result[5]~17_combout\ & ((\INST_ALU|Mux2~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(5),
	datab => \INST_ALU|r_ALU_Result[5]~17_combout\,
	datad => \INST_ALU|Mux2~7_combout\,
	combout => \INST_ALU|Mux2~8_combout\);

-- Location: FF_X16_Y18_N25
\INST_ALU|r_ALU_Result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_ALU|Mux2~8_combout\,
	ena => \INST_ALU|r_ALU_Result[5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_ALU|r_ALU_Result\(5));

-- Location: LCCOMB_X27_Y20_N6
\INST_data_bus|o_MEMORY[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_data_bus|o_MEMORY[5]~5_combout\ = (\INST_instruction_decoder|o_MEM_write_enable~q\ & ((\INST_instruction_decoder|o_BUS_select\(1) & ((\INST_MEMORY_CONTROL|o_MC_MUX_data\(5)))) # (!\INST_instruction_decoder|o_BUS_select\(1) & 
-- (\INST_ALU|r_ALU_Result\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_MEM_write_enable~q\,
	datab => \INST_instruction_decoder|o_BUS_select\(1),
	datac => \INST_ALU|r_ALU_Result\(5),
	datad => \INST_MEMORY_CONTROL|o_MC_MUX_data\(5),
	combout => \INST_data_bus|o_MEMORY[5]~5_combout\);

-- Location: FF_X27_Y20_N7
\INST_MEMORY_CONTROL|o_MC_RAM_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_data_bus|o_MEMORY[5]~5_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_RAM_data[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_RAM_data\(5));

-- Location: LCCOMB_X28_Y18_N24
\INST_DATA_RAM|MEMORY~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY~30_combout\ = (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(30) & ((\INST_DATA_RAM|MEMORY~25_combout\ & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(29))) # (!\INST_DATA_RAM|MEMORY~25_combout\ & 
-- ((\INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a4\))))) # (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(30) & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(30),
	datab => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(29),
	datac => \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a4\,
	datad => \INST_DATA_RAM|MEMORY~25_combout\,
	combout => \INST_DATA_RAM|MEMORY~30_combout\);

-- Location: FF_X28_Y18_N25
\INST_DATA_RAM|o_RAM_MC_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY~30_combout\,
	ena => \INST_MEMORY_CONTROL|ALT_INV_o_MC_RAM_write_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|o_RAM_MC_data\(4));

-- Location: FF_X29_Y18_N1
\INST_MEMORY_CONTROL|o_MC_MUX_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_MUX_data[4]~4_combout\,
	asdata => \INST_DATA_RAM|o_RAM_MC_data\(4),
	sload => \INST_instruction_decoder|ALT_INV_o_Address_MEM\(15),
	ena => \INST_MEMORY_CONTROL|o_MC_MUX_data[6]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_MUX_data\(4));

-- Location: LCCOMB_X26_Y20_N4
\INST_GPR|r_REGISTER~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER~39_combout\ = (!\INST_GPR|r_REGISTER~0_combout\ & ((\INST_instruction_decoder|o_BUS_select\(1) & ((\INST_MEMORY_CONTROL|o_MC_MUX_data\(4)))) # (!\INST_instruction_decoder|o_BUS_select\(1) & (\INST_ALU|r_ALU_Result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER~0_combout\,
	datab => \INST_ALU|r_ALU_Result\(4),
	datac => \INST_instruction_decoder|o_BUS_select\(1),
	datad => \INST_MEMORY_CONTROL|o_MC_MUX_data\(4),
	combout => \INST_GPR|r_REGISTER~39_combout\);

-- Location: FF_X26_Y20_N5
\INST_GPR|r_REGISTER[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER~39_combout\,
	ena => \INST_GPR|r_REGISTER[15][7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[15][4]~q\);

-- Location: LCCOMB_X24_Y18_N4
\INST_GPR|Mux11~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux11~17_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & (((\INST_GPR|r_REGISTER[13][4]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) & (\INST_GPR|r_REGISTER[12][4]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(0),
	datab => \INST_GPR|r_REGISTER[12][4]~q\,
	datac => \INST_GPR|r_REGISTER[13][4]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(1),
	combout => \INST_GPR|Mux11~17_combout\);

-- Location: LCCOMB_X24_Y20_N18
\INST_GPR|Mux11~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux11~18_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_GPR|Mux11~17_combout\ & (\INST_GPR|r_REGISTER[15][4]~q\)) # (!\INST_GPR|Mux11~17_combout\ & ((\INST_GPR|r_REGISTER[14][4]~q\))))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(1) & (((\INST_GPR|Mux11~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[15][4]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(1),
	datac => \INST_GPR|Mux11~17_combout\,
	datad => \INST_GPR|r_REGISTER[14][4]~q\,
	combout => \INST_GPR|Mux11~18_combout\);

-- Location: LCCOMB_X23_Y21_N24
\INST_GPR|Mux11~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux11~10_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_instruction_decoder|o_REGISTER_B\(1)) # ((\INST_GPR|r_REGISTER[5][4]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) & (!\INST_instruction_decoder|o_REGISTER_B\(1) & 
-- (\INST_GPR|r_REGISTER[4][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(0),
	datab => \INST_instruction_decoder|o_REGISTER_B\(1),
	datac => \INST_GPR|r_REGISTER[4][4]~q\,
	datad => \INST_GPR|r_REGISTER[5][4]~q\,
	combout => \INST_GPR|Mux11~10_combout\);

-- Location: LCCOMB_X22_Y21_N28
\INST_GPR|Mux11~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux11~11_combout\ = (\INST_GPR|Mux11~10_combout\ & (((\INST_GPR|r_REGISTER[7][4]~q\) # (!\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_GPR|Mux11~10_combout\ & (\INST_GPR|r_REGISTER[6][4]~q\ & 
-- ((\INST_instruction_decoder|o_REGISTER_B\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[6][4]~q\,
	datab => \INST_GPR|Mux11~10_combout\,
	datac => \INST_GPR|r_REGISTER[7][4]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(1),
	combout => \INST_GPR|Mux11~11_combout\);

-- Location: LCCOMB_X24_Y21_N8
\INST_GPR|Mux11~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux11~14_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & (((\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_instruction_decoder|o_REGISTER_B\(1) & 
-- ((\INST_GPR|r_REGISTER[2][4]~q\))) # (!\INST_instruction_decoder|o_REGISTER_B\(1) & (\INST_GPR|r_REGISTER[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[0][4]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(0),
	datac => \INST_GPR|r_REGISTER[2][4]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(1),
	combout => \INST_GPR|Mux11~14_combout\);

-- Location: LCCOMB_X24_Y19_N8
\INST_GPR|Mux11~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux11~15_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_GPR|Mux11~14_combout\ & (\INST_GPR|r_REGISTER[3][4]~q\)) # (!\INST_GPR|Mux11~14_combout\ & ((\INST_GPR|r_REGISTER[1][4]~q\))))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(0) & (((\INST_GPR|Mux11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[3][4]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(0),
	datac => \INST_GPR|r_REGISTER[1][4]~q\,
	datad => \INST_GPR|Mux11~14_combout\,
	combout => \INST_GPR|Mux11~15_combout\);

-- Location: LCCOMB_X26_Y19_N0
\INST_GPR|Mux11~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux11~12_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & (((\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_instruction_decoder|o_REGISTER_B\(1) & 
-- ((\INST_GPR|r_REGISTER[10][4]~q\))) # (!\INST_instruction_decoder|o_REGISTER_B\(1) & (\INST_GPR|r_REGISTER[8][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[8][4]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(0),
	datac => \INST_GPR|r_REGISTER[10][4]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(1),
	combout => \INST_GPR|Mux11~12_combout\);

-- Location: LCCOMB_X26_Y19_N8
\INST_GPR|Mux11~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux11~13_combout\ = (\INST_GPR|Mux11~12_combout\ & ((\INST_GPR|r_REGISTER[11][4]~q\) # ((!\INST_instruction_decoder|o_REGISTER_B\(0))))) # (!\INST_GPR|Mux11~12_combout\ & (((\INST_instruction_decoder|o_REGISTER_B\(0) & 
-- \INST_GPR|r_REGISTER[9][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[11][4]~q\,
	datab => \INST_GPR|Mux11~12_combout\,
	datac => \INST_instruction_decoder|o_REGISTER_B\(0),
	datad => \INST_GPR|r_REGISTER[9][4]~q\,
	combout => \INST_GPR|Mux11~13_combout\);

-- Location: LCCOMB_X20_Y20_N12
\INST_GPR|Mux11~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux11~16_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & (\INST_instruction_decoder|o_REGISTER_B\(3))) # (!\INST_instruction_decoder|o_REGISTER_B\(2) & ((\INST_instruction_decoder|o_REGISTER_B\(3) & ((\INST_GPR|Mux11~13_combout\))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(3) & (\INST_GPR|Mux11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(2),
	datab => \INST_instruction_decoder|o_REGISTER_B\(3),
	datac => \INST_GPR|Mux11~15_combout\,
	datad => \INST_GPR|Mux11~13_combout\,
	combout => \INST_GPR|Mux11~16_combout\);

-- Location: LCCOMB_X20_Y20_N30
\INST_GPR|Mux11~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux11~19_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & ((\INST_GPR|Mux11~16_combout\ & (\INST_GPR|Mux11~18_combout\)) # (!\INST_GPR|Mux11~16_combout\ & ((\INST_GPR|Mux11~11_combout\))))) # (!\INST_instruction_decoder|o_REGISTER_B\(2) 
-- & (((\INST_GPR|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(2),
	datab => \INST_GPR|Mux11~18_combout\,
	datac => \INST_GPR|Mux11~11_combout\,
	datad => \INST_GPR|Mux11~16_combout\,
	combout => \INST_GPR|Mux11~19_combout\);

-- Location: LCCOMB_X19_Y17_N30
\INST_GPR|Mux11~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux11~2_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & (((\INST_GPR|r_REGISTER[22][4]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(3))))) # (!\INST_instruction_decoder|o_REGISTER_B\(2) & (\INST_GPR|r_REGISTER[18][4]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[18][4]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(2),
	datac => \INST_GPR|r_REGISTER[22][4]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(3),
	combout => \INST_GPR|Mux11~2_combout\);

-- Location: LCCOMB_X21_Y20_N20
\INST_GPR|Mux11~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux11~3_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & ((\INST_GPR|Mux11~2_combout\ & (\INST_GPR|r_REGISTER[30][4]~q\)) # (!\INST_GPR|Mux11~2_combout\ & ((\INST_GPR|r_REGISTER[26][4]~q\))))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(3) & (((\INST_GPR|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[30][4]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(3),
	datac => \INST_GPR|r_REGISTER[26][4]~q\,
	datad => \INST_GPR|Mux11~2_combout\,
	combout => \INST_GPR|Mux11~3_combout\);

-- Location: LCCOMB_X22_Y17_N16
\INST_GPR|Mux11~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux11~4_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & (((\INST_GPR|r_REGISTER[20][4]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(3))))) # (!\INST_instruction_decoder|o_REGISTER_B\(2) & (\INST_GPR|r_REGISTER[16][4]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[16][4]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(2),
	datac => \INST_GPR|r_REGISTER[20][4]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(3),
	combout => \INST_GPR|Mux11~4_combout\);

-- Location: LCCOMB_X22_Y17_N14
\INST_GPR|Mux11~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux11~5_combout\ = (\INST_GPR|Mux11~4_combout\ & (((\INST_GPR|r_REGISTER[28][4]~q\) # (!\INST_instruction_decoder|o_REGISTER_B\(3))))) # (!\INST_GPR|Mux11~4_combout\ & (\INST_GPR|r_REGISTER[24][4]~q\ & 
-- ((\INST_instruction_decoder|o_REGISTER_B\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[24][4]~q\,
	datab => \INST_GPR|Mux11~4_combout\,
	datac => \INST_GPR|r_REGISTER[28][4]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(3),
	combout => \INST_GPR|Mux11~5_combout\);

-- Location: LCCOMB_X22_Y21_N10
\INST_GPR|Mux11~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux11~6_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(0) & (((\INST_instruction_decoder|o_REGISTER_B\(1))))) # (!\INST_instruction_decoder|o_REGISTER_B\(0) & ((\INST_instruction_decoder|o_REGISTER_B\(1) & (\INST_GPR|Mux11~3_combout\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(1) & ((\INST_GPR|Mux11~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux11~3_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(0),
	datac => \INST_GPR|Mux11~5_combout\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(1),
	combout => \INST_GPR|Mux11~6_combout\);

-- Location: LCCOMB_X21_Y18_N28
\INST_GPR|Mux11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux11~0_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & (((\INST_GPR|r_REGISTER[25][4]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(2))))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) & (\INST_GPR|r_REGISTER[17][4]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(3),
	datab => \INST_GPR|r_REGISTER[17][4]~q\,
	datac => \INST_GPR|r_REGISTER[25][4]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(2),
	combout => \INST_GPR|Mux11~0_combout\);

-- Location: LCCOMB_X21_Y18_N2
\INST_GPR|Mux11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux11~1_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(2) & ((\INST_GPR|Mux11~0_combout\ & ((\INST_GPR|r_REGISTER[29][4]~q\))) # (!\INST_GPR|Mux11~0_combout\ & (\INST_GPR|r_REGISTER[21][4]~q\)))) # 
-- (!\INST_instruction_decoder|o_REGISTER_B\(2) & (((\INST_GPR|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[21][4]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(2),
	datac => \INST_GPR|r_REGISTER[29][4]~q\,
	datad => \INST_GPR|Mux11~0_combout\,
	combout => \INST_GPR|Mux11~1_combout\);

-- Location: LCCOMB_X21_Y20_N14
\INST_GPR|Mux11~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux11~7_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(3) & (((\INST_GPR|r_REGISTER[27][4]~q\) # (\INST_instruction_decoder|o_REGISTER_B\(2))))) # (!\INST_instruction_decoder|o_REGISTER_B\(3) & (\INST_GPR|r_REGISTER[19][4]~q\ & 
-- ((!\INST_instruction_decoder|o_REGISTER_B\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[19][4]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(3),
	datac => \INST_GPR|r_REGISTER[27][4]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_B\(2),
	combout => \INST_GPR|Mux11~7_combout\);

-- Location: LCCOMB_X22_Y20_N0
\INST_GPR|Mux11~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux11~8_combout\ = (\INST_GPR|Mux11~7_combout\ & (((\INST_GPR|r_REGISTER[31][4]~q\)) # (!\INST_instruction_decoder|o_REGISTER_B\(2)))) # (!\INST_GPR|Mux11~7_combout\ & (\INST_instruction_decoder|o_REGISTER_B\(2) & 
-- (\INST_GPR|r_REGISTER[23][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux11~7_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(2),
	datac => \INST_GPR|r_REGISTER[23][4]~q\,
	datad => \INST_GPR|r_REGISTER[31][4]~q\,
	combout => \INST_GPR|Mux11~8_combout\);

-- Location: LCCOMB_X22_Y21_N4
\INST_GPR|Mux11~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux11~9_combout\ = (\INST_GPR|Mux11~6_combout\ & (((\INST_GPR|Mux11~8_combout\)) # (!\INST_instruction_decoder|o_REGISTER_B\(0)))) # (!\INST_GPR|Mux11~6_combout\ & (\INST_instruction_decoder|o_REGISTER_B\(0) & (\INST_GPR|Mux11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux11~6_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_B\(0),
	datac => \INST_GPR|Mux11~1_combout\,
	datad => \INST_GPR|Mux11~8_combout\,
	combout => \INST_GPR|Mux11~9_combout\);

-- Location: LCCOMB_X19_Y20_N20
\INST_GPR|Mux11~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux11~20_combout\ = (\INST_instruction_decoder|o_REGISTER_B\(4) & ((\INST_GPR|Mux11~9_combout\))) # (!\INST_instruction_decoder|o_REGISTER_B\(4) & (\INST_GPR|Mux11~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_B\(4),
	datac => \INST_GPR|Mux11~19_combout\,
	datad => \INST_GPR|Mux11~9_combout\,
	combout => \INST_GPR|Mux11~20_combout\);

-- Location: FF_X19_Y20_N21
\INST_GPR|o_GPR_ALU_data_B[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|Mux11~20_combout\,
	ena => \INST_control_unit|ALT_INV_Mux7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|o_GPR_ALU_data_B\(4));

-- Location: LCCOMB_X20_Y19_N20
\INST_B_imm_multiplexer|o_DATA[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_B_imm_multiplexer|o_DATA[4]~4_combout\ = (\INST_instruction_decoder|o_IMM_enable~q\ & (\INST_instruction_decoder|o_Address_PROG\(6))) # (!\INST_instruction_decoder|o_IMM_enable~q\ & ((\INST_GPR|o_GPR_ALU_data_B\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_instruction_decoder|o_IMM_enable~q\,
	datac => \INST_instruction_decoder|o_Address_PROG\(6),
	datad => \INST_GPR|o_GPR_ALU_data_B\(4),
	combout => \INST_B_imm_multiplexer|o_DATA[4]~4_combout\);

-- Location: LCCOMB_X17_Y22_N14
\INST_ALU|Mux3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux3~1_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_instruction_decoder|o_OPCODE\(0) & (\INST_ALU|r_ALU_Result\(4))) # (!\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_B_imm_multiplexer|o_DATA[4]~4_combout\))))) # 
-- (!\INST_instruction_decoder|o_OPCODE\(1) & (((\INST_instruction_decoder|o_OPCODE\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datab => \INST_ALU|r_ALU_Result\(4),
	datac => \INST_instruction_decoder|o_OPCODE\(0),
	datad => \INST_B_imm_multiplexer|o_DATA[4]~4_combout\,
	combout => \INST_ALU|Mux3~1_combout\);

-- Location: LCCOMB_X22_Y19_N18
\INST_ALU|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Equal1~0_combout\ = (!\INST_GPR|o_GPR_ALU_data_A\(1) & (!\INST_GPR|o_GPR_ALU_data_A\(0) & (!\INST_GPR|o_GPR_ALU_data_A\(3) & !\INST_GPR|o_GPR_ALU_data_A\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(1),
	datab => \INST_GPR|o_GPR_ALU_data_A\(0),
	datac => \INST_GPR|o_GPR_ALU_data_A\(3),
	datad => \INST_GPR|o_GPR_ALU_data_A\(2),
	combout => \INST_ALU|Equal1~0_combout\);

-- Location: LCCOMB_X19_Y20_N26
\INST_ALU|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux3~0_combout\ = (\INST_ALU|Equal1~0_combout\ & (!\INST_GPR|o_GPR_ALU_data_A\(7) & (!\INST_GPR|o_GPR_ALU_data_A\(6) & !\INST_GPR|o_GPR_ALU_data_A\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|Equal1~0_combout\,
	datab => \INST_GPR|o_GPR_ALU_data_A\(7),
	datac => \INST_GPR|o_GPR_ALU_data_A\(6),
	datad => \INST_GPR|o_GPR_ALU_data_A\(5),
	combout => \INST_ALU|Mux3~0_combout\);

-- Location: LCCOMB_X17_Y22_N0
\INST_ALU|Mux3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux3~2_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & (\INST_ALU|Mux3~1_combout\)) # (!\INST_instruction_decoder|o_OPCODE\(1) & (!\INST_GPR|o_GPR_ALU_data_A\(4) & ((\INST_ALU|Mux3~0_combout\) # (!\INST_ALU|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datab => \INST_ALU|Mux3~1_combout\,
	datac => \INST_GPR|o_GPR_ALU_data_A\(4),
	datad => \INST_ALU|Mux3~0_combout\,
	combout => \INST_ALU|Mux3~2_combout\);

-- Location: LCCOMB_X17_Y22_N30
\INST_ALU|Mux3~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux3~9_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & (((!\INST_GPR|o_GPR_ALU_data_A\(4) & \INST_B_imm_multiplexer|o_DATA[4]~4_combout\)))) # (!\INST_instruction_decoder|o_OPCODE\(1) & (\INST_ALU|r_ALU_Result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datab => \INST_ALU|r_ALU_Result\(4),
	datac => \INST_GPR|o_GPR_ALU_data_A\(4),
	datad => \INST_B_imm_multiplexer|o_DATA[4]~4_combout\,
	combout => \INST_ALU|Mux3~9_combout\);

-- Location: LCCOMB_X17_Y22_N24
\INST_ALU|Mux3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux3~10_combout\ = (\INST_ALU|Mux3~9_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(4)) # (\INST_instruction_decoder|o_OPCODE\(0) $ (\INST_instruction_decoder|o_OPCODE\(1))))) # (!\INST_ALU|Mux3~9_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(4) & 
-- (\INST_instruction_decoder|o_OPCODE\(0) $ (!\INST_instruction_decoder|o_OPCODE\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|Mux3~9_combout\,
	datab => \INST_GPR|o_GPR_ALU_data_A\(4),
	datac => \INST_instruction_decoder|o_OPCODE\(0),
	datad => \INST_instruction_decoder|o_OPCODE\(1),
	combout => \INST_ALU|Mux3~10_combout\);

-- Location: LCCOMB_X16_Y20_N6
\INST_ALU|ShiftRight0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftRight0~1_combout\ = (\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(6))) # (!\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_GPR|o_GPR_ALU_data_A\(6),
	datac => \INST_GPR|o_GPR_ALU_data_A\(4),
	datad => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	combout => \INST_ALU|ShiftRight0~1_combout\);

-- Location: LCCOMB_X17_Y20_N22
\INST_ALU|ShiftRight0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftRight0~18_combout\ = (\INST_ALU|Equal2~3_combout\ & ((\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & ((\INST_ALU|ShiftRight0~0_combout\))) # (!\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & (\INST_ALU|ShiftRight0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	datab => \INST_ALU|ShiftRight0~1_combout\,
	datac => \INST_ALU|ShiftRight0~0_combout\,
	datad => \INST_ALU|Equal2~3_combout\,
	combout => \INST_ALU|ShiftRight0~18_combout\);

-- Location: LCCOMB_X17_Y22_N6
\INST_ALU|Mux3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux3~3_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_ALU|r_ALU_Result~8_combout\) # ((\INST_instruction_decoder|o_OPCODE\(0))))) # (!\INST_instruction_decoder|o_OPCODE\(1) & (((!\INST_instruction_decoder|o_OPCODE\(0) & 
-- \INST_ALU|ShiftRight0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datab => \INST_ALU|r_ALU_Result~8_combout\,
	datac => \INST_instruction_decoder|o_OPCODE\(0),
	datad => \INST_ALU|ShiftRight0~18_combout\,
	combout => \INST_ALU|Mux3~3_combout\);

-- Location: LCCOMB_X17_Y22_N4
\INST_ALU|Mux3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux3~4_combout\ = (\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_GPR|o_GPR_ALU_data_A\(4) & ((\INST_B_imm_multiplexer|o_DATA[4]~4_combout\) # (!\INST_ALU|Mux3~3_combout\))) # (!\INST_GPR|o_GPR_ALU_data_A\(4) & 
-- (\INST_B_imm_multiplexer|o_DATA[4]~4_combout\ & !\INST_ALU|Mux3~3_combout\)))) # (!\INST_instruction_decoder|o_OPCODE\(0) & (((\INST_ALU|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(4),
	datab => \INST_B_imm_multiplexer|o_DATA[4]~4_combout\,
	datac => \INST_instruction_decoder|o_OPCODE\(0),
	datad => \INST_ALU|Mux3~3_combout\,
	combout => \INST_ALU|Mux3~4_combout\);

-- Location: LCCOMB_X17_Y20_N10
\INST_ALU|ShiftLeft1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftLeft1~2_combout\ = (\INST_GPR|o_GPR_ALU_data_A\(0) & (!\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & !\INST_B_imm_multiplexer|o_DATA[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(0),
	datac => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	datad => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	combout => \INST_ALU|ShiftLeft1~2_combout\);

-- Location: LCCOMB_X17_Y20_N8
\INST_ALU|ShiftLeft1~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftLeft1~11_combout\ = (\INST_ALU|Equal2~5_combout\ & ((\INST_B_imm_multiplexer|o_DATA[2]~6_combout\ & (\INST_ALU|ShiftLeft1~2_combout\)) # (!\INST_B_imm_multiplexer|o_DATA[2]~6_combout\ & ((\INST_ALU|ShiftLeft1~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|Equal2~5_combout\,
	datab => \INST_ALU|ShiftLeft1~2_combout\,
	datac => \INST_B_imm_multiplexer|o_DATA[2]~6_combout\,
	datad => \INST_ALU|ShiftLeft1~10_combout\,
	combout => \INST_ALU|ShiftLeft1~11_combout\);

-- Location: LCCOMB_X17_Y22_N8
\INST_ALU|Mux3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux3~6_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & (((\INST_instruction_decoder|o_OPCODE\(0)) # (\INST_ALU|Add0~21_combout\)))) # (!\INST_instruction_decoder|o_OPCODE\(1) & (\INST_ALU|r_ALU_Result\(4) & 
-- (!\INST_instruction_decoder|o_OPCODE\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datab => \INST_ALU|r_ALU_Result\(4),
	datac => \INST_instruction_decoder|o_OPCODE\(0),
	datad => \INST_ALU|Add0~21_combout\,
	combout => \INST_ALU|Mux3~6_combout\);

-- Location: LCCOMB_X17_Y22_N18
\INST_ALU|Mux3~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux3~5_combout\ = (\INST_instruction_decoder|o_carry~q\ & ((\INST_ALU|Add0~21_combout\))) # (!\INST_instruction_decoder|o_carry~q\ & (\INST_ALU|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_ALU|Add1~8_combout\,
	datac => \INST_instruction_decoder|o_carry~q\,
	datad => \INST_ALU|Add0~21_combout\,
	combout => \INST_ALU|Mux3~5_combout\);

-- Location: LCCOMB_X17_Y22_N2
\INST_ALU|Mux3~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux3~7_combout\ = (\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_ALU|Mux3~6_combout\ & (\INST_ALU|ShiftLeft1~11_combout\)) # (!\INST_ALU|Mux3~6_combout\ & ((\INST_ALU|Mux3~5_combout\))))) # (!\INST_instruction_decoder|o_OPCODE\(0) & 
-- (((\INST_ALU|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(0),
	datab => \INST_ALU|ShiftLeft1~11_combout\,
	datac => \INST_ALU|Mux3~6_combout\,
	datad => \INST_ALU|Mux3~5_combout\,
	combout => \INST_ALU|Mux3~7_combout\);

-- Location: LCCOMB_X17_Y22_N20
\INST_ALU|Mux3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux3~8_combout\ = (\INST_instruction_decoder|o_OPCODE\(2) & ((\INST_ALU|Mux3~4_combout\) # ((\INST_instruction_decoder|o_OPCODE\(3))))) # (!\INST_instruction_decoder|o_OPCODE\(2) & (((!\INST_instruction_decoder|o_OPCODE\(3) & 
-- \INST_ALU|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(2),
	datab => \INST_ALU|Mux3~4_combout\,
	datac => \INST_instruction_decoder|o_OPCODE\(3),
	datad => \INST_ALU|Mux3~7_combout\,
	combout => \INST_ALU|Mux3~8_combout\);

-- Location: LCCOMB_X17_Y22_N28
\INST_ALU|Mux3~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux3~11_combout\ = (\INST_instruction_decoder|o_OPCODE\(3) & ((\INST_ALU|Mux3~8_combout\ & ((\INST_ALU|Mux3~10_combout\))) # (!\INST_ALU|Mux3~8_combout\ & (\INST_ALU|Mux3~2_combout\)))) # (!\INST_instruction_decoder|o_OPCODE\(3) & 
-- (((\INST_ALU|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(3),
	datab => \INST_ALU|Mux3~2_combout\,
	datac => \INST_ALU|Mux3~10_combout\,
	datad => \INST_ALU|Mux3~8_combout\,
	combout => \INST_ALU|Mux3~11_combout\);

-- Location: FF_X17_Y22_N29
\INST_ALU|r_ALU_Result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_ALU|Mux3~11_combout\,
	ena => \INST_control_unit|r_state\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_ALU|r_ALU_Result\(4));

-- Location: LCCOMB_X27_Y20_N4
\INST_data_bus|o_MEMORY[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_data_bus|o_MEMORY[4]~4_combout\ = (\INST_instruction_decoder|o_MEM_write_enable~q\ & ((\INST_instruction_decoder|o_BUS_select\(1) & ((\INST_MEMORY_CONTROL|o_MC_MUX_data\(4)))) # (!\INST_instruction_decoder|o_BUS_select\(1) & 
-- (\INST_ALU|r_ALU_Result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_MEM_write_enable~q\,
	datab => \INST_ALU|r_ALU_Result\(4),
	datac => \INST_MEMORY_CONTROL|o_MC_MUX_data\(4),
	datad => \INST_instruction_decoder|o_BUS_select\(1),
	combout => \INST_data_bus|o_MEMORY[4]~4_combout\);

-- Location: FF_X27_Y20_N5
\INST_MEMORY_CONTROL|o_MC_RAM_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_data_bus|o_MEMORY[4]~4_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_RAM_data[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_RAM_data\(4));

-- Location: LCCOMB_X28_Y18_N6
\INST_DATA_RAM|MEMORY~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY~28_combout\ = (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(26) & ((\INST_DATA_RAM|MEMORY~25_combout\ & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(25))) # (!\INST_DATA_RAM|MEMORY~25_combout\ & 
-- ((\INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a2\))))) # (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(26) & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(25),
	datab => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(26),
	datac => \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a2\,
	datad => \INST_DATA_RAM|MEMORY~25_combout\,
	combout => \INST_DATA_RAM|MEMORY~28_combout\);

-- Location: FF_X28_Y18_N7
\INST_DATA_RAM|o_RAM_MC_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY~28_combout\,
	ena => \INST_MEMORY_CONTROL|ALT_INV_o_MC_RAM_write_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|o_RAM_MC_data\(2));

-- Location: FF_X29_Y18_N5
\INST_MEMORY_CONTROL|o_MC_MUX_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_MUX_data[2]~2_combout\,
	asdata => \INST_DATA_RAM|o_RAM_MC_data\(2),
	sload => \INST_instruction_decoder|ALT_INV_o_Address_MEM\(15),
	ena => \INST_MEMORY_CONTROL|o_MC_MUX_data[6]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_MUX_data\(2));

-- Location: LCCOMB_X26_Y20_N20
\INST_GPR|r_REGISTER~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER~41_combout\ = (!\INST_GPR|r_REGISTER~0_combout\ & ((\INST_instruction_decoder|o_BUS_select\(1) & (\INST_MEMORY_CONTROL|o_MC_MUX_data\(2))) # (!\INST_instruction_decoder|o_BUS_select\(1) & ((\INST_ALU|r_ALU_Result\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER~0_combout\,
	datab => \INST_MEMORY_CONTROL|o_MC_MUX_data\(2),
	datac => \INST_instruction_decoder|o_BUS_select\(1),
	datad => \INST_ALU|r_ALU_Result\(2),
	combout => \INST_GPR|r_REGISTER~41_combout\);

-- Location: FF_X22_Y18_N31
\INST_GPR|r_REGISTER[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_GPR|r_REGISTER~41_combout\,
	sload => VCC,
	ena => \INST_GPR|r_REGISTER[17][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[17][2]~q\);

-- Location: LCCOMB_X22_Y18_N30
\INST_GPR|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux5~0_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & (\INST_instruction_decoder|o_REGISTER_A\(3))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|r_REGISTER[25][2]~q\))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(3) & (\INST_GPR|r_REGISTER[17][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_instruction_decoder|o_REGISTER_A\(3),
	datac => \INST_GPR|r_REGISTER[17][2]~q\,
	datad => \INST_GPR|r_REGISTER[25][2]~q\,
	combout => \INST_GPR|Mux5~0_combout\);

-- Location: LCCOMB_X22_Y18_N12
\INST_GPR|Mux5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux5~1_combout\ = (\INST_GPR|Mux5~0_combout\ & (((\INST_GPR|r_REGISTER[29][2]~q\)) # (!\INST_instruction_decoder|o_REGISTER_A\(2)))) # (!\INST_GPR|Mux5~0_combout\ & (\INST_instruction_decoder|o_REGISTER_A\(2) & (\INST_GPR|r_REGISTER[21][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux5~0_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(2),
	datac => \INST_GPR|r_REGISTER[21][2]~q\,
	datad => \INST_GPR|r_REGISTER[29][2]~q\,
	combout => \INST_GPR|Mux5~1_combout\);

-- Location: LCCOMB_X22_Y20_N22
\INST_GPR|Mux5~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux5~7_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|r_REGISTER[27][2]~q\) # ((\INST_instruction_decoder|o_REGISTER_A\(2))))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) & (((\INST_GPR|r_REGISTER[19][2]~q\ & 
-- !\INST_instruction_decoder|o_REGISTER_A\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(3),
	datab => \INST_GPR|r_REGISTER[27][2]~q\,
	datac => \INST_GPR|r_REGISTER[19][2]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(2),
	combout => \INST_GPR|Mux5~7_combout\);

-- Location: LCCOMB_X23_Y20_N24
\INST_GPR|Mux5~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux5~8_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_GPR|Mux5~7_combout\ & ((\INST_GPR|r_REGISTER[31][2]~q\))) # (!\INST_GPR|Mux5~7_combout\ & (\INST_GPR|r_REGISTER[23][2]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) 
-- & (((\INST_GPR|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[23][2]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(2),
	datac => \INST_GPR|r_REGISTER[31][2]~q\,
	datad => \INST_GPR|Mux5~7_combout\,
	combout => \INST_GPR|Mux5~8_combout\);

-- Location: LCCOMB_X20_Y17_N18
\INST_GPR|Mux5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux5~2_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_GPR|r_REGISTER[22][2]~q\) # ((\INST_instruction_decoder|o_REGISTER_A\(3))))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & (((\INST_GPR|r_REGISTER[18][2]~q\ & 
-- !\INST_instruction_decoder|o_REGISTER_A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_GPR|r_REGISTER[22][2]~q\,
	datac => \INST_GPR|r_REGISTER[18][2]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(3),
	combout => \INST_GPR|Mux5~2_combout\);

-- Location: LCCOMB_X20_Y17_N20
\INST_GPR|Mux5~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux5~3_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|Mux5~2_combout\ & ((\INST_GPR|r_REGISTER[30][2]~q\))) # (!\INST_GPR|Mux5~2_combout\ & (\INST_GPR|r_REGISTER[26][2]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) 
-- & (((\INST_GPR|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[26][2]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(3),
	datac => \INST_GPR|r_REGISTER[30][2]~q\,
	datad => \INST_GPR|Mux5~2_combout\,
	combout => \INST_GPR|Mux5~3_combout\);

-- Location: LCCOMB_X21_Y17_N22
\INST_GPR|Mux5~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux5~4_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_GPR|r_REGISTER[20][2]~q\) # ((\INST_instruction_decoder|o_REGISTER_A\(3))))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & (((\INST_GPR|r_REGISTER[16][2]~q\ & 
-- !\INST_instruction_decoder|o_REGISTER_A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_GPR|r_REGISTER[20][2]~q\,
	datac => \INST_GPR|r_REGISTER[16][2]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(3),
	combout => \INST_GPR|Mux5~4_combout\);

-- Location: LCCOMB_X22_Y17_N22
\INST_GPR|Mux5~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux5~5_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|Mux5~4_combout\ & ((\INST_GPR|r_REGISTER[28][2]~q\))) # (!\INST_GPR|Mux5~4_combout\ & (\INST_GPR|r_REGISTER[24][2]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) 
-- & (((\INST_GPR|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[24][2]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(3),
	datac => \INST_GPR|r_REGISTER[28][2]~q\,
	datad => \INST_GPR|Mux5~4_combout\,
	combout => \INST_GPR|Mux5~5_combout\);

-- Location: LCCOMB_X23_Y18_N12
\INST_GPR|Mux5~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux5~6_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_instruction_decoder|o_REGISTER_A\(0)) # ((\INST_GPR|Mux5~3_combout\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & (!\INST_instruction_decoder|o_REGISTER_A\(0) & 
-- ((\INST_GPR|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_instruction_decoder|o_REGISTER_A\(0),
	datac => \INST_GPR|Mux5~3_combout\,
	datad => \INST_GPR|Mux5~5_combout\,
	combout => \INST_GPR|Mux5~6_combout\);

-- Location: LCCOMB_X23_Y18_N10
\INST_GPR|Mux5~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux5~9_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|Mux5~6_combout\ & ((\INST_GPR|Mux5~8_combout\))) # (!\INST_GPR|Mux5~6_combout\ & (\INST_GPR|Mux5~1_combout\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(0) & 
-- (((\INST_GPR|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux5~1_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(0),
	datac => \INST_GPR|Mux5~8_combout\,
	datad => \INST_GPR|Mux5~6_combout\,
	combout => \INST_GPR|Mux5~9_combout\);

-- Location: LCCOMB_X23_Y21_N28
\INST_GPR|Mux5~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux5~10_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & (\INST_instruction_decoder|o_REGISTER_A\(0))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|r_REGISTER[5][2]~q\))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(0) & (\INST_GPR|r_REGISTER[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_instruction_decoder|o_REGISTER_A\(0),
	datac => \INST_GPR|r_REGISTER[4][2]~q\,
	datad => \INST_GPR|r_REGISTER[5][2]~q\,
	combout => \INST_GPR|Mux5~10_combout\);

-- Location: LCCOMB_X23_Y18_N4
\INST_GPR|Mux5~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux5~11_combout\ = (\INST_GPR|Mux5~10_combout\ & ((\INST_GPR|r_REGISTER[7][2]~q\) # ((!\INST_instruction_decoder|o_REGISTER_A\(1))))) # (!\INST_GPR|Mux5~10_combout\ & (((\INST_instruction_decoder|o_REGISTER_A\(1) & 
-- \INST_GPR|r_REGISTER[6][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[7][2]~q\,
	datab => \INST_GPR|Mux5~10_combout\,
	datac => \INST_instruction_decoder|o_REGISTER_A\(1),
	datad => \INST_GPR|r_REGISTER[6][2]~q\,
	combout => \INST_GPR|Mux5~11_combout\);

-- Location: LCCOMB_X24_Y18_N10
\INST_GPR|Mux5~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux5~17_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & (\INST_instruction_decoder|o_REGISTER_A\(0))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|r_REGISTER[13][2]~q\))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(0) & (\INST_GPR|r_REGISTER[12][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_instruction_decoder|o_REGISTER_A\(0),
	datac => \INST_GPR|r_REGISTER[12][2]~q\,
	datad => \INST_GPR|r_REGISTER[13][2]~q\,
	combout => \INST_GPR|Mux5~17_combout\);

-- Location: LCCOMB_X23_Y18_N8
\INST_GPR|Mux5~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux5~18_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|Mux5~17_combout\ & ((\INST_GPR|r_REGISTER[15][2]~q\))) # (!\INST_GPR|Mux5~17_combout\ & (\INST_GPR|r_REGISTER[14][2]~q\)))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(1) & (\INST_GPR|Mux5~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_GPR|Mux5~17_combout\,
	datac => \INST_GPR|r_REGISTER[14][2]~q\,
	datad => \INST_GPR|r_REGISTER[15][2]~q\,
	combout => \INST_GPR|Mux5~18_combout\);

-- Location: LCCOMB_X24_Y19_N2
\INST_GPR|Mux5~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux5~14_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & (((\INST_instruction_decoder|o_REGISTER_A\(1))))) # (!\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_instruction_decoder|o_REGISTER_A\(1) & (\INST_GPR|r_REGISTER[2][2]~q\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|r_REGISTER[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(0),
	datab => \INST_GPR|r_REGISTER[2][2]~q\,
	datac => \INST_GPR|r_REGISTER[0][2]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(1),
	combout => \INST_GPR|Mux5~14_combout\);

-- Location: LCCOMB_X23_Y17_N10
\INST_GPR|Mux5~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux5~15_combout\ = (\INST_GPR|Mux5~14_combout\ & (((\INST_GPR|r_REGISTER[3][2]~q\) # (!\INST_instruction_decoder|o_REGISTER_A\(0))))) # (!\INST_GPR|Mux5~14_combout\ & (\INST_GPR|r_REGISTER[1][2]~q\ & 
-- ((\INST_instruction_decoder|o_REGISTER_A\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[1][2]~q\,
	datab => \INST_GPR|Mux5~14_combout\,
	datac => \INST_GPR|r_REGISTER[3][2]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(0),
	combout => \INST_GPR|Mux5~15_combout\);

-- Location: LCCOMB_X27_Y19_N18
\INST_GPR|Mux5~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux5~12_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & (((\INST_instruction_decoder|o_REGISTER_A\(1))))) # (!\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_instruction_decoder|o_REGISTER_A\(1) & (\INST_GPR|r_REGISTER[10][2]~q\)) 
-- # (!\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|r_REGISTER[8][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(0),
	datab => \INST_GPR|r_REGISTER[10][2]~q\,
	datac => \INST_GPR|r_REGISTER[8][2]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(1),
	combout => \INST_GPR|Mux5~12_combout\);

-- Location: LCCOMB_X27_Y19_N24
\INST_GPR|Mux5~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux5~13_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|Mux5~12_combout\ & (\INST_GPR|r_REGISTER[11][2]~q\)) # (!\INST_GPR|Mux5~12_combout\ & ((\INST_GPR|r_REGISTER[9][2]~q\))))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(0) & (((\INST_GPR|Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(0),
	datab => \INST_GPR|r_REGISTER[11][2]~q\,
	datac => \INST_GPR|r_REGISTER[9][2]~q\,
	datad => \INST_GPR|Mux5~12_combout\,
	combout => \INST_GPR|Mux5~13_combout\);

-- Location: LCCOMB_X23_Y18_N18
\INST_GPR|Mux5~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux5~16_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & (((\INST_instruction_decoder|o_REGISTER_A\(3))))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|Mux5~13_combout\))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(3) & (\INST_GPR|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_GPR|Mux5~15_combout\,
	datac => \INST_GPR|Mux5~13_combout\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(3),
	combout => \INST_GPR|Mux5~16_combout\);

-- Location: LCCOMB_X23_Y18_N22
\INST_GPR|Mux5~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux5~19_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_GPR|Mux5~16_combout\ & ((\INST_GPR|Mux5~18_combout\))) # (!\INST_GPR|Mux5~16_combout\ & (\INST_GPR|Mux5~11_combout\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & 
-- (((\INST_GPR|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_GPR|Mux5~11_combout\,
	datac => \INST_GPR|Mux5~18_combout\,
	datad => \INST_GPR|Mux5~16_combout\,
	combout => \INST_GPR|Mux5~19_combout\);

-- Location: LCCOMB_X22_Y19_N24
\INST_GPR|Mux5~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux5~20_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(4) & (\INST_GPR|Mux5~9_combout\)) # (!\INST_instruction_decoder|o_REGISTER_A\(4) & ((\INST_GPR|Mux5~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_instruction_decoder|o_REGISTER_A\(4),
	datac => \INST_GPR|Mux5~9_combout\,
	datad => \INST_GPR|Mux5~19_combout\,
	combout => \INST_GPR|Mux5~20_combout\);

-- Location: FF_X22_Y19_N25
\INST_GPR|o_GPR_ALU_data_A[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|Mux5~20_combout\,
	ena => \INST_control_unit|ALT_INV_Mux7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|o_GPR_ALU_data_A\(2));

-- Location: LCCOMB_X17_Y21_N24
\INST_ALU|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux5~0_combout\ = (!\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_B_imm_multiplexer|o_DATA[2]~6_combout\))) # (!\INST_instruction_decoder|o_OPCODE\(1) & (!\INST_GPR|o_GPR_ALU_data_A\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datab => \INST_GPR|o_GPR_ALU_data_A\(2),
	datac => \INST_B_imm_multiplexer|o_DATA[2]~6_combout\,
	datad => \INST_instruction_decoder|o_OPCODE\(0),
	combout => \INST_ALU|Mux5~0_combout\);

-- Location: LCCOMB_X17_Y21_N10
\INST_ALU|Mux5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux5~1_combout\ = (\INST_ALU|Mux5~0_combout\) # ((\INST_instruction_decoder|o_OPCODE\(1) & (\INST_ALU|r_ALU_Result\(2) & \INST_instruction_decoder|o_OPCODE\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datab => \INST_ALU|r_ALU_Result\(2),
	datac => \INST_ALU|Mux5~0_combout\,
	datad => \INST_instruction_decoder|o_OPCODE\(0),
	combout => \INST_ALU|Mux5~1_combout\);

-- Location: LCCOMB_X17_Y21_N12
\INST_ALU|Mux5~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux5~8_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & (((\INST_B_imm_multiplexer|o_DATA[2]~6_combout\ & !\INST_GPR|o_GPR_ALU_data_A\(2))))) # (!\INST_instruction_decoder|o_OPCODE\(1) & (\INST_ALU|r_ALU_Result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datab => \INST_ALU|r_ALU_Result\(2),
	datac => \INST_B_imm_multiplexer|o_DATA[2]~6_combout\,
	datad => \INST_GPR|o_GPR_ALU_data_A\(2),
	combout => \INST_ALU|Mux5~8_combout\);

-- Location: LCCOMB_X17_Y21_N22
\INST_ALU|Mux5~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux5~9_combout\ = (\INST_ALU|Mux5~8_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(2)) # (\INST_instruction_decoder|o_OPCODE\(0) $ (\INST_instruction_decoder|o_OPCODE\(1))))) # (!\INST_ALU|Mux5~8_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(2) & 
-- (\INST_instruction_decoder|o_OPCODE\(0) $ (!\INST_instruction_decoder|o_OPCODE\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|Mux5~8_combout\,
	datab => \INST_instruction_decoder|o_OPCODE\(0),
	datac => \INST_instruction_decoder|o_OPCODE\(1),
	datad => \INST_GPR|o_GPR_ALU_data_A\(2),
	combout => \INST_ALU|Mux5~9_combout\);

-- Location: LCCOMB_X15_Y20_N14
\INST_ALU|ShiftRight0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftRight0~12_combout\ = (\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(5))) # (!\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(5),
	datac => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	datad => \INST_GPR|o_GPR_ALU_data_A\(3),
	combout => \INST_ALU|ShiftRight0~12_combout\);

-- Location: LCCOMB_X17_Y21_N20
\INST_ALU|ShiftRight0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftRight0~13_combout\ = (\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & ((\INST_ALU|ShiftRight0~12_combout\))) # (!\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & (\INST_ALU|ShiftRight0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	datac => \INST_ALU|ShiftRight0~7_combout\,
	datad => \INST_ALU|ShiftRight0~12_combout\,
	combout => \INST_ALU|ShiftRight0~13_combout\);

-- Location: LCCOMB_X17_Y21_N6
\INST_ALU|ShiftRight0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftRight0~14_combout\ = (\INST_ALU|Equal2~5_combout\ & ((\INST_B_imm_multiplexer|o_DATA[2]~6_combout\ & (\INST_ALU|ShiftRight0~11_combout\)) # (!\INST_B_imm_multiplexer|o_DATA[2]~6_combout\ & ((\INST_ALU|ShiftRight0~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|ShiftRight0~11_combout\,
	datab => \INST_ALU|Equal2~5_combout\,
	datac => \INST_B_imm_multiplexer|o_DATA[2]~6_combout\,
	datad => \INST_ALU|ShiftRight0~13_combout\,
	combout => \INST_ALU|ShiftRight0~14_combout\);

-- Location: LCCOMB_X17_Y21_N0
\INST_ALU|Mux5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux5~2_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_instruction_decoder|o_OPCODE\(0)) # ((\INST_ALU|r_ALU_Result~6_combout\)))) # (!\INST_instruction_decoder|o_OPCODE\(1) & (!\INST_instruction_decoder|o_OPCODE\(0) & 
-- ((\INST_ALU|ShiftRight0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datab => \INST_instruction_decoder|o_OPCODE\(0),
	datac => \INST_ALU|r_ALU_Result~6_combout\,
	datad => \INST_ALU|ShiftRight0~14_combout\,
	combout => \INST_ALU|Mux5~2_combout\);

-- Location: LCCOMB_X17_Y21_N26
\INST_ALU|Mux5~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux5~3_combout\ = (\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_GPR|o_GPR_ALU_data_A\(2) & ((\INST_B_imm_multiplexer|o_DATA[2]~6_combout\) # (!\INST_ALU|Mux5~2_combout\))) # (!\INST_GPR|o_GPR_ALU_data_A\(2) & 
-- (\INST_B_imm_multiplexer|o_DATA[2]~6_combout\ & !\INST_ALU|Mux5~2_combout\)))) # (!\INST_instruction_decoder|o_OPCODE\(0) & (((\INST_ALU|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(2),
	datab => \INST_instruction_decoder|o_OPCODE\(0),
	datac => \INST_B_imm_multiplexer|o_DATA[2]~6_combout\,
	datad => \INST_ALU|Mux5~2_combout\,
	combout => \INST_ALU|Mux5~3_combout\);

-- Location: LCCOMB_X16_Y21_N18
\INST_ALU|ShiftLeft1~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftLeft1~13_combout\ = (!\INST_B_imm_multiplexer|o_DATA[3]~5_combout\ & (\INST_ALU|Equal2~2_combout\ & (\INST_ALU|ShiftLeft1~6_combout\ & !\INST_B_imm_multiplexer|o_DATA[2]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[3]~5_combout\,
	datab => \INST_ALU|Equal2~2_combout\,
	datac => \INST_ALU|ShiftLeft1~6_combout\,
	datad => \INST_B_imm_multiplexer|o_DATA[2]~6_combout\,
	combout => \INST_ALU|ShiftLeft1~13_combout\);

-- Location: LCCOMB_X17_Y21_N8
\INST_ALU|Mux5~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux5~4_combout\ = (\INST_instruction_decoder|o_carry~q\ & (\INST_ALU|Add0~13_combout\)) # (!\INST_instruction_decoder|o_carry~q\ & ((\INST_ALU|Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_carry~q\,
	datac => \INST_ALU|Add0~13_combout\,
	datad => \INST_ALU|Add1~4_combout\,
	combout => \INST_ALU|Mux5~4_combout\);

-- Location: LCCOMB_X17_Y21_N18
\INST_ALU|Mux5~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux5~5_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & (((\INST_ALU|Add0~13_combout\) # (\INST_instruction_decoder|o_OPCODE\(0))))) # (!\INST_instruction_decoder|o_OPCODE\(1) & (\INST_ALU|r_ALU_Result\(2) & 
-- ((!\INST_instruction_decoder|o_OPCODE\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datab => \INST_ALU|r_ALU_Result\(2),
	datac => \INST_ALU|Add0~13_combout\,
	datad => \INST_instruction_decoder|o_OPCODE\(0),
	combout => \INST_ALU|Mux5~5_combout\);

-- Location: LCCOMB_X17_Y21_N16
\INST_ALU|Mux5~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux5~6_combout\ = (\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_ALU|Mux5~5_combout\ & (\INST_ALU|ShiftLeft1~13_combout\)) # (!\INST_ALU|Mux5~5_combout\ & ((\INST_ALU|Mux5~4_combout\))))) # (!\INST_instruction_decoder|o_OPCODE\(0) & 
-- (((\INST_ALU|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|ShiftLeft1~13_combout\,
	datab => \INST_instruction_decoder|o_OPCODE\(0),
	datac => \INST_ALU|Mux5~4_combout\,
	datad => \INST_ALU|Mux5~5_combout\,
	combout => \INST_ALU|Mux5~6_combout\);

-- Location: LCCOMB_X17_Y21_N2
\INST_ALU|Mux5~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux5~7_combout\ = (\INST_instruction_decoder|o_OPCODE\(2) & ((\INST_instruction_decoder|o_OPCODE\(3)) # ((\INST_ALU|Mux5~3_combout\)))) # (!\INST_instruction_decoder|o_OPCODE\(2) & (!\INST_instruction_decoder|o_OPCODE\(3) & 
-- ((\INST_ALU|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(2),
	datab => \INST_instruction_decoder|o_OPCODE\(3),
	datac => \INST_ALU|Mux5~3_combout\,
	datad => \INST_ALU|Mux5~6_combout\,
	combout => \INST_ALU|Mux5~7_combout\);

-- Location: LCCOMB_X17_Y21_N28
\INST_ALU|Mux5~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux5~10_combout\ = (\INST_instruction_decoder|o_OPCODE\(3) & ((\INST_ALU|Mux5~7_combout\ & ((\INST_ALU|Mux5~9_combout\))) # (!\INST_ALU|Mux5~7_combout\ & (\INST_ALU|Mux5~1_combout\)))) # (!\INST_instruction_decoder|o_OPCODE\(3) & 
-- (((\INST_ALU|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|Mux5~1_combout\,
	datab => \INST_instruction_decoder|o_OPCODE\(3),
	datac => \INST_ALU|Mux5~9_combout\,
	datad => \INST_ALU|Mux5~7_combout\,
	combout => \INST_ALU|Mux5~10_combout\);

-- Location: FF_X17_Y21_N29
\INST_ALU|r_ALU_Result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_ALU|Mux5~10_combout\,
	ena => \INST_control_unit|r_state\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_ALU|r_ALU_Result\(2));

-- Location: LCCOMB_X27_Y20_N28
\INST_data_bus|o_MEMORY[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_data_bus|o_MEMORY[2]~2_combout\ = (\INST_instruction_decoder|o_MEM_write_enable~q\ & ((\INST_instruction_decoder|o_BUS_select\(1) & ((\INST_MEMORY_CONTROL|o_MC_MUX_data\(2)))) # (!\INST_instruction_decoder|o_BUS_select\(1) & 
-- (\INST_ALU|r_ALU_Result\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|r_ALU_Result\(2),
	datab => \INST_instruction_decoder|o_MEM_write_enable~q\,
	datac => \INST_MEMORY_CONTROL|o_MC_MUX_data\(2),
	datad => \INST_instruction_decoder|o_BUS_select\(1),
	combout => \INST_data_bus|o_MEMORY[2]~2_combout\);

-- Location: FF_X27_Y20_N29
\INST_MEMORY_CONTROL|o_MC_RAM_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_data_bus|o_MEMORY[2]~2_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_RAM_data[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_RAM_data\(2));

-- Location: LCCOMB_X28_Y18_N16
\INST_DATA_RAM|MEMORY~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY~27_combout\ = (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(24) & ((\INST_DATA_RAM|MEMORY~25_combout\ & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(23))) # (!\INST_DATA_RAM|MEMORY~25_combout\ & 
-- ((\INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a1\))))) # (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(24) & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(24),
	datab => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(23),
	datac => \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a1\,
	datad => \INST_DATA_RAM|MEMORY~25_combout\,
	combout => \INST_DATA_RAM|MEMORY~27_combout\);

-- Location: FF_X28_Y18_N17
\INST_DATA_RAM|o_RAM_MC_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY~27_combout\,
	ena => \INST_MEMORY_CONTROL|ALT_INV_o_MC_RAM_write_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|o_RAM_MC_data\(1));

-- Location: FF_X29_Y18_N31
\INST_MEMORY_CONTROL|o_MC_MUX_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_MUX_data[1]~1_combout\,
	asdata => \INST_DATA_RAM|o_RAM_MC_data\(1),
	sload => \INST_instruction_decoder|ALT_INV_o_Address_MEM\(15),
	ena => \INST_MEMORY_CONTROL|o_MC_MUX_data[6]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_MUX_data\(1));

-- Location: LCCOMB_X27_Y20_N26
\INST_data_bus|o_MEMORY[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_data_bus|o_MEMORY[1]~1_combout\ = (\INST_instruction_decoder|o_MEM_write_enable~q\ & ((\INST_instruction_decoder|o_BUS_select\(1) & (\INST_MEMORY_CONTROL|o_MC_MUX_data\(1))) # (!\INST_instruction_decoder|o_BUS_select\(1) & 
-- ((\INST_ALU|r_ALU_Result\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_MEM_write_enable~q\,
	datab => \INST_instruction_decoder|o_BUS_select\(1),
	datac => \INST_MEMORY_CONTROL|o_MC_MUX_data\(1),
	datad => \INST_ALU|r_ALU_Result\(1),
	combout => \INST_data_bus|o_MEMORY[1]~1_combout\);

-- Location: LCCOMB_X27_Y20_N14
\INST_MEMORY_CONTROL|o_MC_RAM_data[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_RAM_data[1]~feeder_combout\ = \INST_data_bus|o_MEMORY[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_data_bus|o_MEMORY[1]~1_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_RAM_data[1]~feeder_combout\);

-- Location: FF_X27_Y20_N15
\INST_MEMORY_CONTROL|o_MC_RAM_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_RAM_data[1]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_RAM_data[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_RAM_data\(1));

-- Location: LCCOMB_X28_Y19_N8
\INST_DATA_RAM|MEMORY~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY~26_combout\ = (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(22) & ((\INST_DATA_RAM|MEMORY~25_combout\ & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(21))) # (!\INST_DATA_RAM|MEMORY~25_combout\ & 
-- ((\INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0~portbdataout\))))) # (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(22) & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(22),
	datab => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(21),
	datac => \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datad => \INST_DATA_RAM|MEMORY~25_combout\,
	combout => \INST_DATA_RAM|MEMORY~26_combout\);

-- Location: FF_X28_Y19_N9
\INST_DATA_RAM|o_RAM_MC_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY~26_combout\,
	ena => \INST_MEMORY_CONTROL|ALT_INV_o_MC_RAM_write_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|o_RAM_MC_data\(0));

-- Location: FF_X29_Y18_N13
\INST_MEMORY_CONTROL|o_MC_MUX_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_MUX_data[0]~0_combout\,
	asdata => \INST_DATA_RAM|o_RAM_MC_data\(0),
	sload => \INST_instruction_decoder|ALT_INV_o_Address_MEM\(15),
	ena => \INST_MEMORY_CONTROL|o_MC_MUX_data[6]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_MUX_data\(0));

-- Location: LCCOMB_X27_Y20_N8
\INST_data_bus|o_MEMORY[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_data_bus|o_MEMORY[0]~0_combout\ = (\INST_instruction_decoder|o_MEM_write_enable~q\ & ((\INST_instruction_decoder|o_BUS_select\(1) & ((\INST_MEMORY_CONTROL|o_MC_MUX_data\(0)))) # (!\INST_instruction_decoder|o_BUS_select\(1) & 
-- (\INST_ALU|r_ALU_Result\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|r_ALU_Result\(0),
	datab => \INST_instruction_decoder|o_MEM_write_enable~q\,
	datac => \INST_MEMORY_CONTROL|o_MC_MUX_data\(0),
	datad => \INST_instruction_decoder|o_BUS_select\(1),
	combout => \INST_data_bus|o_MEMORY[0]~0_combout\);

-- Location: LCCOMB_X27_Y20_N18
\INST_MEMORY_CONTROL|o_MC_RAM_data[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_RAM_data[0]~feeder_combout\ = \INST_data_bus|o_MEMORY[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_data_bus|o_MEMORY[0]~0_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_RAM_data[0]~feeder_combout\);

-- Location: FF_X27_Y20_N19
\INST_MEMORY_CONTROL|o_MC_RAM_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_RAM_data[0]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_RAM_data[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_RAM_data\(0));

-- Location: LCCOMB_X28_Y19_N30
\INST_DATA_RAM|MEMORY~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_DATA_RAM|MEMORY~29_combout\ = (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(28) & ((\INST_DATA_RAM|MEMORY~25_combout\ & (\INST_DATA_RAM|MEMORY_rtl_0_bypass\(27))) # (!\INST_DATA_RAM|MEMORY~25_combout\ & 
-- ((\INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a3\))))) # (!\INST_DATA_RAM|MEMORY_rtl_0_bypass\(28) & (((\INST_DATA_RAM|MEMORY_rtl_0_bypass\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(28),
	datab => \INST_DATA_RAM|MEMORY~25_combout\,
	datac => \INST_DATA_RAM|MEMORY_rtl_0_bypass\(27),
	datad => \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a3\,
	combout => \INST_DATA_RAM|MEMORY~29_combout\);

-- Location: FF_X28_Y19_N31
\INST_DATA_RAM|o_RAM_MC_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_DATA_RAM|MEMORY~29_combout\,
	ena => \INST_MEMORY_CONTROL|ALT_INV_o_MC_RAM_write_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_DATA_RAM|o_RAM_MC_data\(3));

-- Location: FF_X29_Y18_N11
\INST_MEMORY_CONTROL|o_MC_MUX_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_MUX_data[3]~3_combout\,
	asdata => \INST_DATA_RAM|o_RAM_MC_data\(3),
	sload => \INST_instruction_decoder|ALT_INV_o_Address_MEM\(15),
	ena => \INST_MEMORY_CONTROL|o_MC_MUX_data[6]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_MUX_data\(3));

-- Location: LCCOMB_X26_Y20_N14
\INST_GPR|r_REGISTER~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER~40_combout\ = (!\INST_GPR|r_REGISTER~0_combout\ & ((\INST_instruction_decoder|o_BUS_select\(1) & ((\INST_MEMORY_CONTROL|o_MC_MUX_data\(3)))) # (!\INST_instruction_decoder|o_BUS_select\(1) & (\INST_ALU|r_ALU_Result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_BUS_select\(1),
	datab => \INST_ALU|r_ALU_Result\(3),
	datac => \INST_GPR|r_REGISTER~0_combout\,
	datad => \INST_MEMORY_CONTROL|o_MC_MUX_data\(3),
	combout => \INST_GPR|r_REGISTER~40_combout\);

-- Location: LCCOMB_X24_Y17_N18
\INST_GPR|r_REGISTER[3][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|r_REGISTER[3][3]~feeder_combout\ = \INST_GPR|r_REGISTER~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_GPR|r_REGISTER~40_combout\,
	combout => \INST_GPR|r_REGISTER[3][3]~feeder_combout\);

-- Location: FF_X24_Y17_N19
\INST_GPR|r_REGISTER[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|r_REGISTER[3][3]~feeder_combout\,
	ena => \INST_GPR|r_REGISTER[3][7]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|r_REGISTER[3][3]~q\);

-- Location: LCCOMB_X24_Y19_N30
\INST_GPR|Mux4~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux4~14_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_instruction_decoder|o_REGISTER_A\(1)) # ((\INST_GPR|r_REGISTER[1][3]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(0) & (!\INST_instruction_decoder|o_REGISTER_A\(1) & 
-- (\INST_GPR|r_REGISTER[0][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(0),
	datab => \INST_instruction_decoder|o_REGISTER_A\(1),
	datac => \INST_GPR|r_REGISTER[0][3]~q\,
	datad => \INST_GPR|r_REGISTER[1][3]~q\,
	combout => \INST_GPR|Mux4~14_combout\);

-- Location: LCCOMB_X24_Y17_N30
\INST_GPR|Mux4~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux4~15_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|Mux4~14_combout\ & (\INST_GPR|r_REGISTER[3][3]~q\)) # (!\INST_GPR|Mux4~14_combout\ & ((\INST_GPR|r_REGISTER[2][3]~q\))))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) 
-- & (((\INST_GPR|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_GPR|r_REGISTER[3][3]~q\,
	datac => \INST_GPR|Mux4~14_combout\,
	datad => \INST_GPR|r_REGISTER[2][3]~q\,
	combout => \INST_GPR|Mux4~15_combout\);

-- Location: LCCOMB_X23_Y21_N14
\INST_GPR|Mux4~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux4~12_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_instruction_decoder|o_REGISTER_A\(0)) # ((\INST_GPR|r_REGISTER[6][3]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & (!\INST_instruction_decoder|o_REGISTER_A\(0) & 
-- (\INST_GPR|r_REGISTER[4][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_instruction_decoder|o_REGISTER_A\(0),
	datac => \INST_GPR|r_REGISTER[4][3]~q\,
	datad => \INST_GPR|r_REGISTER[6][3]~q\,
	combout => \INST_GPR|Mux4~12_combout\);

-- Location: LCCOMB_X24_Y21_N26
\INST_GPR|Mux4~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux4~13_combout\ = (\INST_GPR|Mux4~12_combout\ & (((\INST_GPR|r_REGISTER[7][3]~q\)) # (!\INST_instruction_decoder|o_REGISTER_A\(0)))) # (!\INST_GPR|Mux4~12_combout\ & (\INST_instruction_decoder|o_REGISTER_A\(0) & 
-- (\INST_GPR|r_REGISTER[5][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux4~12_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(0),
	datac => \INST_GPR|r_REGISTER[5][3]~q\,
	datad => \INST_GPR|r_REGISTER[7][3]~q\,
	combout => \INST_GPR|Mux4~13_combout\);

-- Location: LCCOMB_X24_Y17_N20
\INST_GPR|Mux4~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux4~16_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & (\INST_instruction_decoder|o_REGISTER_A\(2))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_GPR|Mux4~13_combout\))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(2) & (\INST_GPR|Mux4~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(3),
	datab => \INST_instruction_decoder|o_REGISTER_A\(2),
	datac => \INST_GPR|Mux4~15_combout\,
	datad => \INST_GPR|Mux4~13_combout\,
	combout => \INST_GPR|Mux4~16_combout\);

-- Location: LCCOMB_X24_Y18_N26
\INST_GPR|Mux4~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux4~17_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|r_REGISTER[14][3]~q\) # ((\INST_instruction_decoder|o_REGISTER_A\(0))))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & (((\INST_GPR|r_REGISTER[12][3]~q\ & 
-- !\INST_instruction_decoder|o_REGISTER_A\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_GPR|r_REGISTER[14][3]~q\,
	datac => \INST_GPR|r_REGISTER[12][3]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(0),
	combout => \INST_GPR|Mux4~17_combout\);

-- Location: LCCOMB_X24_Y17_N22
\INST_GPR|Mux4~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux4~18_combout\ = (\INST_GPR|Mux4~17_combout\ & (((\INST_GPR|r_REGISTER[15][3]~q\)) # (!\INST_instruction_decoder|o_REGISTER_A\(0)))) # (!\INST_GPR|Mux4~17_combout\ & (\INST_instruction_decoder|o_REGISTER_A\(0) & 
-- ((\INST_GPR|r_REGISTER[13][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux4~17_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(0),
	datac => \INST_GPR|r_REGISTER[15][3]~q\,
	datad => \INST_GPR|r_REGISTER[13][3]~q\,
	combout => \INST_GPR|Mux4~18_combout\);

-- Location: LCCOMB_X27_Y19_N14
\INST_GPR|Mux4~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux4~10_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_instruction_decoder|o_REGISTER_A\(1)) # ((\INST_GPR|r_REGISTER[9][3]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(0) & (!\INST_instruction_decoder|o_REGISTER_A\(1) & 
-- (\INST_GPR|r_REGISTER[8][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(0),
	datab => \INST_instruction_decoder|o_REGISTER_A\(1),
	datac => \INST_GPR|r_REGISTER[8][3]~q\,
	datad => \INST_GPR|r_REGISTER[9][3]~q\,
	combout => \INST_GPR|Mux4~10_combout\);

-- Location: LCCOMB_X26_Y17_N18
\INST_GPR|Mux4~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux4~11_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|Mux4~10_combout\ & ((\INST_GPR|r_REGISTER[11][3]~q\))) # (!\INST_GPR|Mux4~10_combout\ & (\INST_GPR|r_REGISTER[10][3]~q\)))) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(1) & (((\INST_GPR|Mux4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[10][3]~q\,
	datab => \INST_GPR|r_REGISTER[11][3]~q\,
	datac => \INST_instruction_decoder|o_REGISTER_A\(1),
	datad => \INST_GPR|Mux4~10_combout\,
	combout => \INST_GPR|Mux4~11_combout\);

-- Location: LCCOMB_X24_Y17_N16
\INST_GPR|Mux4~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux4~19_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|Mux4~16_combout\ & (\INST_GPR|Mux4~18_combout\)) # (!\INST_GPR|Mux4~16_combout\ & ((\INST_GPR|Mux4~11_combout\))))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) & 
-- (\INST_GPR|Mux4~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(3),
	datab => \INST_GPR|Mux4~16_combout\,
	datac => \INST_GPR|Mux4~18_combout\,
	datad => \INST_GPR|Mux4~11_combout\,
	combout => \INST_GPR|Mux4~19_combout\);

-- Location: LCCOMB_X20_Y17_N22
\INST_GPR|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux4~0_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & (((\INST_instruction_decoder|o_REGISTER_A\(3))))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_instruction_decoder|o_REGISTER_A\(3) & (\INST_GPR|r_REGISTER[26][3]~q\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|r_REGISTER[18][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_GPR|r_REGISTER[26][3]~q\,
	datac => \INST_GPR|r_REGISTER[18][3]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(3),
	combout => \INST_GPR|Mux4~0_combout\);

-- Location: LCCOMB_X19_Y17_N18
\INST_GPR|Mux4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux4~1_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_GPR|Mux4~0_combout\ & ((\INST_GPR|r_REGISTER[30][3]~q\))) # (!\INST_GPR|Mux4~0_combout\ & (\INST_GPR|r_REGISTER[22][3]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) 
-- & (((\INST_GPR|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(2),
	datab => \INST_GPR|r_REGISTER[22][3]~q\,
	datac => \INST_GPR|r_REGISTER[30][3]~q\,
	datad => \INST_GPR|Mux4~0_combout\,
	combout => \INST_GPR|Mux4~1_combout\);

-- Location: LCCOMB_X22_Y20_N30
\INST_GPR|Mux4~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux4~7_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & (((\INST_instruction_decoder|o_REGISTER_A\(2))))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_instruction_decoder|o_REGISTER_A\(2) & (\INST_GPR|r_REGISTER[23][3]~q\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_GPR|r_REGISTER[19][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(3),
	datab => \INST_GPR|r_REGISTER[23][3]~q\,
	datac => \INST_GPR|r_REGISTER[19][3]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(2),
	combout => \INST_GPR|Mux4~7_combout\);

-- Location: LCCOMB_X23_Y20_N14
\INST_GPR|Mux4~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux4~8_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|Mux4~7_combout\ & (\INST_GPR|r_REGISTER[31][3]~q\)) # (!\INST_GPR|Mux4~7_combout\ & ((\INST_GPR|r_REGISTER[27][3]~q\))))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) 
-- & (((\INST_GPR|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[31][3]~q\,
	datab => \INST_GPR|r_REGISTER[27][3]~q\,
	datac => \INST_instruction_decoder|o_REGISTER_A\(3),
	datad => \INST_GPR|Mux4~7_combout\,
	combout => \INST_GPR|Mux4~8_combout\);

-- Location: LCCOMB_X22_Y18_N14
\INST_GPR|Mux4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux4~2_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & (((\INST_instruction_decoder|o_REGISTER_A\(2))))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_instruction_decoder|o_REGISTER_A\(2) & (\INST_GPR|r_REGISTER[21][3]~q\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_GPR|r_REGISTER[17][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(3),
	datab => \INST_GPR|r_REGISTER[21][3]~q\,
	datac => \INST_GPR|r_REGISTER[17][3]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(2),
	combout => \INST_GPR|Mux4~2_combout\);

-- Location: LCCOMB_X21_Y18_N22
\INST_GPR|Mux4~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux4~3_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|Mux4~2_combout\ & ((\INST_GPR|r_REGISTER[29][3]~q\))) # (!\INST_GPR|Mux4~2_combout\ & (\INST_GPR|r_REGISTER[25][3]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(3) 
-- & (((\INST_GPR|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(3),
	datab => \INST_GPR|r_REGISTER[25][3]~q\,
	datac => \INST_GPR|r_REGISTER[29][3]~q\,
	datad => \INST_GPR|Mux4~2_combout\,
	combout => \INST_GPR|Mux4~3_combout\);

-- Location: LCCOMB_X21_Y17_N18
\INST_GPR|Mux4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux4~4_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & (((\INST_instruction_decoder|o_REGISTER_A\(3))))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_instruction_decoder|o_REGISTER_A\(3) & (\INST_GPR|r_REGISTER[24][3]~q\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(3) & ((\INST_GPR|r_REGISTER[16][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[24][3]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(2),
	datac => \INST_GPR|r_REGISTER[16][3]~q\,
	datad => \INST_instruction_decoder|o_REGISTER_A\(3),
	combout => \INST_GPR|Mux4~4_combout\);

-- Location: LCCOMB_X22_Y17_N6
\INST_GPR|Mux4~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux4~5_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(2) & ((\INST_GPR|Mux4~4_combout\ & ((\INST_GPR|r_REGISTER[28][3]~q\))) # (!\INST_GPR|Mux4~4_combout\ & (\INST_GPR|r_REGISTER[20][3]~q\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(2) 
-- & (((\INST_GPR|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|r_REGISTER[20][3]~q\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(2),
	datac => \INST_GPR|r_REGISTER[28][3]~q\,
	datad => \INST_GPR|Mux4~4_combout\,
	combout => \INST_GPR|Mux4~5_combout\);

-- Location: LCCOMB_X26_Y17_N2
\INST_GPR|Mux4~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux4~6_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & (\INST_instruction_decoder|o_REGISTER_A\(0))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_instruction_decoder|o_REGISTER_A\(0) & (\INST_GPR|Mux4~3_combout\)) # 
-- (!\INST_instruction_decoder|o_REGISTER_A\(0) & ((\INST_GPR|Mux4~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_instruction_decoder|o_REGISTER_A\(0),
	datac => \INST_GPR|Mux4~3_combout\,
	datad => \INST_GPR|Mux4~5_combout\,
	combout => \INST_GPR|Mux4~6_combout\);

-- Location: LCCOMB_X26_Y17_N12
\INST_GPR|Mux4~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux4~9_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(1) & ((\INST_GPR|Mux4~6_combout\ & ((\INST_GPR|Mux4~8_combout\))) # (!\INST_GPR|Mux4~6_combout\ & (\INST_GPR|Mux4~1_combout\)))) # (!\INST_instruction_decoder|o_REGISTER_A\(1) & 
-- (((\INST_GPR|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_REGISTER_A\(1),
	datab => \INST_GPR|Mux4~1_combout\,
	datac => \INST_GPR|Mux4~8_combout\,
	datad => \INST_GPR|Mux4~6_combout\,
	combout => \INST_GPR|Mux4~9_combout\);

-- Location: LCCOMB_X22_Y19_N14
\INST_GPR|Mux4~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_GPR|Mux4~20_combout\ = (\INST_instruction_decoder|o_REGISTER_A\(4) & ((\INST_GPR|Mux4~9_combout\))) # (!\INST_instruction_decoder|o_REGISTER_A\(4) & (\INST_GPR|Mux4~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|Mux4~19_combout\,
	datab => \INST_instruction_decoder|o_REGISTER_A\(4),
	datad => \INST_GPR|Mux4~9_combout\,
	combout => \INST_GPR|Mux4~20_combout\);

-- Location: FF_X22_Y19_N15
\INST_GPR|o_GPR_ALU_data_A[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_GPR|Mux4~20_combout\,
	ena => \INST_control_unit|ALT_INV_Mux7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_GPR|o_GPR_ALU_data_A\(3));

-- Location: LCCOMB_X15_Y20_N20
\INST_ALU|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux4~0_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & (!\INST_GPR|o_GPR_ALU_data_A\(3) & ((\INST_B_imm_multiplexer|o_DATA[3]~5_combout\)))) # (!\INST_instruction_decoder|o_OPCODE\(1) & (((\INST_ALU|r_ALU_Result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(3),
	datab => \INST_instruction_decoder|o_OPCODE\(1),
	datac => \INST_ALU|r_ALU_Result\(3),
	datad => \INST_B_imm_multiplexer|o_DATA[3]~5_combout\,
	combout => \INST_ALU|Mux4~0_combout\);

-- Location: LCCOMB_X15_Y20_N30
\INST_ALU|Mux4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux4~1_combout\ = (\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_GPR|o_GPR_ALU_data_A\(3)))) # (!\INST_instruction_decoder|o_OPCODE\(1) & (\INST_ALU|Mux4~0_combout\)))) # 
-- (!\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_instruction_decoder|o_OPCODE\(1) & (\INST_ALU|Mux4~0_combout\)) # (!\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_GPR|o_GPR_ALU_data_A\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(0),
	datab => \INST_instruction_decoder|o_OPCODE\(1),
	datac => \INST_ALU|Mux4~0_combout\,
	datad => \INST_GPR|o_GPR_ALU_data_A\(3),
	combout => \INST_ALU|Mux4~1_combout\);

-- Location: LCCOMB_X15_Y20_N8
\INST_ALU|ShiftRight0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftRight0~15_combout\ = (\INST_GPR|o_GPR_ALU_data_A\(7) & (!\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & (!\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & \INST_B_imm_multiplexer|o_DATA[2]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(7),
	datab => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	datac => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	datad => \INST_B_imm_multiplexer|o_DATA[2]~6_combout\,
	combout => \INST_ALU|ShiftRight0~15_combout\);

-- Location: LCCOMB_X15_Y20_N18
\INST_ALU|ShiftRight0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftRight0~16_combout\ = (!\INST_B_imm_multiplexer|o_DATA[2]~6_combout\ & ((\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & ((\INST_ALU|ShiftRight0~1_combout\))) # (!\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & 
-- (\INST_ALU|ShiftRight0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[2]~6_combout\,
	datab => \INST_ALU|ShiftRight0~12_combout\,
	datac => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	datad => \INST_ALU|ShiftRight0~1_combout\,
	combout => \INST_ALU|ShiftRight0~16_combout\);

-- Location: LCCOMB_X15_Y20_N28
\INST_ALU|ShiftRight0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftRight0~17_combout\ = (\INST_ALU|Equal2~5_combout\ & ((\INST_ALU|ShiftRight0~15_combout\) # (\INST_ALU|ShiftRight0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_ALU|Equal2~5_combout\,
	datac => \INST_ALU|ShiftRight0~15_combout\,
	datad => \INST_ALU|ShiftRight0~16_combout\,
	combout => \INST_ALU|ShiftRight0~17_combout\);

-- Location: LCCOMB_X15_Y20_N6
\INST_ALU|Mux4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux4~2_combout\ = (\INST_instruction_decoder|o_OPCODE\(0) & (((\INST_instruction_decoder|o_OPCODE\(1))))) # (!\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_instruction_decoder|o_OPCODE\(1) & (\INST_ALU|r_ALU_Result~7_combout\)) # 
-- (!\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_ALU|ShiftRight0~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|r_ALU_Result~7_combout\,
	datab => \INST_instruction_decoder|o_OPCODE\(0),
	datac => \INST_instruction_decoder|o_OPCODE\(1),
	datad => \INST_ALU|ShiftRight0~17_combout\,
	combout => \INST_ALU|Mux4~2_combout\);

-- Location: LCCOMB_X15_Y20_N16
\INST_ALU|Mux4~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux4~3_combout\ = (\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_B_imm_multiplexer|o_DATA[3]~5_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(3)) # (!\INST_ALU|Mux4~2_combout\))) # (!\INST_B_imm_multiplexer|o_DATA[3]~5_combout\ & 
-- (\INST_GPR|o_GPR_ALU_data_A\(3) & !\INST_ALU|Mux4~2_combout\)))) # (!\INST_instruction_decoder|o_OPCODE\(0) & (((\INST_ALU|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(0),
	datab => \INST_B_imm_multiplexer|o_DATA[3]~5_combout\,
	datac => \INST_GPR|o_GPR_ALU_data_A\(3),
	datad => \INST_ALU|Mux4~2_combout\,
	combout => \INST_ALU|Mux4~3_combout\);

-- Location: LCCOMB_X15_Y20_N22
\INST_ALU|Mux4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux4~4_combout\ = (\INST_instruction_decoder|o_OPCODE\(3) & (\INST_ALU|Mux4~1_combout\)) # (!\INST_instruction_decoder|o_OPCODE\(3) & ((\INST_ALU|Mux4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_instruction_decoder|o_OPCODE\(3),
	datac => \INST_ALU|Mux4~1_combout\,
	datad => \INST_ALU|Mux4~3_combout\,
	combout => \INST_ALU|Mux4~4_combout\);

-- Location: LCCOMB_X16_Y20_N10
\INST_ALU|Mux4~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux4~7_combout\ = (\INST_ALU|Equal2~3_combout\ & ((\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & (\INST_ALU|ShiftLeft1~7_combout\)) # (!\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & ((\INST_ALU|ShiftLeft1~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|ShiftLeft1~7_combout\,
	datab => \INST_ALU|ShiftLeft1~8_combout\,
	datac => \INST_ALU|Equal2~3_combout\,
	datad => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	combout => \INST_ALU|Mux4~7_combout\);

-- Location: LCCOMB_X15_Y20_N0
\INST_ALU|Mux4~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux4~8_combout\ = (\INST_instruction_decoder|o_OPCODE\(0) & (((\INST_instruction_decoder|o_carry~q\) # (\INST_ALU|Add1~6_combout\)))) # (!\INST_instruction_decoder|o_OPCODE\(0) & (\INST_ALU|r_ALU_Result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(0),
	datab => \INST_ALU|r_ALU_Result\(3),
	datac => \INST_instruction_decoder|o_carry~q\,
	datad => \INST_ALU|Add1~6_combout\,
	combout => \INST_ALU|Mux4~8_combout\);

-- Location: LCCOMB_X15_Y20_N26
\INST_ALU|Mux4~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux4~9_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & (((\INST_ALU|Mux4~7_combout\)) # (!\INST_instruction_decoder|o_OPCODE\(0)))) # (!\INST_instruction_decoder|o_OPCODE\(1) & (((\INST_ALU|Mux4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(0),
	datab => \INST_instruction_decoder|o_OPCODE\(1),
	datac => \INST_ALU|Mux4~7_combout\,
	datad => \INST_ALU|Mux4~8_combout\,
	combout => \INST_ALU|Mux4~9_combout\);

-- Location: LCCOMB_X16_Y19_N30
\INST_ALU|Mux4~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux4~10_combout\ = (\INST_ALU|Add0~17_combout\) # ((\INST_instruction_decoder|o_OPCODE\(1) & (\INST_instruction_decoder|o_OPCODE\(0))) # (!\INST_instruction_decoder|o_OPCODE\(1) & ((!\INST_instruction_decoder|o_carry~q\) # 
-- (!\INST_instruction_decoder|o_OPCODE\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datab => \INST_instruction_decoder|o_OPCODE\(0),
	datac => \INST_ALU|Add0~17_combout\,
	datad => \INST_instruction_decoder|o_carry~q\,
	combout => \INST_ALU|Mux4~10_combout\);

-- Location: LCCOMB_X16_Y20_N20
\INST_ALU|Equal2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Equal2~4_combout\ = (!\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & (\INST_ALU|Equal2~3_combout\ & !\INST_B_imm_multiplexer|o_DATA[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	datac => \INST_ALU|Equal2~3_combout\,
	datad => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	combout => \INST_ALU|Equal2~4_combout\);

-- Location: LCCOMB_X15_Y20_N12
\INST_ALU|Mux4~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux4~5_combout\ = (\INST_instruction_decoder|o_OPCODE\(0) & (((\INST_instruction_decoder|o_OPCODE\(1))))) # (!\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_instruction_decoder|o_OPCODE\(1) & (\INST_B_imm_multiplexer|o_DATA[3]~5_combout\)) # 
-- (!\INST_instruction_decoder|o_OPCODE\(1) & ((!\INST_GPR|o_GPR_ALU_data_A\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(0),
	datab => \INST_B_imm_multiplexer|o_DATA[3]~5_combout\,
	datac => \INST_instruction_decoder|o_OPCODE\(1),
	datad => \INST_GPR|o_GPR_ALU_data_A\(3),
	combout => \INST_ALU|Mux4~5_combout\);

-- Location: LCCOMB_X15_Y20_N10
\INST_ALU|Mux4~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux4~6_combout\ = (\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_ALU|Mux4~5_combout\ & (\INST_ALU|r_ALU_Result\(3))) # (!\INST_ALU|Mux4~5_combout\ & ((\INST_ALU|Equal2~4_combout\))))) # (!\INST_instruction_decoder|o_OPCODE\(0) & 
-- (((\INST_ALU|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(0),
	datab => \INST_ALU|r_ALU_Result\(3),
	datac => \INST_ALU|Equal2~4_combout\,
	datad => \INST_ALU|Mux4~5_combout\,
	combout => \INST_ALU|Mux4~6_combout\);

-- Location: LCCOMB_X15_Y20_N24
\INST_ALU|Mux4~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux4~11_combout\ = (\INST_instruction_decoder|o_OPCODE\(3) & (((\INST_ALU|Mux4~6_combout\)))) # (!\INST_instruction_decoder|o_OPCODE\(3) & (\INST_ALU|Mux4~9_combout\ & (\INST_ALU|Mux4~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|Mux4~9_combout\,
	datab => \INST_instruction_decoder|o_OPCODE\(3),
	datac => \INST_ALU|Mux4~10_combout\,
	datad => \INST_ALU|Mux4~6_combout\,
	combout => \INST_ALU|Mux4~11_combout\);

-- Location: LCCOMB_X15_Y20_N4
\INST_ALU|Mux4~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux4~12_combout\ = (\INST_instruction_decoder|o_OPCODE\(2) & (\INST_ALU|Mux4~4_combout\)) # (!\INST_instruction_decoder|o_OPCODE\(2) & ((\INST_ALU|Mux4~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(2),
	datac => \INST_ALU|Mux4~4_combout\,
	datad => \INST_ALU|Mux4~11_combout\,
	combout => \INST_ALU|Mux4~12_combout\);

-- Location: FF_X15_Y20_N5
\INST_ALU|r_ALU_Result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_ALU|Mux4~12_combout\,
	ena => \INST_control_unit|r_state\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_ALU|r_ALU_Result\(3));

-- Location: LCCOMB_X14_Y20_N24
\INST_ALU|Equal3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Equal3~0_combout\ = (!\INST_ALU|r_ALU_Result\(3) & (!\INST_ALU|r_ALU_Result\(2) & (!\INST_ALU|r_ALU_Result\(1) & !\INST_ALU|r_ALU_Result\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|r_ALU_Result\(3),
	datab => \INST_ALU|r_ALU_Result\(2),
	datac => \INST_ALU|r_ALU_Result\(1),
	datad => \INST_ALU|r_ALU_Result\(0),
	combout => \INST_ALU|Equal3~0_combout\);

-- Location: LCCOMB_X15_Y22_N2
\INST_ALU|Equal3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Equal3~1_combout\ = (!\INST_ALU|r_ALU_Result\(6) & (!\INST_ALU|r_ALU_Result\(7) & (!\INST_ALU|r_ALU_Result\(5) & !\INST_ALU|r_ALU_Result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|r_ALU_Result\(6),
	datab => \INST_ALU|r_ALU_Result\(7),
	datac => \INST_ALU|r_ALU_Result\(5),
	datad => \INST_ALU|r_ALU_Result\(4),
	combout => \INST_ALU|Equal3~1_combout\);

-- Location: LCCOMB_X15_Y22_N20
\INST_ALU|Equal3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Equal3~2_combout\ = (\INST_ALU|Equal3~0_combout\ & \INST_ALU|Equal3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_ALU|Equal3~0_combout\,
	datad => \INST_ALU|Equal3~1_combout\,
	combout => \INST_ALU|Equal3~2_combout\);

-- Location: FF_X15_Y22_N21
\INST_ALU|r_ALU_zero_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_control_unit|ALT_INV_r_state[3]~clkctrl_outclk\,
	d => \INST_ALU|Equal3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_ALU|r_ALU_zero_flag~q\);

-- Location: LCCOMB_X19_Y18_N14
\INST_ALU|Mux10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux10~4_combout\ = (!\INST_ALU|r_ALU_Result~21_combout\ & (\INST_ALU|r_ALU_Result[5]~4_combout\ & (\INST_ALU|r_ALU_Result\(7) $ (\INST_GPR|o_GPR_ALU_data_A\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|r_ALU_Result~21_combout\,
	datab => \INST_ALU|r_ALU_Result\(7),
	datac => \INST_ALU|r_ALU_Result[5]~4_combout\,
	datad => \INST_GPR|o_GPR_ALU_data_A\(7),
	combout => \INST_ALU|Mux10~4_combout\);

-- Location: LCCOMB_X19_Y18_N30
\INST_ALU|Mux10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux10~2_combout\ = (\INST_ALU|r_ALU_Result~21_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(7) $ (\INST_ALU|r_ALU_Result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|r_ALU_Result~21_combout\,
	datab => \INST_GPR|o_GPR_ALU_data_A\(7),
	datad => \INST_ALU|r_ALU_Result\(7),
	combout => \INST_ALU|Mux10~2_combout\);

-- Location: LCCOMB_X19_Y18_N4
\INST_ALU|Mux10~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux10~3_combout\ = (!\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_instruction_decoder|o_OPCODE\(1) & (\INST_ALU|Mux10~2_combout\)) # (!\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_ALU|r_ALU_overflow_flag~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|Mux10~2_combout\,
	datab => \INST_instruction_decoder|o_OPCODE\(1),
	datac => \INST_instruction_decoder|o_OPCODE\(0),
	datad => \INST_ALU|r_ALU_overflow_flag~q\,
	combout => \INST_ALU|Mux10~3_combout\);

-- Location: LCCOMB_X19_Y18_N12
\INST_ALU|Mux10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux10~1_combout\ = (\INST_instruction_decoder|o_OPCODE\(2) & (\INST_instruction_decoder|o_OPCODE\(3) & (\INST_ALU|r_ALU_Result[5]~4_combout\ & \INST_ALU|r_ALU_overflow_flag~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(2),
	datab => \INST_instruction_decoder|o_OPCODE\(3),
	datac => \INST_ALU|r_ALU_Result[5]~4_combout\,
	datad => \INST_ALU|r_ALU_overflow_flag~q\,
	combout => \INST_ALU|Mux10~1_combout\);

-- Location: LCCOMB_X19_Y18_N18
\INST_ALU|Mux10~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux10~5_combout\ = (\INST_ALU|Mux10~1_combout\) # ((\INST_ALU|Mux10~0_combout\ & ((\INST_ALU|Mux10~4_combout\) # (\INST_ALU|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|Mux10~0_combout\,
	datab => \INST_ALU|Mux10~4_combout\,
	datac => \INST_ALU|Mux10~3_combout\,
	datad => \INST_ALU|Mux10~1_combout\,
	combout => \INST_ALU|Mux10~5_combout\);

-- Location: FF_X19_Y18_N19
\INST_ALU|r_ALU_overflow_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_control_unit|ALT_INV_r_state[3]~clkctrl_outclk\,
	d => \INST_ALU|Mux10~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_ALU|r_ALU_overflow_flag~q\);

-- Location: LCCOMB_X15_Y21_N30
\INST_branch_control|Mux10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|Mux10~0_combout\ = (\INST_instruction_decoder|o_BRANCH_CONTROL\(2) & (\INST_ALU|r_ALU_zero_flag~q\ & (!\INST_instruction_decoder|o_BRANCH_CONTROL\(1)))) # (!\INST_instruction_decoder|o_BRANCH_CONTROL\(2) & 
-- (((\INST_ALU|r_ALU_overflow_flag~q\) # (!\INST_instruction_decoder|o_BRANCH_CONTROL\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|r_ALU_zero_flag~q\,
	datab => \INST_instruction_decoder|o_BRANCH_CONTROL\(2),
	datac => \INST_instruction_decoder|o_BRANCH_CONTROL\(1),
	datad => \INST_ALU|r_ALU_overflow_flag~q\,
	combout => \INST_branch_control|Mux10~0_combout\);

-- Location: LCCOMB_X16_Y21_N2
\INST_ALU|Mux11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux11~1_combout\ = (\INST_instruction_decoder|o_OPCODE\(3)) # ((!\INST_instruction_decoder|o_OPCODE\(2) & \INST_instruction_decoder|o_OPCODE\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(3),
	datac => \INST_instruction_decoder|o_OPCODE\(2),
	datad => \INST_instruction_decoder|o_OPCODE\(0),
	combout => \INST_ALU|Mux11~1_combout\);

-- Location: LCCOMB_X20_Y19_N22
\INST_ALU|Mux11~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux11~2_combout\ = (\INST_instruction_decoder|o_OPCODE\(2) & (((\INST_ALU|Mux11~1_combout\ & \INST_ALU|r_ALU_negative_flag~q\)))) # (!\INST_instruction_decoder|o_OPCODE\(2) & (\INST_instruction_decoder|o_OPCODE\(1) & 
-- (!\INST_ALU|Mux11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(2),
	datab => \INST_instruction_decoder|o_OPCODE\(1),
	datac => \INST_ALU|Mux11~1_combout\,
	datad => \INST_ALU|r_ALU_negative_flag~q\,
	combout => \INST_ALU|Mux11~2_combout\);

-- Location: LCCOMB_X20_Y19_N16
\INST_ALU|Mux11~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux11~3_combout\ = (\INST_ALU|r_ALU_negative_flag~q\ & ((\INST_instruction_decoder|o_OPCODE\(2) & ((\INST_ALU|Mux11~1_combout\))) # (!\INST_instruction_decoder|o_OPCODE\(2) & (!\INST_instruction_decoder|o_OPCODE\(1) & 
-- !\INST_ALU|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(2),
	datab => \INST_instruction_decoder|o_OPCODE\(1),
	datac => \INST_ALU|Mux11~1_combout\,
	datad => \INST_ALU|r_ALU_negative_flag~q\,
	combout => \INST_ALU|Mux11~3_combout\);

-- Location: LCCOMB_X20_Y21_N8
\INST_instruction_decoder|o_Signed~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_instruction_decoder|o_Signed~feeder_combout\ = \INST_InstrucReg|r_register\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_InstrucReg|r_register\(1),
	combout => \INST_instruction_decoder|o_Signed~feeder_combout\);

-- Location: FF_X20_Y21_N9
\INST_instruction_decoder|o_Signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_instruction_decoder|o_Signed~feeder_combout\,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_Signed~q\);

-- Location: LCCOMB_X20_Y19_N26
\INST_ALU|Mux11~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux11~4_combout\ = (\INST_ALU|r_ALU_Result[5]~4_combout\ & ((\INST_ALU|Mux11~3_combout\) # ((\INST_ALU|Mux10~0_combout\ & \INST_instruction_decoder|o_Signed~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|r_ALU_Result[5]~4_combout\,
	datab => \INST_ALU|Mux10~0_combout\,
	datac => \INST_instruction_decoder|o_Signed~q\,
	datad => \INST_ALU|Mux11~3_combout\,
	combout => \INST_ALU|Mux11~4_combout\);

-- Location: LCCOMB_X20_Y19_N28
\INST_ALU|Mux11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux11~0_combout\ = (\INST_instruction_decoder|o_Signed~q\ & ((\INST_ALU|r_ALU_Result\(7)))) # (!\INST_instruction_decoder|o_Signed~q\ & (\INST_ALU|LessThan1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_Signed~q\,
	datac => \INST_ALU|LessThan1~14_combout\,
	datad => \INST_ALU|r_ALU_Result\(7),
	combout => \INST_ALU|Mux11~0_combout\);

-- Location: LCCOMB_X20_Y19_N18
\INST_ALU|Mux11~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux11~5_combout\ = (\INST_ALU|Mux11~3_combout\ & (((\INST_ALU|Mux11~4_combout\)) # (!\INST_ALU|Mux11~2_combout\))) # (!\INST_ALU|Mux11~3_combout\ & (\INST_ALU|Mux11~0_combout\ & ((\INST_ALU|Mux11~2_combout\) # (\INST_ALU|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|Mux11~2_combout\,
	datab => \INST_ALU|Mux11~3_combout\,
	datac => \INST_ALU|Mux11~4_combout\,
	datad => \INST_ALU|Mux11~0_combout\,
	combout => \INST_ALU|Mux11~5_combout\);

-- Location: FF_X20_Y19_N19
\INST_ALU|r_ALU_negative_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_control_unit|ALT_INV_r_state[3]~clkctrl_outclk\,
	d => \INST_ALU|Mux11~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_ALU|r_ALU_negative_flag~q\);

-- Location: LCCOMB_X16_Y21_N4
\INST_branch_control|Mux10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|Mux10~1_combout\ = (\INST_instruction_decoder|o_BRANCH_CONTROL\(2) & ((\INST_instruction_decoder|o_BRANCH_CONTROL\(1)) # ((\INST_ALU|r_ALU_negative_flag~q\)))) # (!\INST_instruction_decoder|o_BRANCH_CONTROL\(2) & 
-- (\INST_instruction_decoder|o_BRANCH_CONTROL\(1) & (\INST_ALU|r_ALU_carry_flag~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_BRANCH_CONTROL\(2),
	datab => \INST_instruction_decoder|o_BRANCH_CONTROL\(1),
	datac => \INST_ALU|r_ALU_carry_flag~q\,
	datad => \INST_ALU|r_ALU_negative_flag~q\,
	combout => \INST_branch_control|Mux10~1_combout\);

-- Location: LCCOMB_X15_Y21_N16
\INST_branch_control|Mux10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|Mux10~2_combout\ = (\INST_branch_control|process_0~0_combout\) # ((\INST_instruction_decoder|o_BRANCH_CONTROL\(0) & (\INST_branch_control|Mux10~0_combout\)) # (!\INST_instruction_decoder|o_BRANCH_CONTROL\(0) & 
-- ((\INST_branch_control|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_branch_control|process_0~0_combout\,
	datab => \INST_instruction_decoder|o_BRANCH_CONTROL\(0),
	datac => \INST_branch_control|Mux10~0_combout\,
	datad => \INST_branch_control|Mux10~1_combout\,
	combout => \INST_branch_control|Mux10~2_combout\);

-- Location: FF_X15_Y21_N17
\INST_branch_control|o_PC_LOAD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_branch_control|Mux10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_branch_control|o_PC_LOAD~q\);

-- Location: LCCOMB_X12_Y21_N24
\INST_branch_control|r_PC_ADDRESS~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|r_PC_ADDRESS~0_combout\ = (\INST_branch_control|process_0~0_combout\ & (\INST_Program_counter|r_PROG_COUNT\(0))) # (!\INST_branch_control|process_0~0_combout\ & ((\INST_Program_counter|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_branch_control|process_0~0_combout\,
	datac => \INST_Program_counter|r_PROG_COUNT\(0),
	datad => \INST_Program_counter|Add0~0_combout\,
	combout => \INST_branch_control|r_PC_ADDRESS~0_combout\);

-- Location: FF_X12_Y21_N25
\INST_branch_control|r_PC_ADDRESS[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_branch_control|r_PC_ADDRESS~0_combout\,
	ena => \INST_branch_control|r_PC_ADDRESS[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_branch_control|r_PC_ADDRESS\(0));

-- Location: FF_X16_Y21_N17
\INST_instruction_decoder|o_Address_PROG[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(3),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_Address_PROG\(0));

-- Location: LCCOMB_X15_Y21_N22
\INST_branch_control|o_ADDRESS~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_branch_control|o_ADDRESS~0_combout\ = (!\INST_branch_control|process_0~0_combout\ & ((\INST_branch_control|Mux11~0_combout\ & (\INST_branch_control|r_PC_ADDRESS\(0))) # (!\INST_branch_control|Mux11~0_combout\ & 
-- ((\INST_instruction_decoder|o_Address_PROG\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_branch_control|process_0~0_combout\,
	datab => \INST_branch_control|Mux11~0_combout\,
	datac => \INST_branch_control|r_PC_ADDRESS\(0),
	datad => \INST_instruction_decoder|o_Address_PROG\(0),
	combout => \INST_branch_control|o_ADDRESS~0_combout\);

-- Location: FF_X15_Y21_N23
\INST_branch_control|o_ADDRESS[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_branch_control|o_ADDRESS~0_combout\,
	ena => \INST_branch_control|o_ADDRESS[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_branch_control|o_ADDRESS\(0));

-- Location: LCCOMB_X12_Y21_N12
\INST_Program_counter|r_PROG_COUNT~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_Program_counter|r_PROG_COUNT~0_combout\ = (\INST_branch_control|o_PC_LOAD~q\ & (\INST_branch_control|o_ADDRESS\(0))) # (!\INST_branch_control|o_PC_LOAD~q\ & ((\INST_Program_counter|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_branch_control|o_PC_LOAD~q\,
	datac => \INST_branch_control|o_ADDRESS\(0),
	datad => \INST_Program_counter|Add0~0_combout\,
	combout => \INST_Program_counter|r_PROG_COUNT~0_combout\);

-- Location: FF_X12_Y21_N13
\INST_Program_counter|r_PROG_COUNT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_Program_counter|r_PROG_COUNT~0_combout\,
	sclr => \i_CORE_RESET~input_o\,
	ena => \INST_Program_counter|r_PROG_COUNT[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_Program_counter|r_PROG_COUNT\(0));

-- Location: LCCOMB_X14_Y21_N10
\INST_InstrucReg|r_register[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_InstrucReg|r_register[30]~feeder_combout\ = \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mega_prog_mem_inst|altsyncram_component|auto_generated|q_a\(30),
	combout => \INST_InstrucReg|r_register[30]~feeder_combout\);

-- Location: FF_X14_Y21_N11
\INST_InstrucReg|r_register[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_InstrucReg|r_register[30]~feeder_combout\,
	ena => \INST_control_unit|ALT_INV_r_state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_InstrucReg|r_register\(30));

-- Location: FF_X16_Y21_N3
\INST_instruction_decoder|o_OPCODE[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_InstrucReg|r_register\(30),
	sload => VCC,
	ena => \INST_control_unit|r_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_instruction_decoder|o_OPCODE\(2));

-- Location: LCCOMB_X15_Y19_N12
\INST_ALU|Mux7~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux7~8_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & (\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & ((!\INST_GPR|o_GPR_ALU_data_A\(0))))) # (!\INST_instruction_decoder|o_OPCODE\(1) & (((\INST_ALU|r_ALU_Result\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	datab => \INST_ALU|r_ALU_Result\(0),
	datac => \INST_GPR|o_GPR_ALU_data_A\(0),
	datad => \INST_instruction_decoder|o_OPCODE\(1),
	combout => \INST_ALU|Mux7~8_combout\);

-- Location: LCCOMB_X15_Y19_N2
\INST_ALU|Mux7~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux7~9_combout\ = (\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_instruction_decoder|o_OPCODE\(1) & (\INST_GPR|o_GPR_ALU_data_A\(0))) # (!\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_ALU|Mux7~8_combout\))))) # 
-- (!\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_ALU|Mux7~8_combout\))) # (!\INST_instruction_decoder|o_OPCODE\(1) & (\INST_GPR|o_GPR_ALU_data_A\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(0),
	datab => \INST_instruction_decoder|o_OPCODE\(1),
	datac => \INST_GPR|o_GPR_ALU_data_A\(0),
	datad => \INST_ALU|Mux7~8_combout\,
	combout => \INST_ALU|Mux7~9_combout\);

-- Location: LCCOMB_X16_Y20_N12
\INST_ALU|ShiftRight0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftRight0~2_combout\ = (\INST_B_imm_multiplexer|o_DATA[2]~6_combout\ & ((\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & (\INST_ALU|ShiftRight0~0_combout\)) # (!\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & 
-- ((\INST_ALU|ShiftRight0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	datab => \INST_B_imm_multiplexer|o_DATA[2]~6_combout\,
	datac => \INST_ALU|ShiftRight0~0_combout\,
	datad => \INST_ALU|ShiftRight0~1_combout\,
	combout => \INST_ALU|ShiftRight0~2_combout\);

-- Location: LCCOMB_X16_Y21_N24
\INST_ALU|ShiftRight0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftRight0~3_combout\ = (!\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & ((\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & (\INST_GPR|o_GPR_ALU_data_A\(2))) # (!\INST_B_imm_multiplexer|o_DATA[1]~7_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_GPR|o_GPR_ALU_data_A\(2),
	datab => \INST_GPR|o_GPR_ALU_data_A\(0),
	datac => \INST_B_imm_multiplexer|o_DATA[1]~7_combout\,
	datad => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	combout => \INST_ALU|ShiftRight0~3_combout\);

-- Location: LCCOMB_X15_Y19_N18
\INST_ALU|ShiftRight0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftRight0~5_combout\ = (!\INST_B_imm_multiplexer|o_DATA[2]~6_combout\ & ((\INST_ALU|ShiftRight0~3_combout\) # ((\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & \INST_ALU|ShiftRight0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	datab => \INST_B_imm_multiplexer|o_DATA[2]~6_combout\,
	datac => \INST_ALU|ShiftRight0~4_combout\,
	datad => \INST_ALU|ShiftRight0~3_combout\,
	combout => \INST_ALU|ShiftRight0~5_combout\);

-- Location: LCCOMB_X15_Y19_N20
\INST_ALU|ShiftRight0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftRight0~6_combout\ = (\INST_ALU|Equal2~5_combout\ & ((\INST_ALU|ShiftRight0~2_combout\) # (\INST_ALU|ShiftRight0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|Equal2~5_combout\,
	datac => \INST_ALU|ShiftRight0~2_combout\,
	datad => \INST_ALU|ShiftRight0~5_combout\,
	combout => \INST_ALU|ShiftRight0~6_combout\);

-- Location: LCCOMB_X15_Y19_N6
\INST_ALU|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux7~0_combout\ = (\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_ALU|Add1~0_combout\) # ((\INST_instruction_decoder|o_OPCODE\(0))))) # (!\INST_instruction_decoder|o_OPCODE\(1) & (((!\INST_instruction_decoder|o_OPCODE\(0) & 
-- \INST_ALU|ShiftRight0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_ALU|Add1~0_combout\,
	datab => \INST_instruction_decoder|o_OPCODE\(1),
	datac => \INST_instruction_decoder|o_OPCODE\(0),
	datad => \INST_ALU|ShiftRight0~6_combout\,
	combout => \INST_ALU|Mux7~0_combout\);

-- Location: LCCOMB_X15_Y19_N4
\INST_ALU|Mux7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux7~1_combout\ = (\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & ((\INST_GPR|o_GPR_ALU_data_A\(0)) # (!\INST_ALU|Mux7~0_combout\))) # (!\INST_B_imm_multiplexer|o_DATA[0]~0_combout\ & 
-- (\INST_GPR|o_GPR_ALU_data_A\(0) & !\INST_ALU|Mux7~0_combout\)))) # (!\INST_instruction_decoder|o_OPCODE\(0) & (((\INST_ALU|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	datab => \INST_GPR|o_GPR_ALU_data_A\(0),
	datac => \INST_instruction_decoder|o_OPCODE\(0),
	datad => \INST_ALU|Mux7~0_combout\,
	combout => \INST_ALU|Mux7~1_combout\);

-- Location: LCCOMB_X15_Y19_N30
\INST_ALU|Mux7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux7~2_combout\ = (!\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_B_imm_multiplexer|o_DATA[0]~0_combout\))) # (!\INST_instruction_decoder|o_OPCODE\(1) & (!\INST_GPR|o_GPR_ALU_data_A\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(1),
	datab => \INST_GPR|o_GPR_ALU_data_A\(0),
	datac => \INST_instruction_decoder|o_OPCODE\(0),
	datad => \INST_B_imm_multiplexer|o_DATA[0]~0_combout\,
	combout => \INST_ALU|Mux7~2_combout\);

-- Location: LCCOMB_X15_Y19_N8
\INST_ALU|Mux7~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux7~3_combout\ = (\INST_ALU|Mux7~2_combout\) # ((\INST_instruction_decoder|o_OPCODE\(0) & (\INST_ALU|r_ALU_Result\(0) & \INST_instruction_decoder|o_OPCODE\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(0),
	datab => \INST_ALU|r_ALU_Result\(0),
	datac => \INST_ALU|Mux7~2_combout\,
	datad => \INST_instruction_decoder|o_OPCODE\(1),
	combout => \INST_ALU|Mux7~3_combout\);

-- Location: LCCOMB_X16_Y20_N18
\INST_ALU|ShiftLeft1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|ShiftLeft1~3_combout\ = (!\INST_B_imm_multiplexer|o_DATA[3]~5_combout\ & (!\INST_B_imm_multiplexer|o_DATA[2]~6_combout\ & (\INST_ALU|ShiftLeft1~2_combout\ & \INST_ALU|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_B_imm_multiplexer|o_DATA[3]~5_combout\,
	datab => \INST_B_imm_multiplexer|o_DATA[2]~6_combout\,
	datac => \INST_ALU|ShiftLeft1~2_combout\,
	datad => \INST_ALU|Equal2~2_combout\,
	combout => \INST_ALU|ShiftLeft1~3_combout\);

-- Location: LCCOMB_X15_Y19_N26
\INST_ALU|Mux7~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux7~5_combout\ = (\INST_instruction_decoder|o_OPCODE\(0) & (((\INST_instruction_decoder|o_OPCODE\(1))))) # (!\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_instruction_decoder|o_OPCODE\(1) & ((\INST_ALU|Add0~5_combout\))) # 
-- (!\INST_instruction_decoder|o_OPCODE\(1) & (\INST_ALU|r_ALU_Result\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(0),
	datab => \INST_ALU|r_ALU_Result\(0),
	datac => \INST_ALU|Add0~5_combout\,
	datad => \INST_instruction_decoder|o_OPCODE\(1),
	combout => \INST_ALU|Mux7~5_combout\);

-- Location: LCCOMB_X15_Y19_N16
\INST_ALU|Mux7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux7~4_combout\ = (\INST_instruction_decoder|o_carry~q\ & (\INST_ALU|Add0~5_combout\)) # (!\INST_instruction_decoder|o_carry~q\ & ((\INST_ALU|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_instruction_decoder|o_carry~q\,
	datac => \INST_ALU|Add0~5_combout\,
	datad => \INST_ALU|Add1~0_combout\,
	combout => \INST_ALU|Mux7~4_combout\);

-- Location: LCCOMB_X15_Y19_N0
\INST_ALU|Mux7~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux7~6_combout\ = (\INST_instruction_decoder|o_OPCODE\(0) & ((\INST_ALU|Mux7~5_combout\ & (\INST_ALU|ShiftLeft1~3_combout\)) # (!\INST_ALU|Mux7~5_combout\ & ((\INST_ALU|Mux7~4_combout\))))) # (!\INST_instruction_decoder|o_OPCODE\(0) & 
-- (((\INST_ALU|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(0),
	datab => \INST_ALU|ShiftLeft1~3_combout\,
	datac => \INST_ALU|Mux7~5_combout\,
	datad => \INST_ALU|Mux7~4_combout\,
	combout => \INST_ALU|Mux7~6_combout\);

-- Location: LCCOMB_X15_Y19_N10
\INST_ALU|Mux7~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux7~7_combout\ = (\INST_instruction_decoder|o_OPCODE\(2) & (\INST_instruction_decoder|o_OPCODE\(3))) # (!\INST_instruction_decoder|o_OPCODE\(2) & ((\INST_instruction_decoder|o_OPCODE\(3) & (\INST_ALU|Mux7~3_combout\)) # 
-- (!\INST_instruction_decoder|o_OPCODE\(3) & ((\INST_ALU|Mux7~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(2),
	datab => \INST_instruction_decoder|o_OPCODE\(3),
	datac => \INST_ALU|Mux7~3_combout\,
	datad => \INST_ALU|Mux7~6_combout\,
	combout => \INST_ALU|Mux7~7_combout\);

-- Location: LCCOMB_X15_Y19_N28
\INST_ALU|Mux7~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_ALU|Mux7~10_combout\ = (\INST_instruction_decoder|o_OPCODE\(2) & ((\INST_ALU|Mux7~7_combout\ & (\INST_ALU|Mux7~9_combout\)) # (!\INST_ALU|Mux7~7_combout\ & ((\INST_ALU|Mux7~1_combout\))))) # (!\INST_instruction_decoder|o_OPCODE\(2) & 
-- (((\INST_ALU|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_OPCODE\(2),
	datab => \INST_ALU|Mux7~9_combout\,
	datac => \INST_ALU|Mux7~1_combout\,
	datad => \INST_ALU|Mux7~7_combout\,
	combout => \INST_ALU|Mux7~10_combout\);

-- Location: FF_X15_Y19_N29
\INST_ALU|r_ALU_Result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_ALU|Mux7~10_combout\,
	ena => \INST_control_unit|r_state\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_ALU|r_ALU_Result\(0));

-- Location: LCCOMB_X28_Y20_N0
\INST_MEMORY_CONTROL|Mux65~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|Mux65~0_combout\ = (\INST_instruction_decoder|o_MEM_write_enable~q\ & (\INST_control_unit|r_state\(4) & \INST_instruction_decoder|o_Address_MEM\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_instruction_decoder|o_MEM_write_enable~q\,
	datac => \INST_control_unit|r_state\(4),
	datad => \INST_instruction_decoder|o_Address_MEM\(14),
	combout => \INST_MEMORY_CONTROL|Mux65~0_combout\);

-- Location: LCCOMB_X28_Y20_N20
\INST_MEMORY_CONTROL|o_MC_DISPLAY_data[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[1]~0_combout\ = (\INST_MEMORY_CONTROL|r_MEM_state\(0) & (!\INST_MEMORY_CONTROL|r_MEM_state\(1) & (!\INST_instruction_decoder|o_Address_MEM\(15) & \INST_MEMORY_CONTROL|Mux65~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEMORY_CONTROL|r_MEM_state\(0),
	datab => \INST_MEMORY_CONTROL|r_MEM_state\(1),
	datac => \INST_instruction_decoder|o_Address_MEM\(15),
	datad => \INST_MEMORY_CONTROL|Mux65~0_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[1]~0_combout\);

-- Location: FF_X29_Y20_N25
\INST_MEMORY_CONTROL|o_MC_DISPLAY_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_data_bus|o_MEMORY[0]~0_combout\,
	sload => VCC,
	ena => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data\(0));

-- Location: LCCOMB_X29_Y20_N26
\INST_MEMORY_CONTROL|o_MC_DISPLAY_data[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[1]~feeder_combout\ = \INST_data_bus|o_MEMORY[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_data_bus|o_MEMORY[1]~1_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[1]~feeder_combout\);

-- Location: FF_X29_Y20_N27
\INST_MEMORY_CONTROL|o_MC_DISPLAY_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[1]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data\(1));

-- Location: LCCOMB_X30_Y20_N24
\INST_MEMORY_CONTROL|o_MC_DISPLAY_data[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[2]~feeder_combout\ = \INST_data_bus|o_MEMORY[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_data_bus|o_MEMORY[2]~2_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[2]~feeder_combout\);

-- Location: FF_X30_Y20_N25
\INST_MEMORY_CONTROL|o_MC_DISPLAY_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[2]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data\(2));

-- Location: LCCOMB_X30_Y20_N6
\INST_MEMORY_CONTROL|o_MC_DISPLAY_data[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[3]~feeder_combout\ = \INST_data_bus|o_MEMORY[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_data_bus|o_MEMORY[3]~3_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[3]~feeder_combout\);

-- Location: FF_X30_Y20_N7
\INST_MEMORY_CONTROL|o_MC_DISPLAY_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[3]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data\(3));

-- Location: LCCOMB_X29_Y20_N8
\INST_MEMORY_CONTROL|o_MC_DISPLAY_data[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[4]~feeder_combout\ = \INST_data_bus|o_MEMORY[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_data_bus|o_MEMORY[4]~4_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[4]~feeder_combout\);

-- Location: FF_X29_Y20_N9
\INST_MEMORY_CONTROL|o_MC_DISPLAY_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[4]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data\(4));

-- Location: LCCOMB_X30_Y20_N0
\INST_MEMORY_CONTROL|o_MC_DISPLAY_data[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[5]~feeder_combout\ = \INST_data_bus|o_MEMORY[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_data_bus|o_MEMORY[5]~5_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[5]~feeder_combout\);

-- Location: FF_X30_Y20_N1
\INST_MEMORY_CONTROL|o_MC_DISPLAY_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[5]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data\(5));

-- Location: LCCOMB_X29_Y20_N30
\INST_MEMORY_CONTROL|o_MC_DISPLAY_data[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[6]~feeder_combout\ = \INST_data_bus|o_MEMORY[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_data_bus|o_MEMORY[6]~6_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[6]~feeder_combout\);

-- Location: FF_X29_Y20_N31
\INST_MEMORY_CONTROL|o_MC_DISPLAY_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[6]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data\(6));

-- Location: LCCOMB_X30_Y20_N26
\INST_MEMORY_CONTROL|o_MC_DISPLAY_data[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[7]~feeder_combout\ = \INST_data_bus|o_MEMORY[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_data_bus|o_MEMORY[7]~7_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[7]~feeder_combout\);

-- Location: FF_X30_Y20_N27
\INST_MEMORY_CONTROL|o_MC_DISPLAY_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[7]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_DISPLAY_data\(7));

-- Location: LCCOMB_X28_Y20_N14
\INST_MEMORY_CONTROL|Mux65~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|Mux65~1_combout\ = (\INST_MEMORY_CONTROL|o_MC_DISPLAY_write_enable~q\ & ((\INST_instruction_decoder|o_Address_MEM\(15)) # (!\INST_instruction_decoder|o_Address_MEM\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_instruction_decoder|o_Address_MEM\(15),
	datac => \INST_MEMORY_CONTROL|o_MC_DISPLAY_write_enable~q\,
	datad => \INST_instruction_decoder|o_Address_MEM\(14),
	combout => \INST_MEMORY_CONTROL|Mux65~1_combout\);

-- Location: LCCOMB_X28_Y20_N4
\INST_MEMORY_CONTROL|Mux65~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|Mux65~2_combout\ = (\INST_MEMORY_CONTROL|r_MEM_state\(0) & ((\INST_MEMORY_CONTROL|Mux65~1_combout\) # ((!\INST_instruction_decoder|o_Address_MEM\(15) & \INST_MEMORY_CONTROL|Mux65~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEMORY_CONTROL|r_MEM_state\(0),
	datab => \INST_instruction_decoder|o_Address_MEM\(15),
	datac => \INST_MEMORY_CONTROL|Mux65~1_combout\,
	datad => \INST_MEMORY_CONTROL|Mux65~0_combout\,
	combout => \INST_MEMORY_CONTROL|Mux65~2_combout\);

-- Location: FF_X28_Y20_N5
\INST_MEMORY_CONTROL|o_MC_DISPLAY_write_enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|Mux65~2_combout\,
	ena => \INST_MEMORY_CONTROL|ALT_INV_r_MEM_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_DISPLAY_write_enable~q\);

-- Location: LCCOMB_X26_Y22_N0
\INST_MEMORY_CONTROL|o_MC_GPIO_address[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_GPIO_address[0]~feeder_combout\ = \INST_instruction_decoder|o_Address_MEM\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_instruction_decoder|o_Address_MEM\(0),
	combout => \INST_MEMORY_CONTROL|o_MC_GPIO_address[0]~feeder_combout\);

-- Location: LCCOMB_X27_Y20_N16
\INST_MEMORY_CONTROL|o_MC_GPIO_address[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_GPIO_address[3]~0_combout\ = (\INST_MEMORY_CONTROL|r_MEM_state\(0) & (!\INST_MEMORY_CONTROL|r_MEM_state\(1) & (!\INST_instruction_decoder|o_Address_MEM\(14) & \INST_instruction_decoder|o_Address_MEM\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEMORY_CONTROL|r_MEM_state\(0),
	datab => \INST_MEMORY_CONTROL|r_MEM_state\(1),
	datac => \INST_instruction_decoder|o_Address_MEM\(14),
	datad => \INST_instruction_decoder|o_Address_MEM\(15),
	combout => \INST_MEMORY_CONTROL|o_MC_GPIO_address[3]~0_combout\);

-- Location: FF_X26_Y22_N1
\INST_MEMORY_CONTROL|o_MC_GPIO_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_GPIO_address[0]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_GPIO_address[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_GPIO_address\(0));

-- Location: FF_X26_Y22_N19
\INST_MEMORY_CONTROL|o_MC_GPIO_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_instruction_decoder|o_Address_MEM\(1),
	sload => VCC,
	ena => \INST_MEMORY_CONTROL|o_MC_GPIO_address[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_GPIO_address\(1));

-- Location: FF_X26_Y22_N17
\INST_MEMORY_CONTROL|o_MC_GPIO_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_instruction_decoder|o_Address_MEM\(2),
	sload => VCC,
	ena => \INST_MEMORY_CONTROL|o_MC_GPIO_address[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_GPIO_address\(2));

-- Location: LCCOMB_X26_Y22_N22
\INST_MEMORY_CONTROL|o_MC_GPIO_address[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_GPIO_address[3]~feeder_combout\ = \INST_instruction_decoder|o_Address_MEM\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_instruction_decoder|o_Address_MEM\(3),
	combout => \INST_MEMORY_CONTROL|o_MC_GPIO_address[3]~feeder_combout\);

-- Location: FF_X26_Y22_N23
\INST_MEMORY_CONTROL|o_MC_GPIO_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_GPIO_address[3]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_GPIO_address[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_GPIO_address\(3));

-- Location: LCCOMB_X28_Y20_N24
\INST_MEMORY_CONTROL|Mux66~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|Mux66~0_combout\ = (\INST_MEMORY_CONTROL|o_MC_GPIO_write_enable~q\ & ((\INST_instruction_decoder|o_Address_MEM\(14)) # (!\INST_instruction_decoder|o_Address_MEM\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEMORY_CONTROL|o_MC_GPIO_write_enable~q\,
	datab => \INST_instruction_decoder|o_Address_MEM\(15),
	datad => \INST_instruction_decoder|o_Address_MEM\(14),
	combout => \INST_MEMORY_CONTROL|Mux66~0_combout\);

-- Location: LCCOMB_X28_Y20_N10
\INST_MEMORY_CONTROL|Mux66~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|Mux66~2_combout\ = (\INST_MEMORY_CONTROL|r_MEM_state\(0) & ((\INST_MEMORY_CONTROL|Mux66~0_combout\) # ((\INST_instruction_decoder|o_Address_MEM\(15) & \INST_MEMORY_CONTROL|Mux66~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEMORY_CONTROL|r_MEM_state\(0),
	datab => \INST_MEMORY_CONTROL|Mux66~0_combout\,
	datac => \INST_instruction_decoder|o_Address_MEM\(15),
	datad => \INST_MEMORY_CONTROL|Mux66~1_combout\,
	combout => \INST_MEMORY_CONTROL|Mux66~2_combout\);

-- Location: FF_X28_Y20_N11
\INST_MEMORY_CONTROL|o_MC_GPIO_write_enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|Mux66~2_combout\,
	ena => \INST_MEMORY_CONTROL|ALT_INV_r_MEM_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_GPIO_write_enable~q\);

-- Location: LCCOMB_X30_Y20_N28
\INST_MEMORY_CONTROL|o_MC_GPIO_data[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_GPIO_data[0]~feeder_combout\ = \INST_data_bus|o_MEMORY[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_data_bus|o_MEMORY[0]~0_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_GPIO_data[0]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N28
\INST_MEMORY_CONTROL|o_MC_GPIO_data[6]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_GPIO_data[6]~0_combout\ = (\INST_MEMORY_CONTROL|r_MEM_state\(0) & (!\INST_MEMORY_CONTROL|r_MEM_state\(1) & (\INST_instruction_decoder|o_Address_MEM\(15) & \INST_MEMORY_CONTROL|Mux66~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEMORY_CONTROL|r_MEM_state\(0),
	datab => \INST_MEMORY_CONTROL|r_MEM_state\(1),
	datac => \INST_instruction_decoder|o_Address_MEM\(15),
	datad => \INST_MEMORY_CONTROL|Mux66~1_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_GPIO_data[6]~0_combout\);

-- Location: FF_X30_Y20_N29
\INST_MEMORY_CONTROL|o_MC_GPIO_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_GPIO_data[0]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_GPIO_data[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_GPIO_data\(0));

-- Location: LCCOMB_X30_Y20_N22
\INST_MEMORY_CONTROL|o_MC_GPIO_data[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_GPIO_data[1]~feeder_combout\ = \INST_data_bus|o_MEMORY[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_data_bus|o_MEMORY[1]~1_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_GPIO_data[1]~feeder_combout\);

-- Location: FF_X30_Y20_N23
\INST_MEMORY_CONTROL|o_MC_GPIO_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_GPIO_data[1]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_GPIO_data[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_GPIO_data\(1));

-- Location: LCCOMB_X30_Y20_N16
\INST_MEMORY_CONTROL|o_MC_GPIO_data[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_GPIO_data[2]~feeder_combout\ = \INST_data_bus|o_MEMORY[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_data_bus|o_MEMORY[2]~2_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_GPIO_data[2]~feeder_combout\);

-- Location: FF_X30_Y20_N17
\INST_MEMORY_CONTROL|o_MC_GPIO_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_GPIO_data[2]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_GPIO_data[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_GPIO_data\(2));

-- Location: LCCOMB_X30_Y20_N14
\INST_MEMORY_CONTROL|o_MC_GPIO_data[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_GPIO_data[3]~feeder_combout\ = \INST_data_bus|o_MEMORY[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_data_bus|o_MEMORY[3]~3_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_GPIO_data[3]~feeder_combout\);

-- Location: FF_X30_Y20_N15
\INST_MEMORY_CONTROL|o_MC_GPIO_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_GPIO_data[3]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_GPIO_data[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_GPIO_data\(3));

-- Location: LCCOMB_X30_Y20_N4
\INST_MEMORY_CONTROL|o_MC_GPIO_data[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_GPIO_data[4]~feeder_combout\ = \INST_data_bus|o_MEMORY[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_data_bus|o_MEMORY[4]~4_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_GPIO_data[4]~feeder_combout\);

-- Location: FF_X30_Y20_N5
\INST_MEMORY_CONTROL|o_MC_GPIO_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_GPIO_data[4]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_GPIO_data[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_GPIO_data\(4));

-- Location: LCCOMB_X30_Y20_N10
\INST_MEMORY_CONTROL|o_MC_GPIO_data[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_GPIO_data[5]~feeder_combout\ = \INST_data_bus|o_MEMORY[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_data_bus|o_MEMORY[5]~5_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_GPIO_data[5]~feeder_combout\);

-- Location: FF_X30_Y20_N11
\INST_MEMORY_CONTROL|o_MC_GPIO_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_GPIO_data[5]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_GPIO_data[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_GPIO_data\(5));

-- Location: LCCOMB_X30_Y20_N20
\INST_MEMORY_CONTROL|o_MC_GPIO_data[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_GPIO_data[6]~feeder_combout\ = \INST_data_bus|o_MEMORY[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_data_bus|o_MEMORY[6]~6_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_GPIO_data[6]~feeder_combout\);

-- Location: FF_X30_Y20_N21
\INST_MEMORY_CONTROL|o_MC_GPIO_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_GPIO_data[6]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_GPIO_data[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_GPIO_data\(6));

-- Location: LCCOMB_X30_Y20_N18
\INST_MEMORY_CONTROL|o_MC_GPIO_data[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_GPIO_data[7]~feeder_combout\ = \INST_data_bus|o_MEMORY[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_data_bus|o_MEMORY[7]~7_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_GPIO_data[7]~feeder_combout\);

-- Location: FF_X30_Y20_N19
\INST_MEMORY_CONTROL|o_MC_GPIO_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_GPIO_data[7]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_GPIO_data[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_GPIO_data\(7));

-- Location: LCCOMB_X26_Y22_N12
\INST_MEMORY_CONTROL|o_MC_I2C_address[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_I2C_address[0]~feeder_combout\ = \INST_instruction_decoder|o_Address_MEM\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_instruction_decoder|o_Address_MEM\(0),
	combout => \INST_MEMORY_CONTROL|o_MC_I2C_address[0]~feeder_combout\);

-- Location: LCCOMB_X27_Y20_N22
\INST_MEMORY_CONTROL|o_MC_I2C_address[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_I2C_address[0]~0_combout\ = (\INST_MEMORY_CONTROL|r_MEM_state\(0) & (!\INST_MEMORY_CONTROL|r_MEM_state\(1) & (\INST_instruction_decoder|o_Address_MEM\(14) & \INST_instruction_decoder|o_Address_MEM\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEMORY_CONTROL|r_MEM_state\(0),
	datab => \INST_MEMORY_CONTROL|r_MEM_state\(1),
	datac => \INST_instruction_decoder|o_Address_MEM\(14),
	datad => \INST_instruction_decoder|o_Address_MEM\(15),
	combout => \INST_MEMORY_CONTROL|o_MC_I2C_address[0]~0_combout\);

-- Location: FF_X26_Y22_N13
\INST_MEMORY_CONTROL|o_MC_I2C_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_I2C_address[0]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_I2C_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_I2C_address\(0));

-- Location: FF_X26_Y22_N3
\INST_MEMORY_CONTROL|o_MC_I2C_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_instruction_decoder|o_Address_MEM\(1),
	sload => VCC,
	ena => \INST_MEMORY_CONTROL|o_MC_I2C_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_I2C_address\(1));

-- Location: FF_X26_Y22_N25
\INST_MEMORY_CONTROL|o_MC_I2C_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	asdata => \INST_instruction_decoder|o_Address_MEM\(2),
	sload => VCC,
	ena => \INST_MEMORY_CONTROL|o_MC_I2C_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_I2C_address\(2));

-- Location: LCCOMB_X26_Y22_N10
\INST_MEMORY_CONTROL|o_MC_I2C_address[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_I2C_address[3]~feeder_combout\ = \INST_instruction_decoder|o_Address_MEM\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_instruction_decoder|o_Address_MEM\(3),
	combout => \INST_MEMORY_CONTROL|o_MC_I2C_address[3]~feeder_combout\);

-- Location: FF_X26_Y22_N11
\INST_MEMORY_CONTROL|o_MC_I2C_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_I2C_address[3]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_I2C_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_I2C_address\(3));

-- Location: LCCOMB_X28_Y20_N22
\INST_MEMORY_CONTROL|Mux67~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|Mux67~0_combout\ = (\INST_MEMORY_CONTROL|o_MC_I2c_write_enable~q\ & ((!\INST_instruction_decoder|o_Address_MEM\(14)) # (!\INST_instruction_decoder|o_Address_MEM\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEMORY_CONTROL|o_MC_I2c_write_enable~q\,
	datab => \INST_instruction_decoder|o_Address_MEM\(15),
	datad => \INST_instruction_decoder|o_Address_MEM\(14),
	combout => \INST_MEMORY_CONTROL|Mux67~0_combout\);

-- Location: LCCOMB_X28_Y20_N12
\INST_MEMORY_CONTROL|Mux67~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|Mux67~1_combout\ = (\INST_MEMORY_CONTROL|r_MEM_state\(0) & ((\INST_MEMORY_CONTROL|Mux67~0_combout\) # ((\INST_MEMORY_CONTROL|Mux65~0_combout\ & \INST_instruction_decoder|o_Address_MEM\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEMORY_CONTROL|Mux67~0_combout\,
	datab => \INST_MEMORY_CONTROL|Mux65~0_combout\,
	datac => \INST_instruction_decoder|o_Address_MEM\(15),
	datad => \INST_MEMORY_CONTROL|r_MEM_state\(0),
	combout => \INST_MEMORY_CONTROL|Mux67~1_combout\);

-- Location: FF_X28_Y20_N13
\INST_MEMORY_CONTROL|o_MC_I2c_write_enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|Mux67~1_combout\,
	ena => \INST_MEMORY_CONTROL|ALT_INV_r_MEM_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_I2c_write_enable~q\);

-- Location: LCCOMB_X29_Y20_N20
\INST_MEMORY_CONTROL|o_MC_I2C_data[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_I2C_data[0]~feeder_combout\ = \INST_data_bus|o_MEMORY[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_data_bus|o_MEMORY[0]~0_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_I2C_data[0]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N8
\INST_MEMORY_CONTROL|o_MC_I2C_data[7]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_I2C_data[7]~0_combout\ = (\INST_MEMORY_CONTROL|r_MEM_state\(0) & (!\INST_MEMORY_CONTROL|r_MEM_state\(1) & (\INST_instruction_decoder|o_Address_MEM\(15) & \INST_MEMORY_CONTROL|Mux65~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEMORY_CONTROL|r_MEM_state\(0),
	datab => \INST_MEMORY_CONTROL|r_MEM_state\(1),
	datac => \INST_instruction_decoder|o_Address_MEM\(15),
	datad => \INST_MEMORY_CONTROL|Mux65~0_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_I2C_data[7]~0_combout\);

-- Location: FF_X29_Y20_N21
\INST_MEMORY_CONTROL|o_MC_I2C_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_I2C_data[0]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_I2C_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_I2C_data\(0));

-- Location: LCCOMB_X29_Y20_N10
\INST_MEMORY_CONTROL|o_MC_I2C_data[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_I2C_data[1]~feeder_combout\ = \INST_data_bus|o_MEMORY[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_data_bus|o_MEMORY[1]~1_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_I2C_data[1]~feeder_combout\);

-- Location: FF_X29_Y20_N11
\INST_MEMORY_CONTROL|o_MC_I2C_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_I2C_data[1]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_I2C_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_I2C_data\(1));

-- Location: LCCOMB_X29_Y20_N16
\INST_MEMORY_CONTROL|o_MC_I2C_data[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_I2C_data[2]~feeder_combout\ = \INST_data_bus|o_MEMORY[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_data_bus|o_MEMORY[2]~2_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_I2C_data[2]~feeder_combout\);

-- Location: FF_X29_Y20_N17
\INST_MEMORY_CONTROL|o_MC_I2C_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_I2C_data[2]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_I2C_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_I2C_data\(2));

-- Location: LCCOMB_X29_Y20_N18
\INST_MEMORY_CONTROL|o_MC_I2C_data[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_I2C_data[3]~feeder_combout\ = \INST_data_bus|o_MEMORY[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_data_bus|o_MEMORY[3]~3_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_I2C_data[3]~feeder_combout\);

-- Location: FF_X29_Y20_N19
\INST_MEMORY_CONTROL|o_MC_I2C_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_I2C_data[3]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_I2C_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_I2C_data\(3));

-- Location: LCCOMB_X29_Y20_N12
\INST_MEMORY_CONTROL|o_MC_I2C_data[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_I2C_data[4]~feeder_combout\ = \INST_data_bus|o_MEMORY[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_data_bus|o_MEMORY[4]~4_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_I2C_data[4]~feeder_combout\);

-- Location: FF_X29_Y20_N13
\INST_MEMORY_CONTROL|o_MC_I2C_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_I2C_data[4]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_I2C_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_I2C_data\(4));

-- Location: LCCOMB_X29_Y20_N22
\INST_MEMORY_CONTROL|o_MC_I2C_data[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_I2C_data[5]~feeder_combout\ = \INST_data_bus|o_MEMORY[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_data_bus|o_MEMORY[5]~5_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_I2C_data[5]~feeder_combout\);

-- Location: FF_X29_Y20_N23
\INST_MEMORY_CONTROL|o_MC_I2C_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_I2C_data[5]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_I2C_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_I2C_data\(5));

-- Location: LCCOMB_X29_Y20_N28
\INST_MEMORY_CONTROL|o_MC_I2C_data[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_I2C_data[6]~feeder_combout\ = \INST_data_bus|o_MEMORY[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_data_bus|o_MEMORY[6]~6_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_I2C_data[6]~feeder_combout\);

-- Location: FF_X29_Y20_N29
\INST_MEMORY_CONTROL|o_MC_I2C_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_I2C_data[6]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_I2C_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_I2C_data\(6));

-- Location: LCCOMB_X29_Y20_N2
\INST_MEMORY_CONTROL|o_MC_I2C_data[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \INST_MEMORY_CONTROL|o_MC_I2C_data[7]~feeder_combout\ = \INST_data_bus|o_MEMORY[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_data_bus|o_MEMORY[7]~7_combout\,
	combout => \INST_MEMORY_CONTROL|o_MC_I2C_data[7]~feeder_combout\);

-- Location: FF_X29_Y20_N3
\INST_MEMORY_CONTROL|o_MC_I2C_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CORE_CLK~inputclkctrl_outclk\,
	d => \INST_MEMORY_CONTROL|o_MC_I2C_data[7]~feeder_combout\,
	ena => \INST_MEMORY_CONTROL|o_MC_I2C_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_MEMORY_CONTROL|o_MC_I2C_data\(7));

-- Location: IOIBUF_X19_Y29_N15
\i_MC_I2C_busy~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_MC_I2C_busy,
	o => \i_MC_I2C_busy~input_o\);

ww_o_DATA(0) <= \o_DATA[0]~output_o\;

ww_o_DATA(1) <= \o_DATA[1]~output_o\;

ww_o_DATA(2) <= \o_DATA[2]~output_o\;

ww_o_DATA(3) <= \o_DATA[3]~output_o\;

ww_o_DATA(4) <= \o_DATA[4]~output_o\;

ww_o_DATA(5) <= \o_DATA[5]~output_o\;

ww_o_DATA(6) <= \o_DATA[6]~output_o\;

ww_o_DATA(7) <= \o_DATA[7]~output_o\;

ww_o_STATE(0) <= \o_STATE[0]~output_o\;

ww_o_STATE(1) <= \o_STATE[1]~output_o\;

ww_o_STATE(2) <= \o_STATE[2]~output_o\;

ww_o_STATE(3) <= \o_STATE[3]~output_o\;

ww_o_STATE(4) <= \o_STATE[4]~output_o\;

ww_o_STATE(5) <= \o_STATE[5]~output_o\;

ww_o_STATE(6) <= \o_STATE[6]~output_o\;

ww_o_MC_DISPLAY_data(0) <= \o_MC_DISPLAY_data[0]~output_o\;

ww_o_MC_DISPLAY_data(1) <= \o_MC_DISPLAY_data[1]~output_o\;

ww_o_MC_DISPLAY_data(2) <= \o_MC_DISPLAY_data[2]~output_o\;

ww_o_MC_DISPLAY_data(3) <= \o_MC_DISPLAY_data[3]~output_o\;

ww_o_MC_DISPLAY_data(4) <= \o_MC_DISPLAY_data[4]~output_o\;

ww_o_MC_DISPLAY_data(5) <= \o_MC_DISPLAY_data[5]~output_o\;

ww_o_MC_DISPLAY_data(6) <= \o_MC_DISPLAY_data[6]~output_o\;

ww_o_MC_DISPLAY_data(7) <= \o_MC_DISPLAY_data[7]~output_o\;

ww_o_MC_DISPLAY_write_enable <= \o_MC_DISPLAY_write_enable~output_o\;

ww_o_MC_GPIO_address(0) <= \o_MC_GPIO_address[0]~output_o\;

ww_o_MC_GPIO_address(1) <= \o_MC_GPIO_address[1]~output_o\;

ww_o_MC_GPIO_address(2) <= \o_MC_GPIO_address[2]~output_o\;

ww_o_MC_GPIO_address(3) <= \o_MC_GPIO_address[3]~output_o\;

ww_o_MC_GPIO_write_enable <= \o_MC_GPIO_write_enable~output_o\;

ww_o_MC_GPIO_data(0) <= \o_MC_GPIO_data[0]~output_o\;

ww_o_MC_GPIO_data(1) <= \o_MC_GPIO_data[1]~output_o\;

ww_o_MC_GPIO_data(2) <= \o_MC_GPIO_data[2]~output_o\;

ww_o_MC_GPIO_data(3) <= \o_MC_GPIO_data[3]~output_o\;

ww_o_MC_GPIO_data(4) <= \o_MC_GPIO_data[4]~output_o\;

ww_o_MC_GPIO_data(5) <= \o_MC_GPIO_data[5]~output_o\;

ww_o_MC_GPIO_data(6) <= \o_MC_GPIO_data[6]~output_o\;

ww_o_MC_GPIO_data(7) <= \o_MC_GPIO_data[7]~output_o\;

ww_o_MC_I2C_address(0) <= \o_MC_I2C_address[0]~output_o\;

ww_o_MC_I2C_address(1) <= \o_MC_I2C_address[1]~output_o\;

ww_o_MC_I2C_address(2) <= \o_MC_I2C_address[2]~output_o\;

ww_o_MC_I2C_address(3) <= \o_MC_I2C_address[3]~output_o\;

ww_o_MC_I2C_write_enable <= \o_MC_I2C_write_enable~output_o\;

ww_o_MC_I2C_data(0) <= \o_MC_I2C_data[0]~output_o\;

ww_o_MC_I2C_data(1) <= \o_MC_I2C_data[1]~output_o\;

ww_o_MC_I2C_data(2) <= \o_MC_I2C_data[2]~output_o\;

ww_o_MC_I2C_data(3) <= \o_MC_I2C_data[3]~output_o\;

ww_o_MC_I2C_data(4) <= \o_MC_I2C_data[4]~output_o\;

ww_o_MC_I2C_data(5) <= \o_MC_I2C_data[5]~output_o\;

ww_o_MC_I2C_data(6) <= \o_MC_I2C_data[6]~output_o\;

ww_o_MC_I2C_data(7) <= \o_MC_I2C_data[7]~output_o\;

ww_o_INTERRUPT_ack <= \o_INTERRUPT_ack~output_o\;
END structure;


