// Seed: 4094326803
module module_0 (
    input  uwire id_0
    , id_5, id_6,
    output tri1  id_1,
    input  uwire id_2,
    output tri   id_3
);
  logic id_7;
  assign id_5 = id_2;
  wire id_8;
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input tri id_2,
    output tri id_3,
    input tri1 id_4,
    output uwire id_5,
    output wor id_6,
    input supply1 id_7,
    output wor id_8,
    output tri id_9,
    output wor id_10,
    input tri0 id_11,
    input tri id_12,
    output tri1 id_13,
    input tri1 id_14,
    input wire id_15,
    input wor id_16
);
  wire id_18;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_4,
      id_3
  );
endmodule
