# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project lab7_ek
# Compile of keyexpansion.sv was successful.
# Compile of keyexpansion_tb.sv was successful.
# Compile of RCon.sv was successful.
# Compile of ROTWORD.sv was successful.
# Compile of SUBBYTES.sv was successful.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# Compile of ROTWORD_tb.sv was successful.
# Compile of SHIFTROWS.sv was successful.
# Compile of SHIFTROWS_tb.sv was successful.
# Compile of XTIMES.sv was successful.
# Compile of XTIMES_tb.sv was successful.
# Compile of MIXCOLUMNS.sv was successful.
# Compile of MIXCOLUMNS_tb.sv was successful.
# 16 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core -voptargs=+acc
# vsim -gui work.testbench_aes_core -voptargs="+acc" 
# Start time: 16:42:11 on Oct 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_starter.sv(89): Module 'CIPHER' is not defined.
#  For instance 'pc' at path 'testbench_aes_core.dut'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 16:42:11 on Oct 27,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# Compile of keyexpansion.sv was successful.
# Compile of keyexpansion_tb.sv was successful.
# Compile of RCon.sv was successful.
# Compile of ROTWORD.sv was successful.
# Compile of SUBBYTES.sv was successful.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# Compile of ROTWORD_tb.sv was successful.
# Compile of SHIFTROWS.sv was successful.
# Compile of SHIFTROWS_tb.sv was successful.
# Compile of XTIMES.sv was successful.
# Compile of XTIMES_tb.sv was successful.
# Compile of MIXCOLUMNS.sv was successful.
# Compile of MIXCOLUMNS_tb.sv was successful.
# 16 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.aes_core_tb
# vsim -gui -voptargs="+acc" work.aes_core_tb 
# Start time: 16:43:27 on Oct 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_starter.sv(89): Module 'CIPHER' is not defined.
#  For instance 'pc' at path 'aes_core_tb.dut'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 16:43:28 on Oct 27,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# Compile of keyexpansion.sv was successful.
# Compile of keyexpansion_tb.sv was successful.
# Compile of RCon.sv was successful.
# Compile of ROTWORD.sv was successful.
# Compile of SUBBYTES.sv was successful.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# Compile of ROTWORD_tb.sv was successful.
# Compile of SHIFTROWS.sv was successful.
# Compile of SHIFTROWS_tb.sv was successful.
# Compile of XTIMES.sv was successful.
# Compile of XTIMES_tb.sv was successful.
# Compile of MIXCOLUMNS.sv was successful.
# Compile of MIXCOLUMNS_tb.sv was successful.
# Compile of CIPHER.sv was successful.
# 17 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.aes_core_tb
# vsim -gui -voptargs="+acc" work.aes_core_tb 
# Start time: 16:44:35 on Oct 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "CIPHER(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
add wave -position insertpoint  \
sim:/aes_core_tb/plaintext \
sim:/aes_core_tb/load \
sim:/aes_core_tb/key \
sim:/aes_core_tb/expected \
sim:/aes_core_tb/done \
sim:/aes_core_tb/cyphertext \
sim:/aes_core_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ekendrick  Hostname: 6CJZ0R3  ProcessID: 10696
#           Attempting to use alternate WLF file "./wlft1jqvxy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1jqvxy
run 300
run 300
run 300
run 1000
# Compile of keyexpansion.sv was successful.
# Compile of keyexpansion_tb.sv was successful.
# Compile of RCon.sv was successful.
# Compile of ROTWORD.sv was successful.
# Compile of SUBBYTES.sv was successful.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# Compile of ROTWORD_tb.sv was successful.
# Compile of SHIFTROWS.sv was successful.
# Compile of SHIFTROWS_tb.sv was successful.
# Compile of XTIMES.sv was successful.
# Compile of XTIMES_tb.sv was successful.
# Compile of MIXCOLUMNS.sv was successful.
# Compile of MIXCOLUMNS_tb.sv was successful.
# Compile of CIPHER.sv was successful.
# 17 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 1000
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 1000
# End time: 17:04:23 on Oct 27,2025, Elapsed time: 0:19:48
# Errors: 0, Warnings: 2
