[2025-09-17 05:26:54] START suite=qualcomm_srv trace=srv396_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv396_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2574652 heartbeat IPC: 3.884 cumulative IPC: 3.884 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5003712 cumulative IPC: 3.997 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5003712 cumulative IPC: 3.997 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 5003713 heartbeat IPC: 4.117 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 13539851 heartbeat IPC: 1.171 cumulative IPC: 1.171 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 22046587 heartbeat IPC: 1.176 cumulative IPC: 1.174 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000017 cycles: 30539641 heartbeat IPC: 1.177 cumulative IPC: 1.175 (Simulation time: 00 hr 04 min 43 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv396_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000021 cycles: 39110082 heartbeat IPC: 1.167 cumulative IPC: 1.173 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 70000025 cycles: 47712997 heartbeat IPC: 1.162 cumulative IPC: 1.171 (Simulation time: 00 hr 06 min 57 sec)
Heartbeat CPU 0 instructions: 80000025 cycles: 56297209 heartbeat IPC: 1.165 cumulative IPC: 1.17 (Simulation time: 00 hr 08 min 02 sec)
Heartbeat CPU 0 instructions: 90000026 cycles: 64885833 heartbeat IPC: 1.164 cumulative IPC: 1.169 (Simulation time: 00 hr 09 min 14 sec)
Heartbeat CPU 0 instructions: 100000030 cycles: 73465182 heartbeat IPC: 1.166 cumulative IPC: 1.169 (Simulation time: 00 hr 10 min 23 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv396_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000031 cycles: 81954407 heartbeat IPC: 1.178 cumulative IPC: 1.17 (Simulation time: 00 hr 11 min 31 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 85431466 cumulative IPC: 1.171 (Simulation time: 00 hr 12 min 41 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 85431466 cumulative IPC: 1.171 (Simulation time: 00 hr 12 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv396_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.171 instructions: 100000001 cycles: 85431466
CPU 0 Branch Prediction Accuracy: 92.43% MPKI: 13.44 Average ROB Occupancy at Mispredict: 28.07
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08508
BRANCH_INDIRECT: 0.3682
BRANCH_CONDITIONAL: 11.61
BRANCH_DIRECT_CALL: 0.4203
BRANCH_INDIRECT_CALL: 0.5446
BRANCH_RETURN: 0.4058


====Backend Stall Breakdown====
ROB_STALL: 24382
LQ_STALL: 0
SQ_STALL: 36761


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 7.040716

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 24382

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 3463

cpu0->cpu0_STLB TOTAL        ACCESS:    2120601 HIT:    2119867 MISS:        734 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2120601 HIT:    2119867 MISS:        734 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 106 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9470540 HIT:    8569585 MISS:     900955 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7743876 HIT:    6941608 MISS:     802268 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     578946 HIT:     506242 MISS:      72704 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1146410 HIT:    1121201 MISS:      25209 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1308 HIT:        534 MISS:        774 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 29.92 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15833545 HIT:    7711512 MISS:    8122033 MSHR_MERGE:    2007306
cpu0->cpu0_L1I LOAD         ACCESS:   15833545 HIT:    7711512 MISS:    8122033 MSHR_MERGE:    2007306
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.21 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30622812 HIT:   26716323 MISS:    3906489 MSHR_MERGE:    1697080
cpu0->cpu0_L1D LOAD         ACCESS:   16757416 HIT:   14622994 MISS:    2134422 MSHR_MERGE:     505271
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13863923 HIT:   12093195 MISS:    1770728 MSHR_MERGE:    1191778
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1473 HIT:        134 MISS:       1339 MSHR_MERGE:         31
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.14 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12959271 HIT:   10642736 MISS:    2316535 MSHR_MERGE:    1185002
cpu0->cpu0_ITLB LOAD         ACCESS:   12959271 HIT:   10642736 MISS:    2316535 MSHR_MERGE:    1185002
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.012 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29143687 HIT:   27814974 MISS:    1328713 MSHR_MERGE:     339646
cpu0->cpu0_DTLB LOAD         ACCESS:   29143687 HIT:   27814974 MISS:    1328713 MSHR_MERGE:     339646
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.079 cycles
cpu0->LLC TOTAL        ACCESS:    1008922 HIT:    1003021 MISS:       5901 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     802268 HIT:     796555 MISS:       5713 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      72704 HIT:      72703 MISS:          1 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     133176 HIT:     133174 MISS:          2 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        774 HIT:        589 MISS:        185 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         10
  ROW_BUFFER_MISS:       5889
  AVG DBUS CONGESTED CYCLE: 2.99
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          2
  FULL:          0
Channel 0 REFRESHES ISSUED:       7120

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       552421       524632        68184          442
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           71           46           20
  STLB miss resolved @ L2C                0           72          355          225           14
  STLB miss resolved @ LLC                0           19          269          349           23
  STLB miss resolved @ MEM                0            0           78           82          100

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             201424        48515      1542603       145725            4
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            5           11            0
  STLB miss resolved @ L2C                0            3            2            2            0
  STLB miss resolved @ LLC                0           12           16           51            0
  STLB miss resolved @ MEM                0            0            1           14            2
[2025-09-17 05:39:35] END   suite=qualcomm_srv trace=srv396_ap (rc=0)
