{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519948325047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519948325067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 01 15:52:04 2018 " "Processing started: Thu Mar 01 15:52:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519948325067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519948325067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_3 -c Lab_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_3 -c Lab_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519948325067 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519948328450 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519948328451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab_3-a " "Found design unit 1: Lab_3-a" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519948356609 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab_3 " "Found entity 1: Lab_3" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519948356609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519948356609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab_3 " "Elaborating entity \"Lab_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519948356759 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SetLowDigit Lab_3.vhd(79) " "VHDL Process Statement warning at Lab_3.vhd(79): signal \"SetLowDigit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519948356779 "|Lab_3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SetHighDigit Lab_3.vhd(80) " "VHDL Process Statement warning at Lab_3.vhd(80): signal \"SetHighDigit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519948356779 "|Lab_3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SetLowDigit Lab_3.vhd(83) " "VHDL Process Statement warning at Lab_3.vhd(83): signal \"SetLowDigit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519948356779 "|Lab_3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SetHighDigit Lab_3.vhd(84) " "VHDL Process Statement warning at Lab_3.vhd(84): signal \"SetHighDigit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519948356779 "|Lab_3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SetLowDigit Lab_3.vhd(87) " "VHDL Process Statement warning at Lab_3.vhd(87): signal \"SetLowDigit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519948356779 "|Lab_3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SetHighDigit Lab_3.vhd(88) " "VHDL Process Statement warning at Lab_3.vhd(88): signal \"SetHighDigit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519948356779 "|Lab_3"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit\[0\] HighDigit\[0\]~_emulated HighDigit\[0\]~1 " "Register \"HighDigit\[0\]\" is converted into an equivalent circuit using register \"HighDigit\[0\]~_emulated\" and latch \"HighDigit\[0\]~1\"" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519948358615 "|Lab_3|HighDigit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit\[1\] HighDigit\[1\]~_emulated HighDigit\[1\]~5 " "Register \"HighDigit\[1\]\" is converted into an equivalent circuit using register \"HighDigit\[1\]~_emulated\" and latch \"HighDigit\[1\]~5\"" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519948358615 "|Lab_3|HighDigit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit\[2\] HighDigit\[2\]~_emulated HighDigit\[2\]~9 " "Register \"HighDigit\[2\]\" is converted into an equivalent circuit using register \"HighDigit\[2\]~_emulated\" and latch \"HighDigit\[2\]~9\"" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519948358615 "|Lab_3|HighDigit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit\[3\] HighDigit\[3\]~_emulated HighDigit\[3\]~13 " "Register \"HighDigit\[3\]\" is converted into an equivalent circuit using register \"HighDigit\[3\]~_emulated\" and latch \"HighDigit\[3\]~13\"" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519948358615 "|Lab_3|HighDigit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit\[0\] LowDigit\[0\]~_emulated LowDigit\[0\]~1 " "Register \"LowDigit\[0\]\" is converted into an equivalent circuit using register \"LowDigit\[0\]~_emulated\" and latch \"LowDigit\[0\]~1\"" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519948358615 "|Lab_3|LowDigit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit\[1\] LowDigit\[1\]~_emulated LowDigit\[1\]~5 " "Register \"LowDigit\[1\]\" is converted into an equivalent circuit using register \"LowDigit\[1\]~_emulated\" and latch \"LowDigit\[1\]~5\"" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519948358615 "|Lab_3|LowDigit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit\[2\] LowDigit\[2\]~_emulated LowDigit\[2\]~9 " "Register \"LowDigit\[2\]\" is converted into an equivalent circuit using register \"LowDigit\[2\]~_emulated\" and latch \"LowDigit\[2\]~9\"" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519948358615 "|Lab_3|LowDigit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit\[3\] LowDigit\[3\]~_emulated LowDigit\[3\]~13 " "Register \"LowDigit\[3\]\" is converted into an equivalent circuit using register \"LowDigit\[3\]~_emulated\" and latch \"LowDigit\[3\]~13\"" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519948358615 "|Lab_3|LowDigit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MinHighDigit\[0\] MinHighDigit\[0\]~_emulated MinHighDigit\[0\]~1 " "Register \"MinHighDigit\[0\]\" is converted into an equivalent circuit using register \"MinHighDigit\[0\]~_emulated\" and latch \"MinHighDigit\[0\]~1\"" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519948358615 "|Lab_3|MinHighDigit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MinHighDigit\[1\] MinHighDigit\[1\]~_emulated MinHighDigit\[1\]~5 " "Register \"MinHighDigit\[1\]\" is converted into an equivalent circuit using register \"MinHighDigit\[1\]~_emulated\" and latch \"MinHighDigit\[1\]~5\"" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519948358615 "|Lab_3|MinHighDigit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MinHighDigit\[2\] MinHighDigit\[2\]~_emulated MinHighDigit\[2\]~9 " "Register \"MinHighDigit\[2\]\" is converted into an equivalent circuit using register \"MinHighDigit\[2\]~_emulated\" and latch \"MinHighDigit\[2\]~9\"" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519948358615 "|Lab_3|MinHighDigit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MinHighDigit\[3\] MinHighDigit\[3\]~_emulated MinHighDigit\[3\]~13 " "Register \"MinHighDigit\[3\]\" is converted into an equivalent circuit using register \"MinHighDigit\[3\]~_emulated\" and latch \"MinHighDigit\[3\]~13\"" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519948358615 "|Lab_3|MinHighDigit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MinLowDigit\[0\] MinLowDigit\[0\]~_emulated MinLowDigit\[0\]~1 " "Register \"MinLowDigit\[0\]\" is converted into an equivalent circuit using register \"MinLowDigit\[0\]~_emulated\" and latch \"MinLowDigit\[0\]~1\"" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519948358615 "|Lab_3|MinLowDigit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MinLowDigit\[1\] MinLowDigit\[1\]~_emulated MinLowDigit\[1\]~5 " "Register \"MinLowDigit\[1\]\" is converted into an equivalent circuit using register \"MinLowDigit\[1\]~_emulated\" and latch \"MinLowDigit\[1\]~5\"" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519948358615 "|Lab_3|MinLowDigit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MinLowDigit\[2\] MinLowDigit\[2\]~_emulated MinLowDigit\[2\]~9 " "Register \"MinLowDigit\[2\]\" is converted into an equivalent circuit using register \"MinLowDigit\[2\]~_emulated\" and latch \"MinLowDigit\[2\]~9\"" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519948358615 "|Lab_3|MinLowDigit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MinLowDigit\[3\] MinLowDigit\[3\]~_emulated MinLowDigit\[3\]~13 " "Register \"MinLowDigit\[3\]\" is converted into an equivalent circuit using register \"MinLowDigit\[3\]~_emulated\" and latch \"MinLowDigit\[3\]~13\"" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519948358615 "|Lab_3|MinLowDigit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HourHighDigit\[0\] HourHighDigit\[0\]~_emulated HourHighDigit\[0\]~1 " "Register \"HourHighDigit\[0\]\" is converted into an equivalent circuit using register \"HourHighDigit\[0\]~_emulated\" and latch \"HourHighDigit\[0\]~1\"" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519948358615 "|Lab_3|HourHighDigit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HourHighDigit\[1\] HourHighDigit\[1\]~_emulated HourHighDigit\[1\]~5 " "Register \"HourHighDigit\[1\]\" is converted into an equivalent circuit using register \"HourHighDigit\[1\]~_emulated\" and latch \"HourHighDigit\[1\]~5\"" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519948358615 "|Lab_3|HourHighDigit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HourHighDigit\[2\] HourHighDigit\[2\]~_emulated HourHighDigit\[2\]~9 " "Register \"HourHighDigit\[2\]\" is converted into an equivalent circuit using register \"HourHighDigit\[2\]~_emulated\" and latch \"HourHighDigit\[2\]~9\"" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519948358615 "|Lab_3|HourHighDigit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HourHighDigit\[3\] HourHighDigit\[3\]~_emulated HourHighDigit\[3\]~13 " "Register \"HourHighDigit\[3\]\" is converted into an equivalent circuit using register \"HourHighDigit\[3\]~_emulated\" and latch \"HourHighDigit\[3\]~13\"" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519948358615 "|Lab_3|HourHighDigit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HourLowDigit\[0\] HourLowDigit\[0\]~_emulated HourLowDigit\[0\]~1 " "Register \"HourLowDigit\[0\]\" is converted into an equivalent circuit using register \"HourLowDigit\[0\]~_emulated\" and latch \"HourLowDigit\[0\]~1\"" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519948358615 "|Lab_3|HourLowDigit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HourLowDigit\[1\] HourLowDigit\[1\]~_emulated HourLowDigit\[1\]~5 " "Register \"HourLowDigit\[1\]\" is converted into an equivalent circuit using register \"HourLowDigit\[1\]~_emulated\" and latch \"HourLowDigit\[1\]~5\"" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519948358615 "|Lab_3|HourLowDigit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HourLowDigit\[2\] HourLowDigit\[2\]~_emulated HourLowDigit\[2\]~9 " "Register \"HourLowDigit\[2\]\" is converted into an equivalent circuit using register \"HourLowDigit\[2\]~_emulated\" and latch \"HourLowDigit\[2\]~9\"" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519948358615 "|Lab_3|HourLowDigit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HourLowDigit\[3\] HourLowDigit\[3\]~_emulated HourLowDigit\[3\]~13 " "Register \"HourLowDigit\[3\]\" is converted into an equivalent circuit using register \"HourLowDigit\[3\]~_emulated\" and latch \"HourLowDigit\[3\]~13\"" {  } { { "Lab_3.vhd" "" { Text "C:/intelFPGA_lite/17.1/lab_3/Lab_3.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519948358615 "|Lab_3|HourLowDigit[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1519948358615 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1519948359068 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1519948360188 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519948360188 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "233 " "Implemented 233 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1519948360408 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1519948360408 ""} { "Info" "ICUT_CUT_TM_LCELLS" "178 " "Implemented 178 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1519948360408 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1519948360408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "789 " "Peak virtual memory: 789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519948360468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 01 15:52:40 2018 " "Processing ended: Thu Mar 01 15:52:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519948360468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519948360468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519948360468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519948360468 ""}
