

================================================================
== Vitis HLS Report for 'ClefiaF0Xor_1'
================================================================
* Date:           Tue Dec  6 21:01:28 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.740 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    530|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    245|    -|
|Register         |        -|    -|     200|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     200|    775|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |clefia_s0_U  |ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |clefia_s1_U  |ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                     |        2|  0|   0|    0|   512|   16|     2|         4096|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln117_7_fu_403_p2      |         +|   0|  0|  13|           5|           2|
    |add_ln117_8_fu_413_p2      |         +|   0|  0|  13|           5|           2|
    |add_ln117_fu_378_p2        |         +|   0|  0|  13|           5|           1|
    |add_ln124_66_fu_341_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln124_67_fu_358_p2     |         +|   0|  0|  13|           5|           2|
    |add_ln124_68_fu_389_p2     |         +|   0|  0|  14|           9|           2|
    |add_ln124_69_fu_368_p2     |         +|   0|  0|  13|           5|           2|
    |add_ln124_70_fu_423_p2     |         +|   0|  0|  14|           9|           2|
    |add_ln124_71_fu_780_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln124_72_fu_827_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln124_73_fu_837_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln124_74_fu_890_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln124_75_fu_868_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln124_76_fu_928_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln124_fu_322_p2        |         +|   0|  0|  13|           5|           1|
    |add_ln162_2_fu_770_p2      |         +|   0|  0|  13|           5|           3|
    |add_ln162_fu_796_p2        |         +|   0|  0|  13|           5|           3|
    |select_ln131_59_fu_618_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_60_fu_660_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_61_fu_700_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_62_fu_742_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_63_fu_452_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_64_fu_494_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_65_fu_580_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_fu_538_p3     |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |grp_fu_302_p2              |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_132_fu_806_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_133_fu_811_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_134_fu_790_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_135_fu_816_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_136_fu_847_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_137_fu_852_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_138_fu_857_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_139_fu_900_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_140_fu_905_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_141_fu_910_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_142_fu_915_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_143_fu_938_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_144_fu_943_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_145_fu_948_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_146_fu_953_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_40_fu_514_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_41_fu_820_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_42_fu_861_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_43_fu_921_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_44_fu_959_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_fu_352_p2        |       xor|   0|  0|   8|           8|           8|
    |xor_ln132_59_fu_612_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_60_fu_654_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_61_fu_694_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_62_fu_736_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_63_fu_446_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_64_fu_488_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_65_fu_574_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_fu_532_p2        |       xor|   0|  0|   8|           8|           4|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 530|         346|         313|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |clefia_s0_address0       |  14|          3|    8|         24|
    |clefia_s1_address0       |  14|          3|    8|         24|
    |dst_address0             |  25|          5|    5|         25|
    |dst_address1             |  25|          5|    5|         25|
    |dst_d0                   |  20|          4|    8|         32|
    |dst_d1                   |  20|          4|    8|         32|
    |reg_297                  |   9|          2|    8|         16|
    |rk_address0              |  25|          5|    9|         45|
    |src_address0             |  25|          5|    5|         25|
    |src_address1             |  25|          5|    5|         25|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 245|         50|   72|        282|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                              |  4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |  1|   0|    1|          0|
    |ap_port_reg_dst_offset                 |  5|   0|    5|          0|
    |dst_offset_read_reg_996                |  5|   0|    5|          0|
    |dst_offset_read_reg_996_pp0_iter1_reg  |  5|   0|    5|          0|
    |reg_297                                |  8|   0|    8|          0|
    |reg_308                                |  8|   0|    8|          0|
    |rk_offset_cast_reg_1006                |  8|   0|    9|          1|
    |rk_offset_read_reg_966                 |  8|   0|    8|          0|
    |src_load_24_reg_1037                   |  8|   0|    8|          0|
    |src_offset_read_reg_971                |  5|   0|    5|          0|
    |src_offset_read_reg_971_pp0_iter1_reg  |  5|   0|    5|          0|
    |tmp_134_reg_1130                       |  1|   0|    1|          0|
    |tmp_142_reg_1073                       |  1|   0|    1|          0|
    |tmp_142_reg_1073_pp0_iter1_reg         |  1|   0|    1|          0|
    |tmp_144_reg_1104                       |  1|   0|    1|          0|
    |trunc_ln134_60_reg_1125                |  7|   0|    7|          0|
    |trunc_ln134_64_reg_1068                |  7|   0|    7|          0|
    |trunc_ln134_64_reg_1068_pp0_iter1_reg  |  7|   0|    7|          0|
    |trunc_ln134_65_reg_1099                |  7|   0|    7|          0|
    |x_assign_26_reg_1119                   |  8|   0|    8|          0|
    |x_assign_27_reg_1140                   |  8|   0|    8|          0|
    |x_assign_28_reg_1062                   |  8|   0|    8|          0|
    |x_assign_28_reg_1062_pp0_iter1_reg     |  8|   0|    8|          0|
    |x_assign_s_reg_1093                    |  8|   0|    8|          0|
    |xor_ln124_134_reg_1156                 |  8|   0|    8|          0|
    |xor_ln124_40_reg_1078                  |  8|   0|    8|          0|
    |xor_ln124_reg_1017                     |  8|   0|    8|          0|
    |z_19_reg_1083                          |  8|   0|    8|          0|
    |z_20_reg_1109                          |  8|   0|    8|          0|
    |z_21_reg_1135                          |  8|   0|    8|          0|
    |z_reg_1052                             |  8|   0|    8|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  |200|   0|  201|          1|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------+-----+-----+------------+---------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  ClefiaF0Xor.1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  ClefiaF0Xor.1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  ClefiaF0Xor.1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  ClefiaF0Xor.1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  ClefiaF0Xor.1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  ClefiaF0Xor.1|  return value|
|ap_ce         |   in|    1|  ap_ctrl_hs|  ClefiaF0Xor.1|  return value|
|dst_address0  |  out|    5|   ap_memory|            dst|         array|
|dst_ce0       |  out|    1|   ap_memory|            dst|         array|
|dst_we0       |  out|    1|   ap_memory|            dst|         array|
|dst_d0        |  out|    8|   ap_memory|            dst|         array|
|dst_address1  |  out|    5|   ap_memory|            dst|         array|
|dst_ce1       |  out|    1|   ap_memory|            dst|         array|
|dst_we1       |  out|    1|   ap_memory|            dst|         array|
|dst_d1        |  out|    8|   ap_memory|            dst|         array|
|dst_offset    |   in|    5|     ap_none|     dst_offset|        scalar|
|src_address0  |  out|    5|   ap_memory|            src|         array|
|src_ce0       |  out|    1|   ap_memory|            src|         array|
|src_q0        |   in|    8|   ap_memory|            src|         array|
|src_address1  |  out|    5|   ap_memory|            src|         array|
|src_ce1       |  out|    1|   ap_memory|            src|         array|
|src_q1        |   in|    8|   ap_memory|            src|         array|
|src_offset    |   in|    5|     ap_none|     src_offset|        scalar|
|rk_address0   |  out|    9|   ap_memory|             rk|         array|
|rk_ce0        |  out|    1|   ap_memory|             rk|         array|
|rk_q0         |   in|    8|   ap_memory|             rk|         array|
|rk_offset     |   in|    8|     ap_none|      rk_offset|        scalar|
+--------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 4, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.10>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rk_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rk_offset"   --->   Operation 10 'read' 'rk_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %src_offset"   --->   Operation 11 'read' 'src_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rk_offset_cast1 = zext i8 %rk_offset_read"   --->   Operation 12 'zext' 'rk_offset_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_offset_cast = zext i5 %src_offset_read"   --->   Operation 13 'zext' 'src_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %rk_offset_cast1" [clefia.c:121]   --->   Operation 14 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i8 %src, i64 0, i64 %src_offset_cast" [clefia.c:114]   --->   Operation 15 'getelementptr' 'src_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.78ns)   --->   "%add_ln124 = add i5 %src_offset_read, i5 1" [clefia.c:124]   --->   Operation 16 'add' 'add_ln124' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i5 %add_ln124" [clefia.c:124]   --->   Operation 17 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%src_addr_22 = getelementptr i8 %src, i64 0, i64 %zext_ln124" [clefia.c:124]   --->   Operation 18 'getelementptr' 'src_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%src_load = load i5 %src_addr" [clefia.c:124]   --->   Operation 19 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%rk_load = load i9 %rk_addr" [clefia.c:124]   --->   Operation 20 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%src_load_22 = load i5 %src_addr_22" [clefia.c:124]   --->   Operation 21 'load' 'src_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%dst_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %dst_offset"   --->   Operation 22 'read' 'dst_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%dst_offset_cast = zext i5 %dst_offset_read"   --->   Operation 23 'zext' 'dst_offset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%rk_offset_cast = zext i8 %rk_offset_read"   --->   Operation 24 'zext' 'rk_offset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i8 %dst, i64 0, i64 %dst_offset_cast" [clefia.c:114]   --->   Operation 25 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (2.32ns)   --->   "%src_load = load i5 %src_addr" [clefia.c:124]   --->   Operation 26 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 27 [1/1] (1.91ns)   --->   "%add_ln124_66 = add i9 %rk_offset_cast, i9 1" [clefia.c:124]   --->   Operation 27 'add' 'add_ln124_66' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln124_69 = zext i9 %add_ln124_66" [clefia.c:124]   --->   Operation 28 'zext' 'zext_ln124_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%rk_addr_44 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_69" [clefia.c:124]   --->   Operation 29 'getelementptr' 'rk_addr_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (3.25ns)   --->   "%rk_load = load i9 %rk_addr" [clefia.c:124]   --->   Operation 30 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_2 : Operation 31 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %rk_load, i8 %src_load" [clefia.c:124]   --->   Operation 31 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.78ns)   --->   "%add_ln124_67 = add i5 %src_offset_read, i5 2" [clefia.c:124]   --->   Operation 32 'add' 'add_ln124_67' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln124_70 = zext i5 %add_ln124_67" [clefia.c:124]   --->   Operation 33 'zext' 'zext_ln124_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%src_addr_23 = getelementptr i8 %src, i64 0, i64 %zext_ln124_70" [clefia.c:124]   --->   Operation 34 'getelementptr' 'src_addr_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (2.32ns)   --->   "%src_load_22 = load i5 %src_addr_22" [clefia.c:124]   --->   Operation 35 'load' 'src_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%rk_load_19 = load i9 %rk_addr_44" [clefia.c:124]   --->   Operation 36 'load' 'rk_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_2 : Operation 37 [1/1] (1.78ns)   --->   "%add_ln124_69 = add i5 %src_offset_read, i5 3" [clefia.c:124]   --->   Operation 37 'add' 'add_ln124_69' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln124_72 = zext i5 %add_ln124_69" [clefia.c:124]   --->   Operation 38 'zext' 'zext_ln124_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%src_addr_24 = getelementptr i8 %src, i64 0, i64 %zext_ln124_72" [clefia.c:124]   --->   Operation 39 'getelementptr' 'src_addr_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (2.32ns)   --->   "%src_load_23 = load i5 %src_addr_23" [clefia.c:124]   --->   Operation 40 'load' 'src_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 41 [2/2] (2.32ns)   --->   "%src_load_24 = load i5 %src_addr_24" [clefia.c:124]   --->   Operation 41 'load' 'src_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 42 [1/1] (1.78ns)   --->   "%add_ln117 = add i5 %dst_offset_read, i5 1" [clefia.c:117]   --->   Operation 42 'add' 'add_ln117' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i5 %add_ln117" [clefia.c:117]   --->   Operation 43 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%dst_addr_22 = getelementptr i8 %dst, i64 0, i64 %zext_ln117" [clefia.c:117]   --->   Operation 44 'getelementptr' 'dst_addr_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load, i5 %dst_addr" [clefia.c:117]   --->   Operation 45 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 46 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_22, i5 %dst_addr_22" [clefia.c:117]   --->   Operation 46 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 47 [1/1] (1.91ns)   --->   "%add_ln124_68 = add i9 %rk_offset_cast, i9 2" [clefia.c:124]   --->   Operation 47 'add' 'add_ln124_68' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln124_71 = zext i9 %add_ln124_68" [clefia.c:124]   --->   Operation 48 'zext' 'zext_ln124_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%rk_addr_45 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_71" [clefia.c:124]   --->   Operation 49 'getelementptr' 'rk_addr_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (3.25ns)   --->   "%rk_load_19 = load i9 %rk_addr_44" [clefia.c:124]   --->   Operation 50 'load' 'rk_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_3 : Operation 51 [1/1] (0.99ns)   --->   "%xor_ln124_38 = xor i8 %rk_load_19, i8 %src_load_22" [clefia.c:124]   --->   Operation 51 'xor' 'xor_ln124_38' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/2] (2.32ns)   --->   "%src_load_23 = load i5 %src_addr_23" [clefia.c:124]   --->   Operation 52 'load' 'src_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 53 [2/2] (3.25ns)   --->   "%rk_load_20 = load i9 %rk_addr_45" [clefia.c:124]   --->   Operation 53 'load' 'rk_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_3 : Operation 54 [1/2] (2.32ns)   --->   "%src_load_24 = load i5 %src_addr_24" [clefia.c:124]   --->   Operation 54 'load' 'src_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i8 %xor_ln124" [clefia.c:150]   --->   Operation 55 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150" [clefia.c:150]   --->   Operation 56 'getelementptr' 'clefia_s0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [clefia.c:150]   --->   Operation 57 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 58 [1/1] (1.78ns)   --->   "%add_ln117_7 = add i5 %dst_offset_read, i5 2" [clefia.c:117]   --->   Operation 58 'add' 'add_ln117_7' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln117_7 = zext i5 %add_ln117_7" [clefia.c:117]   --->   Operation 59 'zext' 'zext_ln117_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%dst_addr_23 = getelementptr i8 %dst, i64 0, i64 %zext_ln117_7" [clefia.c:117]   --->   Operation 60 'getelementptr' 'dst_addr_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.78ns)   --->   "%add_ln117_8 = add i5 %dst_offset_read, i5 3" [clefia.c:117]   --->   Operation 61 'add' 'add_ln117_8' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln117_8 = zext i5 %add_ln117_8" [clefia.c:117]   --->   Operation 62 'zext' 'zext_ln117_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%dst_addr_24 = getelementptr i8 %dst, i64 0, i64 %zext_ln117_8" [clefia.c:117]   --->   Operation 63 'getelementptr' 'dst_addr_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_23, i5 %dst_addr_23" [clefia.c:117]   --->   Operation 64 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 65 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_24, i5 %dst_addr_24" [clefia.c:117]   --->   Operation 65 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 5.75>
ST_4 : Operation 66 [1/1] (1.91ns)   --->   "%add_ln124_70 = add i9 %rk_offset_cast, i9 3" [clefia.c:124]   --->   Operation 66 'add' 'add_ln124_70' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln124_73 = zext i9 %add_ln124_70" [clefia.c:124]   --->   Operation 67 'zext' 'zext_ln124_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%rk_addr_46 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_73" [clefia.c:124]   --->   Operation 68 'getelementptr' 'rk_addr_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (3.25ns)   --->   "%rk_load_20 = load i9 %rk_addr_45" [clefia.c:124]   --->   Operation 69 'load' 'rk_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_4 : Operation 70 [1/1] (0.99ns)   --->   "%xor_ln124_39 = xor i8 %rk_load_20, i8 %src_load_23" [clefia.c:124]   --->   Operation 70 'xor' 'xor_ln124_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [2/2] (3.25ns)   --->   "%rk_load_21 = load i9 %rk_addr_46" [clefia.c:124]   --->   Operation 71 'load' 'rk_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_4 : Operation 72 [1/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [clefia.c:150]   --->   Operation 72 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i8 %xor_ln124_38" [clefia.c:151]   --->   Operation 73 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151" [clefia.c:151]   --->   Operation 74 'getelementptr' 'clefia_s1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (3.25ns)   --->   "%z_19 = load i8 %clefia_s1_addr" [clefia.c:151]   --->   Operation 75 'load' 'z_19' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_63)   --->   "%tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7" [clefia.c:131]   --->   Operation 76 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_63)   --->   "%xor_ln132_63 = xor i8 %z, i8 14" [clefia.c:132]   --->   Operation 77 'xor' 'xor_ln132_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_63 = select i1 %tmp_139, i8 %xor_ln132_63, i8 %z" [clefia.c:131]   --->   Operation 78 'select' 'select_ln131_63' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln134_63 = trunc i8 %select_ln131_63" [clefia.c:134]   --->   Operation 79 'trunc' 'trunc_ln134_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_63, i32 7" [clefia.c:134]   --->   Operation 80 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%x_assign_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_63, i1 %tmp_140" [clefia.c:134]   --->   Operation 81 'bitconcatenate' 'x_assign_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_64)   --->   "%tmp_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_63, i32 6" [clefia.c:131]   --->   Operation 82 'bitselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_64)   --->   "%xor_ln132_64 = xor i8 %x_assign_28, i8 14" [clefia.c:132]   --->   Operation 83 'xor' 'xor_ln132_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_64 = select i1 %tmp_141, i8 %xor_ln132_64, i8 %x_assign_28" [clefia.c:131]   --->   Operation 84 'select' 'select_ln131_64' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln134_64 = trunc i8 %select_ln131_64" [clefia.c:134]   --->   Operation 85 'trunc' 'trunc_ln134_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_64, i32 7" [clefia.c:134]   --->   Operation 86 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.75>
ST_5 : Operation 87 [1/2] (3.25ns)   --->   "%rk_load_21 = load i9 %rk_addr_46" [clefia.c:124]   --->   Operation 87 'load' 'rk_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_5 : Operation 88 [1/1] (0.99ns)   --->   "%xor_ln124_40 = xor i8 %rk_load_21, i8 %src_load_24" [clefia.c:124]   --->   Operation 88 'xor' 'xor_ln124_40' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/2] (3.25ns)   --->   "%z_19 = load i8 %clefia_s1_addr" [clefia.c:151]   --->   Operation 89 'load' 'z_19' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i8 %xor_ln124_39" [clefia.c:152]   --->   Operation 90 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%clefia_s0_addr_2 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152" [clefia.c:152]   --->   Operation 91 'getelementptr' 'clefia_s0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [2/2] (3.25ns)   --->   "%z_20 = load i8 %clefia_s0_addr_2" [clefia.c:152]   --->   Operation 92 'load' 'z_20' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_19, i32 7" [clefia.c:131]   --->   Operation 93 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%xor_ln132 = xor i8 %z_19, i8 14" [clefia.c:132]   --->   Operation 94 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_19" [clefia.c:131]   --->   Operation 95 'select' 'select_ln131' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i8 %select_ln131" [clefia.c:134]   --->   Operation 96 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7" [clefia.c:134]   --->   Operation 97 'bitselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_130" [clefia.c:134]   --->   Operation 98 'bitconcatenate' 'x_assign_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_65)   --->   "%tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6" [clefia.c:131]   --->   Operation 99 'bitselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_65)   --->   "%xor_ln132_65 = xor i8 %x_assign_s, i8 14" [clefia.c:132]   --->   Operation 100 'xor' 'xor_ln132_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_65 = select i1 %tmp_143, i8 %xor_ln132_65, i8 %x_assign_s" [clefia.c:131]   --->   Operation 101 'select' 'select_ln131_65' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln134_65 = trunc i8 %select_ln131_65" [clefia.c:134]   --->   Operation 102 'trunc' 'trunc_ln134_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_65, i32 7" [clefia.c:134]   --->   Operation 103 'bitselect' 'tmp_144' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.75>
ST_6 : Operation 104 [1/2] (3.25ns)   --->   "%z_20 = load i8 %clefia_s0_addr_2" [clefia.c:152]   --->   Operation 104 'load' 'z_20' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i8 %xor_ln124_40" [clefia.c:153]   --->   Operation 105 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%clefia_s1_addr_2 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153" [clefia.c:153]   --->   Operation 106 'getelementptr' 'clefia_s1_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [2/2] (3.25ns)   --->   "%z_21 = load i8 %clefia_s1_addr_2" [clefia.c:153]   --->   Operation 107 'load' 'z_21' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_59)   --->   "%tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_20, i32 7" [clefia.c:131]   --->   Operation 108 'bitselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_59)   --->   "%xor_ln132_59 = xor i8 %z_20, i8 14" [clefia.c:132]   --->   Operation 109 'xor' 'xor_ln132_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_59 = select i1 %tmp_131, i8 %xor_ln132_59, i8 %z_20" [clefia.c:131]   --->   Operation 110 'select' 'select_ln131_59' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln134_59 = trunc i8 %select_ln131_59" [clefia.c:134]   --->   Operation 111 'trunc' 'trunc_ln134_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_59, i32 7" [clefia.c:134]   --->   Operation 112 'bitselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%x_assign_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_59, i1 %tmp_132" [clefia.c:134]   --->   Operation 113 'bitconcatenate' 'x_assign_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_60)   --->   "%tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_59, i32 6" [clefia.c:131]   --->   Operation 114 'bitselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_60)   --->   "%xor_ln132_60 = xor i8 %x_assign_26, i8 14" [clefia.c:132]   --->   Operation 115 'xor' 'xor_ln132_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_60 = select i1 %tmp_133, i8 %xor_ln132_60, i8 %x_assign_26" [clefia.c:131]   --->   Operation 116 'select' 'select_ln131_60' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln134_60 = trunc i8 %select_ln131_60" [clefia.c:134]   --->   Operation 117 'trunc' 'trunc_ln134_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_60, i32 7" [clefia.c:134]   --->   Operation 118 'bitselect' 'tmp_134' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.74>
ST_7 : Operation 119 [1/2] (3.25ns)   --->   "%z_21 = load i8 %clefia_s1_addr_2" [clefia.c:153]   --->   Operation 119 'load' 'z_21' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%or_ln134_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_60, i1 %tmp_134" [clefia.c:134]   --->   Operation 120 'bitconcatenate' 'or_ln134_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_61)   --->   "%tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_21, i32 7" [clefia.c:131]   --->   Operation 121 'bitselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_61)   --->   "%xor_ln132_61 = xor i8 %z_21, i8 14" [clefia.c:132]   --->   Operation 122 'xor' 'xor_ln132_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_61 = select i1 %tmp_135, i8 %xor_ln132_61, i8 %z_21" [clefia.c:131]   --->   Operation 123 'select' 'select_ln131_61' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln134_61 = trunc i8 %select_ln131_61" [clefia.c:134]   --->   Operation 124 'trunc' 'trunc_ln134_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_61, i32 7" [clefia.c:134]   --->   Operation 125 'bitselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%x_assign_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_61, i1 %tmp_136" [clefia.c:134]   --->   Operation 126 'bitconcatenate' 'x_assign_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_62)   --->   "%tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_61, i32 6" [clefia.c:131]   --->   Operation 127 'bitselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_62)   --->   "%xor_ln132_62 = xor i8 %x_assign_27, i8 14" [clefia.c:132]   --->   Operation 128 'xor' 'xor_ln132_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_62 = select i1 %tmp_137, i8 %xor_ln132_62, i8 %x_assign_27" [clefia.c:131]   --->   Operation 129 'select' 'select_ln131_62' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln134_62 = trunc i8 %select_ln131_62" [clefia.c:134]   --->   Operation 130 'trunc' 'trunc_ln134_62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_62, i32 7" [clefia.c:134]   --->   Operation 131 'bitselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%or_ln134_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_62, i1 %tmp_138" [clefia.c:134]   --->   Operation 132 'bitconcatenate' 'or_ln134_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (1.78ns)   --->   "%add_ln162_2 = add i5 %src_offset_read, i5 4" [clefia.c:162]   --->   Operation 133 'add' 'add_ln162_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln162_2 = zext i5 %add_ln162_2" [clefia.c:162]   --->   Operation 134 'zext' 'zext_ln162_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%src_addr_25 = getelementptr i8 %src, i64 0, i64 %zext_ln162_2" [clefia.c:162]   --->   Operation 135 'getelementptr' 'src_addr_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (1.78ns)   --->   "%add_ln124_71 = add i5 %src_offset_read, i5 5" [clefia.c:124]   --->   Operation 136 'add' 'add_ln124_71' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln124_74 = zext i5 %add_ln124_71" [clefia.c:124]   --->   Operation 137 'zext' 'zext_ln124_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%src_addr_26 = getelementptr i8 %src, i64 0, i64 %zext_ln124_74" [clefia.c:124]   --->   Operation 138 'getelementptr' 'src_addr_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [2/2] (2.32ns)   --->   "%src_load_25 = load i5 %src_addr_25" [clefia.c:124]   --->   Operation 139 'load' 'src_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 140 [1/1] (0.99ns)   --->   "%xor_ln124_134 = xor i8 %or_ln134_s, i8 %or_ln134_5" [clefia.c:124]   --->   Operation 140 'xor' 'xor_ln124_134' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [2/2] (2.32ns)   --->   "%src_load_26 = load i5 %src_addr_26" [clefia.c:124]   --->   Operation 141 'load' 'src_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 5.63>
ST_8 : Operation 142 [1/1] (1.78ns)   --->   "%add_ln162 = add i5 %dst_offset_read, i5 4" [clefia.c:162]   --->   Operation 142 'add' 'add_ln162' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i5 %add_ln162" [clefia.c:162]   --->   Operation 143 'zext' 'zext_ln162' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%dst_addr_25 = getelementptr i8 %dst, i64 0, i64 %zext_ln162" [clefia.c:162]   --->   Operation 144 'getelementptr' 'dst_addr_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/2] (2.32ns)   --->   "%src_load_25 = load i5 %src_addr_25" [clefia.c:124]   --->   Operation 145 'load' 'src_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_41)   --->   "%xor_ln124_132 = xor i8 %src_load_25, i8 %x_assign_s" [clefia.c:124]   --->   Operation 146 'xor' 'xor_ln124_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_41)   --->   "%xor_ln124_133 = xor i8 %xor_ln124_132, i8 %z" [clefia.c:124]   --->   Operation 147 'xor' 'xor_ln124_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_41)   --->   "%xor_ln124_135 = xor i8 %xor_ln124_134, i8 %x_assign_27" [clefia.c:124]   --->   Operation 148 'xor' 'xor_ln124_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_41 = xor i8 %xor_ln124_135, i8 %xor_ln124_133" [clefia.c:124]   --->   Operation 149 'xor' 'xor_ln124_41' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (1.78ns)   --->   "%add_ln124_72 = add i5 %dst_offset_read, i5 5" [clefia.c:124]   --->   Operation 150 'add' 'add_ln124_72' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln124_75 = zext i5 %add_ln124_72" [clefia.c:124]   --->   Operation 151 'zext' 'zext_ln124_75' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%dst_addr_26 = getelementptr i8 %dst, i64 0, i64 %zext_ln124_75" [clefia.c:124]   --->   Operation 152 'getelementptr' 'dst_addr_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_41, i5 %dst_addr_25" [clefia.c:124]   --->   Operation 153 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 154 [1/1] (1.78ns)   --->   "%add_ln124_73 = add i5 %src_offset_read, i5 6" [clefia.c:124]   --->   Operation 154 'add' 'add_ln124_73' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln124_76 = zext i5 %add_ln124_73" [clefia.c:124]   --->   Operation 155 'zext' 'zext_ln124_76' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%src_addr_27 = getelementptr i8 %src, i64 0, i64 %zext_ln124_76" [clefia.c:124]   --->   Operation 156 'getelementptr' 'src_addr_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/2] (2.32ns)   --->   "%src_load_26 = load i5 %src_addr_26" [clefia.c:124]   --->   Operation 157 'load' 'src_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_42)   --->   "%xor_ln124_136 = xor i8 %src_load_26, i8 %x_assign_28" [clefia.c:124]   --->   Operation 158 'xor' 'xor_ln124_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_42)   --->   "%xor_ln124_137 = xor i8 %xor_ln124_136, i8 %z_19" [clefia.c:124]   --->   Operation 159 'xor' 'xor_ln124_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_42)   --->   "%xor_ln124_138 = xor i8 %xor_ln124_134, i8 %x_assign_26" [clefia.c:124]   --->   Operation 160 'xor' 'xor_ln124_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_42 = xor i8 %xor_ln124_138, i8 %xor_ln124_137" [clefia.c:124]   --->   Operation 161 'xor' 'xor_ln124_42' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_42, i5 %dst_addr_26" [clefia.c:124]   --->   Operation 162 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 163 [1/1] (1.78ns)   --->   "%add_ln124_75 = add i5 %src_offset_read, i5 7" [clefia.c:124]   --->   Operation 163 'add' 'add_ln124_75' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln124_78 = zext i5 %add_ln124_75" [clefia.c:124]   --->   Operation 164 'zext' 'zext_ln124_78' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%src_addr_28 = getelementptr i8 %src, i64 0, i64 %zext_ln124_78" [clefia.c:124]   --->   Operation 165 'getelementptr' 'src_addr_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [2/2] (2.32ns)   --->   "%src_load_27 = load i5 %src_addr_27" [clefia.c:124]   --->   Operation 166 'load' 'src_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 167 [2/2] (2.32ns)   --->   "%src_load_28 = load i5 %src_addr_28" [clefia.c:124]   --->   Operation 167 'load' 'src_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 9 <SV = 8> <Delay = 5.63>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%or_ln134_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_64, i1 %tmp_142" [clefia.c:134]   --->   Operation 168 'bitconcatenate' 'or_ln134_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_65, i1 %tmp_144" [clefia.c:134]   --->   Operation 169 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (1.78ns)   --->   "%add_ln124_74 = add i5 %dst_offset_read, i5 6" [clefia.c:124]   --->   Operation 170 'add' 'add_ln124_74' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln124_77 = zext i5 %add_ln124_74" [clefia.c:124]   --->   Operation 171 'zext' 'zext_ln124_77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%dst_addr_27 = getelementptr i8 %dst, i64 0, i64 %zext_ln124_77" [clefia.c:124]   --->   Operation 172 'getelementptr' 'dst_addr_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/2] (2.32ns)   --->   "%src_load_27 = load i5 %src_addr_27" [clefia.c:124]   --->   Operation 173 'load' 'src_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_43)   --->   "%xor_ln124_139 = xor i8 %src_load_27, i8 %x_assign_s" [clefia.c:124]   --->   Operation 174 'xor' 'xor_ln124_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_43)   --->   "%xor_ln124_140 = xor i8 %xor_ln124_139, i8 %z_20" [clefia.c:124]   --->   Operation 175 'xor' 'xor_ln124_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_43)   --->   "%xor_ln124_141 = xor i8 %or_ln, i8 %x_assign_27" [clefia.c:124]   --->   Operation 176 'xor' 'xor_ln124_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_43)   --->   "%xor_ln124_142 = xor i8 %xor_ln124_141, i8 %or_ln134_6" [clefia.c:124]   --->   Operation 177 'xor' 'xor_ln124_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_43 = xor i8 %xor_ln124_142, i8 %xor_ln124_140" [clefia.c:124]   --->   Operation 178 'xor' 'xor_ln124_43' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (1.78ns)   --->   "%add_ln124_76 = add i5 %dst_offset_read, i5 7" [clefia.c:124]   --->   Operation 179 'add' 'add_ln124_76' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln124_79 = zext i5 %add_ln124_76" [clefia.c:124]   --->   Operation 180 'zext' 'zext_ln124_79' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%dst_addr_28 = getelementptr i8 %dst, i64 0, i64 %zext_ln124_79" [clefia.c:124]   --->   Operation 181 'getelementptr' 'dst_addr_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_43, i5 %dst_addr_27" [clefia.c:124]   --->   Operation 182 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 183 [1/2] (2.32ns)   --->   "%src_load_28 = load i5 %src_addr_28" [clefia.c:124]   --->   Operation 183 'load' 'src_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_44)   --->   "%xor_ln124_143 = xor i8 %src_load_28, i8 %x_assign_28" [clefia.c:124]   --->   Operation 184 'xor' 'xor_ln124_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_44)   --->   "%xor_ln124_144 = xor i8 %xor_ln124_143, i8 %z_21" [clefia.c:124]   --->   Operation 185 'xor' 'xor_ln124_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_44)   --->   "%xor_ln124_145 = xor i8 %x_assign_26, i8 %or_ln" [clefia.c:124]   --->   Operation 186 'xor' 'xor_ln124_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_44)   --->   "%xor_ln124_146 = xor i8 %xor_ln124_145, i8 %or_ln134_6" [clefia.c:124]   --->   Operation 187 'xor' 'xor_ln124_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_44 = xor i8 %xor_ln124_146, i8 %xor_ln124_144" [clefia.c:124]   --->   Operation 188 'xor' 'xor_ln124_44' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_44, i5 %dst_addr_28" [clefia.c:124]   --->   Operation 189 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%ret_ln163 = ret" [clefia.c:163]   --->   Operation 190 'ret' 'ret_ln163' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ dst_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ src_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rk_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clefia_s0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ clefia_s1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rk_offset_read   (read          ) [ 0010000000]
src_offset_read  (read          ) [ 0111111110]
rk_offset_cast1  (zext          ) [ 0000000000]
src_offset_cast  (zext          ) [ 0000000000]
rk_addr          (getelementptr ) [ 0010000000]
src_addr         (getelementptr ) [ 0010000000]
add_ln124        (add           ) [ 0000000000]
zext_ln124       (zext          ) [ 0000000000]
src_addr_22      (getelementptr ) [ 0010000000]
dst_offset_read  (read          ) [ 0111111111]
dst_offset_cast  (zext          ) [ 0000000000]
rk_offset_cast   (zext          ) [ 0001100000]
dst_addr         (getelementptr ) [ 0000000000]
src_load         (load          ) [ 0000000000]
add_ln124_66     (add           ) [ 0000000000]
zext_ln124_69    (zext          ) [ 0000000000]
rk_addr_44       (getelementptr ) [ 0001000000]
rk_load          (load          ) [ 0000000000]
xor_ln124        (xor           ) [ 0001000000]
add_ln124_67     (add           ) [ 0000000000]
zext_ln124_70    (zext          ) [ 0000000000]
src_addr_23      (getelementptr ) [ 0001000000]
src_load_22      (load          ) [ 0001000000]
add_ln124_69     (add           ) [ 0000000000]
zext_ln124_72    (zext          ) [ 0000000000]
src_addr_24      (getelementptr ) [ 0001000000]
add_ln117        (add           ) [ 0000000000]
zext_ln117       (zext          ) [ 0000000000]
dst_addr_22      (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
add_ln124_68     (add           ) [ 0000000000]
zext_ln124_71    (zext          ) [ 0000000000]
rk_addr_45       (getelementptr ) [ 0000100000]
rk_load_19       (load          ) [ 0000000000]
xor_ln124_38     (xor           ) [ 0000100000]
src_load_23      (load          ) [ 0000100000]
src_load_24      (load          ) [ 0100110000]
zext_ln150       (zext          ) [ 0000000000]
clefia_s0_addr   (getelementptr ) [ 0000100000]
add_ln117_7      (add           ) [ 0000000000]
zext_ln117_7     (zext          ) [ 0000000000]
dst_addr_23      (getelementptr ) [ 0000000000]
add_ln117_8      (add           ) [ 0000000000]
zext_ln117_8     (zext          ) [ 0000000000]
dst_addr_24      (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
add_ln124_70     (add           ) [ 0000000000]
zext_ln124_73    (zext          ) [ 0000000000]
rk_addr_46       (getelementptr ) [ 0100010000]
rk_load_20       (load          ) [ 0000000000]
xor_ln124_39     (xor           ) [ 0100010000]
z                (load          ) [ 0111111110]
zext_ln151       (zext          ) [ 0000000000]
clefia_s1_addr   (getelementptr ) [ 0100010000]
tmp_139          (bitselect     ) [ 0000000000]
xor_ln132_63     (xor           ) [ 0000000000]
select_ln131_63  (select        ) [ 0000000000]
trunc_ln134_63   (trunc         ) [ 0000000000]
tmp_140          (bitselect     ) [ 0000000000]
x_assign_28      (bitconcatenate) [ 0111111111]
tmp_141          (bitselect     ) [ 0000000000]
xor_ln132_64     (xor           ) [ 0000000000]
select_ln131_64  (select        ) [ 0000000000]
trunc_ln134_64   (trunc         ) [ 0111111111]
tmp_142          (bitselect     ) [ 0111111111]
rk_load_21       (load          ) [ 0000000000]
xor_ln124_40     (xor           ) [ 0010001000]
z_19             (load          ) [ 0011101110]
zext_ln152       (zext          ) [ 0000000000]
clefia_s0_addr_2 (getelementptr ) [ 0010001000]
tmp              (bitselect     ) [ 0000000000]
xor_ln132        (xor           ) [ 0000000000]
select_ln131     (select        ) [ 0000000000]
trunc_ln134      (trunc         ) [ 0000000000]
tmp_130          (bitselect     ) [ 0000000000]
x_assign_s       (bitconcatenate) [ 0111101111]
tmp_143          (bitselect     ) [ 0000000000]
xor_ln132_65     (xor           ) [ 0000000000]
select_ln131_65  (select        ) [ 0000000000]
trunc_ln134_65   (trunc         ) [ 0111101111]
tmp_144          (bitselect     ) [ 0111101111]
z_20             (load          ) [ 0101100111]
zext_ln153       (zext          ) [ 0000000000]
clefia_s1_addr_2 (getelementptr ) [ 0001000100]
tmp_131          (bitselect     ) [ 0000000000]
xor_ln132_59     (xor           ) [ 0000000000]
select_ln131_59  (select        ) [ 0000000000]
trunc_ln134_59   (trunc         ) [ 0000000000]
tmp_132          (bitselect     ) [ 0000000000]
x_assign_26      (bitconcatenate) [ 0101100111]
tmp_133          (bitselect     ) [ 0000000000]
xor_ln132_60     (xor           ) [ 0000000000]
select_ln131_60  (select        ) [ 0000000000]
trunc_ln134_60   (trunc         ) [ 0001000100]
tmp_134          (bitselect     ) [ 0001000100]
z_21             (load          ) [ 0100100011]
or_ln134_s       (bitconcatenate) [ 0000000000]
tmp_135          (bitselect     ) [ 0000000000]
xor_ln132_61     (xor           ) [ 0000000000]
select_ln131_61  (select        ) [ 0000000000]
trunc_ln134_61   (trunc         ) [ 0000000000]
tmp_136          (bitselect     ) [ 0000000000]
x_assign_27      (bitconcatenate) [ 0100100011]
tmp_137          (bitselect     ) [ 0000000000]
xor_ln132_62     (xor           ) [ 0000000000]
select_ln131_62  (select        ) [ 0000000000]
trunc_ln134_62   (trunc         ) [ 0000000000]
tmp_138          (bitselect     ) [ 0000000000]
or_ln134_5       (bitconcatenate) [ 0000000000]
add_ln162_2      (add           ) [ 0000000000]
zext_ln162_2     (zext          ) [ 0000000000]
src_addr_25      (getelementptr ) [ 0000100010]
add_ln124_71     (add           ) [ 0000000000]
zext_ln124_74    (zext          ) [ 0000000000]
src_addr_26      (getelementptr ) [ 0000100010]
xor_ln124_134    (xor           ) [ 0000100010]
add_ln162        (add           ) [ 0000000000]
zext_ln162       (zext          ) [ 0000000000]
dst_addr_25      (getelementptr ) [ 0000000000]
src_load_25      (load          ) [ 0000000000]
xor_ln124_132    (xor           ) [ 0000000000]
xor_ln124_133    (xor           ) [ 0000000000]
xor_ln124_135    (xor           ) [ 0000000000]
xor_ln124_41     (xor           ) [ 0000000000]
add_ln124_72     (add           ) [ 0000000000]
zext_ln124_75    (zext          ) [ 0000000000]
dst_addr_26      (getelementptr ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
add_ln124_73     (add           ) [ 0000000000]
zext_ln124_76    (zext          ) [ 0000000000]
src_addr_27      (getelementptr ) [ 0100000001]
src_load_26      (load          ) [ 0000000000]
xor_ln124_136    (xor           ) [ 0000000000]
xor_ln124_137    (xor           ) [ 0000000000]
xor_ln124_138    (xor           ) [ 0000000000]
xor_ln124_42     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
add_ln124_75     (add           ) [ 0000000000]
zext_ln124_78    (zext          ) [ 0000000000]
src_addr_28      (getelementptr ) [ 0100000001]
or_ln134_6       (bitconcatenate) [ 0000000000]
or_ln            (bitconcatenate) [ 0000000000]
add_ln124_74     (add           ) [ 0000000000]
zext_ln124_77    (zext          ) [ 0000000000]
dst_addr_27      (getelementptr ) [ 0000000000]
src_load_27      (load          ) [ 0000000000]
xor_ln124_139    (xor           ) [ 0000000000]
xor_ln124_140    (xor           ) [ 0000000000]
xor_ln124_141    (xor           ) [ 0000000000]
xor_ln124_142    (xor           ) [ 0000000000]
xor_ln124_43     (xor           ) [ 0000000000]
add_ln124_76     (add           ) [ 0000000000]
zext_ln124_79    (zext          ) [ 0000000000]
dst_addr_28      (getelementptr ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
src_load_28      (load          ) [ 0000000000]
xor_ln124_143    (xor           ) [ 0000000000]
xor_ln124_144    (xor           ) [ 0000000000]
xor_ln124_145    (xor           ) [ 0000000000]
xor_ln124_146    (xor           ) [ 0000000000]
xor_ln124_44     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
ret_ln163        (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rk">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rk_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="clefia_s0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="clefia_s1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="rk_offset_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rk_offset_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="src_offset_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="5" slack="0"/>
<pin id="60" dir="0" index="1" bw="5" slack="0"/>
<pin id="61" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_offset_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="dst_offset_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="5" slack="0"/>
<pin id="66" dir="0" index="1" bw="5" slack="0"/>
<pin id="67" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_offset_read/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="rk_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="8" slack="0"/>
<pin id="74" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="src_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="5" slack="0"/>
<pin id="81" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="src_addr_22_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="5" slack="0"/>
<pin id="88" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_22/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="0"/>
<pin id="96" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="97" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="98" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="8" slack="0"/>
<pin id="99" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/1 src_load_22/1 src_load_23/2 src_load_24/2 src_load_25/7 src_load_26/7 src_load_27/8 src_load_28/8 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="9" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rk_load/1 rk_load_19/2 rk_load_20/3 rk_load_21/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="dst_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="5" slack="0"/>
<pin id="112" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="rk_addr_44_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="9" slack="0"/>
<pin id="119" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_44/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="src_addr_23_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_23/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="src_addr_24_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="5" slack="0"/>
<pin id="134" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_24/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="dst_addr_22_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="5" slack="0"/>
<pin id="143" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_22/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="0" index="2" bw="0" slack="0"/>
<pin id="151" dir="0" index="4" bw="5" slack="0"/>
<pin id="152" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="153" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="154" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/2 store_ln117/2 store_ln117/3 store_ln117/3 store_ln124/8 store_ln124/8 store_ln124/9 store_ln124/9 "/>
</bind>
</comp>

<comp id="159" class="1004" name="rk_addr_45_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="9" slack="0"/>
<pin id="163" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_45/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="clefia_s0_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z/3 z_20/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="dst_addr_23_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_23/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="dst_addr_24_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="5" slack="0"/>
<pin id="191" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_24/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="rk_addr_46_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="9" slack="0"/>
<pin id="200" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_46/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="clefia_s1_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="0"/>
<pin id="208" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_19/4 z_21/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="clefia_s0_addr_2_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="8" slack="0"/>
<pin id="221" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr_2/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="clefia_s1_addr_2_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="0"/>
<pin id="229" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr_2/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="src_addr_25_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="5" slack="0"/>
<pin id="237" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_25/7 "/>
</bind>
</comp>

<comp id="240" class="1004" name="src_addr_26_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="5" slack="0"/>
<pin id="244" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_26/7 "/>
</bind>
</comp>

<comp id="249" class="1004" name="dst_addr_25_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="5" slack="0"/>
<pin id="253" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_25/8 "/>
</bind>
</comp>

<comp id="256" class="1004" name="dst_addr_26_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="5" slack="0"/>
<pin id="260" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_26/8 "/>
</bind>
</comp>

<comp id="264" class="1004" name="src_addr_27_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_27/8 "/>
</bind>
</comp>

<comp id="272" class="1004" name="src_addr_28_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="5" slack="0"/>
<pin id="276" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_28/8 "/>
</bind>
</comp>

<comp id="281" class="1004" name="dst_addr_27_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="5" slack="0"/>
<pin id="285" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_27/9 "/>
</bind>
</comp>

<comp id="288" class="1004" name="dst_addr_28_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="5" slack="0"/>
<pin id="292" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_28/9 "/>
</bind>
</comp>

<comp id="297" class="1005" name="reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="1"/>
<pin id="299" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_load_22 src_load_23 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="1"/>
<pin id="305" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_38/3 xor_ln124_39/4 "/>
</bind>
</comp>

<comp id="308" class="1005" name="reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="1"/>
<pin id="310" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124_38 xor_ln124_39 "/>
</bind>
</comp>

<comp id="312" class="1004" name="rk_offset_cast1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rk_offset_cast1/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="src_offset_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="src_offset_cast/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln124_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln124_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="dst_offset_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dst_offset_cast/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="rk_offset_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="1"/>
<pin id="340" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rk_offset_cast/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln124_66_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_66/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln124_69_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="9" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_69/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="xor_ln124_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="0" index="1" bw="8" slack="0"/>
<pin id="355" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln124_67_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="1"/>
<pin id="360" dir="0" index="1" bw="3" slack="0"/>
<pin id="361" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_67/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln124_70_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_70/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln124_69_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="1"/>
<pin id="370" dir="0" index="1" bw="3" slack="0"/>
<pin id="371" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_69/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln124_72_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_72/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln117_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln117_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="0"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln124_68_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="1"/>
<pin id="391" dir="0" index="1" bw="3" slack="0"/>
<pin id="392" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_68/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln124_71_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="9" slack="0"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_71/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln150_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="1"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln117_7_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="1"/>
<pin id="405" dir="0" index="1" bw="3" slack="0"/>
<pin id="406" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_7/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln117_7_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="5" slack="0"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_7/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln117_8_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="1"/>
<pin id="415" dir="0" index="1" bw="3" slack="0"/>
<pin id="416" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_8/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln117_8_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_8/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln124_70_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="2"/>
<pin id="425" dir="0" index="1" bw="3" slack="0"/>
<pin id="426" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_70/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln124_73_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="9" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_73/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln151_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="1"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_139_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="8" slack="0"/>
<pin id="441" dir="0" index="2" bw="4" slack="0"/>
<pin id="442" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_139/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="xor_ln132_63_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_63/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="select_ln131_63_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="8" slack="0"/>
<pin id="455" dir="0" index="2" bw="8" slack="0"/>
<pin id="456" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_63/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="trunc_ln134_63_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_63/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_140_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="0"/>
<pin id="467" dir="0" index="2" bw="4" slack="0"/>
<pin id="468" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_140/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="x_assign_28_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="0" index="1" bw="7" slack="0"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_28/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_141_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="8" slack="0"/>
<pin id="483" dir="0" index="2" bw="4" slack="0"/>
<pin id="484" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_141/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="xor_ln132_64_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_64/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="select_ln131_64_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="8" slack="0"/>
<pin id="497" dir="0" index="2" bw="8" slack="0"/>
<pin id="498" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_64/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln134_64_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_64/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_142_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="8" slack="0"/>
<pin id="509" dir="0" index="2" bw="4" slack="0"/>
<pin id="510" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_142/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="xor_ln124_40_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="0"/>
<pin id="516" dir="0" index="1" bw="8" slack="2"/>
<pin id="517" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_40/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln152_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="1"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="8" slack="0"/>
<pin id="527" dir="0" index="2" bw="4" slack="0"/>
<pin id="528" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="xor_ln132_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="0"/>
<pin id="534" dir="0" index="1" bw="8" slack="0"/>
<pin id="535" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="select_ln131_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="8" slack="0"/>
<pin id="541" dir="0" index="2" bw="8" slack="0"/>
<pin id="542" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="trunc_ln134_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_130_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="8" slack="0"/>
<pin id="553" dir="0" index="2" bw="4" slack="0"/>
<pin id="554" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_130/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="x_assign_s_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="0" index="1" bw="7" slack="0"/>
<pin id="561" dir="0" index="2" bw="1" slack="0"/>
<pin id="562" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_s/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_143_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="8" slack="0"/>
<pin id="569" dir="0" index="2" bw="4" slack="0"/>
<pin id="570" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_143/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="xor_ln132_65_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="8" slack="0"/>
<pin id="577" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_65/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="select_ln131_65_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="8" slack="0"/>
<pin id="583" dir="0" index="2" bw="8" slack="0"/>
<pin id="584" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_65/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="trunc_ln134_65_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="0"/>
<pin id="590" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_65/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_144_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="8" slack="0"/>
<pin id="595" dir="0" index="2" bw="4" slack="0"/>
<pin id="596" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_144/5 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln153_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="1"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/6 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_131_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="8" slack="0"/>
<pin id="607" dir="0" index="2" bw="4" slack="0"/>
<pin id="608" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_131/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="xor_ln132_59_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="0" index="1" bw="8" slack="0"/>
<pin id="615" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_59/6 "/>
</bind>
</comp>

<comp id="618" class="1004" name="select_ln131_59_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="8" slack="0"/>
<pin id="621" dir="0" index="2" bw="8" slack="0"/>
<pin id="622" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_59/6 "/>
</bind>
</comp>

<comp id="626" class="1004" name="trunc_ln134_59_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="0"/>
<pin id="628" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_59/6 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_132_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="8" slack="0"/>
<pin id="633" dir="0" index="2" bw="4" slack="0"/>
<pin id="634" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_132/6 "/>
</bind>
</comp>

<comp id="638" class="1004" name="x_assign_26_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="0"/>
<pin id="640" dir="0" index="1" bw="7" slack="0"/>
<pin id="641" dir="0" index="2" bw="1" slack="0"/>
<pin id="642" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_26/6 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_133_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="8" slack="0"/>
<pin id="649" dir="0" index="2" bw="4" slack="0"/>
<pin id="650" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_133/6 "/>
</bind>
</comp>

<comp id="654" class="1004" name="xor_ln132_60_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="0"/>
<pin id="656" dir="0" index="1" bw="8" slack="0"/>
<pin id="657" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_60/6 "/>
</bind>
</comp>

<comp id="660" class="1004" name="select_ln131_60_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="8" slack="0"/>
<pin id="663" dir="0" index="2" bw="8" slack="0"/>
<pin id="664" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_60/6 "/>
</bind>
</comp>

<comp id="668" class="1004" name="trunc_ln134_60_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="0"/>
<pin id="670" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_60/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_134_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="8" slack="0"/>
<pin id="675" dir="0" index="2" bw="4" slack="0"/>
<pin id="676" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_134/6 "/>
</bind>
</comp>

<comp id="680" class="1004" name="or_ln134_s_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="0"/>
<pin id="682" dir="0" index="1" bw="7" slack="1"/>
<pin id="683" dir="0" index="2" bw="1" slack="1"/>
<pin id="684" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_s/7 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_135_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="8" slack="0"/>
<pin id="689" dir="0" index="2" bw="4" slack="0"/>
<pin id="690" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_135/7 "/>
</bind>
</comp>

<comp id="694" class="1004" name="xor_ln132_61_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="0"/>
<pin id="696" dir="0" index="1" bw="8" slack="0"/>
<pin id="697" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_61/7 "/>
</bind>
</comp>

<comp id="700" class="1004" name="select_ln131_61_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="8" slack="0"/>
<pin id="703" dir="0" index="2" bw="8" slack="0"/>
<pin id="704" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_61/7 "/>
</bind>
</comp>

<comp id="708" class="1004" name="trunc_ln134_61_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_61/7 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_136_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="8" slack="0"/>
<pin id="715" dir="0" index="2" bw="4" slack="0"/>
<pin id="716" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_136/7 "/>
</bind>
</comp>

<comp id="720" class="1004" name="x_assign_27_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="0"/>
<pin id="722" dir="0" index="1" bw="7" slack="0"/>
<pin id="723" dir="0" index="2" bw="1" slack="0"/>
<pin id="724" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_27/7 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_137_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="8" slack="0"/>
<pin id="731" dir="0" index="2" bw="4" slack="0"/>
<pin id="732" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_137/7 "/>
</bind>
</comp>

<comp id="736" class="1004" name="xor_ln132_62_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="0"/>
<pin id="738" dir="0" index="1" bw="8" slack="0"/>
<pin id="739" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_62/7 "/>
</bind>
</comp>

<comp id="742" class="1004" name="select_ln131_62_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="8" slack="0"/>
<pin id="745" dir="0" index="2" bw="8" slack="0"/>
<pin id="746" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_62/7 "/>
</bind>
</comp>

<comp id="750" class="1004" name="trunc_ln134_62_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="0"/>
<pin id="752" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_62/7 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_138_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="8" slack="0"/>
<pin id="757" dir="0" index="2" bw="4" slack="0"/>
<pin id="758" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_138/7 "/>
</bind>
</comp>

<comp id="762" class="1004" name="or_ln134_5_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="0"/>
<pin id="764" dir="0" index="1" bw="7" slack="0"/>
<pin id="765" dir="0" index="2" bw="1" slack="0"/>
<pin id="766" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_5/7 "/>
</bind>
</comp>

<comp id="770" class="1004" name="add_ln162_2_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="5" slack="6"/>
<pin id="772" dir="0" index="1" bw="4" slack="0"/>
<pin id="773" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln162_2/7 "/>
</bind>
</comp>

<comp id="775" class="1004" name="zext_ln162_2_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="5" slack="0"/>
<pin id="777" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln162_2/7 "/>
</bind>
</comp>

<comp id="780" class="1004" name="add_ln124_71_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="5" slack="6"/>
<pin id="782" dir="0" index="1" bw="4" slack="0"/>
<pin id="783" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_71/7 "/>
</bind>
</comp>

<comp id="785" class="1004" name="zext_ln124_74_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="5" slack="0"/>
<pin id="787" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_74/7 "/>
</bind>
</comp>

<comp id="790" class="1004" name="xor_ln124_134_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="0"/>
<pin id="792" dir="0" index="1" bw="8" slack="0"/>
<pin id="793" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_134/7 "/>
</bind>
</comp>

<comp id="796" class="1004" name="add_ln162_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="5" slack="6"/>
<pin id="798" dir="0" index="1" bw="4" slack="0"/>
<pin id="799" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln162/8 "/>
</bind>
</comp>

<comp id="801" class="1004" name="zext_ln162_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="5" slack="0"/>
<pin id="803" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln162/8 "/>
</bind>
</comp>

<comp id="806" class="1004" name="xor_ln124_132_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="0"/>
<pin id="808" dir="0" index="1" bw="8" slack="3"/>
<pin id="809" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_132/8 "/>
</bind>
</comp>

<comp id="811" class="1004" name="xor_ln124_133_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="0"/>
<pin id="813" dir="0" index="1" bw="8" slack="4"/>
<pin id="814" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_133/8 "/>
</bind>
</comp>

<comp id="816" class="1004" name="xor_ln124_135_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="1"/>
<pin id="818" dir="0" index="1" bw="8" slack="1"/>
<pin id="819" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_135/8 "/>
</bind>
</comp>

<comp id="820" class="1004" name="xor_ln124_41_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="0"/>
<pin id="822" dir="0" index="1" bw="8" slack="0"/>
<pin id="823" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_41/8 "/>
</bind>
</comp>

<comp id="827" class="1004" name="add_ln124_72_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="5" slack="6"/>
<pin id="829" dir="0" index="1" bw="4" slack="0"/>
<pin id="830" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_72/8 "/>
</bind>
</comp>

<comp id="832" class="1004" name="zext_ln124_75_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="5" slack="0"/>
<pin id="834" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_75/8 "/>
</bind>
</comp>

<comp id="837" class="1004" name="add_ln124_73_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="5" slack="7"/>
<pin id="839" dir="0" index="1" bw="4" slack="0"/>
<pin id="840" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_73/8 "/>
</bind>
</comp>

<comp id="842" class="1004" name="zext_ln124_76_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="5" slack="0"/>
<pin id="844" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_76/8 "/>
</bind>
</comp>

<comp id="847" class="1004" name="xor_ln124_136_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="0"/>
<pin id="849" dir="0" index="1" bw="8" slack="4"/>
<pin id="850" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_136/8 "/>
</bind>
</comp>

<comp id="852" class="1004" name="xor_ln124_137_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="0"/>
<pin id="854" dir="0" index="1" bw="8" slack="3"/>
<pin id="855" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_137/8 "/>
</bind>
</comp>

<comp id="857" class="1004" name="xor_ln124_138_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="1"/>
<pin id="859" dir="0" index="1" bw="8" slack="2"/>
<pin id="860" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_138/8 "/>
</bind>
</comp>

<comp id="861" class="1004" name="xor_ln124_42_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="0"/>
<pin id="863" dir="0" index="1" bw="8" slack="0"/>
<pin id="864" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_42/8 "/>
</bind>
</comp>

<comp id="868" class="1004" name="add_ln124_75_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="5" slack="7"/>
<pin id="870" dir="0" index="1" bw="4" slack="0"/>
<pin id="871" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_75/8 "/>
</bind>
</comp>

<comp id="873" class="1004" name="zext_ln124_78_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="5" slack="0"/>
<pin id="875" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_78/8 "/>
</bind>
</comp>

<comp id="878" class="1004" name="or_ln134_6_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="0"/>
<pin id="880" dir="0" index="1" bw="7" slack="5"/>
<pin id="881" dir="0" index="2" bw="1" slack="5"/>
<pin id="882" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_6/9 "/>
</bind>
</comp>

<comp id="884" class="1004" name="or_ln_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="8" slack="0"/>
<pin id="886" dir="0" index="1" bw="7" slack="4"/>
<pin id="887" dir="0" index="2" bw="1" slack="4"/>
<pin id="888" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/9 "/>
</bind>
</comp>

<comp id="890" class="1004" name="add_ln124_74_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="5" slack="7"/>
<pin id="892" dir="0" index="1" bw="4" slack="0"/>
<pin id="893" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_74/9 "/>
</bind>
</comp>

<comp id="895" class="1004" name="zext_ln124_77_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="5" slack="0"/>
<pin id="897" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_77/9 "/>
</bind>
</comp>

<comp id="900" class="1004" name="xor_ln124_139_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="0"/>
<pin id="902" dir="0" index="1" bw="8" slack="4"/>
<pin id="903" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_139/9 "/>
</bind>
</comp>

<comp id="905" class="1004" name="xor_ln124_140_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="0"/>
<pin id="907" dir="0" index="1" bw="8" slack="3"/>
<pin id="908" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_140/9 "/>
</bind>
</comp>

<comp id="910" class="1004" name="xor_ln124_141_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="0"/>
<pin id="912" dir="0" index="1" bw="8" slack="2"/>
<pin id="913" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_141/9 "/>
</bind>
</comp>

<comp id="915" class="1004" name="xor_ln124_142_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="8" slack="0"/>
<pin id="917" dir="0" index="1" bw="8" slack="0"/>
<pin id="918" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_142/9 "/>
</bind>
</comp>

<comp id="921" class="1004" name="xor_ln124_43_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="8" slack="0"/>
<pin id="923" dir="0" index="1" bw="8" slack="0"/>
<pin id="924" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_43/9 "/>
</bind>
</comp>

<comp id="928" class="1004" name="add_ln124_76_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="5" slack="7"/>
<pin id="930" dir="0" index="1" bw="4" slack="0"/>
<pin id="931" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_76/9 "/>
</bind>
</comp>

<comp id="933" class="1004" name="zext_ln124_79_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="5" slack="0"/>
<pin id="935" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_79/9 "/>
</bind>
</comp>

<comp id="938" class="1004" name="xor_ln124_143_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="8" slack="0"/>
<pin id="940" dir="0" index="1" bw="8" slack="5"/>
<pin id="941" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_143/9 "/>
</bind>
</comp>

<comp id="943" class="1004" name="xor_ln124_144_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="8" slack="0"/>
<pin id="945" dir="0" index="1" bw="8" slack="2"/>
<pin id="946" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_144/9 "/>
</bind>
</comp>

<comp id="948" class="1004" name="xor_ln124_145_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="8" slack="3"/>
<pin id="950" dir="0" index="1" bw="8" slack="0"/>
<pin id="951" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_145/9 "/>
</bind>
</comp>

<comp id="953" class="1004" name="xor_ln124_146_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="8" slack="0"/>
<pin id="955" dir="0" index="1" bw="8" slack="0"/>
<pin id="956" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_146/9 "/>
</bind>
</comp>

<comp id="959" class="1004" name="xor_ln124_44_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="8" slack="0"/>
<pin id="961" dir="0" index="1" bw="8" slack="0"/>
<pin id="962" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_44/9 "/>
</bind>
</comp>

<comp id="966" class="1005" name="rk_offset_read_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="8" slack="1"/>
<pin id="968" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_offset_read "/>
</bind>
</comp>

<comp id="971" class="1005" name="src_offset_read_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="5" slack="1"/>
<pin id="973" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_offset_read "/>
</bind>
</comp>

<comp id="981" class="1005" name="rk_addr_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="9" slack="1"/>
<pin id="983" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr "/>
</bind>
</comp>

<comp id="986" class="1005" name="src_addr_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="5" slack="1"/>
<pin id="988" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="991" class="1005" name="src_addr_22_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="5" slack="1"/>
<pin id="993" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_22 "/>
</bind>
</comp>

<comp id="996" class="1005" name="dst_offset_read_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="5" slack="1"/>
<pin id="998" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dst_offset_read "/>
</bind>
</comp>

<comp id="1006" class="1005" name="rk_offset_cast_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="9" slack="1"/>
<pin id="1008" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rk_offset_cast "/>
</bind>
</comp>

<comp id="1012" class="1005" name="rk_addr_44_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="9" slack="1"/>
<pin id="1014" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_44 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="xor_ln124_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="8" slack="1"/>
<pin id="1019" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="src_addr_23_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="5" slack="1"/>
<pin id="1024" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_23 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="src_addr_24_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="5" slack="1"/>
<pin id="1029" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_24 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="rk_addr_45_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="9" slack="1"/>
<pin id="1034" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_45 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="src_load_24_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="8" slack="2"/>
<pin id="1039" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_load_24 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="clefia_s0_addr_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="1"/>
<pin id="1044" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr "/>
</bind>
</comp>

<comp id="1047" class="1005" name="rk_addr_46_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="9" slack="1"/>
<pin id="1049" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_46 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="z_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="8" slack="4"/>
<pin id="1054" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

<comp id="1057" class="1005" name="clefia_s1_addr_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="8" slack="1"/>
<pin id="1059" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr "/>
</bind>
</comp>

<comp id="1062" class="1005" name="x_assign_28_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="8" slack="4"/>
<pin id="1064" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="x_assign_28 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="trunc_ln134_64_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="7" slack="5"/>
<pin id="1070" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln134_64 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="tmp_142_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="5"/>
<pin id="1075" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_142 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="xor_ln124_40_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="8" slack="1"/>
<pin id="1080" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124_40 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="z_19_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="8" slack="3"/>
<pin id="1085" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="z_19 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="clefia_s0_addr_2_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="8" slack="1"/>
<pin id="1090" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr_2 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="x_assign_s_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="8" slack="3"/>
<pin id="1095" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="x_assign_s "/>
</bind>
</comp>

<comp id="1099" class="1005" name="trunc_ln134_65_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="7" slack="4"/>
<pin id="1101" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln134_65 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="tmp_144_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="4"/>
<pin id="1106" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_144 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="z_20_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="8" slack="3"/>
<pin id="1111" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="z_20 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="clefia_s1_addr_2_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="1"/>
<pin id="1116" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr_2 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="x_assign_26_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="8" slack="2"/>
<pin id="1121" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="x_assign_26 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="trunc_ln134_60_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="7" slack="1"/>
<pin id="1127" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln134_60 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="tmp_134_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="1" slack="1"/>
<pin id="1132" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_134 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="z_21_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="8" slack="2"/>
<pin id="1137" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="z_21 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="x_assign_27_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="8" slack="1"/>
<pin id="1142" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_27 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="src_addr_25_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="5" slack="1"/>
<pin id="1148" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_25 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="src_addr_26_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="5" slack="1"/>
<pin id="1153" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_26 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="xor_ln124_134_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="8" slack="1"/>
<pin id="1158" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124_134 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="src_addr_27_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="5" slack="1"/>
<pin id="1164" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_27 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="src_addr_28_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="5" slack="1"/>
<pin id="1169" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_28 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="100"><net_src comp="77" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="106"><net_src comp="70" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="115" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="122" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="138"><net_src comp="130" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="155"><net_src comp="91" pin="7"/><net_sink comp="146" pin=4"/></net>

<net id="156"><net_src comp="108" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="91" pin="3"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="180" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="195"><net_src comp="187" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="209"><net_src comp="14" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="12" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="230"><net_src comp="14" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="20" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="238"><net_src comp="4" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="20" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="4" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="20" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="233" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="248"><net_src comp="240" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="254"><net_src comp="0" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="20" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="0" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="20" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="249" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="269"><net_src comp="4" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="20" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="256" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="277"><net_src comp="4" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="20" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="264" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="280"><net_src comp="272" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="286"><net_src comp="0" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="20" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="0" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="20" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="281" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="296"><net_src comp="288" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="300"><net_src comp="91" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="91" pin="7"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="101" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="52" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="320"><net_src comp="58" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="326"><net_src comp="58" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="22" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="336"><net_src comp="64" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="345"><net_src comp="338" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="24" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="356"><net_src comp="101" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="91" pin="7"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="26" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="358" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="372"><net_src comp="28" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="368" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="382"><net_src comp="64" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="22" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="393"><net_src comp="30" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="389" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="402"><net_src comp="399" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="407"><net_src comp="26" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="403" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="417"><net_src comp="28" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="413" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="427"><net_src comp="32" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="423" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="436"><net_src comp="308" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="443"><net_src comp="34" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="174" pin="3"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="36" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="450"><net_src comp="174" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="38" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="438" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="446" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="174" pin="3"/><net_sink comp="452" pin=2"/></net>

<net id="463"><net_src comp="452" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="34" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="452" pin="3"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="36" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="477"><net_src comp="40" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="460" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="464" pin="3"/><net_sink comp="472" pin=2"/></net>

<net id="485"><net_src comp="34" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="452" pin="3"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="42" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="492"><net_src comp="472" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="38" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="480" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="488" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="472" pin="3"/><net_sink comp="494" pin=2"/></net>

<net id="505"><net_src comp="494" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="34" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="494" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="36" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="518"><net_src comp="101" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="308" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="529"><net_src comp="34" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="211" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="36" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="211" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="38" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="524" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="532" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="211" pin="3"/><net_sink comp="538" pin=2"/></net>

<net id="549"><net_src comp="538" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="555"><net_src comp="34" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="538" pin="3"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="36" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="563"><net_src comp="40" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="546" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="550" pin="3"/><net_sink comp="558" pin=2"/></net>

<net id="571"><net_src comp="34" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="538" pin="3"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="42" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="578"><net_src comp="558" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="38" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="585"><net_src comp="566" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="574" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="558" pin="3"/><net_sink comp="580" pin=2"/></net>

<net id="591"><net_src comp="580" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="597"><net_src comp="34" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="580" pin="3"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="36" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="603"><net_src comp="600" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="609"><net_src comp="34" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="174" pin="3"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="36" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="616"><net_src comp="174" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="38" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="623"><net_src comp="604" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="612" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="174" pin="3"/><net_sink comp="618" pin=2"/></net>

<net id="629"><net_src comp="618" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="635"><net_src comp="34" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="618" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="36" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="643"><net_src comp="40" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="626" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="630" pin="3"/><net_sink comp="638" pin=2"/></net>

<net id="651"><net_src comp="34" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="618" pin="3"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="42" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="658"><net_src comp="638" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="38" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="665"><net_src comp="646" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="654" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="638" pin="3"/><net_sink comp="660" pin=2"/></net>

<net id="671"><net_src comp="660" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="677"><net_src comp="34" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="660" pin="3"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="36" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="685"><net_src comp="40" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="691"><net_src comp="34" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="211" pin="3"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="36" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="698"><net_src comp="211" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="38" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="705"><net_src comp="686" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="694" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="707"><net_src comp="211" pin="3"/><net_sink comp="700" pin=2"/></net>

<net id="711"><net_src comp="700" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="717"><net_src comp="34" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="700" pin="3"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="36" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="725"><net_src comp="40" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="708" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="712" pin="3"/><net_sink comp="720" pin=2"/></net>

<net id="733"><net_src comp="34" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="700" pin="3"/><net_sink comp="728" pin=1"/></net>

<net id="735"><net_src comp="42" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="740"><net_src comp="720" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="38" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="747"><net_src comp="728" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="736" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="749"><net_src comp="720" pin="3"/><net_sink comp="742" pin=2"/></net>

<net id="753"><net_src comp="742" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="759"><net_src comp="34" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="742" pin="3"/><net_sink comp="754" pin=1"/></net>

<net id="761"><net_src comp="36" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="767"><net_src comp="40" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="750" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="754" pin="3"/><net_sink comp="762" pin=2"/></net>

<net id="774"><net_src comp="44" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="778"><net_src comp="770" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="784"><net_src comp="46" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="788"><net_src comp="780" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="794"><net_src comp="680" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="762" pin="3"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="44" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="804"><net_src comp="796" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="810"><net_src comp="91" pin="7"/><net_sink comp="806" pin=0"/></net>

<net id="815"><net_src comp="806" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="824"><net_src comp="816" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="811" pin="2"/><net_sink comp="820" pin=1"/></net>

<net id="826"><net_src comp="820" pin="2"/><net_sink comp="146" pin=4"/></net>

<net id="831"><net_src comp="46" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="835"><net_src comp="827" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="841"><net_src comp="48" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="845"><net_src comp="837" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="851"><net_src comp="91" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="856"><net_src comp="847" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="865"><net_src comp="857" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="852" pin="2"/><net_sink comp="861" pin=1"/></net>

<net id="867"><net_src comp="861" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="872"><net_src comp="50" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="876"><net_src comp="868" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="883"><net_src comp="40" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="889"><net_src comp="40" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="894"><net_src comp="48" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="898"><net_src comp="890" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="904"><net_src comp="91" pin="7"/><net_sink comp="900" pin=0"/></net>

<net id="909"><net_src comp="900" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="914"><net_src comp="884" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="919"><net_src comp="910" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="878" pin="3"/><net_sink comp="915" pin=1"/></net>

<net id="925"><net_src comp="915" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="905" pin="2"/><net_sink comp="921" pin=1"/></net>

<net id="927"><net_src comp="921" pin="2"/><net_sink comp="146" pin=4"/></net>

<net id="932"><net_src comp="50" pin="0"/><net_sink comp="928" pin=1"/></net>

<net id="936"><net_src comp="928" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="942"><net_src comp="91" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="947"><net_src comp="938" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="952"><net_src comp="884" pin="3"/><net_sink comp="948" pin=1"/></net>

<net id="957"><net_src comp="948" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="878" pin="3"/><net_sink comp="953" pin=1"/></net>

<net id="963"><net_src comp="953" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="943" pin="2"/><net_sink comp="959" pin=1"/></net>

<net id="965"><net_src comp="959" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="969"><net_src comp="52" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="974"><net_src comp="58" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="977"><net_src comp="971" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="978"><net_src comp="971" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="979"><net_src comp="971" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="980"><net_src comp="971" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="984"><net_src comp="70" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="989"><net_src comp="77" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="994"><net_src comp="84" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="999"><net_src comp="64" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="1001"><net_src comp="996" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1002"><net_src comp="996" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1003"><net_src comp="996" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1004"><net_src comp="996" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1005"><net_src comp="996" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1009"><net_src comp="338" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1011"><net_src comp="1006" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="1015"><net_src comp="115" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="1020"><net_src comp="352" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1025"><net_src comp="122" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="1030"><net_src comp="130" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="1035"><net_src comp="159" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="1040"><net_src comp="91" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="1045"><net_src comp="167" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1050"><net_src comp="196" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="1055"><net_src comp="174" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="1060"><net_src comp="204" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1065"><net_src comp="472" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="1071"><net_src comp="502" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="1076"><net_src comp="506" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="878" pin=2"/></net>

<net id="1081"><net_src comp="514" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="1086"><net_src comp="211" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="1091"><net_src comp="217" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1096"><net_src comp="558" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="1098"><net_src comp="1093" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="1102"><net_src comp="588" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="1107"><net_src comp="592" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="884" pin=2"/></net>

<net id="1112"><net_src comp="174" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="1117"><net_src comp="225" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1122"><net_src comp="638" pin="3"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="1124"><net_src comp="1119" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1128"><net_src comp="668" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="1133"><net_src comp="672" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="680" pin=2"/></net>

<net id="1138"><net_src comp="211" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="1143"><net_src comp="720" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="1145"><net_src comp="1140" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="1149"><net_src comp="233" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="1154"><net_src comp="240" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="1159"><net_src comp="790" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1161"><net_src comp="1156" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1165"><net_src comp="264" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="1170"><net_src comp="272" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="91" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {2 3 8 9 }
	Port: src | {}
	Port: rk | {}
	Port: rk_offset | {}
	Port: clefia_s0 | {}
	Port: clefia_s1 | {}
 - Input state : 
	Port: ClefiaF0Xor.1 : dst | {}
	Port: ClefiaF0Xor.1 : dst_offset | {2 }
	Port: ClefiaF0Xor.1 : src | {1 2 3 7 8 9 }
	Port: ClefiaF0Xor.1 : src_offset | {1 }
	Port: ClefiaF0Xor.1 : rk | {1 2 3 4 5 }
	Port: ClefiaF0Xor.1 : rk_offset | {1 }
	Port: ClefiaF0Xor.1 : clefia_s0 | {3 4 5 6 }
	Port: ClefiaF0Xor.1 : clefia_s1 | {4 5 6 7 }
  - Chain level:
	State 1
		rk_addr : 1
		src_addr : 1
		zext_ln124 : 1
		src_addr_22 : 2
		src_load : 2
		rk_load : 2
		src_load_22 : 3
	State 2
		dst_addr : 1
		add_ln124_66 : 1
		zext_ln124_69 : 2
		rk_addr_44 : 3
		xor_ln124 : 1
		zext_ln124_70 : 1
		src_addr_23 : 2
		rk_load_19 : 4
		zext_ln124_72 : 1
		src_addr_24 : 2
		src_load_23 : 3
		src_load_24 : 3
		zext_ln117 : 1
		dst_addr_22 : 2
		store_ln117 : 2
		store_ln117 : 3
	State 3
		zext_ln124_71 : 1
		rk_addr_45 : 2
		xor_ln124_38 : 1
		rk_load_20 : 3
		clefia_s0_addr : 1
		z : 2
		zext_ln117_7 : 1
		dst_addr_23 : 2
		zext_ln117_8 : 1
		dst_addr_24 : 2
		store_ln117 : 3
		store_ln117 : 3
	State 4
		zext_ln124_73 : 1
		rk_addr_46 : 2
		xor_ln124_39 : 1
		rk_load_21 : 3
		clefia_s1_addr : 1
		z_19 : 2
		tmp_139 : 1
		xor_ln132_63 : 1
		select_ln131_63 : 1
		trunc_ln134_63 : 2
		tmp_140 : 2
		x_assign_28 : 3
		tmp_141 : 2
		xor_ln132_64 : 4
		select_ln131_64 : 4
		trunc_ln134_64 : 5
		tmp_142 : 5
	State 5
		xor_ln124_40 : 1
		clefia_s0_addr_2 : 1
		z_20 : 2
		tmp : 1
		xor_ln132 : 1
		select_ln131 : 1
		trunc_ln134 : 2
		tmp_130 : 2
		x_assign_s : 3
		tmp_143 : 2
		xor_ln132_65 : 4
		select_ln131_65 : 4
		trunc_ln134_65 : 5
		tmp_144 : 5
	State 6
		clefia_s1_addr_2 : 1
		z_21 : 2
		tmp_131 : 1
		xor_ln132_59 : 1
		select_ln131_59 : 1
		trunc_ln134_59 : 2
		tmp_132 : 2
		x_assign_26 : 3
		tmp_133 : 2
		xor_ln132_60 : 4
		select_ln131_60 : 4
		trunc_ln134_60 : 5
		tmp_134 : 5
	State 7
		tmp_135 : 1
		xor_ln132_61 : 1
		select_ln131_61 : 1
		trunc_ln134_61 : 2
		tmp_136 : 2
		x_assign_27 : 3
		tmp_137 : 2
		xor_ln132_62 : 4
		select_ln131_62 : 4
		trunc_ln134_62 : 5
		tmp_138 : 5
		or_ln134_5 : 6
		zext_ln162_2 : 1
		src_addr_25 : 2
		zext_ln124_74 : 1
		src_addr_26 : 2
		src_load_25 : 3
		xor_ln124_134 : 7
		src_load_26 : 3
	State 8
		zext_ln162 : 1
		dst_addr_25 : 2
		xor_ln124_132 : 1
		xor_ln124_133 : 1
		xor_ln124_41 : 1
		zext_ln124_75 : 1
		dst_addr_26 : 2
		store_ln124 : 1
		zext_ln124_76 : 1
		src_addr_27 : 2
		xor_ln124_136 : 1
		xor_ln124_137 : 1
		xor_ln124_42 : 1
		store_ln124 : 1
		zext_ln124_78 : 1
		src_addr_28 : 2
		src_load_27 : 3
		src_load_28 : 3
	State 9
		zext_ln124_77 : 1
		dst_addr_27 : 2
		xor_ln124_139 : 1
		xor_ln124_140 : 1
		xor_ln124_141 : 1
		xor_ln124_142 : 1
		xor_ln124_43 : 1
		zext_ln124_79 : 1
		dst_addr_28 : 2
		store_ln124 : 1
		xor_ln124_143 : 1
		xor_ln124_144 : 1
		xor_ln124_145 : 1
		xor_ln124_146 : 1
		xor_ln124_44 : 1
		store_ln124 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         grp_fu_302         |    0    |    8    |
|          |      xor_ln124_fu_352      |    0    |    8    |
|          |     xor_ln132_63_fu_446    |    0    |    8    |
|          |     xor_ln132_64_fu_488    |    0    |    8    |
|          |     xor_ln124_40_fu_514    |    0    |    8    |
|          |      xor_ln132_fu_532      |    0    |    8    |
|          |     xor_ln132_65_fu_574    |    0    |    8    |
|          |     xor_ln132_59_fu_612    |    0    |    8    |
|          |     xor_ln132_60_fu_654    |    0    |    8    |
|          |     xor_ln132_61_fu_694    |    0    |    8    |
|          |     xor_ln132_62_fu_736    |    0    |    8    |
|          |    xor_ln124_134_fu_790    |    0    |    8    |
|          |    xor_ln124_132_fu_806    |    0    |    8    |
|          |    xor_ln124_133_fu_811    |    0    |    8    |
|    xor   |    xor_ln124_135_fu_816    |    0    |    8    |
|          |     xor_ln124_41_fu_820    |    0    |    8    |
|          |    xor_ln124_136_fu_847    |    0    |    8    |
|          |    xor_ln124_137_fu_852    |    0    |    8    |
|          |    xor_ln124_138_fu_857    |    0    |    8    |
|          |     xor_ln124_42_fu_861    |    0    |    8    |
|          |    xor_ln124_139_fu_900    |    0    |    8    |
|          |    xor_ln124_140_fu_905    |    0    |    8    |
|          |    xor_ln124_141_fu_910    |    0    |    8    |
|          |    xor_ln124_142_fu_915    |    0    |    8    |
|          |     xor_ln124_43_fu_921    |    0    |    8    |
|          |    xor_ln124_143_fu_938    |    0    |    8    |
|          |    xor_ln124_144_fu_943    |    0    |    8    |
|          |    xor_ln124_145_fu_948    |    0    |    8    |
|          |    xor_ln124_146_fu_953    |    0    |    8    |
|          |     xor_ln124_44_fu_959    |    0    |    8    |
|----------|----------------------------|---------|---------|
|          |      add_ln124_fu_322      |    0    |    13   |
|          |     add_ln124_66_fu_341    |    0    |    15   |
|          |     add_ln124_67_fu_358    |    0    |    13   |
|          |     add_ln124_69_fu_368    |    0    |    13   |
|          |      add_ln117_fu_378      |    0    |    13   |
|          |     add_ln124_68_fu_389    |    0    |    15   |
|          |     add_ln117_7_fu_403     |    0    |    13   |
|          |     add_ln117_8_fu_413     |    0    |    13   |
|    add   |     add_ln124_70_fu_423    |    0    |    15   |
|          |     add_ln162_2_fu_770     |    0    |    13   |
|          |     add_ln124_71_fu_780    |    0    |    13   |
|          |      add_ln162_fu_796      |    0    |    13   |
|          |     add_ln124_72_fu_827    |    0    |    13   |
|          |     add_ln124_73_fu_837    |    0    |    13   |
|          |     add_ln124_75_fu_868    |    0    |    13   |
|          |     add_ln124_74_fu_890    |    0    |    13   |
|          |     add_ln124_76_fu_928    |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |   select_ln131_63_fu_452   |    0    |    8    |
|          |   select_ln131_64_fu_494   |    0    |    8    |
|          |     select_ln131_fu_538    |    0    |    8    |
|  select  |   select_ln131_65_fu_580   |    0    |    8    |
|          |   select_ln131_59_fu_618   |    0    |    8    |
|          |   select_ln131_60_fu_660   |    0    |    8    |
|          |   select_ln131_61_fu_700   |    0    |    8    |
|          |   select_ln131_62_fu_742   |    0    |    8    |
|----------|----------------------------|---------|---------|
|          |  rk_offset_read_read_fu_52 |    0    |    0    |
|   read   | src_offset_read_read_fu_58 |    0    |    0    |
|          | dst_offset_read_read_fu_64 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   rk_offset_cast1_fu_312   |    0    |    0    |
|          |   src_offset_cast_fu_317   |    0    |    0    |
|          |      zext_ln124_fu_328     |    0    |    0    |
|          |   dst_offset_cast_fu_333   |    0    |    0    |
|          |    rk_offset_cast_fu_338   |    0    |    0    |
|          |    zext_ln124_69_fu_347    |    0    |    0    |
|          |    zext_ln124_70_fu_363    |    0    |    0    |
|          |    zext_ln124_72_fu_373    |    0    |    0    |
|          |      zext_ln117_fu_384     |    0    |    0    |
|          |    zext_ln124_71_fu_394    |    0    |    0    |
|          |      zext_ln150_fu_399     |    0    |    0    |
|          |     zext_ln117_7_fu_408    |    0    |    0    |
|   zext   |     zext_ln117_8_fu_418    |    0    |    0    |
|          |    zext_ln124_73_fu_428    |    0    |    0    |
|          |      zext_ln151_fu_433     |    0    |    0    |
|          |      zext_ln152_fu_519     |    0    |    0    |
|          |      zext_ln153_fu_600     |    0    |    0    |
|          |     zext_ln162_2_fu_775    |    0    |    0    |
|          |    zext_ln124_74_fu_785    |    0    |    0    |
|          |      zext_ln162_fu_801     |    0    |    0    |
|          |    zext_ln124_75_fu_832    |    0    |    0    |
|          |    zext_ln124_76_fu_842    |    0    |    0    |
|          |    zext_ln124_78_fu_873    |    0    |    0    |
|          |    zext_ln124_77_fu_895    |    0    |    0    |
|          |    zext_ln124_79_fu_933    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       tmp_139_fu_438       |    0    |    0    |
|          |       tmp_140_fu_464       |    0    |    0    |
|          |       tmp_141_fu_480       |    0    |    0    |
|          |       tmp_142_fu_506       |    0    |    0    |
|          |         tmp_fu_524         |    0    |    0    |
|          |       tmp_130_fu_550       |    0    |    0    |
|          |       tmp_143_fu_566       |    0    |    0    |
| bitselect|       tmp_144_fu_592       |    0    |    0    |
|          |       tmp_131_fu_604       |    0    |    0    |
|          |       tmp_132_fu_630       |    0    |    0    |
|          |       tmp_133_fu_646       |    0    |    0    |
|          |       tmp_134_fu_672       |    0    |    0    |
|          |       tmp_135_fu_686       |    0    |    0    |
|          |       tmp_136_fu_712       |    0    |    0    |
|          |       tmp_137_fu_728       |    0    |    0    |
|          |       tmp_138_fu_754       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    trunc_ln134_63_fu_460   |    0    |    0    |
|          |    trunc_ln134_64_fu_502   |    0    |    0    |
|          |     trunc_ln134_fu_546     |    0    |    0    |
|   trunc  |    trunc_ln134_65_fu_588   |    0    |    0    |
|          |    trunc_ln134_59_fu_626   |    0    |    0    |
|          |    trunc_ln134_60_fu_668   |    0    |    0    |
|          |    trunc_ln134_61_fu_708   |    0    |    0    |
|          |    trunc_ln134_62_fu_750   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     x_assign_28_fu_472     |    0    |    0    |
|          |      x_assign_s_fu_558     |    0    |    0    |
|          |     x_assign_26_fu_638     |    0    |    0    |
|bitconcatenate|      or_ln134_s_fu_680     |    0    |    0    |
|          |     x_assign_27_fu_720     |    0    |    0    |
|          |      or_ln134_5_fu_762     |    0    |    0    |
|          |      or_ln134_6_fu_878     |    0    |    0    |
|          |        or_ln_fu_884        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   531   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|clefia_s0_addr_2_reg_1088|    8   |
| clefia_s0_addr_reg_1042 |    8   |
|clefia_s1_addr_2_reg_1114|    8   |
| clefia_s1_addr_reg_1057 |    8   |
| dst_offset_read_reg_996 |    5   |
|         reg_297         |    8   |
|         reg_308         |    8   |
|   rk_addr_44_reg_1012   |    9   |
|   rk_addr_45_reg_1032   |    9   |
|   rk_addr_46_reg_1047   |    9   |
|     rk_addr_reg_981     |    9   |
| rk_offset_cast_reg_1006 |    9   |
|  rk_offset_read_reg_966 |    8   |
|   src_addr_22_reg_991   |    5   |
|   src_addr_23_reg_1022  |    5   |
|   src_addr_24_reg_1027  |    5   |
|   src_addr_25_reg_1146  |    5   |
|   src_addr_26_reg_1151  |    5   |
|   src_addr_27_reg_1162  |    5   |
|   src_addr_28_reg_1167  |    5   |
|     src_addr_reg_986    |    5   |
|   src_load_24_reg_1037  |    8   |
| src_offset_read_reg_971 |    5   |
|     tmp_134_reg_1130    |    1   |
|     tmp_142_reg_1073    |    1   |
|     tmp_144_reg_1104    |    1   |
| trunc_ln134_60_reg_1125 |    7   |
| trunc_ln134_64_reg_1068 |    7   |
| trunc_ln134_65_reg_1099 |    7   |
|   x_assign_26_reg_1119  |    8   |
|   x_assign_27_reg_1140  |    8   |
|   x_assign_28_reg_1062  |    8   |
|   x_assign_s_reg_1093   |    8   |
|  xor_ln124_134_reg_1156 |    8   |
|  xor_ln124_40_reg_1078  |    8   |
|    xor_ln124_reg_1017   |    8   |
|      z_19_reg_1083      |    8   |
|      z_20_reg_1109      |    8   |
|      z_21_reg_1135      |    8   |
|        z_reg_1052       |    8   |
+-------------------------+--------+
|          Total          |   271  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_91 |  p0  |   8  |   5  |   40   ||    42   |
|  grp_access_fu_91 |  p2  |   8  |   0  |    0   ||    42   |
| grp_access_fu_101 |  p0  |   8  |   9  |   72   ||    42   |
| grp_access_fu_146 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_146 |  p1  |   3  |   8  |   24   ||    14   |
| grp_access_fu_146 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_146 |  p4  |   3  |   5  |   15   ||    14   |
| grp_access_fu_174 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_211 |  p0  |   4  |   8  |   32   ||    20   |
|      reg_297      |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   251  || 19.2204 ||   243   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   531  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   19   |    -   |   243  |
|  Register |    -   |   271  |    -   |
+-----------+--------+--------+--------+
|   Total   |   19   |   271  |   774  |
+-----------+--------+--------+--------+
