{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1542699443640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1542699443641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 20 10:37:23 2018 " "Processing started: Tue Nov 20 10:37:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1542699443641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1542699443641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CLOCK -c CLOCK " "Command: quartus_map --read_settings_files=on --write_settings_files=off CLOCK -c CLOCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1542699443641 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1542699444221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK " "Found entity 1: CLOCK" {  } { { "CLOCK.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_003/CLOCK.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1542699444304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1542699444304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clk.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CLK " "Found entity 1: CLK" {  } { { "CLK.bdf" "" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_003/CLK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1542699444306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1542699444306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CLOCK " "Elaborating entity \"CLOCK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1542699444343 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CLOCK.v(74) " "Verilog HDL Case Statement warning at CLOCK.v(74): can't check case statement for completeness because the case expression has too many possible states" {  } { { "CLOCK.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_003/CLOCK.v" 74 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1 1542699444351 "|CLOCK"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CLOCK.v(91) " "Verilog HDL Case Statement warning at CLOCK.v(91): can't check case statement for completeness because the case expression has too many possible states" {  } { { "CLOCK.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_003/CLOCK.v" 91 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1 1542699444351 "|CLOCK"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CLOCK.v(108) " "Verilog HDL Case Statement warning at CLOCK.v(108): can't check case statement for completeness because the case expression has too many possible states" {  } { { "CLOCK.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_003/CLOCK.v" 108 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1 1542699444351 "|CLOCK"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CLOCK.v(125) " "Verilog HDL Case Statement warning at CLOCK.v(125): can't check case statement for completeness because the case expression has too many possible states" {  } { { "CLOCK.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_003/CLOCK.v" 125 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1 1542699444351 "|CLOCK"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1542699445922 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1542699445922 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "328 " "Implemented 328 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1542699445984 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1542699445984 ""} { "Info" "ICUT_CUT_TM_LCELLS" "297 " "Implemented 297 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1542699445984 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1542699445984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1542699446005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 20 10:37:26 2018 " "Processing ended: Tue Nov 20 10:37:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1542699446005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1542699446005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1542699446005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1542699446005 ""}
