i915_error_state_get	,	F_84
unpin_work	,	V_129
drm_get_connector_status_name	,	F_197
"PP_DIR_BASE: 0x%08x\n"	,	L_247
need_stable_symbols	,	V_569
intel_fbdev	,	V_359
INTTOEXT_BASE_ILK	,	V_260
fbdev	,	V_365
count_vmas	,	F_44
i915_ring_test_irq_get	,	F_284
seq_puts	,	F_23
INTEL_PIPE_CRC_SOURCE_DP_D	,	V_568
"PCU interrupt enable:\t%08x\n"	,	L_69
I915_BIT_6_SWIZZLE_9	,	V_379
INTEL_PIPE_CRC_SOURCE_DP_C	,	V_566
INTEL_PIPE_CRC_SOURCE_DP_B	,	V_564
i915_debugfs_cleanup	,	F_313
__user	,	T_6
"Display Engine misc interrupt mask:\t%08x\n"	,	L_64
intel_pipe_crc	,	V_522
seq_putc	,	F_25
i915_max_freq_set	,	F_295
ips	,	V_373
size	,	V_37
POWER_DOMAIN_PORT_DDI_B_4_LANES	,	V_455
"pch: %d\n"	,	L_4
GEN8_DE_MISC_IIR	,	V_149
"RC6 \"Locked to RPn\" residency since boot: %u\n"	,	L_176
"%u objects, %zu bytes\n"	,	L_31
unused	,	V_203
"Video Turbo Mode: %s\n"	,	L_154
IS_845G	,	F_209
pri_wm_latency_show	,	F_266
max_freq	,	V_231
CURSOR_POS_SIGN	,	V_516
object	,	V_603
A	,	V_81
B	,	V_82
i915_cache_sharing_set	,	F_303
ssize_t	,	T_5
"RC6 residency since boot: %u\n"	,	L_177
"GT Interrupt IIR %d:\t%08x\n"	,	L_56
gt_perf_status	,	V_216
cursor_active	,	F_208
"tokenize failed, a command is %d words\n"	,	L_332
SEP_SEMICOLON	,	F_13
file_operations	,	V_637
PIDTYPE_PID	,	V_118
"Interrupt mask:      %08x\n"	,	L_87
n_words	,	V_597
wm_latency_write	,	F_273
test_irq_rings	,	V_620
S_IRUSR	,	V_635
i915_drop_caches_get	,	F_286
"RC3\n"	,	L_171
drm_crtc	,	V_488
a	,	V_83
b	,	V_85
status_page	,	V_181
"Lowest (RPN) frequency: %dMHz\n"	,	L_123
"Pipe %c stat:         %08x\n"	,	L_88
MEMSWCTL	,	V_209
"unknown\n"	,	L_153
RSX_STATUS_ON	,	V_279
"mode not supported"	,	L_190
i	,	V_138
INTEL_OUTPUT_HDMI	,	V_508
drm_i915_gem_object	,	V_25
rpmodectl1	,	V_285
m	,	V_17
n	,	V_532
"%s requests:\n"	,	L_50
o	,	V_600
RSX_STATUS_RS1	,	V_282
s	,	V_56
t	,	V_57
v	,	V_1
RSX_STATUS_RS2	,	V_283
RSX_STATUS_RS3	,	V_284
x	,	T_1
y	,	V_494
MEMMODE_FSTART_MASK	,	V_272
num_fence_regs	,	V_178
"DDC = 0x%08x\n"	,	L_232
i915_gem_request_info	,	F_58
DSPFW3	,	V_344
i915_is_ggtt	,	F_22
"Render p-state limit: %d\n"	,	L_114
"RC6++ voltage: %dmV\n"	,	L_182
i915_power_domains	,	V_466
vma	,	V_34
i915_hw_context	,	V_59
GEN6_CAGF_SHIFT	,	V_246
refcount	,	V_371
WM1_LP_SR_EN	,	V_339
"unsupported on this chipset\n"	,	L_208
"no P-state info available\n"	,	L_132
helper	,	V_366
"RP CUR UP: %dus\n"	,	L_118
ret	,	V_73
num_pd_entries	,	V_401
POWER_DOMAIN_PORT_DDI_A_2_LANES	,	V_452
CURSOR_ENABLE	,	V_512
i915_mch_val	,	F_139
"PORT_DDI_B_4_LANES"	,	L_289
list	,	V_14
"nonexisting DP port %c\n"	,	L_328
POSTING_READ	,	F_254
"Pipe %c stat:\t%08x\n"	,	L_74
RING_PP_DIR_BASE_READ	,	F_163
HAS_IPS	,	F_130
spin_unlock_irqrestore	,	F_57
port	,	V_562
MEMMODE_FMAX_MASK	,	V_274
GEN8_DE_MISC_IER	,	V_150
"Display Engine misc interrupt enable:\t%08x\n"	,	L_66
PIPE_CRC_SOURCE_PF_IVB	,	V_594
drm_info_list	,	V_644
GEN6_PCODE_READ_RC6VIDS	,	V_307
DROP_ALL	,	V_621
cursor_position	,	F_213
private	,	V_19
"%8u %8x %8x %8x %8x %8x\n"	,	L_326
"Stolen:\n"	,	L_30
error_str	,	V_195
intel_seq_print_mode	,	F_192
offp	,	V_604
kmalloc	,	F_3
"gen: %d\n"	,	L_3
root	,	V_546
end	,	V_598
GEN8_DE_PIPE_IER	,	F_72
TILECTL	,	V_394
GEN6_RPSTAT1	,	V_236
seqno	,	V_140
ent	,	V_5
info_list	,	V_645
GEN6_RP_STATE_LIMITS	,	V_219
chipset	,	V_347
swizzle_string	,	F_152
BIT	,	F_191
"Reserved fences = %d\n"	,	L_99
dev_private	,	V_67
"Manually setting wedged to %llu"	,	L_339
IS_PINEVIEW	,	F_137
GEN6_GT_GFX_RC6pp	,	V_321
"user size: %d x %d, depth %d, %d bpp, refcount %d, obj "	,	L_213
INTEL_PIPE_CRC_SOURCE_PIPE	,	V_555
display_crc_ctl_tokenize	,	F_256
intel_runtime_pm_get	,	F_62
POWER_DOMAIN_PORT_DDI_D_2_LANES	,	V_458
get_global_flag	,	F_18
"self-refresh: %s\n"	,	L_201
"Total power: %ld\n"	,	L_207
DRM_DEBUG	,	F_288
per_file_stats	,	F_38
pdp	,	V_403
"Gated voltage change: %s\n"	,	L_139
i915_wedged_set	,	F_278
CONFIG_DRM_I915_FBDEV	,	F_148
FBC_MODE_TOO_LARGE	,	V_329
"GPU idle: %s\n"	,	L_274
domain_use_count	,	V_475
"\tcursor visible? %s, position (%d, %d), addr 0x%08x, active? %s\n"	,	L_323
"%c %s\n"	,	L_327
DISP_ARB_CTL	,	V_397
EDP_PSR_PERF_CNT	,	F_178
IS_I915GM	,	F_136
POWER_DOMAIN_PORT_OTHER	,	V_462
i915_forcewake_fops	,	V_636
INACTIVE_LIST	,	V_77
BUILD_BUG_ON	,	F_231
tmp	,	V_573
event_lock	,	V_128
spr_wm_latency_show	,	F_268
GT_FREQUENCY_MULTIPLIER	,	V_235
gt_core_status	,	V_301
"Interrupt enable:    %08x\n"	,	L_85
FBC_NO_OUTPUT	,	V_326
obj_exec_link	,	V_84
"PIPE_B_PANEL_FITTER"	,	L_280
gtt	,	V_69
mode_config	,	V_363
emitted_jiffies	,	V_142
GEN7_RC_CTL_TO_MODE	,	V_295
PIPE_CRC_SOURCE_DP_B_VLV	,	V_571
"Page directories: %d\n"	,	L_242
drm_add_fake_info_node	,	F_2
pipe_crc_objects	,	V_601
"unknown source %s\n"	,	L_335
connector	,	V_427
"Display Engine port interrupt mask:\t%08x\n"	,	L_61
default_context	,	V_376
GEN6_PMIIR	,	V_163
MEMMODE_HWIDLE_EN	,	V_269
describe_obj	,	F_19
I915_BIT_6_SWIZZLE_UNKNOWN	,	V_385
pri_wm_latency_write	,	F_274
I915_BIT_6_SWIZZLE_9_10_11	,	V_382
O_NONBLOCK	,	V_538
"Down"	,	L_159
"DPIO_FASTCLK_DISABLE: 0x%08x\n"	,	L_265
psrperf	,	V_417
display_crc_ctl_parse_object	,	F_258
I915_BIT_6_SWIZZLE_9_10_17	,	V_384
copy_to_user	,	F_226
"scanout buffer not tiled"	,	L_193
pin_mappable	,	V_54
"Media Power Well: %s\n"	,	L_160
gen8_ppgtt_info	,	F_159
i915_gem_obj_ggtt_size	,	F_32
"PORT_DDI_D_4_LANES"	,	L_293
wait_event_interruptible_lock_irq	,	F_224
PIPE_CRC_SOURCE_PIPE_I9XX	,	V_578
ACTIVE_LIST	,	V_75
pipe_crc_source_name	,	F_230
i915_hw_ppgtt	,	V_93
rcu_read_lock	,	F_47
cnt	,	V_185
i915_gem_object_info	,	F_42
"TILECTL = 0x%08x\n"	,	L_238
"P"	,	L_5
"Up"	,	L_158
to_intel_crtc	,	F_238
sr_enabled	,	V_337
PIPESTAT	,	F_74
drm_debugfs_create_files	,	F_312
read_domains	,	V_38
num_levels	,	V_609
power_well	,	V_470
"Dropping caches: 0x%08llx\n"	,	L_342
minor	,	V_3
GEN6_PMIER	,	V_162
"PIPE_C_PANEL_FITTER"	,	L_281
FBC_MULTIPLE_PIPES	,	V_332
flush_delayed_work	,	F_99
i9xx_pipe_crc_auto_source	,	F_237
pid	,	V_117
GEN6_GT_PERF_STATUS	,	V_217
i915_address_space	,	V_68
bit_6_swizzle_y	,	V_387
bit_6_swizzle_x	,	V_386
mode	,	V_478
cagf	,	V_223
"RC6   voltage: %dmV\n"	,	L_180
GEN6_RC_CTL_RC6_ENABLE	,	V_309
"Display Engine port interrupt enable:\t%08x\n"	,	L_63
GEN6_RCn_MASK	,	V_312
spin_lock_irq	,	F_116
pipe	,	V_124
drm_debugfs_remove_files	,	F_314
valleyview_rps_max_freq	,	F_107
USES_FULL_PPGTT	,	F_39
IPS_CTL	,	V_335
"TRANSCODER_EDP"	,	L_285
"DPINVGTT:\t%08x\n"	,	L_84
new	,	V_615
DROP_ACTIVE	,	V_623
rstdbyctl	,	V_262
"fbcon size: %d x %d, depth %d, %d bpp, refcount %d, obj "	,	L_212
domains	,	V_474
"\tencoder %d: type: %s, connectors:\n"	,	L_307
uintptr_t	,	T_2
"Fence %d, pin count = %d, object = "	,	L_101
fw_rendercount	,	V_287
vlv_pipe_crc_ctl_reg	,	F_242
old_fb_obj	,	V_133
pipe_name	,	F_52
uint16_t	,	T_12
GEN8_DE_MISC_IMR	,	V_148
"South Display Interrupt mask:		%08x\n"	,	L_94
"--------------\n"	,	L_325
struct_mutex	,	V_74
i915_min_freq_get	,	F_300
gen6_gt_force_wake_put	,	F_105
cursor_visible	,	V_518
list_add	,	F_6
IS_CRESTLINE	,	F_133
list_for_each_entry	,	F_21
MEMMODE_RCLK_GATE	,	V_271
i915_pipe_crc_open	,	F_218
"CRTC info\n"	,	L_320
"RS2 VID: %d\n"	,	L_144
"RC7\n"	,	L_173
power_domains	,	V_467
latency	,	V_611
rp_state_limits	,	V_218
units	,	V_434
cache_level	,	V_43
DROP_BOUND	,	V_626
VLV_CMN_DW0	,	V_415
intel_connector	,	V_426
"PCU interrupt mask:\t%08x\n"	,	L_67
"South Display Interrupt identity:	%08x\n"	,	L_93
"Deep RC6 Enabled: %s\n"	,	L_167
crc	,	V_429
"unused"	,	L_102
"%u purgeable objects, %zu bytes\n"	,	L_36
busy	,	V_437
"PIPE_A_PANEL_FITTER"	,	L_279
i915_debugfs_list	,	V_642
"enabled"	,	L_202
"(default context %s) "	,	L_217
"Requested VID: %d\n"	,	L_107
INTEL_PIPE_CRC_SOURCE_MAX	,	V_552
write_domain	,	V_39
"GT Interrupt IMR %d:\t%08x\n"	,	L_55
inttoext	,	V_259
VLV_DPFLIPSTAT	,	V_166
"Resetting error state\n"	,	L_104
IS_BROADWELL	,	F_131
POWER_DOMAIN_TRANSCODER_C	,	V_450
mmio_base	,	V_404
POWER_DOMAIN_TRANSCODER_A	,	V_448
POWER_DOMAIN_TRANSCODER_B	,	V_449
i915_gem_pageflip_info	,	F_51
port_name	,	F_241
I915_MADV_DONTNEED	,	V_46
rps	,	V_206
"bit6 swizzle for X-tiling = %s\n"	,	L_230
"RC1e Enabled: %s\n"	,	L_166
drm_i915_file_private	,	V_407
"    %d @ %d\n"	,	L_51
pri_latency	,	V_612
"unknown"	,	L_228
PIPE_A_SCRAMBLE_RESET	,	V_576
GEN6_RC_CTL_RC6p_ENABLE	,	V_310
"Page tables: %d\n"	,	L_243
INTEL_PIPE_CRC_SOURCE_PF	,	V_591
"i915_forcewake_user"	,	L_346
drm_info_node	,	V_7
crstanddelay	,	V_204
spin_lock_init	,	F_309
ring	,	V_58
hw_max	,	V_629
"Old framebuffer gtt_offset 0x%08lx\n"	,	L_48
vlv_gpu_freq	,	F_108
"Use count"	,	L_303
pipe_crc	,	V_523
"PCU interrupt identity:\t%08x\n"	,	L_68
rpcurup	,	V_226
PXVFREQ_PX_SHIFT	,	V_257
len	,	V_602
stats	,	V_89
C0DRB3	,	V_389
POWER_DOMAIN_PORT_CRT	,	V_461
pin_count	,	V_35
"eLLC: %zuMB\n"	,	L_267
file_priv	,	V_96
state	,	V_510
vlv_punit_read	,	F_106
"multiple pipes are enabled"	,	L_194
"Nominal (RP1) frequency: %dMHz\n"	,	L_124
delayed_resume_work	,	V_207
"Master IER:\t%08x\n"	,	L_75
ctx	,	V_60
memcpy_fromio	,	F_145
debug_dump	,	V_398
IS_I945GM	,	F_135
MSR_RAPL_POWER_UNIT	,	V_435
loff_t	,	T_7
max_words	,	V_596
do_div	,	F_297
"Starting frequency: P%d\n"	,	L_140
vlv_drpc_info	,	F_114
"Sink_Support: %s\n"	,	L_268
DPIO_CTL	,	V_413
HSW_CAGF_SHIFT	,	V_244
GFP_KERNEL	,	V_9
i915_error_state_read	,	F_88
POWER_DOMAIN_PORT_DDI_C_2_LANES	,	V_456
enable_stall_check	,	V_132
GEN6_MBC_SNPCR_SHIFT	,	V_634
i915_cache_level_str	,	F_20
"Max P-state: P%d\n"	,	L_141
"Boost freq: %d\n"	,	L_136
" (%s)"	,	L_24
source_ok	,	V_421
"RS1\n"	,	L_150
MEMMODE_FMIN_MASK	,	V_276
list_del_init	,	F_37
rgvstat	,	V_210
i_private	,	V_191
mutex_unlock	,	F_7
"Flip pending (waiting for vsync) on pipe %c (plane %c)\n"	,	L_44
pos	,	V_193
"Unknown\n"	,	L_174
"%u pinned mappable objects, %zu bytes\n"	,	L_37
task_struct	,	V_113
"%-25s %s\n"	,	L_301
assert_spin_locked	,	F_221
i915_pipe_crc_create	,	F_228
intel_opregion	,	V_355
typeof	,	F_36
RSX_STATUS_RC1	,	V_280
i915_gem_obj_ggtt_offset	,	F_56
seq_file	,	V_16
i915_sr_status	,	F_132
delayfreq	,	V_254
regs	,	V_305
"X"	,	L_8
GEN6_RC_CONTROL	,	V_290
i915_debugfs_create	,	F_307
"Manually setting min freq to %llu\n"	,	L_344
"id %d:\"%s\" freq %d clock %d hdisp %d hss %d hse %d htot %d vdisp %d vss %d vse %d vtot %d type 0x%x flags 0x%x\n"	,	L_306
"Power well/domain"	,	L_302
GEN6_RP_CUR_DOWN	,	V_241
FBC_BAD_PLANE	,	V_330
mutex_lock	,	F_5
rp_state_cap	,	V_220
"ECOCHK: 0x%08x\n"	,	L_254
DROP_RETIRE	,	V_625
GEN6_MBCUNIT_SNPCR	,	V_632
"%d prepares\n"	,	L_47
rc6vids	,	V_302
for_each_connector_on_encoder	,	F_195
display_crc_ctl_show	,	F_233
count_objects	,	F_43
sandybridge_pcode_read	,	F_123
CURSOR_Y_SHIFT	,	V_517
"Y"	,	L_9
intel_fbc_enabled	,	F_128
source	,	V_535
obj_rank_by_stolen	,	F_28
INTEL_PIPE_CRC_SOURCE_TV	,	V_561
"Current RC state: "	,	L_169
"Chipset power: %ld\n"	,	L_205
SDEIMR	,	V_176
priv	,	V_80
i915_min_freq_set	,	F_301
unlock	,	V_624
"GPU freq (MHz)\tEffective CPU freq (MHz)\tEffective Ring freq (MHz)\n"	,	L_209
enc_to_intel_dp	,	F_182
GTIER	,	V_159
GEN6_RC0	,	V_313
intel_pipe_crc_source	,	V_550
mm_list	,	V_111
GEN6_RC3	,	V_315
GEN6_RC6	,	V_316
GEN6_RC7	,	V_317
"enabled\n"	,	L_199
WARN	,	F_240
i915_opregion	,	F_144
i915_power_well	,	V_469
FORCEWAKE_ALL	,	V_232
PIPE_CRC_SOURCE_TV_PRE	,	V_579
IS_I865G	,	F_210
mutex_lock_interruptible	,	F_27
IER	,	V_168
name	,	V_47
"current GPU freq: %d MHz\n"	,	L_131
GEN6_PMIMR	,	V_164
rgvmodectl	,	V_261
MAP_TO_MV	,	F_111
"South Display Interrupt enable:		%08x\n"	,	L_92
next	,	V_622
"  %-23s %d\n"	,	L_305
rpcurdown	,	V_229
FBC_UNSUPPORTED_MODE	,	V_328
"holds a forcewake reference \n"	,	L_164
"disabled per chip default"	,	L_196
gen6_drpc_info	,	F_118
psr	,	V_419
"%llu"	,	L_273
mappable_end	,	V_112
PIPE_CRC_LINE_LEN	,	V_534
FBC_CHIP_DEFAULT	,	V_334
INTEL_OUTPUT_TVOUT	,	V_560
kzalloc	,	F_83
"DPIO PLL DW7 CH1: 0x%08x\n"	,	L_262
"GT Interrupt IER %d:\t%08x\n"	,	L_57
E2BIG	,	V_607
INTEL_PIPE_CRC_ENTRIES_NR	,	V_528
"DPIO_CTL: 0x%08x\n"	,	L_256
"SW control enabled: %s\n"	,	L_138
vdisplay	,	V_484
mappable_size	,	V_103
start	,	V_52
"min GPU freq: %d MHz\n"	,	L_130
seq_write	,	F_146
intel_crtc_info	,	F_198
ptr	,	V_87
"%u [%u] objects, %zu [%zu] bytes in gtt\n"	,	L_32
GEN6_RP_CONTROL	,	V_289
I915_FENCE_REG_NONE	,	V_50
IPS_ENABLE	,	V_336
BUILD_BUG_ON_NOT_POWER_OF_2	,	F_227
"ARB_MODE = 0x%08x\n"	,	L_240
intel_crtc	,	V_122
"%u fault mappable objects, %zu bytes\n"	,	L_38
HAS_PSR	,	F_176
"Render IER:\t%08x\n"	,	L_76
mappable_count	,	V_101
total_obj_size	,	V_70
list_empty	,	F_34
GEN8_PCU_IIR	,	V_152
"unsupported by this chipset"	,	L_187
"unsupported\n"	,	L_255
drm_device	,	V_20
i915_error_state_buf_release	,	F_92
"RC6+ residency since boot: %u\n"	,	L_178
hw_min	,	V_630
i915_pipe_crc_release	,	F_219
"Enabled: %s\n"	,	L_270
freq_sts	,	V_250
HAS_LLC	,	F_174
next_seqno	,	V_202
"RC1\n"	,	L_148
pwrctx	,	V_374
SDEIIR	,	V_175
debugfs_list	,	V_15
DRM_DEBUG_DRIVER	,	F_80
pipe_crc_sources	,	V_551
"Graphics Interrupt enable:		%08x\n"	,	L_95
fbc	,	V_322
i915_ring_stop_get	,	F_280
object_count	,	V_108
"yes"	,	L_1
GTIIR	,	V_160
"RC information inaccurate because somebody "	,	L_163
for_each_ring	,	F_59
"  default context:\n"	,	L_253
crtc	,	V_123
"\tphysical dimensions: %dx%dmm\n"	,	L_316
PRINT_FLAG	,	F_12
IIR	,	V_169
"Graphics Interrupt identity:		%08x\n"	,	L_96
" (fence: %d)"	,	L_18
"North Display Interrupt enable:		%08x\n"	,	L_89
pipe_crc_data_count	,	F_220
I915_DEBUGFS_ENTRIES	,	V_643
PAGE_SIZE	,	V_606
CURPOS	,	F_216
"RPNSWREQ: %dMHz\n"	,	L_115
primary	,	V_493
FW_BLC_SELF	,	V_340
power_wells	,	V_472
I915_BIT_6_SWIZZLE_9_17	,	V_383
flags	,	V_121
tabs	,	V_476
i915_drop_caches_set	,	F_287
enabled	,	V_418
GEN6_DECODE_RC6_VID	,	F_124
GEN6_RPNSWREQ	,	V_233
rpprevup	,	V_227
I915_BIT_6_SWIZZLE_9_11	,	V_381
I915_BIT_6_SWIZZLE_9_10	,	V_380
"PP_DIR_DCLV: 0x%08x\n"	,	L_249
OPREGION_SIZE	,	V_357
num_pipes	,	V_524
i915_forcewake_open	,	F_304
i915_cache_sharing_get	,	F_302
spin_unlock_irq	,	F_117
GEN6_GT_GFX_RC6	,	V_319
CURSOR_X_SHIFT	,	V_514
"Render standby enabled: %s\n"	,	L_145
debugfs_root	,	V_640
fence_reg_start	,	V_177
tiling_mode	,	V_28
GEN8_PCU_IER	,	V_153
i915_ring_seqno_info	,	F_60
intel_device_info	,	V_22
"Pipe %c IMR:\t%08x\n"	,	L_58
HSW_CAGF_MASK	,	V_243
width	,	V_367
forcewake_count	,	V_303
intel_hdmi	,	V_501
"RS2 (RC6)\n"	,	L_151
max_freq_softlimit	,	V_353
vtotal	,	V_487
i915_pipe_crc_fops	,	V_549
"\n"	,	L_28
"AUDIO"	,	L_298
fault_mappable	,	V_55
list_first_entry	,	F_35
GEN6_TURBO_DISABLE	,	V_234
"Graphics Interrupt mask:		%08x\n"	,	L_97
"DPIO PLL DW10 CH0: 0x%08x\n"	,	L_263
i915_ring_missed_irq_set	,	F_283
"VGA"	,	L_297
gpu_error	,	V_616
"Connector info\n"	,	L_324
"CAGF: %dMHz\n"	,	L_116
"Port hotplug:\t%08x\n"	,	L_82
i915_error_state_write	,	F_79
FBC_STOLEN_TOO_SMALL	,	V_327
"GT_PERF_STATUS: 0x%08x\n"	,	L_110
"Interrupt identity:  %08x\n"	,	L_86
"RC6 Enabled: %s\n"	,	L_156
SDEIER	,	V_174
for_each_pipe	,	F_69
" "	,	L_7
fw_mediacount	,	V_288
i915_debugfs_files	,	V_641
C1DRB3	,	V_390
opened	,	V_525
HAS_FBC	,	F_127
GTIMR	,	V_161
"RC6++ residency since boot: %u\n"	,	L_179
IMR	,	V_170
MEMSTAT_VID_MASK	,	V_212
PIPE_CRC_ENABLE	,	V_556
"Masking interrupts on rings 0x%08llx\n"	,	L_341
"stopping CRCs for pipe %c\n"	,	L_330
MEMMODE_FMAX_SHIFT	,	V_275
reqf	,	V_224
GEN6_RP_MEDIA_MODE_MASK	,	V_293
MEMMODE_BOOST_FREQ_SHIFT	,	V_268
POWER_DOMAIN_PIPE_A	,	V_442
POWER_DOMAIN_PIPE_B	,	V_443
POWER_DOMAIN_PIPE_C	,	V_444
vlv_freq_opcode	,	F_296
INTEL_PCH_TYPE	,	F_11
"PORT_DDI_A_2_LANES"	,	L_286
drm_connector	,	V_490
GEN6_RP_PREV_UP	,	V_239
valleyview_rps_min_freq	,	F_109
"FBC enabled\n"	,	L_184
intel_framebuffer	,	V_361
POWER_DOMAIN_INIT	,	V_465
ppos	,	V_186
htotal	,	V_483
"PM IMR:\t\t%08x\n"	,	L_81
MEMMODE_FSTART_SHIFT	,	V_273
"GAMTARBMODE = 0x%08x\n"	,	L_239
POWER_DOMAIN_VGA	,	V_463
"HD boost: %s\n"	,	L_135
vrefresh	,	V_479
"PORT_DDI_D_2_LANES"	,	L_292
display_crc_ctl_parse	,	F_261
"%zu [%lu] gtt total\n"	,	L_39
user_buf	,	V_529
temp	,	V_346
DPINVGTT	,	V_167
i915_pc8_status	,	F_187
PIPE_CRC_SOURCE_PRIMARY_IVB	,	V_592
INTEL_OUTPUT_DISPLAYPORT	,	V_507
WARN_ON	,	F_189
width_mm	,	V_503
"fw_rendercount = %u\n"	,	L_218
"\taudio support: %s\n"	,	L_313
i915_dpio_info	,	F_167
PIPE_CRC_INCLUDE_BORDER_I8XX	,	V_557
FBC_MODULE_PARAM	,	V_333
intel_ring_buffer	,	V_135
"Pipe %c IER:\t%08x\n"	,	L_60
plane	,	V_125
unbound	,	V_100
"\tmodes:\n"	,	L_319
"%s\n"	,	L_244
i915_capabilities	,	F_8
"Display Engine port interrupt identity:\t%08x\n"	,	L_62
i915_gem_retire_requests	,	F_290
ctx_to_ppgtt	,	F_158
"---------\n"	,	L_321
has_global_gtt_mapping	,	V_32
bound_list	,	V_110
i915_wedged_get	,	F_277
inode	,	V_190
PIPE_CRC_SOURCE_DP_B_G4X	,	V_580
"bit9/bit10"	,	L_223
EDP_PSR_PERF_CNT_MASK	,	V_423
dev	,	V_21
SUPPORTS_TV	,	F_245
"Max non-overclocked (RP0) frequency: %dMHz\n"	,	L_125
i915_inttoext_table	,	F_112
"Current VID: %d\n"	,	L_108
"Current RS state: "	,	L_146
dpio_lock	,	V_412
g4x_undo_pipe_scramble_reset	,	F_248
"INIT"	,	L_299
ARRAY_SIZE	,	F_232
IS_HASWELL	,	F_104
"GFX power: %ld\n"	,	L_206
POWER_DOMAIN_PIPE_A_PANEL_FITTER	,	V_445
active	,	V_97
GEN6_CURIAVG_MASK	,	V_249
HAS_PCH_SPLIT	,	F_75
MEMSTAT_PSTATE_MASK	,	V_214
" (g"	,	L_20
object_memory	,	V_109
"Stopping rings 0x%08llx\n"	,	L_340
yesno	,	F_1
intel_unpin_work	,	V_126
I915_READ16	,	F_97
domain	,	V_441
POWER_DOMAIN_PIPE_B_PANEL_FITTER	,	V_446
subpixel_order	,	V_505
"g"	,	L_10
"%-25s %d\n"	,	L_304
""	,	L_13
PORT_DFT2_G4X	,	V_574
i915_pipe_crc_read	,	F_223
i915_gpu_idle	,	F_289
hdisplay	,	V_480
i915_gem_stolen_list_info	,	F_30
"LLC: %s\n"	,	L_266
"RC information accurate: %s\n"	,	L_165
display_crc_ctl_parse_pipe	,	F_259
"Total %d objects, %zu bytes, %zu GTT size\n"	,	L_29
DC_BALANCE_RESET	,	V_584
IS_GEN2	,	F_252
DEIMR	,	V_173
EDP_PSR_ENABLE	,	V_422
DEV_INFO_FOR_EACH_FLAG	,	F_14
EBUSY	,	V_526
GEN6_CURICONT_MASK	,	V_247
IS_GEN8	,	F_156
IS_GEN7	,	F_102
PIPE_CRC_SOURCE_PIPE_ILK	,	V_590
uncore	,	V_299
i915_destroy_error_state	,	F_81
IS_GEN4	,	F_155
panel	,	V_496
hw_lock	,	V_251
IS_GEN3	,	F_154
IS_GEN6	,	F_101
IS_GEN5	,	F_100
ia_freq	,	V_351
intel_encoder_info	,	F_193
get_seqno	,	V_143
"bit6 swizzle for Y-tiling = %s\n"	,	L_231
tail	,	V_527
"Display IIR_RW:\t%08x\n"	,	L_72
"Render p-state VID: %d\n"	,	L_113
INTEL_OUTPUT_LVDS	,	V_509
words	,	V_595
GEN6_RP_CUR_UP_EI	,	V_237
drm_modeset_unlock_all	,	F_184
PXVFREQ_PX_MASK	,	V_256
CURSOR_MODE	,	V_513
last_fenced_seqno	,	V_42
vsync_end	,	V_486
jiffies	,	V_141
gen6_ppgtt_info	,	F_160
"\tname: %s\n"	,	L_315
"FBC disabled: "	,	L_185
fence_regs	,	V_179
"%02x%02x%02x%02x%02x%02x\n"	,	L_272
height_mm	,	V_504
"FBC actived, but currently disabled in hardware"	,	L_186
intel_display_power_domain	,	V_440
pending_flip_obj	,	V_134
"Display IIR:\t%08x\n"	,	L_71
intel_runtime_pm_put	,	F_63
PUNIT_REG_GPU_FREQ_STS	,	V_252
" (name: %d)"	,	L_15
MEMMODE_BOOST_FREQ_MASK	,	V_267
"Source_OK: %s\n"	,	L_269
"unknown pipe %s\n"	,	L_334
GEN8_PCU_IMR	,	V_151
plane_name	,	F_53
vlv_dpio_read	,	F_168
intel_dp_info	,	F_201
intel_display_crc_init	,	F_308
cur_wm_latency_show	,	F_269
total_gtt_size	,	V_71
INTEL_FLIP_COMPLETE	,	V_131
intel_panel	,	V_495
"Manually setting max freq to %llu\n"	,	L_343
PIPE_CRC_SOURCE_PRIMARY_ILK	,	V_587
inactive_list	,	V_78
" (display)"	,	L_17
ivb_pipe_crc_ctl_reg	,	F_250
"Flip queued on pipe %c (plane %c)\n"	,	L_43
i915_gem_obj_is_pinned	,	F_16
"no outputs"	,	L_188
info	,	V_23
"CRTC %d: pipe: %c, active: %s\n"	,	L_322
"DPIO PLL DW5 CH0: 0x%08x\n"	,	L_259
" purgeable"	,	L_14
count	,	V_72
"Render IMR:\t%08x\n"	,	L_78
ilk_pipe_crc_ctl_reg	,	F_249
"connector %d: type %s, status: %s\n"	,	L_314
"Manually setting uncore sharing to %llu\n"	,	L_345
to_intel_connector	,	F_206
i915_ring_missed_irq_get	,	F_282
fb	,	V_362
fops	,	V_638
VLV_IMR	,	V_157
frame	,	V_544
swizzle	,	V_377
INTEL_PIPE_CRC_SOURCE_AUTO	,	V_554
reset_counter	,	V_617
wm_latency_show	,	F_265
"  %u [%u] active objects, %zu [%zu] bytes\n"	,	L_33
debugfs_remove	,	F_4
i915_gem_framebuffer_info	,	F_147
DEIIR	,	V_172
"Current P-state: %d\n"	,	L_109
"MAD_DIMM_C1 = 0x%08x\n"	,	L_236
MEMSTAT_PSTATE_SHIFT	,	V_215
"disabled per module param (default off)"	,	L_195
drm_modeset_lock_all	,	F_180
spr_wm_latency_write	,	F_275
EDP_PSR_CTL	,	F_177
PORT_DFT_I9XX	,	V_583
i915_error_state_file_priv	,	V_187
"max GPU freq: %d MHz\n"	,	L_129
get_pid_task	,	F_165
"Active:\n"	,	L_25
"RC1E\n"	,	L_149
MEMMODE_BOOST_EN	,	V_266
GEN6_RC_CTL_RC6pp_ENABLE	,	V_311
pri_wm_latency_open	,	F_270
"gtt offset: %08lx, size: %08lx)"	,	L_21
"PORT_DSI"	,	L_294
obj	,	V_26
crstandvid	,	V_263
intel_wait_for_vblank	,	F_255
GEN6_RC_CTL_EI_MODE	,	F_115
ENOMEM	,	V_10
PORT_D	,	V_567
PORT_C	,	V_565
PORT_B	,	V_563
"Stall check waiting for page flip ioctl, "	,	L_46
RSX_STATUS_MASK	,	V_278
"RP CUR DOWN EI: %dus\n"	,	L_120
bits_per_pixel	,	V_370
dev_priv	,	V_66
"Stall check enabled, "	,	L_45
"expected &lt;%lu bytes into pipe crc control\n"	,	L_336
inactive	,	V_98
"RP CUR DOWN: %dus\n"	,	L_121
MEMMODECTL	,	V_264
i915_drpc_info	,	F_125
madv	,	V_45
lock	,	V_300
id	,	V_86
ARB_MODE	,	V_396
"PIPE_B"	,	L_277
i915_gem_object_list_info	,	F_26
" dirty"	,	L_12
", mode:\n"	,	L_309
i915_max_freq_get	,	F_294
FBC_OK	,	V_324
"bit9/bit10/bit11"	,	L_225
VLV_IIR	,	V_155
"PIPE_A"	,	L_276
list_for_each_entry_safe	,	F_291
"disabled"	,	L_203
i915_forcewake_create	,	F_306
i915_error_state_to_str	,	F_90
PIPE_CRC_SOURCE_DP_D_G4X	,	V_582
i8xx_pipe_crc_ctl_reg	,	F_236
"PUNIT_REG_GPU_FREQ_STS: 0x%08x\n"	,	L_127
encoder	,	V_425
display_crc_ctl_write	,	F_263
"bit9/bit17"	,	L_226
PIPE_CRC_BUFFER_LEN	,	V_530
"Display IER:\t%08x\n"	,	L_70
GEN8_MASTER_IRQ	,	V_144
status	,	V_491
i915_hws_info	,	F_78
"Min P-state: P%d\n"	,	L_142
"PORT_DDI_A_4_LANES"	,	L_287
"%hu %hu %hu %hu %hu"	,	L_338
hws	,	V_180
i915_error_state_release	,	F_85
DEIER	,	V_171
"none"	,	L_221
GEN8_GT_IIR	,	F_67
file	,	V_106
i915_context_status	,	F_150
"p"	,	L_6
i915_gem_gtt_info	,	F_50
GEN6_RC_CTL_RC1e_ENABLE	,	V_308
u16	,	T_9
GEN6_RP_MEDIA_TURBO	,	V_291
cursor_addr	,	V_519
map	,	V_258
"bug"	,	L_229
PIPE_A	,	V_414
"%u unbound objects, %zu bytes\n"	,	L_35
"render context "	,	L_215
"Master Interrupt Control:\t%08x\n"	,	L_54
"RC6\n"	,	L_172
VLV_PLL_DW10	,	F_172
POWER_DOMAIN_PORT_DDI_B_2_LANES	,	V_454
power_well_count	,	V_468
intel_panel_info	,	F_200
PIPE_B_SCRAMBLE_RESET	,	V_577
intel_dp	,	V_428
EFAULT	,	V_545
trace_i915_reg_rw	,	F_122
i915_debugfs_init	,	F_311
intel_digital_port	,	V_558
GEN8_DE_PORT_IIR	,	V_146
to_i915	,	F_267
PIPE_CRC_SOURCE_PIPE_VLV	,	V_570
purgeable_size	,	V_104
renderctx	,	V_375
ppgtt	,	V_94
rpstat	,	V_222
"Core Power Down: %s\n"	,	L_175
gen6_gt_force_wake_get	,	F_103
"FBC unsupported on this chipset\n"	,	L_183
"Graphics Interrupt mask (%s):	%08x\n"	,	L_98
hsync_end	,	V_482
vsync_start	,	V_485
dig_port	,	V_559
size_t	,	T_3
i915_vma	,	V_33
cur_wm_latency_write	,	F_276
drm_encoder	,	V_489
"\tfb: %d, pos: %dx%d, size: %dx%d\n"	,	L_310
for_each_encoder_on_crtc	,	F_199
u32	,	T_4
PORT_HOTPLUG_EN	,	V_165
"North Display Interrupt mask:		%08x\n"	,	L_91
ret_count	,	V_197
FORCEWAKE_ACK	,	V_304
GEN6_RP_STATE_CAP	,	V_221
CURPOS_IVB	,	F_215
"\tDPCD rev: %x\n"	,	L_312
MAD_DIMM_C2	,	V_393
MAD_DIMM_C1	,	V_392
MAD_DIMM_C0	,	V_391
"DPIO PLL DW3 CH0 : 0x%08x\n"	,	L_257
display_crc_ctl_parse_source	,	F_260
mm	,	V_107
"DDR freq: %d MHz\n"	,	L_128
PIPE_CRC_SOURCE_DP_C_G4X	,	V_581
intel_pipe_crc_object	,	V_599
"unknown object %s\n"	,	L_333
level	,	V_610
i915_emon_status	,	F_138
VLV_IER	,	V_154
filp	,	V_183
last_read_seqno	,	V_40
WM1_LP_ILK	,	V_338
entry	,	V_542
entries	,	V_543
task	,	V_114
spin_lock_irqsave	,	F_54
remap_slice	,	V_62
header	,	V_358
MEMSTAT_ILK	,	V_211
"New framebuffer gtt_offset 0x%08lx\n"	,	L_49
PIPE_SCRAMBLE_RESET_MASK	,	V_585
dpcd	,	V_498
GEN8_GT_IER	,	F_68
context_idr	,	V_410
drm_get_connector_name	,	F_196
"Requested P-state: %d\n"	,	L_106
"not supported\n"	,	L_198
head	,	V_64
"RP CUR UP EI: %dus\n"	,	L_117
total	,	V_90
"MAD_DIMM_C2 = 0x%08x\n"	,	L_237
drm_mm_node_allocated	,	F_40
IS_G4X	,	F_246
tmpbuf	,	V_605
" (pp"	,	L_19
request_list	,	V_139
PIPE_CRC_CTL	,	F_253
ubuf	,	V_184
spr_wm_latency_open	,	F_271
GEN8_DE_PORT_IER	,	V_147
"PM IIR:\t\t%08x\n"	,	L_80
get_pin_flag	,	F_15
i915_next_seqno_get	,	F_93
PXVFREQ_BASE	,	V_255
POWER_DOMAIN_PORT_DDI_C_4_LANES	,	V_457
vlv_undo_pipe_scramble_reset	,	F_247
container_of	,	F_29
userbuf	,	V_192
u64	,	T_8
"bit9/bit11"	,	L_224
bytes	,	V_200
drm_file	,	V_105
GEN6_RP_PREV_DOWN	,	V_242
pages_pin_count	,	V_628
"on\n"	,	L_147
"IRQs disabled: %s\n"	,	L_275
CURCNTR_IVB	,	F_212
VLV_MASTER_IER	,	V_158
GAM_ECOCHK	,	V_411
pm	,	V_438
GEN6_RP_ENABLE	,	V_292
GEN6_CAGF_MASK	,	V_245
I915_TILING_X	,	V_30
"FBC unsupported on plane"	,	L_192
"PORT_CRT"	,	L_295
I915_WRITE	,	F_243
i915_vma_unbind	,	F_292
describe_ctx	,	F_24
"GFXEC: %ld\n"	,	L_211
i915_edp_psr_status	,	F_175
intel_hdmi_info	,	F_202
GEN6_RP_CUR_UP	,	V_238
VLV_PLL_DW5	,	F_170
"Max overclocked frequency: %dMHz\n"	,	L_126
VLV_PLL_DW7	,	F_171
"%d\t\t%d\t\t\t\t%d\n"	,	L_210
i915_ring_stop_set	,	F_281
I915_TILING_Y	,	V_31
VLV_PLL_DW3	,	F_169
height	,	V_368
"collecting CRCs for pipe %c, %s\n"	,	L_329
dent	,	V_11
power_domain_str	,	F_188
object_idr	,	V_116
snpcr	,	V_631
i915_chipset_val	,	F_140
drm_get_subpixel_order_name	,	F_207
node	,	V_8
i915_ring_freq_table	,	F_142
"Performance_Counter: %u\n"	,	L_271
intel_pipe_crc_entry	,	V_541
stop_rings	,	V_618
"DPIO PLL DW5 CH1: 0x%08x\n"	,	L_260
i915_interrupt_info	,	F_64
rgvswctl	,	V_208
"DPIO PLL DW10 CH1: 0x%08x\n"	,	L_264
to_intel_encoder	,	F_181
enc_to_intel_hdmi	,	F_203
i915_gfx_val	,	F_141
LIST_HEAD	,	F_31
num_pd_pages	,	V_400
shared	,	V_92
INTEL_PIPE_CRC_SOURCE_NONE	,	V_536
min_freq_softlimit	,	V_352
POWER_DOMAIN_PORT_DSI	,	V_460
drm_minor	,	V_2
GEN6_GT_GFX_RC6_LOCKED	,	V_318
cea_rev	,	V_506
fixed_mode	,	V_497
INTEL_OUTPUT_EDP	,	V_432
display_info	,	V_502
global	,	V_95
_CURACNTR	,	V_511
seq_printf	,	F_10
PIPE_CRC_SOURCE_SPRITE_IVB	,	V_593
min	,	F_225
RSX_STATUS_RC1E	,	V_281
"DISP_ARB_CTL = 0x%08x\n"	,	L_241
key	,	V_6
INTEL_INFO	,	F_9
RING_MODE_GEN7	,	F_161
i915_gem_object_put_pages	,	F_293
pvt_ppgtt	,	V_408
valleyview_set_rps	,	F_298
dirty	,	V_44
gem_request	,	V_137
atomic_read	,	F_55
"Deepest RC6 Enabled: %s\n"	,	L_168
u8	,	T_10
i915_pipe_crc_data	,	V_547
IS_VALLEYVIEW	,	F_73
i915_gem_obj_ggtt_bound	,	F_41
"bit9/bit10/bit17"	,	L_227
drm_i915_private	,	V_65
uint32_t	,	T_11
N_WORDS	,	F_262
i915_llc	,	F_173
"aliasing PPGTT:\n"	,	L_250
global_list	,	V_99
"bit9"	,	L_222
" (pinned x %d)"	,	L_16
is_initialized	,	V_61
buf	,	V_199
"unknown reason"	,	L_197
S_IWUSR	,	V_639
"Render IIR:\t%08x\n"	,	L_77
i915_power_domain_info	,	F_190
drm_get_encoder_name	,	F_194
GEN6_GT_CORE_STATUS	,	V_306
"pd gtt offset: 0x%08x\n"	,	L_251
"w/ctx: %d, w/o ctx: %d\n"	,	L_105
GAMTARBMODE	,	V_395
"DPIO PLL DW3 CH1: 0x%08x\n"	,	L_258
"forcewake count = %u\n"	,	L_220
"\tsubpixel order: %s\n"	,	L_317
POWER_DOMAIN_PORT_DDI_D_4_LANES	,	V_459
i915_forcewake_release	,	F_305
VLV_GTLC_PW_RENDER_STATUS_MASK	,	V_297
hsync_start	,	V_481
PIPE_CRC_SOURCE_DP_C_VLV	,	V_572
i915_next_seqno_set	,	F_94
"RPSTAT1: 0x%08x\n"	,	L_111
RING_PP_DIR_BASE	,	F_162
DP_DPCD_REV	,	V_499
I915_TILING_NONE	,	V_29
drm_display_mode	,	V_477
i915_error_state_buf_init	,	F_89
i915_display_info	,	F_217
n_entries	,	V_531
i915_ppgtt_info	,	F_166
i9xx_pipe_crc_ctl_reg	,	F_244
"Forcewake Media Count = %u\n"	,	L_162
fb_lock	,	V_372
"TRANSCODER_C"	,	L_284
"PORT_DDI_B_2_LANES"	,	L_288
"TRANSCODER_B"	,	L_283
"PORT_DDI_C_2_LANES"	,	L_290
vm	,	V_51
connector_status_connected	,	V_492
"%pK: %s%s%s %8zdKiB %02x %02x %u %u %u%s%s%s"	,	L_11
pid_task	,	F_48
DRM_MODE_DPMS_ON	,	V_431
ellc_size	,	V_416
has_audio	,	V_500
pending	,	V_130
"mode too large"	,	L_191
f_flags	,	V_537
"   "	,	L_27
"Display IMR:\t%08x\n"	,	L_73
GEN8_GT_IMR	,	F_66
"C1DRB3 = 0x%04x\n"	,	L_234
"TRANSCODER_A"	,	L_282
driver_priv	,	V_115
wm	,	V_608
missed_irq_rings	,	V_619
wq	,	V_540
VLV_GTLC_PW_MEDIA_STATUS_MASK	,	V_298
GEN8_DE_PORT_IMR	,	V_145
" (stolen: %08lx)"	,	L_22
simple_read_from_buffer	,	F_91
skip_spaces	,	F_257
sink_support	,	V_420
"  %u [%u] inactive objects, %zu [%zu] bytes\n"	,	L_34
"fw_mediacount = %u\n"	,	L_219
dentry	,	V_4
PINEVIEW_SELF_REFRESH_EN	,	V_345
"%s: %u objects, %zu bytes (%zu active, %zu inactive, %zu global, %zu shared, %zu unbound)\n"	,	L_40
"RS1 VID: %d\n"	,	L_143
intel_connector_info	,	F_205
idr_for_each	,	F_46
i915_fbc_status	,	F_126
last_write_seqno	,	V_41
"PIPE_C"	,	L_278
intel_encoder	,	V_424
i915_handle_error	,	F_279
base	,	V_36
i915_ips_status	,	F_129
FW_BLC_SELF_EN	,	V_341
"DPIO PLL DW7 CH0: 0x%08x\n"	,	L_261
error_priv	,	V_188
GEN6_PCODE_READ_MIN_FREQ_TABLE	,	V_354
PIPE_CRC_SOURCE_SPRITE_ILK	,	V_589
page_addr	,	V_182
IS_IVYBRIDGE	,	F_214
rcctl1	,	V_286
"no"	,	L_2
"Render Power Well: %s\n"	,	L_157
user_pin_count	,	V_27
GEN6_RP_CUR_DOWN_EI	,	V_240
init_waitqueue_head	,	F_310
"not enough stolen memory"	,	L_189
"No flip due on pipe %c (plane %c)\n"	,	L_42
"Current sequence (%s): %u\n"	,	L_53
RING_PP_DIR_DCLV	,	F_164
"\tfixed mode:\n"	,	L_311
dpms	,	V_430
val	,	V_201
comm	,	V_119
"0x%08x: 0x%08x 0x%08x 0x%08x 0x%08x\n"	,	L_103
intel_dp_sink_crc	,	F_183
RCX_SW_EXIT	,	V_277
single_open	,	F_235
rpprevdown	,	V_230
work	,	V_127
"RC3 (RC6+)\n"	,	L_152
i915_gem_set_seqno	,	F_95
"P%02dVIDFREQ: 0x%08x (VID: %d)\n"	,	L_133
i915_ring_test_irq_set	,	F_285
"DPFLIPSTAT:\t%08x\n"	,	L_83
fence_reg	,	V_49
"WM%d %u (%u.%u usec)\n"	,	L_337
INTEL_PIPE_CRC_SOURCE_PLANE1	,	V_586
INTEL_PIPE_CRC_SOURCE_PLANE2	,	V_588
GFX_MODE	,	V_405
"No requests\n"	,	L_52
pipe_crc_info	,	V_521
"North Display Interrupt identity:	%08x\n"	,	L_90
GEN6_RP_MEDIA_SW_MODE	,	V_294
"disabled\n"	,	L_200
RSTDBYCTL	,	V_265
FBC_UNSUPPORTED	,	V_325
ENODEV	,	V_349
cur_wm_latency_open	,	F_272
private_data	,	V_189
kfree	,	F_87
POWER_DOMAIN_AUDIO	,	V_464
GEN6_MBC_SNPCR_MASK	,	V_633
i915_error_state_open	,	F_82
"HW context "	,	L_216
I915_READ	,	F_65
mutex	,	V_364
debugfs_create_file	,	F_229
"PP_DIR_BASE_READ: 0x%08x\n"	,	L_248
ironlake_drpc_info	,	F_113
"Turbo enabled: %s\n"	,	L_155
out	,	V_198
gpu_freq	,	V_350
"Display Engine misc interrupt identity:\t%08x\n"	,	L_65
gen	,	V_24
rpupei	,	V_225
spr_latency	,	V_613
GEN6_CURBSYTAVG_MASK	,	V_248
GEN8_DE_PIPE_IIR	,	F_71
"proc: %s\n"	,	L_252
power	,	V_433
to_intel_framebuffer	,	F_149
i915_swizzle_info	,	F_153
active_list	,	V_76
irqs_disabled	,	V_439
"?"	,	L_300
EAGAIN	,	V_539
"RC6+  voltage: %dmV\n"	,	L_181
"GFX_MODE: 0x%08x\n"	,	L_246
CURSOR_POS_MASK	,	V_515
GEN6_CORE_CPD_STATE_MASK	,	V_314
EINVAL	,	V_79
"Core Power Down\n"	,	L_170
depth	,	V_369
"\tCEA rev: %d\n"	,	L_318
DROP_UNBOUND	,	V_627
gfx	,	V_348
"power context "	,	L_214
"RP PREV UP: %dus\n"	,	L_119
udelay	,	F_120
info_ent	,	V_12
rpdownei	,	V_228
I915_READ_IMR	,	F_76
VLV_GTLC_PW_STATUS	,	V_296
CIRC_CNT	,	F_222
MEMMODE_SWMODE_EN	,	V_270
POWER_DOMAIN_PORT_DDI_A_4_LANES	,	V_453
copy_from_user	,	F_264
MEMSTAT_VID_SHIFT	,	V_213
I915_BIT_6_SWIZZLE_NONE	,	V_378
mem_freq	,	V_253
data	,	V_18
tmp_pos	,	V_196
"INTTOEXT%02d: 0x%08x\n"	,	L_134
i915_delayfreq_table	,	F_110
power_domain	,	V_471
enc_to_dig_port	,	F_239
list_sort	,	F_33
"Render p-state ratio: %d\n"	,	L_112
IS_I945G	,	F_134
INSTPM_SELF_EN	,	V_343
I915_READ_NOTRACE	,	F_119
"C0DRB3 = 0x%04x\n"	,	L_233
POWER_DOMAIN_NUM	,	V_473
"Inactive:\n"	,	L_26
"Pipe %c IIR:\t%08x\n"	,	L_59
offset	,	V_402
S_IRUGO	,	V_548
i915_gen6_forcewake_count_info	,	F_151
DCC	,	V_388
"Forcewake Render Count = %u\n"	,	L_161
debugfs_lock	,	V_13
gen6_set_rps	,	F_299
"GMCH temp: %ld\n"	,	L_204
rdmsrl	,	F_186
drm_i915_error_state_buf	,	V_194
opregion	,	V_356
"PORT_DDI_C_4_LANES"	,	L_291
pd_offset	,	V_406
i915_error_state_put	,	F_86
CURCNTR	,	F_211
POWER_DOMAIN_PIPE_C_PANEL_FITTER	,	V_447
filep	,	V_520
cur_latency	,	V_614
i915_gem_seqno_info	,	F_61
i915_rstdby_delays	,	F_96
INSTPM	,	V_342
"PORT_OTHER"	,	L_296
file_stats	,	V_88
private_default_ctx	,	V_409
I915_MAX_PIPES	,	V_553
"MAD_DIMM_C0 = 0x%08x\n"	,	L_235
i915_cur_delayinfo	,	F_98
pin_display	,	V_48
"&lt;unknown&gt;"	,	L_41
"Total fences = %d\n"	,	L_100
purgeable_count	,	V_102
intel_lvds_info	,	F_204
GEN8_DE_PIPE_IMR	,	F_70
DC_BALANCE_RESET_VLV	,	V_575
" (%s mappable)"	,	L_23
display_crc_ctl_open	,	F_234
dma_buf	,	V_91
i915_energy_uJ	,	F_185
readl	,	F_121
list_head	,	V_63
"HW control enabled: %s\n"	,	L_137
rcu_read_unlock	,	F_49
ifbdev	,	V_360
"\tPDP%d 0x%016llx\n"	,	L_245
bytes_read	,	V_533
no_fbc_reason	,	V_323
POWER_DOMAIN_TRANSCODER_EDP	,	V_451
list_for_each_entry_reverse	,	F_45
CRSTANDVID	,	V_205
FBC_NOT_TILED	,	V_331
"RP PREV DOWN: %dus\n"	,	L_122
GEN6_GT_GFX_RC6p	,	V_320
"\t\tconnector %d: type: %s, status: %s"	,	L_308
PINNED_LIST	,	V_120
i915_gem_fence_regs_info	,	F_77
MCH_SECP_NRG_STTS	,	V_436
"too many words, allowed &lt;= %d\n"	,	L_331
stolen	,	V_53
pipe_crc_set_source	,	F_251
i915_sink_crc	,	F_179
drm_i915_gem_request	,	V_136
aliasing_ppgtt	,	V_399
i915_gfxec	,	F_143
get_tiling_flag	,	F_17
VLV_IIR_RW	,	V_156
"PM IER:\t\t%08x\n"	,	L_79
per_file_ctx	,	F_157
