0.6
2019.1
May 24 2019
15:06:07
D:/self_learning/fir_test/fir_test.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/self_learning/fir_test/fir_test.srcs/sim_1/new/fir_test_tb.v,1731545786,verilog,,,,fir_test_tb,,,,,,,,
D:/self_learning/fir_test/fir_test.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd,1731546824,vhdl,,,,c_addsub_0,,,,,,,,
D:/self_learning/fir_test/fir_test.srcs/sources_1/ip/dds_compiler_20M/sim/dds_compiler_20M.vhd,1731508666,vhdl,,,,dds_compiler_20m,,,,,,,,
D:/self_learning/fir_test/fir_test.srcs/sources_1/ip/dds_compiler_5M/sim/dds_compiler_5M.vhd,1731508535,vhdl,,,,dds_compiler_5m,,,,,,,,
D:/self_learning/fir_test/fir_test.srcs/sources_1/ip/fir_compiler_0/sim/fir_compiler_0.vhd,1731546845,vhdl,,,,fir_compiler_0,,,,,,,,
D:/self_learning/fir_test/fir_test.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd,1731510560,vhdl,,,,mult_gen_0,,,,,,,,
D:/self_learning/fir_test/fir_test.srcs/sources_1/new/fir_test.v,1731546854,verilog,,D:/self_learning/fir_test/fir_test.srcs/sim_1/new/fir_test_tb.v,,fir_test,,,,,,,,
