 
cpldfit:  version P.40xd                            Xilinx Inc.
                                  Fitter Report
Design Name: gz_LCD                              Date:  6-22-2013,  5:34AM
Device Used: XC9572XL-5-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
25 /72  ( 35%) 66  /360  ( 18%) 28 /216 ( 13%)   21 /72  ( 29%) 26 /34  ( 76%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           6/18        7/54       18/90       7/ 9
FB2           6/18        7/54       18/90       6/ 9
FB3           9/18        9/54       19/90       9/ 9*
FB4           4/18        5/54       11/90       4/ 7
             -----       -----       -----      -----    
             25/72       28/216      66/360     26/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    5           5    |  I/O              :    25      28
Output        :   21          21    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    0           0    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     26          26

** Power Data **

There are 25 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'gz_LCD.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'pi_reset' based upon the LOC
   constraint 'P5'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:936 - The output buffer 'miso_OBUF' is missing an input and will be
   deleted.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'reset_OBUF'
   is ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
*************************  Summary of Mapped Logic  ************************

** 21 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
outputs<0>          3     7     FB1_2   1    I/O     O       STD  FAST RESET
outputs<1>          3     7     FB1_5   2    I/O     O       STD  FAST RESET
outputs<2>          3     7     FB1_6   3    I/O     O       STD  FAST RESET
outputs<3>          3     7     FB1_8   4    I/O     O       STD  FAST RESET
outputs<4>          3     7     FB1_15  8    I/O     O       STD  FAST RESET
outputs<5>          3     7     FB1_17  9    I/O     O       STD  FAST RESET
outputs<6>          3     7     FB2_2   35   I/O     O       STD  FAST RESET
outputs<7>          3     7     FB2_5   36   I/O     O       STD  FAST RESET
outputs<8>          3     7     FB2_6   37   I/O     O       STD  FAST RESET
outputs<9>          3     7     FB2_8   38   I/O     O       STD  FAST RESET
outputs<10>         3     7     FB2_15  43   I/O     O       STD  FAST RESET
outputs<11>         3     7     FB2_17  44   I/O     O       STD  FAST RESET
outputs<12>         3     7     FB3_2   11   I/O     O       STD  FAST RESET
outputs<13>         3     7     FB3_5   12   I/O     O       STD  FAST RESET
outputs<14>         3     7     FB3_8   13   I/O     O       STD  FAST RESET
outputs<15>         3     7     FB3_9   14   I/O     O       STD  FAST RESET
cs                  1     1     FB3_11  18   I/O     O       STD  FAST 
wr                  4     6     FB3_14  19   I/O     O       STD  FAST SET
reset               1     1     FB3_15  20   I/O     O       STD  FAST 
cd                  1     1     FB3_16  24   I/O     O       STD  FAST 
ena                 0     0     FB3_17  22   I/O     O       STD  FAST 

** 4 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
bit_cnt<0>          2     2     FB4_15  STD  SET
bit_cnt<3>          3     5     FB4_16  STD  SET
bit_cnt<2>          3     4     FB4_17  STD  SET
bit_cnt<1>          3     3     FB4_18  STD  SET

** 5 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
pi_reset            FB1_9   5    GCK/I/O I
pi_cd               FB4_5   26   I/O     I
sclk                FB4_11  28   I/O     I
mosi                FB4_14  29   I/O     I
sel                 FB4_15  33   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               7/47
Number of signals used by logic mapping into function block:  7
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
outputs<0>            3       0     0   2     FB1_2   1     I/O     O
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
outputs<1>            3       0     0   2     FB1_5   2     I/O     O
outputs<2>            3       0     0   2     FB1_6   3     I/O     O
(unused)              0       0     0   5     FB1_7         (b)     
outputs<3>            3       0     0   2     FB1_8   4     I/O     O
(unused)              0       0     0   5     FB1_9   5     GCK/I/O I
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  6     GCK/I/O 
(unused)              0       0     0   5     FB1_12        (b)     
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  7     GCK/I/O 
outputs<4>            3       0     0   2     FB1_15  8     I/O     O
(unused)              0       0     0   5     FB1_16        (b)     
outputs<5>            3       0     0   2     FB1_17  9     I/O     O
(unused)              0       0     0   5     FB1_18        (b)     

Signals Used by Logic in Function Block
  1: bit_cnt<0>         4: bit_cnt<3>         6: mosi 
  2: bit_cnt<1>         5: sel                7: sclk 
  3: bit_cnt<2>       

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
outputs<0>           XXXXXXX................................. 7
outputs<1>           XXXXXXX................................. 7
outputs<2>           XXXXXXX................................. 7
outputs<3>           XXXXXXX................................. 7
outputs<4>           XXXXXXX................................. 7
outputs<5>           XXXXXXX................................. 7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               7/47
Number of signals used by logic mapping into function block:  7
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
outputs<6>            3       0     0   2     FB2_2   35    I/O     O
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
outputs<7>            3       0     0   2     FB2_5   36    I/O     O
outputs<8>            3       0     0   2     FB2_6   37    I/O     O
(unused)              0       0     0   5     FB2_7         (b)     
outputs<9>            3       0     0   2     FB2_8   38    I/O     O
(unused)              0       0     0   5     FB2_9   39    GSR/I/O 
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  40    GTS/I/O 
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  42    GTS/I/O 
outputs<10>           3       0     0   2     FB2_15  43    I/O     O
(unused)              0       0     0   5     FB2_16        (b)     
outputs<11>           3       0     0   2     FB2_17  44    I/O     O
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: bit_cnt<0>         4: bit_cnt<3>         6: mosi 
  2: bit_cnt<1>         5: sel                7: sclk 
  3: bit_cnt<2>       

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
outputs<6>           XXXXXXX................................. 7
outputs<7>           XXXXXXX................................. 7
outputs<8>           XXXXXXX................................. 7
outputs<9>           XXXXXXX................................. 7
outputs<10>          XXXXXXX................................. 7
outputs<11>          XXXXXXX................................. 7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               9/45
Number of signals used by logic mapping into function block:  9
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
outputs<12>           3       0     0   2     FB3_2   11    I/O     O
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
outputs<13>           3       0     0   2     FB3_5   12    I/O     O
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
outputs<14>           3       0     0   2     FB3_8   13    I/O     O
outputs<15>           3       0     0   2     FB3_9   14    I/O     O
(unused)              0       0     0   5     FB3_10        (b)     
cs                    1       0     0   4     FB3_11  18    I/O     O
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
wr                    4       0     0   1     FB3_14  19    I/O     O
reset                 1       0     0   4     FB3_15  20    I/O     O
cd                    1       0     0   4     FB3_16  24    I/O     O
ena                   0       0     0   5     FB3_17  22    I/O     O
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: bit_cnt<0>         4: bit_cnt<3>         7: mosi 
  2: bit_cnt<1>         5: pi_cd              8: pi_reset 
  3: bit_cnt<2>         6: sel                9: sclk 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
outputs<12>          XXXX.XX.X............................... 7
outputs<13>          XXXX.XX.X............................... 7
outputs<14>          XXXX.XX.X............................... 7
outputs<15>          XXXX.XX.X............................... 7
cs                   .....X.................................. 1
wr                   XXXX.X..X............................... 6
reset                .......X................................ 1
cd                   ....X................................... 1
ena                  ........................................ 0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               5/49
Number of signals used by logic mapping into function block:  5
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   25    I/O     
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   26    I/O     I
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   27    I/O     
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  28    I/O     I
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  29    I/O     I
bit_cnt<0>            2       0     0   3     FB4_15  33    I/O     I
bit_cnt<3>            3       0     0   2     FB4_16        (b)     (b)
bit_cnt<2>            3       0     0   2     FB4_17  34    I/O     (b)
bit_cnt<1>            3       0     0   2     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: bit_cnt<0>         3: bit_cnt<2>         5: sclk 
  2: bit_cnt<1>         4: sel              

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
bit_cnt<0>           ...XX................................... 2
bit_cnt<3>           XXXXX................................... 5
bit_cnt<2>           XX.XX................................... 4
bit_cnt<1>           X..XX................................... 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FTCPE_bit_cnt0: FTCPE port map (bit_cnt(0),'1',NOT sclk,'0',sel);

FTCPE_bit_cnt1: FTCPE port map (bit_cnt(1),bit_cnt(0),NOT sclk,'0',sel);

FTCPE_bit_cnt2: FTCPE port map (bit_cnt(2),bit_cnt_T(2),NOT sclk,'0',sel);
bit_cnt_T(2) <= (NOT bit_cnt(0) AND NOT bit_cnt(1));

FTCPE_bit_cnt3: FTCPE port map (bit_cnt(3),bit_cnt_T(3),NOT sclk,'0',sel);
bit_cnt_T(3) <= (NOT bit_cnt(0) AND NOT bit_cnt(1) AND NOT bit_cnt(2));


cd <= pi_cd;


cs <= sel;


ena <= '1';

FDCPE_outputs0: FDCPE port map (outputs(0),mosi,sclk,'0','0',outputs_CE(0));
outputs_CE(0) <= (NOT sel AND NOT bit_cnt(0) AND NOT bit_cnt(1) AND NOT bit_cnt(2) AND 
	NOT bit_cnt(3));

FDCPE_outputs1: FDCPE port map (outputs(1),mosi,sclk,'0','0',outputs_CE(1));
outputs_CE(1) <= (NOT sel AND bit_cnt(0) AND NOT bit_cnt(1) AND NOT bit_cnt(2) AND 
	NOT bit_cnt(3));

FDCPE_outputs2: FDCPE port map (outputs(2),mosi,sclk,'0','0',outputs_CE(2));
outputs_CE(2) <= (NOT sel AND NOT bit_cnt(0) AND bit_cnt(1) AND NOT bit_cnt(2) AND 
	NOT bit_cnt(3));

FDCPE_outputs3: FDCPE port map (outputs(3),mosi,sclk,'0','0',outputs_CE(3));
outputs_CE(3) <= (NOT sel AND bit_cnt(0) AND bit_cnt(1) AND NOT bit_cnt(2) AND 
	NOT bit_cnt(3));

FDCPE_outputs4: FDCPE port map (outputs(4),mosi,sclk,'0','0',outputs_CE(4));
outputs_CE(4) <= (NOT sel AND NOT bit_cnt(0) AND NOT bit_cnt(1) AND bit_cnt(2) AND 
	NOT bit_cnt(3));

FDCPE_outputs5: FDCPE port map (outputs(5),mosi,sclk,'0','0',outputs_CE(5));
outputs_CE(5) <= (NOT sel AND bit_cnt(0) AND NOT bit_cnt(1) AND bit_cnt(2) AND 
	NOT bit_cnt(3));

FDCPE_outputs6: FDCPE port map (outputs(6),mosi,sclk,'0','0',outputs_CE(6));
outputs_CE(6) <= (NOT sel AND NOT bit_cnt(0) AND bit_cnt(1) AND bit_cnt(2) AND 
	NOT bit_cnt(3));

FDCPE_outputs7: FDCPE port map (outputs(7),mosi,sclk,'0','0',outputs_CE(7));
outputs_CE(7) <= (NOT sel AND bit_cnt(0) AND bit_cnt(1) AND bit_cnt(2) AND 
	NOT bit_cnt(3));

FDCPE_outputs8: FDCPE port map (outputs(8),mosi,sclk,'0','0',outputs_CE(8));
outputs_CE(8) <= (NOT sel AND NOT bit_cnt(0) AND NOT bit_cnt(1) AND NOT bit_cnt(2) AND 
	bit_cnt(3));

FDCPE_outputs9: FDCPE port map (outputs(9),mosi,sclk,'0','0',outputs_CE(9));
outputs_CE(9) <= (NOT sel AND bit_cnt(0) AND NOT bit_cnt(1) AND NOT bit_cnt(2) AND 
	bit_cnt(3));

FDCPE_outputs10: FDCPE port map (outputs(10),mosi,sclk,'0','0',outputs_CE(10));
outputs_CE(10) <= (NOT sel AND NOT bit_cnt(0) AND bit_cnt(1) AND NOT bit_cnt(2) AND 
	bit_cnt(3));

FDCPE_outputs11: FDCPE port map (outputs(11),mosi,sclk,'0','0',outputs_CE(11));
outputs_CE(11) <= (NOT sel AND bit_cnt(0) AND bit_cnt(1) AND NOT bit_cnt(2) AND 
	bit_cnt(3));

FDCPE_outputs12: FDCPE port map (outputs(12),mosi,sclk,'0','0',outputs_CE(12));
outputs_CE(12) <= (NOT sel AND NOT bit_cnt(0) AND NOT bit_cnt(1) AND bit_cnt(2) AND 
	bit_cnt(3));

FDCPE_outputs13: FDCPE port map (outputs(13),mosi,sclk,'0','0',outputs_CE(13));
outputs_CE(13) <= (NOT sel AND bit_cnt(0) AND NOT bit_cnt(1) AND bit_cnt(2) AND 
	bit_cnt(3));

FDCPE_outputs14: FDCPE port map (outputs(14),mosi,sclk,'0','0',outputs_CE(14));
outputs_CE(14) <= (NOT sel AND NOT bit_cnt(0) AND bit_cnt(1) AND bit_cnt(2) AND 
	bit_cnt(3));

FDCPE_outputs15: FDCPE port map (outputs(15),mosi,sclk,'0','0',outputs_CE(15));
outputs_CE(15) <= (NOT sel AND bit_cnt(0) AND bit_cnt(1) AND bit_cnt(2) AND 
	bit_cnt(3));


reset <= pi_reset;

FDCPE_wr: FDCPE port map (wr,wr_D,NOT sclk,'0',sel);
wr_D <= ((bit_cnt(3))
	OR (NOT bit_cnt(0) AND NOT bit_cnt(1) AND NOT bit_cnt(2)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-5-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9572XL-5-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 outputs<0>                       23 GND                           
  2 outputs<1>                       24 cd                            
  3 outputs<2>                       25 KPR                           
  4 outputs<3>                       26 pi_cd                         
  5 pi_reset                         27 KPR                           
  6 KPR                              28 sclk                          
  7 KPR                              29 mosi                          
  8 outputs<4>                       30 TDO                           
  9 outputs<5>                       31 GND                           
 10 GND                              32 VCC                           
 11 outputs<12>                      33 sel                           
 12 outputs<13>                      34 KPR                           
 13 outputs<14>                      35 outputs<6>                    
 14 outputs<15>                      36 outputs<7>                    
 15 TDI                              37 outputs<8>                    
 16 TMS                              38 outputs<9>                    
 17 TCK                              39 KPR                           
 18 cs                               40 KPR                           
 19 wr                               41 VCC                           
 20 reset                            42 KPR                           
 21 VCC                              43 outputs<10>                   
 22 ena                              44 outputs<11>                   


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-5-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : OFF
Global Set/Reset Optimization               : OFF
Global Ouput Enable Optimization            : OFF
Input Limit                                 : 54
Pterm Limit                                 : 25
