INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'pic_ball' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'pic_ball'...
WARNING:sim - A core named 'pic_ball' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'pic_ball'...
Delivering associated files for 'pic_ball'...
Delivering EJava files for 'pic_ball'...
Generating implementation netlist for 'pic_ball'...
INFO:sim - Pre-processing HDL files for 'pic_ball'...
Running synthesis for 'pic_ball'
Running ngcbuild...
Writing VEO instantiation template for 'pic_ball'...
Writing Verilog behavioral simulation model for 'pic_ball'...
WARNING:sim - Overwriting existing file D:/Files built by
   Me/ISE/FirstEGame_v4.0/ipcore_dir/tmp/_cg/pic_ball/doc/blk_mem_gen_v7_3_vinfo
   .html with file from view xilinx_documentation
Delivered 1 file into directory D:/Files built by
Me/ISE/FirstEGame_v4.0/ipcore_dir/tmp/_cg/pic_ball
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'pic_ball'...
Generating metadata file...
Regenerating ISE project file for 'pic_ball'...
Generating ISE project...
XCO file found: pic_ball.xco
XMDF file found: pic_ball_xmdf.tcl
Adding D:/Files built by Me/ISE/FirstEGame_v4.0/ipcore_dir/tmp/_cg/pic_ball.asy
-view all -origin_type imported
Adding D:/Files built by Me/ISE/FirstEGame_v4.0/ipcore_dir/tmp/_cg/pic_ball.ngc
-view all -origin_type created
Checking file "D:/Files built by
Me/ISE/FirstEGame_v4.0/ipcore_dir/tmp/_cg/pic_ball.ngc" for project device match
...
File "D:/Files built by Me/ISE/FirstEGame_v4.0/ipcore_dir/tmp/_cg/pic_ball.ngc"
device information matches project device.
Adding D:/Files built by Me/ISE/FirstEGame_v4.0/ipcore_dir/tmp/_cg/pic_ball.sym
-view all -origin_type imported
Adding D:/Files built by Me/ISE/FirstEGame_v4.0/ipcore_dir/tmp/_cg/pic_ball.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "D:/Files built by
   Me/ISE/FirstEGame_v4.0/ipcore_dir/tmp/_cg/pic_ball.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/Files built by Me/ISE/FirstEGame_v4.0/ipcore_dir/tmp/_cg/pic_ball.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/pic_ball"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'pic_ball'.
