# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 147 \
    name square_image_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_0_V \
    op interface \
    ports { square_image_0_V_address0 { O 5 vector } square_image_0_V_ce0 { O 1 bit } square_image_0_V_q0 { I 1 vector } square_image_0_V_address1 { O 5 vector } square_image_0_V_ce1 { O 1 bit } square_image_0_V_q1 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 148 \
    name square_image_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_1_V \
    op interface \
    ports { square_image_1_V_address0 { O 5 vector } square_image_1_V_ce0 { O 1 bit } square_image_1_V_q0 { I 18 vector } square_image_1_V_address1 { O 5 vector } square_image_1_V_ce1 { O 1 bit } square_image_1_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 149 \
    name square_image_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_2_V \
    op interface \
    ports { square_image_2_V_address0 { O 5 vector } square_image_2_V_ce0 { O 1 bit } square_image_2_V_q0 { I 18 vector } square_image_2_V_address1 { O 5 vector } square_image_2_V_ce1 { O 1 bit } square_image_2_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 150 \
    name square_image_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_3_V \
    op interface \
    ports { square_image_3_V_address0 { O 5 vector } square_image_3_V_ce0 { O 1 bit } square_image_3_V_q0 { I 18 vector } square_image_3_V_address1 { O 5 vector } square_image_3_V_ce1 { O 1 bit } square_image_3_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 151 \
    name square_image_4_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_4_V \
    op interface \
    ports { square_image_4_V_address0 { O 5 vector } square_image_4_V_ce0 { O 1 bit } square_image_4_V_q0 { I 18 vector } square_image_4_V_address1 { O 5 vector } square_image_4_V_ce1 { O 1 bit } square_image_4_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 152 \
    name square_image_5_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_5_V \
    op interface \
    ports { square_image_5_V_address0 { O 5 vector } square_image_5_V_ce0 { O 1 bit } square_image_5_V_q0 { I 18 vector } square_image_5_V_address1 { O 5 vector } square_image_5_V_ce1 { O 1 bit } square_image_5_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 153 \
    name square_image_6_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_6_V \
    op interface \
    ports { square_image_6_V_address0 { O 5 vector } square_image_6_V_ce0 { O 1 bit } square_image_6_V_q0 { I 18 vector } square_image_6_V_address1 { O 5 vector } square_image_6_V_ce1 { O 1 bit } square_image_6_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 154 \
    name square_image_7_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_7_V \
    op interface \
    ports { square_image_7_V_address0 { O 5 vector } square_image_7_V_ce0 { O 1 bit } square_image_7_V_q0 { I 18 vector } square_image_7_V_address1 { O 5 vector } square_image_7_V_ce1 { O 1 bit } square_image_7_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 155 \
    name square_image_8_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_8_V \
    op interface \
    ports { square_image_8_V_address0 { O 5 vector } square_image_8_V_ce0 { O 1 bit } square_image_8_V_q0 { I 18 vector } square_image_8_V_address1 { O 5 vector } square_image_8_V_ce1 { O 1 bit } square_image_8_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 156 \
    name square_image_9_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_9_V \
    op interface \
    ports { square_image_9_V_address0 { O 5 vector } square_image_9_V_ce0 { O 1 bit } square_image_9_V_q0 { I 18 vector } square_image_9_V_address1 { O 5 vector } square_image_9_V_ce1 { O 1 bit } square_image_9_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 157 \
    name square_image_10_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_10_V \
    op interface \
    ports { square_image_10_V_address0 { O 5 vector } square_image_10_V_ce0 { O 1 bit } square_image_10_V_q0 { I 18 vector } square_image_10_V_address1 { O 5 vector } square_image_10_V_ce1 { O 1 bit } square_image_10_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 158 \
    name square_image_11_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_11_V \
    op interface \
    ports { square_image_11_V_address0 { O 5 vector } square_image_11_V_ce0 { O 1 bit } square_image_11_V_q0 { I 18 vector } square_image_11_V_address1 { O 5 vector } square_image_11_V_ce1 { O 1 bit } square_image_11_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_11_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 159 \
    name square_image_12_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_12_V \
    op interface \
    ports { square_image_12_V_address0 { O 5 vector } square_image_12_V_ce0 { O 1 bit } square_image_12_V_q0 { I 18 vector } square_image_12_V_address1 { O 5 vector } square_image_12_V_ce1 { O 1 bit } square_image_12_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_12_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 160 \
    name square_image_13_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_13_V \
    op interface \
    ports { square_image_13_V_address0 { O 5 vector } square_image_13_V_ce0 { O 1 bit } square_image_13_V_q0 { I 18 vector } square_image_13_V_address1 { O 5 vector } square_image_13_V_ce1 { O 1 bit } square_image_13_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_13_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 161 \
    name square_image_14_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_14_V \
    op interface \
    ports { square_image_14_V_address0 { O 5 vector } square_image_14_V_ce0 { O 1 bit } square_image_14_V_q0 { I 18 vector } square_image_14_V_address1 { O 5 vector } square_image_14_V_ce1 { O 1 bit } square_image_14_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_14_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 162 \
    name square_image_15_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_15_V \
    op interface \
    ports { square_image_15_V_address0 { O 5 vector } square_image_15_V_ce0 { O 1 bit } square_image_15_V_q0 { I 18 vector } square_image_15_V_address1 { O 5 vector } square_image_15_V_ce1 { O 1 bit } square_image_15_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_15_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 163 \
    name square_image_16_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_16_V \
    op interface \
    ports { square_image_16_V_address0 { O 5 vector } square_image_16_V_ce0 { O 1 bit } square_image_16_V_q0 { I 18 vector } square_image_16_V_address1 { O 5 vector } square_image_16_V_ce1 { O 1 bit } square_image_16_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_16_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 164 \
    name square_image_17_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_17_V \
    op interface \
    ports { square_image_17_V_address0 { O 5 vector } square_image_17_V_ce0 { O 1 bit } square_image_17_V_q0 { I 18 vector } square_image_17_V_address1 { O 5 vector } square_image_17_V_ce1 { O 1 bit } square_image_17_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_17_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 165 \
    name square_image_18_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_18_V \
    op interface \
    ports { square_image_18_V_address0 { O 5 vector } square_image_18_V_ce0 { O 1 bit } square_image_18_V_q0 { I 18 vector } square_image_18_V_address1 { O 5 vector } square_image_18_V_ce1 { O 1 bit } square_image_18_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_18_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 166 \
    name square_image_19_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_19_V \
    op interface \
    ports { square_image_19_V_address0 { O 5 vector } square_image_19_V_ce0 { O 1 bit } square_image_19_V_q0 { I 18 vector } square_image_19_V_address1 { O 5 vector } square_image_19_V_ce1 { O 1 bit } square_image_19_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_19_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 167 \
    name square_image_20_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_20_V \
    op interface \
    ports { square_image_20_V_address0 { O 5 vector } square_image_20_V_ce0 { O 1 bit } square_image_20_V_q0 { I 18 vector } square_image_20_V_address1 { O 5 vector } square_image_20_V_ce1 { O 1 bit } square_image_20_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_20_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 168 \
    name square_image_21_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_21_V \
    op interface \
    ports { square_image_21_V_address0 { O 5 vector } square_image_21_V_ce0 { O 1 bit } square_image_21_V_q0 { I 18 vector } square_image_21_V_address1 { O 5 vector } square_image_21_V_ce1 { O 1 bit } square_image_21_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_21_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 169 \
    name square_image_22_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_22_V \
    op interface \
    ports { square_image_22_V_address0 { O 5 vector } square_image_22_V_ce0 { O 1 bit } square_image_22_V_q0 { I 18 vector } square_image_22_V_address1 { O 5 vector } square_image_22_V_ce1 { O 1 bit } square_image_22_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_22_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 170 \
    name square_image_23_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_23_V \
    op interface \
    ports { square_image_23_V_address0 { O 5 vector } square_image_23_V_ce0 { O 1 bit } square_image_23_V_q0 { I 18 vector } square_image_23_V_address1 { O 5 vector } square_image_23_V_ce1 { O 1 bit } square_image_23_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_23_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 171 \
    name square_image_24_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_24_V \
    op interface \
    ports { square_image_24_V_address0 { O 5 vector } square_image_24_V_ce0 { O 1 bit } square_image_24_V_q0 { I 18 vector } square_image_24_V_address1 { O 5 vector } square_image_24_V_ce1 { O 1 bit } square_image_24_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_24_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 172 \
    name square_image_25_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_25_V \
    op interface \
    ports { square_image_25_V_address0 { O 5 vector } square_image_25_V_ce0 { O 1 bit } square_image_25_V_q0 { I 18 vector } square_image_25_V_address1 { O 5 vector } square_image_25_V_ce1 { O 1 bit } square_image_25_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_25_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 173 \
    name square_image_26_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_26_V \
    op interface \
    ports { square_image_26_V_address0 { O 5 vector } square_image_26_V_ce0 { O 1 bit } square_image_26_V_q0 { I 18 vector } square_image_26_V_address1 { O 5 vector } square_image_26_V_ce1 { O 1 bit } square_image_26_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_26_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 174 \
    name square_image_27_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_27_V \
    op interface \
    ports { square_image_27_V_address0 { O 5 vector } square_image_27_V_ce0 { O 1 bit } square_image_27_V_q0 { I 18 vector } square_image_27_V_address1 { O 5 vector } square_image_27_V_ce1 { O 1 bit } square_image_27_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_27_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 175 \
    name square_image_28_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_28_V \
    op interface \
    ports { square_image_28_V_address0 { O 5 vector } square_image_28_V_ce0 { O 1 bit } square_image_28_V_q0 { I 18 vector } square_image_28_V_address1 { O 5 vector } square_image_28_V_ce1 { O 1 bit } square_image_28_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_28_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 176 \
    name square_image_29_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename square_image_29_V \
    op interface \
    ports { square_image_29_V_address0 { O 5 vector } square_image_29_V_ce0 { O 1 bit } square_image_29_V_q0 { I 1 vector } square_image_29_V_address1 { O 5 vector } square_image_29_V_ce1 { O 1 bit } square_image_29_V_q1 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'square_image_29_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 177 \
    name resampled_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename resampled_0_0_V \
    op interface \
    ports { resampled_0_0_V_address0 { O 10 vector } resampled_0_0_V_ce0 { O 1 bit } resampled_0_0_V_we0 { O 1 bit } resampled_0_0_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'resampled_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 178 \
    name resampled_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename resampled_0_1_V \
    op interface \
    ports { resampled_0_1_V_address0 { O 10 vector } resampled_0_1_V_ce0 { O 1 bit } resampled_0_1_V_we0 { O 1 bit } resampled_0_1_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'resampled_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 179 \
    name resampled_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename resampled_0_2_V \
    op interface \
    ports { resampled_0_2_V_address0 { O 10 vector } resampled_0_2_V_ce0 { O 1 bit } resampled_0_2_V_we0 { O 1 bit } resampled_0_2_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'resampled_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 180 \
    name resampled_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename resampled_1_0_V \
    op interface \
    ports { resampled_1_0_V_address0 { O 10 vector } resampled_1_0_V_ce0 { O 1 bit } resampled_1_0_V_we0 { O 1 bit } resampled_1_0_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'resampled_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 181 \
    name resampled_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename resampled_1_1_V \
    op interface \
    ports { resampled_1_1_V_address0 { O 10 vector } resampled_1_1_V_ce0 { O 1 bit } resampled_1_1_V_we0 { O 1 bit } resampled_1_1_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'resampled_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 182 \
    name resampled_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename resampled_1_2_V \
    op interface \
    ports { resampled_1_2_V_address0 { O 10 vector } resampled_1_2_V_ce0 { O 1 bit } resampled_1_2_V_we0 { O 1 bit } resampled_1_2_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'resampled_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 183 \
    name resampled_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename resampled_2_0_V \
    op interface \
    ports { resampled_2_0_V_address0 { O 10 vector } resampled_2_0_V_ce0 { O 1 bit } resampled_2_0_V_we0 { O 1 bit } resampled_2_0_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'resampled_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 184 \
    name resampled_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename resampled_2_1_V \
    op interface \
    ports { resampled_2_1_V_address0 { O 10 vector } resampled_2_1_V_ce0 { O 1 bit } resampled_2_1_V_we0 { O 1 bit } resampled_2_1_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'resampled_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 185 \
    name resampled_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename resampled_2_2_V \
    op interface \
    ports { resampled_2_2_V_address0 { O 10 vector } resampled_2_2_V_ce0 { O 1 bit } resampled_2_2_V_we0 { O 1 bit } resampled_2_2_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'resampled_2_2_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


