Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       8 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      rrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fd2bb300000,16388
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
-kernel name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii
-kernel id = 1
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
launching kernel name: _Z22bpnn_layerforward_CUDAPfS_S_S_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,7,0
thread block = 0,8,0
thread block = 0,9,0
thread block = 0,10,0
thread block = 0,11,0
thread block = 0,12,0
thread block = 0,13,0
thread block = 0,14,0
thread block = 0,15,0
thread block = 0,16,0
thread block = 0,17,0
thread block = 0,18,0
thread block = 0,19,0
thread block = 0,20,0
thread block = 0,21,0
thread block = 0,22,0
thread block = 0,23,0
thread block = 0,24,0
thread block = 0,25,0
thread block = 0,26,0
thread block = 0,27,0
thread block = 0,28,0
thread block = 0,29,0
thread block = 0,30,0
thread block = 0,31,0
thread block = 0,32,0
thread block = 0,33,0
thread block = 0,34,0
thread block = 0,35,0
thread block = 0,36,0
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 31277
gpu_sim_insn = 6008832
gpu_ipc =     192.1166
gpu_tot_sim_cycle = 31277
gpu_tot_sim_insn = 6008832
gpu_tot_ipc =     192.1166
gpu_tot_issued_cta = 256
gpu_occupancy = 93.9208% 
gpu_tot_occupancy = 93.9208% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6994
partiton_level_parallism_total  =       0.6994
partiton_level_parallism_util =       2.6774
partiton_level_parallism_util_total  =       2.6774
L2_BW  =      26.8556 GB/Sec
L2_BW_total  =      26.8556 GB/Sec
gpu_total_sim_rate=1201766

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3038, Miss = 1410, Miss_rate = 0.464, Pending_hits = 388, Reservation_fails = 2412
	L1D_cache_core[1]: Access = 3038, Miss = 1416, Miss_rate = 0.466, Pending_hits = 382, Reservation_fails = 2513
	L1D_cache_core[2]: Access = 3038, Miss = 1412, Miss_rate = 0.465, Pending_hits = 386, Reservation_fails = 2588
	L1D_cache_core[3]: Access = 3038, Miss = 1406, Miss_rate = 0.463, Pending_hits = 392, Reservation_fails = 2487
	L1D_cache_core[4]: Access = 3038, Miss = 1406, Miss_rate = 0.463, Pending_hits = 392, Reservation_fails = 2343
	L1D_cache_core[5]: Access = 3038, Miss = 1406, Miss_rate = 0.463, Pending_hits = 392, Reservation_fails = 2507
	L1D_cache_core[6]: Access = 3332, Miss = 1542, Miss_rate = 0.463, Pending_hits = 429, Reservation_fails = 2672
	L1D_cache_core[7]: Access = 3528, Miss = 1636, Miss_rate = 0.464, Pending_hits = 452, Reservation_fails = 3036
	L1D_total_cache_accesses = 25088
	L1D_total_cache_misses = 11634
	L1D_total_cache_miss_rate = 0.4637
	L1D_total_cache_pending_hits = 3213
	L1D_total_cache_reservation_fails = 20558
	L1D_cache_data_port_util = 0.051
	L1D_cache_fill_port_util = 0.048
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2657
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9683
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3213
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9683
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 10875
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
768, 768, 768, 768, 768, 768, 768, 768, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 
gpgpu_n_tot_thrd_icount = 8388608
gpgpu_n_tot_w_icount = 262144
gpgpu_n_stall_shd_mem = 9242
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9586
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 69632
gpgpu_n_store_insn = 69632
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5250
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:279790	W0_Idle:81017	W0_Scoreboard:219889	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29696	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:169984
single_issue_nums: WS0:65512	WS1:65544	WS2:65544	WS3:65544	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 76688 {8:9586,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 383440 {40:9586,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
maxmflatency = 831 
max_icnt2mem_latency = 216 
maxmrqlatency = 43 
max_icnt2sh_latency = 111 
averagemflatency = 481 
avg_icnt2mem_latency = 76 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:9832 	593 	397 	238 	204 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4743 	5598 	11533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	13322 	5236 	3316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10295 	5648 	3602 	1622 	628 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	14 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6059      6063      6232      6203     14580     14577     19736     19731      9027      9019         0         0         0         0         0         0 
dram[1]:      6055      6054      6195      6212     14590     14587     19762     19749      9018      9015         0         0         0         0         0         0 
dram[2]:      5366      6054      6234      6226     14586     14582     19733     19721      9034      9022         0         0         0         0         0         0 
dram[3]:      6062      6078      6216      6223     14596     14592     19754     19755      9023      9018         0         0         0         0         0         0 
dram[4]:      5340      5340      6222      6139     15210     14573     19713     19723      9018      9014         0         0         0         0         0         0 
dram[5]:      5340      5340      6138      6140     14606     14605     19727     19717      9003      9010         0         0         0         0         0         0 
dram[6]:      5337      5337      6142      6174     15219     15197     19748     19747      9020      9016         0         0         0         0         0         0 
dram[7]:      5337      5337      6146      6150     15190     15200     19730     19729      9016      9012         0         0         0         0         0         0 
dram[8]:      5334      5334      6124      6208     14592     14599     19685     19703     13345     13346         0         0         0         0         0         0 
dram[9]:      5334      5334      6210      6230     14579     14584     19699     19687     13352     13148         0         0         0         0         0         0 
dram[10]:      5331      5331      6192      6216     14588     14583     19711     19719      8978      8977         0         0         0         0         0         0 
dram[11]:      5331      5331      6221      6221     14570     14575     19708     19715      8975      8972         0         0         0         0         0         0 
dram[12]:      5328      5328      6128      6126     15240     15256     19737     19725      9036      9027         0         0         0         0         0         0 
dram[13]:      5328      5328      6145      6140     15225     14784     19735     19809      9029      9023         0         0         0         0         0         0 
dram[14]:      5255      5255      6160      6134     14783     14789     19680     19694     13040     12933         0         0         0         0         0         0 
dram[15]:      5255      5255      6165      6150     14598     14793     19690     19681     12964     13338         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 99.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 61.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 100.000000 100.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 100.000000 100.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 84.000000 84.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 62.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 84.000000 84.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 11266/160 = 70.412498
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[8]:        60        60        64        64        64        64        64        64        35        32         0         0         0         0         0         0 
dram[9]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[10]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[11]:        61        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[15]:        62        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
total dram reads = 9218
min_bank_accesses = 0!
chip skew: 584/568 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 160/96 = 1.67
average mf latency per bank:
dram[0]:        997       993       991      1036      1011       997      1026      1021       745       746    none      none      none      none      none      none  
dram[1]:       1022      1020       980      1030      1026       991      1023      1020       747       748    none      none      none      none      none      none  
dram[2]:        961      1014       970      1008      1037      1015      1009      1030       756       756    none      none      none      none      none      none  
dram[3]:        947       966       973      1014      1030      1007      1019      1020       755       759    none      none      none      none      none      none  
dram[4]:        973      1004       991      1001       999      1000      1014      1015       754       752    none      none      none      none      none      none  
dram[5]:        952      1011      1014      1017      1017      1008      1033      1029       745       754    none      none      none      none      none      none  
dram[6]:        975      1030      1003      1013       997      1003      1023      1020       748       761    none      none      none      none      none      none  
dram[7]:        984      1012       994       987      1003       997      1018      1022       741       758    none      none      none      none      none      none  
dram[8]:       1024      1028      1018       980       977      1010      1017      1029       767       750    none      none      none      none      none      none  
dram[9]:       1009      1025      1021       966       982       991      1033      1032       756       759    none      none      none      none      none      none  
dram[10]:       1011       973      1015       969       983      1003      1032      1049       727       733    none      none      none      none      none      none  
dram[11]:        984       969      1011       982       991      1013      1013      1022       735       731    none      none      none      none      none      none  
dram[12]:       1031       968      1002       996      1026      1019      1007      1017       770       763    none      none      none      none      none      none  
dram[13]:       1024       951       995       992      1004      1021      1007      1017       760       753    none      none      none      none      none      none  
dram[14]:       1003       930       986       998      1016      1014       994       997       785       775    none      none      none      none      none      none  
dram[15]:        996       963      1013      1006      1006       998      1018       980       781       781    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        801       824       750       763       750       745       766       766       748       752         0         0         0         0         0         0
dram[1]:        829       824       754       749       752       755       764       755       754       749         0         0         0         0         0         0
dram[2]:        822       818       746       747       746       748       764       753       745       745         0         0         0         0         0         0
dram[3]:        776       827       752       753       736       754       759       768       743       744         0         0         0         0         0         0
dram[4]:        831       824       756       805       751       748       754       763       752       757         0         0         0         0         0         0
dram[5]:        790       795       774       757       750       759       754       754       734       739         0         0         0         0         0         0
dram[6]:        802       803       762       788       788       769       757       760       738       740         0         0         0         0         0         0
dram[7]:        809       801       750       751       755       745       759       754       753       754         0         0         0         0         0         0
dram[8]:        778       789       754       742       784       785       768       784       759       750         0         0         0         0         0         0
dram[9]:        792       793       750       761       762       753       772       757       756       736         0         0         0         0         0         0
dram[10]:        784       766       754       743       742       762       773       755       742       733         0         0         0         0         0         0
dram[11]:        803       788       731       745       773       741       761       765       752       743         0         0         0         0         0         0
dram[12]:        783       781       758       748       762       764       769       762       746       740         0         0         0         0         0         0
dram[13]:        777       765       756       755       753       754       760       776       748       747         0         0         0         0         0         0
dram[14]:        765       775       755       756       747       750       761       760       747       740         0         0         0         0         0         0
dram[15]:        798       797       774       770       753       748       772       762       743       747         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=182470 n_nop=181756 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003858
n_activity=16734 dram_eff=0.04207
bk0: 64a 182038i bk1: 64a 181910i bk2: 64a 182109i bk3: 64a 182074i bk4: 64a 182106i bk5: 64a 182124i bk6: 64a 182198i bk7: 64a 182236i bk8: 32a 181793i bk9: 32a 181766i bk10: 0a 182470i bk11: 0a 182470i bk12: 0a 182470i bk13: 0a 182470i bk14: 0a 182470i bk15: 0a 182470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.213651
Bank_Level_Parallism_Col = 1.208614
Bank_Level_Parallism_Ready = 1.002841
write_to_read_ratio_blp_rw_average = 0.267324
GrpLevelPara = 1.208614 

BW Util details:
bwutil = 0.003858 
total_CMD = 182470 
util_bw = 704 
Wasted_Col = 3457 
Wasted_Row = 0 
Idle = 178309 

BW Util Bottlenecks: 
RCDc_limit = 764 
RCDWRc_limit = 162 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3257 
rwq = 0 
CCDLc_limit_alone = 3257 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182470 
n_nop = 181756 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003858 
Either_Row_CoL_Bus_Util = 0.003913 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.019384
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=182470 n_nop=181756 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003858
n_activity=16302 dram_eff=0.04318
bk0: 64a 181865i bk1: 64a 182052i bk2: 64a 182119i bk3: 64a 182066i bk4: 64a 182088i bk5: 64a 182129i bk6: 64a 182162i bk7: 64a 182115i bk8: 32a 181656i bk9: 32a 181896i bk10: 0a 182470i bk11: 0a 182470i bk12: 0a 182470i bk13: 0a 182470i bk14: 0a 182470i bk15: 0a 182470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.252323
Bank_Level_Parallism_Col = 1.240219
Bank_Level_Parallism_Ready = 1.001420
write_to_read_ratio_blp_rw_average = 0.271947
GrpLevelPara = 1.240219 

BW Util details:
bwutil = 0.003858 
total_CMD = 182470 
util_bw = 704 
Wasted_Col = 3493 
Wasted_Row = 0 
Idle = 178273 

BW Util Bottlenecks: 
RCDc_limit = 761 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3419 
rwq = 0 
CCDLc_limit_alone = 3419 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182470 
n_nop = 181756 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003858 
Either_Row_CoL_Bus_Util = 0.003913 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0254453
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=182470 n_nop=181756 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003858
n_activity=17059 dram_eff=0.04127
bk0: 64a 181945i bk1: 64a 182017i bk2: 64a 181946i bk3: 64a 182019i bk4: 64a 182211i bk5: 64a 182149i bk6: 64a 182065i bk7: 64a 182095i bk8: 32a 181824i bk9: 32a 182008i bk10: 0a 182470i bk11: 0a 182470i bk12: 0a 182470i bk13: 0a 182470i bk14: 0a 182470i bk15: 0a 182470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.154279
Bank_Level_Parallism_Col = 1.152198
Bank_Level_Parallism_Ready = 1.002841
write_to_read_ratio_blp_rw_average = 0.224803
GrpLevelPara = 1.149718 

BW Util details:
bwutil = 0.003858 
total_CMD = 182470 
util_bw = 704 
Wasted_Col = 3736 
Wasted_Row = 0 
Idle = 178030 

BW Util Bottlenecks: 
RCDc_limit = 756 
RCDWRc_limit = 162 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3396 
rwq = 0 
CCDLc_limit_alone = 3396 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182470 
n_nop = 181756 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003858 
Either_Row_CoL_Bus_Util = 0.003913 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0154053
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=182470 n_nop=181756 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003858
n_activity=16477 dram_eff=0.04273
bk0: 64a 181903i bk1: 64a 181870i bk2: 64a 182048i bk3: 64a 182017i bk4: 64a 181976i bk5: 64a 182166i bk6: 64a 182112i bk7: 64a 182114i bk8: 32a 181840i bk9: 32a 181884i bk10: 0a 182470i bk11: 0a 182470i bk12: 0a 182470i bk13: 0a 182470i bk14: 0a 182470i bk15: 0a 182470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.227354
Bank_Level_Parallism_Col = 1.219704
Bank_Level_Parallism_Ready = 1.011364
write_to_read_ratio_blp_rw_average = 0.235413
GrpLevelPara = 1.204219 

BW Util details:
bwutil = 0.003858 
total_CMD = 182470 
util_bw = 704 
Wasted_Col = 3756 
Wasted_Row = 0 
Idle = 178010 

BW Util Bottlenecks: 
RCDc_limit = 760 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3656 
rwq = 0 
CCDLc_limit_alone = 3656 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182470 
n_nop = 181756 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003858 
Either_Row_CoL_Bus_Util = 0.003913 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0235107
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=182470 n_nop=181756 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003858
n_activity=16673 dram_eff=0.04222
bk0: 64a 182000i bk1: 64a 181958i bk2: 64a 181980i bk3: 64a 181974i bk4: 64a 182119i bk5: 64a 182209i bk6: 64a 182125i bk7: 64a 182133i bk8: 32a 181806i bk9: 32a 181825i bk10: 0a 182470i bk11: 0a 182470i bk12: 0a 182470i bk13: 0a 182470i bk14: 0a 182470i bk15: 0a 182470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.165488
Bank_Level_Parallism_Col = 1.157301
Bank_Level_Parallism_Ready = 1.005682
write_to_read_ratio_blp_rw_average = 0.241814
GrpLevelPara = 1.157301 

BW Util details:
bwutil = 0.003858 
total_CMD = 182470 
util_bw = 704 
Wasted_Col = 3822 
Wasted_Row = 0 
Idle = 177944 

BW Util Bottlenecks: 
RCDc_limit = 767 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3477 
rwq = 0 
CCDLc_limit_alone = 3477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182470 
n_nop = 181756 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003858 
Either_Row_CoL_Bus_Util = 0.003913 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0197348
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=182470 n_nop=181756 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003858
n_activity=16038 dram_eff=0.0439
bk0: 64a 181992i bk1: 64a 181954i bk2: 64a 181947i bk3: 64a 181906i bk4: 64a 182118i bk5: 64a 182173i bk6: 64a 182065i bk7: 64a 182126i bk8: 32a 181822i bk9: 32a 181834i bk10: 0a 182470i bk11: 0a 182470i bk12: 0a 182470i bk13: 0a 182470i bk14: 0a 182470i bk15: 0a 182470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.212464
Bank_Level_Parallism_Col = 1.196004
Bank_Level_Parallism_Ready = 1.002841
write_to_read_ratio_blp_rw_average = 0.230855
GrpLevelPara = 1.196004 

BW Util details:
bwutil = 0.003858 
total_CMD = 182470 
util_bw = 704 
Wasted_Col = 3805 
Wasted_Row = 0 
Idle = 177961 

BW Util Bottlenecks: 
RCDc_limit = 768 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3623 
rwq = 0 
CCDLc_limit_alone = 3623 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182470 
n_nop = 181756 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003858 
Either_Row_CoL_Bus_Util = 0.003913 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.016611
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=182470 n_nop=181757 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003858
n_activity=16095 dram_eff=0.04374
bk0: 64a 182041i bk1: 64a 182004i bk2: 64a 182126i bk3: 64a 182030i bk4: 64a 182065i bk5: 64a 182063i bk6: 64a 182160i bk7: 64a 182150i bk8: 32a 181764i bk9: 32a 181688i bk10: 0a 182470i bk11: 0a 182470i bk12: 0a 182470i bk13: 0a 182470i bk14: 0a 182470i bk15: 0a 182470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.211078
Bank_Level_Parallism_Col = 1.197443
Bank_Level_Parallism_Ready = 1.012784
write_to_read_ratio_blp_rw_average = 0.256106
GrpLevelPara = 1.189911 

BW Util details:
bwutil = 0.003858 
total_CMD = 182470 
util_bw = 704 
Wasted_Col = 3683 
Wasted_Row = 0 
Idle = 178083 

BW Util Bottlenecks: 
RCDc_limit = 760 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3467 
rwq = 0 
CCDLc_limit_alone = 3467 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182470 
n_nop = 181757 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003858 
Either_Row_CoL_Bus_Util = 0.003907 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.001403 
queue_avg = 0.019351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0193511
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=182470 n_nop=181756 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003858
n_activity=16557 dram_eff=0.04252
bk0: 64a 181973i bk1: 64a 181955i bk2: 64a 182079i bk3: 64a 182129i bk4: 64a 182140i bk5: 64a 182143i bk6: 64a 182159i bk7: 64a 182179i bk8: 32a 181847i bk9: 32a 181838i bk10: 0a 182470i bk11: 0a 182470i bk12: 0a 182470i bk13: 0a 182470i bk14: 0a 182470i bk15: 0a 182470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.238642
Bank_Level_Parallism_Col = 1.222139
Bank_Level_Parallism_Ready = 1.005682
write_to_read_ratio_blp_rw_average = 0.240880
GrpLevelPara = 1.222139 

BW Util details:
bwutil = 0.003858 
total_CMD = 182470 
util_bw = 704 
Wasted_Col = 3302 
Wasted_Row = 0 
Idle = 178464 

BW Util Bottlenecks: 
RCDc_limit = 759 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3128 
rwq = 0 
CCDLc_limit_alone = 3128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182470 
n_nop = 181756 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003858 
Either_Row_CoL_Bus_Util = 0.003913 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0143092
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=182470 n_nop=181761 n_act=10 n_pre=0 n_ref_event=0 n_req=699 n_rd=571 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003831
n_activity=17011 dram_eff=0.04109
bk0: 60a 182062i bk1: 60a 181906i bk2: 64a 182160i bk3: 64a 182083i bk4: 64a 182079i bk5: 64a 182155i bk6: 64a 182140i bk7: 64a 182194i bk8: 35a 181649i bk9: 32a 181551i bk10: 0a 182470i bk11: 0a 182470i bk12: 0a 182470i bk13: 0a 182470i bk14: 0a 182470i bk15: 0a 182470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985694
Row_Buffer_Locality_read = 0.985990
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.231259
Bank_Level_Parallism_Col = 1.218835
Bank_Level_Parallism_Ready = 1.005722
write_to_read_ratio_blp_rw_average = 0.257962
GrpLevelPara = 1.218835 

BW Util details:
bwutil = 0.003831 
total_CMD = 182470 
util_bw = 699 
Wasted_Col = 3703 
Wasted_Row = 0 
Idle = 178068 

BW Util Bottlenecks: 
RCDc_limit = 769 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 92 
CCDLc_limit = 3496 
rwq = 0 
CCDLc_limit_alone = 3496 
WTRc_limit_alone = 0 
RTWc_limit_alone = 92 

Commands details: 
total_CMD = 182470 
n_nop = 181761 
Read = 571 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 699 
total_req = 699 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 699 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003831 
Either_Row_CoL_Bus_Util = 0.003886 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0368883
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=182470 n_nop=181764 n_act=10 n_pre=0 n_ref_event=0 n_req=696 n_rd=568 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003814
n_activity=17649 dram_eff=0.03944
bk0: 60a 182068i bk1: 60a 181915i bk2: 64a 182055i bk3: 64a 182030i bk4: 64a 182122i bk5: 64a 182053i bk6: 64a 182218i bk7: 64a 182151i bk8: 32a 181723i bk9: 32a 181767i bk10: 0a 182470i bk11: 0a 182470i bk12: 0a 182470i bk13: 0a 182470i bk14: 0a 182470i bk15: 0a 182470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985632
Row_Buffer_Locality_read = 0.985915
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.176183
Bank_Level_Parallism_Col = 1.169299
Bank_Level_Parallism_Ready = 1.001437
write_to_read_ratio_blp_rw_average = 0.285651
GrpLevelPara = 1.169299 

BW Util details:
bwutil = 0.003814 
total_CMD = 182470 
util_bw = 696 
Wasted_Col = 3805 
Wasted_Row = 0 
Idle = 177969 

BW Util Bottlenecks: 
RCDc_limit = 763 
RCDWRc_limit = 161 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3528 
rwq = 0 
CCDLc_limit_alone = 3528 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182470 
n_nop = 181764 
Read = 568 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 696 
total_req = 696 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 696 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003814 
Either_Row_CoL_Bus_Util = 0.003869 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0222393
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=182470 n_nop=181732 n_act=10 n_pre=0 n_ref_event=0 n_req=728 n_rd=568 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.00399
n_activity=17380 dram_eff=0.04189
bk0: 60a 182116i bk1: 60a 181914i bk2: 64a 182113i bk3: 64a 182069i bk4: 64a 182052i bk5: 64a 182104i bk6: 64a 182183i bk7: 64a 182135i bk8: 32a 181481i bk9: 32a 181455i bk10: 0a 182470i bk11: 0a 182470i bk12: 0a 182470i bk13: 0a 182470i bk14: 0a 182470i bk15: 0a 182470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986264
Row_Buffer_Locality_read = 0.985915
Row_Buffer_Locality_write = 0.987500
Bank_Level_Parallism = 1.166566
Bank_Level_Parallism_Col = 1.155471
Bank_Level_Parallism_Ready = 1.005494
write_to_read_ratio_blp_rw_average = 0.346541
GrpLevelPara = 1.152655 

BW Util details:
bwutil = 0.003990 
total_CMD = 182470 
util_bw = 728 
Wasted_Col = 4249 
Wasted_Row = 0 
Idle = 177493 

BW Util Bottlenecks: 
RCDc_limit = 767 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3966 
rwq = 0 
CCDLc_limit_alone = 3966 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182470 
n_nop = 181732 
Read = 568 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 728 
total_req = 728 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 728 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003990 
Either_Row_CoL_Bus_Util = 0.004045 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0292322
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=182470 n_nop=181731 n_act=10 n_pre=0 n_ref_event=0 n_req=729 n_rd=569 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.003995
n_activity=17493 dram_eff=0.04167
bk0: 61a 182065i bk1: 60a 181972i bk2: 64a 182062i bk3: 64a 182043i bk4: 64a 182101i bk5: 64a 182079i bk6: 64a 182152i bk7: 64a 182158i bk8: 32a 181496i bk9: 32a 181690i bk10: 0a 182470i bk11: 0a 182470i bk12: 0a 182470i bk13: 0a 182470i bk14: 0a 182470i bk15: 0a 182470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986283
Row_Buffer_Locality_read = 0.985940
Row_Buffer_Locality_write = 0.987500
Bank_Level_Parallism = 1.207966
Bank_Level_Parallism_Col = 1.192457
Bank_Level_Parallism_Ready = 1.006859
write_to_read_ratio_blp_rw_average = 0.330172
GrpLevelPara = 1.187931 

BW Util details:
bwutil = 0.003995 
total_CMD = 182470 
util_bw = 729 
Wasted_Col = 3916 
Wasted_Row = 0 
Idle = 177825 

BW Util Bottlenecks: 
RCDc_limit = 763 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3741 
rwq = 0 
CCDLc_limit_alone = 3741 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182470 
n_nop = 181731 
Read = 569 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 729 
total_req = 729 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 729 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003995 
Either_Row_CoL_Bus_Util = 0.004050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0250836
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=182470 n_nop=181748 n_act=10 n_pre=0 n_ref_event=0 n_req=712 n_rd=584 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003902
n_activity=17023 dram_eff=0.04183
bk0: 64a 181861i bk1: 64a 181646i bk2: 64a 182014i bk3: 64a 182072i bk4: 64a 182164i bk5: 64a 182039i bk6: 64a 182109i bk7: 64a 182109i bk8: 36a 181807i bk9: 36a 181643i bk10: 0a 182470i bk11: 0a 182470i bk12: 0a 182470i bk13: 0a 182470i bk14: 0a 182470i bk15: 0a 182470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985955
Row_Buffer_Locality_read = 0.986301
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.237362
Bank_Level_Parallism_Col = 1.226733
Bank_Level_Parallism_Ready = 1.004213
write_to_read_ratio_blp_rw_average = 0.228087
GrpLevelPara = 1.182594 

BW Util details:
bwutil = 0.003902 
total_CMD = 182470 
util_bw = 712 
Wasted_Col = 4095 
Wasted_Row = 0 
Idle = 177663 

BW Util Bottlenecks: 
RCDc_limit = 764 
RCDWRc_limit = 162 
WTRc_limit = 487 
RTWc_limit = 0 
CCDLc_limit = 3865 
rwq = 0 
CCDLc_limit_alone = 3629 
WTRc_limit_alone = 251 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182470 
n_nop = 181748 
Read = 584 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 712 
total_req = 712 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 712 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003902 
Either_Row_CoL_Bus_Util = 0.003957 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0226887
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=182470 n_nop=181748 n_act=10 n_pre=0 n_ref_event=0 n_req=712 n_rd=584 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003902
n_activity=17760 dram_eff=0.04009
bk0: 64a 181971i bk1: 64a 182076i bk2: 64a 181981i bk3: 64a 182092i bk4: 64a 182134i bk5: 64a 182187i bk6: 64a 182201i bk7: 64a 182129i bk8: 36a 181740i bk9: 36a 181657i bk10: 0a 182470i bk11: 0a 182470i bk12: 0a 182470i bk13: 0a 182470i bk14: 0a 182470i bk15: 0a 182470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985955
Row_Buffer_Locality_read = 0.986301
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.131636
Bank_Level_Parallism_Col = 1.125135
Bank_Level_Parallism_Ready = 1.002809
write_to_read_ratio_blp_rw_average = 0.288308
GrpLevelPara = 1.124703 

BW Util details:
bwutil = 0.003902 
total_CMD = 182470 
util_bw = 712 
Wasted_Col = 3922 
Wasted_Row = 0 
Idle = 177836 

BW Util Bottlenecks: 
RCDc_limit = 768 
RCDWRc_limit = 163 
WTRc_limit = 0 
RTWc_limit = 87 
CCDLc_limit = 3391 
rwq = 0 
CCDLc_limit_alone = 3376 
WTRc_limit_alone = 0 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 182470 
n_nop = 181748 
Read = 584 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 712 
total_req = 712 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 712 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003902 
Either_Row_CoL_Bus_Util = 0.003957 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0201622
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=182470 n_nop=181780 n_act=10 n_pre=0 n_ref_event=0 n_req=680 n_rd=584 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.003727
n_activity=17390 dram_eff=0.0391
bk0: 64a 181980i bk1: 64a 182003i bk2: 64a 182041i bk3: 64a 182158i bk4: 64a 182123i bk5: 64a 182061i bk6: 64a 182127i bk7: 64a 182131i bk8: 36a 181744i bk9: 36a 181904i bk10: 0a 182470i bk11: 0a 182470i bk12: 0a 182470i bk13: 0a 182470i bk14: 0a 182470i bk15: 0a 182470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.986301
Row_Buffer_Locality_write = 0.979167
Bank_Level_Parallism = 1.179677
Bank_Level_Parallism_Col = 1.172525
Bank_Level_Parallism_Ready = 1.001471
write_to_read_ratio_blp_rw_average = 0.243062
GrpLevelPara = 1.172294 

BW Util details:
bwutil = 0.003727 
total_CMD = 182470 
util_bw = 680 
Wasted_Col = 3650 
Wasted_Row = 0 
Idle = 178140 

BW Util Bottlenecks: 
RCDc_limit = 763 
RCDWRc_limit = 166 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3350 
rwq = 0 
CCDLc_limit_alone = 3350 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182470 
n_nop = 181780 
Read = 584 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 680 
total_req = 680 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 680 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003727 
Either_Row_CoL_Bus_Util = 0.003781 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0172412
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=182470 n_nop=181782 n_act=10 n_pre=0 n_ref_event=0 n_req=678 n_rd=582 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.003716
n_activity=17241 dram_eff=0.03932
bk0: 62a 182030i bk1: 64a 182029i bk2: 64a 182014i bk3: 64a 182195i bk4: 64a 182166i bk5: 64a 182098i bk6: 64a 182144i bk7: 64a 182163i bk8: 36a 182028i bk9: 36a 181796i bk10: 0a 182470i bk11: 0a 182470i bk12: 0a 182470i bk13: 0a 182470i bk14: 0a 182470i bk15: 0a 182470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985251
Row_Buffer_Locality_read = 0.986254
Row_Buffer_Locality_write = 0.979167
Bank_Level_Parallism = 1.150561
Bank_Level_Parallism_Col = 1.143241
Bank_Level_Parallism_Ready = 1.002950
write_to_read_ratio_blp_rw_average = 0.222195
GrpLevelPara = 1.143241 

BW Util details:
bwutil = 0.003716 
total_CMD = 182470 
util_bw = 678 
Wasted_Col = 3420 
Wasted_Row = 0 
Idle = 178372 

BW Util Bottlenecks: 
RCDc_limit = 761 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2968 
rwq = 0 
CCDLc_limit_alone = 2968 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182470 
n_nop = 181782 
Read = 582 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 678 
total_req = 678 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 678 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003716 
Either_Row_CoL_Bus_Util = 0.003770 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0222064

========= L2 cache stats =========
L2_cache_bank[0]: Access = 675, Miss = 352, Miss_rate = 0.521, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 688, Miss = 352, Miss_rate = 0.512, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 679, Miss = 352, Miss_rate = 0.518, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 692, Miss = 352, Miss_rate = 0.509, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[4]: Access = 681, Miss = 352, Miss_rate = 0.517, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 687, Miss = 352, Miss_rate = 0.512, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[6]: Access = 675, Miss = 352, Miss_rate = 0.521, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 688, Miss = 352, Miss_rate = 0.512, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[8]: Access = 683, Miss = 352, Miss_rate = 0.515, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[9]: Access = 678, Miss = 352, Miss_rate = 0.519, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 691, Miss = 352, Miss_rate = 0.509, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[11]: Access = 681, Miss = 352, Miss_rate = 0.517, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[12]: Access = 691, Miss = 352, Miss_rate = 0.509, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[13]: Access = 679, Miss = 352, Miss_rate = 0.518, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 685, Miss = 352, Miss_rate = 0.514, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[15]: Access = 679, Miss = 352, Miss_rate = 0.518, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[16]: Access = 679, Miss = 348, Miss_rate = 0.513, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[17]: Access = 679, Miss = 351, Miss_rate = 0.517, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[18]: Access = 680, Miss = 348, Miss_rate = 0.512, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[19]: Access = 672, Miss = 348, Miss_rate = 0.518, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[20]: Access = 696, Miss = 364, Miss_rate = 0.523, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[21]: Access = 692, Miss = 364, Miss_rate = 0.526, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[22]: Access = 695, Miss = 365, Miss_rate = 0.525, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[23]: Access = 687, Miss = 364, Miss_rate = 0.530, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 692, Miss = 356, Miss_rate = 0.514, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[25]: Access = 696, Miss = 356, Miss_rate = 0.511, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[26]: Access = 688, Miss = 356, Miss_rate = 0.517, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[27]: Access = 699, Miss = 356, Miss_rate = 0.509, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[28]: Access = 669, Miss = 340, Miss_rate = 0.508, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[29]: Access = 677, Miss = 340, Miss_rate = 0.502, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[30]: Access = 666, Miss = 338, Miss_rate = 0.508, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[31]: Access = 675, Miss = 340, Miss_rate = 0.504, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 21874
L2_total_cache_misses = 11266
L2_total_cache_miss_rate = 0.5150
L2_total_cache_pending_hits = 313
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2306
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6912
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 313
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9586
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=21874
icnt_total_pkts_simt_to_mem=21874
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 21874
Req_Network_cycles = 31277
Req_Network_injected_packets_per_cycle =       0.6994 
Req_Network_conflicts_per_cycle =       0.0352
Req_Network_conflicts_per_cycle_util =       0.1348
Req_Bank_Level_Parallism =       2.6774
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0205
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0219

Reply_Network_injected_packets_num = 21874
Reply_Network_cycles = 31277
Reply_Network_injected_packets_per_cycle =        0.6994
Reply_Network_conflicts_per_cycle =        1.4232
Reply_Network_conflicts_per_cycle_util =       4.9619
Reply_Bank_Level_Parallism =       2.4383
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1152
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0874
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 1201766 (inst/sec)
gpgpu_simulation_rate = 6255 (cycle/sec)
gpgpu_silicon_slowdown = 191846x
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c600,68
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c800,278596
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
-kernel name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
-kernel id = 2
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 27
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
launching kernel name: _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ uid: 2
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,7,0
thread block = 0,8,0
thread block = 0,9,0
thread block = 0,10,0
thread block = 0,11,0
thread block = 0,12,0
thread block = 0,13,0
thread block = 0,14,0
thread block = 0,15,0
thread block = 0,16,0
thread block = 0,17,0
thread block = 0,18,0
thread block = 0,19,0
thread block = 0,20,0
thread block = 0,21,0
thread block = 0,22,0
thread block = 0,23,0
thread block = 0,24,0
thread block = 0,25,0
thread block = 0,26,0
thread block = 0,27,0
thread block = 0,28,0
thread block = 0,29,0
thread block = 0,30,0
thread block = 0,31,0
thread block = 0,32,0
thread block = 0,33,0
thread block = 0,34,0
thread block = 0,35,0
thread block = 0,36,0
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 48003
gpu_sim_insn = 2818400
gpu_ipc =      58.7130
gpu_tot_sim_cycle = 79280
gpu_tot_sim_insn = 8827232
gpu_tot_ipc =     111.3425
gpu_tot_issued_cta = 512
gpu_occupancy = 94.2948% 
gpu_tot_occupancy = 94.1541% 
max_total_param_size = 0
gpu_stall_dramfull = 563
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.8114
partiton_level_parallism_total  =       0.7672
partiton_level_parallism_util =       1.7609
partiton_level_parallism_util_total  =       2.0081
L2_BW  =      31.1581 GB/Sec
L2_BW_total  =      29.4607 GB/Sec
gpu_total_sim_rate=802475

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11346, Miss = 3649, Miss_rate = 0.322, Pending_hits = 846, Reservation_fails = 4946
	L1D_cache_core[1]: Access = 11614, Miss = 3737, Miss_rate = 0.322, Pending_hits = 889, Reservation_fails = 4943
	L1D_cache_core[2]: Access = 11346, Miss = 3633, Miss_rate = 0.320, Pending_hits = 916, Reservation_fails = 6738
	L1D_cache_core[3]: Access = 11346, Miss = 3645, Miss_rate = 0.321, Pending_hits = 760, Reservation_fails = 4595
	L1D_cache_core[4]: Access = 11614, Miss = 3721, Miss_rate = 0.320, Pending_hits = 946, Reservation_fails = 5425
	L1D_cache_core[5]: Access = 11614, Miss = 3715, Miss_rate = 0.320, Pending_hits = 856, Reservation_fails = 5146
	L1D_cache_core[6]: Access = 11908, Miss = 3854, Miss_rate = 0.324, Pending_hits = 959, Reservation_fails = 5905
	L1D_cache_core[7]: Access = 12929, Miss = 4144, Miss_rate = 0.321, Pending_hits = 1068, Reservation_fails = 6831
	L1D_total_cache_accesses = 93717
	L1D_total_cache_misses = 30098
	L1D_total_cache_miss_rate = 0.3212
	L1D_total_cache_pending_hits = 7240
	L1D_total_cache_reservation_fails = 44529
	L1D_cache_data_port_util = 0.106
	L1D_cache_fill_port_util = 0.053
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25653
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7650
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 24858
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 20400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7240
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 60943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 24197
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 661
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 19671
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
983, 983, 983, 983, 983, 983, 983, 983, 898, 898, 898, 898, 898, 898, 898, 898, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 
gpgpu_n_tot_thrd_icount = 11207392
gpgpu_n_tot_w_icount = 350231
gpgpu_n_stall_shd_mem = 21596
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28050
gpgpu_n_mem_write_global = 32774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 528464
gpgpu_n_store_insn = 200736
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7439
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14157
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:960152	W0_Idle:113311	W0_Scoreboard:743378	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29720	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:258047
single_issue_nums: WS0:87551	WS1:87560	WS2:87560	WS3:87560	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 224400 {8:28050,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310960 {40:32774,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1122000 {40:28050,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262192 {8:32774,}
maxmflatency = 1358 
max_icnt2mem_latency = 679 
maxmrqlatency = 43 
max_icnt2sh_latency = 139 
averagemflatency = 394 
avg_icnt2mem_latency = 65 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 6 
mrq_lat_table:17687 	987 	510 	367 	370 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	27414 	13025 	20339 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	44331 	12210 	4264 	4 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	38804 	10792 	5871 	3132 	1691 	526 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	68 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        61        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     28005     28113      6232      6203     14580     14577     19736     19731      9027      9019      5483      5482     13314     13290     22225     22118 
dram[1]:     28210     28014      6195      6212     14590     14587     19762     19749      9018      9015      5495      5494     13384     13397     22162     22071 
dram[2]:     28704     28015      6234      6226     14586     14582     19733     19721      9034      9022      5490      5487     13299     13296     22067     22130 
dram[3]:     28319     28194     38289      6223     14596     14592     19754     19755      9023      9018      5497      5477     13289     13301     22504     22068 
dram[4]:     28713     28824      6222      6139     15210     14573     19713     19723      9018      9014      5474      5551     13304     13332     22127     22122 
dram[5]:     28737     28715      6138      6140     14606     14605     19727     19717      9003      9010      5494      5484     13294     13307     22061     22059 
dram[6]:     28722     28746      6142      6174     15219     15197     19748     19747      9020      9016      5470      5466     13322     13337     22151     22116 
dram[7]:     28738     28725      6146      6150     15190     15200     19730     19729      9016      9012      5515      5488     13344     13326     22052     22049 
dram[8]:     28943     28742     37243     38049     14592     14599     19685     19703     13345     13346      5494      5477     13328     13327     22065     22230 
dram[9]:     28856     29064     37594     37141     14579     14584     19699     19687     13352     13148      5476      5502     13328     13325     22044     22145 
dram[10]:     28717     28751     37180     37959     14588     14583     19711     19719      8978      8977      5491      5486     13316     13383     22121     22120 
dram[11]:     28837     28718     37578     37154     14570     14575     19708     19715      8975      8972      5485      5514     13322     13318     22055     22054 
dram[12]:     28789     28752     37143     37143     15240     15256     19737     19725      9036      9027      5511      5499     13398     13382     22069     22042 
dram[13]:     28856     28940     38057     38060     15225     14784     19735     19809      9029      9023      5496      5504     13392     13405     22129     22073 
dram[14]:     28823     28818     37105     37130     14783     14789     19680     19694     13040     12933      5501      5490     13373     13369     22063     22048 
dram[15]:     28925     29021     38031     38045     14598     14793     19690     19681     12964     13338      5486      5528     13379     13391     22039     22076 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 64.000000 64.000000 33.500000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 111.000000 108.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 108.000000 108.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 124.000000 124.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 62.500000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 124.000000 124.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 99.000000 96.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 19978/305 = 65.501640
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[1]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[2]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[3]:       128       128        67        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[4]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[5]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[6]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[7]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[8]:       124       124        68        68        64        64        64        64        47        44        64        64        64        64        64        64 
dram[9]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[10]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[11]:       125       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[12]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[13]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[14]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[15]:       128       128        68        68        64        64        64        64        51        48        64        64        64        64        64        64 
total dram reads = 17930
bank skew: 128/44 = 2.91
chip skew: 1131/1112 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 160/96 = 1.67
average mf latency per bank:
dram[0]:       1218      1235      1535      1612      1565      1531      1578      1571       950       936      1008      1046       956       925       947       956
dram[1]:       1250      1240      1524      1606      1585      1534      1568      1558       952       939      1006      1065       975       926       943       933
dram[2]:       1201      1245      1517      1581      1602      1555      1551      1583       947       946       979      1030       962       930       946       967
dram[3]:       1204      1199      1487      1585      1584      1539      1564      1570       943       945       981      1018       970       927       947       941
dram[4]:       1213      1232      1530      1571      1547      1547      1559      1559       934       947       960       993       952       964       967       926
dram[5]:       1200      1231      1582      1590      1558      1550      1578      1558       928       946      1007       984       953       941       959       924
dram[6]:       1231      1245      1594      1601      1546      1545      1569      1563       933       951       992      1006       957       960       984       923
dram[7]:       1228      1236      1571      1549      1545      1540      1558      1550       924       952      1010       988       975       943       974       927
dram[8]:       1240      1233      1559      1489      1516      1565      1563      1581       964       936      1019       979       928       968       950       939
dram[9]:       1216      1239      1570      1480      1517      1546      1583      1584       935       947      1043       998       927       965       928       949
dram[10]:       1228      1200      1549      1477      1532      1567      1584      1606       888       905      1006       983       927       973       948       932
dram[11]:       1197      1205      1548      1500      1527      1573      1560      1567       899       899      1020       994       927       970       932       944
dram[12]:       1258      1229      1547      1525      1566      1568      1542      1563       977       959      1032       997       958       968       930       979
dram[13]:       1245      1216      1526      1511      1544      1574      1546      1562       955       945      1002       992       950       949       933       976
dram[14]:       1230      1201      1510      1517      1560      1558      1526      1540      1012       997       993       988       951       947       930       981
dram[15]:       1308      1343      1575      1532      1554      1535      1556      1520      1184      1035      1111      1152       938       949       931       971
maximum mf latency per bank:
dram[0]:        801       824       750       763       750       745       766       766       831       816       846       859       731       715       766       761
dram[1]:        829       824       754       749       752       755       764       755       855       823       871       870       738       739       774       761
dram[2]:        822       818       746       747       746       748       764       753       796       834       812       826       738       749       755       775
dram[3]:        776       827       752       753       736       754       759       768       787       774       825       809       737       740       756       740
dram[4]:        831       824       756       805       751       748       754       763       752       757       736       768       741       730       748       733
dram[5]:        790       795       774       757       750       759       754       754       734       759       788       765       726       738       709       699
dram[6]:        802       803       762       788       788       769       757       760       778       759       783       793       734       750       748       733
dram[7]:        809       801       750       751       755       745       759       754       755       754       769       777       739       755       735       689
dram[8]:        778       789       754       742       784       785       768       784       759       750       848       770       728       736       743       774
dram[9]:        792       793       750       761       762       753       772       757       756       762       803       803       730       732       687       783
dram[10]:        784       766       754       743       742       762       773       755       742       744       845       766       735       735       749       715
dram[11]:        803       788       731       745       773       741       761       765       768       811       795       804       686       732       760       697
dram[12]:        783       781       758       748       762       764       769       762       794       822       796       803       733       741       730       740
dram[13]:        777       765       756       755       753       754       760       776       748       752       758       768       722       731       705       739
dram[14]:        765       775       755       756       747       750       761       760       755       747       804       791       730       738       709       747
dram[15]:        875       969       774       770       753       748       772       762      1311      1358      1334      1345       718       741       718       720
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=462527 n_nop=461259 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.002698
n_activity=36171 dram_eff=0.0345
bk0: 128a 461581i bk1: 128a 461414i bk2: 64a 462166i bk3: 64a 462131i bk4: 64a 462163i bk5: 64a 462181i bk6: 64a 462255i bk7: 64a 462293i bk8: 48a 461762i bk9: 48a 461758i bk10: 64a 462081i bk11: 64a 462112i bk12: 64a 462132i bk13: 64a 462105i bk14: 64a 462128i bk15: 64a 462127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.162974
Bank_Level_Parallism_Col = 1.161162
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.142784
GrpLevelPara = 1.161162 

BW Util details:
bwutil = 0.002698 
total_CMD = 462527 
util_bw = 1248 
Wasted_Col = 6543 
Wasted_Row = 198 
Idle = 454538 

BW Util Bottlenecks: 
RCDc_limit = 1540 
RCDWRc_limit = 162 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5867 
rwq = 0 
CCDLc_limit_alone = 5867 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 462527 
n_nop = 461259 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.002698 
Either_Row_CoL_Bus_Util = 0.002741 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0159904
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=462527 n_nop=461260 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.002698
n_activity=36443 dram_eff=0.03425
bk0: 128a 461374i bk1: 128a 461581i bk2: 64a 462176i bk3: 64a 462123i bk4: 64a 462145i bk5: 64a 462186i bk6: 64a 462219i bk7: 64a 462172i bk8: 48a 461677i bk9: 48a 461909i bk10: 64a 461937i bk11: 64a 462056i bk12: 64a 462209i bk13: 64a 462198i bk14: 64a 462106i bk15: 64a 462127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.180901
Bank_Level_Parallism_Col = 1.175741
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.145706
GrpLevelPara = 1.175741 

BW Util details:
bwutil = 0.002698 
total_CMD = 462527 
util_bw = 1248 
Wasted_Col = 6587 
Wasted_Row = 197 
Idle = 454495 

BW Util Bottlenecks: 
RCDc_limit = 1542 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6029 
rwq = 0 
CCDLc_limit_alone = 6029 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 462527 
n_nop = 461260 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.002698 
Either_Row_CoL_Bus_Util = 0.002739 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.000789 
queue_avg = 0.015169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0151688
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=462527 n_nop=461259 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.002698
n_activity=36626 dram_eff=0.03407
bk0: 128a 461463i bk1: 128a 461573i bk2: 64a 462003i bk3: 64a 462076i bk4: 64a 462268i bk5: 64a 462206i bk6: 64a 462122i bk7: 64a 462152i bk8: 48a 461825i bk9: 48a 462001i bk10: 64a 462034i bk11: 64a 462145i bk12: 64a 462035i bk13: 64a 462118i bk14: 64a 462081i bk15: 64a 462174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.156988
Bank_Level_Parallism_Col = 1.139294
Bank_Level_Parallism_Ready = 1.001603
write_to_read_ratio_blp_rw_average = 0.124330
GrpLevelPara = 1.137922 

BW Util details:
bwutil = 0.002698 
total_CMD = 462527 
util_bw = 1248 
Wasted_Col = 6781 
Wasted_Row = 99 
Idle = 454399 

BW Util Bottlenecks: 
RCDc_limit = 1524 
RCDWRc_limit = 162 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6052 
rwq = 0 
CCDLc_limit_alone = 6052 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 462527 
n_nop = 461259 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.002698 
Either_Row_CoL_Bus_Util = 0.002741 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0111539
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=462527 n_nop=461255 n_act=19 n_pre=3 n_ref_event=0 n_req=1251 n_rd=1123 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.002705
n_activity=37309 dram_eff=0.03353
bk0: 128a 461451i bk1: 128a 461345i bk2: 67a 461879i bk3: 64a 462074i bk4: 64a 462033i bk5: 64a 462223i bk6: 64a 462169i bk7: 64a 462171i bk8: 48a 461832i bk9: 48a 461885i bk10: 64a 462045i bk11: 64a 462144i bk12: 64a 462209i bk13: 64a 462164i bk14: 64a 462038i bk15: 64a 462131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984812
Row_Buffer_Locality_read = 0.984862
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.150401
Bank_Level_Parallism_Col = 1.151526
Bank_Level_Parallism_Ready = 1.008793
write_to_read_ratio_blp_rw_average = 0.126553
GrpLevelPara = 1.143202 

BW Util details:
bwutil = 0.002705 
total_CMD = 462527 
util_bw = 1251 
Wasted_Col = 7049 
Wasted_Row = 297 
Idle = 453930 

BW Util Bottlenecks: 
RCDc_limit = 1632 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6286 
rwq = 0 
CCDLc_limit_alone = 6286 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 462527 
n_nop = 461255 
Read = 1123 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 1251 
total_req = 1251 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1251 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.002705 
Either_Row_CoL_Bus_Util = 0.002750 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.000786 
queue_avg = 0.017584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0175838
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=462527 n_nop=461259 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.002698
n_activity=36352 dram_eff=0.03433
bk0: 128a 461598i bk1: 128a 461552i bk2: 64a 462037i bk3: 64a 462031i bk4: 64a 462176i bk5: 64a 462266i bk6: 64a 462182i bk7: 64a 462190i bk8: 48a 461766i bk9: 48a 461817i bk10: 64a 462158i bk11: 64a 462067i bk12: 64a 462095i bk13: 64a 462040i bk14: 64a 462209i bk15: 64a 462103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.129781
Bank_Level_Parallism_Col = 1.126818
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.134705
GrpLevelPara = 1.126818 

BW Util details:
bwutil = 0.002698 
total_CMD = 462527 
util_bw = 1248 
Wasted_Col = 6879 
Wasted_Row = 187 
Idle = 454213 

BW Util Bottlenecks: 
RCDc_limit = 1543 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6012 
rwq = 0 
CCDLc_limit_alone = 6012 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 462527 
n_nop = 461259 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.002698 
Either_Row_CoL_Bus_Util = 0.002741 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0128057
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=462527 n_nop=461260 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.002698
n_activity=34396 dram_eff=0.03628
bk0: 128a 461565i bk1: 128a 461541i bk2: 64a 462004i bk3: 64a 461963i bk4: 64a 462175i bk5: 64a 462230i bk6: 64a 462122i bk7: 64a 462183i bk8: 48a 461749i bk9: 48a 461823i bk10: 64a 462084i bk11: 64a 462010i bk12: 64a 462039i bk13: 64a 462055i bk14: 64a 462038i bk15: 64a 462135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.194724
Bank_Level_Parallism_Col = 1.173448
Bank_Level_Parallism_Ready = 1.002404
write_to_read_ratio_blp_rw_average = 0.126321
GrpLevelPara = 1.173448 

BW Util details:
bwutil = 0.002698 
total_CMD = 462527 
util_bw = 1248 
Wasted_Col = 6993 
Wasted_Row = 99 
Idle = 454187 

BW Util Bottlenecks: 
RCDc_limit = 1535 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6494 
rwq = 0 
CCDLc_limit_alone = 6494 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 462527 
n_nop = 461260 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.002698 
Either_Row_CoL_Bus_Util = 0.002739 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.000789 
queue_avg = 0.012395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.012395
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=462527 n_nop=461260 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.002698
n_activity=35237 dram_eff=0.03542
bk0: 128a 461627i bk1: 128a 461568i bk2: 64a 462183i bk3: 64a 462087i bk4: 64a 462122i bk5: 64a 462120i bk6: 64a 462217i bk7: 64a 462207i bk8: 48a 461770i bk9: 48a 461683i bk10: 64a 462028i bk11: 64a 462131i bk12: 64a 462051i bk13: 64a 462081i bk14: 64a 462186i bk15: 64a 462148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.175062
Bank_Level_Parallism_Col = 1.157954
Bank_Level_Parallism_Ready = 1.008013
write_to_read_ratio_blp_rw_average = 0.141328
GrpLevelPara = 1.153798 

BW Util details:
bwutil = 0.002698 
total_CMD = 462527 
util_bw = 1248 
Wasted_Col = 6703 
Wasted_Row = 109 
Idle = 454467 

BW Util Bottlenecks: 
RCDc_limit = 1538 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6023 
rwq = 0 
CCDLc_limit_alone = 6023 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 462527 
n_nop = 461260 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.002698 
Either_Row_CoL_Bus_Util = 0.002739 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.000789 
queue_avg = 0.013152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0131517
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=462527 n_nop=461259 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.002698
n_activity=35988 dram_eff=0.03468
bk0: 128a 461562i bk1: 128a 461548i bk2: 64a 462136i bk3: 64a 462186i bk4: 64a 462197i bk5: 64a 462200i bk6: 64a 462216i bk7: 64a 462236i bk8: 48a 461825i bk9: 48a 461872i bk10: 64a 462028i bk11: 64a 462091i bk12: 64a 462155i bk13: 64a 462097i bk14: 64a 462109i bk15: 64a 462118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.192560
Bank_Level_Parallism_Col = 1.171095
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.128055
GrpLevelPara = 1.171095 

BW Util details:
bwutil = 0.002698 
total_CMD = 462527 
util_bw = 1248 
Wasted_Col = 6287 
Wasted_Row = 99 
Idle = 454893 

BW Util Bottlenecks: 
RCDc_limit = 1536 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5665 
rwq = 0 
CCDLc_limit_alone = 5665 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 462527 
n_nop = 461259 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.002698 
Either_Row_CoL_Bus_Util = 0.002741 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0120447
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=462527 n_nop=461261 n_act=20 n_pre=4 n_ref_event=0 n_req=1243 n_rd=1115 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.002687
n_activity=37049 dram_eff=0.03355
bk0: 124a 461592i bk1: 124a 461466i bk2: 68a 461977i bk3: 68a 461900i bk4: 64a 462136i bk5: 64a 462212i bk6: 64a 462197i bk7: 64a 462251i bk8: 47a 461687i bk9: 44a 461582i bk10: 64a 462039i bk11: 64a 462059i bk12: 64a 462055i bk13: 64a 462178i bk14: 64a 462077i bk15: 64a 462002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983910
Row_Buffer_Locality_read = 0.983856
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.162778
Bank_Level_Parallism_Col = 1.161083
Bank_Level_Parallism_Ready = 1.004827
write_to_read_ratio_blp_rw_average = 0.134711
GrpLevelPara = 1.161083 

BW Util details:
bwutil = 0.002687 
total_CMD = 462527 
util_bw = 1243 
Wasted_Col = 7189 
Wasted_Row = 396 
Idle = 453699 

BW Util Bottlenecks: 
RCDc_limit = 1748 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 92 
CCDLc_limit = 6329 
rwq = 0 
CCDLc_limit_alone = 6329 
WTRc_limit_alone = 0 
RTWc_limit_alone = 92 

Commands details: 
total_CMD = 462527 
n_nop = 461261 
Read = 1115 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1243 
total_req = 1243 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1243 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.002687 
Either_Row_CoL_Bus_Util = 0.002737 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.000790 
queue_avg = 0.025763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0257628
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=462527 n_nop=461263 n_act=20 n_pre=4 n_ref_event=0 n_req=1240 n_rd=1112 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.002681
n_activity=37981 dram_eff=0.03265
bk0: 124a 461548i bk1: 124a 461428i bk2: 68a 461891i bk3: 68a 461866i bk4: 64a 462179i bk5: 64a 462110i bk6: 64a 462275i bk7: 64a 462208i bk8: 44a 461762i bk9: 44a 461780i bk10: 64a 462100i bk11: 64a 461955i bk12: 64a 462079i bk13: 64a 462132i bk14: 64a 462029i bk15: 64a 462012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983871
Row_Buffer_Locality_read = 0.983813
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.126173
Bank_Level_Parallism_Col = 1.125399
Bank_Level_Parallism_Ready = 1.002419
write_to_read_ratio_blp_rw_average = 0.146508
GrpLevelPara = 1.125399 

BW Util details:
bwutil = 0.002681 
total_CMD = 462527 
util_bw = 1240 
Wasted_Col = 7539 
Wasted_Row = 383 
Idle = 453365 

BW Util Bottlenecks: 
RCDc_limit = 1744 
RCDWRc_limit = 161 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6547 
rwq = 0 
CCDLc_limit_alone = 6547 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 462527 
n_nop = 461263 
Read = 1112 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1240 
total_req = 1240 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1240 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.002681 
Either_Row_CoL_Bus_Util = 0.002733 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0188724
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=462527 n_nop=461232 n_act=20 n_pre=4 n_ref_event=0 n_req=1272 n_rd=1112 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.00275
n_activity=38101 dram_eff=0.03338
bk0: 124a 461692i bk1: 124a 461492i bk2: 68a 461944i bk3: 68a 461905i bk4: 64a 462109i bk5: 64a 462161i bk6: 64a 462240i bk7: 64a 462192i bk8: 44a 461506i bk9: 44a 461495i bk10: 64a 462039i bk11: 64a 462079i bk12: 64a 462150i bk13: 64a 462101i bk14: 64a 461985i bk15: 64a 461983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984277
Row_Buffer_Locality_read = 0.983813
Row_Buffer_Locality_write = 0.987500
Bank_Level_Parallism = 1.133611
Bank_Level_Parallism_Col = 1.130309
Bank_Level_Parallism_Ready = 1.004717
write_to_read_ratio_blp_rw_average = 0.192063
GrpLevelPara = 1.128748 

BW Util details:
bwutil = 0.002750 
total_CMD = 462527 
util_bw = 1272 
Wasted_Col = 7712 
Wasted_Row = 394 
Idle = 453149 

BW Util Bottlenecks: 
RCDc_limit = 1744 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6791 
rwq = 0 
CCDLc_limit_alone = 6791 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 462527 
n_nop = 461232 
Read = 1112 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1272 
total_req = 1272 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1272 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.002750 
Either_Row_CoL_Bus_Util = 0.002800 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.000772 
queue_avg = 0.019543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0195426
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=462527 n_nop=461230 n_act=20 n_pre=4 n_ref_event=0 n_req=1273 n_rd=1113 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.002752
n_activity=37351 dram_eff=0.03408
bk0: 125a 461586i bk1: 124a 461442i bk2: 68a 461898i bk3: 68a 461879i bk4: 64a 462158i bk5: 64a 462136i bk6: 64a 462209i bk7: 64a 462215i bk8: 44a 461516i bk9: 44a 461735i bk10: 64a 462087i bk11: 64a 462042i bk12: 64a 462075i bk13: 64a 462143i bk14: 64a 462060i bk15: 64a 462056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984289
Row_Buffer_Locality_read = 0.983827
Row_Buffer_Locality_write = 0.987500
Bank_Level_Parallism = 1.159889
Bank_Level_Parallism_Col = 1.154872
Bank_Level_Parallism_Ready = 1.005499
write_to_read_ratio_blp_rw_average = 0.177726
GrpLevelPara = 1.152436 

BW Util details:
bwutil = 0.002752 
total_CMD = 462527 
util_bw = 1273 
Wasted_Col = 7360 
Wasted_Row = 392 
Idle = 453502 

BW Util Bottlenecks: 
RCDc_limit = 1744 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6570 
rwq = 0 
CCDLc_limit_alone = 6570 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 462527 
n_nop = 461230 
Read = 1113 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1273 
total_req = 1273 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1273 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.002752 
Either_Row_CoL_Bus_Util = 0.002804 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0191037
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=462527 n_nop=461247 n_act=20 n_pre=4 n_ref_event=0 n_req=1256 n_rd=1128 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.002716
n_activity=37401 dram_eff=0.03358
bk0: 128a 461476i bk1: 128a 461218i bk2: 68a 461828i bk3: 68a 461908i bk4: 64a 462221i bk5: 64a 462096i bk6: 64a 462166i bk7: 64a 462166i bk8: 48a 461841i bk9: 48a 461663i bk10: 64a 462006i bk11: 64a 462048i bk12: 64a 462089i bk13: 64a 462096i bk14: 64a 462102i bk15: 64a 462137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984076
Row_Buffer_Locality_read = 0.984043
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.184463
Bank_Level_Parallism_Col = 1.169529
Bank_Level_Parallism_Ready = 1.004777
write_to_read_ratio_blp_rw_average = 0.126253
GrpLevelPara = 1.145096 

BW Util details:
bwutil = 0.002716 
total_CMD = 462527 
util_bw = 1256 
Wasted_Col = 7432 
Wasted_Row = 284 
Idle = 453555 

BW Util Bottlenecks: 
RCDc_limit = 1742 
RCDWRc_limit = 162 
WTRc_limit = 487 
RTWc_limit = 0 
CCDLc_limit = 6537 
rwq = 0 
CCDLc_limit_alone = 6301 
WTRc_limit_alone = 251 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 462527 
n_nop = 461247 
Read = 1128 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1256 
total_req = 1256 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1256 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.002716 
Either_Row_CoL_Bus_Util = 0.002767 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0148035
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=462527 n_nop=461247 n_act=20 n_pre=4 n_ref_event=0 n_req=1256 n_rd=1128 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.002716
n_activity=38225 dram_eff=0.03286
bk0: 128a 461607i bk1: 128a 461628i bk2: 68a 461795i bk3: 68a 461928i bk4: 64a 462191i bk5: 64a 462244i bk6: 64a 462258i bk7: 64a 462186i bk8: 48a 461726i bk9: 48a 461639i bk10: 64a 462069i bk11: 64a 462137i bk12: 64a 462116i bk13: 64a 462067i bk14: 64a 462144i bk15: 64a 462209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984076
Row_Buffer_Locality_read = 0.984043
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.135797
Bank_Level_Parallism_Col = 1.122762
Bank_Level_Parallism_Ready = 1.002388
write_to_read_ratio_blp_rw_average = 0.161345
GrpLevelPara = 1.122521 

BW Util details:
bwutil = 0.002716 
total_CMD = 462527 
util_bw = 1256 
Wasted_Col = 7026 
Wasted_Row = 297 
Idle = 453948 

BW Util Bottlenecks: 
RCDc_limit = 1750 
RCDWRc_limit = 163 
WTRc_limit = 0 
RTWc_limit = 87 
CCDLc_limit = 5867 
rwq = 0 
CCDLc_limit_alone = 5852 
WTRc_limit_alone = 0 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 462527 
n_nop = 461247 
Read = 1128 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1256 
total_req = 1256 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1256 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.002716 
Either_Row_CoL_Bus_Util = 0.002767 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.013863
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=462527 n_nop=461279 n_act=20 n_pre=4 n_ref_event=0 n_req=1224 n_rd=1128 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.002646
n_activity=36656 dram_eff=0.03339
bk0: 128a 461607i bk1: 128a 461619i bk2: 68a 461835i bk3: 68a 461994i bk4: 64a 462180i bk5: 64a 462118i bk6: 64a 462184i bk7: 64a 462188i bk8: 48a 461776i bk9: 48a 461924i bk10: 64a 462029i bk11: 64a 462150i bk12: 64a 462109i bk13: 64a 462100i bk14: 64a 462128i bk15: 64a 462127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983660
Row_Buffer_Locality_read = 0.984043
Row_Buffer_Locality_write = 0.979167
Bank_Level_Parallism = 1.184581
Bank_Level_Parallism_Col = 1.155846
Bank_Level_Parallism_Ready = 1.001634
write_to_read_ratio_blp_rw_average = 0.133274
GrpLevelPara = 1.155719 

BW Util details:
bwutil = 0.002646 
total_CMD = 462527 
util_bw = 1224 
Wasted_Col = 6673 
Wasted_Row = 197 
Idle = 454433 

BW Util Bottlenecks: 
RCDc_limit = 1744 
RCDWRc_limit = 166 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5804 
rwq = 0 
CCDLc_limit_alone = 5804 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 462527 
n_nop = 461279 
Read = 1128 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1224 
total_req = 1224 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1224 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.002646 
Either_Row_CoL_Bus_Util = 0.002698 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0124987
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=462527 n_nop=461276 n_act=20 n_pre=4 n_ref_event=0 n_req=1227 n_rd=1131 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.002653
n_activity=38034 dram_eff=0.03226
bk0: 128a 461636i bk1: 128a 461625i bk2: 68a 461808i bk3: 68a 462031i bk4: 64a 462223i bk5: 64a 462155i bk6: 64a 462201i bk7: 64a 462220i bk8: 51a 462051i bk9: 48a 461792i bk10: 64a 462043i bk11: 64a 462010i bk12: 64a 462143i bk13: 64a 462120i bk14: 64a 462139i bk15: 64a 462113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983700
Row_Buffer_Locality_read = 0.984085
Row_Buffer_Locality_write = 0.979167
Bank_Level_Parallism = 1.127472
Bank_Level_Parallism_Col = 1.112893
Bank_Level_Parallism_Ready = 1.001630
write_to_read_ratio_blp_rw_average = 0.113896
GrpLevelPara = 1.112893 

BW Util details:
bwutil = 0.002653 
total_CMD = 462527 
util_bw = 1227 
Wasted_Col = 6768 
Wasted_Row = 297 
Idle = 454235 

BW Util Bottlenecks: 
RCDc_limit = 1745 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5587 
rwq = 0 
CCDLc_limit_alone = 5587 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 462527 
n_nop = 461276 
Read = 1131 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1227 
total_req = 1227 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1227 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.002653 
Either_Row_CoL_Bus_Util = 0.002705 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.014263

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1880, Miss = 624, Miss_rate = 0.332, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[1]: Access = 1910, Miss = 624, Miss_rate = 0.327, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 1888, Miss = 624, Miss_rate = 0.331, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[3]: Access = 1918, Miss = 624, Miss_rate = 0.325, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 1896, Miss = 624, Miss_rate = 0.329, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[5]: Access = 1904, Miss = 624, Miss_rate = 0.328, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[6]: Access = 1889, Miss = 627, Miss_rate = 0.332, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 1909, Miss = 624, Miss_rate = 0.327, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[8]: Access = 1902, Miss = 624, Miss_rate = 0.328, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[9]: Access = 1892, Miss = 624, Miss_rate = 0.330, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[10]: Access = 1910, Miss = 624, Miss_rate = 0.327, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[11]: Access = 1893, Miss = 624, Miss_rate = 0.330, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[12]: Access = 1917, Miss = 624, Miss_rate = 0.326, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[13]: Access = 1896, Miss = 624, Miss_rate = 0.329, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[14]: Access = 1911, Miss = 624, Miss_rate = 0.327, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[15]: Access = 1887, Miss = 624, Miss_rate = 0.331, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[16]: Access = 1887, Miss = 620, Miss_rate = 0.329, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[17]: Access = 1887, Miss = 623, Miss_rate = 0.330, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[18]: Access = 1893, Miss = 620, Miss_rate = 0.328, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[19]: Access = 1873, Miss = 620, Miss_rate = 0.331, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[20]: Access = 1909, Miss = 636, Miss_rate = 0.333, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[21]: Access = 1896, Miss = 636, Miss_rate = 0.335, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[22]: Access = 1905, Miss = 637, Miss_rate = 0.334, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[23]: Access = 1890, Miss = 636, Miss_rate = 0.337, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 1919, Miss = 628, Miss_rate = 0.327, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[25]: Access = 1928, Miss = 628, Miss_rate = 0.326, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[26]: Access = 1908, Miss = 628, Miss_rate = 0.329, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[27]: Access = 1931, Miss = 628, Miss_rate = 0.325, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[28]: Access = 1888, Miss = 612, Miss_rate = 0.324, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[29]: Access = 1899, Miss = 612, Miss_rate = 0.322, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[30]: Access = 1884, Miss = 612, Miss_rate = 0.325, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[31]: Access = 1925, Miss = 615, Miss_rate = 0.319, Pending_hits = 17, Reservation_fails = 770
L2_total_cache_accesses = 60824
L2_total_cache_misses = 19978
L2_total_cache_miss_rate = 0.3285
L2_total_cache_pending_hits = 405
L2_total_cache_reservation_fails = 770
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9715
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 405
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4484
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 770
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 405
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30726
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28050
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 770
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=60824
icnt_total_pkts_simt_to_mem=60824
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 60824
Req_Network_cycles = 79280
Req_Network_injected_packets_per_cycle =       0.7672 
Req_Network_conflicts_per_cycle =       0.0313
Req_Network_conflicts_per_cycle_util =       0.0820
Req_Bank_Level_Parallism =       2.0090
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0186
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0270

Reply_Network_injected_packets_num = 60824
Reply_Network_cycles = 79280
Reply_Network_injected_packets_per_cycle =        0.7672
Reply_Network_conflicts_per_cycle =        1.1036
Reply_Network_conflicts_per_cycle_util =       2.8039
Reply_Bank_Level_Parallism =       1.9492
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1062
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0959
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 802475 (inst/sec)
gpgpu_simulation_rate = 7207 (cycle/sec)
gpgpu_silicon_slowdown = 166504x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
