# system info FpMul on 2020.11.16.11:31:08
system_info:
name,value
DEVICE,1SG280LN2F43E1VG
DEVICE_FAMILY,Stratix 10
GENERATION_ID,0
#
#
# Files generated for FpMul on 2020.11.16.11:31:08
files:
filepath,kind,attributes,module,is_top
sim/FpMul.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,FpMul,true
altera_fp_functions_181/sim/dspba_library_package.vhd,VHDL,,FpMul_altera_fp_functions_181_yr5r2ii,false
altera_fp_functions_181/sim/dspba_library.vhd,VHDL,,FpMul_altera_fp_functions_181_yr5r2ii,false
altera_fp_functions_181/sim/FpMul_altera_fp_functions_181_yr5r2ii.vhd,VHDL,,FpMul_altera_fp_functions_181_yr5r2ii,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
FpMul.fp_functions_0,FpMul_altera_fp_functions_181_yr5r2ii
