{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 700 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 720 -defaultsOSRD
preplace inst start_signal_0 -pg 1 -lvl 20 -y 580 -defaultsOSRD
preplace inst mux_2_1 -pg 1 -lvl 11 -y 900 -defaultsOSRD
preplace inst reg_M_0 -pg 1 -lvl 2 -y 1190 -defaultsOSRD
preplace inst mux_4_0 -pg 1 -lvl 13 -y 430 -defaultsOSRD
preplace inst mux_4_1 -pg 1 -lvl 13 -y 690 -defaultsOSRD
preplace inst mux_2_2 -pg 1 -lvl 18 -y 540 -defaultsOSRD
preplace inst mem_inst_0 -pg 1 -lvl 8 -y 420 -defaultsOSRD
preplace inst mux_2_3 -pg 1 -lvl 3 -y 770 -defaultsOSRD
preplace inst mux_4_2 -pg 1 -lvl 1 -y 970 -defaultsOSRD
preplace inst regfile_0 -pg 1 -lvl 10 -y 730 -defaultsOSRD
preplace inst mux_4_3 -pg 1 -lvl 5 -y 620 -defaultsOSRD
preplace inst reg_Control_W_0 -pg 1 -lvl 8 -y 1000 -defaultsOSRD
preplace inst reg_Control_E_0 -pg 1 -lvl 16 -y 650 -defaultsOSRD
preplace inst nop_0 -pg 1 -lvl 15 -y 910 -defaultsOSRD
preplace inst ALU_0 -pg 1 -lvl 14 -y 690 -defaultsOSRD
preplace inst reg_pc_0 -pg 1 -lvl 8 -y 780 -defaultsOSRD
preplace inst adder_pc_0 -pg 1 -lvl 6 -y 780 -defaultsOSRD
preplace inst mem_ctrl_0 -pg 1 -lvl 20 -y 430 -defaultsOSRD
preplace inst reg_Control_M_0 -pg 1 -lvl 17 -y 1030 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 19 -y 540 -defaultsOSRD
preplace inst mem_ctrl_1 -pg 1 -lvl 20 -y 220 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -y 1200 -defaultsOSRD
preplace inst reg_E_0 -pg 1 -lvl 12 -y 690 -defaultsOSRD
preplace inst reg_Control_D_0 -pg 1 -lvl 9 -y 780 -defaultsOSRD
preplace inst mux_2_8bits_0 -pg 1 -lvl 7 -y 800 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 18 -y 750 -defaultsOSRD
preplace inst reg_W_0 -pg 1 -lvl 4 -y 1010 -defaultsOSRD
preplace inst mux_2_0 -pg 1 -lvl 11 -y 740 -defaultsOSRD
preplace inst mem_data_0 -pg 1 -lvl 19 -y 150 -defaultsOSRD
preplace inst jump_pc_0 -pg 1 -lvl 6 -y 620 -defaultsOSRD
preplace inst imme_ext_0 -pg 1 -lvl 11 -y 620 -defaultsOSRD
preplace netloc nop_0_pc_select 1 6 10 1780 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 4450
preplace netloc mem_ctrl_1_address_out 1 18 3 5600 20 NJ 20 6250
preplace netloc processing_system7_0_FIXED_IO 1 18 3 NJ 720 NJ 720 NJ
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 19 380 1290 NJ 1290 910 1120 1250J 1080 1480J 1070 NJ 1070 1990 890 2310 920 2640 970 2940J 1020 3280 580 NJ 580 NJ 580 NJ 580 4500 510 4850 620 NJ 620 5570 380 5960
preplace netloc reg_Control_E_0_inst_out 1 14 3 4230 800 NJ 800 4840
preplace netloc reg_pc_0_pc_out 1 5 4 1530 700 NJ 700 1980 670 2260
preplace netloc mux_4_2_mout 1 1 1 370
preplace netloc ps7_0_axi_periph_M02_AXI 1 19 1 N
preplace netloc reg_Control_E_0_pc_out 1 4 13 1260 490 NJ 490 NJ 490 1990J 570 2260J 510 NJ 510 NJ 510 NJ 510 3640 540 3870J 530 NJ 530 4470J 490 4810
preplace netloc reg_Control_D_0_r1_select 1 9 2 2580 860 2970J
preplace netloc reg_Control_M_0_inst_out 1 7 11 2020 1160 NJ 1160 NJ 1160 NJ 1160 NJ 1160 NJ 1160 NJ 1160 NJ 1160 4520 1140 NJ 1140 5100
preplace netloc imme_ext_0_imme_out 1 11 1 3310J
preplace netloc reg_Control_E_0_j1_select 1 4 13 1270 1100 NJ 1100 NJ 1100 NJ 1100 NJ 1100 NJ 1100 NJ 1100 NJ 1100 NJ 1100 NJ 1100 NJ 1100 NJ 1100 4830
preplace netloc ALU_0_alu_out 1 1 14 390 1280 NJ 1280 NJ 1280 NJ 1280 NJ 1280 NJ 1280 NJ 1280 NJ 1280 NJ 1280 NJ 1280 NJ 1280 NJ 1280 NJ 1280 4140
preplace netloc nop_0_jump_reset 1 8 8 2320 1030 NJ 1030 NJ 1030 3310J 790 NJ 790 NJ 790 4160J 770 4470
preplace netloc reg_Control_D_0_r2_select 1 9 2 2620J 900 2970
preplace netloc ALU_0_B_cond 1 14 1 4180
preplace netloc reg_pc_0_start_signal_out 1 8 1 N
preplace netloc reg_Control_M_0_func3 1 17 2 5140 220 NJ
preplace netloc processing_system7_0_DDR 1 18 3 NJ 700 NJ 700 NJ
preplace netloc mux_2_8bits_0_mout 1 7 1 N
preplace netloc mem_inst_0_data_out 1 8 12 NJ 400 NJ 400 NJ 400 NJ 400 3590J 330 3850J 340 NJ 340 4450J 350 NJ 350 NJ 350 NJ 350 5920
preplace netloc mux_2_1_mout 1 11 1 3290
preplace netloc reg_Control_W_0_RegWrite 1 8 2 NJ 1000 2650
preplace netloc ps7_0_axi_periph_M00_AXI 1 19 1 5940
preplace netloc regfile_0_r1_out 1 10 1 N
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 19 30 1100 NJ 1100 NJ 1100 NJ 1100 1260J 1090 1490J 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 4860J 1130 NJ 1130 5560
preplace netloc reg_Control_E_0_A_select 1 12 5 3650 570 3880J 470 NJ 470 NJ 470 4820
preplace netloc ps7_0_axi_periph_M01_AXI 1 19 1 5930
preplace netloc start_signal_0_start_signal 1 7 14 2010 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 6240
preplace netloc reg_Control_D_0_pc_out 1 9 7 2610 880 2980J 990 NJ 990 NJ 990 3900J 850 4170J 660 NJ
preplace netloc reg_M_0_C_out 1 2 16 660J 510 NJ 510 NJ 510 NJ 510 NJ 510 1960J 560 NJ 560 NJ 560 NJ 560 NJ 560 NJ 560 3900J 540 NJ 540 4490J 500 NJ 500 5130
preplace netloc mem_data_0_data_out 1 19 1 5960
preplace netloc reg_Control_M_0_WBD_select 1 2 16 690 1150 NJ 1150 NJ 1150 NJ 1150 NJ 1150 NJ 1150 NJ 1150 NJ 1150 NJ 1150 NJ 1150 NJ 1150 NJ 1150 NJ 1150 NJ 1150 NJ 1150 5110
preplace netloc reg_W_0_WriteBackData 1 0 18 20 860 NJ 860 NJ 860 NJ 860 1240 910 NJ 910 NJ 910 NJ 910 NJ 910 2660 890 3000 1010 3290J 960 3630 590 NJ 590 NJ 590 4480J 480 4860J 540 NJ
preplace netloc mux_4_1_mout 1 13 1 3850
preplace netloc reg_Control_E_0_opcode 1 5 12 1510 1110 NJ 1110 NJ 1110 NJ 1110 NJ 1110 NJ 1110 3330J 980 NJ 980 3870 840 4220J 830 NJ 830 4800
preplace netloc reg_M_0_alu_out 1 0 19 20 1080 NJ 1080 670 620 NJ 620 1250 520 NJ 520 NJ 520 NJ 520 NJ 520 NJ 520 NJ 520 NJ 520 3620 180 NJ 180 NJ 180 NJ 180 NJ 180 NJ 180 NJ
preplace netloc reg_E_0_imme_out 1 5 8 1520 1120 NJ 1120 NJ 1120 NJ 1120 NJ 1120 NJ 1120 3320J 970 3590
preplace netloc mux_4_0_mout 1 13 1 3890
preplace netloc mem_ctrl_0_address_out 1 7 14 2020 530 NJ 530 NJ 530 NJ 530 NJ 530 NJ 530 3860J 330 NJ 330 NJ 330 NJ 330 NJ 330 NJ 330 NJ 330 6240
preplace netloc regfile_0_r2_out 1 10 1 2990
preplace netloc reg_Control_E_0_B_select 1 12 5 3650 830 NJ 830 4200J 790 NJ 790 4790
preplace netloc mux_2_0_mout 1 11 1 3270
preplace netloc reg_Control_E_0_func3 1 13 4 3890 810 NJ 810 NJ 810 4780
preplace netloc mux_2_3_mout 1 3 1 920
preplace netloc processing_system7_0_FCLK_CLK0 1 0 20 20 1090 390 1090 NJ 1090 900 1090 1240J 1070 1470J 1060 NJ 1060 1970 650 2320 650 2670 850 2980J 820 3260 800 NJ 800 NJ 800 4150J 760 4510 860 4860 860 5160 860 5580 360 5950
preplace netloc reg_Control_D_0_rs1 1 9 1 2590
preplace netloc reg_Control_D_0_rs2 1 9 1 2630
preplace netloc mem_inst_0_pc_out 1 8 1 2300
preplace netloc mem_ctrl_1_write_enable 1 18 3 5590 310 NJ 310 6240
preplace netloc mem_ctrl_1_mem256_out 1 18 3 5610 280 5920J 130 6240
preplace netloc reg_Control_M_0_C_select 1 17 1 5150
preplace netloc reg_Control_E_0_func7 1 13 4 3900 820 NJ 820 NJ 820 4770
preplace netloc reg_Control_D_0_inst_out 1 9 7 2590J 870 2960 1050 NJ 1050 NJ 1050 NJ 1050 4190 680 NJ
preplace netloc jump_pc_0_j_pc 1 6 1 1780
preplace netloc mem_ctrl_0_write_enable 1 7 14 2010 540 NJ 540 NJ 540 NJ 540 NJ 540 3610J 550 NJ 550 NJ 550 4460J 340 NJ 340 NJ 340 NJ 340 NJ 340 6250
preplace netloc mem_ctrl_0_mem256_out 1 7 14 2020 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 6260
preplace netloc processing_system7_0_M_AXI_GP0 1 18 1 5600
preplace netloc reg_Control_W_0_inst_out 1 8 9 2300 1020 NJ 1020 2930J 1040 NJ 1040 NJ 1040 NJ 1040 NJ 1040 4530 1060 NJ
preplace netloc mem_inst_0_inst_out 1 8 1 2290
preplace netloc mux_2_2_mout 1 18 1 5560
preplace netloc adder_pc_0_pc_next 1 6 1 NJ
preplace netloc mem_data_0_L_data_out 1 2 18 680 1130 NJ 1130 NJ 1130 NJ 1130 NJ 1130 NJ 1130 NJ 1130 NJ 1130 NJ 1130 NJ 1130 NJ 1130 NJ 1130 NJ 1130 NJ 1130 4810J 1160 NJ 1160 NJ 1160 5910
preplace netloc reg_E_0_A 1 4 9 1270 500 NJ 500 NJ 500 2000J 550 NJ 550 NJ 550 NJ 550 NJ 550 3600
preplace netloc reg_Control_M_0_MemWrite 1 17 2 5120 160 NJ
preplace netloc nop_0_stop 1 7 9 2020 680 2280 980 NJ 980 NJ 980 3300J 1010 NJ 1010 NJ 1010 4210J 780 4500
preplace netloc mux_4_3_mout 1 5 1 N
preplace netloc reg_E_0_B 1 0 13 30 870 NJ 870 NJ 870 NJ 870 NJ 870 NJ 870 1770J 880 NJ 880 2260J 990 NJ 990 2950J 1000 NJ 1000 3610
preplace netloc reg_Control_E_0_C_select 1 0 17 30 1070 NJ 1070 NJ 1070 890J 1110 NJ 1110 1500J 1090 NJ 1090 NJ 1090 NJ 1090 NJ 1090 NJ 1090 NJ 1090 NJ 1090 NJ 1090 NJ 1090 NJ 1090 4820
preplace netloc reg_Control_W_0_rd 1 8 2 2270J 970 2600
levelinfo -pg 1 0 200 540 790 1080 1370 1650 1870 2140 2450 2800 3130 3460 3750 4020 4340 4650 4980 5360 5760 6100 6280 -top 0 -bot 1300
"
}
{
   "da_axi4_cnt":"4",
   "da_ps7_cnt":"1"
}
