{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712115672258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712115672258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 11:41:12 2024 " "Processing started: Wed Apr 03 11:41:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712115672258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712115672258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 7-segment-snake -c 7-segment-snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off 7-segment-snake -c 7-segment-snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712115672258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712115672506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712115672506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/admin/downloads/digital_lab_06_stud/snake_top/updn_count.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/admin/downloads/digital_lab_06_stud/snake_top/updn_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 updn_count " "Found entity 1: updn_count" {  } { { "C:/Users/Admin/Downloads/digital_lab_06_stud/snake_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_06_stud/snake_top/updn_count.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712115677861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712115677861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/admin/downloads/digital_lab_06_stud/snake_top/num_to_seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/admin/downloads/digital_lab_06_stud/snake_top/num_to_seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_to_seg7 " "Found entity 1: num_to_seg7" {  } { { "C:/Users/Admin/Downloads/digital_lab_06_stud/snake_top/num_to_seg7.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_06_stud/snake_top/num_to_seg7.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712115677861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712115677861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/admin/downloads/digital_lab_06_stud/snake_top/freq_div.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/admin/downloads/digital_lab_06_stud/snake_top/freq_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "C:/Users/Admin/Downloads/digital_lab_06_stud/snake_top/freq_div.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_06_stud/snake_top/freq_div.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712115677861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712115677861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_a.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_a " "Found entity 1: rom_a" {  } { { "rom_a.v" "" { Text "D:/willy/7-segment-snake/rom_a.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712115677861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712115677861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_b.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_b " "Found entity 1: rom_b" {  } { { "rom_b.v" "" { Text "D:/willy/7-segment-snake/rom_b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712115677861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712115677861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_c.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_c.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_c " "Found entity 1: rom_c" {  } { { "rom_c.v" "" { Text "D:/willy/7-segment-snake/rom_c.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712115677861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712115677861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_d.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_d " "Found entity 1: rom_d" {  } { { "rom_d.v" "" { Text "D:/willy/7-segment-snake/rom_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712115677861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712115677861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake_run_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file snake_run_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_run_cnt " "Found entity 1: snake_run_cnt" {  } { { "snake_run_cnt.v" "" { Text "D:/willy/7-segment-snake/snake_run_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712115677861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712115677861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_to_seg7_0_9.v 1 1 " "Found 1 design units, including 1 entities, in source file num_to_seg7_0_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_to_seg7_0_9 " "Found entity 1: num_to_seg7_0_9" {  } { { "num_to_seg7_0_9.v" "" { Text "D:/willy/7-segment-snake/num_to_seg7_0_9.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712115677861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712115677861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake_top.v 1 1 " "Found 1 design units, including 1 entities, in source file snake_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_top " "Found entity 1: snake_top" {  } { { "snake_top.v" "" { Text "D:/willy/7-segment-snake/snake_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712115677861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712115677861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snake_top " "Elaborating entity \"snake_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712115677877 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 snake_top.v(12) " "Verilog HDL assignment warning at snake_top.v(12): truncated value with size 32 to match size of target (1)" {  } { { "snake_top.v" "" { Text "D:/willy/7-segment-snake/snake_top.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712115677877 "|snake_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:f1 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:f1\"" {  } { { "snake_top.v" "f1" { Text "D:/willy/7-segment-snake/snake_top.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712115677892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:f2 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:f2\"" {  } { { "snake_top.v" "f2" { Text "D:/willy/7-segment-snake/snake_top.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712115677892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updn_count updn_count:u0 " "Elaborating entity \"updn_count\" for hierarchy \"updn_count:u0\"" {  } { { "snake_top.v" "u0" { Text "D:/willy/7-segment-snake/snake_top.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712115677892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_a rom_a:a0 " "Elaborating entity \"rom_a\" for hierarchy \"rom_a:a0\"" {  } { { "snake_top.v" "a0" { Text "D:/willy/7-segment-snake/snake_top.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712115677892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_b rom_b:b0 " "Elaborating entity \"rom_b\" for hierarchy \"rom_b:b0\"" {  } { { "snake_top.v" "b0" { Text "D:/willy/7-segment-snake/snake_top.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712115677892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_c rom_c:c0 " "Elaborating entity \"rom_c\" for hierarchy \"rom_c:c0\"" {  } { { "snake_top.v" "c0" { Text "D:/willy/7-segment-snake/snake_top.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712115677892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_d rom_d:d0 " "Elaborating entity \"rom_d\" for hierarchy \"rom_d:d0\"" {  } { { "snake_top.v" "d0" { Text "D:/willy/7-segment-snake/snake_top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712115677892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_run_cnt snake_run_cnt:s0 " "Elaborating entity \"snake_run_cnt\" for hierarchy \"snake_run_cnt:s0\"" {  } { { "snake_top.v" "s0" { Text "D:/willy/7-segment-snake/snake_top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712115677892 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 snake_run_cnt.v(24) " "Verilog HDL assignment warning at snake_run_cnt.v(24): truncated value with size 32 to match size of target (4)" {  } { { "snake_run_cnt.v" "" { Text "D:/willy/7-segment-snake/snake_run_cnt.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712115677892 "|snake_top|snake_run_cnt:s0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_to_seg7_0_9 num_to_seg7_0_9:n0 " "Elaborating entity \"num_to_seg7_0_9\" for hierarchy \"num_to_seg7_0_9:n0\"" {  } { { "snake_top.v" "n0" { Text "D:/willy/7-segment-snake/snake_top.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712115677892 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_cnt~0 " "Found clock multiplexer clk_cnt~0" {  } { { "snake_top.v" "" { Text "D:/willy/7-segment-snake/snake_top.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1712115678002 "|snake_top|clk_cnt~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1712115678002 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "snake_run_cnt.v" "" { Text "D:/willy/7-segment-snake/snake_run_cnt.v" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1712115678189 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1712115678189 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_5\[1\] VCC " "Pin \"seg7_5\[1\]\" is stuck at VCC" {  } { { "snake_top.v" "" { Text "D:/willy/7-segment-snake/snake_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712115678205 "|snake_top|seg7_5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_5\[2\] VCC " "Pin \"seg7_5\[2\]\" is stuck at VCC" {  } { { "snake_top.v" "" { Text "D:/willy/7-segment-snake/snake_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712115678205 "|snake_top|seg7_5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_5_dpt VCC " "Pin \"seg7_5_dpt\" is stuck at VCC" {  } { { "snake_top.v" "" { Text "D:/willy/7-segment-snake/snake_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712115678205 "|snake_top|seg7_5_dpt"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_4\[1\] VCC " "Pin \"seg7_4\[1\]\" is stuck at VCC" {  } { { "snake_top.v" "" { Text "D:/willy/7-segment-snake/snake_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712115678205 "|snake_top|seg7_4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_4\[2\] VCC " "Pin \"seg7_4\[2\]\" is stuck at VCC" {  } { { "snake_top.v" "" { Text "D:/willy/7-segment-snake/snake_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712115678205 "|snake_top|seg7_4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_4\[4\] VCC " "Pin \"seg7_4\[4\]\" is stuck at VCC" {  } { { "snake_top.v" "" { Text "D:/willy/7-segment-snake/snake_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712115678205 "|snake_top|seg7_4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_4\[5\] VCC " "Pin \"seg7_4\[5\]\" is stuck at VCC" {  } { { "snake_top.v" "" { Text "D:/willy/7-segment-snake/snake_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712115678205 "|snake_top|seg7_4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_4_dpt VCC " "Pin \"seg7_4_dpt\" is stuck at VCC" {  } { { "snake_top.v" "" { Text "D:/willy/7-segment-snake/snake_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712115678205 "|snake_top|seg7_4_dpt"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_3\[1\] VCC " "Pin \"seg7_3\[1\]\" is stuck at VCC" {  } { { "snake_top.v" "" { Text "D:/willy/7-segment-snake/snake_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712115678205 "|snake_top|seg7_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_3\[2\] VCC " "Pin \"seg7_3\[2\]\" is stuck at VCC" {  } { { "snake_top.v" "" { Text "D:/willy/7-segment-snake/snake_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712115678205 "|snake_top|seg7_3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_3\[4\] VCC " "Pin \"seg7_3\[4\]\" is stuck at VCC" {  } { { "snake_top.v" "" { Text "D:/willy/7-segment-snake/snake_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712115678205 "|snake_top|seg7_3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_3\[5\] VCC " "Pin \"seg7_3\[5\]\" is stuck at VCC" {  } { { "snake_top.v" "" { Text "D:/willy/7-segment-snake/snake_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712115678205 "|snake_top|seg7_3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_3_dpt VCC " "Pin \"seg7_3_dpt\" is stuck at VCC" {  } { { "snake_top.v" "" { Text "D:/willy/7-segment-snake/snake_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712115678205 "|snake_top|seg7_3_dpt"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_2\[4\] VCC " "Pin \"seg7_2\[4\]\" is stuck at VCC" {  } { { "snake_top.v" "" { Text "D:/willy/7-segment-snake/snake_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712115678205 "|snake_top|seg7_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_2\[5\] VCC " "Pin \"seg7_2\[5\]\" is stuck at VCC" {  } { { "snake_top.v" "" { Text "D:/willy/7-segment-snake/snake_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712115678205 "|snake_top|seg7_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_2_dpt VCC " "Pin \"seg7_2_dpt\" is stuck at VCC" {  } { { "snake_top.v" "" { Text "D:/willy/7-segment-snake/snake_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712115678205 "|snake_top|seg7_2_dpt"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_0_dpt VCC " "Pin \"seg7_0_dpt\" is stuck at VCC" {  } { { "snake_top.v" "" { Text "D:/willy/7-segment-snake/snake_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712115678205 "|snake_top|seg7_0_dpt"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712115678205 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712115678252 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712115678611 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712115678611 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "164 " "Implemented 164 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712115678627 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712115678627 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712115678627 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712115678627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712115678642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 11:41:18 2024 " "Processing ended: Wed Apr 03 11:41:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712115678642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712115678642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712115678642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712115678642 ""}
