# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"sync_testbench_time_impl.v" \
"../../../../../async_fifo.srcs/sim_1/new/sync_testbench.v" \

# Do not sort compile order
nosort
