#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000bd2b00 .scope module, "CPUTester1" "CPUTester1" 2 6;
 .timescale 0 0;
v000000000267e960_0 .var "clk", 0 0;
v000000000267e0a0_0 .var/i "f", 31 0;
v000000000267ef00_0 .var/i "index", 31 0;
v000000000267d6a0_0 .var/i "memoryFile", 31 0;
v000000000267ee60_0 .var "reset", 0 0;
S_0000000000b7d780 .scope module, "CPU_Test1" "mipsCPUData1" 2 13, 3 1 0, S_0000000000bd2b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v000000000267bf50_0 .net "MOC", 0 0, v00000000026777e0_0;  1 drivers
v000000000267b2d0_0 .net *"_s11", 3 0, L_000000000267de20;  1 drivers
v000000000267b730_0 .net "aluB", 31 0, v00000000025f2540_0;  1 drivers
v000000000267b370_0 .net "aluCode", 5 0, v0000000002676f20_0;  1 drivers
v000000000267c1d0_0 .net "aluOut", 31 0, v0000000002679930_0;  1 drivers
v000000000267cc70_0 .net "aluSource", 1 0, v0000000002677240_0;  1 drivers
v000000000267c310_0 .net "andOut", 0 0, v000000000267b230_0;  1 drivers
v000000000267c4f0_0 .net "branch", 0 0, v00000000026765c0_0;  1 drivers
v000000000267c590_0 .net "branchAddOut", 31 0, v0000000002679570_0;  1 drivers
v000000000267cf90_0 .net "branchSelect", 31 0, v0000000002677a60_0;  1 drivers
v000000000267bff0_0 .net "byte", 0 0, v0000000002677e20_0;  1 drivers
v000000000267ba50_0 .net "clk", 0 0, v000000000267e960_0;  1 drivers
v000000000267c6d0_0 .net "func", 5 0, v0000000002678210_0;  1 drivers
v000000000267b5f0_0 .net "immediate", 0 0, v0000000002676480_0;  1 drivers
v000000000267c770_0 .net "instruction", 31 0, v0000000002677060_0;  1 drivers
v000000000267cd10_0 .net "irLoad", 0 0, v0000000002676840_0;  1 drivers
v000000000267b410_0 .net "jump", 0 0, v0000000002676980_0;  1 drivers
v000000000267c090_0 .net "jumpMuxOut", 31 0, v0000000002676ac0_0;  1 drivers
v000000000267c950_0 .net "marInput", 31 0, v000000000267bcd0_0;  1 drivers
v000000000267c810_0 .net "marLoad", 0 0, v0000000002677ec0_0;  1 drivers
v000000000267baf0_0 .net "mdrData", 31 0, v00000000026774c0_0;  1 drivers
v000000000267ce50_0 .net "mdrIn", 31 0, v000000000267cb30_0;  1 drivers
v000000000267c8b0_0 .net "mdrLoad", 0 0, v0000000002676e80_0;  1 drivers
v000000000267c9f0_0 .net "mdrSource", 0 0, v0000000002677560_0;  1 drivers
v000000000267b870_0 .net "memAdress", 31 0, v0000000002676d40_0;  1 drivers
v000000000267cef0_0 .net "memData", 31 0, v0000000002679390_0;  1 drivers
v000000000267b0f0_0 .net "memEnable", 0 0, v00000000026768e0_0;  1 drivers
v000000000267b550_0 .net "next", 31 0, v0000000002679430_0;  1 drivers
v000000000267b690_0 .net "npcLoad", 0 0, v00000000026762a0_0;  1 drivers
v000000000267b7d0_0 .net "pcAdd4", 31 0, L_00000000026d7c70;  1 drivers
v000000000267eaa0_0 .net "pcLoad", 0 0, v0000000002677f60_0;  1 drivers
v000000000267d240_0 .net "pcOut", 31 0, v0000000002678e90_0;  1 drivers
v000000000267d920_0 .net "pcSelect", 0 0, v0000000002676340_0;  1 drivers
v000000000267e5a0_0 .net "regMuxOut", 4 0, v0000000002678530_0;  1 drivers
v000000000267e1e0_0 .net "regOutA", 31 0, v0000000002678670_0;  1 drivers
v000000000267e280_0 .net "regOutB", 31 0, v0000000002678d50_0;  1 drivers
v000000000267e640_0 .net "regWrite", 0 0, v0000000002676520_0;  1 drivers
v000000000267d2e0_0 .net "reset", 0 0, v000000000267ee60_0;  1 drivers
v000000000267d7e0_0 .net "rfSource", 0 0, v0000000002677600_0;  1 drivers
v000000000267e320_0 .net "rw", 0 0, v00000000026760c0_0;  1 drivers
v000000000267eb40_0 .net "shftLeft28Out", 27 0, v000000000267cdb0_0;  1 drivers
v000000000267e500_0 .net "shftLeftOut", 31 0, v000000000267c3b0_0;  1 drivers
v000000000267e6e0_0 .net "signExtOut", 31 0, v000000000267cbd0_0;  1 drivers
v000000000267d740_0 .net "unSign", 0 0, v0000000002676700_0;  1 drivers
v000000000267e3c0_0 .net "zFlag", 0 0, v0000000002678710_0;  1 drivers
L_000000000267da60 .part v0000000002677060_0, 26, 6;
L_000000000267dba0 .part v0000000002677060_0, 0, 6;
L_000000000267dc40 .part v0000000002677060_0, 16, 5;
L_000000000267dd80 .part v0000000002677060_0, 11, 5;
L_000000000267de20 .part L_00000000026d7c70, 28, 4;
L_000000000267dec0 .concat [ 28 4 0 0], v000000000267cdb0_0, L_000000000267de20;
L_000000000267df60 .part v0000000002677060_0, 21, 5;
L_000000000267e000 .part v0000000002677060_0, 16, 5;
L_000000000267e140 .part v0000000002677060_0, 0, 16;
L_00000000026d83f0 .part v0000000002677060_0, 0, 26;
S_0000000000b7d900 .scope module, "ALU_Mux" "mux4inputs" 3 94, 4 47 0, S_0000000000b7d780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
    .port_info 4 /INPUT 32 "two"
    .port_info 5 /INPUT 32 "three"
v00000000025f2400_0 .net "one", 31 0, v000000000267cbd0_0;  alias, 1 drivers
v00000000025f2540_0 .var "result", 31 0;
v00000000026763e0_0 .net "s", 1 0, v0000000002677240_0;  alias, 1 drivers
L_000000000267f0c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002677b00_0 .net "three", 31 0, L_000000000267f0c8;  1 drivers
v0000000002676de0_0 .net "two", 31 0, v00000000026774c0_0;  alias, 1 drivers
v0000000002676160_0 .net "zero", 31 0, v0000000002678d50_0;  alias, 1 drivers
E_0000000002607b10/0 .event edge, v00000000026763e0_0, v0000000002676160_0, v00000000025f2400_0, v0000000002676de0_0;
E_0000000002607b10/1 .event edge, v0000000002677b00_0;
E_0000000002607b10 .event/or E_0000000002607b10/0, E_0000000002607b10/1;
S_0000000000b29c30 .scope module, "Branch_Mux" "mux32" 3 96, 4 33 0, S_0000000000b7d780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002676200_0 .net "one", 31 0, v0000000002679570_0;  alias, 1 drivers
v0000000002677a60_0 .var "result", 31 0;
v0000000002677ba0_0 .net "s", 0 0, v000000000267b230_0;  alias, 1 drivers
v0000000002676a20_0 .net "zero", 31 0, L_00000000026d7c70;  alias, 1 drivers
E_00000000026046d0 .event edge, v0000000002677ba0_0, v0000000002676a20_0, v0000000002676200_0;
S_0000000000b29db0 .scope module, "Control_Unit" "control" 3 85, 5 1 0, S_0000000000b7d780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MOC"
    .port_info 3 /INPUT 6 "opCode"
    .port_info 4 /OUTPUT 1 "unSign"
    .port_info 5 /OUTPUT 1 "memEnable"
    .port_info 6 /OUTPUT 1 "irLoad"
    .port_info 7 /OUTPUT 1 "pcLoad"
    .port_info 8 /OUTPUT 1 "npcLoad"
    .port_info 9 /OUTPUT 1 "rfSource"
    .port_info 10 /OUTPUT 1 "regWrite"
    .port_info 11 /OUTPUT 1 "jump"
    .port_info 12 /OUTPUT 1 "branch"
    .port_info 13 /OUTPUT 1 "immediate"
    .port_info 14 /OUTPUT 1 "RW"
    .port_info 15 /OUTPUT 1 "byte"
    .port_info 16 /OUTPUT 1 "marLoad"
    .port_info 17 /OUTPUT 1 "mdrLoad"
    .port_info 18 /OUTPUT 1 "mdrSource"
    .port_info 19 /OUTPUT 1 "pcSelect"
    .port_info 20 /OUTPUT 2 "aluSrc"
    .port_info 21 /OUTPUT 6 "aluCode"
v0000000002677c40_0 .net "MOC", 0 0, v00000000026777e0_0;  alias, 1 drivers
v00000000026760c0_0 .var "RW", 0 0;
v0000000002676f20_0 .var "aluCode", 5 0;
v0000000002677240_0 .var "aluSrc", 1 0;
v00000000026765c0_0 .var "branch", 0 0;
v0000000002677e20_0 .var "byte", 0 0;
v00000000026772e0_0 .net "clk", 0 0, v000000000267e960_0;  alias, 1 drivers
v0000000002676480_0 .var "immediate", 0 0;
v0000000002676840_0 .var "irLoad", 0 0;
v0000000002676980_0 .var "jump", 0 0;
v0000000002677ec0_0 .var "marLoad", 0 0;
v0000000002676e80_0 .var "mdrLoad", 0 0;
v0000000002677560_0 .var "mdrSource", 0 0;
v00000000026768e0_0 .var "memEnable", 0 0;
v00000000026762a0_0 .var "npcLoad", 0 0;
v0000000002677ce0_0 .net "opCode", 5 0, L_000000000267da60;  1 drivers
v0000000002677f60_0 .var "pcLoad", 0 0;
v0000000002676340_0 .var "pcSelect", 0 0;
v0000000002676520_0 .var "regWrite", 0 0;
v0000000002676660_0 .net "reset", 0 0, v000000000267ee60_0;  alias, 1 drivers
v0000000002677600_0 .var "rfSource", 0 0;
v00000000026779c0_0 .var "state", 4 0;
v0000000002676700_0 .var "unSign", 0 0;
E_0000000002607250 .event posedge, v00000000026772e0_0;
S_0000000000b56f20 .scope module, "IR" "register" 3 79, 6 49 0, S_0000000000b7d780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002677d80_0 .net "clk", 0 0, v000000000267e960_0;  alias, 1 drivers
v00000000026776a0_0 .net "in", 31 0, v0000000002679390_0;  alias, 1 drivers
v0000000002677380_0 .net "load", 0 0, v0000000002676840_0;  alias, 1 drivers
v0000000002677060_0 .var "result", 31 0;
S_0000000000b9c060 .scope module, "Jump_Mux" "mux32" 3 97, 4 33 0, S_0000000000b7d780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000026767a0_0 .net "one", 31 0, L_000000000267dec0;  1 drivers
v0000000002676ac0_0 .var "result", 31 0;
v0000000002677740_0 .net "s", 0 0, v0000000002676980_0;  alias, 1 drivers
v0000000002677100_0 .net "zero", 31 0, v0000000002677a60_0;  alias, 1 drivers
E_0000000002607290 .event edge, v0000000002676980_0, v0000000002677a60_0, v00000000026767a0_0;
S_0000000000b9c1e0 .scope module, "MAR" "register" 3 76, 6 49 0, S_0000000000b7d780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002676b60_0 .net "clk", 0 0, v000000000267e960_0;  alias, 1 drivers
v0000000002676c00_0 .net "in", 31 0, v000000000267bcd0_0;  alias, 1 drivers
v0000000002676ca0_0 .net "load", 0 0, v0000000002677ec0_0;  alias, 1 drivers
v0000000002676d40_0 .var "result", 31 0;
S_0000000000b72b20 .scope module, "MDR" "register" 3 77, 6 49 0, S_0000000000b7d780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002676fc0_0 .net "clk", 0 0, v000000000267e960_0;  alias, 1 drivers
v00000000026771a0_0 .net "in", 31 0, v000000000267cb30_0;  alias, 1 drivers
v0000000002677420_0 .net "load", 0 0, v0000000002676e80_0;  alias, 1 drivers
v00000000026774c0_0 .var "result", 31 0;
S_0000000000b72ca0 .scope module, "Memory" "MemoryTest1" 3 107, 7 1 0, S_0000000000b7d780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v00000000026777e0_0 .var "MOC", 0 0;
v0000000002677880 .array "Mem", 511 0, 7 0;
v0000000002677920_0 .net "address", 31 0, v0000000002676d40_0;  alias, 1 drivers
v0000000002678ad0_0 .net "byte", 0 0, v0000000002677e20_0;  alias, 1 drivers
v0000000002679890_0 .net "dataIn", 31 0, v00000000026774c0_0;  alias, 1 drivers
v00000000026783f0_0 .net "memEnable", 0 0, v00000000026768e0_0;  alias, 1 drivers
v0000000002679390_0 .var "output_destination", 31 0;
v0000000002678990_0 .net "rw", 0 0, v00000000026760c0_0;  alias, 1 drivers
E_0000000002607710 .event posedge, v00000000026768e0_0;
S_0000000000b91820 .scope module, "NPC" "register" 3 78, 6 49 0, S_0000000000b7d780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002678df0_0 .net "clk", 0 0, v000000000267e960_0;  alias, 1 drivers
v0000000002679070_0 .net "in", 31 0, v0000000002676ac0_0;  alias, 1 drivers
v0000000002678850_0 .net "load", 0 0, v00000000026762a0_0;  alias, 1 drivers
v0000000002679430_0 .var "result", 31 0;
S_0000000000b919a0 .scope module, "Program_Counter" "ProgramCounter" 3 82, 5 335 0, S_0000000000b7d780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "Load"
v0000000002678c10_0 .net "Clk", 0 0, v000000000267e960_0;  alias, 1 drivers
v0000000002678f30_0 .net "Load", 0 0, v0000000002677f60_0;  alias, 1 drivers
v00000000026788f0_0 .net "PCNext", 31 0, v0000000002679430_0;  alias, 1 drivers
v0000000002678e90_0 .var "PCResult", 31 0;
v00000000026782b0_0 .net "Reset", 0 0, v000000000267ee60_0;  alias, 1 drivers
E_0000000002607850 .event posedge, v0000000002677f60_0;
S_0000000000b89fe0 .scope module, "Register_File" "RegisterFile" 3 101, 8 1 0, S_0000000000b7d780;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v0000000002678cb0_0 .net "A_Address", 4 0, L_000000000267df60;  1 drivers
v0000000002678670_0 .var "A_Data", 31 0;
v00000000026797f0_0 .net "B_Address", 4 0, L_000000000267e000;  1 drivers
v0000000002678d50_0 .var "B_Data", 31 0;
v0000000002679a70_0 .net "C_Address", 4 0, v0000000002678530_0;  alias, 1 drivers
v0000000002678fd0_0 .net "C_Data", 31 0, v000000000267cb30_0;  alias, 1 drivers
v0000000002679750_0 .net "Clk", 0 0, v000000000267e960_0;  alias, 1 drivers
v0000000002679110 .array "Registers", 31 0, 31 0;
v00000000026791b0_0 .net "Write", 0 0, v0000000002676520_0;  alias, 1 drivers
v0000000002679110_0 .array/port v0000000002679110, 0;
v0000000002679110_1 .array/port v0000000002679110, 1;
v0000000002679110_2 .array/port v0000000002679110, 2;
E_0000000002607210/0 .event edge, v0000000002678cb0_0, v0000000002679110_0, v0000000002679110_1, v0000000002679110_2;
v0000000002679110_3 .array/port v0000000002679110, 3;
v0000000002679110_4 .array/port v0000000002679110, 4;
v0000000002679110_5 .array/port v0000000002679110, 5;
v0000000002679110_6 .array/port v0000000002679110, 6;
E_0000000002607210/1 .event edge, v0000000002679110_3, v0000000002679110_4, v0000000002679110_5, v0000000002679110_6;
v0000000002679110_7 .array/port v0000000002679110, 7;
v0000000002679110_8 .array/port v0000000002679110, 8;
v0000000002679110_9 .array/port v0000000002679110, 9;
v0000000002679110_10 .array/port v0000000002679110, 10;
E_0000000002607210/2 .event edge, v0000000002679110_7, v0000000002679110_8, v0000000002679110_9, v0000000002679110_10;
v0000000002679110_11 .array/port v0000000002679110, 11;
v0000000002679110_12 .array/port v0000000002679110, 12;
v0000000002679110_13 .array/port v0000000002679110, 13;
v0000000002679110_14 .array/port v0000000002679110, 14;
E_0000000002607210/3 .event edge, v0000000002679110_11, v0000000002679110_12, v0000000002679110_13, v0000000002679110_14;
v0000000002679110_15 .array/port v0000000002679110, 15;
v0000000002679110_16 .array/port v0000000002679110, 16;
v0000000002679110_17 .array/port v0000000002679110, 17;
v0000000002679110_18 .array/port v0000000002679110, 18;
E_0000000002607210/4 .event edge, v0000000002679110_15, v0000000002679110_16, v0000000002679110_17, v0000000002679110_18;
v0000000002679110_19 .array/port v0000000002679110, 19;
v0000000002679110_20 .array/port v0000000002679110, 20;
v0000000002679110_21 .array/port v0000000002679110, 21;
v0000000002679110_22 .array/port v0000000002679110, 22;
E_0000000002607210/5 .event edge, v0000000002679110_19, v0000000002679110_20, v0000000002679110_21, v0000000002679110_22;
v0000000002679110_23 .array/port v0000000002679110, 23;
v0000000002679110_24 .array/port v0000000002679110, 24;
v0000000002679110_25 .array/port v0000000002679110, 25;
v0000000002679110_26 .array/port v0000000002679110, 26;
E_0000000002607210/6 .event edge, v0000000002679110_23, v0000000002679110_24, v0000000002679110_25, v0000000002679110_26;
v0000000002679110_27 .array/port v0000000002679110, 27;
v0000000002679110_28 .array/port v0000000002679110, 28;
v0000000002679110_29 .array/port v0000000002679110, 29;
v0000000002679110_30 .array/port v0000000002679110, 30;
E_0000000002607210/7 .event edge, v0000000002679110_27, v0000000002679110_28, v0000000002679110_29, v0000000002679110_30;
v0000000002679110_31 .array/port v0000000002679110, 31;
E_0000000002607210/8 .event edge, v0000000002679110_31, v00000000026797f0_0;
E_0000000002607210 .event/or E_0000000002607210/0, E_0000000002607210/1, E_0000000002607210/2, E_0000000002607210/3, E_0000000002607210/4, E_0000000002607210/5, E_0000000002607210/6, E_0000000002607210/7, E_0000000002607210/8;
E_00000000026070d0 .event posedge, v0000000002676520_0;
S_0000000000b84bb0 .scope module, "Register_Mux" "mux4" 3 92, 4 13 0, S_0000000000b7d780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v00000000026796b0_0 .net "one", 4 0, L_000000000267dd80;  1 drivers
v0000000002678530_0 .var "result", 4 0;
v0000000002678a30_0 .net "s", 0 0, v0000000002677600_0;  alias, 1 drivers
v0000000002678490_0 .net "zero", 4 0, L_000000000267dc40;  1 drivers
E_0000000002607810 .event edge, v0000000002677600_0, v0000000002678490_0, v00000000026796b0_0;
S_000000000267a560 .scope module, "addFour" "addplus4" 3 114, 6 3 0, S_0000000000b7d780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_000000000267f110 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002678b70_0 .net/2u *"_s0", 31 0, L_000000000267f110;  1 drivers
v0000000002679250_0 .net "pc", 31 0, v0000000002678e90_0;  alias, 1 drivers
v00000000026792f0_0 .net "result", 31 0, L_00000000026d7c70;  alias, 1 drivers
L_00000000026d7c70 .arith/sum 32, v0000000002678e90_0, L_000000000267f110;
S_000000000267a9e0 .scope module, "adder" "adder" 3 115, 6 7 0, S_0000000000b7d780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v00000000026794d0_0 .net "entry0", 31 0, v000000000267c3b0_0;  alias, 1 drivers
v0000000002679610_0 .net "entry1", 31 0, v0000000002678e90_0;  alias, 1 drivers
v0000000002679570_0 .var "result", 31 0;
E_00000000026078d0 .event edge, v00000000026794d0_0, v0000000002678e90_0;
S_000000000267a6e0 .scope module, "alu" "ALU" 3 104, 9 1 0, S_0000000000b7d780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "condition"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
v0000000002679930_0 .var "Result", 31 0;
v0000000002679b10_0 .net "a", 31 0, v0000000002678670_0;  alias, 1 drivers
v00000000026799d0_0 .net "b", 31 0, v00000000025f2540_0;  alias, 1 drivers
v0000000002679bb0_0 .var "carryFlag", 0 0;
v0000000002678710_0 .var "condition", 0 0;
v0000000002679c50_0 .var/i "counter", 31 0;
v00000000026785d0_0 .var/i "index", 31 0;
v0000000002679cf0_0 .var "negativeFlag", 0 0;
v0000000002679d90_0 .net "operation", 5 0, v0000000002678210_0;  alias, 1 drivers
v0000000002679e30_0 .var "overFlowFlag", 0 0;
v0000000002679ed0_0 .var "tempVar", 31 0;
v0000000002679f70_0 .var/i "var", 31 0;
v00000000026780d0_0 .var "zeroFlag", 0 0;
E_0000000002607910 .event edge, v0000000002679d90_0, v00000000025f2540_0, v0000000002678670_0;
S_000000000267a0e0 .scope module, "funcMux" "mux6" 3 91, 4 23 0, S_0000000000b7d780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 6 "zero"
    .port_info 3 /INPUT 6 "one"
v0000000002678170_0 .net "one", 5 0, v0000000002676f20_0;  alias, 1 drivers
v0000000002678210_0 .var "result", 5 0;
v0000000002678350_0 .net "s", 0 0, v0000000002676480_0;  alias, 1 drivers
v00000000026787b0_0 .net "zero", 5 0, L_000000000267dba0;  1 drivers
E_0000000002607a90 .event edge, v0000000002676480_0, v00000000026787b0_0, v0000000002676f20_0;
S_000000000267a3e0 .scope module, "mdrMux" "mux32" 3 95, 4 33 0, S_0000000000b7d780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000267bc30_0 .net "one", 31 0, v0000000002679930_0;  alias, 1 drivers
v000000000267cb30_0 .var "result", 31 0;
v000000000267c630_0 .net "s", 0 0, v0000000002677560_0;  alias, 1 drivers
v000000000267bd70_0 .net "zero", 31 0, v0000000002679390_0;  alias, 1 drivers
E_0000000002607150 .event edge, v0000000002677560_0, v00000000026776a0_0, v0000000002679930_0;
S_000000000267ace0 .scope module, "pcMux" "mux32" 3 90, 4 33 0, S_0000000000b7d780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000267b910_0 .net "one", 31 0, v0000000002678e90_0;  alias, 1 drivers
v000000000267bcd0_0 .var "result", 31 0;
v000000000267ca90_0 .net "s", 0 0, v0000000002676340_0;  alias, 1 drivers
v000000000267c130_0 .net "zero", 31 0, v0000000002679930_0;  alias, 1 drivers
E_0000000002607cd0 .event edge, v0000000002676340_0, v0000000002679930_0, v0000000002678e90_0;
S_000000000267ae60 .scope module, "shftJump" "shftLeft28" 3 112, 6 19 0, S_0000000000b7d780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v000000000267b190_0 .net "in", 25 0, L_00000000026d83f0;  1 drivers
v000000000267cdb0_0 .var "result", 27 0;
E_0000000002607050 .event edge, v000000000267b190_0;
S_000000000267ab60 .scope module, "shftLeft" "shftLeft" 3 113, 6 41 0, S_0000000000b7d780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v000000000267c270_0 .net "in", 31 0, v000000000267cbd0_0;  alias, 1 drivers
v000000000267c3b0_0 .var "result", 31 0;
E_0000000002607b50 .event edge, v00000000025f2400_0;
S_000000000267a860 .scope module, "signExt" "signExtender" 3 111, 6 26 0, S_0000000000b7d780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v000000000267c450_0 .net "ins", 15 0, L_000000000267e140;  1 drivers
v000000000267cbd0_0 .var "result", 31 0;
v000000000267bb90_0 .var "tempOnes", 15 0;
v000000000267b9b0_0 .var "tempZero", 15 0;
v000000000267be10_0 .net "unSign", 0 0, v0000000002676700_0;  alias, 1 drivers
E_00000000026079d0 .event edge, v000000000267c450_0;
S_000000000267a260 .scope module, "simpleAND" "AND" 3 116, 6 13 0, S_0000000000b7d780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "condition"
v000000000267beb0_0 .net "branch", 0 0, v00000000026765c0_0;  alias, 1 drivers
v000000000267b4b0_0 .net "condition", 0 0, v0000000002678710_0;  alias, 1 drivers
v000000000267b230_0 .var "result", 0 0;
E_0000000002607390 .event edge, v00000000026765c0_0, v0000000002678710_0;
S_0000000002616940 .scope module, "MemoryTest2" "MemoryTest2" 7 61;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v000000000267edc0_0 .var "MOC", 0 0;
v000000000267e460 .array "Mem", 511 0, 7 0;
o00000000026267e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000000000267e780_0 .net "address", 31 0, o00000000026267e8;  0 drivers
o0000000002626818 .functor BUFZ 1, C4<z>; HiZ drive
v000000000267d600_0 .net "byte", 0 0, o0000000002626818;  0 drivers
o0000000002626848 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000000000267e820_0 .net "dataIn", 31 0, o0000000002626848;  0 drivers
o0000000002626878 .functor BUFZ 1, C4<z>; HiZ drive
v000000000267e8c0_0 .net "memEnable", 0 0, o0000000002626878;  0 drivers
v000000000267ebe0_0 .var "output_destination", 31 0;
o00000000026268d8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000267d880_0 .net "rw", 0 0, o00000000026268d8;  0 drivers
E_0000000002607a10 .event posedge, v000000000267e8c0_0;
S_0000000000b76340 .scope module, "MemoryTest3" "MemoryTest3" 7 121;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v000000000267ea00_0 .var "MOC", 0 0;
v000000000267ec80 .array "Mem", 511 0, 7 0;
o0000000002626a88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000000000267ed20_0 .net "address", 31 0, o0000000002626a88;  0 drivers
o0000000002626ab8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000267efa0_0 .net "byte", 0 0, o0000000002626ab8;  0 drivers
o0000000002626ae8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000000000267d100_0 .net "dataIn", 31 0, o0000000002626ae8;  0 drivers
o0000000002626b18 .functor BUFZ 1, C4<z>; HiZ drive
v000000000267d1a0_0 .net "memEnable", 0 0, o0000000002626b18;  0 drivers
v000000000267dce0_0 .var "output_destination", 31 0;
o0000000002626b78 .functor BUFZ 1, C4<z>; HiZ drive
v000000000267d380_0 .net "rw", 0 0, o0000000002626b78;  0 drivers
E_0000000002604550 .event posedge, v000000000267d1a0_0;
S_0000000000b764c0 .scope module, "muxA" "muxA" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
    .port_info 4 /INPUT 5 "two"
o0000000002626cf8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000000000267d420_0 .net "one", 4 0, o0000000002626cf8;  0 drivers
v000000000267d4c0_0 .var "result", 4 0;
o0000000002626d58 .functor BUFZ 2, C4<zz>; HiZ drive
v000000000267db00_0 .net "s", 1 0, o0000000002626d58;  0 drivers
o0000000002626d88 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000000000267d560_0 .net "two", 4 0, o0000000002626d88;  0 drivers
o0000000002626db8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000000000267d9c0_0 .net "zero", 4 0, o0000000002626db8;  0 drivers
E_0000000002604b90 .event edge, v000000000267db00_0, v000000000267d9c0_0, v000000000267d420_0, v000000000267d560_0;
    .scope S_0000000000b9c1e0;
T_0 ;
    %wait E_0000000002607250;
    %load/vec4 v0000000002676ca0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000000002676c00_0;
    %store/vec4 v0000000002676d40_0, 0, 32;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000b72b20;
T_1 ;
    %wait E_0000000002607250;
    %load/vec4 v0000000002677420_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v00000000026771a0_0;
    %store/vec4 v00000000026774c0_0, 0, 32;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000b91820;
T_2 ;
    %wait E_0000000002607250;
    %load/vec4 v0000000002678850_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000000002679070_0;
    %store/vec4 v0000000002679430_0, 0, 32;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000b56f20;
T_3 ;
    %wait E_0000000002607250;
    %load/vec4 v0000000002677380_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v00000000026776a0_0;
    %store/vec4 v0000000002677060_0, 0, 32;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000b919a0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002678e90_0, 0;
    %end;
    .thread T_4;
    .scope S_0000000000b919a0;
T_5 ;
    %wait E_0000000002607850;
    %load/vec4 v00000000026782b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002678e90_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000000026788f0_0;
    %cassign/vec4 v0000000002678e90_0;
    %cassign/link v0000000002678e90_0, v00000000026788f0_0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000b29db0;
T_6 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %end;
    .thread T_6;
    .scope S_0000000000b29db0;
T_7 ;
    %wait E_0000000002607250;
    %load/vec4 v00000000026779c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %jmp T_7.16;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002677e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002677f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026762a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002676340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002676700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026768e0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002677240_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002676480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002676840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002677f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026762a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002677600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002676520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002676980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026760c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002677ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002676e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002677560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026765c0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %jmp T_7.16;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002676340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002677ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026762a0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %jmp T_7.16;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026762a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002677ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002677e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000026768e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000026762a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002677f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026760c0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %jmp T_7.16;
T_7.3 ;
    %load/vec4 v0000000002677c40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026762a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002677f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026768e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002676840_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000000026779c0_0, 0, 5;
T_7.17 ;
    %jmp T_7.16;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002677ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026760c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002676520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002677560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002676840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002676480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002676340_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002677240_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000000002676f20_0, 0, 6;
    %load/vec4 v0000000002677ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %jmp T_7.34;
T_7.19 ;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %jmp T_7.34;
T_7.20 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000000002676f20_0, 0, 6;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %jmp T_7.34;
T_7.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002676700_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0000000002676f20_0, 0, 6;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %jmp T_7.34;
T_7.22 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0000000002676f20_0, 0, 6;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %jmp T_7.34;
T_7.23 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0000000002676f20_0, 0, 6;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %jmp T_7.34;
T_7.24 ;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %jmp T_7.34;
T_7.25 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002676f20_0, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %jmp T_7.34;
T_7.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002677e20_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %jmp T_7.34;
T_7.27 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002676f20_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %jmp T_7.34;
T_7.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002677e20_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002676f20_0, 0;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %jmp T_7.34;
T_7.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002676700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002677e20_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v0000000002676f20_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %jmp T_7.34;
T_7.30 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0000000002676f20_0, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %jmp T_7.34;
T_7.31 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %jmp T_7.34;
T_7.32 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %jmp T_7.34;
T_7.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002676700_0, 0, 1;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0000000002676f20_0, 0, 6;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %jmp T_7.34;
T_7.34 ;
    %pop/vec4 1;
    %jmp T_7.16;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026768e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002677600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002676980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026765c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002676480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026760c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002676e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002677560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002676340_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002677240_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002677ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002676520_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %jmp T_7.16;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026768e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002677600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002676980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026765c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002676480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026760c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002677ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002677560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002676340_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000002677240_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002676e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002676520_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000026779c0_0, 0, 5;
    %jmp T_7.16;
T_7.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000002677240_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002676f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002676480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002677ec0_0, 0, 1;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %jmp T_7.16;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002677ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000026768e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026760c0_0, 0, 1;
    %load/vec4 v0000000002677c40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.35, 4;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
T_7.35 ;
    %jmp T_7.16;
T_7.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002676e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026768e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002677560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002676520_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000026779c0_0, 0, 5;
    %jmp T_7.16;
T_7.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000002677240_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002676f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002676480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002677ec0_0, 0, 1;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %jmp T_7.16;
T_7.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002677ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002677560_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002677240_0, 0;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v0000000002676f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002676480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002676e80_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %jmp T_7.16;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002676e80_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000000002676f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000026768e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000026760c0_0, 0, 1;
    %load/vec4 v0000000002677c40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.37, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026768e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002677e20_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
T_7.37 ;
    %jmp T_7.16;
T_7.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002676980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000026762a0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026768e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002677600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002676520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002676980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026765c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002676480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026760c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002677ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002676e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002677560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002676340_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002677240_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002676700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002676480_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000002677240_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000026765c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000026762a0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000026779c0_0, 0;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000267ace0;
T_8 ;
    %wait E_0000000002607cd0;
    %load/vec4 v000000000267ca90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v000000000267c130_0;
    %store/vec4 v000000000267bcd0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000000000267b910_0;
    %store/vec4 v000000000267bcd0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000267a0e0;
T_9 ;
    %wait E_0000000002607a90;
    %load/vec4 v0000000002678350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v00000000026787b0_0;
    %store/vec4 v0000000002678210_0, 0, 6;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000002678170_0;
    %store/vec4 v0000000002678210_0, 0, 6;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000000b84bb0;
T_10 ;
    %wait E_0000000002607810;
    %load/vec4 v0000000002678a30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0000000002678490_0;
    %store/vec4 v0000000002678530_0, 0, 5;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000000026796b0_0;
    %store/vec4 v0000000002678530_0, 0, 5;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000b7d900;
T_11 ;
    %wait E_0000000002607b10;
    %load/vec4 v00000000026763e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %load/vec4 v0000000002676160_0;
    %store/vec4 v00000000025f2540_0, 0, 32;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v0000000002676160_0;
    %store/vec4 v00000000025f2540_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v00000000025f2400_0;
    %store/vec4 v00000000025f2540_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v0000000002676de0_0;
    %store/vec4 v00000000025f2540_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v0000000002677b00_0;
    %store/vec4 v00000000025f2540_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000000000267a3e0;
T_12 ;
    %wait E_0000000002607150;
    %load/vec4 v000000000267c630_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v000000000267bd70_0;
    %store/vec4 v000000000267cb30_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000000000267bc30_0;
    %store/vec4 v000000000267cb30_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000b29c30;
T_13 ;
    %wait E_00000000026046d0;
    %load/vec4 v0000000002677ba0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0000000002676a20_0;
    %store/vec4 v0000000002677a60_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000000002676200_0;
    %store/vec4 v0000000002677a60_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000b9c060;
T_14 ;
    %wait E_0000000002607290;
    %load/vec4 v0000000002677740_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0000000002677100_0;
    %store/vec4 v0000000002676ac0_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000000026767a0_0;
    %store/vec4 v0000000002676ac0_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000b89fe0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
    %end;
    .thread T_15;
    .scope S_0000000000b89fe0;
T_16 ;
    %wait E_00000000026070d0;
    %load/vec4 v0000000002679a70_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000000002678fd0_0;
    %load/vec4 v0000000002679a70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679110, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000000b89fe0;
T_17 ;
    %wait E_0000000002607210;
    %load/vec4 v0000000002678cb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002679110, 4;
    %assign/vec4 v0000000002678670_0, 0;
    %load/vec4 v00000000026797f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002679110, 4;
    %assign/vec4 v0000000002678d50_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000000000267a6e0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002678710_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_000000000267a6e0;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002679c50_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_000000000267a6e0;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002679f70_0, 0, 32;
    %end;
    .thread T_20;
    .scope S_000000000267a6e0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026780d0_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_000000000267a6e0;
T_22 ;
    %wait E_0000000002607910;
    %load/vec4 v0000000002679d90_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_22.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_22.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_22.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_22.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_22.17, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_22.18, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_22.19, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_22.20, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_22.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_22.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_22.23, 6;
    %jmp T_22.24;
T_22.0 ;
    %load/vec4 v0000000002679b10_0;
    %load/vec4 v00000000026799d0_0;
    %cmp/e;
    %jmp/0xz  T_22.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000026780d0_0, 0, 1;
    %jmp T_22.26;
T_22.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026780d0_0, 0, 1;
T_22.26 ;
    %jmp T_22.24;
T_22.1 ;
    %load/vec4 v0000000002679b10_0;
    %load/vec4 v00000000026799d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_22.27, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_22.28, 8;
T_22.27 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_22.28, 8;
 ; End of false expr.
    %blend;
T_22.28;
    %store/vec4 v0000000002679930_0, 0, 32;
    %load/vec4 v0000000002679930_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_22.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.30, 8;
T_22.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.30, 8;
 ; End of false expr.
    %blend;
T_22.30;
    %store/vec4 v00000000026780d0_0, 0, 1;
    %load/vec4 v0000000002679930_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_22.31, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_22.32, 8;
T_22.31 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_22.32, 8;
 ; End of false expr.
    %blend;
T_22.32;
    %pad/s 1;
    %store/vec4 v0000000002679cf0_0, 0, 1;
    %jmp T_22.24;
T_22.2 ;
    %load/vec4 v00000000026799d0_0;
    %load/vec4 v0000000002679b10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_22.33, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_22.34, 8;
T_22.33 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_22.34, 8;
 ; End of false expr.
    %blend;
T_22.34;
    %store/vec4 v0000000002679930_0, 0, 32;
    %load/vec4 v0000000002679930_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_22.35, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.36, 8;
T_22.35 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.36, 8;
 ; End of false expr.
    %blend;
T_22.36;
    %store/vec4 v00000000026780d0_0, 0, 1;
    %load/vec4 v0000000002679930_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_22.37, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_22.38, 8;
T_22.37 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_22.38, 8;
 ; End of false expr.
    %blend;
T_22.38;
    %pad/s 1;
    %store/vec4 v0000000002679cf0_0, 0, 1;
    %load/vec4 v00000000026780d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002679cf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_22.39, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_22.40, 8;
T_22.39 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_22.40, 8;
 ; End of false expr.
    %blend;
T_22.40;
    %pad/s 1;
    %store/vec4 v0000000002678710_0, 0, 1;
    %jmp T_22.24;
T_22.3 ;
    %load/vec4 v0000000002679b10_0;
    %store/vec4 v0000000002679930_0, 0, 32;
    %jmp T_22.24;
T_22.4 ;
    %load/vec4 v00000000026799d0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_22.41, 4;
    %load/vec4 v0000000002679b10_0;
    %store/vec4 v0000000002679930_0, 0, 32;
T_22.41 ;
    %jmp T_22.24;
T_22.5 ;
    %load/vec4 v00000000026799d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.43, 4;
    %load/vec4 v0000000002679b10_0;
    %store/vec4 v0000000002679930_0, 0, 32;
T_22.43 ;
    %jmp T_22.24;
T_22.6 ;
    %load/vec4 v0000000002679b10_0;
    %load/vec4 v00000000026799d0_0;
    %and;
    %store/vec4 v0000000002679930_0, 0, 32;
    %jmp T_22.24;
T_22.7 ;
    %load/vec4 v0000000002679b10_0;
    %load/vec4 v00000000026799d0_0;
    %or;
    %store/vec4 v0000000002679930_0, 0, 32;
    %jmp T_22.24;
T_22.8 ;
    %load/vec4 v0000000002679b10_0;
    %load/vec4 v00000000026799d0_0;
    %xor;
    %store/vec4 v0000000002679930_0, 0, 32;
    %jmp T_22.24;
T_22.9 ;
    %load/vec4 v0000000002679b10_0;
    %load/vec4 v00000000026799d0_0;
    %or;
    %inv;
    %store/vec4 v0000000002679930_0, 0, 32;
    %jmp T_22.24;
T_22.10 ;
    %load/vec4 v0000000002679b10_0;
    %pad/u 33;
    %load/vec4 v00000000026799d0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0000000002679930_0, 0, 32;
    %store/vec4 v0000000002679bb0_0, 0, 1;
    %load/vec4 v0000000002679b10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000026799d0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_22.45, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_22.46, 8;
T_22.45 ; End of true expr.
    %load/vec4 v00000000026799d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002679930_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_22.47, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_22.48, 9;
T_22.47 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_22.48, 9;
 ; End of false expr.
    %blend;
T_22.48;
    %jmp/0 T_22.46, 8;
 ; End of false expr.
    %blend;
T_22.46;
    %pad/s 1;
    %store/vec4 v0000000002679e30_0, 0, 1;
    %jmp T_22.24;
T_22.11 ;
    %load/vec4 v0000000002679b10_0;
    %pad/u 33;
    %load/vec4 v00000000026799d0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0000000002679930_0, 0, 32;
    %store/vec4 v0000000002679bb0_0, 0, 1;
    %load/vec4 v0000000002679b10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000026799d0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_22.49, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_22.50, 8;
T_22.49 ; End of true expr.
    %load/vec4 v00000000026799d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002679930_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_22.51, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_22.52, 9;
T_22.51 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_22.52, 9;
 ; End of false expr.
    %blend;
T_22.52;
    %jmp/0 T_22.50, 8;
 ; End of false expr.
    %blend;
T_22.50;
    %pad/s 1;
    %store/vec4 v0000000002679e30_0, 0, 1;
    %jmp T_22.24;
T_22.12 ;
    %load/vec4 v0000000002679b10_0;
    %load/vec4 v00000000026799d0_0;
    %add;
    %store/vec4 v0000000002679930_0, 0, 32;
    %load/vec4 v0000000002679b10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000026799d0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_22.53, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_22.54, 8;
T_22.53 ; End of true expr.
    %load/vec4 v00000000026799d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002679930_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_22.55, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_22.56, 9;
T_22.55 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_22.56, 9;
 ; End of false expr.
    %blend;
T_22.56;
    %jmp/0 T_22.54, 8;
 ; End of false expr.
    %blend;
T_22.54;
    %pad/s 1;
    %store/vec4 v0000000002679e30_0, 0, 1;
    %load/vec4 v0000000002679930_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_22.57, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_22.58, 8;
T_22.57 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_22.58, 8;
 ; End of false expr.
    %blend;
T_22.58;
    %pad/s 1;
    %store/vec4 v0000000002679cf0_0, 0, 1;
    %load/vec4 v0000000002679930_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_22.59, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.60, 8;
T_22.59 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.60, 8;
 ; End of false expr.
    %blend;
T_22.60;
    %store/vec4 v00000000026780d0_0, 0, 1;
    %jmp T_22.24;
T_22.13 ;
    %load/vec4 v00000000026799d0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000002679ed0_0, 0, 32;
    %load/vec4 v0000000002679b10_0;
    %load/vec4 v0000000002679ed0_0;
    %add;
    %store/vec4 v0000000002679930_0, 0, 32;
    %load/vec4 v0000000002679b10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002679ed0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_22.61, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_22.62, 8;
T_22.61 ; End of true expr.
    %load/vec4 v0000000002679ed0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002679930_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_22.63, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_22.64, 9;
T_22.63 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_22.64, 9;
 ; End of false expr.
    %blend;
T_22.64;
    %jmp/0 T_22.62, 8;
 ; End of false expr.
    %blend;
T_22.62;
    %pad/s 1;
    %store/vec4 v0000000002679e30_0, 0, 1;
    %load/vec4 v0000000002679930_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_22.65, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_22.66, 8;
T_22.65 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_22.66, 8;
 ; End of false expr.
    %blend;
T_22.66;
    %pad/s 1;
    %store/vec4 v0000000002679cf0_0, 0, 1;
    %load/vec4 v0000000002679930_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_22.67, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.68, 8;
T_22.67 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.68, 8;
 ; End of false expr.
    %blend;
T_22.68;
    %store/vec4 v00000000026780d0_0, 0, 1;
    %jmp T_22.24;
T_22.14 ;
    %load/vec4 v00000000026799d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002679930_0, 0, 32;
    %jmp T_22.24;
T_22.15 ;
    %load/vec4 v00000000026799d0_0;
    %ix/getv 4, v0000000002679b10_0;
    %shiftl 4;
    %store/vec4 v0000000002679930_0, 0, 32;
    %jmp T_22.24;
T_22.16 ;
    %load/vec4 v00000000026799d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002679930_0, 0, 32;
    %jmp T_22.24;
T_22.17 ;
    %load/vec4 v00000000026799d0_0;
    %ix/getv 4, v0000000002679b10_0;
    %shiftr 4;
    %store/vec4 v0000000002679930_0, 0, 32;
    %jmp T_22.24;
T_22.18 ;
    %load/vec4 v0000000002679b10_0;
    %load/vec4 v00000000026799d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.69, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002679930_0, 0, 32;
    %jmp T_22.70;
T_22.69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002679930_0, 0, 32;
T_22.70 ;
    %jmp T_22.24;
T_22.19 ;
    %load/vec4 v0000000002679b10_0;
    %load/vec4 v00000000026799d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.71, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002679930_0, 0, 32;
    %jmp T_22.72;
T_22.71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002679930_0, 0, 32;
T_22.72 ;
    %jmp T_22.24;
T_22.20 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000026785d0_0, 0, 32;
T_22.73 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000026785d0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_22.74, 5;
    %load/vec4 v0000000002679b10_0;
    %load/vec4 v00000000026785d0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_22.75, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002679f70_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000026785d0_0, 0, 32;
T_22.75 ;
    %load/vec4 v0000000002679f70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.77, 4;
    %load/vec4 v0000000002679c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002679c50_0, 0, 32;
T_22.77 ;
    %load/vec4 v00000000026785d0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000026785d0_0, 0, 32;
    %jmp T_22.73;
T_22.74 ;
    %load/vec4 v0000000002679c50_0;
    %store/vec4 v0000000002679930_0, 0, 32;
    %jmp T_22.24;
T_22.21 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000026785d0_0, 0, 32;
T_22.79 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000026785d0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_22.80, 5;
    %load/vec4 v0000000002679b10_0;
    %load/vec4 v00000000026785d0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.81, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002679f70_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000026785d0_0, 0, 32;
T_22.81 ;
    %load/vec4 v0000000002679f70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.83, 4;
    %load/vec4 v0000000002679c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002679c50_0, 0, 32;
T_22.83 ;
    %load/vec4 v00000000026785d0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000026785d0_0, 0, 32;
    %jmp T_22.79;
T_22.80 ;
    %load/vec4 v0000000002679c50_0;
    %store/vec4 v0000000002679930_0, 0, 32;
    %jmp T_22.24;
T_22.22 ;
    %load/vec4 v0000000002679b10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002679930_0, 0, 32;
    %jmp T_22.24;
T_22.23 ;
    %load/vec4 v0000000002679b10_0;
    %ix/getv 4, v00000000026799d0_0;
    %shiftr 4;
    %store/vec4 v0000000002679930_0, 0, 32;
    %jmp T_22.24;
T_22.24 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000000000b72ca0;
T_23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000026777e0_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0000000000b72ca0;
T_24 ;
    %vpi_call 7 15 "$readmemb", "Input/testcode_mips1.txt", v0000000002677880 {0 0 0};
    %vpi_call 7 16 "$display", "verify memory at 2: %b%b%b%b", &A<v0000000002677880, 0>, &A<v0000000002677880, 1>, &A<v0000000002677880, 2>, &A<v0000000002677880, 3> {0 0 0};
    %end;
    .thread T_24;
    .scope S_0000000000b72ca0;
T_25 ;
    %wait E_0000000002607710;
    %load/vec4 v0000000002678ad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0000000002678990_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000026777e0_0;
    %ix/getv 4, v0000000002677920_0;
    %load/vec4a v0000000002677880, 4;
    %load/vec4 v0000000002677920_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002677880, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002677920_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002677880, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002677920_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002677880, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002679390_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000026777e0_0;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000026777e0_0;
    %load/vec4 v0000000002679890_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002677920_0;
    %store/vec4a v0000000002677880, 4, 0;
    %load/vec4 v0000000002679890_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002677920_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002677880, 4, 0;
    %load/vec4 v0000000002679890_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002677920_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002677880, 4, 0;
    %load/vec4 v0000000002679890_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002677920_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002677880, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000026777e0_0;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000000002678990_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000026777e0_0;
    %ix/getv 4, v0000000002677920_0;
    %load/vec4a v0000000002677880, 4;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0000000002679390_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000026777e0_0;
    %jmp T_25.5;
T_25.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000026777e0_0;
    %load/vec4 v0000000002679890_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002677920_0;
    %store/vec4a v0000000002677880, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000026777e0_0;
T_25.5 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000000000267a860;
T_26 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000000000267bb90_0, 0, 16;
    %end;
    .thread T_26;
    .scope S_000000000267a860;
T_27 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000267b9b0_0, 0, 16;
    %end;
    .thread T_27;
    .scope S_000000000267a860;
T_28 ;
    %wait E_00000000026079d0;
    %load/vec4 v000000000267c450_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000000000267be10_0;
    %cmpi/e 0, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v000000000267bb90_0;
    %load/vec4 v000000000267c450_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000267cbd0_0, 0, 32;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000000000267b9b0_0;
    %load/vec4 v000000000267c450_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000267cbd0_0, 0, 32;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000000000267ae60;
T_29 ;
    %wait E_0000000002607050;
    %load/vec4 v000000000267b190_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000267cdb0_0, 0, 28;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000000000267ab60;
T_30 ;
    %wait E_0000000002607b50;
    %load/vec4 v000000000267c270_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000267c3b0_0, 0, 32;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000000000267a9e0;
T_31 ;
    %wait E_00000000026078d0;
    %load/vec4 v00000000026794d0_0;
    %load/vec4 v0000000002679610_0;
    %add;
    %store/vec4 v0000000002679570_0, 0, 32;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000000000267a260;
T_32 ;
    %wait E_0000000002607390;
    %load/vec4 v000000000267beb0_0;
    %load/vec4 v000000000267b4b0_0;
    %and;
    %store/vec4 v000000000267b230_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000000000bd2b00;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000267ee60_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0000000000bd2b00;
T_34 ;
    %vpi_call 2 17 "$dumpfile", "results/CPUFileTest1.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, v000000000267e960_0, v000000000267ee60_0, S_0000000000b919a0, S_0000000000b72ca0, S_0000000000b29db0, S_000000000267a6e0, S_0000000000b89fe0, S_000000000267a560, S_000000000267a9e0, S_000000000267a860, S_000000000267ae60, S_000000000267ab60, S_000000000267a260, S_0000000000b9c1e0, S_0000000000b72b20, S_0000000000b91820, S_0000000000b56f20, S_000000000267a0e0, S_000000000267ace0, S_0000000000b9c060, S_0000000000b7d900, S_0000000000b84bb0, S_000000000267a3e0, S_0000000000b29c30 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000002679430_0, 0, 32;
    %vpi_func 2 62 "$fopen" 32, "output/Memory1StatusFile.txt", "w" {0 0 0};
    %store/vec4 v000000000267d6a0_0, 0, 32;
    %vpi_func 2 63 "$fopen" 32, "output/StateChangeTest1.txt", "w" {0 0 0};
    %store/vec4 v000000000267e0a0_0, 0, 32;
    %vpi_call 2 65 "$fwrite", v000000000267d6a0_0, "\012----------Memory at Start Up---------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000267ef00_0, 0, 32;
T_34.0 ;
    %load/vec4 v000000000267ef00_0;
    %cmpi/s 53, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_34.1, 5;
    %load/vec4 v000000000267ef00_0;
    %addi 1, 0, 32;
    %load/vec4 v000000000267ef00_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000002677880, 4;
    %load/vec4 v000000000267ef00_0;
    %addi 2, 0, 32;
    %load/vec4 v000000000267ef00_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000002677880, 4;
    %load/vec4 v000000000267ef00_0;
    %addi 3, 0, 32;
    %load/vec4 v000000000267ef00_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000002677880, 4;
    %vpi_call 2 67 "$fwrite", v000000000267d6a0_0, "\012Memory[%2d]: %8b  Memory[%2d]: %8b  Memory[%2d]: %8b  Memory[%2d]: %8b", v000000000267ef00_0, &A<v0000000002677880, v000000000267ef00_0 >, S<5,vec4,s32>, S<4,vec4,u8>, S<3,vec4,s32>, S<2,vec4,u8>, S<1,vec4,s32>, S<0,vec4,u8> {6 0 0};
    %load/vec4 v000000000267ef00_0;
    %addi 4, 0, 32;
    %store/vec4 v000000000267ef00_0, 0, 32;
    %jmp T_34.0;
T_34.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000267ef00_0, 0, 32;
T_34.2 ;
    %load/vec4 v000000000267ef00_0;
    %cmpi/s 600, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_34.3, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000267e960_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000267e960_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 73 "$fwrite", v000000000267e0a0_0, "\012 ---------CLOCK CYCLE: %d START-----------\012", v000000000267ef00_0 {0 0 0};
    %vpi_call 2 75 "$fwrite", v000000000267e0a0_0, "\012\012State: %d", v00000000026779c0_0 {0 0 0};
    %vpi_call 2 77 "$fwrite", v000000000267e0a0_0, "\012Current Instruction: %b", v0000000002679390_0 {0 0 0};
    %vpi_call 2 81 "$fwrite", v000000000267e0a0_0, "\012Offset: %d\012\012", v000000000267c450_0 {0 0 0};
    %vpi_call 2 83 "$fwrite", v000000000267e0a0_0, "\012MAR: %d", v0000000002676d40_0 {0 0 0};
    %load/vec4 v000000000267ef00_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000267ef00_0, 0, 32;
    %jmp T_34.2;
T_34.3 ;
    %vpi_call 2 88 "$fwrite", v000000000267d6a0_0, "\012----------Memory at End---------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000267ef00_0, 0, 32;
T_34.4 ;
    %load/vec4 v000000000267ef00_0;
    %cmpi/s 53, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_34.5, 5;
    %load/vec4 v000000000267ef00_0;
    %addi 1, 0, 32;
    %load/vec4 v000000000267ef00_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000002677880, 4;
    %load/vec4 v000000000267ef00_0;
    %addi 2, 0, 32;
    %load/vec4 v000000000267ef00_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000002677880, 4;
    %load/vec4 v000000000267ef00_0;
    %addi 3, 0, 32;
    %load/vec4 v000000000267ef00_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000002677880, 4;
    %vpi_call 2 90 "$fwrite", v000000000267d6a0_0, "\012Memory[%2d]: %8b Memory[%2d]: %8b Memory[%2d]: %8b Memory[%2d]: %8b", v000000000267ef00_0, &A<v0000000002677880, v000000000267ef00_0 >, S<5,vec4,s32>, S<4,vec4,u8>, S<3,vec4,s32>, S<2,vec4,u8>, S<1,vec4,s32>, S<0,vec4,u8> {6 0 0};
    %load/vec4 v000000000267ef00_0;
    %addi 4, 0, 32;
    %store/vec4 v000000000267ef00_0, 0, 32;
    %jmp T_34.4;
T_34.5 ;
    %vpi_call 2 92 "$fclose", v000000000267e0a0_0 {0 0 0};
    %vpi_call 2 93 "$fclose", v000000000267d6a0_0 {0 0 0};
    %end;
    .thread T_34;
    .scope S_0000000002616940;
T_35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000267edc0_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_0000000002616940;
T_36 ;
    %vpi_call 7 75 "$readmemb", "Input/testcode_mips2.txt", v000000000267e460 {0 0 0};
    %vpi_call 7 76 "$display", "verify memory at 2: %b%b%b%b", &A<v000000000267e460, 0>, &A<v000000000267e460, 1>, &A<v000000000267e460, 2>, &A<v000000000267e460, 3> {0 0 0};
    %end;
    .thread T_36;
    .scope S_0000000002616940;
T_37 ;
    %wait E_0000000002607a10;
    %load/vec4 v000000000267d600_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.0, 4;
    %load/vec4 v000000000267d880_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000267edc0_0;
    %ix/getv 4, v000000000267e780_0;
    %load/vec4a v000000000267e460, 4;
    %load/vec4 v000000000267e780_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000267e460, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000267e780_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000267e460, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000267e780_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000267e460, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000267ebe0_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000267edc0_0;
    %jmp T_37.3;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000267edc0_0;
    %load/vec4 v000000000267e820_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v000000000267e780_0;
    %store/vec4a v000000000267e460, 4, 0;
    %load/vec4 v000000000267e820_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000000000267e780_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000267e460, 4, 0;
    %load/vec4 v000000000267e820_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000000000267e780_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000267e460, 4, 0;
    %load/vec4 v000000000267e820_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000000000267e780_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000267e460, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000267edc0_0;
T_37.3 ;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v000000000267d880_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000267edc0_0;
    %ix/getv 4, v000000000267e780_0;
    %load/vec4a v000000000267e460, 4;
    %concati/vec4 0, 0, 24;
    %store/vec4 v000000000267ebe0_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000267edc0_0;
    %jmp T_37.5;
T_37.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000267edc0_0;
    %load/vec4 v000000000267e820_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v000000000267e780_0;
    %store/vec4a v000000000267e460, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000267edc0_0;
T_37.5 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000000000b76340;
T_38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000267ea00_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0000000000b76340;
T_39 ;
    %vpi_call 7 135 "$readmemb", "Input/testcode_mips3.txt", v000000000267ec80 {0 0 0};
    %vpi_call 7 136 "$display", "verify memory at 2: %b%b%b%b", &A<v000000000267ec80, 0>, &A<v000000000267ec80, 1>, &A<v000000000267ec80, 2>, &A<v000000000267ec80, 3> {0 0 0};
    %end;
    .thread T_39;
    .scope S_0000000000b76340;
T_40 ;
    %wait E_0000000002604550;
    %load/vec4 v000000000267efa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.0, 4;
    %load/vec4 v000000000267d380_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000267ea00_0;
    %ix/getv 4, v000000000267ed20_0;
    %load/vec4a v000000000267ec80, 4;
    %load/vec4 v000000000267ed20_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000267ec80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000267ed20_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000267ec80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000267ed20_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000267ec80, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000267dce0_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000267ea00_0;
    %jmp T_40.3;
T_40.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000267ea00_0;
    %load/vec4 v000000000267d100_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v000000000267ed20_0;
    %store/vec4a v000000000267ec80, 4, 0;
    %load/vec4 v000000000267d100_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000000000267ed20_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000267ec80, 4, 0;
    %load/vec4 v000000000267d100_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000000000267ed20_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000267ec80, 4, 0;
    %load/vec4 v000000000267d100_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000000000267ed20_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000267ec80, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000267ea00_0;
T_40.3 ;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v000000000267d380_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000267ea00_0;
    %ix/getv 4, v000000000267ed20_0;
    %load/vec4a v000000000267ec80, 4;
    %concati/vec4 0, 0, 24;
    %store/vec4 v000000000267dce0_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000267ea00_0;
    %jmp T_40.5;
T_40.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000267ea00_0;
    %load/vec4 v000000000267d100_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v000000000267ed20_0;
    %store/vec4a v000000000267ec80, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000267ea00_0;
T_40.5 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0000000000b764c0;
T_41 ;
    %wait E_0000000002604b90;
    %load/vec4 v000000000267db00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %load/vec4 v000000000267d9c0_0;
    %store/vec4 v000000000267d4c0_0, 0, 5;
    %jmp T_41.4;
T_41.0 ;
    %load/vec4 v000000000267d9c0_0;
    %store/vec4 v000000000267d4c0_0, 0, 5;
    %jmp T_41.4;
T_41.1 ;
    %load/vec4 v000000000267d420_0;
    %store/vec4 v000000000267d4c0_0, 0, 5;
    %jmp T_41.4;
T_41.2 ;
    %load/vec4 v000000000267d560_0;
    %store/vec4 v000000000267d4c0_0, 0, 5;
    %jmp T_41.4;
T_41.4 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testers/CPUTest1.v";
    "CPU.v";
    "MuxModules.v";
    "ControlModules.v";
    "UtilModules.v";
    "RamModules.v";
    "RegisterFile.v";
    "ALUModule.v";
