// Seed: 182851424
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input uwire id_3,
    output tri1 id_4,
    input supply1 id_5,
    output tri1 id_6,
    input wire id_7,
    output tri1 id_8,
    output wand id_9
);
endmodule
module module_1 #(
    parameter id_8 = 32'd12
) (
    output wire id_0,
    input supply1 id_1,
    input supply1 id_2,
    input wor id_3,
    input wand id_4,
    input wire id_5,
    input uwire id_6,
    input tri0 id_7,
    output supply1 _id_8,
    output wand id_9,
    output wor id_10,
    input tri id_11
);
  logic [1 : id_8] id_13;
  ;
  module_0 modCall_1 (
      id_10,
      id_3,
      id_7,
      id_4,
      id_0,
      id_4,
      id_9,
      id_6,
      id_10,
      id_0
  );
  assign modCall_1.id_1 = 0;
  logic id_14;
  ;
  parameter id_15 = 1;
endmodule
