
---------- Begin Simulation Statistics ----------
final_tick                                51452587500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77356                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718240                       # Number of bytes of host memory used
host_op_rate                                   128426                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1292.72                       # Real time elapsed on the host
host_tick_rate                               39801799                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     166019455                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051453                       # Number of seconds simulated
sim_ticks                                 51452587500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  33676746                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 73539854                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     166019455                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.029052                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.029052                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  47824286                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 29557253                       # number of floating regfile writes
system.cpu.idleCycles                          193506                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                72387                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5875973                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.894654                       # Inst execution rate
system.cpu.iew.exec_refs                     54957244                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16886648                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                18546174                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              38256174                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                265                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2469                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             17780029                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           197159074                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              38070596                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            205712                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             194969723                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  69620                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3205689                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 340311                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3251853                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            543                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        50913                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          21474                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 257845480                       # num instructions consuming a value
system.cpu.iew.wb_count                     191492754                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.570647                       # average fanout of values written-back
system.cpu.iew.wb_producers                 147138669                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.860866                       # insts written-back per cycle
system.cpu.iew.wb_sent                      194754052                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                321536480                       # number of integer regfile reads
system.cpu.int_regfile_writes               144817279                       # number of integer regfile writes
system.cpu.ipc                               0.971768                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.971768                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4153872      2.13%      2.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             111866486     57.32%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              6328211      3.24%     62.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 99670      0.05%     62.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1450336      0.74%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3098      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2863658      1.47%     64.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     64.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7950      0.00%     64.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2869699      1.47%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 248      0.00%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               3004      0.00%     66.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4781091      2.45%     68.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2386452      1.22%     70.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              19      0.00%     70.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3347071      1.71%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26567032     13.61%     85.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10670900      5.47%     90.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        11555638      5.92%     96.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        6220905      3.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              195175438                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                39247466                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            76659802                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     37074005                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           50094312                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3625942                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018578                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  595498     16.42%     16.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     16.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     16.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     16.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     16.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     16.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     16.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     16.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     16.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     16.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     16.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     16.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     16.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    129      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     51      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    22      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   20      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                22      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                3      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 408069     11.25%     27.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                768856     21.20%     48.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1587815     43.79%     92.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           265457      7.32%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              155400042                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          420057331                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    154418749                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         178204812                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  197069392                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 195175438                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               89682                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        31139541                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             28648                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          84293                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      8143233                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     102711670                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.900227                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.146326                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            44047448     42.88%     42.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9810647      9.55%     52.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13139735     12.79%     65.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11431882     11.13%     76.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10169110      9.90%     86.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6174314      6.01%     92.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3826962      3.73%     96.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2612683      2.54%     98.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1498889      1.46%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       102711670                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.896653                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2082983                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1780932                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             38256174                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            17780029                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70486345                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                        102905176                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2176                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   121                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       379112                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        766933                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       426329                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1259                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       853685                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1259                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 6561364                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4678440                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             60770                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3398884                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3396571                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.931948                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  648755                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 21                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          599088                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             588892                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10196                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1278                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        25358912                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5389                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             60298                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     99299094                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.671913                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.566927                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        49964121     50.32%     50.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        19845665     19.99%     70.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8547934      8.61%     78.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3151766      3.17%     82.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3168221      3.19%     85.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1827469      1.84%     87.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1177656      1.19%     88.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2183637      2.20%     90.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9432625      9.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     99299094                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              166019455                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39264133                       # Number of memory references committed
system.cpu.commit.loads                      30740931                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         176                       # Number of memory barriers committed
system.cpu.commit.branches                    4827028                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   26165588                       # Number of committed floating point instructions.
system.cpu.commit.integer                   148225635                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                531272                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1046605      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    101615079     61.21%     61.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      6312256      3.80%     65.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97655      0.06%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1445015      0.87%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2294      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2855490      1.72%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         5352      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2865770      1.73%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult          248      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          900      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4779154      2.88%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2384878      1.44%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3344513      2.01%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24849866     14.97%     91.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      7834725      4.72%     96.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      5891065      3.55%     99.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       688477      0.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    166019455                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9432625                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     42551525                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42551525                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43877235                       # number of overall hits
system.cpu.dcache.overall_hits::total        43877235                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       517892                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         517892                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       668355                       # number of overall misses
system.cpu.dcache.overall_misses::total        668355                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33790647446                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33790647446                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33790647446                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33790647446                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43069417                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43069417                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     44545590                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44545590                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012025                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012025                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015004                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015004                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65246.513648                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65246.513648                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50557.933203                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50557.933203                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       526399                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          268                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8743                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.208052                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    89.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       172419                       # number of writebacks
system.cpu.dcache.writebacks::total            172419                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       151387                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       151387                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       151387                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       151387                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       366505                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       366505                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       423395                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       423395                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24214883946                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24214883946                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28486737946                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28486737946                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008510                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008510                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009505                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009505                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66069.723322                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66069.723322                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67281.706081                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67281.706081                       # average overall mshr miss latency
system.cpu.dcache.replacements                 422882                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     34196084                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34196084                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       350049                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        350049                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21473189000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21473189000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34546133                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34546133                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010133                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010133                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61343.380498                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61343.380498                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       151376                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       151376                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       198673                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       198673                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12065593000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12065593000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005751                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005751                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60730.914618                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60730.914618                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8355441                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8355441                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       167843                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       167843                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12317458446                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12317458446                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73386.786735                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73386.786735                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       167832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       167832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12149290946                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12149290946                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72389.597610                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72389.597610                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data      1325710                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1325710                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data       150463                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       150463                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data      1476173                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1476173                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.101928                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.101928                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        56890                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        56890                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   4271854000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4271854000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.038539                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.038539                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75089.716998                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75089.716998                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  51452587500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.679737                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44300631                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            423394                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.632165                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.679737                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999374                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999374                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          356                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89514574                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89514574                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51452587500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7873788                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              68637919                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  11200091                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              14659561                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 340311                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3066546                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1624                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              200018705                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7564                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    38016467                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16886742                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5630                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        187357                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51452587500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51452587500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51452587500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           13125660                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      119185341                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     6561364                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4634218                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      89234427                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  683780                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1218                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          8396                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  12804049                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 19339                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          102711670                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.054291                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.213934                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 67804679     66.01%     66.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2012953      1.96%     67.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3624217      3.53%     71.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2546806      2.48%     73.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2049815      2.00%     75.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2107928      2.05%     78.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1373573      1.34%     79.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2416126      2.35%     81.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18775573     18.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            102711670                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.063761                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.158206                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     12798804                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12798804                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     12798804                       # number of overall hits
system.cpu.icache.overall_hits::total        12798804                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5244                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5244                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5244                       # number of overall misses
system.cpu.icache.overall_misses::total          5244                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    301024999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    301024999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    301024999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    301024999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     12804048                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12804048                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     12804048                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12804048                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000410                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000410                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000410                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000410                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57403.699275                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57403.699275                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57403.699275                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57403.699275                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          965                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.952381                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3447                       # number of writebacks
system.cpu.icache.writebacks::total              3447                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1284                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1284                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1284                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1284                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3960                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3960                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3960                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3960                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    231964499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    231964499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    231964499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    231964499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000309                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000309                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000309                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000309                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58576.893687                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58576.893687                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58576.893687                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58576.893687                       # average overall mshr miss latency
system.cpu.icache.replacements                   3447                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     12798804                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12798804                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5244                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5244                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    301024999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    301024999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     12804048                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12804048                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000410                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000410                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57403.699275                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57403.699275                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1284                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1284                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3960                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3960                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    231964499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    231964499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000309                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000309                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58576.893687                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58576.893687                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  51452587500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.382679                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12802764                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3960                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3233.021212                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.382679                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998794                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998794                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          25612056                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         25612056                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51452587500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    12805412                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1633                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51452587500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51452587500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51452587500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1978856                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 7515226                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1432                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 543                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                9256824                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                14449                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   7909                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  51452587500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 340311                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12596094                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                25290292                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3131                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  20908919                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              43572923                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              197964242                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 12704                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               21851290                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1544950                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               17073351                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           250754457                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   482281308                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                327108210                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  48706872                       # Number of floating rename lookups
system.cpu.rename.committedMaps             225115857                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 25638468                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      70                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  37                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  66192689                       # count of insts added to the skid buffer
system.cpu.rob.reads                        277610621                       # The number of ROB reads
system.cpu.rob.writes                       386170333                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  166019455                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 1002                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38528                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39530                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1002                       # number of overall hits
system.l2.overall_hits::.cpu.data               38528                       # number of overall hits
system.l2.overall_hits::total                   39530                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2956                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             384867                       # number of demand (read+write) misses
system.l2.demand_misses::total                 387823                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2956                       # number of overall misses
system.l2.overall_misses::.cpu.data            384867                       # number of overall misses
system.l2.overall_misses::total                387823                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    215254500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27422997500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27638252000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    215254500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27422997500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27638252000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3958                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           423395                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               427353                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3958                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          423395                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              427353                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.746842                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.909002                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.907500                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.746842                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.909002                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.907500                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72819.519621                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71253.179670                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71265.118366                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72819.519621                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71253.179670                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71265.118366                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              165755                       # number of writebacks
system.l2.writebacks::total                    165755                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2956                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        384867                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            387823                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2956                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       384867                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           387823                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    185060750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23488478500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23673539250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    185060750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23488478500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23673539250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.746842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.909002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.907500                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.746842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.909002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.907500                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62605.125169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61030.118197                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61042.122953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62605.125169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61030.118197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61042.122953                       # average overall mshr miss latency
system.l2.replacements                         380332                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       172419                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           172419                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       172419                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       172419                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3443                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3443                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3443                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3443                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              2155                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2155                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          165677                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              165677                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11857188000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11857188000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        167832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            167832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.987160                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987160                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71568.099374                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71568.099374                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       165677                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         165677                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10163052500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10163052500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.987160                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987160                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61342.567164                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61342.567164                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1002                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1002                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2956                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2956                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    215254500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    215254500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3958                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3958                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.746842                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.746842                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72819.519621                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72819.519621                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2956                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2956                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    185060750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    185060750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.746842                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.746842                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62605.125169                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62605.125169                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         36373                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36373                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       219190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          219190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  15565809500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15565809500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       255563                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        255563                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.857675                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.857675                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 71015.144395                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 71015.144395                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       219190                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       219190                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13325426000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13325426000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.857675                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.857675                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60793.950454                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60793.950454                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  51452587500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8129.440063                       # Cycle average of tags in use
system.l2.tags.total_refs                      853637                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    388524                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.197128                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.896746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        81.684289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8036.859028                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.981062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992363                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          492                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4797                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2848                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7217916                       # Number of tag accesses
system.l2.tags.data_accesses                  7217916                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51452587500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    165753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    384854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004024150500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9904                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9904                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              941614                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             156055                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      387822                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     165755                       # Number of write requests accepted
system.mem_ctrls.readBursts                    387822                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   165755                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     12                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                387822                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               165755                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  348379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.106220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.600337                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.016256                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9870     99.66%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           19      0.19%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           10      0.10%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9904                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.734047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.702881                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.039534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6460     65.23%     65.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               58      0.59%     65.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3043     30.72%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              266      2.69%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               58      0.59%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               18      0.18%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9904                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                24820608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10608320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    482.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   51452498500                       # Total gap between requests
system.mem_ctrls.avgGap                      92945.51                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       189184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     24630656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10606976                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3676860.760403934866                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 478705876.550912022591                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 206150487.572660952806                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2956                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       384866                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       165755                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     87507750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10787822750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1241617128000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29603.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28030.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7490676.77                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       189184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     24631424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      24820608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       189184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       189184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10608320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10608320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2956                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       384866                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         387822                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       165755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        165755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3676861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    478720803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        482397664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3676861                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3676861                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    206176609                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       206176609                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    206176609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3676861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    478720803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       688574272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               387810                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              165734                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        24376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        24837                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        24746                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        24134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24163                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23851                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24126                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        23984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23901                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        23887                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        24082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        23998                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        24230                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        24601                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        10417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        10680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        10670                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        10343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3603893000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1939050000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10875330500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9292.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28042.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              326995                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             139052                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.32                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.90                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        87495                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   404.894451                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   254.647779                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   348.758034                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        22292     25.48%     25.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        16958     19.38%     44.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9441     10.79%     55.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         9066     10.36%     66.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5498      6.28%     72.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3621      4.14%     76.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4476      5.12%     81.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3825      4.37%     85.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12318     14.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        87495                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              24819840                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10606976                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              482.382737                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              206.150488                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.38                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  51452587500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       310397220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       164972445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1390950540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     429783480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4061541120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19064065530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3703843680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29125554015                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   566.065876                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9387811250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1718080000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  40346696250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       314331360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       167071080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1378012860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     435348000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4061541120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18967298910                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3785331360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29108934690                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   565.742873                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9595598750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1718080000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40138908750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  51452587500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             222145                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       165755                       # Transaction distribution
system.membus.trans_dist::CleanEvict           213355                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            165677                       # Transaction distribution
system.membus.trans_dist::ReadExResp           165677                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        222145                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1154755                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1154755                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1154755                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     35428928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     35428928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                35428928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            387823                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  387823    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              387823                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  51452587500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           357488250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          484777500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            259522                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       338174                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3447                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          465040                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           167832                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          167832                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3960                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       255563                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11365                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1269673                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1281038                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       473920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     38132032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               38605952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          380334                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10608448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           807688                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001575                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039653                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 806416     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1272      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             807688                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  51452587500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          602708500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5941497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         635092498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
