
AlphaFlight.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011b54  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  08011d38  08011d38  00012d38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012144  08012144  000142d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08012144  08012144  00013144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801214c  0801214c  000142d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801214c  0801214c  0001314c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012150  08012150  00013150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002d4  20000000  08012154  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000023d0  200002d4  08012428  000142d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200026a4  08012428  000146a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000142d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025fd6  00000000  00000000  00014304  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000055b4  00000000  00000000  0003a2da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000020d0  00000000  00000000  0003f890  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000194c  00000000  00000000  00041960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a8d1  00000000  00000000  000432ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002a3d4  00000000  00000000  0006db7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f0521  00000000  00000000  00097f51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00188472  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009b10  00000000  00000000  001884b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00191fc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200002d4 	.word	0x200002d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08011d1c 	.word	0x08011d1c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200002d8 	.word	0x200002d8
 800021c:	08011d1c 	.word	0x08011d1c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <BMI_INIT>:
static GPIO_TypeDef *gyro_port;
static GPIO_TypeDef *gyro_pin;
static GPIO_TypeDef *accel_port;
static GPIO_TypeDef *accel_pin;

int BMI_INIT(SPI_HandleTypeDef *hspi, GPIO_TypeDef *GYRO_GPIOx, uint8_t GYRO_PIN, GPIO_TypeDef *ACCEL_GPIOx, uint8_t ACCEL_PIN){
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b088      	sub	sp, #32
 8000f28:	af02      	add	r7, sp, #8
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	60b9      	str	r1, [r7, #8]
 8000f2e:	603b      	str	r3, [r7, #0]
 8000f30:	4613      	mov	r3, r2
 8000f32:	71fb      	strb	r3, [r7, #7]
	bmi088_spi = hspi;
 8000f34:	4a2f      	ldr	r2, [pc, #188]	@ (8000ff4 <BMI_INIT+0xd0>)
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	6013      	str	r3, [r2, #0]
	gyro_port = GYRO_GPIOx;
 8000f3a:	4a2f      	ldr	r2, [pc, #188]	@ (8000ff8 <BMI_INIT+0xd4>)
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	6013      	str	r3, [r2, #0]
	gyro_pin = GYRO_PIN;
 8000f40:	79fb      	ldrb	r3, [r7, #7]
 8000f42:	461a      	mov	r2, r3
 8000f44:	4b2d      	ldr	r3, [pc, #180]	@ (8000ffc <BMI_INIT+0xd8>)
 8000f46:	601a      	str	r2, [r3, #0]
	accel_port = ACCEL_GPIOx;
 8000f48:	4a2d      	ldr	r2, [pc, #180]	@ (8001000 <BMI_INIT+0xdc>)
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	6013      	str	r3, [r2, #0]
	accel_pin = ACCEL_PIN;
 8000f4e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000f52:	461a      	mov	r2, r3
 8000f54:	4b2b      	ldr	r3, [pc, #172]	@ (8001004 <BMI_INIT+0xe0>)
 8000f56:	601a      	str	r2, [r3, #0]
	uint8_t tx_buffer[2] = {0x00 | 0x80, 0x00};
 8000f58:	2380      	movs	r3, #128	@ 0x80
 8000f5a:	82bb      	strh	r3, [r7, #20]
	uint8_t rx_buffer[2] = {0x00, 0x00};
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	823b      	strh	r3, [r7, #16]

	HAL_GPIO_WritePin(gyro_port, gyro_pin, GPIO_PIN_RESET);
 8000f60:	4b25      	ldr	r3, [pc, #148]	@ (8000ff8 <BMI_INIT+0xd4>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a25      	ldr	r2, [pc, #148]	@ (8000ffc <BMI_INIT+0xd8>)
 8000f66:	6812      	ldr	r2, [r2, #0]
 8000f68:	b291      	uxth	r1, r2
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f002 ffd5 	bl	8003f1c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(bmi088_spi, tx_buffer, rx_buffer, 2, 100);
 8000f72:	4b20      	ldr	r3, [pc, #128]	@ (8000ff4 <BMI_INIT+0xd0>)
 8000f74:	6818      	ldr	r0, [r3, #0]
 8000f76:	f107 0210 	add.w	r2, r7, #16
 8000f7a:	f107 0114 	add.w	r1, r7, #20
 8000f7e:	2364      	movs	r3, #100	@ 0x64
 8000f80:	9300      	str	r3, [sp, #0]
 8000f82:	2302      	movs	r3, #2
 8000f84:	f006 fe6e 	bl	8007c64 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(gyro_port, gyro_pin, GPIO_PIN_SET);
 8000f88:	4b1b      	ldr	r3, [pc, #108]	@ (8000ff8 <BMI_INIT+0xd4>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a1b      	ldr	r2, [pc, #108]	@ (8000ffc <BMI_INIT+0xd8>)
 8000f8e:	6812      	ldr	r2, [r2, #0]
 8000f90:	b291      	uxth	r1, r2
 8000f92:	2201      	movs	r2, #1
 8000f94:	4618      	mov	r0, r3
 8000f96:	f002 ffc1 	bl	8003f1c <HAL_GPIO_WritePin>


	if(rx_buffer[1] != 0x0F){
 8000f9a:	7c7b      	ldrb	r3, [r7, #17]
 8000f9c:	2b0f      	cmp	r3, #15
 8000f9e:	d001      	beq.n	8000fa4 <BMI_INIT+0x80>
		return 1;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	e022      	b.n	8000fea <BMI_INIT+0xc6>
	}

	HAL_GPIO_WritePin(accel_port, accel_pin, GPIO_PIN_RESET);
 8000fa4:	4b16      	ldr	r3, [pc, #88]	@ (8001000 <BMI_INIT+0xdc>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a16      	ldr	r2, [pc, #88]	@ (8001004 <BMI_INIT+0xe0>)
 8000faa:	6812      	ldr	r2, [r2, #0]
 8000fac:	b291      	uxth	r1, r2
 8000fae:	2200      	movs	r2, #0
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f002 ffb3 	bl	8003f1c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(bmi088_spi, tx_buffer, rx_buffer, 2, 100);
 8000fb6:	4b0f      	ldr	r3, [pc, #60]	@ (8000ff4 <BMI_INIT+0xd0>)
 8000fb8:	6818      	ldr	r0, [r3, #0]
 8000fba:	f107 0210 	add.w	r2, r7, #16
 8000fbe:	f107 0114 	add.w	r1, r7, #20
 8000fc2:	2364      	movs	r3, #100	@ 0x64
 8000fc4:	9300      	str	r3, [sp, #0]
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	f006 fe4c 	bl	8007c64 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(accel_port, accel_pin, GPIO_PIN_SET);
 8000fcc:	4b0c      	ldr	r3, [pc, #48]	@ (8001000 <BMI_INIT+0xdc>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a0c      	ldr	r2, [pc, #48]	@ (8001004 <BMI_INIT+0xe0>)
 8000fd2:	6812      	ldr	r2, [r2, #0]
 8000fd4:	b291      	uxth	r1, r2
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f002 ff9f 	bl	8003f1c <HAL_GPIO_WritePin>

	if(rx_buffer[1] != 0x1E){
 8000fde:	7c7b      	ldrb	r3, [r7, #17]
 8000fe0:	2b1e      	cmp	r3, #30
 8000fe2:	d001      	beq.n	8000fe8 <BMI_INIT+0xc4>
		return 1;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	e000      	b.n	8000fea <BMI_INIT+0xc6>
	}
	//need to add Setup here

	return 0;
 8000fe8:	2300      	movs	r3, #0

}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3718      	adds	r7, #24
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	200002f0 	.word	0x200002f0
 8000ff8:	200002f4 	.word	0x200002f4
 8000ffc:	200002f8 	.word	0x200002f8
 8001000:	200002fc 	.word	0x200002fc
 8001004:	20000300 	.word	0x20000300

08001008 <CRSF_Init>:

CRSF_Data_t crsf_data = {0};  // Struct instance to hold CRSF channel data
static UART_HandleTypeDef *crsf_huart;  // Pointer to UART handler
static uint8_t crsf_rx_buffer[CRSF_BUFFER_SIZE];  // DMA buffer

void CRSF_Init(UART_HandleTypeDef *huart) {
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
    crsf_huart = huart;
 8001010:	4a06      	ldr	r2, [pc, #24]	@ (800102c <CRSF_Init+0x24>)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	6013      	str	r3, [r2, #0]
    HAL_UART_Receive_DMA(crsf_huart, crsf_rx_buffer, CRSF_BUFFER_SIZE);  // Start UART DMA
 8001016:	4b05      	ldr	r3, [pc, #20]	@ (800102c <CRSF_Init+0x24>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	2240      	movs	r2, #64	@ 0x40
 800101c:	4904      	ldr	r1, [pc, #16]	@ (8001030 <CRSF_Init+0x28>)
 800101e:	4618      	mov	r0, r3
 8001020:	f008 f954 	bl	80092cc <HAL_UART_Receive_DMA>
}
 8001024:	bf00      	nop
 8001026:	3708      	adds	r7, #8
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	20000324 	.word	0x20000324
 8001030:	20000328 	.word	0x20000328

08001034 <CRSF_GetRxCount>:

// Get received byte count in DMA buffer
static uint16_t CRSF_GetRxCount() {
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
    return CRSF_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(crsf_huart->hdmarx);
 8001038:	4b06      	ldr	r3, [pc, #24]	@ (8001054 <CRSF_GetRxCount+0x20>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	b29b      	uxth	r3, r3
 8001044:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8001048:	b29b      	uxth	r3, r3
}
 800104a:	4618      	mov	r0, r3
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	20000324 	.word	0x20000324

08001058 <CRSF_DecodeChannels>:

// Decode CRSF channel data
static void CRSF_DecodeChannels(uint8_t *data) {
 8001058:	b480      	push	{r7}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
    crsf_data.channels[0]  = (data[0] | data[1] << 8) & 0x07FF;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	b21a      	sxth	r2, r3
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	3301      	adds	r3, #1
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	b21b      	sxth	r3, r3
 800106e:	021b      	lsls	r3, r3, #8
 8001070:	b21b      	sxth	r3, r3
 8001072:	4313      	orrs	r3, r2
 8001074:	b21b      	sxth	r3, r3
 8001076:	b29b      	uxth	r3, r3
 8001078:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800107c:	b29a      	uxth	r2, r3
 800107e:	4b7d      	ldr	r3, [pc, #500]	@ (8001274 <CRSF_DecodeChannels+0x21c>)
 8001080:	801a      	strh	r2, [r3, #0]
    crsf_data.channels[1]  = (data[1] >> 3 | data[2] << 5) & 0x07FF;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	3301      	adds	r3, #1
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	08db      	lsrs	r3, r3, #3
 800108a:	b2db      	uxtb	r3, r3
 800108c:	b21a      	sxth	r2, r3
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	3302      	adds	r3, #2
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	b21b      	sxth	r3, r3
 8001096:	015b      	lsls	r3, r3, #5
 8001098:	b21b      	sxth	r3, r3
 800109a:	4313      	orrs	r3, r2
 800109c:	b21b      	sxth	r3, r3
 800109e:	b29b      	uxth	r3, r3
 80010a0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010a4:	b29a      	uxth	r2, r3
 80010a6:	4b73      	ldr	r3, [pc, #460]	@ (8001274 <CRSF_DecodeChannels+0x21c>)
 80010a8:	805a      	strh	r2, [r3, #2]
    crsf_data.channels[2]  = (data[2] >> 6 | data[3] << 2 | data[4] << 10) & 0x07FF;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	3302      	adds	r3, #2
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	099b      	lsrs	r3, r3, #6
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	b21a      	sxth	r2, r3
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	3303      	adds	r3, #3
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	b21b      	sxth	r3, r3
 80010be:	009b      	lsls	r3, r3, #2
 80010c0:	b21b      	sxth	r3, r3
 80010c2:	4313      	orrs	r3, r2
 80010c4:	b21a      	sxth	r2, r3
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	3304      	adds	r3, #4
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	b21b      	sxth	r3, r3
 80010ce:	029b      	lsls	r3, r3, #10
 80010d0:	b21b      	sxth	r3, r3
 80010d2:	4313      	orrs	r3, r2
 80010d4:	b21b      	sxth	r3, r3
 80010d6:	b29b      	uxth	r3, r3
 80010d8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010dc:	b29a      	uxth	r2, r3
 80010de:	4b65      	ldr	r3, [pc, #404]	@ (8001274 <CRSF_DecodeChannels+0x21c>)
 80010e0:	809a      	strh	r2, [r3, #4]
    crsf_data.channels[3]  = (data[4] >> 1 | data[5] << 7) & 0x07FF;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	3304      	adds	r3, #4
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	085b      	lsrs	r3, r3, #1
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	b21a      	sxth	r2, r3
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	3305      	adds	r3, #5
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	b21b      	sxth	r3, r3
 80010f6:	01db      	lsls	r3, r3, #7
 80010f8:	b21b      	sxth	r3, r3
 80010fa:	4313      	orrs	r3, r2
 80010fc:	b21b      	sxth	r3, r3
 80010fe:	b29b      	uxth	r3, r3
 8001100:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001104:	b29a      	uxth	r2, r3
 8001106:	4b5b      	ldr	r3, [pc, #364]	@ (8001274 <CRSF_DecodeChannels+0x21c>)
 8001108:	80da      	strh	r2, [r3, #6]
    crsf_data.channels[4]  = (data[5] >> 4 | data[6] << 4) & 0x07FF;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	3305      	adds	r3, #5
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	091b      	lsrs	r3, r3, #4
 8001112:	b2db      	uxtb	r3, r3
 8001114:	b21a      	sxth	r2, r3
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	3306      	adds	r3, #6
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	b21b      	sxth	r3, r3
 800111e:	011b      	lsls	r3, r3, #4
 8001120:	b21b      	sxth	r3, r3
 8001122:	4313      	orrs	r3, r2
 8001124:	b21b      	sxth	r3, r3
 8001126:	b29b      	uxth	r3, r3
 8001128:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800112c:	b29a      	uxth	r2, r3
 800112e:	4b51      	ldr	r3, [pc, #324]	@ (8001274 <CRSF_DecodeChannels+0x21c>)
 8001130:	811a      	strh	r2, [r3, #8]
    crsf_data.channels[5]  = (data[6] >> 7 | data[7] << 1 | data[8] << 9) & 0x07FF;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	3306      	adds	r3, #6
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	09db      	lsrs	r3, r3, #7
 800113a:	b2db      	uxtb	r3, r3
 800113c:	b21a      	sxth	r2, r3
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	3307      	adds	r3, #7
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	b21b      	sxth	r3, r3
 8001146:	005b      	lsls	r3, r3, #1
 8001148:	b21b      	sxth	r3, r3
 800114a:	4313      	orrs	r3, r2
 800114c:	b21a      	sxth	r2, r3
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	3308      	adds	r3, #8
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	b21b      	sxth	r3, r3
 8001156:	025b      	lsls	r3, r3, #9
 8001158:	b21b      	sxth	r3, r3
 800115a:	4313      	orrs	r3, r2
 800115c:	b21b      	sxth	r3, r3
 800115e:	b29b      	uxth	r3, r3
 8001160:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001164:	b29a      	uxth	r2, r3
 8001166:	4b43      	ldr	r3, [pc, #268]	@ (8001274 <CRSF_DecodeChannels+0x21c>)
 8001168:	815a      	strh	r2, [r3, #10]
    crsf_data.channels[6]  = (data[8] >> 2 | data[9] << 6) & 0x07FF;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	3308      	adds	r3, #8
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	089b      	lsrs	r3, r3, #2
 8001172:	b2db      	uxtb	r3, r3
 8001174:	b21a      	sxth	r2, r3
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	3309      	adds	r3, #9
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	b21b      	sxth	r3, r3
 800117e:	019b      	lsls	r3, r3, #6
 8001180:	b21b      	sxth	r3, r3
 8001182:	4313      	orrs	r3, r2
 8001184:	b21b      	sxth	r3, r3
 8001186:	b29b      	uxth	r3, r3
 8001188:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800118c:	b29a      	uxth	r2, r3
 800118e:	4b39      	ldr	r3, [pc, #228]	@ (8001274 <CRSF_DecodeChannels+0x21c>)
 8001190:	819a      	strh	r2, [r3, #12]
    crsf_data.channels[7]  = (data[9] >> 5 | data[10] << 3) & 0x07FF;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	3309      	adds	r3, #9
 8001196:	781b      	ldrb	r3, [r3, #0]
 8001198:	095b      	lsrs	r3, r3, #5
 800119a:	b2db      	uxtb	r3, r3
 800119c:	b21a      	sxth	r2, r3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	330a      	adds	r3, #10
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	b21b      	sxth	r3, r3
 80011a6:	00db      	lsls	r3, r3, #3
 80011a8:	b21b      	sxth	r3, r3
 80011aa:	4313      	orrs	r3, r2
 80011ac:	b21b      	sxth	r3, r3
 80011ae:	b29b      	uxth	r3, r3
 80011b0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011b4:	b29a      	uxth	r2, r3
 80011b6:	4b2f      	ldr	r3, [pc, #188]	@ (8001274 <CRSF_DecodeChannels+0x21c>)
 80011b8:	81da      	strh	r2, [r3, #14]
    crsf_data.channels[8]  = (data[11] | data[12] << 8) & 0x07FF;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	330b      	adds	r3, #11
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	b21a      	sxth	r2, r3
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	330c      	adds	r3, #12
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	b21b      	sxth	r3, r3
 80011ca:	021b      	lsls	r3, r3, #8
 80011cc:	b21b      	sxth	r3, r3
 80011ce:	4313      	orrs	r3, r2
 80011d0:	b21b      	sxth	r3, r3
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011d8:	b29a      	uxth	r2, r3
 80011da:	4b26      	ldr	r3, [pc, #152]	@ (8001274 <CRSF_DecodeChannels+0x21c>)
 80011dc:	821a      	strh	r2, [r3, #16]
    crsf_data.channels[9]  = (data[12] >> 3 | data[13] << 5) & 0x07FF;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	330c      	adds	r3, #12
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	08db      	lsrs	r3, r3, #3
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	b21a      	sxth	r2, r3
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	330d      	adds	r3, #13
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	b21b      	sxth	r3, r3
 80011f2:	015b      	lsls	r3, r3, #5
 80011f4:	b21b      	sxth	r3, r3
 80011f6:	4313      	orrs	r3, r2
 80011f8:	b21b      	sxth	r3, r3
 80011fa:	b29b      	uxth	r3, r3
 80011fc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001200:	b29a      	uxth	r2, r3
 8001202:	4b1c      	ldr	r3, [pc, #112]	@ (8001274 <CRSF_DecodeChannels+0x21c>)
 8001204:	825a      	strh	r2, [r3, #18]
    crsf_data.channels[10] = (data[13] >> 6 | data[14] << 2 | data[15] << 10) & 0x07FF;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	330d      	adds	r3, #13
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	099b      	lsrs	r3, r3, #6
 800120e:	b2db      	uxtb	r3, r3
 8001210:	b21a      	sxth	r2, r3
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	330e      	adds	r3, #14
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	b21b      	sxth	r3, r3
 800121a:	009b      	lsls	r3, r3, #2
 800121c:	b21b      	sxth	r3, r3
 800121e:	4313      	orrs	r3, r2
 8001220:	b21a      	sxth	r2, r3
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	330f      	adds	r3, #15
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	b21b      	sxth	r3, r3
 800122a:	029b      	lsls	r3, r3, #10
 800122c:	b21b      	sxth	r3, r3
 800122e:	4313      	orrs	r3, r2
 8001230:	b21b      	sxth	r3, r3
 8001232:	b29b      	uxth	r3, r3
 8001234:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001238:	b29a      	uxth	r2, r3
 800123a:	4b0e      	ldr	r3, [pc, #56]	@ (8001274 <CRSF_DecodeChannels+0x21c>)
 800123c:	829a      	strh	r2, [r3, #20]
    crsf_data.channels[11] = (data[15] >> 1 | data[16] << 7) & 0x07FF;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	330f      	adds	r3, #15
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	085b      	lsrs	r3, r3, #1
 8001246:	b2db      	uxtb	r3, r3
 8001248:	b21a      	sxth	r2, r3
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	3310      	adds	r3, #16
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	b21b      	sxth	r3, r3
 8001252:	01db      	lsls	r3, r3, #7
 8001254:	b21b      	sxth	r3, r3
 8001256:	4313      	orrs	r3, r2
 8001258:	b21b      	sxth	r3, r3
 800125a:	b29b      	uxth	r3, r3
 800125c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001260:	b29a      	uxth	r2, r3
 8001262:	4b04      	ldr	r3, [pc, #16]	@ (8001274 <CRSF_DecodeChannels+0x21c>)
 8001264:	82da      	strh	r2, [r3, #22]
}
 8001266:	bf00      	nop
 8001268:	370c      	adds	r7, #12
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	20000304 	.word	0x20000304

08001278 <CRSF_Process>:

// Process CRSF data in main loop
void CRSF_Process() {
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
    uint16_t bytes_received = CRSF_GetRxCount();
 800127e:	f7ff fed9 	bl	8001034 <CRSF_GetRxCount>
 8001282:	4603      	mov	r3, r0
 8001284:	80bb      	strh	r3, [r7, #4]
    if (bytes_received < 3) return;  // Not enough data for a CRSF packet
 8001286:	88bb      	ldrh	r3, [r7, #4]
 8001288:	2b02      	cmp	r3, #2
 800128a:	d92b      	bls.n	80012e4 <CRSF_Process+0x6c>

    for (uint16_t i = 0; i < bytes_received - 2; i++) {
 800128c:	2300      	movs	r3, #0
 800128e:	80fb      	strh	r3, [r7, #6]
 8001290:	e022      	b.n	80012d8 <CRSF_Process+0x60>
        if (crsf_rx_buffer[i] == 0xEA) {  // Start of an RC packet
 8001292:	88fb      	ldrh	r3, [r7, #6]
 8001294:	4a15      	ldr	r2, [pc, #84]	@ (80012ec <CRSF_Process+0x74>)
 8001296:	5cd3      	ldrb	r3, [r2, r3]
 8001298:	2bea      	cmp	r3, #234	@ 0xea
 800129a:	d11a      	bne.n	80012d2 <CRSF_Process+0x5a>
            uint8_t length = crsf_rx_buffer[i + 1];
 800129c:	88fb      	ldrh	r3, [r7, #6]
 800129e:	3301      	adds	r3, #1
 80012a0:	4a12      	ldr	r2, [pc, #72]	@ (80012ec <CRSF_Process+0x74>)
 80012a2:	5cd3      	ldrb	r3, [r2, r3]
 80012a4:	70fb      	strb	r3, [r7, #3]
            if (length <= (bytes_received - i - 2)) {  // Check if full packet is available
 80012a6:	88ba      	ldrh	r2, [r7, #4]
 80012a8:	88fb      	ldrh	r3, [r7, #6]
 80012aa:	1ad3      	subs	r3, r2, r3
 80012ac:	1e5a      	subs	r2, r3, #1
 80012ae:	78fb      	ldrb	r3, [r7, #3]
 80012b0:	429a      	cmp	r2, r3
 80012b2:	dd0e      	ble.n	80012d2 <CRSF_Process+0x5a>
                uint8_t type = crsf_rx_buffer[i + 2];
 80012b4:	88fb      	ldrh	r3, [r7, #6]
 80012b6:	3302      	adds	r3, #2
 80012b8:	4a0c      	ldr	r2, [pc, #48]	@ (80012ec <CRSF_Process+0x74>)
 80012ba:	5cd3      	ldrb	r3, [r2, r3]
 80012bc:	70bb      	strb	r3, [r7, #2]
                if (type == 0x16) {  // RC Channel Data
 80012be:	78bb      	ldrb	r3, [r7, #2]
 80012c0:	2b16      	cmp	r3, #22
 80012c2:	d106      	bne.n	80012d2 <CRSF_Process+0x5a>
                    CRSF_DecodeChannels(&crsf_rx_buffer[i + 3]);  // Extract channel values
 80012c4:	88fb      	ldrh	r3, [r7, #6]
 80012c6:	3303      	adds	r3, #3
 80012c8:	4a08      	ldr	r2, [pc, #32]	@ (80012ec <CRSF_Process+0x74>)
 80012ca:	4413      	add	r3, r2
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7ff fec3 	bl	8001058 <CRSF_DecodeChannels>
    for (uint16_t i = 0; i < bytes_received - 2; i++) {
 80012d2:	88fb      	ldrh	r3, [r7, #6]
 80012d4:	3301      	adds	r3, #1
 80012d6:	80fb      	strh	r3, [r7, #6]
 80012d8:	88fa      	ldrh	r2, [r7, #6]
 80012da:	88bb      	ldrh	r3, [r7, #4]
 80012dc:	3b02      	subs	r3, #2
 80012de:	429a      	cmp	r2, r3
 80012e0:	dbd7      	blt.n	8001292 <CRSF_Process+0x1a>
 80012e2:	e000      	b.n	80012e6 <CRSF_Process+0x6e>
    if (bytes_received < 3) return;  // Not enough data for a CRSF packet
 80012e4:	bf00      	nop
                }
            }
        }
    }
}
 80012e6:	3708      	adds	r7, #8
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	20000328 	.word	0x20000328

080012f0 <HAL_UART_RxCpltCallback>:
    if (channel >= NUM_CHANNELS) return 1500;  // Return midpoint if out of range
    return 988 + ((crsf_data.channels[channel] * 988) / 2047);  // Scale to 1000-2000µs
}

// Optional: Restart DMA when transmission is complete
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
    if (huart == crsf_huart) {
 80012f8:	4b08      	ldr	r3, [pc, #32]	@ (800131c <HAL_UART_RxCpltCallback+0x2c>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	687a      	ldr	r2, [r7, #4]
 80012fe:	429a      	cmp	r2, r3
 8001300:	d108      	bne.n	8001314 <HAL_UART_RxCpltCallback+0x24>
        CRSF_Process();
 8001302:	f7ff ffb9 	bl	8001278 <CRSF_Process>
        HAL_UART_Receive_DMA(crsf_huart, crsf_rx_buffer, CRSF_BUFFER_SIZE);  // Restart DMA
 8001306:	4b05      	ldr	r3, [pc, #20]	@ (800131c <HAL_UART_RxCpltCallback+0x2c>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	2240      	movs	r2, #64	@ 0x40
 800130c:	4904      	ldr	r1, [pc, #16]	@ (8001320 <HAL_UART_RxCpltCallback+0x30>)
 800130e:	4618      	mov	r0, r3
 8001310:	f007 ffdc 	bl	80092cc <HAL_UART_Receive_DMA>
    }
}
 8001314:	bf00      	nop
 8001316:	3708      	adds	r7, #8
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	20000324 	.word	0x20000324
 8001320:	20000328 	.word	0x20000328

08001324 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b092      	sub	sp, #72	@ 0x48
 8001328:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800132a:	f000 fd2f 	bl	8001d8c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800132e:	f001 fc2a 	bl	8002b86 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001332:	f000 f853 	bl	80013dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001336:	f000 fc4d 	bl	8001bd4 <MX_GPIO_Init>
  MX_DMA_Init();
 800133a:	f000 fbf1 	bl	8001b20 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800133e:	f000 fb2f 	bl	80019a0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001342:	f000 fb5d 	bl	8001a00 <MX_USART2_UART_Init>
  MX_SDMMC1_SD_Init();
 8001346:	f000 f949 	bl	80015dc <MX_SDMMC1_SD_Init>
  MX_USART6_UART_Init();
 800134a:	f000 fbb9 	bl	8001ac0 <MX_USART6_UART_Init>
  MX_SPI1_Init();
 800134e:	f000 f967 	bl	8001620 <MX_SPI1_Init>
  MX_I2C1_Init();
 8001352:	f000 f903 	bl	800155c <MX_I2C1_Init>
  MX_SPI2_Init();
 8001356:	f000 f9a1 	bl	800169c <MX_SPI2_Init>
  MX_TIM1_Init();
 800135a:	f000 f9dd 	bl	8001718 <MX_TIM1_Init>
  MX_UART4_Init();
 800135e:	f000 faef 	bl	8001940 <MX_UART4_Init>
  MX_USART3_UART_Init();
 8001362:	f000 fb7d 	bl	8001a60 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8001366:	f000 f8a7 	bl	80014b8 <MX_ADC1_Init>
  MX_TIM6_Init();
 800136a:	f000 fab3 	bl	80018d4 <MX_TIM6_Init>
  MX_USB_DEVICE_Init();
 800136e:	f00d f8e3 	bl	800e538 <MX_USB_DEVICE_Init>
  MX_FATFS_Init();
 8001372:	f00a feeb 	bl	800c14c <MX_FATFS_Init>
  MX_TIM2_Init();
 8001376:	f000 fa5f 	bl	8001838 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  CRSF_Init(&huart1);
 800137a:	4814      	ldr	r0, [pc, #80]	@ (80013cc <main+0xa8>)
 800137c:	f7ff fe44 	bl	8001008 <CRSF_Init>

  while(BMI_INIT(&hspi1, GPIOB, GPIO_PIN_0, GPIOB, GPIO_PIN_1)){
 8001380:	e002      	b.n	8001388 <main+0x64>
	  HAL_Delay(100);
 8001382:	2064      	movs	r0, #100	@ 0x64
 8001384:	f001 fc5c 	bl	8002c40 <HAL_Delay>
  while(BMI_INIT(&hspi1, GPIOB, GPIO_PIN_0, GPIOB, GPIO_PIN_1)){
 8001388:	2302      	movs	r3, #2
 800138a:	9300      	str	r3, [sp, #0]
 800138c:	4b10      	ldr	r3, [pc, #64]	@ (80013d0 <main+0xac>)
 800138e:	2201      	movs	r2, #1
 8001390:	490f      	ldr	r1, [pc, #60]	@ (80013d0 <main+0xac>)
 8001392:	4810      	ldr	r0, [pc, #64]	@ (80013d4 <main+0xb0>)
 8001394:	f7ff fdc6 	bl	8000f24 <BMI_INIT>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d1f1      	bne.n	8001382 <main+0x5e>
  while (1)
  {
	  /*CRSF_Process();
	  	uint16_t ch0 = CRSF_GetChannel(0);
	  	printf("Ch 0: %d\n", ch0);*/
		snprintf(message, sizeof(message), "BMI correctly initialized");
 800139e:	463b      	mov	r3, r7
 80013a0:	4a0d      	ldr	r2, [pc, #52]	@ (80013d8 <main+0xb4>)
 80013a2:	2140      	movs	r1, #64	@ 0x40
 80013a4:	4618      	mov	r0, r3
 80013a6:	f00e fc27 	bl	800fbf8 <sniprintf>
		CDC_Transmit_FS((uint8_t *)message, strlen(message));
 80013aa:	463b      	mov	r3, r7
 80013ac:	4618      	mov	r0, r3
 80013ae:	f7fe ff87 	bl	80002c0 <strlen>
 80013b2:	4603      	mov	r3, r0
 80013b4:	b29a      	uxth	r2, r3
 80013b6:	463b      	mov	r3, r7
 80013b8:	4611      	mov	r1, r2
 80013ba:	4618      	mov	r0, r3
 80013bc:	f00d f97a 	bl	800e6b4 <CDC_Transmit_FS>

		HAL_Delay(1000);
 80013c0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013c4:	f001 fc3c 	bl	8002c40 <HAL_Delay>
		snprintf(message, sizeof(message), "BMI correctly initialized");
 80013c8:	bf00      	nop
 80013ca:	e7e8      	b.n	800139e <main+0x7a>
 80013cc:	2000071c 	.word	0x2000071c
 80013d0:	40020400 	.word	0x40020400
 80013d4:	20000488 	.word	0x20000488
 80013d8:	08011d38 	.word	0x08011d38

080013dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b094      	sub	sp, #80	@ 0x50
 80013e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013e2:	f107 0320 	add.w	r3, r7, #32
 80013e6:	2230      	movs	r2, #48	@ 0x30
 80013e8:	2100      	movs	r1, #0
 80013ea:	4618      	mov	r0, r3
 80013ec:	f00e fc7d 	bl	800fcea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013f0:	f107 030c 	add.w	r3, r7, #12
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	605a      	str	r2, [r3, #4]
 80013fa:	609a      	str	r2, [r3, #8]
 80013fc:	60da      	str	r2, [r3, #12]
 80013fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001400:	4b2b      	ldr	r3, [pc, #172]	@ (80014b0 <SystemClock_Config+0xd4>)
 8001402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001404:	4a2a      	ldr	r2, [pc, #168]	@ (80014b0 <SystemClock_Config+0xd4>)
 8001406:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800140a:	6413      	str	r3, [r2, #64]	@ 0x40
 800140c:	4b28      	ldr	r3, [pc, #160]	@ (80014b0 <SystemClock_Config+0xd4>)
 800140e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001410:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001414:	60bb      	str	r3, [r7, #8]
 8001416:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001418:	4b26      	ldr	r3, [pc, #152]	@ (80014b4 <SystemClock_Config+0xd8>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a25      	ldr	r2, [pc, #148]	@ (80014b4 <SystemClock_Config+0xd8>)
 800141e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001422:	6013      	str	r3, [r2, #0]
 8001424:	4b23      	ldr	r3, [pc, #140]	@ (80014b4 <SystemClock_Config+0xd8>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800142c:	607b      	str	r3, [r7, #4]
 800142e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001430:	2301      	movs	r3, #1
 8001432:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001434:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001438:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800143a:	2302      	movs	r3, #2
 800143c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800143e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001442:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001444:	2304      	movs	r3, #4
 8001446:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001448:	23d8      	movs	r3, #216	@ 0xd8
 800144a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800144c:	2302      	movs	r3, #2
 800144e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8001450:	2309      	movs	r3, #9
 8001452:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001454:	f107 0320 	add.w	r3, r7, #32
 8001458:	4618      	mov	r0, r3
 800145a:	f004 f985 	bl	8005768 <HAL_RCC_OscConfig>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001464:	f000 fcbe 	bl	8001de4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001468:	f004 f92e 	bl	80056c8 <HAL_PWREx_EnableOverDrive>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001472:	f000 fcb7 	bl	8001de4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001476:	230f      	movs	r3, #15
 8001478:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800147a:	2302      	movs	r3, #2
 800147c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800147e:	2300      	movs	r3, #0
 8001480:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001482:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001486:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001488:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800148c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800148e:	f107 030c 	add.w	r3, r7, #12
 8001492:	2107      	movs	r1, #7
 8001494:	4618      	mov	r0, r3
 8001496:	f004 fc0b 	bl	8005cb0 <HAL_RCC_ClockConfig>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80014a0:	f000 fca0 	bl	8001de4 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 80014a4:	f004 fcf0 	bl	8005e88 <HAL_RCC_EnableCSS>
}
 80014a8:	bf00      	nop
 80014aa:	3750      	adds	r7, #80	@ 0x50
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	40023800 	.word	0x40023800
 80014b4:	40007000 	.word	0x40007000

080014b8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b084      	sub	sp, #16
 80014bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014be:	463b      	mov	r3, r7
 80014c0:	2200      	movs	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
 80014c4:	605a      	str	r2, [r3, #4]
 80014c6:	609a      	str	r2, [r3, #8]
 80014c8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80014ca:	4b21      	ldr	r3, [pc, #132]	@ (8001550 <MX_ADC1_Init+0x98>)
 80014cc:	4a21      	ldr	r2, [pc, #132]	@ (8001554 <MX_ADC1_Init+0x9c>)
 80014ce:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80014d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001550 <MX_ADC1_Init+0x98>)
 80014d2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80014d6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014d8:	4b1d      	ldr	r3, [pc, #116]	@ (8001550 <MX_ADC1_Init+0x98>)
 80014da:	2200      	movs	r2, #0
 80014dc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80014de:	4b1c      	ldr	r3, [pc, #112]	@ (8001550 <MX_ADC1_Init+0x98>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80014e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001550 <MX_ADC1_Init+0x98>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014ea:	4b19      	ldr	r3, [pc, #100]	@ (8001550 <MX_ADC1_Init+0x98>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014f2:	4b17      	ldr	r3, [pc, #92]	@ (8001550 <MX_ADC1_Init+0x98>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014f8:	4b15      	ldr	r3, [pc, #84]	@ (8001550 <MX_ADC1_Init+0x98>)
 80014fa:	4a17      	ldr	r2, [pc, #92]	@ (8001558 <MX_ADC1_Init+0xa0>)
 80014fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014fe:	4b14      	ldr	r3, [pc, #80]	@ (8001550 <MX_ADC1_Init+0x98>)
 8001500:	2200      	movs	r2, #0
 8001502:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001504:	4b12      	ldr	r3, [pc, #72]	@ (8001550 <MX_ADC1_Init+0x98>)
 8001506:	2201      	movs	r2, #1
 8001508:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800150a:	4b11      	ldr	r3, [pc, #68]	@ (8001550 <MX_ADC1_Init+0x98>)
 800150c:	2200      	movs	r2, #0
 800150e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001512:	4b0f      	ldr	r3, [pc, #60]	@ (8001550 <MX_ADC1_Init+0x98>)
 8001514:	2201      	movs	r2, #1
 8001516:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001518:	480d      	ldr	r0, [pc, #52]	@ (8001550 <MX_ADC1_Init+0x98>)
 800151a:	f001 fbb5 	bl	8002c88 <HAL_ADC_Init>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001524:	f000 fc5e 	bl	8001de4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001528:	230a      	movs	r3, #10
 800152a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800152c:	2301      	movs	r3, #1
 800152e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001530:	2300      	movs	r3, #0
 8001532:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001534:	463b      	mov	r3, r7
 8001536:	4619      	mov	r1, r3
 8001538:	4805      	ldr	r0, [pc, #20]	@ (8001550 <MX_ADC1_Init+0x98>)
 800153a:	f001 fbe9 	bl	8002d10 <HAL_ADC_ConfigChannel>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d001      	beq.n	8001548 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001544:	f000 fc4e 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001548:	bf00      	nop
 800154a:	3710      	adds	r7, #16
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20000368 	.word	0x20000368
 8001554:	40012000 	.word	0x40012000
 8001558:	0f000001 	.word	0x0f000001

0800155c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001560:	4b1b      	ldr	r3, [pc, #108]	@ (80015d0 <MX_I2C1_Init+0x74>)
 8001562:	4a1c      	ldr	r2, [pc, #112]	@ (80015d4 <MX_I2C1_Init+0x78>)
 8001564:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 8001566:	4b1a      	ldr	r3, [pc, #104]	@ (80015d0 <MX_I2C1_Init+0x74>)
 8001568:	4a1b      	ldr	r2, [pc, #108]	@ (80015d8 <MX_I2C1_Init+0x7c>)
 800156a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800156c:	4b18      	ldr	r3, [pc, #96]	@ (80015d0 <MX_I2C1_Init+0x74>)
 800156e:	2200      	movs	r2, #0
 8001570:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001572:	4b17      	ldr	r3, [pc, #92]	@ (80015d0 <MX_I2C1_Init+0x74>)
 8001574:	2201      	movs	r2, #1
 8001576:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001578:	4b15      	ldr	r3, [pc, #84]	@ (80015d0 <MX_I2C1_Init+0x74>)
 800157a:	2200      	movs	r2, #0
 800157c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800157e:	4b14      	ldr	r3, [pc, #80]	@ (80015d0 <MX_I2C1_Init+0x74>)
 8001580:	2200      	movs	r2, #0
 8001582:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001584:	4b12      	ldr	r3, [pc, #72]	@ (80015d0 <MX_I2C1_Init+0x74>)
 8001586:	2200      	movs	r2, #0
 8001588:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800158a:	4b11      	ldr	r3, [pc, #68]	@ (80015d0 <MX_I2C1_Init+0x74>)
 800158c:	2200      	movs	r2, #0
 800158e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001590:	4b0f      	ldr	r3, [pc, #60]	@ (80015d0 <MX_I2C1_Init+0x74>)
 8001592:	2200      	movs	r2, #0
 8001594:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001596:	480e      	ldr	r0, [pc, #56]	@ (80015d0 <MX_I2C1_Init+0x74>)
 8001598:	f002 fcda 	bl	8003f50 <HAL_I2C_Init>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80015a2:	f000 fc1f 	bl	8001de4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80015a6:	2100      	movs	r1, #0
 80015a8:	4809      	ldr	r0, [pc, #36]	@ (80015d0 <MX_I2C1_Init+0x74>)
 80015aa:	f002 fd6d 	bl	8004088 <HAL_I2CEx_ConfigAnalogFilter>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80015b4:	f000 fc16 	bl	8001de4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80015b8:	2100      	movs	r1, #0
 80015ba:	4805      	ldr	r0, [pc, #20]	@ (80015d0 <MX_I2C1_Init+0x74>)
 80015bc:	f002 fdaf 	bl	800411e <HAL_I2CEx_ConfigDigitalFilter>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80015c6:	f000 fc0d 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015ca:	bf00      	nop
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	200003b0 	.word	0x200003b0
 80015d4:	40005400 	.word	0x40005400
 80015d8:	20404768 	.word	0x20404768

080015dc <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 80015e0:	4b0d      	ldr	r3, [pc, #52]	@ (8001618 <MX_SDMMC1_SD_Init+0x3c>)
 80015e2:	4a0e      	ldr	r2, [pc, #56]	@ (800161c <MX_SDMMC1_SD_Init+0x40>)
 80015e4:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80015e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001618 <MX_SDMMC1_SD_Init+0x3c>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 80015ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001618 <MX_SDMMC1_SD_Init+0x3c>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80015f2:	4b09      	ldr	r3, [pc, #36]	@ (8001618 <MX_SDMMC1_SD_Init+0x3c>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 80015f8:	4b07      	ldr	r3, [pc, #28]	@ (8001618 <MX_SDMMC1_SD_Init+0x3c>)
 80015fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80015fe:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8001600:	4b05      	ldr	r3, [pc, #20]	@ (8001618 <MX_SDMMC1_SD_Init+0x3c>)
 8001602:	2200      	movs	r2, #0
 8001604:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8001606:	4b04      	ldr	r3, [pc, #16]	@ (8001618 <MX_SDMMC1_SD_Init+0x3c>)
 8001608:	2200      	movs	r2, #0
 800160a:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 800160c:	bf00      	nop
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	20000404 	.word	0x20000404
 800161c:	40012c00 	.word	0x40012c00

08001620 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001624:	4b1b      	ldr	r3, [pc, #108]	@ (8001694 <MX_SPI1_Init+0x74>)
 8001626:	4a1c      	ldr	r2, [pc, #112]	@ (8001698 <MX_SPI1_Init+0x78>)
 8001628:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800162a:	4b1a      	ldr	r3, [pc, #104]	@ (8001694 <MX_SPI1_Init+0x74>)
 800162c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001630:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001632:	4b18      	ldr	r3, [pc, #96]	@ (8001694 <MX_SPI1_Init+0x74>)
 8001634:	2200      	movs	r2, #0
 8001636:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001638:	4b16      	ldr	r3, [pc, #88]	@ (8001694 <MX_SPI1_Init+0x74>)
 800163a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800163e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001640:	4b14      	ldr	r3, [pc, #80]	@ (8001694 <MX_SPI1_Init+0x74>)
 8001642:	2200      	movs	r2, #0
 8001644:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001646:	4b13      	ldr	r3, [pc, #76]	@ (8001694 <MX_SPI1_Init+0x74>)
 8001648:	2200      	movs	r2, #0
 800164a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800164c:	4b11      	ldr	r3, [pc, #68]	@ (8001694 <MX_SPI1_Init+0x74>)
 800164e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001652:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001654:	4b0f      	ldr	r3, [pc, #60]	@ (8001694 <MX_SPI1_Init+0x74>)
 8001656:	2218      	movs	r2, #24
 8001658:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800165a:	4b0e      	ldr	r3, [pc, #56]	@ (8001694 <MX_SPI1_Init+0x74>)
 800165c:	2200      	movs	r2, #0
 800165e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001660:	4b0c      	ldr	r3, [pc, #48]	@ (8001694 <MX_SPI1_Init+0x74>)
 8001662:	2200      	movs	r2, #0
 8001664:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001666:	4b0b      	ldr	r3, [pc, #44]	@ (8001694 <MX_SPI1_Init+0x74>)
 8001668:	2200      	movs	r2, #0
 800166a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800166c:	4b09      	ldr	r3, [pc, #36]	@ (8001694 <MX_SPI1_Init+0x74>)
 800166e:	2207      	movs	r2, #7
 8001670:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001672:	4b08      	ldr	r3, [pc, #32]	@ (8001694 <MX_SPI1_Init+0x74>)
 8001674:	2200      	movs	r2, #0
 8001676:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001678:	4b06      	ldr	r3, [pc, #24]	@ (8001694 <MX_SPI1_Init+0x74>)
 800167a:	2208      	movs	r2, #8
 800167c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800167e:	4805      	ldr	r0, [pc, #20]	@ (8001694 <MX_SPI1_Init+0x74>)
 8001680:	f006 fa45 	bl	8007b0e <HAL_SPI_Init>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800168a:	f000 fbab 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800168e:	bf00      	nop
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	20000488 	.word	0x20000488
 8001698:	40013000 	.word	0x40013000

0800169c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80016a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001710 <MX_SPI2_Init+0x74>)
 80016a2:	4a1c      	ldr	r2, [pc, #112]	@ (8001714 <MX_SPI2_Init+0x78>)
 80016a4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80016a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001710 <MX_SPI2_Init+0x74>)
 80016a8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80016ac:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80016ae:	4b18      	ldr	r3, [pc, #96]	@ (8001710 <MX_SPI2_Init+0x74>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80016b4:	4b16      	ldr	r3, [pc, #88]	@ (8001710 <MX_SPI2_Init+0x74>)
 80016b6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80016ba:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016bc:	4b14      	ldr	r3, [pc, #80]	@ (8001710 <MX_SPI2_Init+0x74>)
 80016be:	2200      	movs	r2, #0
 80016c0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016c2:	4b13      	ldr	r3, [pc, #76]	@ (8001710 <MX_SPI2_Init+0x74>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80016c8:	4b11      	ldr	r3, [pc, #68]	@ (8001710 <MX_SPI2_Init+0x74>)
 80016ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016ce:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80016d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001710 <MX_SPI2_Init+0x74>)
 80016d2:	2228      	movs	r2, #40	@ 0x28
 80016d4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001710 <MX_SPI2_Init+0x74>)
 80016d8:	2200      	movs	r2, #0
 80016da:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80016dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001710 <MX_SPI2_Init+0x74>)
 80016de:	2200      	movs	r2, #0
 80016e0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001710 <MX_SPI2_Init+0x74>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80016e8:	4b09      	ldr	r3, [pc, #36]	@ (8001710 <MX_SPI2_Init+0x74>)
 80016ea:	2207      	movs	r2, #7
 80016ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80016ee:	4b08      	ldr	r3, [pc, #32]	@ (8001710 <MX_SPI2_Init+0x74>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80016f4:	4b06      	ldr	r3, [pc, #24]	@ (8001710 <MX_SPI2_Init+0x74>)
 80016f6:	2208      	movs	r2, #8
 80016f8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80016fa:	4805      	ldr	r0, [pc, #20]	@ (8001710 <MX_SPI2_Init+0x74>)
 80016fc:	f006 fa07 	bl	8007b0e <HAL_SPI_Init>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001706:	f000 fb6d 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800170a:	bf00      	nop
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	200004ec 	.word	0x200004ec
 8001714:	40003800 	.word	0x40003800

08001718 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b096      	sub	sp, #88	@ 0x58
 800171c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800171e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	605a      	str	r2, [r3, #4]
 8001728:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800172a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800172e:	2200      	movs	r2, #0
 8001730:	601a      	str	r2, [r3, #0]
 8001732:	605a      	str	r2, [r3, #4]
 8001734:	609a      	str	r2, [r3, #8]
 8001736:	60da      	str	r2, [r3, #12]
 8001738:	611a      	str	r2, [r3, #16]
 800173a:	615a      	str	r2, [r3, #20]
 800173c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800173e:	1d3b      	adds	r3, r7, #4
 8001740:	222c      	movs	r2, #44	@ 0x2c
 8001742:	2100      	movs	r1, #0
 8001744:	4618      	mov	r0, r3
 8001746:	f00e fad0 	bl	800fcea <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800174a:	4b39      	ldr	r3, [pc, #228]	@ (8001830 <MX_TIM1_Init+0x118>)
 800174c:	4a39      	ldr	r2, [pc, #228]	@ (8001834 <MX_TIM1_Init+0x11c>)
 800174e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001750:	4b37      	ldr	r3, [pc, #220]	@ (8001830 <MX_TIM1_Init+0x118>)
 8001752:	2200      	movs	r2, #0
 8001754:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001756:	4b36      	ldr	r3, [pc, #216]	@ (8001830 <MX_TIM1_Init+0x118>)
 8001758:	2200      	movs	r2, #0
 800175a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800175c:	4b34      	ldr	r3, [pc, #208]	@ (8001830 <MX_TIM1_Init+0x118>)
 800175e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001762:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001764:	4b32      	ldr	r3, [pc, #200]	@ (8001830 <MX_TIM1_Init+0x118>)
 8001766:	2200      	movs	r2, #0
 8001768:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800176a:	4b31      	ldr	r3, [pc, #196]	@ (8001830 <MX_TIM1_Init+0x118>)
 800176c:	2200      	movs	r2, #0
 800176e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001770:	4b2f      	ldr	r3, [pc, #188]	@ (8001830 <MX_TIM1_Init+0x118>)
 8001772:	2280      	movs	r2, #128	@ 0x80
 8001774:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001776:	482e      	ldr	r0, [pc, #184]	@ (8001830 <MX_TIM1_Init+0x118>)
 8001778:	f006 fe75 	bl	8008466 <HAL_TIM_PWM_Init>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001782:	f000 fb2f 	bl	8001de4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001786:	2300      	movs	r3, #0
 8001788:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800178a:	2300      	movs	r3, #0
 800178c:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800178e:	2300      	movs	r3, #0
 8001790:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001792:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001796:	4619      	mov	r1, r3
 8001798:	4825      	ldr	r0, [pc, #148]	@ (8001830 <MX_TIM1_Init+0x118>)
 800179a:	f007 fc3d 	bl	8009018 <HAL_TIMEx_MasterConfigSynchronization>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80017a4:	f000 fb1e 	bl	8001de4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017a8:	2360      	movs	r3, #96	@ 0x60
 80017aa:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80017ac:	2300      	movs	r3, #0
 80017ae:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017b0:	2300      	movs	r3, #0
 80017b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80017b4:	2300      	movs	r3, #0
 80017b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017b8:	2300      	movs	r3, #0
 80017ba:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80017bc:	2300      	movs	r3, #0
 80017be:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80017c0:	2300      	movs	r3, #0
 80017c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017c4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80017c8:	2200      	movs	r2, #0
 80017ca:	4619      	mov	r1, r3
 80017cc:	4818      	ldr	r0, [pc, #96]	@ (8001830 <MX_TIM1_Init+0x118>)
 80017ce:	f006 fea1 	bl	8008514 <HAL_TIM_PWM_ConfigChannel>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80017d8:	f000 fb04 	bl	8001de4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80017dc:	2300      	movs	r3, #0
 80017de:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80017e0:	2300      	movs	r3, #0
 80017e2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80017e4:	2300      	movs	r3, #0
 80017e6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80017e8:	2300      	movs	r3, #0
 80017ea:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80017ec:	2300      	movs	r3, #0
 80017ee:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80017f0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017f4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80017f6:	2300      	movs	r3, #0
 80017f8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80017fa:	2300      	movs	r3, #0
 80017fc:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80017fe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001802:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001804:	2300      	movs	r3, #0
 8001806:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001808:	2300      	movs	r3, #0
 800180a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800180c:	1d3b      	adds	r3, r7, #4
 800180e:	4619      	mov	r1, r3
 8001810:	4807      	ldr	r0, [pc, #28]	@ (8001830 <MX_TIM1_Init+0x118>)
 8001812:	f007 fc8f 	bl	8009134 <HAL_TIMEx_ConfigBreakDeadTime>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 800181c:	f000 fae2 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001820:	4803      	ldr	r0, [pc, #12]	@ (8001830 <MX_TIM1_Init+0x118>)
 8001822:	f000 fd47 	bl	80022b4 <HAL_TIM_MspPostInit>

}
 8001826:	bf00      	nop
 8001828:	3758      	adds	r7, #88	@ 0x58
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	20000550 	.word	0x20000550
 8001834:	40010000 	.word	0x40010000

08001838 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b088      	sub	sp, #32
 800183c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800183e:	f107 0310 	add.w	r3, r7, #16
 8001842:	2200      	movs	r2, #0
 8001844:	601a      	str	r2, [r3, #0]
 8001846:	605a      	str	r2, [r3, #4]
 8001848:	609a      	str	r2, [r3, #8]
 800184a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800184c:	1d3b      	adds	r3, r7, #4
 800184e:	2200      	movs	r2, #0
 8001850:	601a      	str	r2, [r3, #0]
 8001852:	605a      	str	r2, [r3, #4]
 8001854:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001856:	4b1e      	ldr	r3, [pc, #120]	@ (80018d0 <MX_TIM2_Init+0x98>)
 8001858:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800185c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 107;
 800185e:	4b1c      	ldr	r3, [pc, #112]	@ (80018d0 <MX_TIM2_Init+0x98>)
 8001860:	226b      	movs	r2, #107	@ 0x6b
 8001862:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001864:	4b1a      	ldr	r3, [pc, #104]	@ (80018d0 <MX_TIM2_Init+0x98>)
 8001866:	2200      	movs	r2, #0
 8001868:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800186a:	4b19      	ldr	r3, [pc, #100]	@ (80018d0 <MX_TIM2_Init+0x98>)
 800186c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001870:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001872:	4b17      	ldr	r3, [pc, #92]	@ (80018d0 <MX_TIM2_Init+0x98>)
 8001874:	2200      	movs	r2, #0
 8001876:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001878:	4b15      	ldr	r3, [pc, #84]	@ (80018d0 <MX_TIM2_Init+0x98>)
 800187a:	2280      	movs	r2, #128	@ 0x80
 800187c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800187e:	4814      	ldr	r0, [pc, #80]	@ (80018d0 <MX_TIM2_Init+0x98>)
 8001880:	f006 fd9a 	bl	80083b8 <HAL_TIM_Base_Init>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d001      	beq.n	800188e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800188a:	f000 faab 	bl	8001de4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800188e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001892:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001894:	f107 0310 	add.w	r3, r7, #16
 8001898:	4619      	mov	r1, r3
 800189a:	480d      	ldr	r0, [pc, #52]	@ (80018d0 <MX_TIM2_Init+0x98>)
 800189c:	f006 ff4e 	bl	800873c <HAL_TIM_ConfigClockSource>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80018a6:	f000 fa9d 	bl	8001de4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018aa:	2300      	movs	r3, #0
 80018ac:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018ae:	2300      	movs	r3, #0
 80018b0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80018b2:	1d3b      	adds	r3, r7, #4
 80018b4:	4619      	mov	r1, r3
 80018b6:	4806      	ldr	r0, [pc, #24]	@ (80018d0 <MX_TIM2_Init+0x98>)
 80018b8:	f007 fbae 	bl	8009018 <HAL_TIMEx_MasterConfigSynchronization>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80018c2:	f000 fa8f 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80018c6:	bf00      	nop
 80018c8:	3720      	adds	r7, #32
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	2000059c 	.word	0x2000059c

080018d4 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b084      	sub	sp, #16
 80018d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018da:	1d3b      	adds	r3, r7, #4
 80018dc:	2200      	movs	r2, #0
 80018de:	601a      	str	r2, [r3, #0]
 80018e0:	605a      	str	r2, [r3, #4]
 80018e2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80018e4:	4b14      	ldr	r3, [pc, #80]	@ (8001938 <MX_TIM6_Init+0x64>)
 80018e6:	4a15      	ldr	r2, [pc, #84]	@ (800193c <MX_TIM6_Init+0x68>)
 80018e8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 80018ea:	4b13      	ldr	r3, [pc, #76]	@ (8001938 <MX_TIM6_Init+0x64>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018f0:	4b11      	ldr	r3, [pc, #68]	@ (8001938 <MX_TIM6_Init+0x64>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80018f6:	4b10      	ldr	r3, [pc, #64]	@ (8001938 <MX_TIM6_Init+0x64>)
 80018f8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018fc:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001938 <MX_TIM6_Init+0x64>)
 8001900:	2200      	movs	r2, #0
 8001902:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001904:	480c      	ldr	r0, [pc, #48]	@ (8001938 <MX_TIM6_Init+0x64>)
 8001906:	f006 fd57 	bl	80083b8 <HAL_TIM_Base_Init>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001910:	f000 fa68 	bl	8001de4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001914:	2300      	movs	r3, #0
 8001916:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001918:	2300      	movs	r3, #0
 800191a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800191c:	1d3b      	adds	r3, r7, #4
 800191e:	4619      	mov	r1, r3
 8001920:	4805      	ldr	r0, [pc, #20]	@ (8001938 <MX_TIM6_Init+0x64>)
 8001922:	f007 fb79 	bl	8009018 <HAL_TIMEx_MasterConfigSynchronization>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800192c:	f000 fa5a 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001930:	bf00      	nop
 8001932:	3710      	adds	r7, #16
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	200005e8 	.word	0x200005e8
 800193c:	40001000 	.word	0x40001000

08001940 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001944:	4b14      	ldr	r3, [pc, #80]	@ (8001998 <MX_UART4_Init+0x58>)
 8001946:	4a15      	ldr	r2, [pc, #84]	@ (800199c <MX_UART4_Init+0x5c>)
 8001948:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800194a:	4b13      	ldr	r3, [pc, #76]	@ (8001998 <MX_UART4_Init+0x58>)
 800194c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001950:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001952:	4b11      	ldr	r3, [pc, #68]	@ (8001998 <MX_UART4_Init+0x58>)
 8001954:	2200      	movs	r2, #0
 8001956:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001958:	4b0f      	ldr	r3, [pc, #60]	@ (8001998 <MX_UART4_Init+0x58>)
 800195a:	2200      	movs	r2, #0
 800195c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800195e:	4b0e      	ldr	r3, [pc, #56]	@ (8001998 <MX_UART4_Init+0x58>)
 8001960:	2200      	movs	r2, #0
 8001962:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001964:	4b0c      	ldr	r3, [pc, #48]	@ (8001998 <MX_UART4_Init+0x58>)
 8001966:	220c      	movs	r2, #12
 8001968:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800196a:	4b0b      	ldr	r3, [pc, #44]	@ (8001998 <MX_UART4_Init+0x58>)
 800196c:	2200      	movs	r2, #0
 800196e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001970:	4b09      	ldr	r3, [pc, #36]	@ (8001998 <MX_UART4_Init+0x58>)
 8001972:	2200      	movs	r2, #0
 8001974:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001976:	4b08      	ldr	r3, [pc, #32]	@ (8001998 <MX_UART4_Init+0x58>)
 8001978:	2200      	movs	r2, #0
 800197a:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800197c:	4b06      	ldr	r3, [pc, #24]	@ (8001998 <MX_UART4_Init+0x58>)
 800197e:	2200      	movs	r2, #0
 8001980:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001982:	4805      	ldr	r0, [pc, #20]	@ (8001998 <MX_UART4_Init+0x58>)
 8001984:	f007 fc54 	bl	8009230 <HAL_UART_Init>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 800198e:	f000 fa29 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001992:	bf00      	nop
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	20000694 	.word	0x20000694
 800199c:	40004c00 	.word	0x40004c00

080019a0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80019a4:	4b14      	ldr	r3, [pc, #80]	@ (80019f8 <MX_USART1_UART_Init+0x58>)
 80019a6:	4a15      	ldr	r2, [pc, #84]	@ (80019fc <MX_USART1_UART_Init+0x5c>)
 80019a8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80019aa:	4b13      	ldr	r3, [pc, #76]	@ (80019f8 <MX_USART1_UART_Init+0x58>)
 80019ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019b0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019b2:	4b11      	ldr	r3, [pc, #68]	@ (80019f8 <MX_USART1_UART_Init+0x58>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80019b8:	4b0f      	ldr	r3, [pc, #60]	@ (80019f8 <MX_USART1_UART_Init+0x58>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80019be:	4b0e      	ldr	r3, [pc, #56]	@ (80019f8 <MX_USART1_UART_Init+0x58>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80019c4:	4b0c      	ldr	r3, [pc, #48]	@ (80019f8 <MX_USART1_UART_Init+0x58>)
 80019c6:	220c      	movs	r2, #12
 80019c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019ca:	4b0b      	ldr	r3, [pc, #44]	@ (80019f8 <MX_USART1_UART_Init+0x58>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80019d0:	4b09      	ldr	r3, [pc, #36]	@ (80019f8 <MX_USART1_UART_Init+0x58>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019d6:	4b08      	ldr	r3, [pc, #32]	@ (80019f8 <MX_USART1_UART_Init+0x58>)
 80019d8:	2200      	movs	r2, #0
 80019da:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019dc:	4b06      	ldr	r3, [pc, #24]	@ (80019f8 <MX_USART1_UART_Init+0x58>)
 80019de:	2200      	movs	r2, #0
 80019e0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80019e2:	4805      	ldr	r0, [pc, #20]	@ (80019f8 <MX_USART1_UART_Init+0x58>)
 80019e4:	f007 fc24 	bl	8009230 <HAL_UART_Init>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80019ee:	f000 f9f9 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019f2:	bf00      	nop
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	2000071c 	.word	0x2000071c
 80019fc:	40011000 	.word	0x40011000

08001a00 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a04:	4b14      	ldr	r3, [pc, #80]	@ (8001a58 <MX_USART2_UART_Init+0x58>)
 8001a06:	4a15      	ldr	r2, [pc, #84]	@ (8001a5c <MX_USART2_UART_Init+0x5c>)
 8001a08:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a0a:	4b13      	ldr	r3, [pc, #76]	@ (8001a58 <MX_USART2_UART_Init+0x58>)
 8001a0c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a10:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a12:	4b11      	ldr	r3, [pc, #68]	@ (8001a58 <MX_USART2_UART_Init+0x58>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a18:	4b0f      	ldr	r3, [pc, #60]	@ (8001a58 <MX_USART2_UART_Init+0x58>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a1e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a58 <MX_USART2_UART_Init+0x58>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a24:	4b0c      	ldr	r3, [pc, #48]	@ (8001a58 <MX_USART2_UART_Init+0x58>)
 8001a26:	220c      	movs	r2, #12
 8001a28:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a2a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a58 <MX_USART2_UART_Init+0x58>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a30:	4b09      	ldr	r3, [pc, #36]	@ (8001a58 <MX_USART2_UART_Init+0x58>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a36:	4b08      	ldr	r3, [pc, #32]	@ (8001a58 <MX_USART2_UART_Init+0x58>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a3c:	4b06      	ldr	r3, [pc, #24]	@ (8001a58 <MX_USART2_UART_Init+0x58>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a42:	4805      	ldr	r0, [pc, #20]	@ (8001a58 <MX_USART2_UART_Init+0x58>)
 8001a44:	f007 fbf4 	bl	8009230 <HAL_UART_Init>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001a4e:	f000 f9c9 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a52:	bf00      	nop
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	200007a4 	.word	0x200007a4
 8001a5c:	40004400 	.word	0x40004400

08001a60 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001a64:	4b14      	ldr	r3, [pc, #80]	@ (8001ab8 <MX_USART3_UART_Init+0x58>)
 8001a66:	4a15      	ldr	r2, [pc, #84]	@ (8001abc <MX_USART3_UART_Init+0x5c>)
 8001a68:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001a6a:	4b13      	ldr	r3, [pc, #76]	@ (8001ab8 <MX_USART3_UART_Init+0x58>)
 8001a6c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a70:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001a72:	4b11      	ldr	r3, [pc, #68]	@ (8001ab8 <MX_USART3_UART_Init+0x58>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001a78:	4b0f      	ldr	r3, [pc, #60]	@ (8001ab8 <MX_USART3_UART_Init+0x58>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001a7e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ab8 <MX_USART3_UART_Init+0x58>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001a84:	4b0c      	ldr	r3, [pc, #48]	@ (8001ab8 <MX_USART3_UART_Init+0x58>)
 8001a86:	220c      	movs	r2, #12
 8001a88:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a8a:	4b0b      	ldr	r3, [pc, #44]	@ (8001ab8 <MX_USART3_UART_Init+0x58>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a90:	4b09      	ldr	r3, [pc, #36]	@ (8001ab8 <MX_USART3_UART_Init+0x58>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a96:	4b08      	ldr	r3, [pc, #32]	@ (8001ab8 <MX_USART3_UART_Init+0x58>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a9c:	4b06      	ldr	r3, [pc, #24]	@ (8001ab8 <MX_USART3_UART_Init+0x58>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001aa2:	4805      	ldr	r0, [pc, #20]	@ (8001ab8 <MX_USART3_UART_Init+0x58>)
 8001aa4:	f007 fbc4 	bl	8009230 <HAL_UART_Init>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d001      	beq.n	8001ab2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001aae:	f000 f999 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	2000082c 	.word	0x2000082c
 8001abc:	40004800 	.word	0x40004800

08001ac0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001ac4:	4b14      	ldr	r3, [pc, #80]	@ (8001b18 <MX_USART6_UART_Init+0x58>)
 8001ac6:	4a15      	ldr	r2, [pc, #84]	@ (8001b1c <MX_USART6_UART_Init+0x5c>)
 8001ac8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001aca:	4b13      	ldr	r3, [pc, #76]	@ (8001b18 <MX_USART6_UART_Init+0x58>)
 8001acc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ad0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001ad2:	4b11      	ldr	r3, [pc, #68]	@ (8001b18 <MX_USART6_UART_Init+0x58>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001ad8:	4b0f      	ldr	r3, [pc, #60]	@ (8001b18 <MX_USART6_UART_Init+0x58>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001ade:	4b0e      	ldr	r3, [pc, #56]	@ (8001b18 <MX_USART6_UART_Init+0x58>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8001b18 <MX_USART6_UART_Init+0x58>)
 8001ae6:	220c      	movs	r2, #12
 8001ae8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001aea:	4b0b      	ldr	r3, [pc, #44]	@ (8001b18 <MX_USART6_UART_Init+0x58>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001af0:	4b09      	ldr	r3, [pc, #36]	@ (8001b18 <MX_USART6_UART_Init+0x58>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001af6:	4b08      	ldr	r3, [pc, #32]	@ (8001b18 <MX_USART6_UART_Init+0x58>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001afc:	4b06      	ldr	r3, [pc, #24]	@ (8001b18 <MX_USART6_UART_Init+0x58>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001b02:	4805      	ldr	r0, [pc, #20]	@ (8001b18 <MX_USART6_UART_Init+0x58>)
 8001b04:	f007 fb94 	bl	8009230 <HAL_UART_Init>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8001b0e:	f000 f969 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001b12:	bf00      	nop
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	200008b4 	.word	0x200008b4
 8001b1c:	40011400 	.word	0x40011400

08001b20 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001b26:	4b2a      	ldr	r3, [pc, #168]	@ (8001bd0 <MX_DMA_Init+0xb0>)
 8001b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2a:	4a29      	ldr	r2, [pc, #164]	@ (8001bd0 <MX_DMA_Init+0xb0>)
 8001b2c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001b30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b32:	4b27      	ldr	r3, [pc, #156]	@ (8001bd0 <MX_DMA_Init+0xb0>)
 8001b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b3a:	607b      	str	r3, [r7, #4]
 8001b3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b3e:	4b24      	ldr	r3, [pc, #144]	@ (8001bd0 <MX_DMA_Init+0xb0>)
 8001b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b42:	4a23      	ldr	r2, [pc, #140]	@ (8001bd0 <MX_DMA_Init+0xb0>)
 8001b44:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b48:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b4a:	4b21      	ldr	r3, [pc, #132]	@ (8001bd0 <MX_DMA_Init+0xb0>)
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b52:	603b      	str	r3, [r7, #0]
 8001b54:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001b56:	2200      	movs	r2, #0
 8001b58:	2100      	movs	r1, #0
 8001b5a:	200c      	movs	r0, #12
 8001b5c:	f001 fc03 	bl	8003366 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001b60:	200c      	movs	r0, #12
 8001b62:	f001 fc1c 	bl	800339e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8001b66:	2200      	movs	r2, #0
 8001b68:	2100      	movs	r1, #0
 8001b6a:	200d      	movs	r0, #13
 8001b6c:	f001 fbfb 	bl	8003366 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001b70:	200d      	movs	r0, #13
 8001b72:	f001 fc14 	bl	800339e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001b76:	2200      	movs	r2, #0
 8001b78:	2100      	movs	r1, #0
 8001b7a:	2010      	movs	r0, #16
 8001b7c:	f001 fbf3 	bl	8003366 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001b80:	2010      	movs	r0, #16
 8001b82:	f001 fc0c 	bl	800339e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001b86:	2200      	movs	r2, #0
 8001b88:	2100      	movs	r1, #0
 8001b8a:	2039      	movs	r0, #57	@ 0x39
 8001b8c:	f001 fbeb 	bl	8003366 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001b90:	2039      	movs	r0, #57	@ 0x39
 8001b92:	f001 fc04 	bl	800339e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001b96:	2200      	movs	r2, #0
 8001b98:	2100      	movs	r1, #0
 8001b9a:	203a      	movs	r0, #58	@ 0x3a
 8001b9c:	f001 fbe3 	bl	8003366 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001ba0:	203a      	movs	r0, #58	@ 0x3a
 8001ba2:	f001 fbfc 	bl	800339e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	2100      	movs	r1, #0
 8001baa:	203b      	movs	r0, #59	@ 0x3b
 8001bac:	f001 fbdb 	bl	8003366 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001bb0:	203b      	movs	r0, #59	@ 0x3b
 8001bb2:	f001 fbf4 	bl	800339e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	2100      	movs	r1, #0
 8001bba:	2046      	movs	r0, #70	@ 0x46
 8001bbc:	f001 fbd3 	bl	8003366 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001bc0:	2046      	movs	r0, #70	@ 0x46
 8001bc2:	f001 fbec 	bl	800339e <HAL_NVIC_EnableIRQ>

}
 8001bc6:	bf00      	nop
 8001bc8:	3708      	adds	r7, #8
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	40023800 	.word	0x40023800

08001bd4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b08a      	sub	sp, #40	@ 0x28
 8001bd8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bda:	f107 0314 	add.w	r3, r7, #20
 8001bde:	2200      	movs	r2, #0
 8001be0:	601a      	str	r2, [r3, #0]
 8001be2:	605a      	str	r2, [r3, #4]
 8001be4:	609a      	str	r2, [r3, #8]
 8001be6:	60da      	str	r2, [r3, #12]
 8001be8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bea:	4b64      	ldr	r3, [pc, #400]	@ (8001d7c <MX_GPIO_Init+0x1a8>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bee:	4a63      	ldr	r2, [pc, #396]	@ (8001d7c <MX_GPIO_Init+0x1a8>)
 8001bf0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bf6:	4b61      	ldr	r3, [pc, #388]	@ (8001d7c <MX_GPIO_Init+0x1a8>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bfe:	613b      	str	r3, [r7, #16]
 8001c00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c02:	4b5e      	ldr	r3, [pc, #376]	@ (8001d7c <MX_GPIO_Init+0x1a8>)
 8001c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c06:	4a5d      	ldr	r2, [pc, #372]	@ (8001d7c <MX_GPIO_Init+0x1a8>)
 8001c08:	f043 0304 	orr.w	r3, r3, #4
 8001c0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c0e:	4b5b      	ldr	r3, [pc, #364]	@ (8001d7c <MX_GPIO_Init+0x1a8>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c12:	f003 0304 	and.w	r3, r3, #4
 8001c16:	60fb      	str	r3, [r7, #12]
 8001c18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c1a:	4b58      	ldr	r3, [pc, #352]	@ (8001d7c <MX_GPIO_Init+0x1a8>)
 8001c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c1e:	4a57      	ldr	r2, [pc, #348]	@ (8001d7c <MX_GPIO_Init+0x1a8>)
 8001c20:	f043 0301 	orr.w	r3, r3, #1
 8001c24:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c26:	4b55      	ldr	r3, [pc, #340]	@ (8001d7c <MX_GPIO_Init+0x1a8>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2a:	f003 0301 	and.w	r3, r3, #1
 8001c2e:	60bb      	str	r3, [r7, #8]
 8001c30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c32:	4b52      	ldr	r3, [pc, #328]	@ (8001d7c <MX_GPIO_Init+0x1a8>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c36:	4a51      	ldr	r2, [pc, #324]	@ (8001d7c <MX_GPIO_Init+0x1a8>)
 8001c38:	f043 0302 	orr.w	r3, r3, #2
 8001c3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c3e:	4b4f      	ldr	r3, [pc, #316]	@ (8001d7c <MX_GPIO_Init+0x1a8>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c42:	f003 0302 	and.w	r3, r3, #2
 8001c46:	607b      	str	r3, [r7, #4]
 8001c48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c4a:	4b4c      	ldr	r3, [pc, #304]	@ (8001d7c <MX_GPIO_Init+0x1a8>)
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4e:	4a4b      	ldr	r2, [pc, #300]	@ (8001d7c <MX_GPIO_Init+0x1a8>)
 8001c50:	f043 0308 	orr.w	r3, r3, #8
 8001c54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c56:	4b49      	ldr	r3, [pc, #292]	@ (8001d7c <MX_GPIO_Init+0x1a8>)
 8001c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5a:	f003 0308 	and.w	r3, r3, #8
 8001c5e:	603b      	str	r3, [r7, #0]
 8001c60:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RGB_R_Pin|BARO_CS_Pin, GPIO_PIN_SET);
 8001c62:	2201      	movs	r2, #1
 8001c64:	2118      	movs	r1, #24
 8001c66:	4846      	ldr	r0, [pc, #280]	@ (8001d80 <MX_GPIO_Init+0x1ac>)
 8001c68:	f002 f958 	bl	8003f1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GYRO_CS_Pin|ACCEL_CS_Pin|CS_EXT_3_Pin|CS_EXT_2_Pin
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	f240 313b 	movw	r1, #827	@ 0x33b
 8001c72:	4844      	ldr	r0, [pc, #272]	@ (8001d84 <MX_GPIO_Init+0x1b0>)
 8001c74:	f002 f952 	bl	8003f1c <HAL_GPIO_WritePin>
                          |CS_EXT_1_Pin|RGB_B_Pin|RGB_G_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SERVO1_Pin|SERVO2_Pin|SERVO3_Pin|SERVO4_Pin, GPIO_PIN_RESET);
 8001c78:	2200      	movs	r2, #0
 8001c7a:	f24d 0104 	movw	r1, #53252	@ 0xd004
 8001c7e:	4841      	ldr	r0, [pc, #260]	@ (8001d84 <MX_GPIO_Init+0x1b0>)
 8001c80:	f002 f94c 	bl	8003f1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SERVO7_Pin|SEVO5_Pin|SERVO6_Pin, GPIO_PIN_RESET);
 8001c84:	2200      	movs	r2, #0
 8001c86:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8001c8a:	483f      	ldr	r0, [pc, #252]	@ (8001d88 <MX_GPIO_Init+0x1b4>)
 8001c8c:	f002 f946 	bl	8003f1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RGB_R_Pin */
  GPIO_InitStruct.Pin = RGB_R_Pin;
 8001c90:	2308      	movs	r3, #8
 8001c92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001c94:	2311      	movs	r3, #17
 8001c96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RGB_R_GPIO_Port, &GPIO_InitStruct);
 8001ca0:	f107 0314 	add.w	r3, r7, #20
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	4836      	ldr	r0, [pc, #216]	@ (8001d80 <MX_GPIO_Init+0x1ac>)
 8001ca8:	f001 ff84 	bl	8003bb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CD_Pin */
  GPIO_InitStruct.Pin = SD_CD_Pin;
 8001cac:	2310      	movs	r3, #16
 8001cae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SD_CD_GPIO_Port, &GPIO_InitStruct);
 8001cb8:	f107 0314 	add.w	r3, r7, #20
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	4832      	ldr	r0, [pc, #200]	@ (8001d88 <MX_GPIO_Init+0x1b4>)
 8001cc0:	f001 ff78 	bl	8003bb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BARO_CS_Pin */
  GPIO_InitStruct.Pin = BARO_CS_Pin;
 8001cc4:	2310      	movs	r3, #16
 8001cc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BARO_CS_GPIO_Port, &GPIO_InitStruct);
 8001cd4:	f107 0314 	add.w	r3, r7, #20
 8001cd8:	4619      	mov	r1, r3
 8001cda:	4829      	ldr	r0, [pc, #164]	@ (8001d80 <MX_GPIO_Init+0x1ac>)
 8001cdc:	f001 ff6a 	bl	8003bb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : GYRO_CS_Pin ACCEL_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin|ACCEL_CS_Pin;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cec:	2300      	movs	r3, #0
 8001cee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cf0:	f107 0314 	add.w	r3, r7, #20
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	4823      	ldr	r0, [pc, #140]	@ (8001d84 <MX_GPIO_Init+0x1b0>)
 8001cf8:	f001 ff5c 	bl	8003bb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SERVO1_Pin SERVO2_Pin SERVO3_Pin SERVO4_Pin */
  GPIO_InitStruct.Pin = SERVO1_Pin|SERVO2_Pin|SERVO3_Pin|SERVO4_Pin;
 8001cfc:	f24d 0304 	movw	r3, #53252	@ 0xd004
 8001d00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d02:	2301      	movs	r3, #1
 8001d04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d06:	2300      	movs	r3, #0
 8001d08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d0e:	f107 0314 	add.w	r3, r7, #20
 8001d12:	4619      	mov	r1, r3
 8001d14:	481b      	ldr	r0, [pc, #108]	@ (8001d84 <MX_GPIO_Init+0x1b0>)
 8001d16:	f001 ff4d 	bl	8003bb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SERVO7_Pin SEVO5_Pin SERVO6_Pin */
  GPIO_InitStruct.Pin = SERVO7_Pin|SEVO5_Pin|SERVO6_Pin;
 8001d1a:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001d1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d20:	2301      	movs	r3, #1
 8001d22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d24:	2300      	movs	r3, #0
 8001d26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d28:	2303      	movs	r3, #3
 8001d2a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d2c:	f107 0314 	add.w	r3, r7, #20
 8001d30:	4619      	mov	r1, r3
 8001d32:	4815      	ldr	r0, [pc, #84]	@ (8001d88 <MX_GPIO_Init+0x1b4>)
 8001d34:	f001 ff3e 	bl	8003bb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_EXT_3_Pin CS_EXT_2_Pin CS_EXT_1_Pin */
  GPIO_InitStruct.Pin = CS_EXT_3_Pin|CS_EXT_2_Pin|CS_EXT_1_Pin;
 8001d38:	2338      	movs	r3, #56	@ 0x38
 8001d3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d40:	2301      	movs	r3, #1
 8001d42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d44:	2300      	movs	r3, #0
 8001d46:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d48:	f107 0314 	add.w	r3, r7, #20
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	480d      	ldr	r0, [pc, #52]	@ (8001d84 <MX_GPIO_Init+0x1b0>)
 8001d50:	f001 ff30 	bl	8003bb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RGB_B_Pin RGB_G_Pin */
  GPIO_InitStruct.Pin = RGB_B_Pin|RGB_G_Pin;
 8001d54:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001d5a:	2311      	movs	r3, #17
 8001d5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d62:	2300      	movs	r3, #0
 8001d64:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d66:	f107 0314 	add.w	r3, r7, #20
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	4805      	ldr	r0, [pc, #20]	@ (8001d84 <MX_GPIO_Init+0x1b0>)
 8001d6e:	f001 ff21 	bl	8003bb4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d72:	bf00      	nop
 8001d74:	3728      	adds	r7, #40	@ 0x28
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	40023800 	.word	0x40023800
 8001d80:	40020800 	.word	0x40020800
 8001d84:	40020400 	.word	0x40020400
 8001d88:	40020000 	.word	0x40020000

08001d8c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b084      	sub	sp, #16
 8001d90:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001d92:	463b      	mov	r3, r7
 8001d94:	2200      	movs	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]
 8001d98:	605a      	str	r2, [r3, #4]
 8001d9a:	609a      	str	r2, [r3, #8]
 8001d9c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001d9e:	f001 fb19 	bl	80033d4 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001da2:	2301      	movs	r3, #1
 8001da4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001da6:	2300      	movs	r3, #0
 8001da8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001daa:	2300      	movs	r3, #0
 8001dac:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001dae:	231f      	movs	r3, #31
 8001db0:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001db2:	2387      	movs	r3, #135	@ 0x87
 8001db4:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001db6:	2300      	movs	r3, #0
 8001db8:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001dce:	463b      	mov	r3, r7
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f001 fb37 	bl	8003444 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001dd6:	2004      	movs	r0, #4
 8001dd8:	f001 fb14 	bl	8003404 <HAL_MPU_Enable>

}
 8001ddc:	bf00      	nop
 8001dde:	3710      	adds	r7, #16
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}

08001de4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001de8:	b672      	cpsid	i
}
 8001dea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001dec:	bf00      	nop
 8001dee:	e7fd      	b.n	8001dec <Error_Handler+0x8>

08001df0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001df6:	4b0f      	ldr	r3, [pc, #60]	@ (8001e34 <HAL_MspInit+0x44>)
 8001df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dfa:	4a0e      	ldr	r2, [pc, #56]	@ (8001e34 <HAL_MspInit+0x44>)
 8001dfc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e00:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e02:	4b0c      	ldr	r3, [pc, #48]	@ (8001e34 <HAL_MspInit+0x44>)
 8001e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e0a:	607b      	str	r3, [r7, #4]
 8001e0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e0e:	4b09      	ldr	r3, [pc, #36]	@ (8001e34 <HAL_MspInit+0x44>)
 8001e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e12:	4a08      	ldr	r2, [pc, #32]	@ (8001e34 <HAL_MspInit+0x44>)
 8001e14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e18:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e1a:	4b06      	ldr	r3, [pc, #24]	@ (8001e34 <HAL_MspInit+0x44>)
 8001e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e22:	603b      	str	r3, [r7, #0]
 8001e24:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e26:	bf00      	nop
 8001e28:	370c      	adds	r7, #12
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	40023800 	.word	0x40023800

08001e38 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b08a      	sub	sp, #40	@ 0x28
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e40:	f107 0314 	add.w	r3, r7, #20
 8001e44:	2200      	movs	r2, #0
 8001e46:	601a      	str	r2, [r3, #0]
 8001e48:	605a      	str	r2, [r3, #4]
 8001e4a:	609a      	str	r2, [r3, #8]
 8001e4c:	60da      	str	r2, [r3, #12]
 8001e4e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a15      	ldr	r2, [pc, #84]	@ (8001eac <HAL_ADC_MspInit+0x74>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d123      	bne.n	8001ea2 <HAL_ADC_MspInit+0x6a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e5a:	4b15      	ldr	r3, [pc, #84]	@ (8001eb0 <HAL_ADC_MspInit+0x78>)
 8001e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e5e:	4a14      	ldr	r2, [pc, #80]	@ (8001eb0 <HAL_ADC_MspInit+0x78>)
 8001e60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e64:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e66:	4b12      	ldr	r3, [pc, #72]	@ (8001eb0 <HAL_ADC_MspInit+0x78>)
 8001e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e6e:	613b      	str	r3, [r7, #16]
 8001e70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e72:	4b0f      	ldr	r3, [pc, #60]	@ (8001eb0 <HAL_ADC_MspInit+0x78>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e76:	4a0e      	ldr	r2, [pc, #56]	@ (8001eb0 <HAL_ADC_MspInit+0x78>)
 8001e78:	f043 0304 	orr.w	r3, r3, #4
 8001e7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e7e:	4b0c      	ldr	r3, [pc, #48]	@ (8001eb0 <HAL_ADC_MspInit+0x78>)
 8001e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e82:	f003 0304 	and.w	r3, r3, #4
 8001e86:	60fb      	str	r3, [r7, #12]
 8001e88:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = VBAT_SENSE_Pin;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e8e:	2303      	movs	r3, #3
 8001e90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e92:	2300      	movs	r3, #0
 8001e94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBAT_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001e96:	f107 0314 	add.w	r3, r7, #20
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4805      	ldr	r0, [pc, #20]	@ (8001eb4 <HAL_ADC_MspInit+0x7c>)
 8001e9e:	f001 fe89 	bl	8003bb4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001ea2:	bf00      	nop
 8001ea4:	3728      	adds	r7, #40	@ 0x28
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	40012000 	.word	0x40012000
 8001eb0:	40023800 	.word	0x40023800
 8001eb4:	40020800 	.word	0x40020800

08001eb8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b0aa      	sub	sp, #168	@ 0xa8
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ec0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	605a      	str	r2, [r3, #4]
 8001eca:	609a      	str	r2, [r3, #8]
 8001ecc:	60da      	str	r2, [r3, #12]
 8001ece:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ed0:	f107 0314 	add.w	r3, r7, #20
 8001ed4:	2280      	movs	r2, #128	@ 0x80
 8001ed6:	2100      	movs	r1, #0
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f00d ff06 	bl	800fcea <memset>
  if(hi2c->Instance==I2C1)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a21      	ldr	r2, [pc, #132]	@ (8001f68 <HAL_I2C_MspInit+0xb0>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d13b      	bne.n	8001f60 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001ee8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001eec:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ef2:	f107 0314 	add.w	r3, r7, #20
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f004 f92c 	bl	8006154 <HAL_RCCEx_PeriphCLKConfig>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d001      	beq.n	8001f06 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001f02:	f7ff ff6f 	bl	8001de4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f06:	4b19      	ldr	r3, [pc, #100]	@ (8001f6c <HAL_I2C_MspInit+0xb4>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0a:	4a18      	ldr	r2, [pc, #96]	@ (8001f6c <HAL_I2C_MspInit+0xb4>)
 8001f0c:	f043 0302 	orr.w	r3, r3, #2
 8001f10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f12:	4b16      	ldr	r3, [pc, #88]	@ (8001f6c <HAL_I2C_MspInit+0xb4>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f16:	f003 0302 	and.w	r3, r3, #2
 8001f1a:	613b      	str	r3, [r7, #16]
 8001f1c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f1e:	23c0      	movs	r3, #192	@ 0xc0
 8001f20:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f24:	2312      	movs	r3, #18
 8001f26:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f30:	2303      	movs	r3, #3
 8001f32:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f36:	2304      	movs	r3, #4
 8001f38:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f3c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001f40:	4619      	mov	r1, r3
 8001f42:	480b      	ldr	r0, [pc, #44]	@ (8001f70 <HAL_I2C_MspInit+0xb8>)
 8001f44:	f001 fe36 	bl	8003bb4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f48:	4b08      	ldr	r3, [pc, #32]	@ (8001f6c <HAL_I2C_MspInit+0xb4>)
 8001f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4c:	4a07      	ldr	r2, [pc, #28]	@ (8001f6c <HAL_I2C_MspInit+0xb4>)
 8001f4e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f52:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f54:	4b05      	ldr	r3, [pc, #20]	@ (8001f6c <HAL_I2C_MspInit+0xb4>)
 8001f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f5c:	60fb      	str	r3, [r7, #12]
 8001f5e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001f60:	bf00      	nop
 8001f62:	37a8      	adds	r7, #168	@ 0xa8
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	40005400 	.word	0x40005400
 8001f6c:	40023800 	.word	0x40023800
 8001f70:	40020400 	.word	0x40020400

08001f74 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b0aa      	sub	sp, #168	@ 0xa8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f7c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001f80:	2200      	movs	r2, #0
 8001f82:	601a      	str	r2, [r3, #0]
 8001f84:	605a      	str	r2, [r3, #4]
 8001f86:	609a      	str	r2, [r3, #8]
 8001f88:	60da      	str	r2, [r3, #12]
 8001f8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f8c:	f107 0314 	add.w	r3, r7, #20
 8001f90:	2280      	movs	r2, #128	@ 0x80
 8001f92:	2100      	movs	r1, #0
 8001f94:	4618      	mov	r0, r3
 8001f96:	f00d fea8 	bl	800fcea <memset>
  if(hsd->Instance==SDMMC1)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a34      	ldr	r2, [pc, #208]	@ (8002070 <HAL_SD_MspInit+0xfc>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d161      	bne.n	8002068 <HAL_SD_MspInit+0xf4>

    /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 8001fa4:	f44f 0320 	mov.w	r3, #10485760	@ 0xa00000
 8001fa8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001faa:	2300      	movs	r3, #0
 8001fac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fb6:	f107 0314 	add.w	r3, r7, #20
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f004 f8ca 	bl	8006154 <HAL_RCCEx_PeriphCLKConfig>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <HAL_SD_MspInit+0x56>
    {
      Error_Handler();
 8001fc6:	f7ff ff0d 	bl	8001de4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8001fca:	4b2a      	ldr	r3, [pc, #168]	@ (8002074 <HAL_SD_MspInit+0x100>)
 8001fcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fce:	4a29      	ldr	r2, [pc, #164]	@ (8002074 <HAL_SD_MspInit+0x100>)
 8001fd0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001fd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fd6:	4b27      	ldr	r3, [pc, #156]	@ (8002074 <HAL_SD_MspInit+0x100>)
 8001fd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fda:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001fde:	613b      	str	r3, [r7, #16]
 8001fe0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fe2:	4b24      	ldr	r3, [pc, #144]	@ (8002074 <HAL_SD_MspInit+0x100>)
 8001fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe6:	4a23      	ldr	r2, [pc, #140]	@ (8002074 <HAL_SD_MspInit+0x100>)
 8001fe8:	f043 0304 	orr.w	r3, r3, #4
 8001fec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fee:	4b21      	ldr	r3, [pc, #132]	@ (8002074 <HAL_SD_MspInit+0x100>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff2:	f003 0304 	and.w	r3, r3, #4
 8001ff6:	60fb      	str	r3, [r7, #12]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ffa:	4b1e      	ldr	r3, [pc, #120]	@ (8002074 <HAL_SD_MspInit+0x100>)
 8001ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ffe:	4a1d      	ldr	r2, [pc, #116]	@ (8002074 <HAL_SD_MspInit+0x100>)
 8002000:	f043 0308 	orr.w	r3, r3, #8
 8002004:	6313      	str	r3, [r2, #48]	@ 0x30
 8002006:	4b1b      	ldr	r3, [pc, #108]	@ (8002074 <HAL_SD_MspInit+0x100>)
 8002008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200a:	f003 0308 	and.w	r3, r3, #8
 800200e:	60bb      	str	r3, [r7, #8]
 8002010:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002012:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8002016:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800201a:	2302      	movs	r3, #2
 800201c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002020:	2300      	movs	r3, #0
 8002022:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002026:	2303      	movs	r3, #3
 8002028:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800202c:	230c      	movs	r3, #12
 800202e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002032:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002036:	4619      	mov	r1, r3
 8002038:	480f      	ldr	r0, [pc, #60]	@ (8002078 <HAL_SD_MspInit+0x104>)
 800203a:	f001 fdbb 	bl	8003bb4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800203e:	2304      	movs	r3, #4
 8002040:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002044:	2302      	movs	r3, #2
 8002046:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204a:	2300      	movs	r3, #0
 800204c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002050:	2303      	movs	r3, #3
 8002052:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002056:	230c      	movs	r3, #12
 8002058:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800205c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002060:	4619      	mov	r1, r3
 8002062:	4806      	ldr	r0, [pc, #24]	@ (800207c <HAL_SD_MspInit+0x108>)
 8002064:	f001 fda6 	bl	8003bb4 <HAL_GPIO_Init>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8002068:	bf00      	nop
 800206a:	37a8      	adds	r7, #168	@ 0xa8
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	40012c00 	.word	0x40012c00
 8002074:	40023800 	.word	0x40023800
 8002078:	40020800 	.word	0x40020800
 800207c:	40020c00 	.word	0x40020c00

08002080 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b08c      	sub	sp, #48	@ 0x30
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002088:	f107 031c 	add.w	r3, r7, #28
 800208c:	2200      	movs	r2, #0
 800208e:	601a      	str	r2, [r3, #0]
 8002090:	605a      	str	r2, [r3, #4]
 8002092:	609a      	str	r2, [r3, #8]
 8002094:	60da      	str	r2, [r3, #12]
 8002096:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a3c      	ldr	r2, [pc, #240]	@ (8002190 <HAL_SPI_MspInit+0x110>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d128      	bne.n	80020f4 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80020a2:	4b3c      	ldr	r3, [pc, #240]	@ (8002194 <HAL_SPI_MspInit+0x114>)
 80020a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020a6:	4a3b      	ldr	r2, [pc, #236]	@ (8002194 <HAL_SPI_MspInit+0x114>)
 80020a8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80020ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80020ae:	4b39      	ldr	r3, [pc, #228]	@ (8002194 <HAL_SPI_MspInit+0x114>)
 80020b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020b2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020b6:	61bb      	str	r3, [r7, #24]
 80020b8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ba:	4b36      	ldr	r3, [pc, #216]	@ (8002194 <HAL_SPI_MspInit+0x114>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020be:	4a35      	ldr	r2, [pc, #212]	@ (8002194 <HAL_SPI_MspInit+0x114>)
 80020c0:	f043 0301 	orr.w	r3, r3, #1
 80020c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020c6:	4b33      	ldr	r3, [pc, #204]	@ (8002194 <HAL_SPI_MspInit+0x114>)
 80020c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ca:	f003 0301 	and.w	r3, r3, #1
 80020ce:	617b      	str	r3, [r7, #20]
 80020d0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80020d2:	23e0      	movs	r3, #224	@ 0xe0
 80020d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d6:	2302      	movs	r3, #2
 80020d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020da:	2300      	movs	r3, #0
 80020dc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020de:	2303      	movs	r3, #3
 80020e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80020e2:	2305      	movs	r3, #5
 80020e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020e6:	f107 031c 	add.w	r3, r7, #28
 80020ea:	4619      	mov	r1, r3
 80020ec:	482a      	ldr	r0, [pc, #168]	@ (8002198 <HAL_SPI_MspInit+0x118>)
 80020ee:	f001 fd61 	bl	8003bb4 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 80020f2:	e049      	b.n	8002188 <HAL_SPI_MspInit+0x108>
  else if(hspi->Instance==SPI2)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a28      	ldr	r2, [pc, #160]	@ (800219c <HAL_SPI_MspInit+0x11c>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d144      	bne.n	8002188 <HAL_SPI_MspInit+0x108>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80020fe:	4b25      	ldr	r3, [pc, #148]	@ (8002194 <HAL_SPI_MspInit+0x114>)
 8002100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002102:	4a24      	ldr	r2, [pc, #144]	@ (8002194 <HAL_SPI_MspInit+0x114>)
 8002104:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002108:	6413      	str	r3, [r2, #64]	@ 0x40
 800210a:	4b22      	ldr	r3, [pc, #136]	@ (8002194 <HAL_SPI_MspInit+0x114>)
 800210c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800210e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002112:	613b      	str	r3, [r7, #16]
 8002114:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002116:	4b1f      	ldr	r3, [pc, #124]	@ (8002194 <HAL_SPI_MspInit+0x114>)
 8002118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800211a:	4a1e      	ldr	r2, [pc, #120]	@ (8002194 <HAL_SPI_MspInit+0x114>)
 800211c:	f043 0304 	orr.w	r3, r3, #4
 8002120:	6313      	str	r3, [r2, #48]	@ 0x30
 8002122:	4b1c      	ldr	r3, [pc, #112]	@ (8002194 <HAL_SPI_MspInit+0x114>)
 8002124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002126:	f003 0304 	and.w	r3, r3, #4
 800212a:	60fb      	str	r3, [r7, #12]
 800212c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800212e:	4b19      	ldr	r3, [pc, #100]	@ (8002194 <HAL_SPI_MspInit+0x114>)
 8002130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002132:	4a18      	ldr	r2, [pc, #96]	@ (8002194 <HAL_SPI_MspInit+0x114>)
 8002134:	f043 0302 	orr.w	r3, r3, #2
 8002138:	6313      	str	r3, [r2, #48]	@ 0x30
 800213a:	4b16      	ldr	r3, [pc, #88]	@ (8002194 <HAL_SPI_MspInit+0x114>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213e:	f003 0302 	and.w	r3, r3, #2
 8002142:	60bb      	str	r3, [r7, #8]
 8002144:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8002146:	2306      	movs	r3, #6
 8002148:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800214a:	2302      	movs	r3, #2
 800214c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214e:	2300      	movs	r3, #0
 8002150:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002152:	2303      	movs	r3, #3
 8002154:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002156:	2305      	movs	r3, #5
 8002158:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800215a:	f107 031c 	add.w	r3, r7, #28
 800215e:	4619      	mov	r1, r3
 8002160:	480f      	ldr	r0, [pc, #60]	@ (80021a0 <HAL_SPI_MspInit+0x120>)
 8002162:	f001 fd27 	bl	8003bb4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002166:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800216a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800216c:	2302      	movs	r3, #2
 800216e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002170:	2300      	movs	r3, #0
 8002172:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002174:	2303      	movs	r3, #3
 8002176:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002178:	2305      	movs	r3, #5
 800217a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800217c:	f107 031c 	add.w	r3, r7, #28
 8002180:	4619      	mov	r1, r3
 8002182:	4808      	ldr	r0, [pc, #32]	@ (80021a4 <HAL_SPI_MspInit+0x124>)
 8002184:	f001 fd16 	bl	8003bb4 <HAL_GPIO_Init>
}
 8002188:	bf00      	nop
 800218a:	3730      	adds	r7, #48	@ 0x30
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	40013000 	.word	0x40013000
 8002194:	40023800 	.word	0x40023800
 8002198:	40020000 	.word	0x40020000
 800219c:	40003800 	.word	0x40003800
 80021a0:	40020800 	.word	0x40020800
 80021a4:	40020400 	.word	0x40020400

080021a8 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b084      	sub	sp, #16
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a22      	ldr	r2, [pc, #136]	@ (8002240 <HAL_TIM_PWM_MspInit+0x98>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d13d      	bne.n	8002236 <HAL_TIM_PWM_MspInit+0x8e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80021ba:	4b22      	ldr	r3, [pc, #136]	@ (8002244 <HAL_TIM_PWM_MspInit+0x9c>)
 80021bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021be:	4a21      	ldr	r2, [pc, #132]	@ (8002244 <HAL_TIM_PWM_MspInit+0x9c>)
 80021c0:	f043 0301 	orr.w	r3, r3, #1
 80021c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80021c6:	4b1f      	ldr	r3, [pc, #124]	@ (8002244 <HAL_TIM_PWM_MspInit+0x9c>)
 80021c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ca:	f003 0301 	and.w	r3, r3, #1
 80021ce:	60fb      	str	r3, [r7, #12]
 80021d0:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream3;
 80021d2:	4b1d      	ldr	r3, [pc, #116]	@ (8002248 <HAL_TIM_PWM_MspInit+0xa0>)
 80021d4:	4a1d      	ldr	r2, [pc, #116]	@ (800224c <HAL_TIM_PWM_MspInit+0xa4>)
 80021d6:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 80021d8:	4b1b      	ldr	r3, [pc, #108]	@ (8002248 <HAL_TIM_PWM_MspInit+0xa0>)
 80021da:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 80021de:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80021e0:	4b19      	ldr	r3, [pc, #100]	@ (8002248 <HAL_TIM_PWM_MspInit+0xa0>)
 80021e2:	2240      	movs	r2, #64	@ 0x40
 80021e4:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80021e6:	4b18      	ldr	r3, [pc, #96]	@ (8002248 <HAL_TIM_PWM_MspInit+0xa0>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80021ec:	4b16      	ldr	r3, [pc, #88]	@ (8002248 <HAL_TIM_PWM_MspInit+0xa0>)
 80021ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021f2:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80021f4:	4b14      	ldr	r3, [pc, #80]	@ (8002248 <HAL_TIM_PWM_MspInit+0xa0>)
 80021f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80021fa:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80021fc:	4b12      	ldr	r3, [pc, #72]	@ (8002248 <HAL_TIM_PWM_MspInit+0xa0>)
 80021fe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002202:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_CIRCULAR;
 8002204:	4b10      	ldr	r3, [pc, #64]	@ (8002248 <HAL_TIM_PWM_MspInit+0xa0>)
 8002206:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800220a:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 800220c:	4b0e      	ldr	r3, [pc, #56]	@ (8002248 <HAL_TIM_PWM_MspInit+0xa0>)
 800220e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002212:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002214:	4b0c      	ldr	r3, [pc, #48]	@ (8002248 <HAL_TIM_PWM_MspInit+0xa0>)
 8002216:	2200      	movs	r2, #0
 8002218:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 800221a:	480b      	ldr	r0, [pc, #44]	@ (8002248 <HAL_TIM_PWM_MspInit+0xa0>)
 800221c:	f001 f952 	bl	80034c4 <HAL_DMA_Init>
 8002220:	4603      	mov	r3, r0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d001      	beq.n	800222a <HAL_TIM_PWM_MspInit+0x82>
    {
      Error_Handler();
 8002226:	f7ff fddd 	bl	8001de4 <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a06      	ldr	r2, [pc, #24]	@ (8002248 <HAL_TIM_PWM_MspInit+0xa0>)
 800222e:	625a      	str	r2, [r3, #36]	@ 0x24
 8002230:	4a05      	ldr	r2, [pc, #20]	@ (8002248 <HAL_TIM_PWM_MspInit+0xa0>)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002236:	bf00      	nop
 8002238:	3710      	adds	r7, #16
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	40010000 	.word	0x40010000
 8002244:	40023800 	.word	0x40023800
 8002248:	20000634 	.word	0x20000634
 800224c:	40026458 	.word	0x40026458

08002250 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002250:	b480      	push	{r7}
 8002252:	b085      	sub	sp, #20
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002260:	d10c      	bne.n	800227c <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002262:	4b12      	ldr	r3, [pc, #72]	@ (80022ac <HAL_TIM_Base_MspInit+0x5c>)
 8002264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002266:	4a11      	ldr	r2, [pc, #68]	@ (80022ac <HAL_TIM_Base_MspInit+0x5c>)
 8002268:	f043 0301 	orr.w	r3, r3, #1
 800226c:	6413      	str	r3, [r2, #64]	@ 0x40
 800226e:	4b0f      	ldr	r3, [pc, #60]	@ (80022ac <HAL_TIM_Base_MspInit+0x5c>)
 8002270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002272:	f003 0301 	and.w	r3, r3, #1
 8002276:	60fb      	str	r3, [r7, #12]
 8002278:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM6_MspInit 1 */

    /* USER CODE END TIM6_MspInit 1 */
  }

}
 800227a:	e010      	b.n	800229e <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM6)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a0b      	ldr	r2, [pc, #44]	@ (80022b0 <HAL_TIM_Base_MspInit+0x60>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d10b      	bne.n	800229e <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002286:	4b09      	ldr	r3, [pc, #36]	@ (80022ac <HAL_TIM_Base_MspInit+0x5c>)
 8002288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228a:	4a08      	ldr	r2, [pc, #32]	@ (80022ac <HAL_TIM_Base_MspInit+0x5c>)
 800228c:	f043 0310 	orr.w	r3, r3, #16
 8002290:	6413      	str	r3, [r2, #64]	@ 0x40
 8002292:	4b06      	ldr	r3, [pc, #24]	@ (80022ac <HAL_TIM_Base_MspInit+0x5c>)
 8002294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002296:	f003 0310 	and.w	r3, r3, #16
 800229a:	60bb      	str	r3, [r7, #8]
 800229c:	68bb      	ldr	r3, [r7, #8]
}
 800229e:	bf00      	nop
 80022a0:	3714      	adds	r7, #20
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	40023800 	.word	0x40023800
 80022b0:	40001000 	.word	0x40001000

080022b4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b088      	sub	sp, #32
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022bc:	f107 030c 	add.w	r3, r7, #12
 80022c0:	2200      	movs	r2, #0
 80022c2:	601a      	str	r2, [r3, #0]
 80022c4:	605a      	str	r2, [r3, #4]
 80022c6:	609a      	str	r2, [r3, #8]
 80022c8:	60da      	str	r2, [r3, #12]
 80022ca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a11      	ldr	r2, [pc, #68]	@ (8002318 <HAL_TIM_MspPostInit+0x64>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d11c      	bne.n	8002310 <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022d6:	4b11      	ldr	r3, [pc, #68]	@ (800231c <HAL_TIM_MspPostInit+0x68>)
 80022d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022da:	4a10      	ldr	r2, [pc, #64]	@ (800231c <HAL_TIM_MspPostInit+0x68>)
 80022dc:	f043 0301 	orr.w	r3, r3, #1
 80022e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022e2:	4b0e      	ldr	r3, [pc, #56]	@ (800231c <HAL_TIM_MspPostInit+0x68>)
 80022e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e6:	f003 0301 	and.w	r3, r3, #1
 80022ea:	60bb      	str	r3, [r7, #8]
 80022ec:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = DSHOT_PIN_Pin;
 80022ee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022f2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022f4:	2302      	movs	r3, #2
 80022f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f8:	2300      	movs	r3, #0
 80022fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022fc:	2303      	movs	r3, #3
 80022fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002300:	2301      	movs	r3, #1
 8002302:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DSHOT_PIN_GPIO_Port, &GPIO_InitStruct);
 8002304:	f107 030c 	add.w	r3, r7, #12
 8002308:	4619      	mov	r1, r3
 800230a:	4805      	ldr	r0, [pc, #20]	@ (8002320 <HAL_TIM_MspPostInit+0x6c>)
 800230c:	f001 fc52 	bl	8003bb4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002310:	bf00      	nop
 8002312:	3720      	adds	r7, #32
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	40010000 	.word	0x40010000
 800231c:	40023800 	.word	0x40023800
 8002320:	40020000 	.word	0x40020000

08002324 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b0b2      	sub	sp, #200	@ 0xc8
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800232c:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]
 8002334:	605a      	str	r2, [r3, #4]
 8002336:	609a      	str	r2, [r3, #8]
 8002338:	60da      	str	r2, [r3, #12]
 800233a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800233c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002340:	2280      	movs	r2, #128	@ 0x80
 8002342:	2100      	movs	r1, #0
 8002344:	4618      	mov	r0, r3
 8002346:	f00d fcd0 	bl	800fcea <memset>
  if(huart->Instance==UART4)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a89      	ldr	r2, [pc, #548]	@ (8002574 <HAL_UART_MspInit+0x250>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d16b      	bne.n	800242c <HAL_UART_MspInit+0x108>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002354:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002358:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 800235a:	2300      	movs	r3, #0
 800235c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800235e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002362:	4618      	mov	r0, r3
 8002364:	f003 fef6 	bl	8006154 <HAL_RCCEx_PeriphCLKConfig>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d001      	beq.n	8002372 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800236e:	f7ff fd39 	bl	8001de4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002372:	4b81      	ldr	r3, [pc, #516]	@ (8002578 <HAL_UART_MspInit+0x254>)
 8002374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002376:	4a80      	ldr	r2, [pc, #512]	@ (8002578 <HAL_UART_MspInit+0x254>)
 8002378:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800237c:	6413      	str	r3, [r2, #64]	@ 0x40
 800237e:	4b7e      	ldr	r3, [pc, #504]	@ (8002578 <HAL_UART_MspInit+0x254>)
 8002380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002382:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002386:	633b      	str	r3, [r7, #48]	@ 0x30
 8002388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800238a:	4b7b      	ldr	r3, [pc, #492]	@ (8002578 <HAL_UART_MspInit+0x254>)
 800238c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800238e:	4a7a      	ldr	r2, [pc, #488]	@ (8002578 <HAL_UART_MspInit+0x254>)
 8002390:	f043 0301 	orr.w	r3, r3, #1
 8002394:	6313      	str	r3, [r2, #48]	@ 0x30
 8002396:	4b78      	ldr	r3, [pc, #480]	@ (8002578 <HAL_UART_MspInit+0x254>)
 8002398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800239a:	f003 0301 	and.w	r3, r3, #1
 800239e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80023a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80023a2:	2303      	movs	r3, #3
 80023a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a8:	2302      	movs	r3, #2
 80023aa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ae:	2300      	movs	r3, #0
 80023b0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023b4:	2303      	movs	r3, #3
 80023b6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80023ba:	2308      	movs	r3, #8
 80023bc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023c0:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80023c4:	4619      	mov	r1, r3
 80023c6:	486d      	ldr	r0, [pc, #436]	@ (800257c <HAL_UART_MspInit+0x258>)
 80023c8:	f001 fbf4 	bl	8003bb4 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 80023cc:	4b6c      	ldr	r3, [pc, #432]	@ (8002580 <HAL_UART_MspInit+0x25c>)
 80023ce:	4a6d      	ldr	r2, [pc, #436]	@ (8002584 <HAL_UART_MspInit+0x260>)
 80023d0:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 80023d2:	4b6b      	ldr	r3, [pc, #428]	@ (8002580 <HAL_UART_MspInit+0x25c>)
 80023d4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80023d8:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023da:	4b69      	ldr	r3, [pc, #420]	@ (8002580 <HAL_UART_MspInit+0x25c>)
 80023dc:	2200      	movs	r2, #0
 80023de:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023e0:	4b67      	ldr	r3, [pc, #412]	@ (8002580 <HAL_UART_MspInit+0x25c>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80023e6:	4b66      	ldr	r3, [pc, #408]	@ (8002580 <HAL_UART_MspInit+0x25c>)
 80023e8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023ec:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80023ee:	4b64      	ldr	r3, [pc, #400]	@ (8002580 <HAL_UART_MspInit+0x25c>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80023f4:	4b62      	ldr	r3, [pc, #392]	@ (8002580 <HAL_UART_MspInit+0x25c>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 80023fa:	4b61      	ldr	r3, [pc, #388]	@ (8002580 <HAL_UART_MspInit+0x25c>)
 80023fc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002400:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002402:	4b5f      	ldr	r3, [pc, #380]	@ (8002580 <HAL_UART_MspInit+0x25c>)
 8002404:	2200      	movs	r2, #0
 8002406:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002408:	4b5d      	ldr	r3, [pc, #372]	@ (8002580 <HAL_UART_MspInit+0x25c>)
 800240a:	2200      	movs	r2, #0
 800240c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800240e:	485c      	ldr	r0, [pc, #368]	@ (8002580 <HAL_UART_MspInit+0x25c>)
 8002410:	f001 f858 	bl	80034c4 <HAL_DMA_Init>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d001      	beq.n	800241e <HAL_UART_MspInit+0xfa>
    {
      Error_Handler();
 800241a:	f7ff fce3 	bl	8001de4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4a57      	ldr	r2, [pc, #348]	@ (8002580 <HAL_UART_MspInit+0x25c>)
 8002422:	675a      	str	r2, [r3, #116]	@ 0x74
 8002424:	4a56      	ldr	r2, [pc, #344]	@ (8002580 <HAL_UART_MspInit+0x25c>)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6393      	str	r3, [r2, #56]	@ 0x38
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 800242a:	e20a      	b.n	8002842 <HAL_UART_MspInit+0x51e>
  else if(huart->Instance==USART1)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a55      	ldr	r2, [pc, #340]	@ (8002588 <HAL_UART_MspInit+0x264>)
 8002432:	4293      	cmp	r3, r2
 8002434:	f040 80b2 	bne.w	800259c <HAL_UART_MspInit+0x278>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002438:	2340      	movs	r3, #64	@ 0x40
 800243a:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800243c:	2300      	movs	r3, #0
 800243e:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002440:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002444:	4618      	mov	r0, r3
 8002446:	f003 fe85 	bl	8006154 <HAL_RCCEx_PeriphCLKConfig>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <HAL_UART_MspInit+0x130>
      Error_Handler();
 8002450:	f7ff fcc8 	bl	8001de4 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002454:	4b48      	ldr	r3, [pc, #288]	@ (8002578 <HAL_UART_MspInit+0x254>)
 8002456:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002458:	4a47      	ldr	r2, [pc, #284]	@ (8002578 <HAL_UART_MspInit+0x254>)
 800245a:	f043 0310 	orr.w	r3, r3, #16
 800245e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002460:	4b45      	ldr	r3, [pc, #276]	@ (8002578 <HAL_UART_MspInit+0x254>)
 8002462:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002464:	f003 0310 	and.w	r3, r3, #16
 8002468:	62bb      	str	r3, [r7, #40]	@ 0x28
 800246a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800246c:	4b42      	ldr	r3, [pc, #264]	@ (8002578 <HAL_UART_MspInit+0x254>)
 800246e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002470:	4a41      	ldr	r2, [pc, #260]	@ (8002578 <HAL_UART_MspInit+0x254>)
 8002472:	f043 0301 	orr.w	r3, r3, #1
 8002476:	6313      	str	r3, [r2, #48]	@ 0x30
 8002478:	4b3f      	ldr	r3, [pc, #252]	@ (8002578 <HAL_UART_MspInit+0x254>)
 800247a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247c:	f003 0301 	and.w	r3, r3, #1
 8002480:	627b      	str	r3, [r7, #36]	@ 0x24
 8002482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002484:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002488:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800248c:	2302      	movs	r3, #2
 800248e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002492:	2300      	movs	r3, #0
 8002494:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002498:	2303      	movs	r3, #3
 800249a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800249e:	2307      	movs	r3, #7
 80024a0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024a4:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80024a8:	4619      	mov	r1, r3
 80024aa:	4834      	ldr	r0, [pc, #208]	@ (800257c <HAL_UART_MspInit+0x258>)
 80024ac:	f001 fb82 	bl	8003bb4 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80024b0:	4b36      	ldr	r3, [pc, #216]	@ (800258c <HAL_UART_MspInit+0x268>)
 80024b2:	4a37      	ldr	r2, [pc, #220]	@ (8002590 <HAL_UART_MspInit+0x26c>)
 80024b4:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80024b6:	4b35      	ldr	r3, [pc, #212]	@ (800258c <HAL_UART_MspInit+0x268>)
 80024b8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80024bc:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024be:	4b33      	ldr	r3, [pc, #204]	@ (800258c <HAL_UART_MspInit+0x268>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024c4:	4b31      	ldr	r3, [pc, #196]	@ (800258c <HAL_UART_MspInit+0x268>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80024ca:	4b30      	ldr	r3, [pc, #192]	@ (800258c <HAL_UART_MspInit+0x268>)
 80024cc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80024d0:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024d2:	4b2e      	ldr	r3, [pc, #184]	@ (800258c <HAL_UART_MspInit+0x268>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024d8:	4b2c      	ldr	r3, [pc, #176]	@ (800258c <HAL_UART_MspInit+0x268>)
 80024da:	2200      	movs	r2, #0
 80024dc:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80024de:	4b2b      	ldr	r3, [pc, #172]	@ (800258c <HAL_UART_MspInit+0x268>)
 80024e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80024e4:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80024e6:	4b29      	ldr	r3, [pc, #164]	@ (800258c <HAL_UART_MspInit+0x268>)
 80024e8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80024ec:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024ee:	4b27      	ldr	r3, [pc, #156]	@ (800258c <HAL_UART_MspInit+0x268>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80024f4:	4825      	ldr	r0, [pc, #148]	@ (800258c <HAL_UART_MspInit+0x268>)
 80024f6:	f000 ffe5 	bl	80034c4 <HAL_DMA_Init>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d001      	beq.n	8002504 <HAL_UART_MspInit+0x1e0>
      Error_Handler();
 8002500:	f7ff fc70 	bl	8001de4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	4a21      	ldr	r2, [pc, #132]	@ (800258c <HAL_UART_MspInit+0x268>)
 8002508:	675a      	str	r2, [r3, #116]	@ 0x74
 800250a:	4a20      	ldr	r2, [pc, #128]	@ (800258c <HAL_UART_MspInit+0x268>)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002510:	4b20      	ldr	r3, [pc, #128]	@ (8002594 <HAL_UART_MspInit+0x270>)
 8002512:	4a21      	ldr	r2, [pc, #132]	@ (8002598 <HAL_UART_MspInit+0x274>)
 8002514:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002516:	4b1f      	ldr	r3, [pc, #124]	@ (8002594 <HAL_UART_MspInit+0x270>)
 8002518:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800251c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800251e:	4b1d      	ldr	r3, [pc, #116]	@ (8002594 <HAL_UART_MspInit+0x270>)
 8002520:	2240      	movs	r2, #64	@ 0x40
 8002522:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002524:	4b1b      	ldr	r3, [pc, #108]	@ (8002594 <HAL_UART_MspInit+0x270>)
 8002526:	2200      	movs	r2, #0
 8002528:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800252a:	4b1a      	ldr	r3, [pc, #104]	@ (8002594 <HAL_UART_MspInit+0x270>)
 800252c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002530:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002532:	4b18      	ldr	r3, [pc, #96]	@ (8002594 <HAL_UART_MspInit+0x270>)
 8002534:	2200      	movs	r2, #0
 8002536:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002538:	4b16      	ldr	r3, [pc, #88]	@ (8002594 <HAL_UART_MspInit+0x270>)
 800253a:	2200      	movs	r2, #0
 800253c:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 800253e:	4b15      	ldr	r3, [pc, #84]	@ (8002594 <HAL_UART_MspInit+0x270>)
 8002540:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002544:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002546:	4b13      	ldr	r3, [pc, #76]	@ (8002594 <HAL_UART_MspInit+0x270>)
 8002548:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800254c:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800254e:	4b11      	ldr	r3, [pc, #68]	@ (8002594 <HAL_UART_MspInit+0x270>)
 8002550:	2200      	movs	r2, #0
 8002552:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002554:	480f      	ldr	r0, [pc, #60]	@ (8002594 <HAL_UART_MspInit+0x270>)
 8002556:	f000 ffb5 	bl	80034c4 <HAL_DMA_Init>
 800255a:	4603      	mov	r3, r0
 800255c:	2b00      	cmp	r3, #0
 800255e:	d001      	beq.n	8002564 <HAL_UART_MspInit+0x240>
      Error_Handler();
 8002560:	f7ff fc40 	bl	8001de4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	4a0b      	ldr	r2, [pc, #44]	@ (8002594 <HAL_UART_MspInit+0x270>)
 8002568:	671a      	str	r2, [r3, #112]	@ 0x70
 800256a:	4a0a      	ldr	r2, [pc, #40]	@ (8002594 <HAL_UART_MspInit+0x270>)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002570:	e167      	b.n	8002842 <HAL_UART_MspInit+0x51e>
 8002572:	bf00      	nop
 8002574:	40004c00 	.word	0x40004c00
 8002578:	40023800 	.word	0x40023800
 800257c:	40020000 	.word	0x40020000
 8002580:	2000093c 	.word	0x2000093c
 8002584:	40026040 	.word	0x40026040
 8002588:	40011000 	.word	0x40011000
 800258c:	2000099c 	.word	0x2000099c
 8002590:	40026440 	.word	0x40026440
 8002594:	200009fc 	.word	0x200009fc
 8002598:	400264b8 	.word	0x400264b8
  else if(huart->Instance==USART2)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4aaa      	ldr	r2, [pc, #680]	@ (800284c <HAL_UART_MspInit+0x528>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d16a      	bne.n	800267c <HAL_UART_MspInit+0x358>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80025a6:	2380      	movs	r3, #128	@ 0x80
 80025a8:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80025aa:	2300      	movs	r3, #0
 80025ac:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025ae:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80025b2:	4618      	mov	r0, r3
 80025b4:	f003 fdce 	bl	8006154 <HAL_RCCEx_PeriphCLKConfig>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d001      	beq.n	80025c2 <HAL_UART_MspInit+0x29e>
      Error_Handler();
 80025be:	f7ff fc11 	bl	8001de4 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80025c2:	4ba3      	ldr	r3, [pc, #652]	@ (8002850 <HAL_UART_MspInit+0x52c>)
 80025c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c6:	4aa2      	ldr	r2, [pc, #648]	@ (8002850 <HAL_UART_MspInit+0x52c>)
 80025c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80025ce:	4ba0      	ldr	r3, [pc, #640]	@ (8002850 <HAL_UART_MspInit+0x52c>)
 80025d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025d6:	623b      	str	r3, [r7, #32]
 80025d8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025da:	4b9d      	ldr	r3, [pc, #628]	@ (8002850 <HAL_UART_MspInit+0x52c>)
 80025dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025de:	4a9c      	ldr	r2, [pc, #624]	@ (8002850 <HAL_UART_MspInit+0x52c>)
 80025e0:	f043 0301 	orr.w	r3, r3, #1
 80025e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80025e6:	4b9a      	ldr	r3, [pc, #616]	@ (8002850 <HAL_UART_MspInit+0x52c>)
 80025e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ea:	f003 0301 	and.w	r3, r3, #1
 80025ee:	61fb      	str	r3, [r7, #28]
 80025f0:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80025f2:	230c      	movs	r3, #12
 80025f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025f8:	2302      	movs	r3, #2
 80025fa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025fe:	2300      	movs	r3, #0
 8002600:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002604:	2303      	movs	r3, #3
 8002606:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800260a:	2307      	movs	r3, #7
 800260c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002610:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8002614:	4619      	mov	r1, r3
 8002616:	488f      	ldr	r0, [pc, #572]	@ (8002854 <HAL_UART_MspInit+0x530>)
 8002618:	f001 facc 	bl	8003bb4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800261c:	4b8e      	ldr	r3, [pc, #568]	@ (8002858 <HAL_UART_MspInit+0x534>)
 800261e:	4a8f      	ldr	r2, [pc, #572]	@ (800285c <HAL_UART_MspInit+0x538>)
 8002620:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002622:	4b8d      	ldr	r3, [pc, #564]	@ (8002858 <HAL_UART_MspInit+0x534>)
 8002624:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002628:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800262a:	4b8b      	ldr	r3, [pc, #556]	@ (8002858 <HAL_UART_MspInit+0x534>)
 800262c:	2200      	movs	r2, #0
 800262e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002630:	4b89      	ldr	r3, [pc, #548]	@ (8002858 <HAL_UART_MspInit+0x534>)
 8002632:	2200      	movs	r2, #0
 8002634:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002636:	4b88      	ldr	r3, [pc, #544]	@ (8002858 <HAL_UART_MspInit+0x534>)
 8002638:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800263c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800263e:	4b86      	ldr	r3, [pc, #536]	@ (8002858 <HAL_UART_MspInit+0x534>)
 8002640:	2200      	movs	r2, #0
 8002642:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002644:	4b84      	ldr	r3, [pc, #528]	@ (8002858 <HAL_UART_MspInit+0x534>)
 8002646:	2200      	movs	r2, #0
 8002648:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800264a:	4b83      	ldr	r3, [pc, #524]	@ (8002858 <HAL_UART_MspInit+0x534>)
 800264c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002650:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002652:	4b81      	ldr	r3, [pc, #516]	@ (8002858 <HAL_UART_MspInit+0x534>)
 8002654:	2200      	movs	r2, #0
 8002656:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002658:	4b7f      	ldr	r3, [pc, #508]	@ (8002858 <HAL_UART_MspInit+0x534>)
 800265a:	2200      	movs	r2, #0
 800265c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800265e:	487e      	ldr	r0, [pc, #504]	@ (8002858 <HAL_UART_MspInit+0x534>)
 8002660:	f000 ff30 	bl	80034c4 <HAL_DMA_Init>
 8002664:	4603      	mov	r3, r0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d001      	beq.n	800266e <HAL_UART_MspInit+0x34a>
      Error_Handler();
 800266a:	f7ff fbbb 	bl	8001de4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	4a79      	ldr	r2, [pc, #484]	@ (8002858 <HAL_UART_MspInit+0x534>)
 8002672:	675a      	str	r2, [r3, #116]	@ 0x74
 8002674:	4a78      	ldr	r2, [pc, #480]	@ (8002858 <HAL_UART_MspInit+0x534>)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800267a:	e0e2      	b.n	8002842 <HAL_UART_MspInit+0x51e>
  else if(huart->Instance==USART3)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a77      	ldr	r2, [pc, #476]	@ (8002860 <HAL_UART_MspInit+0x53c>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d16c      	bne.n	8002760 <HAL_UART_MspInit+0x43c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002686:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800268a:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800268c:	2300      	movs	r3, #0
 800268e:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002690:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002694:	4618      	mov	r0, r3
 8002696:	f003 fd5d 	bl	8006154 <HAL_RCCEx_PeriphCLKConfig>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <HAL_UART_MspInit+0x380>
      Error_Handler();
 80026a0:	f7ff fba0 	bl	8001de4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80026a4:	4b6a      	ldr	r3, [pc, #424]	@ (8002850 <HAL_UART_MspInit+0x52c>)
 80026a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a8:	4a69      	ldr	r2, [pc, #420]	@ (8002850 <HAL_UART_MspInit+0x52c>)
 80026aa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80026b0:	4b67      	ldr	r3, [pc, #412]	@ (8002850 <HAL_UART_MspInit+0x52c>)
 80026b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80026b8:	61bb      	str	r3, [r7, #24]
 80026ba:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026bc:	4b64      	ldr	r3, [pc, #400]	@ (8002850 <HAL_UART_MspInit+0x52c>)
 80026be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c0:	4a63      	ldr	r2, [pc, #396]	@ (8002850 <HAL_UART_MspInit+0x52c>)
 80026c2:	f043 0302 	orr.w	r3, r3, #2
 80026c6:	6313      	str	r3, [r2, #48]	@ 0x30
 80026c8:	4b61      	ldr	r3, [pc, #388]	@ (8002850 <HAL_UART_MspInit+0x52c>)
 80026ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026cc:	f003 0302 	and.w	r3, r3, #2
 80026d0:	617b      	str	r3, [r7, #20]
 80026d2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80026d4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80026d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026dc:	2302      	movs	r3, #2
 80026de:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e2:	2300      	movs	r3, #0
 80026e4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026e8:	2303      	movs	r3, #3
 80026ea:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80026ee:	2307      	movs	r3, #7
 80026f0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026f4:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80026f8:	4619      	mov	r1, r3
 80026fa:	485a      	ldr	r0, [pc, #360]	@ (8002864 <HAL_UART_MspInit+0x540>)
 80026fc:	f001 fa5a 	bl	8003bb4 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8002700:	4b59      	ldr	r3, [pc, #356]	@ (8002868 <HAL_UART_MspInit+0x544>)
 8002702:	4a5a      	ldr	r2, [pc, #360]	@ (800286c <HAL_UART_MspInit+0x548>)
 8002704:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8002706:	4b58      	ldr	r3, [pc, #352]	@ (8002868 <HAL_UART_MspInit+0x544>)
 8002708:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800270c:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800270e:	4b56      	ldr	r3, [pc, #344]	@ (8002868 <HAL_UART_MspInit+0x544>)
 8002710:	2200      	movs	r2, #0
 8002712:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002714:	4b54      	ldr	r3, [pc, #336]	@ (8002868 <HAL_UART_MspInit+0x544>)
 8002716:	2200      	movs	r2, #0
 8002718:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800271a:	4b53      	ldr	r3, [pc, #332]	@ (8002868 <HAL_UART_MspInit+0x544>)
 800271c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002720:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002722:	4b51      	ldr	r3, [pc, #324]	@ (8002868 <HAL_UART_MspInit+0x544>)
 8002724:	2200      	movs	r2, #0
 8002726:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002728:	4b4f      	ldr	r3, [pc, #316]	@ (8002868 <HAL_UART_MspInit+0x544>)
 800272a:	2200      	movs	r2, #0
 800272c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800272e:	4b4e      	ldr	r3, [pc, #312]	@ (8002868 <HAL_UART_MspInit+0x544>)
 8002730:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002734:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002736:	4b4c      	ldr	r3, [pc, #304]	@ (8002868 <HAL_UART_MspInit+0x544>)
 8002738:	2200      	movs	r2, #0
 800273a:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800273c:	4b4a      	ldr	r3, [pc, #296]	@ (8002868 <HAL_UART_MspInit+0x544>)
 800273e:	2200      	movs	r2, #0
 8002740:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002742:	4849      	ldr	r0, [pc, #292]	@ (8002868 <HAL_UART_MspInit+0x544>)
 8002744:	f000 febe 	bl	80034c4 <HAL_DMA_Init>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <HAL_UART_MspInit+0x42e>
      Error_Handler();
 800274e:	f7ff fb49 	bl	8001de4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	4a44      	ldr	r2, [pc, #272]	@ (8002868 <HAL_UART_MspInit+0x544>)
 8002756:	675a      	str	r2, [r3, #116]	@ 0x74
 8002758:	4a43      	ldr	r2, [pc, #268]	@ (8002868 <HAL_UART_MspInit+0x544>)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800275e:	e070      	b.n	8002842 <HAL_UART_MspInit+0x51e>
  else if(huart->Instance==USART6)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a42      	ldr	r2, [pc, #264]	@ (8002870 <HAL_UART_MspInit+0x54c>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d16b      	bne.n	8002842 <HAL_UART_MspInit+0x51e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 800276a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800276e:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8002770:	2300      	movs	r3, #0
 8002772:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002776:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800277a:	4618      	mov	r0, r3
 800277c:	f003 fcea 	bl	8006154 <HAL_RCCEx_PeriphCLKConfig>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <HAL_UART_MspInit+0x466>
      Error_Handler();
 8002786:	f7ff fb2d 	bl	8001de4 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 800278a:	4b31      	ldr	r3, [pc, #196]	@ (8002850 <HAL_UART_MspInit+0x52c>)
 800278c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800278e:	4a30      	ldr	r2, [pc, #192]	@ (8002850 <HAL_UART_MspInit+0x52c>)
 8002790:	f043 0320 	orr.w	r3, r3, #32
 8002794:	6453      	str	r3, [r2, #68]	@ 0x44
 8002796:	4b2e      	ldr	r3, [pc, #184]	@ (8002850 <HAL_UART_MspInit+0x52c>)
 8002798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800279a:	f003 0320 	and.w	r3, r3, #32
 800279e:	613b      	str	r3, [r7, #16]
 80027a0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027a2:	4b2b      	ldr	r3, [pc, #172]	@ (8002850 <HAL_UART_MspInit+0x52c>)
 80027a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027a6:	4a2a      	ldr	r2, [pc, #168]	@ (8002850 <HAL_UART_MspInit+0x52c>)
 80027a8:	f043 0304 	orr.w	r3, r3, #4
 80027ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80027ae:	4b28      	ldr	r3, [pc, #160]	@ (8002850 <HAL_UART_MspInit+0x52c>)
 80027b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027b2:	f003 0304 	and.w	r3, r3, #4
 80027b6:	60fb      	str	r3, [r7, #12]
 80027b8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80027ba:	23c0      	movs	r3, #192	@ 0xc0
 80027bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027c0:	2302      	movs	r3, #2
 80027c2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c6:	2300      	movs	r3, #0
 80027c8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027cc:	2303      	movs	r3, #3
 80027ce:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80027d2:	2308      	movs	r3, #8
 80027d4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027d8:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80027dc:	4619      	mov	r1, r3
 80027de:	4825      	ldr	r0, [pc, #148]	@ (8002874 <HAL_UART_MspInit+0x550>)
 80027e0:	f001 f9e8 	bl	8003bb4 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80027e4:	4b24      	ldr	r3, [pc, #144]	@ (8002878 <HAL_UART_MspInit+0x554>)
 80027e6:	4a25      	ldr	r2, [pc, #148]	@ (800287c <HAL_UART_MspInit+0x558>)
 80027e8:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80027ea:	4b23      	ldr	r3, [pc, #140]	@ (8002878 <HAL_UART_MspInit+0x554>)
 80027ec:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80027f0:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027f2:	4b21      	ldr	r3, [pc, #132]	@ (8002878 <HAL_UART_MspInit+0x554>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027f8:	4b1f      	ldr	r3, [pc, #124]	@ (8002878 <HAL_UART_MspInit+0x554>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80027fe:	4b1e      	ldr	r3, [pc, #120]	@ (8002878 <HAL_UART_MspInit+0x554>)
 8002800:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002804:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002806:	4b1c      	ldr	r3, [pc, #112]	@ (8002878 <HAL_UART_MspInit+0x554>)
 8002808:	2200      	movs	r2, #0
 800280a:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800280c:	4b1a      	ldr	r3, [pc, #104]	@ (8002878 <HAL_UART_MspInit+0x554>)
 800280e:	2200      	movs	r2, #0
 8002810:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8002812:	4b19      	ldr	r3, [pc, #100]	@ (8002878 <HAL_UART_MspInit+0x554>)
 8002814:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002818:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 800281a:	4b17      	ldr	r3, [pc, #92]	@ (8002878 <HAL_UART_MspInit+0x554>)
 800281c:	2200      	movs	r2, #0
 800281e:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002820:	4b15      	ldr	r3, [pc, #84]	@ (8002878 <HAL_UART_MspInit+0x554>)
 8002822:	2200      	movs	r2, #0
 8002824:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8002826:	4814      	ldr	r0, [pc, #80]	@ (8002878 <HAL_UART_MspInit+0x554>)
 8002828:	f000 fe4c 	bl	80034c4 <HAL_DMA_Init>
 800282c:	4603      	mov	r3, r0
 800282e:	2b00      	cmp	r3, #0
 8002830:	d001      	beq.n	8002836 <HAL_UART_MspInit+0x512>
      Error_Handler();
 8002832:	f7ff fad7 	bl	8001de4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	4a0f      	ldr	r2, [pc, #60]	@ (8002878 <HAL_UART_MspInit+0x554>)
 800283a:	675a      	str	r2, [r3, #116]	@ 0x74
 800283c:	4a0e      	ldr	r2, [pc, #56]	@ (8002878 <HAL_UART_MspInit+0x554>)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002842:	bf00      	nop
 8002844:	37c8      	adds	r7, #200	@ 0xc8
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	40004400 	.word	0x40004400
 8002850:	40023800 	.word	0x40023800
 8002854:	40020000 	.word	0x40020000
 8002858:	20000a5c 	.word	0x20000a5c
 800285c:	40026088 	.word	0x40026088
 8002860:	40004800 	.word	0x40004800
 8002864:	40020400 	.word	0x40020400
 8002868:	20000abc 	.word	0x20000abc
 800286c:	40026028 	.word	0x40026028
 8002870:	40011400 	.word	0x40011400
 8002874:	40020800 	.word	0x40020800
 8002878:	20000b1c 	.word	0x20000b1c
 800287c:	40026428 	.word	0x40026428

08002880 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8002884:	f003 fc4a 	bl	800611c <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002888:	bf00      	nop
 800288a:	e7fd      	b.n	8002888 <NMI_Handler+0x8>

0800288c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002890:	bf00      	nop
 8002892:	e7fd      	b.n	8002890 <HardFault_Handler+0x4>

08002894 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002894:	b480      	push	{r7}
 8002896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002898:	bf00      	nop
 800289a:	e7fd      	b.n	8002898 <MemManage_Handler+0x4>

0800289c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028a0:	bf00      	nop
 80028a2:	e7fd      	b.n	80028a0 <BusFault_Handler+0x4>

080028a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028a8:	bf00      	nop
 80028aa:	e7fd      	b.n	80028a8 <UsageFault_Handler+0x4>

080028ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028ac:	b480      	push	{r7}
 80028ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028b0:	bf00      	nop
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr

080028ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028ba:	b480      	push	{r7}
 80028bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028be:	bf00      	nop
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr

080028c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028c8:	b480      	push	{r7}
 80028ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028cc:	bf00      	nop
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr

080028d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028d6:	b580      	push	{r7, lr}
 80028d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028da:	f000 f991 	bl	8002c00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028de:	bf00      	nop
 80028e0:	bd80      	pop	{r7, pc}
	...

080028e4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80028e8:	4802      	ldr	r0, [pc, #8]	@ (80028f4 <DMA1_Stream1_IRQHandler+0x10>)
 80028ea:	f000 fef9 	bl	80036e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80028ee:	bf00      	nop
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	20000abc 	.word	0x20000abc

080028f8 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 80028fc:	4802      	ldr	r0, [pc, #8]	@ (8002908 <DMA1_Stream2_IRQHandler+0x10>)
 80028fe:	f000 feef 	bl	80036e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002902:	bf00      	nop
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	2000093c 	.word	0x2000093c

0800290c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002910:	4802      	ldr	r0, [pc, #8]	@ (800291c <DMA1_Stream5_IRQHandler+0x10>)
 8002912:	f000 fee5 	bl	80036e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002916:	bf00      	nop
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	20000a5c 	.word	0x20000a5c

08002920 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002924:	4802      	ldr	r0, [pc, #8]	@ (8002930 <DMA2_Stream1_IRQHandler+0x10>)
 8002926:	f000 fedb 	bl	80036e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800292a:	bf00      	nop
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	20000b1c 	.word	0x20000b1c

08002934 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002938:	4802      	ldr	r0, [pc, #8]	@ (8002944 <DMA2_Stream2_IRQHandler+0x10>)
 800293a:	f000 fed1 	bl	80036e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800293e:	bf00      	nop
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	2000099c 	.word	0x2000099c

08002948 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 800294c:	4802      	ldr	r0, [pc, #8]	@ (8002958 <DMA2_Stream3_IRQHandler+0x10>)
 800294e:	f000 fec7 	bl	80036e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002952:	bf00      	nop
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	20000634 	.word	0x20000634

0800295c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002960:	4802      	ldr	r0, [pc, #8]	@ (800296c <OTG_FS_IRQHandler+0x10>)
 8002962:	f001 fd60 	bl	8004426 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002966:	bf00      	nop
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	20002078 	.word	0x20002078

08002970 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002974:	4802      	ldr	r0, [pc, #8]	@ (8002980 <DMA2_Stream7_IRQHandler+0x10>)
 8002976:	f000 feb3 	bl	80036e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800297a:	bf00      	nop
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	200009fc 	.word	0x200009fc

08002984 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002984:	b480      	push	{r7}
 8002986:	af00      	add	r7, sp, #0
  return 1;
 8002988:	2301      	movs	r3, #1
}
 800298a:	4618      	mov	r0, r3
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr

08002994 <_kill>:

int _kill(int pid, int sig)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b082      	sub	sp, #8
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
 800299c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800299e:	f00d fa07 	bl	800fdb0 <__errno>
 80029a2:	4603      	mov	r3, r0
 80029a4:	2216      	movs	r2, #22
 80029a6:	601a      	str	r2, [r3, #0]
  return -1;
 80029a8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3708      	adds	r7, #8
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}

080029b4 <_exit>:

void _exit (int status)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80029bc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	f7ff ffe7 	bl	8002994 <_kill>
  while (1) {}    /* Make sure we hang here */
 80029c6:	bf00      	nop
 80029c8:	e7fd      	b.n	80029c6 <_exit+0x12>

080029ca <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80029ca:	b580      	push	{r7, lr}
 80029cc:	b086      	sub	sp, #24
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	60f8      	str	r0, [r7, #12]
 80029d2:	60b9      	str	r1, [r7, #8]
 80029d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029d6:	2300      	movs	r3, #0
 80029d8:	617b      	str	r3, [r7, #20]
 80029da:	e00a      	b.n	80029f2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80029dc:	f3af 8000 	nop.w
 80029e0:	4601      	mov	r1, r0
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	1c5a      	adds	r2, r3, #1
 80029e6:	60ba      	str	r2, [r7, #8]
 80029e8:	b2ca      	uxtb	r2, r1
 80029ea:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	3301      	adds	r3, #1
 80029f0:	617b      	str	r3, [r7, #20]
 80029f2:	697a      	ldr	r2, [r7, #20]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	429a      	cmp	r2, r3
 80029f8:	dbf0      	blt.n	80029dc <_read+0x12>
  }

  return len;
 80029fa:	687b      	ldr	r3, [r7, #4]
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3718      	adds	r7, #24
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}

08002a04 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b086      	sub	sp, #24
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	60f8      	str	r0, [r7, #12]
 8002a0c:	60b9      	str	r1, [r7, #8]
 8002a0e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a10:	2300      	movs	r3, #0
 8002a12:	617b      	str	r3, [r7, #20]
 8002a14:	e009      	b.n	8002a2a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	1c5a      	adds	r2, r3, #1
 8002a1a:	60ba      	str	r2, [r7, #8]
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	3301      	adds	r3, #1
 8002a28:	617b      	str	r3, [r7, #20]
 8002a2a:	697a      	ldr	r2, [r7, #20]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	dbf1      	blt.n	8002a16 <_write+0x12>
  }
  return len;
 8002a32:	687b      	ldr	r3, [r7, #4]
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3718      	adds	r7, #24
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}

08002a3c <_close>:

int _close(int file)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b083      	sub	sp, #12
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002a44:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	370c      	adds	r7, #12
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr

08002a54 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
 8002a5c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002a64:	605a      	str	r2, [r3, #4]
  return 0;
 8002a66:	2300      	movs	r3, #0
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	370c      	adds	r7, #12
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr

08002a74 <_isatty>:

int _isatty(int file)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b083      	sub	sp, #12
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002a7c:	2301      	movs	r3, #1
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	370c      	adds	r7, #12
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr

08002a8a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a8a:	b480      	push	{r7}
 8002a8c:	b085      	sub	sp, #20
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	60f8      	str	r0, [r7, #12]
 8002a92:	60b9      	str	r1, [r7, #8]
 8002a94:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002a96:	2300      	movs	r3, #0
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3714      	adds	r7, #20
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa2:	4770      	bx	lr

08002aa4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b086      	sub	sp, #24
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002aac:	4a14      	ldr	r2, [pc, #80]	@ (8002b00 <_sbrk+0x5c>)
 8002aae:	4b15      	ldr	r3, [pc, #84]	@ (8002b04 <_sbrk+0x60>)
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ab8:	4b13      	ldr	r3, [pc, #76]	@ (8002b08 <_sbrk+0x64>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d102      	bne.n	8002ac6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ac0:	4b11      	ldr	r3, [pc, #68]	@ (8002b08 <_sbrk+0x64>)
 8002ac2:	4a12      	ldr	r2, [pc, #72]	@ (8002b0c <_sbrk+0x68>)
 8002ac4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ac6:	4b10      	ldr	r3, [pc, #64]	@ (8002b08 <_sbrk+0x64>)
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4413      	add	r3, r2
 8002ace:	693a      	ldr	r2, [r7, #16]
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d207      	bcs.n	8002ae4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ad4:	f00d f96c 	bl	800fdb0 <__errno>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	220c      	movs	r2, #12
 8002adc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ade:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002ae2:	e009      	b.n	8002af8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ae4:	4b08      	ldr	r3, [pc, #32]	@ (8002b08 <_sbrk+0x64>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002aea:	4b07      	ldr	r3, [pc, #28]	@ (8002b08 <_sbrk+0x64>)
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4413      	add	r3, r2
 8002af2:	4a05      	ldr	r2, [pc, #20]	@ (8002b08 <_sbrk+0x64>)
 8002af4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002af6:	68fb      	ldr	r3, [r7, #12]
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3718      	adds	r7, #24
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	20040000 	.word	0x20040000
 8002b04:	00000400 	.word	0x00000400
 8002b08:	20000b7c 	.word	0x20000b7c
 8002b0c:	200026a8 	.word	0x200026a8

08002b10 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b10:	b480      	push	{r7}
 8002b12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b14:	4b06      	ldr	r3, [pc, #24]	@ (8002b30 <SystemInit+0x20>)
 8002b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b1a:	4a05      	ldr	r2, [pc, #20]	@ (8002b30 <SystemInit+0x20>)
 8002b1c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002b20:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b24:	bf00      	nop
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	e000ed00 	.word	0xe000ed00

08002b34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002b34:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002b6c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 8002b38:	f7ff ffea 	bl	8002b10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002b3c:	480c      	ldr	r0, [pc, #48]	@ (8002b70 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002b3e:	490d      	ldr	r1, [pc, #52]	@ (8002b74 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002b40:	4a0d      	ldr	r2, [pc, #52]	@ (8002b78 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002b42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b44:	e002      	b.n	8002b4c <LoopCopyDataInit>

08002b46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b4a:	3304      	adds	r3, #4

08002b4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b50:	d3f9      	bcc.n	8002b46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b52:	4a0a      	ldr	r2, [pc, #40]	@ (8002b7c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002b54:	4c0a      	ldr	r4, [pc, #40]	@ (8002b80 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002b56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b58:	e001      	b.n	8002b5e <LoopFillZerobss>

08002b5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b5c:	3204      	adds	r2, #4

08002b5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b60:	d3fb      	bcc.n	8002b5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002b62:	f00d f92b 	bl	800fdbc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b66:	f7fe fbdd 	bl	8001324 <main>
  bx  lr    
 8002b6a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002b6c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8002b70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b74:	200002d4 	.word	0x200002d4
  ldr r2, =_sidata
 8002b78:	08012154 	.word	0x08012154
  ldr r2, =_sbss
 8002b7c:	200002d4 	.word	0x200002d4
  ldr r4, =_ebss
 8002b80:	200026a4 	.word	0x200026a4

08002b84 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b84:	e7fe      	b.n	8002b84 <ADC_IRQHandler>

08002b86 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b86:	b580      	push	{r7, lr}
 8002b88:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b8a:	2003      	movs	r0, #3
 8002b8c:	f000 fbe0 	bl	8003350 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b90:	200f      	movs	r0, #15
 8002b92:	f000 f805 	bl	8002ba0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b96:	f7ff f92b 	bl	8001df0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b9a:	2300      	movs	r3, #0
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	bd80      	pop	{r7, pc}

08002ba0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b082      	sub	sp, #8
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ba8:	4b12      	ldr	r3, [pc, #72]	@ (8002bf4 <HAL_InitTick+0x54>)
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	4b12      	ldr	r3, [pc, #72]	@ (8002bf8 <HAL_InitTick+0x58>)
 8002bae:	781b      	ldrb	r3, [r3, #0]
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002bb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bba:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f000 fbfb 	bl	80033ba <HAL_SYSTICK_Config>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d001      	beq.n	8002bce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e00e      	b.n	8002bec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2b0f      	cmp	r3, #15
 8002bd2:	d80a      	bhi.n	8002bea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	6879      	ldr	r1, [r7, #4]
 8002bd8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002bdc:	f000 fbc3 	bl	8003366 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002be0:	4a06      	ldr	r2, [pc, #24]	@ (8002bfc <HAL_InitTick+0x5c>)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002be6:	2300      	movs	r3, #0
 8002be8:	e000      	b.n	8002bec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3708      	adds	r7, #8
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	20000000 	.word	0x20000000
 8002bf8:	20000008 	.word	0x20000008
 8002bfc:	20000004 	.word	0x20000004

08002c00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c00:	b480      	push	{r7}
 8002c02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c04:	4b06      	ldr	r3, [pc, #24]	@ (8002c20 <HAL_IncTick+0x20>)
 8002c06:	781b      	ldrb	r3, [r3, #0]
 8002c08:	461a      	mov	r2, r3
 8002c0a:	4b06      	ldr	r3, [pc, #24]	@ (8002c24 <HAL_IncTick+0x24>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4413      	add	r3, r2
 8002c10:	4a04      	ldr	r2, [pc, #16]	@ (8002c24 <HAL_IncTick+0x24>)
 8002c12:	6013      	str	r3, [r2, #0]
}
 8002c14:	bf00      	nop
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	20000008 	.word	0x20000008
 8002c24:	20000b80 	.word	0x20000b80

08002c28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	af00      	add	r7, sp, #0
  return uwTick;
 8002c2c:	4b03      	ldr	r3, [pc, #12]	@ (8002c3c <HAL_GetTick+0x14>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop
 8002c3c:	20000b80 	.word	0x20000b80

08002c40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c48:	f7ff ffee 	bl	8002c28 <HAL_GetTick>
 8002c4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002c58:	d005      	beq.n	8002c66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c5a:	4b0a      	ldr	r3, [pc, #40]	@ (8002c84 <HAL_Delay+0x44>)
 8002c5c:	781b      	ldrb	r3, [r3, #0]
 8002c5e:	461a      	mov	r2, r3
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	4413      	add	r3, r2
 8002c64:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002c66:	bf00      	nop
 8002c68:	f7ff ffde 	bl	8002c28 <HAL_GetTick>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	68fa      	ldr	r2, [r7, #12]
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d8f7      	bhi.n	8002c68 <HAL_Delay+0x28>
  {
  }
}
 8002c78:	bf00      	nop
 8002c7a:	bf00      	nop
 8002c7c:	3710      	adds	r7, #16
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	20000008 	.word	0x20000008

08002c88 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b084      	sub	sp, #16
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c90:	2300      	movs	r3, #0
 8002c92:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d101      	bne.n	8002c9e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e031      	b.n	8002d02 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d109      	bne.n	8002cba <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f7ff f8c6 	bl	8001e38 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cbe:	f003 0310 	and.w	r3, r3, #16
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d116      	bne.n	8002cf4 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002cca:	4b10      	ldr	r3, [pc, #64]	@ (8002d0c <HAL_ADC_Init+0x84>)
 8002ccc:	4013      	ands	r3, r2
 8002cce:	f043 0202 	orr.w	r2, r3, #2
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f000 f970 	bl	8002fbc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ce6:	f023 0303 	bic.w	r3, r3, #3
 8002cea:	f043 0201 	orr.w	r2, r3, #1
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	641a      	str	r2, [r3, #64]	@ 0x40
 8002cf2:	e001      	b.n	8002cf8 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002d00:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3710      	adds	r7, #16
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	ffffeefd 	.word	0xffffeefd

08002d10 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b085      	sub	sp, #20
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
 8002d18:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d101      	bne.n	8002d2c <HAL_ADC_ConfigChannel+0x1c>
 8002d28:	2302      	movs	r3, #2
 8002d2a:	e136      	b.n	8002f9a <HAL_ADC_ConfigChannel+0x28a>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	2b09      	cmp	r3, #9
 8002d3a:	d93a      	bls.n	8002db2 <HAL_ADC_ConfigChannel+0xa2>
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002d44:	d035      	beq.n	8002db2 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	68d9      	ldr	r1, [r3, #12]
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	b29b      	uxth	r3, r3
 8002d52:	461a      	mov	r2, r3
 8002d54:	4613      	mov	r3, r2
 8002d56:	005b      	lsls	r3, r3, #1
 8002d58:	4413      	add	r3, r2
 8002d5a:	3b1e      	subs	r3, #30
 8002d5c:	2207      	movs	r2, #7
 8002d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d62:	43da      	mvns	r2, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	400a      	ands	r2, r1
 8002d6a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a8d      	ldr	r2, [pc, #564]	@ (8002fa8 <HAL_ADC_ConfigChannel+0x298>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d10a      	bne.n	8002d8c <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	68d9      	ldr	r1, [r3, #12]
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	061a      	lsls	r2, r3, #24
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	430a      	orrs	r2, r1
 8002d88:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d8a:	e035      	b.n	8002df8 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	68d9      	ldr	r1, [r3, #12]
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	689a      	ldr	r2, [r3, #8]
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	b29b      	uxth	r3, r3
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	4603      	mov	r3, r0
 8002da0:	005b      	lsls	r3, r3, #1
 8002da2:	4403      	add	r3, r0
 8002da4:	3b1e      	subs	r3, #30
 8002da6:	409a      	lsls	r2, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	430a      	orrs	r2, r1
 8002dae:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002db0:	e022      	b.n	8002df8 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	6919      	ldr	r1, [r3, #16]
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	4613      	mov	r3, r2
 8002dc2:	005b      	lsls	r3, r3, #1
 8002dc4:	4413      	add	r3, r2
 8002dc6:	2207      	movs	r2, #7
 8002dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dcc:	43da      	mvns	r2, r3
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	400a      	ands	r2, r1
 8002dd4:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	6919      	ldr	r1, [r3, #16]
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	689a      	ldr	r2, [r3, #8]
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	4618      	mov	r0, r3
 8002de8:	4603      	mov	r3, r0
 8002dea:	005b      	lsls	r3, r3, #1
 8002dec:	4403      	add	r3, r0
 8002dee:	409a      	lsls	r2, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	430a      	orrs	r2, r1
 8002df6:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	2b06      	cmp	r3, #6
 8002dfe:	d824      	bhi.n	8002e4a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	685a      	ldr	r2, [r3, #4]
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	009b      	lsls	r3, r3, #2
 8002e0e:	4413      	add	r3, r2
 8002e10:	3b05      	subs	r3, #5
 8002e12:	221f      	movs	r2, #31
 8002e14:	fa02 f303 	lsl.w	r3, r2, r3
 8002e18:	43da      	mvns	r2, r3
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	400a      	ands	r2, r1
 8002e20:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	4618      	mov	r0, r3
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	685a      	ldr	r2, [r3, #4]
 8002e34:	4613      	mov	r3, r2
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	4413      	add	r3, r2
 8002e3a:	3b05      	subs	r3, #5
 8002e3c:	fa00 f203 	lsl.w	r2, r0, r3
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	430a      	orrs	r2, r1
 8002e46:	635a      	str	r2, [r3, #52]	@ 0x34
 8002e48:	e04c      	b.n	8002ee4 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	2b0c      	cmp	r3, #12
 8002e50:	d824      	bhi.n	8002e9c <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	685a      	ldr	r2, [r3, #4]
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	4413      	add	r3, r2
 8002e62:	3b23      	subs	r3, #35	@ 0x23
 8002e64:	221f      	movs	r2, #31
 8002e66:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6a:	43da      	mvns	r2, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	400a      	ands	r2, r1
 8002e72:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	b29b      	uxth	r3, r3
 8002e80:	4618      	mov	r0, r3
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	685a      	ldr	r2, [r3, #4]
 8002e86:	4613      	mov	r3, r2
 8002e88:	009b      	lsls	r3, r3, #2
 8002e8a:	4413      	add	r3, r2
 8002e8c:	3b23      	subs	r3, #35	@ 0x23
 8002e8e:	fa00 f203 	lsl.w	r2, r0, r3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	430a      	orrs	r2, r1
 8002e98:	631a      	str	r2, [r3, #48]	@ 0x30
 8002e9a:	e023      	b.n	8002ee4 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	685a      	ldr	r2, [r3, #4]
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	009b      	lsls	r3, r3, #2
 8002eaa:	4413      	add	r3, r2
 8002eac:	3b41      	subs	r3, #65	@ 0x41
 8002eae:	221f      	movs	r2, #31
 8002eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb4:	43da      	mvns	r2, r3
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	400a      	ands	r2, r1
 8002ebc:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	b29b      	uxth	r3, r3
 8002eca:	4618      	mov	r0, r3
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	685a      	ldr	r2, [r3, #4]
 8002ed0:	4613      	mov	r3, r2
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	4413      	add	r3, r2
 8002ed6:	3b41      	subs	r3, #65	@ 0x41
 8002ed8:	fa00 f203 	lsl.w	r2, r0, r3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	430a      	orrs	r2, r1
 8002ee2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a30      	ldr	r2, [pc, #192]	@ (8002fac <HAL_ADC_ConfigChannel+0x29c>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d10a      	bne.n	8002f04 <HAL_ADC_ConfigChannel+0x1f4>
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002ef6:	d105      	bne.n	8002f04 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002ef8:	4b2d      	ldr	r3, [pc, #180]	@ (8002fb0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	4a2c      	ldr	r2, [pc, #176]	@ (8002fb0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002efe:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002f02:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a28      	ldr	r2, [pc, #160]	@ (8002fac <HAL_ADC_ConfigChannel+0x29c>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d10f      	bne.n	8002f2e <HAL_ADC_ConfigChannel+0x21e>
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	2b12      	cmp	r3, #18
 8002f14:	d10b      	bne.n	8002f2e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8002f16:	4b26      	ldr	r3, [pc, #152]	@ (8002fb0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	4a25      	ldr	r2, [pc, #148]	@ (8002fb0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f1c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002f20:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002f22:	4b23      	ldr	r3, [pc, #140]	@ (8002fb0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	4a22      	ldr	r2, [pc, #136]	@ (8002fb0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f28:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002f2c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a1e      	ldr	r2, [pc, #120]	@ (8002fac <HAL_ADC_ConfigChannel+0x29c>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d12b      	bne.n	8002f90 <HAL_ADC_ConfigChannel+0x280>
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a1a      	ldr	r2, [pc, #104]	@ (8002fa8 <HAL_ADC_ConfigChannel+0x298>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d003      	beq.n	8002f4a <HAL_ADC_ConfigChannel+0x23a>
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	2b11      	cmp	r3, #17
 8002f48:	d122      	bne.n	8002f90 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8002f4a:	4b19      	ldr	r3, [pc, #100]	@ (8002fb0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	4a18      	ldr	r2, [pc, #96]	@ (8002fb0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f50:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002f54:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002f56:	4b16      	ldr	r3, [pc, #88]	@ (8002fb0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	4a15      	ldr	r2, [pc, #84]	@ (8002fb0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f5c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002f60:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a10      	ldr	r2, [pc, #64]	@ (8002fa8 <HAL_ADC_ConfigChannel+0x298>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d111      	bne.n	8002f90 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002f6c:	4b11      	ldr	r3, [pc, #68]	@ (8002fb4 <HAL_ADC_ConfigChannel+0x2a4>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a11      	ldr	r2, [pc, #68]	@ (8002fb8 <HAL_ADC_ConfigChannel+0x2a8>)
 8002f72:	fba2 2303 	umull	r2, r3, r2, r3
 8002f76:	0c9a      	lsrs	r2, r3, #18
 8002f78:	4613      	mov	r3, r2
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	4413      	add	r3, r2
 8002f7e:	005b      	lsls	r3, r3, #1
 8002f80:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002f82:	e002      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	3b01      	subs	r3, #1
 8002f88:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d1f9      	bne.n	8002f84 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2200      	movs	r2, #0
 8002f94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002f98:	2300      	movs	r3, #0
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3714      	adds	r7, #20
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	10000012 	.word	0x10000012
 8002fac:	40012000 	.word	0x40012000
 8002fb0:	40012300 	.word	0x40012300
 8002fb4:	20000000 	.word	0x20000000
 8002fb8:	431bde83 	.word	0x431bde83

08002fbc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002fc4:	4b78      	ldr	r3, [pc, #480]	@ (80031a8 <ADC_Init+0x1ec>)
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	4a77      	ldr	r2, [pc, #476]	@ (80031a8 <ADC_Init+0x1ec>)
 8002fca:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002fce:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002fd0:	4b75      	ldr	r3, [pc, #468]	@ (80031a8 <ADC_Init+0x1ec>)
 8002fd2:	685a      	ldr	r2, [r3, #4]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	4973      	ldr	r1, [pc, #460]	@ (80031a8 <ADC_Init+0x1ec>)
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	685a      	ldr	r2, [r3, #4]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002fec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	6859      	ldr	r1, [r3, #4]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	691b      	ldr	r3, [r3, #16]
 8002ff8:	021a      	lsls	r2, r3, #8
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	430a      	orrs	r2, r1
 8003000:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	685a      	ldr	r2, [r3, #4]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003010:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	6859      	ldr	r1, [r3, #4]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	689a      	ldr	r2, [r3, #8]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	430a      	orrs	r2, r1
 8003022:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	689a      	ldr	r2, [r3, #8]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003032:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	6899      	ldr	r1, [r3, #8]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	68da      	ldr	r2, [r3, #12]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	430a      	orrs	r2, r1
 8003044:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800304a:	4a58      	ldr	r2, [pc, #352]	@ (80031ac <ADC_Init+0x1f0>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d022      	beq.n	8003096 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	689a      	ldr	r2, [r3, #8]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800305e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	6899      	ldr	r1, [r3, #8]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	430a      	orrs	r2, r1
 8003070:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	689a      	ldr	r2, [r3, #8]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003080:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	6899      	ldr	r1, [r3, #8]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	430a      	orrs	r2, r1
 8003092:	609a      	str	r2, [r3, #8]
 8003094:	e00f      	b.n	80030b6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	689a      	ldr	r2, [r3, #8]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80030a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	689a      	ldr	r2, [r3, #8]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80030b4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	689a      	ldr	r2, [r3, #8]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f022 0202 	bic.w	r2, r2, #2
 80030c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	6899      	ldr	r1, [r3, #8]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	699b      	ldr	r3, [r3, #24]
 80030d0:	005a      	lsls	r2, r3, #1
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	430a      	orrs	r2, r1
 80030d8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d01b      	beq.n	800311c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	685a      	ldr	r2, [r3, #4]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80030f2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	685a      	ldr	r2, [r3, #4]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003102:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	6859      	ldr	r1, [r3, #4]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800310e:	3b01      	subs	r3, #1
 8003110:	035a      	lsls	r2, r3, #13
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	430a      	orrs	r2, r1
 8003118:	605a      	str	r2, [r3, #4]
 800311a:	e007      	b.n	800312c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	685a      	ldr	r2, [r3, #4]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800312a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800313a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	69db      	ldr	r3, [r3, #28]
 8003146:	3b01      	subs	r3, #1
 8003148:	051a      	lsls	r2, r3, #20
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	430a      	orrs	r2, r1
 8003150:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	689a      	ldr	r2, [r3, #8]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003160:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	6899      	ldr	r1, [r3, #8]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800316e:	025a      	lsls	r2, r3, #9
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	430a      	orrs	r2, r1
 8003176:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	689a      	ldr	r2, [r3, #8]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003186:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	6899      	ldr	r1, [r3, #8]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	695b      	ldr	r3, [r3, #20]
 8003192:	029a      	lsls	r2, r3, #10
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	430a      	orrs	r2, r1
 800319a:	609a      	str	r2, [r3, #8]
}
 800319c:	bf00      	nop
 800319e:	370c      	adds	r7, #12
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr
 80031a8:	40012300 	.word	0x40012300
 80031ac:	0f000001 	.word	0x0f000001

080031b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b085      	sub	sp, #20
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f003 0307 	and.w	r3, r3, #7
 80031be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031c0:	4b0b      	ldr	r3, [pc, #44]	@ (80031f0 <__NVIC_SetPriorityGrouping+0x40>)
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031c6:	68ba      	ldr	r2, [r7, #8]
 80031c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80031cc:	4013      	ands	r3, r2
 80031ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80031d8:	4b06      	ldr	r3, [pc, #24]	@ (80031f4 <__NVIC_SetPriorityGrouping+0x44>)
 80031da:	4313      	orrs	r3, r2
 80031dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031de:	4a04      	ldr	r2, [pc, #16]	@ (80031f0 <__NVIC_SetPriorityGrouping+0x40>)
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	60d3      	str	r3, [r2, #12]
}
 80031e4:	bf00      	nop
 80031e6:	3714      	adds	r7, #20
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr
 80031f0:	e000ed00 	.word	0xe000ed00
 80031f4:	05fa0000 	.word	0x05fa0000

080031f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031f8:	b480      	push	{r7}
 80031fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031fc:	4b04      	ldr	r3, [pc, #16]	@ (8003210 <__NVIC_GetPriorityGrouping+0x18>)
 80031fe:	68db      	ldr	r3, [r3, #12]
 8003200:	0a1b      	lsrs	r3, r3, #8
 8003202:	f003 0307 	and.w	r3, r3, #7
}
 8003206:	4618      	mov	r0, r3
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr
 8003210:	e000ed00 	.word	0xe000ed00

08003214 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	4603      	mov	r3, r0
 800321c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800321e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003222:	2b00      	cmp	r3, #0
 8003224:	db0b      	blt.n	800323e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003226:	79fb      	ldrb	r3, [r7, #7]
 8003228:	f003 021f 	and.w	r2, r3, #31
 800322c:	4907      	ldr	r1, [pc, #28]	@ (800324c <__NVIC_EnableIRQ+0x38>)
 800322e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003232:	095b      	lsrs	r3, r3, #5
 8003234:	2001      	movs	r0, #1
 8003236:	fa00 f202 	lsl.w	r2, r0, r2
 800323a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800323e:	bf00      	nop
 8003240:	370c      	adds	r7, #12
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	e000e100 	.word	0xe000e100

08003250 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003250:	b480      	push	{r7}
 8003252:	b083      	sub	sp, #12
 8003254:	af00      	add	r7, sp, #0
 8003256:	4603      	mov	r3, r0
 8003258:	6039      	str	r1, [r7, #0]
 800325a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800325c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003260:	2b00      	cmp	r3, #0
 8003262:	db0a      	blt.n	800327a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	b2da      	uxtb	r2, r3
 8003268:	490c      	ldr	r1, [pc, #48]	@ (800329c <__NVIC_SetPriority+0x4c>)
 800326a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800326e:	0112      	lsls	r2, r2, #4
 8003270:	b2d2      	uxtb	r2, r2
 8003272:	440b      	add	r3, r1
 8003274:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003278:	e00a      	b.n	8003290 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	b2da      	uxtb	r2, r3
 800327e:	4908      	ldr	r1, [pc, #32]	@ (80032a0 <__NVIC_SetPriority+0x50>)
 8003280:	79fb      	ldrb	r3, [r7, #7]
 8003282:	f003 030f 	and.w	r3, r3, #15
 8003286:	3b04      	subs	r3, #4
 8003288:	0112      	lsls	r2, r2, #4
 800328a:	b2d2      	uxtb	r2, r2
 800328c:	440b      	add	r3, r1
 800328e:	761a      	strb	r2, [r3, #24]
}
 8003290:	bf00      	nop
 8003292:	370c      	adds	r7, #12
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr
 800329c:	e000e100 	.word	0xe000e100
 80032a0:	e000ed00 	.word	0xe000ed00

080032a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b089      	sub	sp, #36	@ 0x24
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f003 0307 	and.w	r3, r3, #7
 80032b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	f1c3 0307 	rsb	r3, r3, #7
 80032be:	2b04      	cmp	r3, #4
 80032c0:	bf28      	it	cs
 80032c2:	2304      	movcs	r3, #4
 80032c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	3304      	adds	r3, #4
 80032ca:	2b06      	cmp	r3, #6
 80032cc:	d902      	bls.n	80032d4 <NVIC_EncodePriority+0x30>
 80032ce:	69fb      	ldr	r3, [r7, #28]
 80032d0:	3b03      	subs	r3, #3
 80032d2:	e000      	b.n	80032d6 <NVIC_EncodePriority+0x32>
 80032d4:	2300      	movs	r3, #0
 80032d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032d8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80032dc:	69bb      	ldr	r3, [r7, #24]
 80032de:	fa02 f303 	lsl.w	r3, r2, r3
 80032e2:	43da      	mvns	r2, r3
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	401a      	ands	r2, r3
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032ec:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	fa01 f303 	lsl.w	r3, r1, r3
 80032f6:	43d9      	mvns	r1, r3
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032fc:	4313      	orrs	r3, r2
         );
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3724      	adds	r7, #36	@ 0x24
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr
	...

0800330c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b082      	sub	sp, #8
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	3b01      	subs	r3, #1
 8003318:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800331c:	d301      	bcc.n	8003322 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800331e:	2301      	movs	r3, #1
 8003320:	e00f      	b.n	8003342 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003322:	4a0a      	ldr	r2, [pc, #40]	@ (800334c <SysTick_Config+0x40>)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	3b01      	subs	r3, #1
 8003328:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800332a:	210f      	movs	r1, #15
 800332c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003330:	f7ff ff8e 	bl	8003250 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003334:	4b05      	ldr	r3, [pc, #20]	@ (800334c <SysTick_Config+0x40>)
 8003336:	2200      	movs	r2, #0
 8003338:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800333a:	4b04      	ldr	r3, [pc, #16]	@ (800334c <SysTick_Config+0x40>)
 800333c:	2207      	movs	r2, #7
 800333e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003340:	2300      	movs	r3, #0
}
 8003342:	4618      	mov	r0, r3
 8003344:	3708      	adds	r7, #8
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	e000e010 	.word	0xe000e010

08003350 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b082      	sub	sp, #8
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003358:	6878      	ldr	r0, [r7, #4]
 800335a:	f7ff ff29 	bl	80031b0 <__NVIC_SetPriorityGrouping>
}
 800335e:	bf00      	nop
 8003360:	3708      	adds	r7, #8
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}

08003366 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003366:	b580      	push	{r7, lr}
 8003368:	b086      	sub	sp, #24
 800336a:	af00      	add	r7, sp, #0
 800336c:	4603      	mov	r3, r0
 800336e:	60b9      	str	r1, [r7, #8]
 8003370:	607a      	str	r2, [r7, #4]
 8003372:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003374:	2300      	movs	r3, #0
 8003376:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003378:	f7ff ff3e 	bl	80031f8 <__NVIC_GetPriorityGrouping>
 800337c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800337e:	687a      	ldr	r2, [r7, #4]
 8003380:	68b9      	ldr	r1, [r7, #8]
 8003382:	6978      	ldr	r0, [r7, #20]
 8003384:	f7ff ff8e 	bl	80032a4 <NVIC_EncodePriority>
 8003388:	4602      	mov	r2, r0
 800338a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800338e:	4611      	mov	r1, r2
 8003390:	4618      	mov	r0, r3
 8003392:	f7ff ff5d 	bl	8003250 <__NVIC_SetPriority>
}
 8003396:	bf00      	nop
 8003398:	3718      	adds	r7, #24
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}

0800339e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800339e:	b580      	push	{r7, lr}
 80033a0:	b082      	sub	sp, #8
 80033a2:	af00      	add	r7, sp, #0
 80033a4:	4603      	mov	r3, r0
 80033a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033ac:	4618      	mov	r0, r3
 80033ae:	f7ff ff31 	bl	8003214 <__NVIC_EnableIRQ>
}
 80033b2:	bf00      	nop
 80033b4:	3708      	adds	r7, #8
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}

080033ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033ba:	b580      	push	{r7, lr}
 80033bc:	b082      	sub	sp, #8
 80033be:	af00      	add	r7, sp, #0
 80033c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f7ff ffa2 	bl	800330c <SysTick_Config>
 80033c8:	4603      	mov	r3, r0
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3708      	adds	r7, #8
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}
	...

080033d4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80033d4:	b480      	push	{r7}
 80033d6:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80033d8:	f3bf 8f5f 	dmb	sy
}
 80033dc:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80033de:	4b07      	ldr	r3, [pc, #28]	@ (80033fc <HAL_MPU_Disable+0x28>)
 80033e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e2:	4a06      	ldr	r2, [pc, #24]	@ (80033fc <HAL_MPU_Disable+0x28>)
 80033e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033e8:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80033ea:	4b05      	ldr	r3, [pc, #20]	@ (8003400 <HAL_MPU_Disable+0x2c>)
 80033ec:	2200      	movs	r2, #0
 80033ee:	605a      	str	r2, [r3, #4]
}
 80033f0:	bf00      	nop
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr
 80033fa:	bf00      	nop
 80033fc:	e000ed00 	.word	0xe000ed00
 8003400:	e000ed90 	.word	0xe000ed90

08003404 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003404:	b480      	push	{r7}
 8003406:	b083      	sub	sp, #12
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800340c:	4a0b      	ldr	r2, [pc, #44]	@ (800343c <HAL_MPU_Enable+0x38>)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	f043 0301 	orr.w	r3, r3, #1
 8003414:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003416:	4b0a      	ldr	r3, [pc, #40]	@ (8003440 <HAL_MPU_Enable+0x3c>)
 8003418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800341a:	4a09      	ldr	r2, [pc, #36]	@ (8003440 <HAL_MPU_Enable+0x3c>)
 800341c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003420:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003422:	f3bf 8f4f 	dsb	sy
}
 8003426:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003428:	f3bf 8f6f 	isb	sy
}
 800342c:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800342e:	bf00      	nop
 8003430:	370c      	adds	r7, #12
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
 800343a:	bf00      	nop
 800343c:	e000ed90 	.word	0xe000ed90
 8003440:	e000ed00 	.word	0xe000ed00

08003444 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8003444:	b480      	push	{r7}
 8003446:	b083      	sub	sp, #12
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	785a      	ldrb	r2, [r3, #1]
 8003450:	4b1b      	ldr	r3, [pc, #108]	@ (80034c0 <HAL_MPU_ConfigRegion+0x7c>)
 8003452:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003454:	4b1a      	ldr	r3, [pc, #104]	@ (80034c0 <HAL_MPU_ConfigRegion+0x7c>)
 8003456:	691b      	ldr	r3, [r3, #16]
 8003458:	4a19      	ldr	r2, [pc, #100]	@ (80034c0 <HAL_MPU_ConfigRegion+0x7c>)
 800345a:	f023 0301 	bic.w	r3, r3, #1
 800345e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003460:	4a17      	ldr	r2, [pc, #92]	@ (80034c0 <HAL_MPU_ConfigRegion+0x7c>)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	7b1b      	ldrb	r3, [r3, #12]
 800346c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	7adb      	ldrb	r3, [r3, #11]
 8003472:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003474:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	7a9b      	ldrb	r3, [r3, #10]
 800347a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800347c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	7b5b      	ldrb	r3, [r3, #13]
 8003482:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003484:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	7b9b      	ldrb	r3, [r3, #14]
 800348a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800348c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	7bdb      	ldrb	r3, [r3, #15]
 8003492:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003494:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	7a5b      	ldrb	r3, [r3, #9]
 800349a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800349c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	7a1b      	ldrb	r3, [r3, #8]
 80034a2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80034a4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	7812      	ldrb	r2, [r2, #0]
 80034aa:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80034ac:	4a04      	ldr	r2, [pc, #16]	@ (80034c0 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80034ae:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80034b0:	6113      	str	r3, [r2, #16]
}
 80034b2:	bf00      	nop
 80034b4:	370c      	adds	r7, #12
 80034b6:	46bd      	mov	sp, r7
 80034b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034bc:	4770      	bx	lr
 80034be:	bf00      	nop
 80034c0:	e000ed90 	.word	0xe000ed90

080034c4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b086      	sub	sp, #24
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80034cc:	2300      	movs	r3, #0
 80034ce:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80034d0:	f7ff fbaa 	bl	8002c28 <HAL_GetTick>
 80034d4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d101      	bne.n	80034e0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	e099      	b.n	8003614 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2202      	movs	r2, #2
 80034e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2200      	movs	r2, #0
 80034ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f022 0201 	bic.w	r2, r2, #1
 80034fe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003500:	e00f      	b.n	8003522 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003502:	f7ff fb91 	bl	8002c28 <HAL_GetTick>
 8003506:	4602      	mov	r2, r0
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	1ad3      	subs	r3, r2, r3
 800350c:	2b05      	cmp	r3, #5
 800350e:	d908      	bls.n	8003522 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2220      	movs	r2, #32
 8003514:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2203      	movs	r2, #3
 800351a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e078      	b.n	8003614 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0301 	and.w	r3, r3, #1
 800352c:	2b00      	cmp	r3, #0
 800352e:	d1e8      	bne.n	8003502 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003538:	697a      	ldr	r2, [r7, #20]
 800353a:	4b38      	ldr	r3, [pc, #224]	@ (800361c <HAL_DMA_Init+0x158>)
 800353c:	4013      	ands	r3, r2
 800353e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685a      	ldr	r2, [r3, #4]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800354e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	691b      	ldr	r3, [r3, #16]
 8003554:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800355a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	699b      	ldr	r3, [r3, #24]
 8003560:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003566:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6a1b      	ldr	r3, [r3, #32]
 800356c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800356e:	697a      	ldr	r2, [r7, #20]
 8003570:	4313      	orrs	r3, r2
 8003572:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003578:	2b04      	cmp	r3, #4
 800357a:	d107      	bne.n	800358c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003584:	4313      	orrs	r3, r2
 8003586:	697a      	ldr	r2, [r7, #20]
 8003588:	4313      	orrs	r3, r2
 800358a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	697a      	ldr	r2, [r7, #20]
 8003592:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	695b      	ldr	r3, [r3, #20]
 800359a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	f023 0307 	bic.w	r3, r3, #7
 80035a2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035a8:	697a      	ldr	r2, [r7, #20]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b2:	2b04      	cmp	r3, #4
 80035b4:	d117      	bne.n	80035e6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035ba:	697a      	ldr	r2, [r7, #20]
 80035bc:	4313      	orrs	r3, r2
 80035be:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d00e      	beq.n	80035e6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f000 fa77 	bl	8003abc <DMA_CheckFifoParam>
 80035ce:	4603      	mov	r3, r0
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d008      	beq.n	80035e6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2240      	movs	r2, #64	@ 0x40
 80035d8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80035e2:	2301      	movs	r3, #1
 80035e4:	e016      	b.n	8003614 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	697a      	ldr	r2, [r7, #20]
 80035ec:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f000 fa2e 	bl	8003a50 <DMA_CalcBaseAndBitshift>
 80035f4:	4603      	mov	r3, r0
 80035f6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035fc:	223f      	movs	r2, #63	@ 0x3f
 80035fe:	409a      	lsls	r2, r3
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2200      	movs	r2, #0
 8003608:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2201      	movs	r2, #1
 800360e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003612:	2300      	movs	r3, #0
}
 8003614:	4618      	mov	r0, r3
 8003616:	3718      	adds	r7, #24
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	e010803f 	.word	0xe010803f

08003620 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b086      	sub	sp, #24
 8003624:	af00      	add	r7, sp, #0
 8003626:	60f8      	str	r0, [r7, #12]
 8003628:	60b9      	str	r1, [r7, #8]
 800362a:	607a      	str	r2, [r7, #4]
 800362c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800362e:	2300      	movs	r3, #0
 8003630:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003636:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800363e:	2b01      	cmp	r3, #1
 8003640:	d101      	bne.n	8003646 <HAL_DMA_Start_IT+0x26>
 8003642:	2302      	movs	r3, #2
 8003644:	e048      	b.n	80036d8 <HAL_DMA_Start_IT+0xb8>
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2201      	movs	r2, #1
 800364a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003654:	b2db      	uxtb	r3, r3
 8003656:	2b01      	cmp	r3, #1
 8003658:	d137      	bne.n	80036ca <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2202      	movs	r2, #2
 800365e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	2200      	movs	r2, #0
 8003666:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	687a      	ldr	r2, [r7, #4]
 800366c:	68b9      	ldr	r1, [r7, #8]
 800366e:	68f8      	ldr	r0, [r7, #12]
 8003670:	f000 f9c0 	bl	80039f4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003678:	223f      	movs	r2, #63	@ 0x3f
 800367a:	409a      	lsls	r2, r3
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f042 0216 	orr.w	r2, r2, #22
 800368e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	695a      	ldr	r2, [r3, #20]
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800369e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d007      	beq.n	80036b8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f042 0208 	orr.w	r2, r2, #8
 80036b6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f042 0201 	orr.w	r2, r2, #1
 80036c6:	601a      	str	r2, [r3, #0]
 80036c8:	e005      	b.n	80036d6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2200      	movs	r2, #0
 80036ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80036d2:	2302      	movs	r3, #2
 80036d4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80036d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3718      	adds	r7, #24
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}

080036e0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b086      	sub	sp, #24
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80036e8:	2300      	movs	r3, #0
 80036ea:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80036ec:	4b8e      	ldr	r3, [pc, #568]	@ (8003928 <HAL_DMA_IRQHandler+0x248>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a8e      	ldr	r2, [pc, #568]	@ (800392c <HAL_DMA_IRQHandler+0x24c>)
 80036f2:	fba2 2303 	umull	r2, r3, r2, r3
 80036f6:	0a9b      	lsrs	r3, r3, #10
 80036f8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036fe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800370a:	2208      	movs	r2, #8
 800370c:	409a      	lsls	r2, r3
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	4013      	ands	r3, r2
 8003712:	2b00      	cmp	r3, #0
 8003714:	d01a      	beq.n	800374c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 0304 	and.w	r3, r3, #4
 8003720:	2b00      	cmp	r3, #0
 8003722:	d013      	beq.n	800374c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f022 0204 	bic.w	r2, r2, #4
 8003732:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003738:	2208      	movs	r2, #8
 800373a:	409a      	lsls	r2, r3
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003744:	f043 0201 	orr.w	r2, r3, #1
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003750:	2201      	movs	r2, #1
 8003752:	409a      	lsls	r2, r3
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	4013      	ands	r3, r2
 8003758:	2b00      	cmp	r3, #0
 800375a:	d012      	beq.n	8003782 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	695b      	ldr	r3, [r3, #20]
 8003762:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003766:	2b00      	cmp	r3, #0
 8003768:	d00b      	beq.n	8003782 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800376e:	2201      	movs	r2, #1
 8003770:	409a      	lsls	r2, r3
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800377a:	f043 0202 	orr.w	r2, r3, #2
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003786:	2204      	movs	r2, #4
 8003788:	409a      	lsls	r2, r3
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	4013      	ands	r3, r2
 800378e:	2b00      	cmp	r3, #0
 8003790:	d012      	beq.n	80037b8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f003 0302 	and.w	r3, r3, #2
 800379c:	2b00      	cmp	r3, #0
 800379e:	d00b      	beq.n	80037b8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037a4:	2204      	movs	r2, #4
 80037a6:	409a      	lsls	r2, r3
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037b0:	f043 0204 	orr.w	r2, r3, #4
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037bc:	2210      	movs	r2, #16
 80037be:	409a      	lsls	r2, r3
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	4013      	ands	r3, r2
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d043      	beq.n	8003850 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f003 0308 	and.w	r3, r3, #8
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d03c      	beq.n	8003850 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037da:	2210      	movs	r2, #16
 80037dc:	409a      	lsls	r2, r3
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d018      	beq.n	8003822 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d108      	bne.n	8003810 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003802:	2b00      	cmp	r3, #0
 8003804:	d024      	beq.n	8003850 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	4798      	blx	r3
 800380e:	e01f      	b.n	8003850 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003814:	2b00      	cmp	r3, #0
 8003816:	d01b      	beq.n	8003850 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800381c:	6878      	ldr	r0, [r7, #4]
 800381e:	4798      	blx	r3
 8003820:	e016      	b.n	8003850 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800382c:	2b00      	cmp	r3, #0
 800382e:	d107      	bne.n	8003840 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f022 0208 	bic.w	r2, r2, #8
 800383e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003844:	2b00      	cmp	r3, #0
 8003846:	d003      	beq.n	8003850 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003854:	2220      	movs	r2, #32
 8003856:	409a      	lsls	r2, r3
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	4013      	ands	r3, r2
 800385c:	2b00      	cmp	r3, #0
 800385e:	f000 808f 	beq.w	8003980 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0310 	and.w	r3, r3, #16
 800386c:	2b00      	cmp	r3, #0
 800386e:	f000 8087 	beq.w	8003980 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003876:	2220      	movs	r2, #32
 8003878:	409a      	lsls	r2, r3
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003884:	b2db      	uxtb	r3, r3
 8003886:	2b05      	cmp	r3, #5
 8003888:	d136      	bne.n	80038f8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f022 0216 	bic.w	r2, r2, #22
 8003898:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	695a      	ldr	r2, [r3, #20]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80038a8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d103      	bne.n	80038ba <HAL_DMA_IRQHandler+0x1da>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d007      	beq.n	80038ca <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f022 0208 	bic.w	r2, r2, #8
 80038c8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038ce:	223f      	movs	r2, #63	@ 0x3f
 80038d0:	409a      	lsls	r2, r3
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2201      	movs	r2, #1
 80038da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d07e      	beq.n	80039ec <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	4798      	blx	r3
        }
        return;
 80038f6:	e079      	b.n	80039ec <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003902:	2b00      	cmp	r3, #0
 8003904:	d01d      	beq.n	8003942 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003910:	2b00      	cmp	r3, #0
 8003912:	d10d      	bne.n	8003930 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003918:	2b00      	cmp	r3, #0
 800391a:	d031      	beq.n	8003980 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	4798      	blx	r3
 8003924:	e02c      	b.n	8003980 <HAL_DMA_IRQHandler+0x2a0>
 8003926:	bf00      	nop
 8003928:	20000000 	.word	0x20000000
 800392c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003934:	2b00      	cmp	r3, #0
 8003936:	d023      	beq.n	8003980 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800393c:	6878      	ldr	r0, [r7, #4]
 800393e:	4798      	blx	r3
 8003940:	e01e      	b.n	8003980 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800394c:	2b00      	cmp	r3, #0
 800394e:	d10f      	bne.n	8003970 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f022 0210 	bic.w	r2, r2, #16
 800395e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2201      	movs	r2, #1
 8003964:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2200      	movs	r2, #0
 800396c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003974:	2b00      	cmp	r3, #0
 8003976:	d003      	beq.n	8003980 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800397c:	6878      	ldr	r0, [r7, #4]
 800397e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003984:	2b00      	cmp	r3, #0
 8003986:	d032      	beq.n	80039ee <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800398c:	f003 0301 	and.w	r3, r3, #1
 8003990:	2b00      	cmp	r3, #0
 8003992:	d022      	beq.n	80039da <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2205      	movs	r2, #5
 8003998:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f022 0201 	bic.w	r2, r2, #1
 80039aa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	3301      	adds	r3, #1
 80039b0:	60bb      	str	r3, [r7, #8]
 80039b2:	697a      	ldr	r2, [r7, #20]
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d307      	bcc.n	80039c8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 0301 	and.w	r3, r3, #1
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d1f2      	bne.n	80039ac <HAL_DMA_IRQHandler+0x2cc>
 80039c6:	e000      	b.n	80039ca <HAL_DMA_IRQHandler+0x2ea>
          break;
 80039c8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2201      	movs	r2, #1
 80039ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2200      	movs	r2, #0
 80039d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d005      	beq.n	80039ee <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	4798      	blx	r3
 80039ea:	e000      	b.n	80039ee <HAL_DMA_IRQHandler+0x30e>
        return;
 80039ec:	bf00      	nop
    }
  }
}
 80039ee:	3718      	adds	r7, #24
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}

080039f4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b085      	sub	sp, #20
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	60f8      	str	r0, [r7, #12]
 80039fc:	60b9      	str	r1, [r7, #8]
 80039fe:	607a      	str	r2, [r7, #4]
 8003a00:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003a10:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	683a      	ldr	r2, [r7, #0]
 8003a18:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	2b40      	cmp	r3, #64	@ 0x40
 8003a20:	d108      	bne.n	8003a34 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	687a      	ldr	r2, [r7, #4]
 8003a28:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	68ba      	ldr	r2, [r7, #8]
 8003a30:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003a32:	e007      	b.n	8003a44 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	68ba      	ldr	r2, [r7, #8]
 8003a3a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	687a      	ldr	r2, [r7, #4]
 8003a42:	60da      	str	r2, [r3, #12]
}
 8003a44:	bf00      	nop
 8003a46:	3714      	adds	r7, #20
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4e:	4770      	bx	lr

08003a50 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b085      	sub	sp, #20
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	3b10      	subs	r3, #16
 8003a60:	4a13      	ldr	r2, [pc, #76]	@ (8003ab0 <DMA_CalcBaseAndBitshift+0x60>)
 8003a62:	fba2 2303 	umull	r2, r3, r2, r3
 8003a66:	091b      	lsrs	r3, r3, #4
 8003a68:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003a6a:	4a12      	ldr	r2, [pc, #72]	@ (8003ab4 <DMA_CalcBaseAndBitshift+0x64>)
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	4413      	add	r3, r2
 8003a70:	781b      	ldrb	r3, [r3, #0]
 8003a72:	461a      	mov	r2, r3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2b03      	cmp	r3, #3
 8003a7c:	d908      	bls.n	8003a90 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	461a      	mov	r2, r3
 8003a84:	4b0c      	ldr	r3, [pc, #48]	@ (8003ab8 <DMA_CalcBaseAndBitshift+0x68>)
 8003a86:	4013      	ands	r3, r2
 8003a88:	1d1a      	adds	r2, r3, #4
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	659a      	str	r2, [r3, #88]	@ 0x58
 8003a8e:	e006      	b.n	8003a9e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	461a      	mov	r2, r3
 8003a96:	4b08      	ldr	r3, [pc, #32]	@ (8003ab8 <DMA_CalcBaseAndBitshift+0x68>)
 8003a98:	4013      	ands	r3, r2
 8003a9a:	687a      	ldr	r2, [r7, #4]
 8003a9c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3714      	adds	r7, #20
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr
 8003aae:	bf00      	nop
 8003ab0:	aaaaaaab 	.word	0xaaaaaaab
 8003ab4:	08011db4 	.word	0x08011db4
 8003ab8:	fffffc00 	.word	0xfffffc00

08003abc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b085      	sub	sp, #20
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003acc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	699b      	ldr	r3, [r3, #24]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d11f      	bne.n	8003b16 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	2b03      	cmp	r3, #3
 8003ada:	d856      	bhi.n	8003b8a <DMA_CheckFifoParam+0xce>
 8003adc:	a201      	add	r2, pc, #4	@ (adr r2, 8003ae4 <DMA_CheckFifoParam+0x28>)
 8003ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ae2:	bf00      	nop
 8003ae4:	08003af5 	.word	0x08003af5
 8003ae8:	08003b07 	.word	0x08003b07
 8003aec:	08003af5 	.word	0x08003af5
 8003af0:	08003b8b 	.word	0x08003b8b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003af8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d046      	beq.n	8003b8e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b04:	e043      	b.n	8003b8e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b0a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003b0e:	d140      	bne.n	8003b92 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b14:	e03d      	b.n	8003b92 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b1e:	d121      	bne.n	8003b64 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	2b03      	cmp	r3, #3
 8003b24:	d837      	bhi.n	8003b96 <DMA_CheckFifoParam+0xda>
 8003b26:	a201      	add	r2, pc, #4	@ (adr r2, 8003b2c <DMA_CheckFifoParam+0x70>)
 8003b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b2c:	08003b3d 	.word	0x08003b3d
 8003b30:	08003b43 	.word	0x08003b43
 8003b34:	08003b3d 	.word	0x08003b3d
 8003b38:	08003b55 	.word	0x08003b55
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	73fb      	strb	r3, [r7, #15]
      break;
 8003b40:	e030      	b.n	8003ba4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b46:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d025      	beq.n	8003b9a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b52:	e022      	b.n	8003b9a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b58:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003b5c:	d11f      	bne.n	8003b9e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003b62:	e01c      	b.n	8003b9e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d903      	bls.n	8003b72 <DMA_CheckFifoParam+0xb6>
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	2b03      	cmp	r3, #3
 8003b6e:	d003      	beq.n	8003b78 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003b70:	e018      	b.n	8003ba4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	73fb      	strb	r3, [r7, #15]
      break;
 8003b76:	e015      	b.n	8003ba4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b7c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d00e      	beq.n	8003ba2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	73fb      	strb	r3, [r7, #15]
      break;
 8003b88:	e00b      	b.n	8003ba2 <DMA_CheckFifoParam+0xe6>
      break;
 8003b8a:	bf00      	nop
 8003b8c:	e00a      	b.n	8003ba4 <DMA_CheckFifoParam+0xe8>
      break;
 8003b8e:	bf00      	nop
 8003b90:	e008      	b.n	8003ba4 <DMA_CheckFifoParam+0xe8>
      break;
 8003b92:	bf00      	nop
 8003b94:	e006      	b.n	8003ba4 <DMA_CheckFifoParam+0xe8>
      break;
 8003b96:	bf00      	nop
 8003b98:	e004      	b.n	8003ba4 <DMA_CheckFifoParam+0xe8>
      break;
 8003b9a:	bf00      	nop
 8003b9c:	e002      	b.n	8003ba4 <DMA_CheckFifoParam+0xe8>
      break;   
 8003b9e:	bf00      	nop
 8003ba0:	e000      	b.n	8003ba4 <DMA_CheckFifoParam+0xe8>
      break;
 8003ba2:	bf00      	nop
    }
  } 
  
  return status; 
 8003ba4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3714      	adds	r7, #20
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr
 8003bb2:	bf00      	nop

08003bb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b089      	sub	sp, #36	@ 0x24
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
 8003bbc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003bce:	2300      	movs	r3, #0
 8003bd0:	61fb      	str	r3, [r7, #28]
 8003bd2:	e169      	b.n	8003ea8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	69fb      	ldr	r3, [r7, #28]
 8003bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bdc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	697a      	ldr	r2, [r7, #20]
 8003be4:	4013      	ands	r3, r2
 8003be6:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003be8:	693a      	ldr	r2, [r7, #16]
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	429a      	cmp	r2, r3
 8003bee:	f040 8158 	bne.w	8003ea2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f003 0303 	and.w	r3, r3, #3
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d005      	beq.n	8003c0a <HAL_GPIO_Init+0x56>
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	f003 0303 	and.w	r3, r3, #3
 8003c06:	2b02      	cmp	r3, #2
 8003c08:	d130      	bne.n	8003c6c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003c10:	69fb      	ldr	r3, [r7, #28]
 8003c12:	005b      	lsls	r3, r3, #1
 8003c14:	2203      	movs	r2, #3
 8003c16:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1a:	43db      	mvns	r3, r3
 8003c1c:	69ba      	ldr	r2, [r7, #24]
 8003c1e:	4013      	ands	r3, r2
 8003c20:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	68da      	ldr	r2, [r3, #12]
 8003c26:	69fb      	ldr	r3, [r7, #28]
 8003c28:	005b      	lsls	r3, r3, #1
 8003c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c2e:	69ba      	ldr	r2, [r7, #24]
 8003c30:	4313      	orrs	r3, r2
 8003c32:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	69ba      	ldr	r2, [r7, #24]
 8003c38:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c40:	2201      	movs	r2, #1
 8003c42:	69fb      	ldr	r3, [r7, #28]
 8003c44:	fa02 f303 	lsl.w	r3, r2, r3
 8003c48:	43db      	mvns	r3, r3
 8003c4a:	69ba      	ldr	r2, [r7, #24]
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	091b      	lsrs	r3, r3, #4
 8003c56:	f003 0201 	and.w	r2, r3, #1
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c60:	69ba      	ldr	r2, [r7, #24]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	69ba      	ldr	r2, [r7, #24]
 8003c6a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	f003 0303 	and.w	r3, r3, #3
 8003c74:	2b03      	cmp	r3, #3
 8003c76:	d017      	beq.n	8003ca8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003c7e:	69fb      	ldr	r3, [r7, #28]
 8003c80:	005b      	lsls	r3, r3, #1
 8003c82:	2203      	movs	r2, #3
 8003c84:	fa02 f303 	lsl.w	r3, r2, r3
 8003c88:	43db      	mvns	r3, r3
 8003c8a:	69ba      	ldr	r2, [r7, #24]
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	689a      	ldr	r2, [r3, #8]
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	005b      	lsls	r3, r3, #1
 8003c98:	fa02 f303 	lsl.w	r3, r2, r3
 8003c9c:	69ba      	ldr	r2, [r7, #24]
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	69ba      	ldr	r2, [r7, #24]
 8003ca6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f003 0303 	and.w	r3, r3, #3
 8003cb0:	2b02      	cmp	r3, #2
 8003cb2:	d123      	bne.n	8003cfc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003cb4:	69fb      	ldr	r3, [r7, #28]
 8003cb6:	08da      	lsrs	r2, r3, #3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	3208      	adds	r2, #8
 8003cbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cc0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003cc2:	69fb      	ldr	r3, [r7, #28]
 8003cc4:	f003 0307 	and.w	r3, r3, #7
 8003cc8:	009b      	lsls	r3, r3, #2
 8003cca:	220f      	movs	r2, #15
 8003ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd0:	43db      	mvns	r3, r3
 8003cd2:	69ba      	ldr	r2, [r7, #24]
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	691a      	ldr	r2, [r3, #16]
 8003cdc:	69fb      	ldr	r3, [r7, #28]
 8003cde:	f003 0307 	and.w	r3, r3, #7
 8003ce2:	009b      	lsls	r3, r3, #2
 8003ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce8:	69ba      	ldr	r2, [r7, #24]
 8003cea:	4313      	orrs	r3, r2
 8003cec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003cee:	69fb      	ldr	r3, [r7, #28]
 8003cf0:	08da      	lsrs	r2, r3, #3
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	3208      	adds	r2, #8
 8003cf6:	69b9      	ldr	r1, [r7, #24]
 8003cf8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003d02:	69fb      	ldr	r3, [r7, #28]
 8003d04:	005b      	lsls	r3, r3, #1
 8003d06:	2203      	movs	r2, #3
 8003d08:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0c:	43db      	mvns	r3, r3
 8003d0e:	69ba      	ldr	r2, [r7, #24]
 8003d10:	4013      	ands	r3, r2
 8003d12:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	f003 0203 	and.w	r2, r3, #3
 8003d1c:	69fb      	ldr	r3, [r7, #28]
 8003d1e:	005b      	lsls	r3, r3, #1
 8003d20:	fa02 f303 	lsl.w	r3, r2, r3
 8003d24:	69ba      	ldr	r2, [r7, #24]
 8003d26:	4313      	orrs	r3, r2
 8003d28:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	69ba      	ldr	r2, [r7, #24]
 8003d2e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	f000 80b2 	beq.w	8003ea2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d3e:	4b60      	ldr	r3, [pc, #384]	@ (8003ec0 <HAL_GPIO_Init+0x30c>)
 8003d40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d42:	4a5f      	ldr	r2, [pc, #380]	@ (8003ec0 <HAL_GPIO_Init+0x30c>)
 8003d44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d48:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d4a:	4b5d      	ldr	r3, [pc, #372]	@ (8003ec0 <HAL_GPIO_Init+0x30c>)
 8003d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d52:	60fb      	str	r3, [r7, #12]
 8003d54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003d56:	4a5b      	ldr	r2, [pc, #364]	@ (8003ec4 <HAL_GPIO_Init+0x310>)
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	089b      	lsrs	r3, r3, #2
 8003d5c:	3302      	adds	r3, #2
 8003d5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d62:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003d64:	69fb      	ldr	r3, [r7, #28]
 8003d66:	f003 0303 	and.w	r3, r3, #3
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	220f      	movs	r2, #15
 8003d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d72:	43db      	mvns	r3, r3
 8003d74:	69ba      	ldr	r2, [r7, #24]
 8003d76:	4013      	ands	r3, r2
 8003d78:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	4a52      	ldr	r2, [pc, #328]	@ (8003ec8 <HAL_GPIO_Init+0x314>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d02b      	beq.n	8003dda <HAL_GPIO_Init+0x226>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	4a51      	ldr	r2, [pc, #324]	@ (8003ecc <HAL_GPIO_Init+0x318>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d025      	beq.n	8003dd6 <HAL_GPIO_Init+0x222>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	4a50      	ldr	r2, [pc, #320]	@ (8003ed0 <HAL_GPIO_Init+0x31c>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d01f      	beq.n	8003dd2 <HAL_GPIO_Init+0x21e>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4a4f      	ldr	r2, [pc, #316]	@ (8003ed4 <HAL_GPIO_Init+0x320>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d019      	beq.n	8003dce <HAL_GPIO_Init+0x21a>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	4a4e      	ldr	r2, [pc, #312]	@ (8003ed8 <HAL_GPIO_Init+0x324>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d013      	beq.n	8003dca <HAL_GPIO_Init+0x216>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	4a4d      	ldr	r2, [pc, #308]	@ (8003edc <HAL_GPIO_Init+0x328>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d00d      	beq.n	8003dc6 <HAL_GPIO_Init+0x212>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	4a4c      	ldr	r2, [pc, #304]	@ (8003ee0 <HAL_GPIO_Init+0x32c>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d007      	beq.n	8003dc2 <HAL_GPIO_Init+0x20e>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	4a4b      	ldr	r2, [pc, #300]	@ (8003ee4 <HAL_GPIO_Init+0x330>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d101      	bne.n	8003dbe <HAL_GPIO_Init+0x20a>
 8003dba:	2307      	movs	r3, #7
 8003dbc:	e00e      	b.n	8003ddc <HAL_GPIO_Init+0x228>
 8003dbe:	2308      	movs	r3, #8
 8003dc0:	e00c      	b.n	8003ddc <HAL_GPIO_Init+0x228>
 8003dc2:	2306      	movs	r3, #6
 8003dc4:	e00a      	b.n	8003ddc <HAL_GPIO_Init+0x228>
 8003dc6:	2305      	movs	r3, #5
 8003dc8:	e008      	b.n	8003ddc <HAL_GPIO_Init+0x228>
 8003dca:	2304      	movs	r3, #4
 8003dcc:	e006      	b.n	8003ddc <HAL_GPIO_Init+0x228>
 8003dce:	2303      	movs	r3, #3
 8003dd0:	e004      	b.n	8003ddc <HAL_GPIO_Init+0x228>
 8003dd2:	2302      	movs	r3, #2
 8003dd4:	e002      	b.n	8003ddc <HAL_GPIO_Init+0x228>
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e000      	b.n	8003ddc <HAL_GPIO_Init+0x228>
 8003dda:	2300      	movs	r3, #0
 8003ddc:	69fa      	ldr	r2, [r7, #28]
 8003dde:	f002 0203 	and.w	r2, r2, #3
 8003de2:	0092      	lsls	r2, r2, #2
 8003de4:	4093      	lsls	r3, r2
 8003de6:	69ba      	ldr	r2, [r7, #24]
 8003de8:	4313      	orrs	r3, r2
 8003dea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003dec:	4935      	ldr	r1, [pc, #212]	@ (8003ec4 <HAL_GPIO_Init+0x310>)
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	089b      	lsrs	r3, r3, #2
 8003df2:	3302      	adds	r3, #2
 8003df4:	69ba      	ldr	r2, [r7, #24]
 8003df6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003dfa:	4b3b      	ldr	r3, [pc, #236]	@ (8003ee8 <HAL_GPIO_Init+0x334>)
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	43db      	mvns	r3, r3
 8003e04:	69ba      	ldr	r2, [r7, #24]
 8003e06:	4013      	ands	r3, r2
 8003e08:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d003      	beq.n	8003e1e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003e16:	69ba      	ldr	r2, [r7, #24]
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003e1e:	4a32      	ldr	r2, [pc, #200]	@ (8003ee8 <HAL_GPIO_Init+0x334>)
 8003e20:	69bb      	ldr	r3, [r7, #24]
 8003e22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e24:	4b30      	ldr	r3, [pc, #192]	@ (8003ee8 <HAL_GPIO_Init+0x334>)
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	43db      	mvns	r3, r3
 8003e2e:	69ba      	ldr	r2, [r7, #24]
 8003e30:	4013      	ands	r3, r2
 8003e32:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d003      	beq.n	8003e48 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003e40:	69ba      	ldr	r2, [r7, #24]
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003e48:	4a27      	ldr	r2, [pc, #156]	@ (8003ee8 <HAL_GPIO_Init+0x334>)
 8003e4a:	69bb      	ldr	r3, [r7, #24]
 8003e4c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003e4e:	4b26      	ldr	r3, [pc, #152]	@ (8003ee8 <HAL_GPIO_Init+0x334>)
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	43db      	mvns	r3, r3
 8003e58:	69ba      	ldr	r2, [r7, #24]
 8003e5a:	4013      	ands	r3, r2
 8003e5c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d003      	beq.n	8003e72 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003e6a:	69ba      	ldr	r2, [r7, #24]
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e72:	4a1d      	ldr	r2, [pc, #116]	@ (8003ee8 <HAL_GPIO_Init+0x334>)
 8003e74:	69bb      	ldr	r3, [r7, #24]
 8003e76:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e78:	4b1b      	ldr	r3, [pc, #108]	@ (8003ee8 <HAL_GPIO_Init+0x334>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	43db      	mvns	r3, r3
 8003e82:	69ba      	ldr	r2, [r7, #24]
 8003e84:	4013      	ands	r3, r2
 8003e86:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d003      	beq.n	8003e9c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003e94:	69ba      	ldr	r2, [r7, #24]
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e9c:	4a12      	ldr	r2, [pc, #72]	@ (8003ee8 <HAL_GPIO_Init+0x334>)
 8003e9e:	69bb      	ldr	r3, [r7, #24]
 8003ea0:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	3301      	adds	r3, #1
 8003ea6:	61fb      	str	r3, [r7, #28]
 8003ea8:	69fb      	ldr	r3, [r7, #28]
 8003eaa:	2b0f      	cmp	r3, #15
 8003eac:	f67f ae92 	bls.w	8003bd4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003eb0:	bf00      	nop
 8003eb2:	bf00      	nop
 8003eb4:	3724      	adds	r7, #36	@ 0x24
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebc:	4770      	bx	lr
 8003ebe:	bf00      	nop
 8003ec0:	40023800 	.word	0x40023800
 8003ec4:	40013800 	.word	0x40013800
 8003ec8:	40020000 	.word	0x40020000
 8003ecc:	40020400 	.word	0x40020400
 8003ed0:	40020800 	.word	0x40020800
 8003ed4:	40020c00 	.word	0x40020c00
 8003ed8:	40021000 	.word	0x40021000
 8003edc:	40021400 	.word	0x40021400
 8003ee0:	40021800 	.word	0x40021800
 8003ee4:	40021c00 	.word	0x40021c00
 8003ee8:	40013c00 	.word	0x40013c00

08003eec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b085      	sub	sp, #20
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	460b      	mov	r3, r1
 8003ef6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	691a      	ldr	r2, [r3, #16]
 8003efc:	887b      	ldrh	r3, [r7, #2]
 8003efe:	4013      	ands	r3, r2
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d002      	beq.n	8003f0a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003f04:	2301      	movs	r3, #1
 8003f06:	73fb      	strb	r3, [r7, #15]
 8003f08:	e001      	b.n	8003f0e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3714      	adds	r7, #20
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr

08003f1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b083      	sub	sp, #12
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	460b      	mov	r3, r1
 8003f26:	807b      	strh	r3, [r7, #2]
 8003f28:	4613      	mov	r3, r2
 8003f2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f2c:	787b      	ldrb	r3, [r7, #1]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d003      	beq.n	8003f3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f32:	887a      	ldrh	r2, [r7, #2]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003f38:	e003      	b.n	8003f42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003f3a:	887b      	ldrh	r3, [r7, #2]
 8003f3c:	041a      	lsls	r2, r3, #16
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	619a      	str	r2, [r3, #24]
}
 8003f42:	bf00      	nop
 8003f44:	370c      	adds	r7, #12
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr
	...

08003f50 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b082      	sub	sp, #8
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d101      	bne.n	8003f62 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e08b      	b.n	800407a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f68:	b2db      	uxtb	r3, r3
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d106      	bne.n	8003f7c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2200      	movs	r2, #0
 8003f72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f7fd ff9e 	bl	8001eb8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2224      	movs	r2, #36	@ 0x24
 8003f80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f022 0201 	bic.w	r2, r2, #1
 8003f92:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	685a      	ldr	r2, [r3, #4]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003fa0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	689a      	ldr	r2, [r3, #8]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003fb0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	68db      	ldr	r3, [r3, #12]
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d107      	bne.n	8003fca <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	689a      	ldr	r2, [r3, #8]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003fc6:	609a      	str	r2, [r3, #8]
 8003fc8:	e006      	b.n	8003fd8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	689a      	ldr	r2, [r3, #8]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003fd6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	68db      	ldr	r3, [r3, #12]
 8003fdc:	2b02      	cmp	r3, #2
 8003fde:	d108      	bne.n	8003ff2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	685a      	ldr	r2, [r3, #4]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003fee:	605a      	str	r2, [r3, #4]
 8003ff0:	e007      	b.n	8004002 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	685a      	ldr	r2, [r3, #4]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004000:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	6859      	ldr	r1, [r3, #4]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	4b1d      	ldr	r3, [pc, #116]	@ (8004084 <HAL_I2C_Init+0x134>)
 800400e:	430b      	orrs	r3, r1
 8004010:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	68da      	ldr	r2, [r3, #12]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004020:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	691a      	ldr	r2, [r3, #16]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	695b      	ldr	r3, [r3, #20]
 800402a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	699b      	ldr	r3, [r3, #24]
 8004032:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	430a      	orrs	r2, r1
 800403a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	69d9      	ldr	r1, [r3, #28]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6a1a      	ldr	r2, [r3, #32]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	430a      	orrs	r2, r1
 800404a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f042 0201 	orr.w	r2, r2, #1
 800405a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2200      	movs	r2, #0
 8004060:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2220      	movs	r2, #32
 8004066:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2200      	movs	r2, #0
 8004074:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004078:	2300      	movs	r3, #0
}
 800407a:	4618      	mov	r0, r3
 800407c:	3708      	adds	r7, #8
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
 8004082:	bf00      	nop
 8004084:	02008000 	.word	0x02008000

08004088 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004088:	b480      	push	{r7}
 800408a:	b083      	sub	sp, #12
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004098:	b2db      	uxtb	r3, r3
 800409a:	2b20      	cmp	r3, #32
 800409c:	d138      	bne.n	8004110 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d101      	bne.n	80040ac <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80040a8:	2302      	movs	r3, #2
 80040aa:	e032      	b.n	8004112 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2224      	movs	r2, #36	@ 0x24
 80040b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f022 0201 	bic.w	r2, r2, #1
 80040ca:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80040da:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	6819      	ldr	r1, [r3, #0]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	683a      	ldr	r2, [r7, #0]
 80040e8:	430a      	orrs	r2, r1
 80040ea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f042 0201 	orr.w	r2, r2, #1
 80040fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2220      	movs	r2, #32
 8004100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800410c:	2300      	movs	r3, #0
 800410e:	e000      	b.n	8004112 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004110:	2302      	movs	r3, #2
  }
}
 8004112:	4618      	mov	r0, r3
 8004114:	370c      	adds	r7, #12
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr

0800411e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800411e:	b480      	push	{r7}
 8004120:	b085      	sub	sp, #20
 8004122:	af00      	add	r7, sp, #0
 8004124:	6078      	str	r0, [r7, #4]
 8004126:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800412e:	b2db      	uxtb	r3, r3
 8004130:	2b20      	cmp	r3, #32
 8004132:	d139      	bne.n	80041a8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800413a:	2b01      	cmp	r3, #1
 800413c:	d101      	bne.n	8004142 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800413e:	2302      	movs	r3, #2
 8004140:	e033      	b.n	80041aa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2201      	movs	r2, #1
 8004146:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2224      	movs	r2, #36	@ 0x24
 800414e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f022 0201 	bic.w	r2, r2, #1
 8004160:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004170:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	021b      	lsls	r3, r3, #8
 8004176:	68fa      	ldr	r2, [r7, #12]
 8004178:	4313      	orrs	r3, r2
 800417a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	68fa      	ldr	r2, [r7, #12]
 8004182:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	681a      	ldr	r2, [r3, #0]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f042 0201 	orr.w	r2, r2, #1
 8004192:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2220      	movs	r2, #32
 8004198:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2200      	movs	r2, #0
 80041a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80041a4:	2300      	movs	r3, #0
 80041a6:	e000      	b.n	80041aa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80041a8:	2302      	movs	r3, #2
  }
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	3714      	adds	r7, #20
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr

080041b6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80041b6:	b580      	push	{r7, lr}
 80041b8:	b086      	sub	sp, #24
 80041ba:	af02      	add	r7, sp, #8
 80041bc:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d101      	bne.n	80041c8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	e108      	b.n	80043da <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d106      	bne.n	80041e8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f00a fbc0 	bl	800e968 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2203      	movs	r2, #3
 80041ec:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80041f6:	d102      	bne.n	80041fe <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2200      	movs	r2, #0
 80041fc:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4618      	mov	r0, r3
 8004204:	f006 fd61 	bl	800acca <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6818      	ldr	r0, [r3, #0]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	7c1a      	ldrb	r2, [r3, #16]
 8004210:	f88d 2000 	strb.w	r2, [sp]
 8004214:	3304      	adds	r3, #4
 8004216:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004218:	f006 fc18 	bl	800aa4c <USB_CoreInit>
 800421c:	4603      	mov	r3, r0
 800421e:	2b00      	cmp	r3, #0
 8004220:	d005      	beq.n	800422e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2202      	movs	r2, #2
 8004226:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	e0d5      	b.n	80043da <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	2100      	movs	r1, #0
 8004234:	4618      	mov	r0, r3
 8004236:	f006 fd59 	bl	800acec <USB_SetCurrentMode>
 800423a:	4603      	mov	r3, r0
 800423c:	2b00      	cmp	r3, #0
 800423e:	d005      	beq.n	800424c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2202      	movs	r2, #2
 8004244:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	e0c6      	b.n	80043da <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800424c:	2300      	movs	r3, #0
 800424e:	73fb      	strb	r3, [r7, #15]
 8004250:	e04a      	b.n	80042e8 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004252:	7bfa      	ldrb	r2, [r7, #15]
 8004254:	6879      	ldr	r1, [r7, #4]
 8004256:	4613      	mov	r3, r2
 8004258:	00db      	lsls	r3, r3, #3
 800425a:	4413      	add	r3, r2
 800425c:	009b      	lsls	r3, r3, #2
 800425e:	440b      	add	r3, r1
 8004260:	3315      	adds	r3, #21
 8004262:	2201      	movs	r2, #1
 8004264:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004266:	7bfa      	ldrb	r2, [r7, #15]
 8004268:	6879      	ldr	r1, [r7, #4]
 800426a:	4613      	mov	r3, r2
 800426c:	00db      	lsls	r3, r3, #3
 800426e:	4413      	add	r3, r2
 8004270:	009b      	lsls	r3, r3, #2
 8004272:	440b      	add	r3, r1
 8004274:	3314      	adds	r3, #20
 8004276:	7bfa      	ldrb	r2, [r7, #15]
 8004278:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800427a:	7bfa      	ldrb	r2, [r7, #15]
 800427c:	7bfb      	ldrb	r3, [r7, #15]
 800427e:	b298      	uxth	r0, r3
 8004280:	6879      	ldr	r1, [r7, #4]
 8004282:	4613      	mov	r3, r2
 8004284:	00db      	lsls	r3, r3, #3
 8004286:	4413      	add	r3, r2
 8004288:	009b      	lsls	r3, r3, #2
 800428a:	440b      	add	r3, r1
 800428c:	332e      	adds	r3, #46	@ 0x2e
 800428e:	4602      	mov	r2, r0
 8004290:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004292:	7bfa      	ldrb	r2, [r7, #15]
 8004294:	6879      	ldr	r1, [r7, #4]
 8004296:	4613      	mov	r3, r2
 8004298:	00db      	lsls	r3, r3, #3
 800429a:	4413      	add	r3, r2
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	440b      	add	r3, r1
 80042a0:	3318      	adds	r3, #24
 80042a2:	2200      	movs	r2, #0
 80042a4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80042a6:	7bfa      	ldrb	r2, [r7, #15]
 80042a8:	6879      	ldr	r1, [r7, #4]
 80042aa:	4613      	mov	r3, r2
 80042ac:	00db      	lsls	r3, r3, #3
 80042ae:	4413      	add	r3, r2
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	440b      	add	r3, r1
 80042b4:	331c      	adds	r3, #28
 80042b6:	2200      	movs	r2, #0
 80042b8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80042ba:	7bfa      	ldrb	r2, [r7, #15]
 80042bc:	6879      	ldr	r1, [r7, #4]
 80042be:	4613      	mov	r3, r2
 80042c0:	00db      	lsls	r3, r3, #3
 80042c2:	4413      	add	r3, r2
 80042c4:	009b      	lsls	r3, r3, #2
 80042c6:	440b      	add	r3, r1
 80042c8:	3320      	adds	r3, #32
 80042ca:	2200      	movs	r2, #0
 80042cc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80042ce:	7bfa      	ldrb	r2, [r7, #15]
 80042d0:	6879      	ldr	r1, [r7, #4]
 80042d2:	4613      	mov	r3, r2
 80042d4:	00db      	lsls	r3, r3, #3
 80042d6:	4413      	add	r3, r2
 80042d8:	009b      	lsls	r3, r3, #2
 80042da:	440b      	add	r3, r1
 80042dc:	3324      	adds	r3, #36	@ 0x24
 80042de:	2200      	movs	r2, #0
 80042e0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80042e2:	7bfb      	ldrb	r3, [r7, #15]
 80042e4:	3301      	adds	r3, #1
 80042e6:	73fb      	strb	r3, [r7, #15]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	791b      	ldrb	r3, [r3, #4]
 80042ec:	7bfa      	ldrb	r2, [r7, #15]
 80042ee:	429a      	cmp	r2, r3
 80042f0:	d3af      	bcc.n	8004252 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80042f2:	2300      	movs	r3, #0
 80042f4:	73fb      	strb	r3, [r7, #15]
 80042f6:	e044      	b.n	8004382 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80042f8:	7bfa      	ldrb	r2, [r7, #15]
 80042fa:	6879      	ldr	r1, [r7, #4]
 80042fc:	4613      	mov	r3, r2
 80042fe:	00db      	lsls	r3, r3, #3
 8004300:	4413      	add	r3, r2
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	440b      	add	r3, r1
 8004306:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800430a:	2200      	movs	r2, #0
 800430c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800430e:	7bfa      	ldrb	r2, [r7, #15]
 8004310:	6879      	ldr	r1, [r7, #4]
 8004312:	4613      	mov	r3, r2
 8004314:	00db      	lsls	r3, r3, #3
 8004316:	4413      	add	r3, r2
 8004318:	009b      	lsls	r3, r3, #2
 800431a:	440b      	add	r3, r1
 800431c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004320:	7bfa      	ldrb	r2, [r7, #15]
 8004322:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004324:	7bfa      	ldrb	r2, [r7, #15]
 8004326:	6879      	ldr	r1, [r7, #4]
 8004328:	4613      	mov	r3, r2
 800432a:	00db      	lsls	r3, r3, #3
 800432c:	4413      	add	r3, r2
 800432e:	009b      	lsls	r3, r3, #2
 8004330:	440b      	add	r3, r1
 8004332:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004336:	2200      	movs	r2, #0
 8004338:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800433a:	7bfa      	ldrb	r2, [r7, #15]
 800433c:	6879      	ldr	r1, [r7, #4]
 800433e:	4613      	mov	r3, r2
 8004340:	00db      	lsls	r3, r3, #3
 8004342:	4413      	add	r3, r2
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	440b      	add	r3, r1
 8004348:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800434c:	2200      	movs	r2, #0
 800434e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004350:	7bfa      	ldrb	r2, [r7, #15]
 8004352:	6879      	ldr	r1, [r7, #4]
 8004354:	4613      	mov	r3, r2
 8004356:	00db      	lsls	r3, r3, #3
 8004358:	4413      	add	r3, r2
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	440b      	add	r3, r1
 800435e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004362:	2200      	movs	r2, #0
 8004364:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004366:	7bfa      	ldrb	r2, [r7, #15]
 8004368:	6879      	ldr	r1, [r7, #4]
 800436a:	4613      	mov	r3, r2
 800436c:	00db      	lsls	r3, r3, #3
 800436e:	4413      	add	r3, r2
 8004370:	009b      	lsls	r3, r3, #2
 8004372:	440b      	add	r3, r1
 8004374:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004378:	2200      	movs	r2, #0
 800437a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800437c:	7bfb      	ldrb	r3, [r7, #15]
 800437e:	3301      	adds	r3, #1
 8004380:	73fb      	strb	r3, [r7, #15]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	791b      	ldrb	r3, [r3, #4]
 8004386:	7bfa      	ldrb	r2, [r7, #15]
 8004388:	429a      	cmp	r2, r3
 800438a:	d3b5      	bcc.n	80042f8 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6818      	ldr	r0, [r3, #0]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	7c1a      	ldrb	r2, [r3, #16]
 8004394:	f88d 2000 	strb.w	r2, [sp]
 8004398:	3304      	adds	r3, #4
 800439a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800439c:	f006 fcf2 	bl	800ad84 <USB_DevInit>
 80043a0:	4603      	mov	r3, r0
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d005      	beq.n	80043b2 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2202      	movs	r2, #2
 80043aa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	e013      	b.n	80043da <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	7b1b      	ldrb	r3, [r3, #12]
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d102      	bne.n	80043ce <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	f001 f959 	bl	8005680 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4618      	mov	r0, r3
 80043d4:	f007 fd43 	bl	800be5e <USB_DevDisconnect>

  return HAL_OK;
 80043d8:	2300      	movs	r3, #0
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3710      	adds	r7, #16
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}

080043e2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80043e2:	b580      	push	{r7, lr}
 80043e4:	b082      	sub	sp, #8
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80043f0:	2b01      	cmp	r3, #1
 80043f2:	d101      	bne.n	80043f8 <HAL_PCD_Start+0x16>
 80043f4:	2302      	movs	r3, #2
 80043f6:	e012      	b.n	800441e <HAL_PCD_Start+0x3c>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2201      	movs	r2, #1
 80043fc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4618      	mov	r0, r3
 8004406:	f006 fc4f 	bl	800aca8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4618      	mov	r0, r3
 8004410:	f007 fd04 	bl	800be1c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2200      	movs	r2, #0
 8004418:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800441c:	2300      	movs	r3, #0
}
 800441e:	4618      	mov	r0, r3
 8004420:	3708      	adds	r7, #8
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}

08004426 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004426:	b590      	push	{r4, r7, lr}
 8004428:	b08d      	sub	sp, #52	@ 0x34
 800442a:	af00      	add	r7, sp, #0
 800442c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004434:	6a3b      	ldr	r3, [r7, #32]
 8004436:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4618      	mov	r0, r3
 800443e:	f007 fdc2 	bl	800bfc6 <USB_GetMode>
 8004442:	4603      	mov	r3, r0
 8004444:	2b00      	cmp	r3, #0
 8004446:	f040 84b9 	bne.w	8004dbc <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4618      	mov	r0, r3
 8004450:	f007 fd26 	bl	800bea0 <USB_ReadInterrupts>
 8004454:	4603      	mov	r3, r0
 8004456:	2b00      	cmp	r3, #0
 8004458:	f000 84af 	beq.w	8004dba <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800445c:	69fb      	ldr	r3, [r7, #28]
 800445e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	0a1b      	lsrs	r3, r3, #8
 8004466:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4618      	mov	r0, r3
 8004476:	f007 fd13 	bl	800bea0 <USB_ReadInterrupts>
 800447a:	4603      	mov	r3, r0
 800447c:	f003 0302 	and.w	r3, r3, #2
 8004480:	2b02      	cmp	r3, #2
 8004482:	d107      	bne.n	8004494 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	695a      	ldr	r2, [r3, #20]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f002 0202 	and.w	r2, r2, #2
 8004492:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4618      	mov	r0, r3
 800449a:	f007 fd01 	bl	800bea0 <USB_ReadInterrupts>
 800449e:	4603      	mov	r3, r0
 80044a0:	f003 0310 	and.w	r3, r3, #16
 80044a4:	2b10      	cmp	r3, #16
 80044a6:	d161      	bne.n	800456c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	699a      	ldr	r2, [r3, #24]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f022 0210 	bic.w	r2, r2, #16
 80044b6:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80044b8:	6a3b      	ldr	r3, [r7, #32]
 80044ba:	6a1b      	ldr	r3, [r3, #32]
 80044bc:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80044be:	69bb      	ldr	r3, [r7, #24]
 80044c0:	f003 020f 	and.w	r2, r3, #15
 80044c4:	4613      	mov	r3, r2
 80044c6:	00db      	lsls	r3, r3, #3
 80044c8:	4413      	add	r3, r2
 80044ca:	009b      	lsls	r3, r3, #2
 80044cc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80044d0:	687a      	ldr	r2, [r7, #4]
 80044d2:	4413      	add	r3, r2
 80044d4:	3304      	adds	r3, #4
 80044d6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80044d8:	69bb      	ldr	r3, [r7, #24]
 80044da:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80044de:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80044e2:	d124      	bne.n	800452e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80044e4:	69ba      	ldr	r2, [r7, #24]
 80044e6:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80044ea:	4013      	ands	r3, r2
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d035      	beq.n	800455c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80044f0:	697b      	ldr	r3, [r7, #20]
 80044f2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80044f4:	69bb      	ldr	r3, [r7, #24]
 80044f6:	091b      	lsrs	r3, r3, #4
 80044f8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80044fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80044fe:	b29b      	uxth	r3, r3
 8004500:	461a      	mov	r2, r3
 8004502:	6a38      	ldr	r0, [r7, #32]
 8004504:	f007 fb38 	bl	800bb78 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	68da      	ldr	r2, [r3, #12]
 800450c:	69bb      	ldr	r3, [r7, #24]
 800450e:	091b      	lsrs	r3, r3, #4
 8004510:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004514:	441a      	add	r2, r3
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	695a      	ldr	r2, [r3, #20]
 800451e:	69bb      	ldr	r3, [r7, #24]
 8004520:	091b      	lsrs	r3, r3, #4
 8004522:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004526:	441a      	add	r2, r3
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	615a      	str	r2, [r3, #20]
 800452c:	e016      	b.n	800455c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800452e:	69bb      	ldr	r3, [r7, #24]
 8004530:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004534:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004538:	d110      	bne.n	800455c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004540:	2208      	movs	r2, #8
 8004542:	4619      	mov	r1, r3
 8004544:	6a38      	ldr	r0, [r7, #32]
 8004546:	f007 fb17 	bl	800bb78 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	695a      	ldr	r2, [r3, #20]
 800454e:	69bb      	ldr	r3, [r7, #24]
 8004550:	091b      	lsrs	r3, r3, #4
 8004552:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004556:	441a      	add	r2, r3
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	699a      	ldr	r2, [r3, #24]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f042 0210 	orr.w	r2, r2, #16
 800456a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4618      	mov	r0, r3
 8004572:	f007 fc95 	bl	800bea0 <USB_ReadInterrupts>
 8004576:	4603      	mov	r3, r0
 8004578:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800457c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004580:	f040 80a7 	bne.w	80046d2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004584:	2300      	movs	r3, #0
 8004586:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4618      	mov	r0, r3
 800458e:	f007 fc9a 	bl	800bec6 <USB_ReadDevAllOutEpInterrupt>
 8004592:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004594:	e099      	b.n	80046ca <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004598:	f003 0301 	and.w	r3, r3, #1
 800459c:	2b00      	cmp	r3, #0
 800459e:	f000 808e 	beq.w	80046be <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045a8:	b2d2      	uxtb	r2, r2
 80045aa:	4611      	mov	r1, r2
 80045ac:	4618      	mov	r0, r3
 80045ae:	f007 fcbe 	bl	800bf2e <USB_ReadDevOutEPInterrupt>
 80045b2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	f003 0301 	and.w	r3, r3, #1
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d00c      	beq.n	80045d8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80045be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c0:	015a      	lsls	r2, r3, #5
 80045c2:	69fb      	ldr	r3, [r7, #28]
 80045c4:	4413      	add	r3, r2
 80045c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045ca:	461a      	mov	r2, r3
 80045cc:	2301      	movs	r3, #1
 80045ce:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80045d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80045d2:	6878      	ldr	r0, [r7, #4]
 80045d4:	f000 fece 	bl	8005374 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	f003 0308 	and.w	r3, r3, #8
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d00c      	beq.n	80045fc <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80045e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e4:	015a      	lsls	r2, r3, #5
 80045e6:	69fb      	ldr	r3, [r7, #28]
 80045e8:	4413      	add	r3, r2
 80045ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045ee:	461a      	mov	r2, r3
 80045f0:	2308      	movs	r3, #8
 80045f2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80045f4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f000 ffa4 	bl	8005544 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	f003 0310 	and.w	r3, r3, #16
 8004602:	2b00      	cmp	r3, #0
 8004604:	d008      	beq.n	8004618 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004608:	015a      	lsls	r2, r3, #5
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	4413      	add	r3, r2
 800460e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004612:	461a      	mov	r2, r3
 8004614:	2310      	movs	r3, #16
 8004616:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	f003 0302 	and.w	r3, r3, #2
 800461e:	2b00      	cmp	r3, #0
 8004620:	d030      	beq.n	8004684 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004622:	6a3b      	ldr	r3, [r7, #32]
 8004624:	695b      	ldr	r3, [r3, #20]
 8004626:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800462a:	2b80      	cmp	r3, #128	@ 0x80
 800462c:	d109      	bne.n	8004642 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800462e:	69fb      	ldr	r3, [r7, #28]
 8004630:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	69fa      	ldr	r2, [r7, #28]
 8004638:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800463c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004640:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004642:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004644:	4613      	mov	r3, r2
 8004646:	00db      	lsls	r3, r3, #3
 8004648:	4413      	add	r3, r2
 800464a:	009b      	lsls	r3, r3, #2
 800464c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004650:	687a      	ldr	r2, [r7, #4]
 8004652:	4413      	add	r3, r2
 8004654:	3304      	adds	r3, #4
 8004656:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	78db      	ldrb	r3, [r3, #3]
 800465c:	2b01      	cmp	r3, #1
 800465e:	d108      	bne.n	8004672 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	2200      	movs	r2, #0
 8004664:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004668:	b2db      	uxtb	r3, r3
 800466a:	4619      	mov	r1, r3
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	f00a fa9f 	bl	800ebb0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004674:	015a      	lsls	r2, r3, #5
 8004676:	69fb      	ldr	r3, [r7, #28]
 8004678:	4413      	add	r3, r2
 800467a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800467e:	461a      	mov	r2, r3
 8004680:	2302      	movs	r3, #2
 8004682:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	f003 0320 	and.w	r3, r3, #32
 800468a:	2b00      	cmp	r3, #0
 800468c:	d008      	beq.n	80046a0 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800468e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004690:	015a      	lsls	r2, r3, #5
 8004692:	69fb      	ldr	r3, [r7, #28]
 8004694:	4413      	add	r3, r2
 8004696:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800469a:	461a      	mov	r2, r3
 800469c:	2320      	movs	r3, #32
 800469e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d009      	beq.n	80046be <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80046aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ac:	015a      	lsls	r2, r3, #5
 80046ae:	69fb      	ldr	r3, [r7, #28]
 80046b0:	4413      	add	r3, r2
 80046b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046b6:	461a      	mov	r2, r3
 80046b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80046bc:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80046be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c0:	3301      	adds	r3, #1
 80046c2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80046c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046c6:	085b      	lsrs	r3, r3, #1
 80046c8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80046ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	f47f af62 	bne.w	8004596 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4618      	mov	r0, r3
 80046d8:	f007 fbe2 	bl	800bea0 <USB_ReadInterrupts>
 80046dc:	4603      	mov	r3, r0
 80046de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046e2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80046e6:	f040 80db 	bne.w	80048a0 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4618      	mov	r0, r3
 80046f0:	f007 fc03 	bl	800befa <USB_ReadDevAllInEpInterrupt>
 80046f4:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80046f6:	2300      	movs	r3, #0
 80046f8:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80046fa:	e0cd      	b.n	8004898 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80046fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046fe:	f003 0301 	and.w	r3, r3, #1
 8004702:	2b00      	cmp	r3, #0
 8004704:	f000 80c2 	beq.w	800488c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800470e:	b2d2      	uxtb	r2, r2
 8004710:	4611      	mov	r1, r2
 8004712:	4618      	mov	r0, r3
 8004714:	f007 fc29 	bl	800bf6a <USB_ReadDevInEPInterrupt>
 8004718:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	f003 0301 	and.w	r3, r3, #1
 8004720:	2b00      	cmp	r3, #0
 8004722:	d057      	beq.n	80047d4 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004726:	f003 030f 	and.w	r3, r3, #15
 800472a:	2201      	movs	r2, #1
 800472c:	fa02 f303 	lsl.w	r3, r2, r3
 8004730:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004732:	69fb      	ldr	r3, [r7, #28]
 8004734:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004738:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	43db      	mvns	r3, r3
 800473e:	69f9      	ldr	r1, [r7, #28]
 8004740:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004744:	4013      	ands	r3, r2
 8004746:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800474a:	015a      	lsls	r2, r3, #5
 800474c:	69fb      	ldr	r3, [r7, #28]
 800474e:	4413      	add	r3, r2
 8004750:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004754:	461a      	mov	r2, r3
 8004756:	2301      	movs	r3, #1
 8004758:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	799b      	ldrb	r3, [r3, #6]
 800475e:	2b01      	cmp	r3, #1
 8004760:	d132      	bne.n	80047c8 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004762:	6879      	ldr	r1, [r7, #4]
 8004764:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004766:	4613      	mov	r3, r2
 8004768:	00db      	lsls	r3, r3, #3
 800476a:	4413      	add	r3, r2
 800476c:	009b      	lsls	r3, r3, #2
 800476e:	440b      	add	r3, r1
 8004770:	3320      	adds	r3, #32
 8004772:	6819      	ldr	r1, [r3, #0]
 8004774:	6878      	ldr	r0, [r7, #4]
 8004776:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004778:	4613      	mov	r3, r2
 800477a:	00db      	lsls	r3, r3, #3
 800477c:	4413      	add	r3, r2
 800477e:	009b      	lsls	r3, r3, #2
 8004780:	4403      	add	r3, r0
 8004782:	331c      	adds	r3, #28
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4419      	add	r1, r3
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800478c:	4613      	mov	r3, r2
 800478e:	00db      	lsls	r3, r3, #3
 8004790:	4413      	add	r3, r2
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	4403      	add	r3, r0
 8004796:	3320      	adds	r3, #32
 8004798:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800479a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800479c:	2b00      	cmp	r3, #0
 800479e:	d113      	bne.n	80047c8 <HAL_PCD_IRQHandler+0x3a2>
 80047a0:	6879      	ldr	r1, [r7, #4]
 80047a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047a4:	4613      	mov	r3, r2
 80047a6:	00db      	lsls	r3, r3, #3
 80047a8:	4413      	add	r3, r2
 80047aa:	009b      	lsls	r3, r3, #2
 80047ac:	440b      	add	r3, r1
 80047ae:	3324      	adds	r3, #36	@ 0x24
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d108      	bne.n	80047c8 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6818      	ldr	r0, [r3, #0]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80047c0:	461a      	mov	r2, r3
 80047c2:	2101      	movs	r1, #1
 80047c4:	f007 fc32 	bl	800c02c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80047c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	4619      	mov	r1, r3
 80047ce:	6878      	ldr	r0, [r7, #4]
 80047d0:	f00a f969 	bl	800eaa6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	f003 0308 	and.w	r3, r3, #8
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d008      	beq.n	80047f0 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80047de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e0:	015a      	lsls	r2, r3, #5
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	4413      	add	r3, r2
 80047e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047ea:	461a      	mov	r2, r3
 80047ec:	2308      	movs	r3, #8
 80047ee:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	f003 0310 	and.w	r3, r3, #16
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d008      	beq.n	800480c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80047fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047fc:	015a      	lsls	r2, r3, #5
 80047fe:	69fb      	ldr	r3, [r7, #28]
 8004800:	4413      	add	r3, r2
 8004802:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004806:	461a      	mov	r2, r3
 8004808:	2310      	movs	r3, #16
 800480a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004812:	2b00      	cmp	r3, #0
 8004814:	d008      	beq.n	8004828 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004818:	015a      	lsls	r2, r3, #5
 800481a:	69fb      	ldr	r3, [r7, #28]
 800481c:	4413      	add	r3, r2
 800481e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004822:	461a      	mov	r2, r3
 8004824:	2340      	movs	r3, #64	@ 0x40
 8004826:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	f003 0302 	and.w	r3, r3, #2
 800482e:	2b00      	cmp	r3, #0
 8004830:	d023      	beq.n	800487a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004832:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004834:	6a38      	ldr	r0, [r7, #32]
 8004836:	f006 fc15 	bl	800b064 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800483a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800483c:	4613      	mov	r3, r2
 800483e:	00db      	lsls	r3, r3, #3
 8004840:	4413      	add	r3, r2
 8004842:	009b      	lsls	r3, r3, #2
 8004844:	3310      	adds	r3, #16
 8004846:	687a      	ldr	r2, [r7, #4]
 8004848:	4413      	add	r3, r2
 800484a:	3304      	adds	r3, #4
 800484c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	78db      	ldrb	r3, [r3, #3]
 8004852:	2b01      	cmp	r3, #1
 8004854:	d108      	bne.n	8004868 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	2200      	movs	r2, #0
 800485a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800485c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800485e:	b2db      	uxtb	r3, r3
 8004860:	4619      	mov	r1, r3
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f00a f9b6 	bl	800ebd4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800486a:	015a      	lsls	r2, r3, #5
 800486c:	69fb      	ldr	r3, [r7, #28]
 800486e:	4413      	add	r3, r2
 8004870:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004874:	461a      	mov	r2, r3
 8004876:	2302      	movs	r3, #2
 8004878:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004880:	2b00      	cmp	r3, #0
 8004882:	d003      	beq.n	800488c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004884:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f000 fce8 	bl	800525c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800488c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800488e:	3301      	adds	r3, #1
 8004890:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004894:	085b      	lsrs	r3, r3, #1
 8004896:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800489a:	2b00      	cmp	r3, #0
 800489c:	f47f af2e 	bne.w	80046fc <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4618      	mov	r0, r3
 80048a6:	f007 fafb 	bl	800bea0 <USB_ReadInterrupts>
 80048aa:	4603      	mov	r3, r0
 80048ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80048b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80048b4:	d122      	bne.n	80048fc <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80048b6:	69fb      	ldr	r3, [r7, #28]
 80048b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	69fa      	ldr	r2, [r7, #28]
 80048c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80048c4:	f023 0301 	bic.w	r3, r3, #1
 80048c8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d108      	bne.n	80048e6 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80048dc:	2100      	movs	r1, #0
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	f00a fb34 	bl	800ef4c <HAL_PCDEx_LPM_Callback>
 80048e4:	e002      	b.n	80048ec <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f00a f954 	bl	800eb94 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	695a      	ldr	r2, [r3, #20]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80048fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4618      	mov	r0, r3
 8004902:	f007 facd 	bl	800bea0 <USB_ReadInterrupts>
 8004906:	4603      	mov	r3, r0
 8004908:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800490c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004910:	d112      	bne.n	8004938 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004912:	69fb      	ldr	r3, [r7, #28]
 8004914:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	f003 0301 	and.w	r3, r3, #1
 800491e:	2b01      	cmp	r3, #1
 8004920:	d102      	bne.n	8004928 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	f00a f910 	bl	800eb48 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	695a      	ldr	r2, [r3, #20]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004936:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4618      	mov	r0, r3
 800493e:	f007 faaf 	bl	800bea0 <USB_ReadInterrupts>
 8004942:	4603      	mov	r3, r0
 8004944:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004948:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800494c:	d121      	bne.n	8004992 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	695a      	ldr	r2, [r3, #20]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800495c:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004964:	2b00      	cmp	r3, #0
 8004966:	d111      	bne.n	800498c <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2201      	movs	r2, #1
 800496c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004976:	089b      	lsrs	r3, r3, #2
 8004978:	f003 020f 	and.w	r2, r3, #15
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8004982:	2101      	movs	r1, #1
 8004984:	6878      	ldr	r0, [r7, #4]
 8004986:	f00a fae1 	bl	800ef4c <HAL_PCDEx_LPM_Callback>
 800498a:	e002      	b.n	8004992 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800498c:	6878      	ldr	r0, [r7, #4]
 800498e:	f00a f8db 	bl	800eb48 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4618      	mov	r0, r3
 8004998:	f007 fa82 	bl	800bea0 <USB_ReadInterrupts>
 800499c:	4603      	mov	r3, r0
 800499e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80049a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049a6:	f040 80b7 	bne.w	8004b18 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80049aa:	69fb      	ldr	r3, [r7, #28]
 80049ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	69fa      	ldr	r2, [r7, #28]
 80049b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80049b8:	f023 0301 	bic.w	r3, r3, #1
 80049bc:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	2110      	movs	r1, #16
 80049c4:	4618      	mov	r0, r3
 80049c6:	f006 fb4d 	bl	800b064 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80049ca:	2300      	movs	r3, #0
 80049cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80049ce:	e046      	b.n	8004a5e <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80049d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049d2:	015a      	lsls	r2, r3, #5
 80049d4:	69fb      	ldr	r3, [r7, #28]
 80049d6:	4413      	add	r3, r2
 80049d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049dc:	461a      	mov	r2, r3
 80049de:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80049e2:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80049e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049e6:	015a      	lsls	r2, r3, #5
 80049e8:	69fb      	ldr	r3, [r7, #28]
 80049ea:	4413      	add	r3, r2
 80049ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049f4:	0151      	lsls	r1, r2, #5
 80049f6:	69fa      	ldr	r2, [r7, #28]
 80049f8:	440a      	add	r2, r1
 80049fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80049fe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004a02:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004a04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a06:	015a      	lsls	r2, r3, #5
 8004a08:	69fb      	ldr	r3, [r7, #28]
 8004a0a:	4413      	add	r3, r2
 8004a0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a10:	461a      	mov	r2, r3
 8004a12:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004a16:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004a18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a1a:	015a      	lsls	r2, r3, #5
 8004a1c:	69fb      	ldr	r3, [r7, #28]
 8004a1e:	4413      	add	r3, r2
 8004a20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a28:	0151      	lsls	r1, r2, #5
 8004a2a:	69fa      	ldr	r2, [r7, #28]
 8004a2c:	440a      	add	r2, r1
 8004a2e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004a32:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004a36:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004a38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a3a:	015a      	lsls	r2, r3, #5
 8004a3c:	69fb      	ldr	r3, [r7, #28]
 8004a3e:	4413      	add	r3, r2
 8004a40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a48:	0151      	lsls	r1, r2, #5
 8004a4a:	69fa      	ldr	r2, [r7, #28]
 8004a4c:	440a      	add	r2, r1
 8004a4e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004a52:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004a56:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004a58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a5a:	3301      	adds	r3, #1
 8004a5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	791b      	ldrb	r3, [r3, #4]
 8004a62:	461a      	mov	r2, r3
 8004a64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d3b2      	bcc.n	80049d0 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004a6a:	69fb      	ldr	r3, [r7, #28]
 8004a6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a70:	69db      	ldr	r3, [r3, #28]
 8004a72:	69fa      	ldr	r2, [r7, #28]
 8004a74:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a78:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004a7c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	7bdb      	ldrb	r3, [r3, #15]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d016      	beq.n	8004ab4 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004a86:	69fb      	ldr	r3, [r7, #28]
 8004a88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a90:	69fa      	ldr	r2, [r7, #28]
 8004a92:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a96:	f043 030b 	orr.w	r3, r3, #11
 8004a9a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004a9e:	69fb      	ldr	r3, [r7, #28]
 8004aa0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004aa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aa6:	69fa      	ldr	r2, [r7, #28]
 8004aa8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004aac:	f043 030b 	orr.w	r3, r3, #11
 8004ab0:	6453      	str	r3, [r2, #68]	@ 0x44
 8004ab2:	e015      	b.n	8004ae0 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004ab4:	69fb      	ldr	r3, [r7, #28]
 8004ab6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004aba:	695a      	ldr	r2, [r3, #20]
 8004abc:	69fb      	ldr	r3, [r7, #28]
 8004abe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ac2:	4619      	mov	r1, r3
 8004ac4:	f242 032b 	movw	r3, #8235	@ 0x202b
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004acc:	69fb      	ldr	r3, [r7, #28]
 8004ace:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ad2:	691b      	ldr	r3, [r3, #16]
 8004ad4:	69fa      	ldr	r2, [r7, #28]
 8004ad6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ada:	f043 030b 	orr.w	r3, r3, #11
 8004ade:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004ae0:	69fb      	ldr	r3, [r7, #28]
 8004ae2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	69fa      	ldr	r2, [r7, #28]
 8004aea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004aee:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004af2:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6818      	ldr	r0, [r3, #0]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004b02:	461a      	mov	r2, r3
 8004b04:	f007 fa92 	bl	800c02c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	695a      	ldr	r2, [r3, #20]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004b16:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f007 f9bf 	bl	800bea0 <USB_ReadInterrupts>
 8004b22:	4603      	mov	r3, r0
 8004b24:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b2c:	d123      	bne.n	8004b76 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4618      	mov	r0, r3
 8004b34:	f007 fa56 	bl	800bfe4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f006 fb0a 	bl	800b156 <USB_GetDevSpeed>
 8004b42:	4603      	mov	r3, r0
 8004b44:	461a      	mov	r2, r3
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681c      	ldr	r4, [r3, #0]
 8004b4e:	f001 fab1 	bl	80060b4 <HAL_RCC_GetHCLKFreq>
 8004b52:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004b58:	461a      	mov	r2, r3
 8004b5a:	4620      	mov	r0, r4
 8004b5c:	f006 f802 	bl	800ab64 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004b60:	6878      	ldr	r0, [r7, #4]
 8004b62:	f009 ffc8 	bl	800eaf6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	695a      	ldr	r2, [r3, #20]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004b74:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f007 f990 	bl	800bea0 <USB_ReadInterrupts>
 8004b80:	4603      	mov	r3, r0
 8004b82:	f003 0308 	and.w	r3, r3, #8
 8004b86:	2b08      	cmp	r3, #8
 8004b88:	d10a      	bne.n	8004ba0 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f009 ffa5 	bl	800eada <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	695a      	ldr	r2, [r3, #20]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f002 0208 	and.w	r2, r2, #8
 8004b9e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	f007 f97b 	bl	800bea0 <USB_ReadInterrupts>
 8004baa:	4603      	mov	r3, r0
 8004bac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bb0:	2b80      	cmp	r3, #128	@ 0x80
 8004bb2:	d123      	bne.n	8004bfc <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004bb4:	6a3b      	ldr	r3, [r7, #32]
 8004bb6:	699b      	ldr	r3, [r3, #24]
 8004bb8:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004bbc:	6a3b      	ldr	r3, [r7, #32]
 8004bbe:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bc4:	e014      	b.n	8004bf0 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004bc6:	6879      	ldr	r1, [r7, #4]
 8004bc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bca:	4613      	mov	r3, r2
 8004bcc:	00db      	lsls	r3, r3, #3
 8004bce:	4413      	add	r3, r2
 8004bd0:	009b      	lsls	r3, r3, #2
 8004bd2:	440b      	add	r3, r1
 8004bd4:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004bd8:	781b      	ldrb	r3, [r3, #0]
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d105      	bne.n	8004bea <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004be0:	b2db      	uxtb	r3, r3
 8004be2:	4619      	mov	r1, r3
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	f000 fb08 	bl	80051fa <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bec:	3301      	adds	r3, #1
 8004bee:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	791b      	ldrb	r3, [r3, #4]
 8004bf4:	461a      	mov	r2, r3
 8004bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d3e4      	bcc.n	8004bc6 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4618      	mov	r0, r3
 8004c02:	f007 f94d 	bl	800bea0 <USB_ReadInterrupts>
 8004c06:	4603      	mov	r3, r0
 8004c08:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004c0c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c10:	d13c      	bne.n	8004c8c <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004c12:	2301      	movs	r3, #1
 8004c14:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c16:	e02b      	b.n	8004c70 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c1a:	015a      	lsls	r2, r3, #5
 8004c1c:	69fb      	ldr	r3, [r7, #28]
 8004c1e:	4413      	add	r3, r2
 8004c20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004c28:	6879      	ldr	r1, [r7, #4]
 8004c2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c2c:	4613      	mov	r3, r2
 8004c2e:	00db      	lsls	r3, r3, #3
 8004c30:	4413      	add	r3, r2
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	440b      	add	r3, r1
 8004c36:	3318      	adds	r3, #24
 8004c38:	781b      	ldrb	r3, [r3, #0]
 8004c3a:	2b01      	cmp	r3, #1
 8004c3c:	d115      	bne.n	8004c6a <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004c3e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	da12      	bge.n	8004c6a <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004c44:	6879      	ldr	r1, [r7, #4]
 8004c46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c48:	4613      	mov	r3, r2
 8004c4a:	00db      	lsls	r3, r3, #3
 8004c4c:	4413      	add	r3, r2
 8004c4e:	009b      	lsls	r3, r3, #2
 8004c50:	440b      	add	r3, r1
 8004c52:	3317      	adds	r3, #23
 8004c54:	2201      	movs	r2, #1
 8004c56:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c5a:	b2db      	uxtb	r3, r3
 8004c5c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	4619      	mov	r1, r3
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	f000 fac8 	bl	80051fa <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c6c:	3301      	adds	r3, #1
 8004c6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	791b      	ldrb	r3, [r3, #4]
 8004c74:	461a      	mov	r2, r3
 8004c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d3cd      	bcc.n	8004c18 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	695a      	ldr	r2, [r3, #20]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004c8a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4618      	mov	r0, r3
 8004c92:	f007 f905 	bl	800bea0 <USB_ReadInterrupts>
 8004c96:	4603      	mov	r3, r0
 8004c98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c9c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004ca0:	d156      	bne.n	8004d50 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ca6:	e045      	b.n	8004d34 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004caa:	015a      	lsls	r2, r3, #5
 8004cac:	69fb      	ldr	r3, [r7, #28]
 8004cae:	4413      	add	r3, r2
 8004cb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004cb8:	6879      	ldr	r1, [r7, #4]
 8004cba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cbc:	4613      	mov	r3, r2
 8004cbe:	00db      	lsls	r3, r3, #3
 8004cc0:	4413      	add	r3, r2
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	440b      	add	r3, r1
 8004cc6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004cca:	781b      	ldrb	r3, [r3, #0]
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d12e      	bne.n	8004d2e <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004cd0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	da2b      	bge.n	8004d2e <HAL_PCD_IRQHandler+0x908>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004cd6:	69bb      	ldr	r3, [r7, #24]
 8004cd8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004ce2:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	d121      	bne.n	8004d2e <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004cea:	6879      	ldr	r1, [r7, #4]
 8004cec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cee:	4613      	mov	r3, r2
 8004cf0:	00db      	lsls	r3, r3, #3
 8004cf2:	4413      	add	r3, r2
 8004cf4:	009b      	lsls	r3, r3, #2
 8004cf6:	440b      	add	r3, r1
 8004cf8:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004cfc:	2201      	movs	r2, #1
 8004cfe:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004d00:	6a3b      	ldr	r3, [r7, #32]
 8004d02:	699b      	ldr	r3, [r3, #24]
 8004d04:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004d08:	6a3b      	ldr	r3, [r7, #32]
 8004d0a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004d0c:	6a3b      	ldr	r3, [r7, #32]
 8004d0e:	695b      	ldr	r3, [r3, #20]
 8004d10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d10a      	bne.n	8004d2e <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004d18:	69fb      	ldr	r3, [r7, #28]
 8004d1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	69fa      	ldr	r2, [r7, #28]
 8004d22:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004d2a:	6053      	str	r3, [r2, #4]
            break;
 8004d2c:	e008      	b.n	8004d40 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d30:	3301      	adds	r3, #1
 8004d32:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	791b      	ldrb	r3, [r3, #4]
 8004d38:	461a      	mov	r2, r3
 8004d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d3b3      	bcc.n	8004ca8 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	695a      	ldr	r2, [r3, #20]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004d4e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4618      	mov	r0, r3
 8004d56:	f007 f8a3 	bl	800bea0 <USB_ReadInterrupts>
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004d60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d64:	d10a      	bne.n	8004d7c <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f009 ff46 	bl	800ebf8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	695a      	ldr	r2, [r3, #20]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004d7a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4618      	mov	r0, r3
 8004d82:	f007 f88d 	bl	800bea0 <USB_ReadInterrupts>
 8004d86:	4603      	mov	r3, r0
 8004d88:	f003 0304 	and.w	r3, r3, #4
 8004d8c:	2b04      	cmp	r3, #4
 8004d8e:	d115      	bne.n	8004dbc <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004d98:	69bb      	ldr	r3, [r7, #24]
 8004d9a:	f003 0304 	and.w	r3, r3, #4
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d002      	beq.n	8004da8 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f009 ff36 	bl	800ec14 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	6859      	ldr	r1, [r3, #4]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	69ba      	ldr	r2, [r7, #24]
 8004db4:	430a      	orrs	r2, r1
 8004db6:	605a      	str	r2, [r3, #4]
 8004db8:	e000      	b.n	8004dbc <HAL_PCD_IRQHandler+0x996>
      return;
 8004dba:	bf00      	nop
    }
  }
}
 8004dbc:	3734      	adds	r7, #52	@ 0x34
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd90      	pop	{r4, r7, pc}

08004dc2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004dc2:	b580      	push	{r7, lr}
 8004dc4:	b082      	sub	sp, #8
 8004dc6:	af00      	add	r7, sp, #0
 8004dc8:	6078      	str	r0, [r7, #4]
 8004dca:	460b      	mov	r3, r1
 8004dcc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d101      	bne.n	8004ddc <HAL_PCD_SetAddress+0x1a>
 8004dd8:	2302      	movs	r3, #2
 8004dda:	e012      	b.n	8004e02 <HAL_PCD_SetAddress+0x40>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2201      	movs	r2, #1
 8004de0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	78fa      	ldrb	r2, [r7, #3]
 8004de8:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	78fa      	ldrb	r2, [r7, #3]
 8004df0:	4611      	mov	r1, r2
 8004df2:	4618      	mov	r0, r3
 8004df4:	f006 ffec 	bl	800bdd0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004e00:	2300      	movs	r3, #0
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	3708      	adds	r7, #8
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}

08004e0a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004e0a:	b580      	push	{r7, lr}
 8004e0c:	b084      	sub	sp, #16
 8004e0e:	af00      	add	r7, sp, #0
 8004e10:	6078      	str	r0, [r7, #4]
 8004e12:	4608      	mov	r0, r1
 8004e14:	4611      	mov	r1, r2
 8004e16:	461a      	mov	r2, r3
 8004e18:	4603      	mov	r3, r0
 8004e1a:	70fb      	strb	r3, [r7, #3]
 8004e1c:	460b      	mov	r3, r1
 8004e1e:	803b      	strh	r3, [r7, #0]
 8004e20:	4613      	mov	r3, r2
 8004e22:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004e24:	2300      	movs	r3, #0
 8004e26:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004e28:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	da0f      	bge.n	8004e50 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e30:	78fb      	ldrb	r3, [r7, #3]
 8004e32:	f003 020f 	and.w	r2, r3, #15
 8004e36:	4613      	mov	r3, r2
 8004e38:	00db      	lsls	r3, r3, #3
 8004e3a:	4413      	add	r3, r2
 8004e3c:	009b      	lsls	r3, r3, #2
 8004e3e:	3310      	adds	r3, #16
 8004e40:	687a      	ldr	r2, [r7, #4]
 8004e42:	4413      	add	r3, r2
 8004e44:	3304      	adds	r3, #4
 8004e46:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	705a      	strb	r2, [r3, #1]
 8004e4e:	e00f      	b.n	8004e70 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e50:	78fb      	ldrb	r3, [r7, #3]
 8004e52:	f003 020f 	and.w	r2, r3, #15
 8004e56:	4613      	mov	r3, r2
 8004e58:	00db      	lsls	r3, r3, #3
 8004e5a:	4413      	add	r3, r2
 8004e5c:	009b      	lsls	r3, r3, #2
 8004e5e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004e62:	687a      	ldr	r2, [r7, #4]
 8004e64:	4413      	add	r3, r2
 8004e66:	3304      	adds	r3, #4
 8004e68:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004e70:	78fb      	ldrb	r3, [r7, #3]
 8004e72:	f003 030f 	and.w	r3, r3, #15
 8004e76:	b2da      	uxtb	r2, r3
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004e7c:	883a      	ldrh	r2, [r7, #0]
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	78ba      	ldrb	r2, [r7, #2]
 8004e86:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	785b      	ldrb	r3, [r3, #1]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d004      	beq.n	8004e9a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	781b      	ldrb	r3, [r3, #0]
 8004e94:	461a      	mov	r2, r3
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004e9a:	78bb      	ldrb	r3, [r7, #2]
 8004e9c:	2b02      	cmp	r3, #2
 8004e9e:	d102      	bne.n	8004ea6 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d101      	bne.n	8004eb4 <HAL_PCD_EP_Open+0xaa>
 8004eb0:	2302      	movs	r3, #2
 8004eb2:	e00e      	b.n	8004ed2 <HAL_PCD_EP_Open+0xc8>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	68f9      	ldr	r1, [r7, #12]
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	f006 f96c 	bl	800b1a0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004ed0:	7afb      	ldrb	r3, [r7, #11]
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	3710      	adds	r7, #16
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}

08004eda <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004eda:	b580      	push	{r7, lr}
 8004edc:	b084      	sub	sp, #16
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
 8004ee2:	460b      	mov	r3, r1
 8004ee4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004ee6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	da0f      	bge.n	8004f0e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004eee:	78fb      	ldrb	r3, [r7, #3]
 8004ef0:	f003 020f 	and.w	r2, r3, #15
 8004ef4:	4613      	mov	r3, r2
 8004ef6:	00db      	lsls	r3, r3, #3
 8004ef8:	4413      	add	r3, r2
 8004efa:	009b      	lsls	r3, r3, #2
 8004efc:	3310      	adds	r3, #16
 8004efe:	687a      	ldr	r2, [r7, #4]
 8004f00:	4413      	add	r3, r2
 8004f02:	3304      	adds	r3, #4
 8004f04:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	2201      	movs	r2, #1
 8004f0a:	705a      	strb	r2, [r3, #1]
 8004f0c:	e00f      	b.n	8004f2e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f0e:	78fb      	ldrb	r3, [r7, #3]
 8004f10:	f003 020f 	and.w	r2, r3, #15
 8004f14:	4613      	mov	r3, r2
 8004f16:	00db      	lsls	r3, r3, #3
 8004f18:	4413      	add	r3, r2
 8004f1a:	009b      	lsls	r3, r3, #2
 8004f1c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004f20:	687a      	ldr	r2, [r7, #4]
 8004f22:	4413      	add	r3, r2
 8004f24:	3304      	adds	r3, #4
 8004f26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f2e:	78fb      	ldrb	r3, [r7, #3]
 8004f30:	f003 030f 	and.w	r3, r3, #15
 8004f34:	b2da      	uxtb	r2, r3
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004f40:	2b01      	cmp	r3, #1
 8004f42:	d101      	bne.n	8004f48 <HAL_PCD_EP_Close+0x6e>
 8004f44:	2302      	movs	r3, #2
 8004f46:	e00e      	b.n	8004f66 <HAL_PCD_EP_Close+0x8c>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	68f9      	ldr	r1, [r7, #12]
 8004f56:	4618      	mov	r0, r3
 8004f58:	f006 f9aa 	bl	800b2b0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3710      	adds	r7, #16
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}

08004f6e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004f6e:	b580      	push	{r7, lr}
 8004f70:	b086      	sub	sp, #24
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	60f8      	str	r0, [r7, #12]
 8004f76:	607a      	str	r2, [r7, #4]
 8004f78:	603b      	str	r3, [r7, #0]
 8004f7a:	460b      	mov	r3, r1
 8004f7c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f7e:	7afb      	ldrb	r3, [r7, #11]
 8004f80:	f003 020f 	and.w	r2, r3, #15
 8004f84:	4613      	mov	r3, r2
 8004f86:	00db      	lsls	r3, r3, #3
 8004f88:	4413      	add	r3, r2
 8004f8a:	009b      	lsls	r3, r3, #2
 8004f8c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004f90:	68fa      	ldr	r2, [r7, #12]
 8004f92:	4413      	add	r3, r2
 8004f94:	3304      	adds	r3, #4
 8004f96:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	687a      	ldr	r2, [r7, #4]
 8004f9c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	683a      	ldr	r2, [r7, #0]
 8004fa2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	2200      	movs	r2, #0
 8004fae:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004fb0:	7afb      	ldrb	r3, [r7, #11]
 8004fb2:	f003 030f 	and.w	r3, r3, #15
 8004fb6:	b2da      	uxtb	r2, r3
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	799b      	ldrb	r3, [r3, #6]
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d102      	bne.n	8004fca <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004fc4:	687a      	ldr	r2, [r7, #4]
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	6818      	ldr	r0, [r3, #0]
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	799b      	ldrb	r3, [r3, #6]
 8004fd2:	461a      	mov	r2, r3
 8004fd4:	6979      	ldr	r1, [r7, #20]
 8004fd6:	f006 fa47 	bl	800b468 <USB_EPStartXfer>

  return HAL_OK;
 8004fda:	2300      	movs	r3, #0
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	3718      	adds	r7, #24
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}

08004fe4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b083      	sub	sp, #12
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
 8004fec:	460b      	mov	r3, r1
 8004fee:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004ff0:	78fb      	ldrb	r3, [r7, #3]
 8004ff2:	f003 020f 	and.w	r2, r3, #15
 8004ff6:	6879      	ldr	r1, [r7, #4]
 8004ff8:	4613      	mov	r3, r2
 8004ffa:	00db      	lsls	r3, r3, #3
 8004ffc:	4413      	add	r3, r2
 8004ffe:	009b      	lsls	r3, r3, #2
 8005000:	440b      	add	r3, r1
 8005002:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005006:	681b      	ldr	r3, [r3, #0]
}
 8005008:	4618      	mov	r0, r3
 800500a:	370c      	adds	r7, #12
 800500c:	46bd      	mov	sp, r7
 800500e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005012:	4770      	bx	lr

08005014 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b086      	sub	sp, #24
 8005018:	af00      	add	r7, sp, #0
 800501a:	60f8      	str	r0, [r7, #12]
 800501c:	607a      	str	r2, [r7, #4]
 800501e:	603b      	str	r3, [r7, #0]
 8005020:	460b      	mov	r3, r1
 8005022:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005024:	7afb      	ldrb	r3, [r7, #11]
 8005026:	f003 020f 	and.w	r2, r3, #15
 800502a:	4613      	mov	r3, r2
 800502c:	00db      	lsls	r3, r3, #3
 800502e:	4413      	add	r3, r2
 8005030:	009b      	lsls	r3, r3, #2
 8005032:	3310      	adds	r3, #16
 8005034:	68fa      	ldr	r2, [r7, #12]
 8005036:	4413      	add	r3, r2
 8005038:	3304      	adds	r3, #4
 800503a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	687a      	ldr	r2, [r7, #4]
 8005040:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	683a      	ldr	r2, [r7, #0]
 8005046:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	2200      	movs	r2, #0
 800504c:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	2201      	movs	r2, #1
 8005052:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005054:	7afb      	ldrb	r3, [r7, #11]
 8005056:	f003 030f 	and.w	r3, r3, #15
 800505a:	b2da      	uxtb	r2, r3
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	799b      	ldrb	r3, [r3, #6]
 8005064:	2b01      	cmp	r3, #1
 8005066:	d102      	bne.n	800506e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005068:	687a      	ldr	r2, [r7, #4]
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	6818      	ldr	r0, [r3, #0]
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	799b      	ldrb	r3, [r3, #6]
 8005076:	461a      	mov	r2, r3
 8005078:	6979      	ldr	r1, [r7, #20]
 800507a:	f006 f9f5 	bl	800b468 <USB_EPStartXfer>

  return HAL_OK;
 800507e:	2300      	movs	r3, #0
}
 8005080:	4618      	mov	r0, r3
 8005082:	3718      	adds	r7, #24
 8005084:	46bd      	mov	sp, r7
 8005086:	bd80      	pop	{r7, pc}

08005088 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b084      	sub	sp, #16
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
 8005090:	460b      	mov	r3, r1
 8005092:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005094:	78fb      	ldrb	r3, [r7, #3]
 8005096:	f003 030f 	and.w	r3, r3, #15
 800509a:	687a      	ldr	r2, [r7, #4]
 800509c:	7912      	ldrb	r2, [r2, #4]
 800509e:	4293      	cmp	r3, r2
 80050a0:	d901      	bls.n	80050a6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e04f      	b.n	8005146 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80050a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	da0f      	bge.n	80050ce <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80050ae:	78fb      	ldrb	r3, [r7, #3]
 80050b0:	f003 020f 	and.w	r2, r3, #15
 80050b4:	4613      	mov	r3, r2
 80050b6:	00db      	lsls	r3, r3, #3
 80050b8:	4413      	add	r3, r2
 80050ba:	009b      	lsls	r3, r3, #2
 80050bc:	3310      	adds	r3, #16
 80050be:	687a      	ldr	r2, [r7, #4]
 80050c0:	4413      	add	r3, r2
 80050c2:	3304      	adds	r3, #4
 80050c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2201      	movs	r2, #1
 80050ca:	705a      	strb	r2, [r3, #1]
 80050cc:	e00d      	b.n	80050ea <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80050ce:	78fa      	ldrb	r2, [r7, #3]
 80050d0:	4613      	mov	r3, r2
 80050d2:	00db      	lsls	r3, r3, #3
 80050d4:	4413      	add	r3, r2
 80050d6:	009b      	lsls	r3, r3, #2
 80050d8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80050dc:	687a      	ldr	r2, [r7, #4]
 80050de:	4413      	add	r3, r2
 80050e0:	3304      	adds	r3, #4
 80050e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2200      	movs	r2, #0
 80050e8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	2201      	movs	r2, #1
 80050ee:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80050f0:	78fb      	ldrb	r3, [r7, #3]
 80050f2:	f003 030f 	and.w	r3, r3, #15
 80050f6:	b2da      	uxtb	r2, r3
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005102:	2b01      	cmp	r3, #1
 8005104:	d101      	bne.n	800510a <HAL_PCD_EP_SetStall+0x82>
 8005106:	2302      	movs	r3, #2
 8005108:	e01d      	b.n	8005146 <HAL_PCD_EP_SetStall+0xbe>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2201      	movs	r2, #1
 800510e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	68f9      	ldr	r1, [r7, #12]
 8005118:	4618      	mov	r0, r3
 800511a:	f006 fd85 	bl	800bc28 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800511e:	78fb      	ldrb	r3, [r7, #3]
 8005120:	f003 030f 	and.w	r3, r3, #15
 8005124:	2b00      	cmp	r3, #0
 8005126:	d109      	bne.n	800513c <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6818      	ldr	r0, [r3, #0]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	7999      	ldrb	r1, [r3, #6]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005136:	461a      	mov	r2, r3
 8005138:	f006 ff78 	bl	800c02c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2200      	movs	r2, #0
 8005140:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005144:	2300      	movs	r3, #0
}
 8005146:	4618      	mov	r0, r3
 8005148:	3710      	adds	r7, #16
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}

0800514e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800514e:	b580      	push	{r7, lr}
 8005150:	b084      	sub	sp, #16
 8005152:	af00      	add	r7, sp, #0
 8005154:	6078      	str	r0, [r7, #4]
 8005156:	460b      	mov	r3, r1
 8005158:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800515a:	78fb      	ldrb	r3, [r7, #3]
 800515c:	f003 030f 	and.w	r3, r3, #15
 8005160:	687a      	ldr	r2, [r7, #4]
 8005162:	7912      	ldrb	r2, [r2, #4]
 8005164:	4293      	cmp	r3, r2
 8005166:	d901      	bls.n	800516c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005168:	2301      	movs	r3, #1
 800516a:	e042      	b.n	80051f2 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800516c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005170:	2b00      	cmp	r3, #0
 8005172:	da0f      	bge.n	8005194 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005174:	78fb      	ldrb	r3, [r7, #3]
 8005176:	f003 020f 	and.w	r2, r3, #15
 800517a:	4613      	mov	r3, r2
 800517c:	00db      	lsls	r3, r3, #3
 800517e:	4413      	add	r3, r2
 8005180:	009b      	lsls	r3, r3, #2
 8005182:	3310      	adds	r3, #16
 8005184:	687a      	ldr	r2, [r7, #4]
 8005186:	4413      	add	r3, r2
 8005188:	3304      	adds	r3, #4
 800518a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2201      	movs	r2, #1
 8005190:	705a      	strb	r2, [r3, #1]
 8005192:	e00f      	b.n	80051b4 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005194:	78fb      	ldrb	r3, [r7, #3]
 8005196:	f003 020f 	and.w	r2, r3, #15
 800519a:	4613      	mov	r3, r2
 800519c:	00db      	lsls	r3, r3, #3
 800519e:	4413      	add	r3, r2
 80051a0:	009b      	lsls	r3, r3, #2
 80051a2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80051a6:	687a      	ldr	r2, [r7, #4]
 80051a8:	4413      	add	r3, r2
 80051aa:	3304      	adds	r3, #4
 80051ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2200      	movs	r2, #0
 80051b2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	2200      	movs	r2, #0
 80051b8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80051ba:	78fb      	ldrb	r3, [r7, #3]
 80051bc:	f003 030f 	and.w	r3, r3, #15
 80051c0:	b2da      	uxtb	r2, r3
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	d101      	bne.n	80051d4 <HAL_PCD_EP_ClrStall+0x86>
 80051d0:	2302      	movs	r3, #2
 80051d2:	e00e      	b.n	80051f2 <HAL_PCD_EP_ClrStall+0xa4>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2201      	movs	r2, #1
 80051d8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	68f9      	ldr	r1, [r7, #12]
 80051e2:	4618      	mov	r0, r3
 80051e4:	f006 fd8e 	bl	800bd04 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2200      	movs	r2, #0
 80051ec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80051f0:	2300      	movs	r3, #0
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3710      	adds	r7, #16
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}

080051fa <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80051fa:	b580      	push	{r7, lr}
 80051fc:	b084      	sub	sp, #16
 80051fe:	af00      	add	r7, sp, #0
 8005200:	6078      	str	r0, [r7, #4]
 8005202:	460b      	mov	r3, r1
 8005204:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005206:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800520a:	2b00      	cmp	r3, #0
 800520c:	da0c      	bge.n	8005228 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800520e:	78fb      	ldrb	r3, [r7, #3]
 8005210:	f003 020f 	and.w	r2, r3, #15
 8005214:	4613      	mov	r3, r2
 8005216:	00db      	lsls	r3, r3, #3
 8005218:	4413      	add	r3, r2
 800521a:	009b      	lsls	r3, r3, #2
 800521c:	3310      	adds	r3, #16
 800521e:	687a      	ldr	r2, [r7, #4]
 8005220:	4413      	add	r3, r2
 8005222:	3304      	adds	r3, #4
 8005224:	60fb      	str	r3, [r7, #12]
 8005226:	e00c      	b.n	8005242 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005228:	78fb      	ldrb	r3, [r7, #3]
 800522a:	f003 020f 	and.w	r2, r3, #15
 800522e:	4613      	mov	r3, r2
 8005230:	00db      	lsls	r3, r3, #3
 8005232:	4413      	add	r3, r2
 8005234:	009b      	lsls	r3, r3, #2
 8005236:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800523a:	687a      	ldr	r2, [r7, #4]
 800523c:	4413      	add	r3, r2
 800523e:	3304      	adds	r3, #4
 8005240:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	68f9      	ldr	r1, [r7, #12]
 8005248:	4618      	mov	r0, r3
 800524a:	f006 fbad 	bl	800b9a8 <USB_EPStopXfer>
 800524e:	4603      	mov	r3, r0
 8005250:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005252:	7afb      	ldrb	r3, [r7, #11]
}
 8005254:	4618      	mov	r0, r3
 8005256:	3710      	adds	r7, #16
 8005258:	46bd      	mov	sp, r7
 800525a:	bd80      	pop	{r7, pc}

0800525c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b08a      	sub	sp, #40	@ 0x28
 8005260:	af02      	add	r7, sp, #8
 8005262:	6078      	str	r0, [r7, #4]
 8005264:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005270:	683a      	ldr	r2, [r7, #0]
 8005272:	4613      	mov	r3, r2
 8005274:	00db      	lsls	r3, r3, #3
 8005276:	4413      	add	r3, r2
 8005278:	009b      	lsls	r3, r3, #2
 800527a:	3310      	adds	r3, #16
 800527c:	687a      	ldr	r2, [r7, #4]
 800527e:	4413      	add	r3, r2
 8005280:	3304      	adds	r3, #4
 8005282:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	695a      	ldr	r2, [r3, #20]
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	691b      	ldr	r3, [r3, #16]
 800528c:	429a      	cmp	r2, r3
 800528e:	d901      	bls.n	8005294 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	e06b      	b.n	800536c <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	691a      	ldr	r2, [r3, #16]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	695b      	ldr	r3, [r3, #20]
 800529c:	1ad3      	subs	r3, r2, r3
 800529e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	69fa      	ldr	r2, [r7, #28]
 80052a6:	429a      	cmp	r2, r3
 80052a8:	d902      	bls.n	80052b0 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80052b0:	69fb      	ldr	r3, [r7, #28]
 80052b2:	3303      	adds	r3, #3
 80052b4:	089b      	lsrs	r3, r3, #2
 80052b6:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80052b8:	e02a      	b.n	8005310 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	691a      	ldr	r2, [r3, #16]
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	695b      	ldr	r3, [r3, #20]
 80052c2:	1ad3      	subs	r3, r2, r3
 80052c4:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	69fa      	ldr	r2, [r7, #28]
 80052cc:	429a      	cmp	r2, r3
 80052ce:	d902      	bls.n	80052d6 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80052d6:	69fb      	ldr	r3, [r7, #28]
 80052d8:	3303      	adds	r3, #3
 80052da:	089b      	lsrs	r3, r3, #2
 80052dc:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	68d9      	ldr	r1, [r3, #12]
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	b2da      	uxtb	r2, r3
 80052e6:	69fb      	ldr	r3, [r7, #28]
 80052e8:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80052ee:	9300      	str	r3, [sp, #0]
 80052f0:	4603      	mov	r3, r0
 80052f2:	6978      	ldr	r0, [r7, #20]
 80052f4:	f006 fc02 	bl	800bafc <USB_WritePacket>

    ep->xfer_buff  += len;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	68da      	ldr	r2, [r3, #12]
 80052fc:	69fb      	ldr	r3, [r7, #28]
 80052fe:	441a      	add	r2, r3
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	695a      	ldr	r2, [r3, #20]
 8005308:	69fb      	ldr	r3, [r7, #28]
 800530a:	441a      	add	r2, r3
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	015a      	lsls	r2, r3, #5
 8005314:	693b      	ldr	r3, [r7, #16]
 8005316:	4413      	add	r3, r2
 8005318:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800531c:	699b      	ldr	r3, [r3, #24]
 800531e:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005320:	69ba      	ldr	r2, [r7, #24]
 8005322:	429a      	cmp	r2, r3
 8005324:	d809      	bhi.n	800533a <PCD_WriteEmptyTxFifo+0xde>
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	695a      	ldr	r2, [r3, #20]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800532e:	429a      	cmp	r2, r3
 8005330:	d203      	bcs.n	800533a <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	691b      	ldr	r3, [r3, #16]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d1bf      	bne.n	80052ba <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	691a      	ldr	r2, [r3, #16]
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	695b      	ldr	r3, [r3, #20]
 8005342:	429a      	cmp	r2, r3
 8005344:	d811      	bhi.n	800536a <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	f003 030f 	and.w	r3, r3, #15
 800534c:	2201      	movs	r2, #1
 800534e:	fa02 f303 	lsl.w	r3, r2, r3
 8005352:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800535a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	43db      	mvns	r3, r3
 8005360:	6939      	ldr	r1, [r7, #16]
 8005362:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005366:	4013      	ands	r3, r2
 8005368:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800536a:	2300      	movs	r3, #0
}
 800536c:	4618      	mov	r0, r3
 800536e:	3720      	adds	r7, #32
 8005370:	46bd      	mov	sp, r7
 8005372:	bd80      	pop	{r7, pc}

08005374 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b088      	sub	sp, #32
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
 800537c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005384:	69fb      	ldr	r3, [r7, #28]
 8005386:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005388:	69fb      	ldr	r3, [r7, #28]
 800538a:	333c      	adds	r3, #60	@ 0x3c
 800538c:	3304      	adds	r3, #4
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	015a      	lsls	r2, r3, #5
 8005396:	69bb      	ldr	r3, [r7, #24]
 8005398:	4413      	add	r3, r2
 800539a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800539e:	689b      	ldr	r3, [r3, #8]
 80053a0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	799b      	ldrb	r3, [r3, #6]
 80053a6:	2b01      	cmp	r3, #1
 80053a8:	d17b      	bne.n	80054a2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	f003 0308 	and.w	r3, r3, #8
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d015      	beq.n	80053e0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	4a61      	ldr	r2, [pc, #388]	@ (800553c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	f240 80b9 	bls.w	8005530 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	f000 80b3 	beq.w	8005530 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	015a      	lsls	r2, r3, #5
 80053ce:	69bb      	ldr	r3, [r7, #24]
 80053d0:	4413      	add	r3, r2
 80053d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053d6:	461a      	mov	r2, r3
 80053d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80053dc:	6093      	str	r3, [r2, #8]
 80053de:	e0a7      	b.n	8005530 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	f003 0320 	and.w	r3, r3, #32
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d009      	beq.n	80053fe <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	015a      	lsls	r2, r3, #5
 80053ee:	69bb      	ldr	r3, [r7, #24]
 80053f0:	4413      	add	r3, r2
 80053f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053f6:	461a      	mov	r2, r3
 80053f8:	2320      	movs	r3, #32
 80053fa:	6093      	str	r3, [r2, #8]
 80053fc:	e098      	b.n	8005530 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80053fe:	693b      	ldr	r3, [r7, #16]
 8005400:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005404:	2b00      	cmp	r3, #0
 8005406:	f040 8093 	bne.w	8005530 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	4a4b      	ldr	r2, [pc, #300]	@ (800553c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d90f      	bls.n	8005432 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005418:	2b00      	cmp	r3, #0
 800541a:	d00a      	beq.n	8005432 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	015a      	lsls	r2, r3, #5
 8005420:	69bb      	ldr	r3, [r7, #24]
 8005422:	4413      	add	r3, r2
 8005424:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005428:	461a      	mov	r2, r3
 800542a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800542e:	6093      	str	r3, [r2, #8]
 8005430:	e07e      	b.n	8005530 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005432:	683a      	ldr	r2, [r7, #0]
 8005434:	4613      	mov	r3, r2
 8005436:	00db      	lsls	r3, r3, #3
 8005438:	4413      	add	r3, r2
 800543a:	009b      	lsls	r3, r3, #2
 800543c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005440:	687a      	ldr	r2, [r7, #4]
 8005442:	4413      	add	r3, r2
 8005444:	3304      	adds	r3, #4
 8005446:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	6a1a      	ldr	r2, [r3, #32]
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	0159      	lsls	r1, r3, #5
 8005450:	69bb      	ldr	r3, [r7, #24]
 8005452:	440b      	add	r3, r1
 8005454:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005458:	691b      	ldr	r3, [r3, #16]
 800545a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800545e:	1ad2      	subs	r2, r2, r3
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d114      	bne.n	8005494 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	691b      	ldr	r3, [r3, #16]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d109      	bne.n	8005486 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6818      	ldr	r0, [r3, #0]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800547c:	461a      	mov	r2, r3
 800547e:	2101      	movs	r1, #1
 8005480:	f006 fdd4 	bl	800c02c <USB_EP0_OutStart>
 8005484:	e006      	b.n	8005494 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	68da      	ldr	r2, [r3, #12]
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	695b      	ldr	r3, [r3, #20]
 800548e:	441a      	add	r2, r3
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	b2db      	uxtb	r3, r3
 8005498:	4619      	mov	r1, r3
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f009 fae8 	bl	800ea70 <HAL_PCD_DataOutStageCallback>
 80054a0:	e046      	b.n	8005530 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	4a26      	ldr	r2, [pc, #152]	@ (8005540 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d124      	bne.n	80054f4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d00a      	beq.n	80054ca <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	015a      	lsls	r2, r3, #5
 80054b8:	69bb      	ldr	r3, [r7, #24]
 80054ba:	4413      	add	r3, r2
 80054bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054c0:	461a      	mov	r2, r3
 80054c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80054c6:	6093      	str	r3, [r2, #8]
 80054c8:	e032      	b.n	8005530 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80054ca:	693b      	ldr	r3, [r7, #16]
 80054cc:	f003 0320 	and.w	r3, r3, #32
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d008      	beq.n	80054e6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	015a      	lsls	r2, r3, #5
 80054d8:	69bb      	ldr	r3, [r7, #24]
 80054da:	4413      	add	r3, r2
 80054dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054e0:	461a      	mov	r2, r3
 80054e2:	2320      	movs	r3, #32
 80054e4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	4619      	mov	r1, r3
 80054ec:	6878      	ldr	r0, [r7, #4]
 80054ee:	f009 fabf 	bl	800ea70 <HAL_PCD_DataOutStageCallback>
 80054f2:	e01d      	b.n	8005530 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d114      	bne.n	8005524 <PCD_EP_OutXfrComplete_int+0x1b0>
 80054fa:	6879      	ldr	r1, [r7, #4]
 80054fc:	683a      	ldr	r2, [r7, #0]
 80054fe:	4613      	mov	r3, r2
 8005500:	00db      	lsls	r3, r3, #3
 8005502:	4413      	add	r3, r2
 8005504:	009b      	lsls	r3, r3, #2
 8005506:	440b      	add	r3, r1
 8005508:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d108      	bne.n	8005524 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6818      	ldr	r0, [r3, #0]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800551c:	461a      	mov	r2, r3
 800551e:	2100      	movs	r1, #0
 8005520:	f006 fd84 	bl	800c02c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	b2db      	uxtb	r3, r3
 8005528:	4619      	mov	r1, r3
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f009 faa0 	bl	800ea70 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005530:	2300      	movs	r3, #0
}
 8005532:	4618      	mov	r0, r3
 8005534:	3720      	adds	r7, #32
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
 800553a:	bf00      	nop
 800553c:	4f54300a 	.word	0x4f54300a
 8005540:	4f54310a 	.word	0x4f54310a

08005544 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b086      	sub	sp, #24
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
 800554c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	333c      	adds	r3, #60	@ 0x3c
 800555c:	3304      	adds	r3, #4
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	015a      	lsls	r2, r3, #5
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	4413      	add	r3, r2
 800556a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	4a15      	ldr	r2, [pc, #84]	@ (80055cc <PCD_EP_OutSetupPacket_int+0x88>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d90e      	bls.n	8005598 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005580:	2b00      	cmp	r3, #0
 8005582:	d009      	beq.n	8005598 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	015a      	lsls	r2, r3, #5
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	4413      	add	r3, r2
 800558c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005590:	461a      	mov	r2, r3
 8005592:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005596:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	f009 fa57 	bl	800ea4c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	4a0a      	ldr	r2, [pc, #40]	@ (80055cc <PCD_EP_OutSetupPacket_int+0x88>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d90c      	bls.n	80055c0 <PCD_EP_OutSetupPacket_int+0x7c>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	799b      	ldrb	r3, [r3, #6]
 80055aa:	2b01      	cmp	r3, #1
 80055ac:	d108      	bne.n	80055c0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6818      	ldr	r0, [r3, #0]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80055b8:	461a      	mov	r2, r3
 80055ba:	2101      	movs	r1, #1
 80055bc:	f006 fd36 	bl	800c02c <USB_EP0_OutStart>
  }

  return HAL_OK;
 80055c0:	2300      	movs	r3, #0
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3718      	adds	r7, #24
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}
 80055ca:	bf00      	nop
 80055cc:	4f54300a 	.word	0x4f54300a

080055d0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b085      	sub	sp, #20
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
 80055d8:	460b      	mov	r3, r1
 80055da:	70fb      	strb	r3, [r7, #3]
 80055dc:	4613      	mov	r3, r2
 80055de:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055e6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80055e8:	78fb      	ldrb	r3, [r7, #3]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d107      	bne.n	80055fe <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80055ee:	883b      	ldrh	r3, [r7, #0]
 80055f0:	0419      	lsls	r1, r3, #16
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	68ba      	ldr	r2, [r7, #8]
 80055f8:	430a      	orrs	r2, r1
 80055fa:	629a      	str	r2, [r3, #40]	@ 0x28
 80055fc:	e028      	b.n	8005650 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005604:	0c1b      	lsrs	r3, r3, #16
 8005606:	68ba      	ldr	r2, [r7, #8]
 8005608:	4413      	add	r3, r2
 800560a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800560c:	2300      	movs	r3, #0
 800560e:	73fb      	strb	r3, [r7, #15]
 8005610:	e00d      	b.n	800562e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681a      	ldr	r2, [r3, #0]
 8005616:	7bfb      	ldrb	r3, [r7, #15]
 8005618:	3340      	adds	r3, #64	@ 0x40
 800561a:	009b      	lsls	r3, r3, #2
 800561c:	4413      	add	r3, r2
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	0c1b      	lsrs	r3, r3, #16
 8005622:	68ba      	ldr	r2, [r7, #8]
 8005624:	4413      	add	r3, r2
 8005626:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005628:	7bfb      	ldrb	r3, [r7, #15]
 800562a:	3301      	adds	r3, #1
 800562c:	73fb      	strb	r3, [r7, #15]
 800562e:	7bfa      	ldrb	r2, [r7, #15]
 8005630:	78fb      	ldrb	r3, [r7, #3]
 8005632:	3b01      	subs	r3, #1
 8005634:	429a      	cmp	r2, r3
 8005636:	d3ec      	bcc.n	8005612 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005638:	883b      	ldrh	r3, [r7, #0]
 800563a:	0418      	lsls	r0, r3, #16
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6819      	ldr	r1, [r3, #0]
 8005640:	78fb      	ldrb	r3, [r7, #3]
 8005642:	3b01      	subs	r3, #1
 8005644:	68ba      	ldr	r2, [r7, #8]
 8005646:	4302      	orrs	r2, r0
 8005648:	3340      	adds	r3, #64	@ 0x40
 800564a:	009b      	lsls	r3, r3, #2
 800564c:	440b      	add	r3, r1
 800564e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005650:	2300      	movs	r3, #0
}
 8005652:	4618      	mov	r0, r3
 8005654:	3714      	adds	r7, #20
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr

0800565e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800565e:	b480      	push	{r7}
 8005660:	b083      	sub	sp, #12
 8005662:	af00      	add	r7, sp, #0
 8005664:	6078      	str	r0, [r7, #4]
 8005666:	460b      	mov	r3, r1
 8005668:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	887a      	ldrh	r2, [r7, #2]
 8005670:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005672:	2300      	movs	r3, #0
}
 8005674:	4618      	mov	r0, r3
 8005676:	370c      	adds	r7, #12
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr

08005680 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005680:	b480      	push	{r7}
 8005682:	b085      	sub	sp, #20
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2201      	movs	r2, #1
 8005692:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2200      	movs	r2, #0
 800569a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	699b      	ldr	r3, [r3, #24]
 80056a2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80056ae:	4b05      	ldr	r3, [pc, #20]	@ (80056c4 <HAL_PCDEx_ActivateLPM+0x44>)
 80056b0:	4313      	orrs	r3, r2
 80056b2:	68fa      	ldr	r2, [r7, #12]
 80056b4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80056b6:	2300      	movs	r3, #0
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	3714      	adds	r7, #20
 80056bc:	46bd      	mov	sp, r7
 80056be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c2:	4770      	bx	lr
 80056c4:	10000003 	.word	0x10000003

080056c8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b082      	sub	sp, #8
 80056cc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80056ce:	2300      	movs	r3, #0
 80056d0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80056d2:	4b23      	ldr	r3, [pc, #140]	@ (8005760 <HAL_PWREx_EnableOverDrive+0x98>)
 80056d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056d6:	4a22      	ldr	r2, [pc, #136]	@ (8005760 <HAL_PWREx_EnableOverDrive+0x98>)
 80056d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80056de:	4b20      	ldr	r3, [pc, #128]	@ (8005760 <HAL_PWREx_EnableOverDrive+0x98>)
 80056e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056e6:	603b      	str	r3, [r7, #0]
 80056e8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80056ea:	4b1e      	ldr	r3, [pc, #120]	@ (8005764 <HAL_PWREx_EnableOverDrive+0x9c>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a1d      	ldr	r2, [pc, #116]	@ (8005764 <HAL_PWREx_EnableOverDrive+0x9c>)
 80056f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056f4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80056f6:	f7fd fa97 	bl	8002c28 <HAL_GetTick>
 80056fa:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80056fc:	e009      	b.n	8005712 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80056fe:	f7fd fa93 	bl	8002c28 <HAL_GetTick>
 8005702:	4602      	mov	r2, r0
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	1ad3      	subs	r3, r2, r3
 8005708:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800570c:	d901      	bls.n	8005712 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800570e:	2303      	movs	r3, #3
 8005710:	e022      	b.n	8005758 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005712:	4b14      	ldr	r3, [pc, #80]	@ (8005764 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800571a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800571e:	d1ee      	bne.n	80056fe <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005720:	4b10      	ldr	r3, [pc, #64]	@ (8005764 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4a0f      	ldr	r2, [pc, #60]	@ (8005764 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005726:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800572a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800572c:	f7fd fa7c 	bl	8002c28 <HAL_GetTick>
 8005730:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005732:	e009      	b.n	8005748 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005734:	f7fd fa78 	bl	8002c28 <HAL_GetTick>
 8005738:	4602      	mov	r2, r0
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	1ad3      	subs	r3, r2, r3
 800573e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005742:	d901      	bls.n	8005748 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005744:	2303      	movs	r3, #3
 8005746:	e007      	b.n	8005758 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005748:	4b06      	ldr	r3, [pc, #24]	@ (8005764 <HAL_PWREx_EnableOverDrive+0x9c>)
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005750:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005754:	d1ee      	bne.n	8005734 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8005756:	2300      	movs	r3, #0
}
 8005758:	4618      	mov	r0, r3
 800575a:	3708      	adds	r7, #8
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}
 8005760:	40023800 	.word	0x40023800
 8005764:	40007000 	.word	0x40007000

08005768 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b086      	sub	sp, #24
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005770:	2300      	movs	r3, #0
 8005772:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d101      	bne.n	800577e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800577a:	2301      	movs	r3, #1
 800577c:	e291      	b.n	8005ca2 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f003 0301 	and.w	r3, r3, #1
 8005786:	2b00      	cmp	r3, #0
 8005788:	f000 8087 	beq.w	800589a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800578c:	4b96      	ldr	r3, [pc, #600]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 800578e:	689b      	ldr	r3, [r3, #8]
 8005790:	f003 030c 	and.w	r3, r3, #12
 8005794:	2b04      	cmp	r3, #4
 8005796:	d00c      	beq.n	80057b2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005798:	4b93      	ldr	r3, [pc, #588]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	f003 030c 	and.w	r3, r3, #12
 80057a0:	2b08      	cmp	r3, #8
 80057a2:	d112      	bne.n	80057ca <HAL_RCC_OscConfig+0x62>
 80057a4:	4b90      	ldr	r3, [pc, #576]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057ac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80057b0:	d10b      	bne.n	80057ca <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057b2:	4b8d      	ldr	r3, [pc, #564]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d06c      	beq.n	8005898 <HAL_RCC_OscConfig+0x130>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d168      	bne.n	8005898 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e26b      	b.n	8005ca2 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057d2:	d106      	bne.n	80057e2 <HAL_RCC_OscConfig+0x7a>
 80057d4:	4b84      	ldr	r3, [pc, #528]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a83      	ldr	r2, [pc, #524]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 80057da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057de:	6013      	str	r3, [r2, #0]
 80057e0:	e02e      	b.n	8005840 <HAL_RCC_OscConfig+0xd8>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d10c      	bne.n	8005804 <HAL_RCC_OscConfig+0x9c>
 80057ea:	4b7f      	ldr	r3, [pc, #508]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a7e      	ldr	r2, [pc, #504]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 80057f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057f4:	6013      	str	r3, [r2, #0]
 80057f6:	4b7c      	ldr	r3, [pc, #496]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a7b      	ldr	r2, [pc, #492]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 80057fc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005800:	6013      	str	r3, [r2, #0]
 8005802:	e01d      	b.n	8005840 <HAL_RCC_OscConfig+0xd8>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800580c:	d10c      	bne.n	8005828 <HAL_RCC_OscConfig+0xc0>
 800580e:	4b76      	ldr	r3, [pc, #472]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4a75      	ldr	r2, [pc, #468]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 8005814:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005818:	6013      	str	r3, [r2, #0]
 800581a:	4b73      	ldr	r3, [pc, #460]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a72      	ldr	r2, [pc, #456]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 8005820:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005824:	6013      	str	r3, [r2, #0]
 8005826:	e00b      	b.n	8005840 <HAL_RCC_OscConfig+0xd8>
 8005828:	4b6f      	ldr	r3, [pc, #444]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4a6e      	ldr	r2, [pc, #440]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 800582e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005832:	6013      	str	r3, [r2, #0]
 8005834:	4b6c      	ldr	r3, [pc, #432]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a6b      	ldr	r2, [pc, #428]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 800583a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800583e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d013      	beq.n	8005870 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005848:	f7fd f9ee 	bl	8002c28 <HAL_GetTick>
 800584c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800584e:	e008      	b.n	8005862 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005850:	f7fd f9ea 	bl	8002c28 <HAL_GetTick>
 8005854:	4602      	mov	r2, r0
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	1ad3      	subs	r3, r2, r3
 800585a:	2b64      	cmp	r3, #100	@ 0x64
 800585c:	d901      	bls.n	8005862 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800585e:	2303      	movs	r3, #3
 8005860:	e21f      	b.n	8005ca2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005862:	4b61      	ldr	r3, [pc, #388]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800586a:	2b00      	cmp	r3, #0
 800586c:	d0f0      	beq.n	8005850 <HAL_RCC_OscConfig+0xe8>
 800586e:	e014      	b.n	800589a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005870:	f7fd f9da 	bl	8002c28 <HAL_GetTick>
 8005874:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005876:	e008      	b.n	800588a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005878:	f7fd f9d6 	bl	8002c28 <HAL_GetTick>
 800587c:	4602      	mov	r2, r0
 800587e:	693b      	ldr	r3, [r7, #16]
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	2b64      	cmp	r3, #100	@ 0x64
 8005884:	d901      	bls.n	800588a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005886:	2303      	movs	r3, #3
 8005888:	e20b      	b.n	8005ca2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800588a:	4b57      	ldr	r3, [pc, #348]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005892:	2b00      	cmp	r3, #0
 8005894:	d1f0      	bne.n	8005878 <HAL_RCC_OscConfig+0x110>
 8005896:	e000      	b.n	800589a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005898:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f003 0302 	and.w	r3, r3, #2
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d069      	beq.n	800597a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80058a6:	4b50      	ldr	r3, [pc, #320]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 80058a8:	689b      	ldr	r3, [r3, #8]
 80058aa:	f003 030c 	and.w	r3, r3, #12
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d00b      	beq.n	80058ca <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80058b2:	4b4d      	ldr	r3, [pc, #308]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	f003 030c 	and.w	r3, r3, #12
 80058ba:	2b08      	cmp	r3, #8
 80058bc:	d11c      	bne.n	80058f8 <HAL_RCC_OscConfig+0x190>
 80058be:	4b4a      	ldr	r3, [pc, #296]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d116      	bne.n	80058f8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058ca:	4b47      	ldr	r3, [pc, #284]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f003 0302 	and.w	r3, r3, #2
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d005      	beq.n	80058e2 <HAL_RCC_OscConfig+0x17a>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	68db      	ldr	r3, [r3, #12]
 80058da:	2b01      	cmp	r3, #1
 80058dc:	d001      	beq.n	80058e2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80058de:	2301      	movs	r3, #1
 80058e0:	e1df      	b.n	8005ca2 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058e2:	4b41      	ldr	r3, [pc, #260]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	691b      	ldr	r3, [r3, #16]
 80058ee:	00db      	lsls	r3, r3, #3
 80058f0:	493d      	ldr	r1, [pc, #244]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 80058f2:	4313      	orrs	r3, r2
 80058f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058f6:	e040      	b.n	800597a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	68db      	ldr	r3, [r3, #12]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d023      	beq.n	8005948 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005900:	4b39      	ldr	r3, [pc, #228]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a38      	ldr	r2, [pc, #224]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 8005906:	f043 0301 	orr.w	r3, r3, #1
 800590a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800590c:	f7fd f98c 	bl	8002c28 <HAL_GetTick>
 8005910:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005912:	e008      	b.n	8005926 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005914:	f7fd f988 	bl	8002c28 <HAL_GetTick>
 8005918:	4602      	mov	r2, r0
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	1ad3      	subs	r3, r2, r3
 800591e:	2b02      	cmp	r3, #2
 8005920:	d901      	bls.n	8005926 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005922:	2303      	movs	r3, #3
 8005924:	e1bd      	b.n	8005ca2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005926:	4b30      	ldr	r3, [pc, #192]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f003 0302 	and.w	r3, r3, #2
 800592e:	2b00      	cmp	r3, #0
 8005930:	d0f0      	beq.n	8005914 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005932:	4b2d      	ldr	r3, [pc, #180]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	691b      	ldr	r3, [r3, #16]
 800593e:	00db      	lsls	r3, r3, #3
 8005940:	4929      	ldr	r1, [pc, #164]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 8005942:	4313      	orrs	r3, r2
 8005944:	600b      	str	r3, [r1, #0]
 8005946:	e018      	b.n	800597a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005948:	4b27      	ldr	r3, [pc, #156]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a26      	ldr	r2, [pc, #152]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 800594e:	f023 0301 	bic.w	r3, r3, #1
 8005952:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005954:	f7fd f968 	bl	8002c28 <HAL_GetTick>
 8005958:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800595a:	e008      	b.n	800596e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800595c:	f7fd f964 	bl	8002c28 <HAL_GetTick>
 8005960:	4602      	mov	r2, r0
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	1ad3      	subs	r3, r2, r3
 8005966:	2b02      	cmp	r3, #2
 8005968:	d901      	bls.n	800596e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800596a:	2303      	movs	r3, #3
 800596c:	e199      	b.n	8005ca2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800596e:	4b1e      	ldr	r3, [pc, #120]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f003 0302 	and.w	r3, r3, #2
 8005976:	2b00      	cmp	r3, #0
 8005978:	d1f0      	bne.n	800595c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f003 0308 	and.w	r3, r3, #8
 8005982:	2b00      	cmp	r3, #0
 8005984:	d038      	beq.n	80059f8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	695b      	ldr	r3, [r3, #20]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d019      	beq.n	80059c2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800598e:	4b16      	ldr	r3, [pc, #88]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 8005990:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005992:	4a15      	ldr	r2, [pc, #84]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 8005994:	f043 0301 	orr.w	r3, r3, #1
 8005998:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800599a:	f7fd f945 	bl	8002c28 <HAL_GetTick>
 800599e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059a0:	e008      	b.n	80059b4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059a2:	f7fd f941 	bl	8002c28 <HAL_GetTick>
 80059a6:	4602      	mov	r2, r0
 80059a8:	693b      	ldr	r3, [r7, #16]
 80059aa:	1ad3      	subs	r3, r2, r3
 80059ac:	2b02      	cmp	r3, #2
 80059ae:	d901      	bls.n	80059b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80059b0:	2303      	movs	r3, #3
 80059b2:	e176      	b.n	8005ca2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059b4:	4b0c      	ldr	r3, [pc, #48]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 80059b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059b8:	f003 0302 	and.w	r3, r3, #2
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d0f0      	beq.n	80059a2 <HAL_RCC_OscConfig+0x23a>
 80059c0:	e01a      	b.n	80059f8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80059c2:	4b09      	ldr	r3, [pc, #36]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 80059c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059c6:	4a08      	ldr	r2, [pc, #32]	@ (80059e8 <HAL_RCC_OscConfig+0x280>)
 80059c8:	f023 0301 	bic.w	r3, r3, #1
 80059cc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059ce:	f7fd f92b 	bl	8002c28 <HAL_GetTick>
 80059d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059d4:	e00a      	b.n	80059ec <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059d6:	f7fd f927 	bl	8002c28 <HAL_GetTick>
 80059da:	4602      	mov	r2, r0
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	1ad3      	subs	r3, r2, r3
 80059e0:	2b02      	cmp	r3, #2
 80059e2:	d903      	bls.n	80059ec <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80059e4:	2303      	movs	r3, #3
 80059e6:	e15c      	b.n	8005ca2 <HAL_RCC_OscConfig+0x53a>
 80059e8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059ec:	4b91      	ldr	r3, [pc, #580]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 80059ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059f0:	f003 0302 	and.w	r3, r3, #2
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d1ee      	bne.n	80059d6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f003 0304 	and.w	r3, r3, #4
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	f000 80a4 	beq.w	8005b4e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a06:	4b8b      	ldr	r3, [pc, #556]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d10d      	bne.n	8005a2e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a12:	4b88      	ldr	r3, [pc, #544]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a16:	4a87      	ldr	r2, [pc, #540]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005a18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a1e:	4b85      	ldr	r3, [pc, #532]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a26:	60bb      	str	r3, [r7, #8]
 8005a28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a2e:	4b82      	ldr	r3, [pc, #520]	@ (8005c38 <HAL_RCC_OscConfig+0x4d0>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d118      	bne.n	8005a6c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005a3a:	4b7f      	ldr	r3, [pc, #508]	@ (8005c38 <HAL_RCC_OscConfig+0x4d0>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4a7e      	ldr	r2, [pc, #504]	@ (8005c38 <HAL_RCC_OscConfig+0x4d0>)
 8005a40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a46:	f7fd f8ef 	bl	8002c28 <HAL_GetTick>
 8005a4a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a4c:	e008      	b.n	8005a60 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a4e:	f7fd f8eb 	bl	8002c28 <HAL_GetTick>
 8005a52:	4602      	mov	r2, r0
 8005a54:	693b      	ldr	r3, [r7, #16]
 8005a56:	1ad3      	subs	r3, r2, r3
 8005a58:	2b64      	cmp	r3, #100	@ 0x64
 8005a5a:	d901      	bls.n	8005a60 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005a5c:	2303      	movs	r3, #3
 8005a5e:	e120      	b.n	8005ca2 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a60:	4b75      	ldr	r3, [pc, #468]	@ (8005c38 <HAL_RCC_OscConfig+0x4d0>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d0f0      	beq.n	8005a4e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	689b      	ldr	r3, [r3, #8]
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d106      	bne.n	8005a82 <HAL_RCC_OscConfig+0x31a>
 8005a74:	4b6f      	ldr	r3, [pc, #444]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005a76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a78:	4a6e      	ldr	r2, [pc, #440]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005a7a:	f043 0301 	orr.w	r3, r3, #1
 8005a7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a80:	e02d      	b.n	8005ade <HAL_RCC_OscConfig+0x376>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	689b      	ldr	r3, [r3, #8]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d10c      	bne.n	8005aa4 <HAL_RCC_OscConfig+0x33c>
 8005a8a:	4b6a      	ldr	r3, [pc, #424]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005a8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a8e:	4a69      	ldr	r2, [pc, #420]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005a90:	f023 0301 	bic.w	r3, r3, #1
 8005a94:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a96:	4b67      	ldr	r3, [pc, #412]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005a98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a9a:	4a66      	ldr	r2, [pc, #408]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005a9c:	f023 0304 	bic.w	r3, r3, #4
 8005aa0:	6713      	str	r3, [r2, #112]	@ 0x70
 8005aa2:	e01c      	b.n	8005ade <HAL_RCC_OscConfig+0x376>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	2b05      	cmp	r3, #5
 8005aaa:	d10c      	bne.n	8005ac6 <HAL_RCC_OscConfig+0x35e>
 8005aac:	4b61      	ldr	r3, [pc, #388]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005aae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ab0:	4a60      	ldr	r2, [pc, #384]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005ab2:	f043 0304 	orr.w	r3, r3, #4
 8005ab6:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ab8:	4b5e      	ldr	r3, [pc, #376]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005aba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005abc:	4a5d      	ldr	r2, [pc, #372]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005abe:	f043 0301 	orr.w	r3, r3, #1
 8005ac2:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ac4:	e00b      	b.n	8005ade <HAL_RCC_OscConfig+0x376>
 8005ac6:	4b5b      	ldr	r3, [pc, #364]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005ac8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aca:	4a5a      	ldr	r2, [pc, #360]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005acc:	f023 0301 	bic.w	r3, r3, #1
 8005ad0:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ad2:	4b58      	ldr	r3, [pc, #352]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005ad4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ad6:	4a57      	ldr	r2, [pc, #348]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005ad8:	f023 0304 	bic.w	r3, r3, #4
 8005adc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d015      	beq.n	8005b12 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ae6:	f7fd f89f 	bl	8002c28 <HAL_GetTick>
 8005aea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005aec:	e00a      	b.n	8005b04 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005aee:	f7fd f89b 	bl	8002c28 <HAL_GetTick>
 8005af2:	4602      	mov	r2, r0
 8005af4:	693b      	ldr	r3, [r7, #16]
 8005af6:	1ad3      	subs	r3, r2, r3
 8005af8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d901      	bls.n	8005b04 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005b00:	2303      	movs	r3, #3
 8005b02:	e0ce      	b.n	8005ca2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b04:	4b4b      	ldr	r3, [pc, #300]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005b06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b08:	f003 0302 	and.w	r3, r3, #2
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d0ee      	beq.n	8005aee <HAL_RCC_OscConfig+0x386>
 8005b10:	e014      	b.n	8005b3c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b12:	f7fd f889 	bl	8002c28 <HAL_GetTick>
 8005b16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b18:	e00a      	b.n	8005b30 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b1a:	f7fd f885 	bl	8002c28 <HAL_GetTick>
 8005b1e:	4602      	mov	r2, r0
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	1ad3      	subs	r3, r2, r3
 8005b24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d901      	bls.n	8005b30 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005b2c:	2303      	movs	r3, #3
 8005b2e:	e0b8      	b.n	8005ca2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b30:	4b40      	ldr	r3, [pc, #256]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005b32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b34:	f003 0302 	and.w	r3, r3, #2
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d1ee      	bne.n	8005b1a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005b3c:	7dfb      	ldrb	r3, [r7, #23]
 8005b3e:	2b01      	cmp	r3, #1
 8005b40:	d105      	bne.n	8005b4e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b42:	4b3c      	ldr	r3, [pc, #240]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b46:	4a3b      	ldr	r2, [pc, #236]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005b48:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b4c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	699b      	ldr	r3, [r3, #24]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	f000 80a4 	beq.w	8005ca0 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b58:	4b36      	ldr	r3, [pc, #216]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	f003 030c 	and.w	r3, r3, #12
 8005b60:	2b08      	cmp	r3, #8
 8005b62:	d06b      	beq.n	8005c3c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	699b      	ldr	r3, [r3, #24]
 8005b68:	2b02      	cmp	r3, #2
 8005b6a:	d149      	bne.n	8005c00 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b6c:	4b31      	ldr	r3, [pc, #196]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a30      	ldr	r2, [pc, #192]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005b72:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b78:	f7fd f856 	bl	8002c28 <HAL_GetTick>
 8005b7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b7e:	e008      	b.n	8005b92 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b80:	f7fd f852 	bl	8002c28 <HAL_GetTick>
 8005b84:	4602      	mov	r2, r0
 8005b86:	693b      	ldr	r3, [r7, #16]
 8005b88:	1ad3      	subs	r3, r2, r3
 8005b8a:	2b02      	cmp	r3, #2
 8005b8c:	d901      	bls.n	8005b92 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005b8e:	2303      	movs	r3, #3
 8005b90:	e087      	b.n	8005ca2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b92:	4b28      	ldr	r3, [pc, #160]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d1f0      	bne.n	8005b80 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	69da      	ldr	r2, [r3, #28]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6a1b      	ldr	r3, [r3, #32]
 8005ba6:	431a      	orrs	r2, r3
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bac:	019b      	lsls	r3, r3, #6
 8005bae:	431a      	orrs	r2, r3
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bb4:	085b      	lsrs	r3, r3, #1
 8005bb6:	3b01      	subs	r3, #1
 8005bb8:	041b      	lsls	r3, r3, #16
 8005bba:	431a      	orrs	r2, r3
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bc0:	061b      	lsls	r3, r3, #24
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	4a1b      	ldr	r2, [pc, #108]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005bc6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005bca:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005bcc:	4b19      	ldr	r3, [pc, #100]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a18      	ldr	r2, [pc, #96]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005bd2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005bd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bd8:	f7fd f826 	bl	8002c28 <HAL_GetTick>
 8005bdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005bde:	e008      	b.n	8005bf2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005be0:	f7fd f822 	bl	8002c28 <HAL_GetTick>
 8005be4:	4602      	mov	r2, r0
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	1ad3      	subs	r3, r2, r3
 8005bea:	2b02      	cmp	r3, #2
 8005bec:	d901      	bls.n	8005bf2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8005bee:	2303      	movs	r3, #3
 8005bf0:	e057      	b.n	8005ca2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005bf2:	4b10      	ldr	r3, [pc, #64]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d0f0      	beq.n	8005be0 <HAL_RCC_OscConfig+0x478>
 8005bfe:	e04f      	b.n	8005ca0 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c00:	4b0c      	ldr	r3, [pc, #48]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a0b      	ldr	r2, [pc, #44]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005c06:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c0c:	f7fd f80c 	bl	8002c28 <HAL_GetTick>
 8005c10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c12:	e008      	b.n	8005c26 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c14:	f7fd f808 	bl	8002c28 <HAL_GetTick>
 8005c18:	4602      	mov	r2, r0
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	1ad3      	subs	r3, r2, r3
 8005c1e:	2b02      	cmp	r3, #2
 8005c20:	d901      	bls.n	8005c26 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8005c22:	2303      	movs	r3, #3
 8005c24:	e03d      	b.n	8005ca2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c26:	4b03      	ldr	r3, [pc, #12]	@ (8005c34 <HAL_RCC_OscConfig+0x4cc>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d1f0      	bne.n	8005c14 <HAL_RCC_OscConfig+0x4ac>
 8005c32:	e035      	b.n	8005ca0 <HAL_RCC_OscConfig+0x538>
 8005c34:	40023800 	.word	0x40023800
 8005c38:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005c3c:	4b1b      	ldr	r3, [pc, #108]	@ (8005cac <HAL_RCC_OscConfig+0x544>)
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	699b      	ldr	r3, [r3, #24]
 8005c46:	2b01      	cmp	r3, #1
 8005c48:	d028      	beq.n	8005c9c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c54:	429a      	cmp	r2, r3
 8005c56:	d121      	bne.n	8005c9c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c62:	429a      	cmp	r2, r3
 8005c64:	d11a      	bne.n	8005c9c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005c66:	68fa      	ldr	r2, [r7, #12]
 8005c68:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005c6c:	4013      	ands	r3, r2
 8005c6e:	687a      	ldr	r2, [r7, #4]
 8005c70:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005c72:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d111      	bne.n	8005c9c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c82:	085b      	lsrs	r3, r3, #1
 8005c84:	3b01      	subs	r3, #1
 8005c86:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d107      	bne.n	8005c9c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c96:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d001      	beq.n	8005ca0 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	e000      	b.n	8005ca2 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8005ca0:	2300      	movs	r3, #0
}
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	3718      	adds	r7, #24
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}
 8005caa:	bf00      	nop
 8005cac:	40023800 	.word	0x40023800

08005cb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b084      	sub	sp, #16
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
 8005cb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005cba:	2300      	movs	r3, #0
 8005cbc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d101      	bne.n	8005cc8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	e0d0      	b.n	8005e6a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005cc8:	4b6a      	ldr	r3, [pc, #424]	@ (8005e74 <HAL_RCC_ClockConfig+0x1c4>)
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f003 030f 	and.w	r3, r3, #15
 8005cd0:	683a      	ldr	r2, [r7, #0]
 8005cd2:	429a      	cmp	r2, r3
 8005cd4:	d910      	bls.n	8005cf8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cd6:	4b67      	ldr	r3, [pc, #412]	@ (8005e74 <HAL_RCC_ClockConfig+0x1c4>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f023 020f 	bic.w	r2, r3, #15
 8005cde:	4965      	ldr	r1, [pc, #404]	@ (8005e74 <HAL_RCC_ClockConfig+0x1c4>)
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ce6:	4b63      	ldr	r3, [pc, #396]	@ (8005e74 <HAL_RCC_ClockConfig+0x1c4>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f003 030f 	and.w	r3, r3, #15
 8005cee:	683a      	ldr	r2, [r7, #0]
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d001      	beq.n	8005cf8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	e0b8      	b.n	8005e6a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f003 0302 	and.w	r3, r3, #2
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d020      	beq.n	8005d46 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f003 0304 	and.w	r3, r3, #4
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d005      	beq.n	8005d1c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d10:	4b59      	ldr	r3, [pc, #356]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	4a58      	ldr	r2, [pc, #352]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005d16:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005d1a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f003 0308 	and.w	r3, r3, #8
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d005      	beq.n	8005d34 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d28:	4b53      	ldr	r3, [pc, #332]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	4a52      	ldr	r2, [pc, #328]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005d2e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005d32:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d34:	4b50      	ldr	r3, [pc, #320]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	494d      	ldr	r1, [pc, #308]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005d42:	4313      	orrs	r3, r2
 8005d44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f003 0301 	and.w	r3, r3, #1
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d040      	beq.n	8005dd4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	2b01      	cmp	r3, #1
 8005d58:	d107      	bne.n	8005d6a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d5a:	4b47      	ldr	r3, [pc, #284]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d115      	bne.n	8005d92 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005d66:	2301      	movs	r3, #1
 8005d68:	e07f      	b.n	8005e6a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	2b02      	cmp	r3, #2
 8005d70:	d107      	bne.n	8005d82 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d72:	4b41      	ldr	r3, [pc, #260]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d109      	bne.n	8005d92 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005d7e:	2301      	movs	r3, #1
 8005d80:	e073      	b.n	8005e6a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d82:	4b3d      	ldr	r3, [pc, #244]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f003 0302 	and.w	r3, r3, #2
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d101      	bne.n	8005d92 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005d8e:	2301      	movs	r3, #1
 8005d90:	e06b      	b.n	8005e6a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005d92:	4b39      	ldr	r3, [pc, #228]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005d94:	689b      	ldr	r3, [r3, #8]
 8005d96:	f023 0203 	bic.w	r2, r3, #3
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	4936      	ldr	r1, [pc, #216]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005da0:	4313      	orrs	r3, r2
 8005da2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005da4:	f7fc ff40 	bl	8002c28 <HAL_GetTick>
 8005da8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005daa:	e00a      	b.n	8005dc2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005dac:	f7fc ff3c 	bl	8002c28 <HAL_GetTick>
 8005db0:	4602      	mov	r2, r0
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	1ad3      	subs	r3, r2, r3
 8005db6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d901      	bls.n	8005dc2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005dbe:	2303      	movs	r3, #3
 8005dc0:	e053      	b.n	8005e6a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dc2:	4b2d      	ldr	r3, [pc, #180]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005dc4:	689b      	ldr	r3, [r3, #8]
 8005dc6:	f003 020c 	and.w	r2, r3, #12
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	009b      	lsls	r3, r3, #2
 8005dd0:	429a      	cmp	r2, r3
 8005dd2:	d1eb      	bne.n	8005dac <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005dd4:	4b27      	ldr	r3, [pc, #156]	@ (8005e74 <HAL_RCC_ClockConfig+0x1c4>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f003 030f 	and.w	r3, r3, #15
 8005ddc:	683a      	ldr	r2, [r7, #0]
 8005dde:	429a      	cmp	r2, r3
 8005de0:	d210      	bcs.n	8005e04 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005de2:	4b24      	ldr	r3, [pc, #144]	@ (8005e74 <HAL_RCC_ClockConfig+0x1c4>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f023 020f 	bic.w	r2, r3, #15
 8005dea:	4922      	ldr	r1, [pc, #136]	@ (8005e74 <HAL_RCC_ClockConfig+0x1c4>)
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	4313      	orrs	r3, r2
 8005df0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005df2:	4b20      	ldr	r3, [pc, #128]	@ (8005e74 <HAL_RCC_ClockConfig+0x1c4>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f003 030f 	and.w	r3, r3, #15
 8005dfa:	683a      	ldr	r2, [r7, #0]
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	d001      	beq.n	8005e04 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005e00:	2301      	movs	r3, #1
 8005e02:	e032      	b.n	8005e6a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f003 0304 	and.w	r3, r3, #4
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d008      	beq.n	8005e22 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e10:	4b19      	ldr	r3, [pc, #100]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	68db      	ldr	r3, [r3, #12]
 8005e1c:	4916      	ldr	r1, [pc, #88]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f003 0308 	and.w	r3, r3, #8
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d009      	beq.n	8005e42 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005e2e:	4b12      	ldr	r3, [pc, #72]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	691b      	ldr	r3, [r3, #16]
 8005e3a:	00db      	lsls	r3, r3, #3
 8005e3c:	490e      	ldr	r1, [pc, #56]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005e42:	f000 f831 	bl	8005ea8 <HAL_RCC_GetSysClockFreq>
 8005e46:	4602      	mov	r2, r0
 8005e48:	4b0b      	ldr	r3, [pc, #44]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	091b      	lsrs	r3, r3, #4
 8005e4e:	f003 030f 	and.w	r3, r3, #15
 8005e52:	490a      	ldr	r1, [pc, #40]	@ (8005e7c <HAL_RCC_ClockConfig+0x1cc>)
 8005e54:	5ccb      	ldrb	r3, [r1, r3]
 8005e56:	fa22 f303 	lsr.w	r3, r2, r3
 8005e5a:	4a09      	ldr	r2, [pc, #36]	@ (8005e80 <HAL_RCC_ClockConfig+0x1d0>)
 8005e5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005e5e:	4b09      	ldr	r3, [pc, #36]	@ (8005e84 <HAL_RCC_ClockConfig+0x1d4>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4618      	mov	r0, r3
 8005e64:	f7fc fe9c 	bl	8002ba0 <HAL_InitTick>

  return HAL_OK;
 8005e68:	2300      	movs	r3, #0
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3710      	adds	r7, #16
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}
 8005e72:	bf00      	nop
 8005e74:	40023c00 	.word	0x40023c00
 8005e78:	40023800 	.word	0x40023800
 8005e7c:	08011d9c 	.word	0x08011d9c
 8005e80:	20000000 	.word	0x20000000
 8005e84:	20000004 	.word	0x20000004

08005e88 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M7 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSON);
 8005e8c:	4b05      	ldr	r3, [pc, #20]	@ (8005ea4 <HAL_RCC_EnableCSS+0x1c>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4a04      	ldr	r2, [pc, #16]	@ (8005ea4 <HAL_RCC_EnableCSS+0x1c>)
 8005e92:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005e96:	6013      	str	r3, [r2, #0]
}
 8005e98:	bf00      	nop
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea0:	4770      	bx	lr
 8005ea2:	bf00      	nop
 8005ea4:	40023800 	.word	0x40023800

08005ea8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ea8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005eac:	b094      	sub	sp, #80	@ 0x50
 8005eae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	647b      	str	r3, [r7, #68]	@ 0x44
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005eb8:	2300      	movs	r3, #0
 8005eba:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005ec0:	4b79      	ldr	r3, [pc, #484]	@ (80060a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	f003 030c 	and.w	r3, r3, #12
 8005ec8:	2b08      	cmp	r3, #8
 8005eca:	d00d      	beq.n	8005ee8 <HAL_RCC_GetSysClockFreq+0x40>
 8005ecc:	2b08      	cmp	r3, #8
 8005ece:	f200 80e1 	bhi.w	8006094 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d002      	beq.n	8005edc <HAL_RCC_GetSysClockFreq+0x34>
 8005ed6:	2b04      	cmp	r3, #4
 8005ed8:	d003      	beq.n	8005ee2 <HAL_RCC_GetSysClockFreq+0x3a>
 8005eda:	e0db      	b.n	8006094 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005edc:	4b73      	ldr	r3, [pc, #460]	@ (80060ac <HAL_RCC_GetSysClockFreq+0x204>)
 8005ede:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005ee0:	e0db      	b.n	800609a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005ee2:	4b73      	ldr	r3, [pc, #460]	@ (80060b0 <HAL_RCC_GetSysClockFreq+0x208>)
 8005ee4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005ee6:	e0d8      	b.n	800609a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005ee8:	4b6f      	ldr	r3, [pc, #444]	@ (80060a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005eea:	685b      	ldr	r3, [r3, #4]
 8005eec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005ef0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005ef2:	4b6d      	ldr	r3, [pc, #436]	@ (80060a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d063      	beq.n	8005fc6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005efe:	4b6a      	ldr	r3, [pc, #424]	@ (80060a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	099b      	lsrs	r3, r3, #6
 8005f04:	2200      	movs	r2, #0
 8005f06:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005f08:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005f0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f10:	633b      	str	r3, [r7, #48]	@ 0x30
 8005f12:	2300      	movs	r3, #0
 8005f14:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f16:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005f1a:	4622      	mov	r2, r4
 8005f1c:	462b      	mov	r3, r5
 8005f1e:	f04f 0000 	mov.w	r0, #0
 8005f22:	f04f 0100 	mov.w	r1, #0
 8005f26:	0159      	lsls	r1, r3, #5
 8005f28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005f2c:	0150      	lsls	r0, r2, #5
 8005f2e:	4602      	mov	r2, r0
 8005f30:	460b      	mov	r3, r1
 8005f32:	4621      	mov	r1, r4
 8005f34:	1a51      	subs	r1, r2, r1
 8005f36:	6139      	str	r1, [r7, #16]
 8005f38:	4629      	mov	r1, r5
 8005f3a:	eb63 0301 	sbc.w	r3, r3, r1
 8005f3e:	617b      	str	r3, [r7, #20]
 8005f40:	f04f 0200 	mov.w	r2, #0
 8005f44:	f04f 0300 	mov.w	r3, #0
 8005f48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005f4c:	4659      	mov	r1, fp
 8005f4e:	018b      	lsls	r3, r1, #6
 8005f50:	4651      	mov	r1, sl
 8005f52:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005f56:	4651      	mov	r1, sl
 8005f58:	018a      	lsls	r2, r1, #6
 8005f5a:	4651      	mov	r1, sl
 8005f5c:	ebb2 0801 	subs.w	r8, r2, r1
 8005f60:	4659      	mov	r1, fp
 8005f62:	eb63 0901 	sbc.w	r9, r3, r1
 8005f66:	f04f 0200 	mov.w	r2, #0
 8005f6a:	f04f 0300 	mov.w	r3, #0
 8005f6e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005f72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005f76:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005f7a:	4690      	mov	r8, r2
 8005f7c:	4699      	mov	r9, r3
 8005f7e:	4623      	mov	r3, r4
 8005f80:	eb18 0303 	adds.w	r3, r8, r3
 8005f84:	60bb      	str	r3, [r7, #8]
 8005f86:	462b      	mov	r3, r5
 8005f88:	eb49 0303 	adc.w	r3, r9, r3
 8005f8c:	60fb      	str	r3, [r7, #12]
 8005f8e:	f04f 0200 	mov.w	r2, #0
 8005f92:	f04f 0300 	mov.w	r3, #0
 8005f96:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005f9a:	4629      	mov	r1, r5
 8005f9c:	024b      	lsls	r3, r1, #9
 8005f9e:	4621      	mov	r1, r4
 8005fa0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005fa4:	4621      	mov	r1, r4
 8005fa6:	024a      	lsls	r2, r1, #9
 8005fa8:	4610      	mov	r0, r2
 8005faa:	4619      	mov	r1, r3
 8005fac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005fae:	2200      	movs	r2, #0
 8005fb0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005fb2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005fb4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005fb8:	f7fa fe1e 	bl	8000bf8 <__aeabi_uldivmod>
 8005fbc:	4602      	mov	r2, r0
 8005fbe:	460b      	mov	r3, r1
 8005fc0:	4613      	mov	r3, r2
 8005fc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005fc4:	e058      	b.n	8006078 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005fc6:	4b38      	ldr	r3, [pc, #224]	@ (80060a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	099b      	lsrs	r3, r3, #6
 8005fcc:	2200      	movs	r2, #0
 8005fce:	4618      	mov	r0, r3
 8005fd0:	4611      	mov	r1, r2
 8005fd2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005fd6:	623b      	str	r3, [r7, #32]
 8005fd8:	2300      	movs	r3, #0
 8005fda:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fdc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005fe0:	4642      	mov	r2, r8
 8005fe2:	464b      	mov	r3, r9
 8005fe4:	f04f 0000 	mov.w	r0, #0
 8005fe8:	f04f 0100 	mov.w	r1, #0
 8005fec:	0159      	lsls	r1, r3, #5
 8005fee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005ff2:	0150      	lsls	r0, r2, #5
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	460b      	mov	r3, r1
 8005ff8:	4641      	mov	r1, r8
 8005ffa:	ebb2 0a01 	subs.w	sl, r2, r1
 8005ffe:	4649      	mov	r1, r9
 8006000:	eb63 0b01 	sbc.w	fp, r3, r1
 8006004:	f04f 0200 	mov.w	r2, #0
 8006008:	f04f 0300 	mov.w	r3, #0
 800600c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006010:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006014:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006018:	ebb2 040a 	subs.w	r4, r2, sl
 800601c:	eb63 050b 	sbc.w	r5, r3, fp
 8006020:	f04f 0200 	mov.w	r2, #0
 8006024:	f04f 0300 	mov.w	r3, #0
 8006028:	00eb      	lsls	r3, r5, #3
 800602a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800602e:	00e2      	lsls	r2, r4, #3
 8006030:	4614      	mov	r4, r2
 8006032:	461d      	mov	r5, r3
 8006034:	4643      	mov	r3, r8
 8006036:	18e3      	adds	r3, r4, r3
 8006038:	603b      	str	r3, [r7, #0]
 800603a:	464b      	mov	r3, r9
 800603c:	eb45 0303 	adc.w	r3, r5, r3
 8006040:	607b      	str	r3, [r7, #4]
 8006042:	f04f 0200 	mov.w	r2, #0
 8006046:	f04f 0300 	mov.w	r3, #0
 800604a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800604e:	4629      	mov	r1, r5
 8006050:	028b      	lsls	r3, r1, #10
 8006052:	4621      	mov	r1, r4
 8006054:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006058:	4621      	mov	r1, r4
 800605a:	028a      	lsls	r2, r1, #10
 800605c:	4610      	mov	r0, r2
 800605e:	4619      	mov	r1, r3
 8006060:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006062:	2200      	movs	r2, #0
 8006064:	61bb      	str	r3, [r7, #24]
 8006066:	61fa      	str	r2, [r7, #28]
 8006068:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800606c:	f7fa fdc4 	bl	8000bf8 <__aeabi_uldivmod>
 8006070:	4602      	mov	r2, r0
 8006072:	460b      	mov	r3, r1
 8006074:	4613      	mov	r3, r2
 8006076:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006078:	4b0b      	ldr	r3, [pc, #44]	@ (80060a8 <HAL_RCC_GetSysClockFreq+0x200>)
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	0c1b      	lsrs	r3, r3, #16
 800607e:	f003 0303 	and.w	r3, r3, #3
 8006082:	3301      	adds	r3, #1
 8006084:	005b      	lsls	r3, r3, #1
 8006086:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006088:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800608a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800608c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006090:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006092:	e002      	b.n	800609a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006094:	4b05      	ldr	r3, [pc, #20]	@ (80060ac <HAL_RCC_GetSysClockFreq+0x204>)
 8006096:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006098:	bf00      	nop
    }
  }
  return sysclockfreq;
 800609a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800609c:	4618      	mov	r0, r3
 800609e:	3750      	adds	r7, #80	@ 0x50
 80060a0:	46bd      	mov	sp, r7
 80060a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80060a6:	bf00      	nop
 80060a8:	40023800 	.word	0x40023800
 80060ac:	00f42400 	.word	0x00f42400
 80060b0:	007a1200 	.word	0x007a1200

080060b4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80060b4:	b480      	push	{r7}
 80060b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80060b8:	4b03      	ldr	r3, [pc, #12]	@ (80060c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80060ba:	681b      	ldr	r3, [r3, #0]
}
 80060bc:	4618      	mov	r0, r3
 80060be:	46bd      	mov	sp, r7
 80060c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c4:	4770      	bx	lr
 80060c6:	bf00      	nop
 80060c8:	20000000 	.word	0x20000000

080060cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80060d0:	f7ff fff0 	bl	80060b4 <HAL_RCC_GetHCLKFreq>
 80060d4:	4602      	mov	r2, r0
 80060d6:	4b05      	ldr	r3, [pc, #20]	@ (80060ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80060d8:	689b      	ldr	r3, [r3, #8]
 80060da:	0a9b      	lsrs	r3, r3, #10
 80060dc:	f003 0307 	and.w	r3, r3, #7
 80060e0:	4903      	ldr	r1, [pc, #12]	@ (80060f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80060e2:	5ccb      	ldrb	r3, [r1, r3]
 80060e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	bd80      	pop	{r7, pc}
 80060ec:	40023800 	.word	0x40023800
 80060f0:	08011dac 	.word	0x08011dac

080060f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80060f8:	f7ff ffdc 	bl	80060b4 <HAL_RCC_GetHCLKFreq>
 80060fc:	4602      	mov	r2, r0
 80060fe:	4b05      	ldr	r3, [pc, #20]	@ (8006114 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	0b5b      	lsrs	r3, r3, #13
 8006104:	f003 0307 	and.w	r3, r3, #7
 8006108:	4903      	ldr	r1, [pc, #12]	@ (8006118 <HAL_RCC_GetPCLK2Freq+0x24>)
 800610a:	5ccb      	ldrb	r3, [r1, r3]
 800610c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006110:	4618      	mov	r0, r3
 8006112:	bd80      	pop	{r7, pc}
 8006114:	40023800 	.word	0x40023800
 8006118:	08011dac 	.word	0x08011dac

0800611c <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 8006120:	4b06      	ldr	r3, [pc, #24]	@ (800613c <HAL_RCC_NMI_IRQHandler+0x20>)
 8006122:	68db      	ldr	r3, [r3, #12]
 8006124:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006128:	2b80      	cmp	r3, #128	@ 0x80
 800612a:	d104      	bne.n	8006136 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800612c:	f000 f80a 	bl	8006144 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8006130:	4b03      	ldr	r3, [pc, #12]	@ (8006140 <HAL_RCC_NMI_IRQHandler+0x24>)
 8006132:	2280      	movs	r2, #128	@ 0x80
 8006134:	701a      	strb	r2, [r3, #0]
  }
}
 8006136:	bf00      	nop
 8006138:	bd80      	pop	{r7, pc}
 800613a:	bf00      	nop
 800613c:	40023800 	.word	0x40023800
 8006140:	4002380e 	.word	0x4002380e

08006144 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8006144:	b480      	push	{r7}
 8006146:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8006148:	bf00      	nop
 800614a:	46bd      	mov	sp, r7
 800614c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006150:	4770      	bx	lr
	...

08006154 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b088      	sub	sp, #32
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800615c:	2300      	movs	r3, #0
 800615e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006160:	2300      	movs	r3, #0
 8006162:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 8006164:	2300      	movs	r3, #0
 8006166:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006168:	2300      	movs	r3, #0
 800616a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f003 0301 	and.w	r3, r3, #1
 8006174:	2b00      	cmp	r3, #0
 8006176:	d012      	beq.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006178:	4b65      	ldr	r3, [pc, #404]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	4a64      	ldr	r2, [pc, #400]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800617e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006182:	6093      	str	r3, [r2, #8]
 8006184:	4b62      	ldr	r3, [pc, #392]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006186:	689a      	ldr	r2, [r3, #8]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800618c:	4960      	ldr	r1, [pc, #384]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800618e:	4313      	orrs	r3, r2
 8006190:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006196:	2b00      	cmp	r3, #0
 8006198:	d101      	bne.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 800619a:	2301      	movs	r3, #1
 800619c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d017      	beq.n	80061da <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80061aa:	4b59      	ldr	r3, [pc, #356]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80061ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80061b0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061b8:	4955      	ldr	r1, [pc, #340]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80061ba:	4313      	orrs	r3, r2
 80061bc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061c4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80061c8:	d101      	bne.n	80061ce <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 80061ca:	2301      	movs	r3, #1
 80061cc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d101      	bne.n	80061da <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 80061d6:	2301      	movs	r3, #1
 80061d8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d017      	beq.n	8006216 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80061e6:	4b4a      	ldr	r3, [pc, #296]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80061e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80061ec:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061f4:	4946      	ldr	r1, [pc, #280]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80061f6:	4313      	orrs	r3, r2
 80061f8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006200:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006204:	d101      	bne.n	800620a <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 8006206:	2301      	movs	r3, #1
 8006208:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800620e:	2b00      	cmp	r3, #0
 8006210:	d101      	bne.n	8006216 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 8006212:	2301      	movs	r3, #1
 8006214:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f003 0320 	and.w	r3, r3, #32
 800621e:	2b00      	cmp	r3, #0
 8006220:	f000 808b 	beq.w	800633a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006224:	4b3a      	ldr	r3, [pc, #232]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006228:	4a39      	ldr	r2, [pc, #228]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800622a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800622e:	6413      	str	r3, [r2, #64]	@ 0x40
 8006230:	4b37      	ldr	r3, [pc, #220]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006234:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006238:	60fb      	str	r3, [r7, #12]
 800623a:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800623c:	4b35      	ldr	r3, [pc, #212]	@ (8006314 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4a34      	ldr	r2, [pc, #208]	@ (8006314 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006242:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006246:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006248:	f7fc fcee 	bl	8002c28 <HAL_GetTick>
 800624c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800624e:	e008      	b.n	8006262 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006250:	f7fc fcea 	bl	8002c28 <HAL_GetTick>
 8006254:	4602      	mov	r2, r0
 8006256:	697b      	ldr	r3, [r7, #20]
 8006258:	1ad3      	subs	r3, r2, r3
 800625a:	2b64      	cmp	r3, #100	@ 0x64
 800625c:	d901      	bls.n	8006262 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800625e:	2303      	movs	r3, #3
 8006260:	e2bc      	b.n	80067dc <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006262:	4b2c      	ldr	r3, [pc, #176]	@ (8006314 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800626a:	2b00      	cmp	r3, #0
 800626c:	d0f0      	beq.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800626e:	4b28      	ldr	r3, [pc, #160]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006270:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006272:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006276:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d035      	beq.n	80062ea <HAL_RCCEx_PeriphCLKConfig+0x196>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006282:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006286:	693a      	ldr	r2, [r7, #16]
 8006288:	429a      	cmp	r2, r3
 800628a:	d02e      	beq.n	80062ea <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800628c:	4b20      	ldr	r3, [pc, #128]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800628e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006290:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006294:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006296:	4b1e      	ldr	r3, [pc, #120]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006298:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800629a:	4a1d      	ldr	r2, [pc, #116]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800629c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062a0:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80062a2:	4b1b      	ldr	r3, [pc, #108]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80062a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062a6:	4a1a      	ldr	r2, [pc, #104]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80062a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80062ac:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80062ae:	4a18      	ldr	r2, [pc, #96]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80062b4:	4b16      	ldr	r3, [pc, #88]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80062b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062b8:	f003 0301 	and.w	r3, r3, #1
 80062bc:	2b01      	cmp	r3, #1
 80062be:	d114      	bne.n	80062ea <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062c0:	f7fc fcb2 	bl	8002c28 <HAL_GetTick>
 80062c4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062c6:	e00a      	b.n	80062de <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80062c8:	f7fc fcae 	bl	8002c28 <HAL_GetTick>
 80062cc:	4602      	mov	r2, r0
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	1ad3      	subs	r3, r2, r3
 80062d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d901      	bls.n	80062de <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 80062da:	2303      	movs	r3, #3
 80062dc:	e27e      	b.n	80067dc <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062de:	4b0c      	ldr	r3, [pc, #48]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80062e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062e2:	f003 0302 	and.w	r3, r3, #2
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d0ee      	beq.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80062f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80062f6:	d111      	bne.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 80062f8:	4b05      	ldr	r3, [pc, #20]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8006304:	4b04      	ldr	r3, [pc, #16]	@ (8006318 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006306:	400b      	ands	r3, r1
 8006308:	4901      	ldr	r1, [pc, #4]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800630a:	4313      	orrs	r3, r2
 800630c:	608b      	str	r3, [r1, #8]
 800630e:	e00b      	b.n	8006328 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8006310:	40023800 	.word	0x40023800
 8006314:	40007000 	.word	0x40007000
 8006318:	0ffffcff 	.word	0x0ffffcff
 800631c:	4ba4      	ldr	r3, [pc, #656]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800631e:	689b      	ldr	r3, [r3, #8]
 8006320:	4aa3      	ldr	r2, [pc, #652]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006322:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006326:	6093      	str	r3, [r2, #8]
 8006328:	4ba1      	ldr	r3, [pc, #644]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800632a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006330:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006334:	499e      	ldr	r1, [pc, #632]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006336:	4313      	orrs	r3, r2
 8006338:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f003 0310 	and.w	r3, r3, #16
 8006342:	2b00      	cmp	r3, #0
 8006344:	d010      	beq.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006346:	4b9a      	ldr	r3, [pc, #616]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006348:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800634c:	4a98      	ldr	r2, [pc, #608]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800634e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006352:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006356:	4b96      	ldr	r3, [pc, #600]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006358:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006360:	4993      	ldr	r1, [pc, #588]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006362:	4313      	orrs	r3, r2
 8006364:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006370:	2b00      	cmp	r3, #0
 8006372:	d00a      	beq.n	800638a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006374:	4b8e      	ldr	r3, [pc, #568]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006376:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800637a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006382:	498b      	ldr	r1, [pc, #556]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006384:	4313      	orrs	r3, r2
 8006386:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006392:	2b00      	cmp	r3, #0
 8006394:	d00a      	beq.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006396:	4b86      	ldr	r3, [pc, #536]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006398:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800639c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063a4:	4982      	ldr	r1, [pc, #520]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80063a6:	4313      	orrs	r3, r2
 80063a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d00a      	beq.n	80063ce <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80063b8:	4b7d      	ldr	r3, [pc, #500]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80063ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80063c6:	497a      	ldr	r1, [pc, #488]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80063c8:	4313      	orrs	r3, r2
 80063ca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d00a      	beq.n	80063f0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80063da:	4b75      	ldr	r3, [pc, #468]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80063dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063e0:	f023 0203 	bic.w	r2, r3, #3
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063e8:	4971      	ldr	r1, [pc, #452]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80063ea:	4313      	orrs	r3, r2
 80063ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d00a      	beq.n	8006412 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80063fc:	4b6c      	ldr	r3, [pc, #432]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80063fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006402:	f023 020c 	bic.w	r2, r3, #12
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800640a:	4969      	ldr	r1, [pc, #420]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800640c:	4313      	orrs	r3, r2
 800640e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800641a:	2b00      	cmp	r3, #0
 800641c:	d00a      	beq.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800641e:	4b64      	ldr	r3, [pc, #400]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006420:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006424:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800642c:	4960      	ldr	r1, [pc, #384]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800642e:	4313      	orrs	r3, r2
 8006430:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800643c:	2b00      	cmp	r3, #0
 800643e:	d00a      	beq.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006440:	4b5b      	ldr	r3, [pc, #364]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006442:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006446:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800644e:	4958      	ldr	r1, [pc, #352]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006450:	4313      	orrs	r3, r2
 8006452:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800645e:	2b00      	cmp	r3, #0
 8006460:	d00a      	beq.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006462:	4b53      	ldr	r3, [pc, #332]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006464:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006468:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006470:	494f      	ldr	r1, [pc, #316]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006472:	4313      	orrs	r3, r2
 8006474:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006480:	2b00      	cmp	r3, #0
 8006482:	d00a      	beq.n	800649a <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006484:	4b4a      	ldr	r3, [pc, #296]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006486:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800648a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006492:	4947      	ldr	r1, [pc, #284]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006494:	4313      	orrs	r3, r2
 8006496:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d00a      	beq.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80064a6:	4b42      	ldr	r3, [pc, #264]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80064a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064ac:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064b4:	493e      	ldr	r1, [pc, #248]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80064b6:	4313      	orrs	r3, r2
 80064b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d00a      	beq.n	80064de <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80064c8:	4b39      	ldr	r3, [pc, #228]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80064ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064ce:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064d6:	4936      	ldr	r1, [pc, #216]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80064d8:	4313      	orrs	r3, r2
 80064da:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d011      	beq.n	800650e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80064ea:	4b31      	ldr	r3, [pc, #196]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80064ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064f0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064f8:	492d      	ldr	r1, [pc, #180]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80064fa:	4313      	orrs	r3, r2
 80064fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006504:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006508:	d101      	bne.n	800650e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 800650a:	2301      	movs	r3, #1
 800650c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006516:	2b00      	cmp	r3, #0
 8006518:	d00a      	beq.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800651a:	4b25      	ldr	r3, [pc, #148]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800651c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006520:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006528:	4921      	ldr	r1, [pc, #132]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800652a:	4313      	orrs	r3, r2
 800652c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006538:	2b00      	cmp	r3, #0
 800653a:	d00a      	beq.n	8006552 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800653c:	4b1c      	ldr	r3, [pc, #112]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800653e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006542:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800654a:	4919      	ldr	r1, [pc, #100]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800654c:	4313      	orrs	r3, r2
 800654e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800655a:	2b00      	cmp	r3, #0
 800655c:	d00a      	beq.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800655e:	4b14      	ldr	r3, [pc, #80]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006560:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006564:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800656c:	4910      	ldr	r1, [pc, #64]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800656e:	4313      	orrs	r3, r2
 8006570:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006574:	69fb      	ldr	r3, [r7, #28]
 8006576:	2b01      	cmp	r3, #1
 8006578:	d006      	beq.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x434>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006582:	2b00      	cmp	r3, #0
 8006584:	f000 809d 	beq.w	80066c2 <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006588:	4b09      	ldr	r3, [pc, #36]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a08      	ldr	r2, [pc, #32]	@ (80065b0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800658e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006592:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006594:	f7fc fb48 	bl	8002c28 <HAL_GetTick>
 8006598:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800659a:	e00b      	b.n	80065b4 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800659c:	f7fc fb44 	bl	8002c28 <HAL_GetTick>
 80065a0:	4602      	mov	r2, r0
 80065a2:	697b      	ldr	r3, [r7, #20]
 80065a4:	1ad3      	subs	r3, r2, r3
 80065a6:	2b64      	cmp	r3, #100	@ 0x64
 80065a8:	d904      	bls.n	80065b4 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80065aa:	2303      	movs	r3, #3
 80065ac:	e116      	b.n	80067dc <HAL_RCCEx_PeriphCLKConfig+0x688>
 80065ae:	bf00      	nop
 80065b0:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80065b4:	4b8b      	ldr	r3, [pc, #556]	@ (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d1ed      	bne.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f003 0301 	and.w	r3, r3, #1
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d017      	beq.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d113      	bne.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80065d4:	4b83      	ldr	r3, [pc, #524]	@ (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80065d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065da:	0e1b      	lsrs	r3, r3, #24
 80065dc:	f003 030f 	and.w	r3, r3, #15
 80065e0:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	019a      	lsls	r2, r3, #6
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	061b      	lsls	r3, r3, #24
 80065ec:	431a      	orrs	r2, r3
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	689b      	ldr	r3, [r3, #8]
 80065f2:	071b      	lsls	r3, r3, #28
 80065f4:	497b      	ldr	r1, [pc, #492]	@ (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80065f6:	4313      	orrs	r3, r2
 80065f8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006604:	2b00      	cmp	r3, #0
 8006606:	d004      	beq.n	8006612 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800660c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006610:	d00a      	beq.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800661a:	2b00      	cmp	r3, #0
 800661c:	d024      	beq.n	8006668 <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006622:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006626:	d11f      	bne.n	8006668 <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006628:	4b6e      	ldr	r3, [pc, #440]	@ (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800662a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800662e:	0f1b      	lsrs	r3, r3, #28
 8006630:	f003 0307 	and.w	r3, r3, #7
 8006634:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	685b      	ldr	r3, [r3, #4]
 800663a:	019a      	lsls	r2, r3, #6
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	68db      	ldr	r3, [r3, #12]
 8006640:	061b      	lsls	r3, r3, #24
 8006642:	431a      	orrs	r2, r3
 8006644:	693b      	ldr	r3, [r7, #16]
 8006646:	071b      	lsls	r3, r3, #28
 8006648:	4966      	ldr	r1, [pc, #408]	@ (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800664a:	4313      	orrs	r3, r2
 800664c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006650:	4b64      	ldr	r3, [pc, #400]	@ (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006652:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006656:	f023 021f 	bic.w	r2, r3, #31
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	69db      	ldr	r3, [r3, #28]
 800665e:	3b01      	subs	r3, #1
 8006660:	4960      	ldr	r1, [pc, #384]	@ (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006662:	4313      	orrs	r3, r2
 8006664:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006670:	2b00      	cmp	r3, #0
 8006672:	d00d      	beq.n	8006690 <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	019a      	lsls	r2, r3, #6
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	68db      	ldr	r3, [r3, #12]
 800667e:	061b      	lsls	r3, r3, #24
 8006680:	431a      	orrs	r2, r3
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	689b      	ldr	r3, [r3, #8]
 8006686:	071b      	lsls	r3, r3, #28
 8006688:	4956      	ldr	r1, [pc, #344]	@ (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800668a:	4313      	orrs	r3, r2
 800668c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006690:	4b54      	ldr	r3, [pc, #336]	@ (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4a53      	ldr	r2, [pc, #332]	@ (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006696:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800669a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800669c:	f7fc fac4 	bl	8002c28 <HAL_GetTick>
 80066a0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80066a2:	e008      	b.n	80066b6 <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80066a4:	f7fc fac0 	bl	8002c28 <HAL_GetTick>
 80066a8:	4602      	mov	r2, r0
 80066aa:	697b      	ldr	r3, [r7, #20]
 80066ac:	1ad3      	subs	r3, r2, r3
 80066ae:	2b64      	cmp	r3, #100	@ 0x64
 80066b0:	d901      	bls.n	80066b6 <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80066b2:	2303      	movs	r3, #3
 80066b4:	e092      	b.n	80067dc <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80066b6:	4b4b      	ldr	r3, [pc, #300]	@ (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d0f0      	beq.n	80066a4 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80066c2:	69bb      	ldr	r3, [r7, #24]
 80066c4:	2b01      	cmp	r3, #1
 80066c6:	f040 8088 	bne.w	80067da <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80066ca:	4b46      	ldr	r3, [pc, #280]	@ (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	4a45      	ldr	r2, [pc, #276]	@ (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80066d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80066d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80066d6:	f7fc faa7 	bl	8002c28 <HAL_GetTick>
 80066da:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80066dc:	e008      	b.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80066de:	f7fc faa3 	bl	8002c28 <HAL_GetTick>
 80066e2:	4602      	mov	r2, r0
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	1ad3      	subs	r3, r2, r3
 80066e8:	2b64      	cmp	r3, #100	@ 0x64
 80066ea:	d901      	bls.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80066ec:	2303      	movs	r3, #3
 80066ee:	e075      	b.n	80067dc <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80066f0:	4b3c      	ldr	r3, [pc, #240]	@ (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80066f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80066fc:	d0ef      	beq.n	80066de <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006706:	2b00      	cmp	r3, #0
 8006708:	d003      	beq.n	8006712 <HAL_RCCEx_PeriphCLKConfig+0x5be>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800670e:	2b00      	cmp	r3, #0
 8006710:	d009      	beq.n	8006726 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800671a:	2b00      	cmp	r3, #0
 800671c:	d024      	beq.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006722:	2b00      	cmp	r3, #0
 8006724:	d120      	bne.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006726:	4b2f      	ldr	r3, [pc, #188]	@ (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006728:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800672c:	0c1b      	lsrs	r3, r3, #16
 800672e:	f003 0303 	and.w	r3, r3, #3
 8006732:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	691b      	ldr	r3, [r3, #16]
 8006738:	019a      	lsls	r2, r3, #6
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	041b      	lsls	r3, r3, #16
 800673e:	431a      	orrs	r2, r3
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	695b      	ldr	r3, [r3, #20]
 8006744:	061b      	lsls	r3, r3, #24
 8006746:	4927      	ldr	r1, [pc, #156]	@ (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006748:	4313      	orrs	r3, r2
 800674a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800674e:	4b25      	ldr	r3, [pc, #148]	@ (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006750:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006754:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6a1b      	ldr	r3, [r3, #32]
 800675c:	3b01      	subs	r3, #1
 800675e:	021b      	lsls	r3, r3, #8
 8006760:	4920      	ldr	r1, [pc, #128]	@ (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006762:	4313      	orrs	r3, r2
 8006764:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006770:	2b00      	cmp	r3, #0
 8006772:	d018      	beq.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0x652>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006778:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800677c:	d113      	bne.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800677e:	4b19      	ldr	r3, [pc, #100]	@ (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006780:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006784:	0e1b      	lsrs	r3, r3, #24
 8006786:	f003 030f 	and.w	r3, r3, #15
 800678a:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	691b      	ldr	r3, [r3, #16]
 8006790:	019a      	lsls	r2, r3, #6
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	699b      	ldr	r3, [r3, #24]
 8006796:	041b      	lsls	r3, r3, #16
 8006798:	431a      	orrs	r2, r3
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	061b      	lsls	r3, r3, #24
 800679e:	4911      	ldr	r1, [pc, #68]	@ (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80067a0:	4313      	orrs	r3, r2
 80067a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80067a6:	4b0f      	ldr	r3, [pc, #60]	@ (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a0e      	ldr	r2, [pc, #56]	@ (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80067ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80067b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80067b2:	f7fc fa39 	bl	8002c28 <HAL_GetTick>
 80067b6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80067b8:	e008      	b.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80067ba:	f7fc fa35 	bl	8002c28 <HAL_GetTick>
 80067be:	4602      	mov	r2, r0
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	1ad3      	subs	r3, r2, r3
 80067c4:	2b64      	cmp	r3, #100	@ 0x64
 80067c6:	d901      	bls.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80067c8:	2303      	movs	r3, #3
 80067ca:	e007      	b.n	80067dc <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80067cc:	4b05      	ldr	r3, [pc, #20]	@ (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80067d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80067d8:	d1ef      	bne.n	80067ba <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 80067da:	2300      	movs	r3, #0
}
 80067dc:	4618      	mov	r0, r3
 80067de:	3720      	adds	r7, #32
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bd80      	pop	{r7, pc}
 80067e4:	40023800 	.word	0x40023800

080067e8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b082      	sub	sp, #8
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d101      	bne.n	80067fa <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80067f6:	2301      	movs	r3, #1
 80067f8:	e022      	b.n	8006840 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006800:	b2db      	uxtb	r3, r3
 8006802:	2b00      	cmp	r3, #0
 8006804:	d105      	bne.n	8006812 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2200      	movs	r2, #0
 800680a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800680c:	6878      	ldr	r0, [r7, #4]
 800680e:	f7fb fbb1 	bl	8001f74 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2203      	movs	r2, #3
 8006816:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f000 f814 	bl	8006848 <HAL_SD_InitCard>
 8006820:	4603      	mov	r3, r0
 8006822:	2b00      	cmp	r3, #0
 8006824:	d001      	beq.n	800682a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8006826:	2301      	movs	r3, #1
 8006828:	e00a      	b.n	8006840 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2200      	movs	r2, #0
 800682e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2200      	movs	r2, #0
 8006834:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2201      	movs	r2, #1
 800683a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800683e:	2300      	movs	r3, #0
}
 8006840:	4618      	mov	r0, r3
 8006842:	3708      	adds	r7, #8
 8006844:	46bd      	mov	sp, r7
 8006846:	bd80      	pop	{r7, pc}

08006848 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006848:	b5b0      	push	{r4, r5, r7, lr}
 800684a:	b08e      	sub	sp, #56	@ 0x38
 800684c:	af04      	add	r7, sp, #16
 800684e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8006850:	2300      	movs	r3, #0
 8006852:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8006854:	2300      	movs	r3, #0
 8006856:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8006858:	2300      	movs	r3, #0
 800685a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800685c:	2300      	movs	r3, #0
 800685e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8006860:	2300      	movs	r3, #0
 8006862:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8006864:	2376      	movs	r3, #118	@ 0x76
 8006866:	61fb      	str	r3, [r7, #28]

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681d      	ldr	r5, [r3, #0]
 800686c:	466c      	mov	r4, sp
 800686e:	f107 0314 	add.w	r3, r7, #20
 8006872:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006876:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800687a:	f107 0308 	add.w	r3, r7, #8
 800687e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006880:	4628      	mov	r0, r5
 8006882:	f003 fb6d 	bl	8009f60 <SDMMC_Init>
 8006886:	4603      	mov	r3, r0
 8006888:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status != HAL_OK)
 800688c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006890:	2b00      	cmp	r3, #0
 8006892:	d001      	beq.n	8006898 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8006894:	2301      	movs	r3, #1
 8006896:	e059      	b.n	800694c <HAL_SD_InitCard+0x104>
  }

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	685a      	ldr	r2, [r3, #4]
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80068a6:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4618      	mov	r0, r3
 80068ae:	f003 fba1 	bl	8009ff4 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	685a      	ldr	r2, [r3, #4]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80068c0:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 80068c2:	2002      	movs	r0, #2
 80068c4:	f7fc f9bc 	bl	8002c40 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	f000 ff01 	bl	80076d0 <SD_PowerON>
 80068ce:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80068d0:	6a3b      	ldr	r3, [r7, #32]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d00b      	beq.n	80068ee <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2201      	movs	r2, #1
 80068da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80068e2:	6a3b      	ldr	r3, [r7, #32]
 80068e4:	431a      	orrs	r2, r3
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80068ea:	2301      	movs	r3, #1
 80068ec:	e02e      	b.n	800694c <HAL_SD_InitCard+0x104>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	f000 fe20 	bl	8007534 <SD_InitCard>
 80068f4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80068f6:	6a3b      	ldr	r3, [r7, #32]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d00b      	beq.n	8006914 <HAL_SD_InitCard+0xcc>
  {
    hsd->State = HAL_SD_STATE_READY;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2201      	movs	r2, #1
 8006900:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006908:	6a3b      	ldr	r3, [r7, #32]
 800690a:	431a      	orrs	r2, r3
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006910:	2301      	movs	r3, #1
 8006912:	e01b      	b.n	800694c <HAL_SD_InitCard+0x104>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800691c:	4618      	mov	r0, r3
 800691e:	f003 fbfb 	bl	800a118 <SDMMC_CmdBlockLength>
 8006922:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006924:	6a3b      	ldr	r3, [r7, #32]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d00f      	beq.n	800694a <HAL_SD_InitCard+0x102>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4a09      	ldr	r2, [pc, #36]	@ (8006954 <HAL_SD_InitCard+0x10c>)
 8006930:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006936:	6a3b      	ldr	r3, [r7, #32]
 8006938:	431a      	orrs	r2, r3
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2201      	movs	r2, #1
 8006942:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8006946:	2301      	movs	r3, #1
 8006948:	e000      	b.n	800694c <HAL_SD_InitCard+0x104>
  }

  return HAL_OK;
 800694a:	2300      	movs	r3, #0
}
 800694c:	4618      	mov	r0, r3
 800694e:	3728      	adds	r7, #40	@ 0x28
 8006950:	46bd      	mov	sp, r7
 8006952:	bdb0      	pop	{r4, r5, r7, pc}
 8006954:	004005ff 	.word	0x004005ff

08006958 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b092      	sub	sp, #72	@ 0x48
 800695c:	af00      	add	r7, sp, #0
 800695e:	60f8      	str	r0, [r7, #12]
 8006960:	60b9      	str	r1, [r7, #8]
 8006962:	607a      	str	r2, [r7, #4]
 8006964:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006966:	f7fc f95f 	bl	8002c28 <HAL_GetTick>
 800696a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d107      	bne.n	800698a <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800697e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006986:	2301      	movs	r3, #1
 8006988:	e1bd      	b.n	8006d06 <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006990:	b2db      	uxtb	r3, r3
 8006992:	2b01      	cmp	r3, #1
 8006994:	f040 81b0 	bne.w	8006cf8 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	2200      	movs	r2, #0
 800699c:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800699e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	441a      	add	r2, r3
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069a8:	429a      	cmp	r2, r3
 80069aa:	d907      	bls.n	80069bc <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069b0:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 80069b8:	2301      	movs	r3, #1
 80069ba:	e1a4      	b.n	8006d06 <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	2203      	movs	r2, #3
 80069c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	2200      	movs	r2, #0
 80069ca:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069d0:	2b01      	cmp	r3, #1
 80069d2:	d002      	beq.n	80069da <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 80069d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069d6:	025b      	lsls	r3, r3, #9
 80069d8:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80069da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80069de:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	025b      	lsls	r3, r3, #9
 80069e4:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80069e6:	2390      	movs	r3, #144	@ 0x90
 80069e8:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80069ea:	2302      	movs	r3, #2
 80069ec:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80069ee:	2300      	movs	r3, #0
 80069f0:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDMMC_DPSM_ENABLE;
 80069f2:	2301      	movs	r3, #1
 80069f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f107 0214 	add.w	r2, r7, #20
 80069fe:	4611      	mov	r1, r2
 8006a00:	4618      	mov	r0, r3
 8006a02:	f003 fb5d 	bl	800a0c0 <SDMMC_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	2b01      	cmp	r3, #1
 8006a0a:	d90a      	bls.n	8006a22 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	2202      	movs	r2, #2
 8006a10:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006a18:	4618      	mov	r0, r3
 8006a1a:	f003 fbc1 	bl	800a1a0 <SDMMC_CmdReadMultiBlock>
 8006a1e:	6478      	str	r0, [r7, #68]	@ 0x44
 8006a20:	e009      	b.n	8006a36 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	2201      	movs	r2, #1
 8006a26:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006a2e:	4618      	mov	r0, r3
 8006a30:	f003 fb94 	bl	800a15c <SDMMC_CmdReadSingleBlock>
 8006a34:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006a36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d012      	beq.n	8006a62 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a7a      	ldr	r2, [pc, #488]	@ (8006c2c <HAL_SD_ReadBlocks+0x2d4>)
 8006a42:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a4a:	431a      	orrs	r2, r3
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	2201      	movs	r2, #1
 8006a54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006a5e:	2301      	movs	r3, #1
 8006a60:	e151      	b.n	8006d06 <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDMMC flags */
    dataremaining = config.DataLength;
 8006a62:	69bb      	ldr	r3, [r7, #24]
 8006a64:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8006a66:	e061      	b.n	8006b2c <HAL_SD_ReadBlocks+0x1d4>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a6e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d03c      	beq.n	8006af0 <HAL_SD_ReadBlocks+0x198>
 8006a76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d039      	beq.n	8006af0 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDMMC Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a80:	e033      	b.n	8006aea <HAL_SD_ReadBlocks+0x192>
        {
          data = SDMMC_ReadFIFO(hsd->Instance);
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4618      	mov	r0, r3
 8006a88:	f003 fa96 	bl	8009fb8 <SDMMC_ReadFIFO>
 8006a8c:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8006a8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a90:	b2da      	uxtb	r2, r3
 8006a92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a94:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8006a96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a98:	3301      	adds	r3, #1
 8006a9a:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8006a9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a9e:	3b01      	subs	r3, #1
 8006aa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8006aa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006aa4:	0a1b      	lsrs	r3, r3, #8
 8006aa6:	b2da      	uxtb	r2, r3
 8006aa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006aaa:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8006aac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006aae:	3301      	adds	r3, #1
 8006ab0:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8006ab2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ab4:	3b01      	subs	r3, #1
 8006ab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8006ab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006aba:	0c1b      	lsrs	r3, r3, #16
 8006abc:	b2da      	uxtb	r2, r3
 8006abe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ac0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8006ac2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ac4:	3301      	adds	r3, #1
 8006ac6:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8006ac8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006aca:	3b01      	subs	r3, #1
 8006acc:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8006ace:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ad0:	0e1b      	lsrs	r3, r3, #24
 8006ad2:	b2da      	uxtb	r2, r3
 8006ad4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ad6:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8006ad8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ada:	3301      	adds	r3, #1
 8006adc:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8006ade:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ae0:	3b01      	subs	r3, #1
 8006ae2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for(count = 0U; count < 8U; count++)
 8006ae4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ae6:	3301      	adds	r3, #1
 8006ae8:	643b      	str	r3, [r7, #64]	@ 0x40
 8006aea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006aec:	2b07      	cmp	r3, #7
 8006aee:	d9c8      	bls.n	8006a82 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8006af0:	f7fc f89a 	bl	8002c28 <HAL_GetTick>
 8006af4:	4602      	mov	r2, r0
 8006af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006af8:	1ad3      	subs	r3, r2, r3
 8006afa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006afc:	429a      	cmp	r2, r3
 8006afe:	d902      	bls.n	8006b06 <HAL_SD_ReadBlocks+0x1ae>
 8006b00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d112      	bne.n	8006b2c <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	4a48      	ldr	r2, [pc, #288]	@ (8006c2c <HAL_SD_ReadBlocks+0x2d4>)
 8006b0c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b12:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2201      	movs	r2, #1
 8006b1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2200      	movs	r2, #0
 8006b26:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 8006b28:	2303      	movs	r3, #3
 8006b2a:	e0ec      	b.n	8006d06 <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b32:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d096      	beq.n	8006a68 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d022      	beq.n	8006b8e <HAL_SD_ReadBlocks+0x236>
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	2b01      	cmp	r3, #1
 8006b4c:	d91f      	bls.n	8006b8e <HAL_SD_ReadBlocks+0x236>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b52:	2b03      	cmp	r3, #3
 8006b54:	d01b      	beq.n	8006b8e <HAL_SD_ReadBlocks+0x236>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	f003 fb86 	bl	800a26c <SDMMC_CmdStopTransfer>
 8006b60:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8006b62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d012      	beq.n	8006b8e <HAL_SD_ReadBlocks+0x236>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	4a2f      	ldr	r2, [pc, #188]	@ (8006c2c <HAL_SD_ReadBlocks+0x2d4>)
 8006b6e:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b76:	431a      	orrs	r2, r3
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	2201      	movs	r2, #1
 8006b80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	2200      	movs	r2, #0
 8006b88:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	e0bb      	b.n	8006d06 <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b94:	f003 0308 	and.w	r3, r3, #8
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d012      	beq.n	8006bc2 <HAL_SD_ReadBlocks+0x26a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a22      	ldr	r2, [pc, #136]	@ (8006c2c <HAL_SD_ReadBlocks+0x2d4>)
 8006ba2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ba8:	f043 0208 	orr.w	r2, r3, #8
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	e0a1      	b.n	8006d06 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bc8:	f003 0302 	and.w	r3, r3, #2
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d012      	beq.n	8006bf6 <HAL_SD_ReadBlocks+0x29e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	4a15      	ldr	r2, [pc, #84]	@ (8006c2c <HAL_SD_ReadBlocks+0x2d4>)
 8006bd6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bdc:	f043 0202 	orr.w	r2, r3, #2
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	2201      	movs	r2, #1
 8006be8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	e087      	b.n	8006d06 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bfc:	f003 0320 	and.w	r3, r3, #32
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d064      	beq.n	8006cce <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a08      	ldr	r2, [pc, #32]	@ (8006c2c <HAL_SD_ReadBlocks+0x2d4>)
 8006c0a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c10:	f043 0220 	orr.w	r2, r3, #32
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2200      	movs	r2, #0
 8006c24:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006c26:	2301      	movs	r3, #1
 8006c28:	e06d      	b.n	8006d06 <HAL_SD_ReadBlocks+0x3ae>
 8006c2a:	bf00      	nop
 8006c2c:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	4618      	mov	r0, r3
 8006c36:	f003 f9bf 	bl	8009fb8 <SDMMC_ReadFIFO>
 8006c3a:	62f8      	str	r0, [r7, #44]	@ 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8006c3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c3e:	b2da      	uxtb	r2, r3
 8006c40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c42:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006c44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c46:	3301      	adds	r3, #1
 8006c48:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8006c4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c4c:	3b01      	subs	r3, #1
 8006c4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8006c50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c52:	0a1b      	lsrs	r3, r3, #8
 8006c54:	b2da      	uxtb	r2, r3
 8006c56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c58:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006c5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c5c:	3301      	adds	r3, #1
 8006c5e:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8006c60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c62:	3b01      	subs	r3, #1
 8006c64:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8006c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c68:	0c1b      	lsrs	r3, r3, #16
 8006c6a:	b2da      	uxtb	r2, r3
 8006c6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c6e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006c70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c72:	3301      	adds	r3, #1
 8006c74:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8006c76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c78:	3b01      	subs	r3, #1
 8006c7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8006c7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c7e:	0e1b      	lsrs	r3, r3, #24
 8006c80:	b2da      	uxtb	r2, r3
 8006c82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c84:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006c86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c88:	3301      	adds	r3, #1
 8006c8a:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8006c8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c8e:	3b01      	subs	r3, #1
 8006c90:	63fb      	str	r3, [r7, #60]	@ 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8006c92:	f7fb ffc9 	bl	8002c28 <HAL_GetTick>
 8006c96:	4602      	mov	r2, r0
 8006c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c9a:	1ad3      	subs	r3, r2, r3
 8006c9c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006c9e:	429a      	cmp	r2, r3
 8006ca0:	d902      	bls.n	8006ca8 <HAL_SD_ReadBlocks+0x350>
 8006ca2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d112      	bne.n	8006cce <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a18      	ldr	r2, [pc, #96]	@ (8006d10 <HAL_SD_ReadBlocks+0x3b8>)
 8006cae:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cb4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8006cca:	2301      	movs	r3, #1
 8006ccc:	e01b      	b.n	8006d06 <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)) && (dataremaining > 0U))
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cd4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d002      	beq.n	8006ce2 <HAL_SD_ReadBlocks+0x38a>
 8006cdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d1a6      	bne.n	8006c30 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f240 523a 	movw	r2, #1338	@ 0x53a
 8006cea:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	2201      	movs	r2, #1
 8006cf0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	e006      	b.n	8006d06 <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cfc:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006d04:	2301      	movs	r3, #1
  }
}
 8006d06:	4618      	mov	r0, r3
 8006d08:	3748      	adds	r7, #72	@ 0x48
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	bd80      	pop	{r7, pc}
 8006d0e:	bf00      	nop
 8006d10:	004005ff 	.word	0x004005ff

08006d14 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b092      	sub	sp, #72	@ 0x48
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	60f8      	str	r0, [r7, #12]
 8006d1c:	60b9      	str	r1, [r7, #8]
 8006d1e:	607a      	str	r2, [r7, #4]
 8006d20:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006d22:	f7fb ff81 	bl	8002c28 <HAL_GetTick>
 8006d26:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d107      	bne.n	8006d46 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d3a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006d42:	2301      	movs	r3, #1
 8006d44:	e165      	b.n	8007012 <HAL_SD_WriteBlocks+0x2fe>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006d4c:	b2db      	uxtb	r3, r3
 8006d4e:	2b01      	cmp	r3, #1
 8006d50:	f040 8158 	bne.w	8007004 <HAL_SD_WriteBlocks+0x2f0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	2200      	movs	r2, #0
 8006d58:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006d5a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	441a      	add	r2, r3
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d64:	429a      	cmp	r2, r3
 8006d66:	d907      	bls.n	8006d78 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d6c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8006d74:	2301      	movs	r3, #1
 8006d76:	e14c      	b.n	8007012 <HAL_SD_WriteBlocks+0x2fe>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	2203      	movs	r2, #3
 8006d7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	2200      	movs	r2, #0
 8006d86:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d8c:	2b01      	cmp	r3, #1
 8006d8e:	d002      	beq.n	8006d96 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8006d90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d92:	025b      	lsls	r3, r3, #9
 8006d94:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006d96:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006d9a:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	025b      	lsls	r3, r3, #9
 8006da0:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8006da2:	2390      	movs	r3, #144	@ 0x90
 8006da4:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8006da6:	2300      	movs	r3, #0
 8006da8:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006daa:	2300      	movs	r3, #0
 8006dac:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDMMC_DPSM_ENABLE;
 8006dae:	2301      	movs	r3, #1
 8006db0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f107 0218 	add.w	r2, r7, #24
 8006dba:	4611      	mov	r1, r2
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	f003 f97f 	bl	800a0c0 <SDMMC_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	2b01      	cmp	r3, #1
 8006dc6:	d90a      	bls.n	8006dde <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	2220      	movs	r2, #32
 8006dcc:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	f003 fa27 	bl	800a228 <SDMMC_CmdWriteMultiBlock>
 8006dda:	6478      	str	r0, [r7, #68]	@ 0x44
 8006ddc:	e009      	b.n	8006df2 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	2210      	movs	r2, #16
 8006de2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006dea:	4618      	mov	r0, r3
 8006dec:	f003 f9fa 	bl	800a1e4 <SDMMC_CmdWriteSingleBlock>
 8006df0:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006df2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d012      	beq.n	8006e1e <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a87      	ldr	r2, [pc, #540]	@ (800701c <HAL_SD_WriteBlocks+0x308>)
 8006dfe:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e06:	431a      	orrs	r2, r3
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	2201      	movs	r2, #1
 8006e10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	2200      	movs	r2, #0
 8006e18:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	e0f9      	b.n	8007012 <HAL_SD_WriteBlocks+0x2fe>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8006e1e:	69fb      	ldr	r3, [r7, #28]
 8006e20:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8006e22:	e065      	b.n	8006ef0 <HAL_SD_WriteBlocks+0x1dc>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d040      	beq.n	8006eb4 <HAL_SD_WriteBlocks+0x1a0>
 8006e32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d03d      	beq.n	8006eb4 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDMMC Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8006e38:	2300      	movs	r3, #0
 8006e3a:	643b      	str	r3, [r7, #64]	@ 0x40
 8006e3c:	e037      	b.n	8006eae <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 8006e3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e40:	781b      	ldrb	r3, [r3, #0]
 8006e42:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006e44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e46:	3301      	adds	r3, #1
 8006e48:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8006e4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e4c:	3b01      	subs	r3, #1
 8006e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8006e50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e52:	781b      	ldrb	r3, [r3, #0]
 8006e54:	021a      	lsls	r2, r3, #8
 8006e56:	697b      	ldr	r3, [r7, #20]
 8006e58:	4313      	orrs	r3, r2
 8006e5a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006e5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e5e:	3301      	adds	r3, #1
 8006e60:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8006e62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e64:	3b01      	subs	r3, #1
 8006e66:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8006e68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e6a:	781b      	ldrb	r3, [r3, #0]
 8006e6c:	041a      	lsls	r2, r3, #16
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	4313      	orrs	r3, r2
 8006e72:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006e74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e76:	3301      	adds	r3, #1
 8006e78:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8006e7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e7c:	3b01      	subs	r3, #1
 8006e7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8006e80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e82:	781b      	ldrb	r3, [r3, #0]
 8006e84:	061a      	lsls	r2, r3, #24
 8006e86:	697b      	ldr	r3, [r7, #20]
 8006e88:	4313      	orrs	r3, r2
 8006e8a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006e8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e8e:	3301      	adds	r3, #1
 8006e90:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8006e92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e94:	3b01      	subs	r3, #1
 8006e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f107 0214 	add.w	r2, r7, #20
 8006ea0:	4611      	mov	r1, r2
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f003 f895 	bl	8009fd2 <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8006ea8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006eaa:	3301      	adds	r3, #1
 8006eac:	643b      	str	r3, [r7, #64]	@ 0x40
 8006eae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006eb0:	2b07      	cmp	r3, #7
 8006eb2:	d9c4      	bls.n	8006e3e <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8006eb4:	f7fb feb8 	bl	8002c28 <HAL_GetTick>
 8006eb8:	4602      	mov	r2, r0
 8006eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ebc:	1ad3      	subs	r3, r2, r3
 8006ebe:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006ec0:	429a      	cmp	r2, r3
 8006ec2:	d902      	bls.n	8006eca <HAL_SD_WriteBlocks+0x1b6>
 8006ec4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d112      	bne.n	8006ef0 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4a53      	ldr	r2, [pc, #332]	@ (800701c <HAL_SD_WriteBlocks+0x308>)
 8006ed0:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ed6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ed8:	431a      	orrs	r2, r3
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	2201      	movs	r2, #1
 8006ee2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	2200      	movs	r2, #0
 8006eea:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 8006eec:	2303      	movs	r3, #3
 8006eee:	e090      	b.n	8007012 <HAL_SD_WriteBlocks+0x2fe>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ef6:	f403 738d 	and.w	r3, r3, #282	@ 0x11a
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d092      	beq.n	8006e24 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d022      	beq.n	8006f52 <HAL_SD_WriteBlocks+0x23e>
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	2b01      	cmp	r3, #1
 8006f10:	d91f      	bls.n	8006f52 <HAL_SD_WriteBlocks+0x23e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f16:	2b03      	cmp	r3, #3
 8006f18:	d01b      	beq.n	8006f52 <HAL_SD_WriteBlocks+0x23e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	4618      	mov	r0, r3
 8006f20:	f003 f9a4 	bl	800a26c <SDMMC_CmdStopTransfer>
 8006f24:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8006f26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d012      	beq.n	8006f52 <HAL_SD_WriteBlocks+0x23e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a3a      	ldr	r2, [pc, #232]	@ (800701c <HAL_SD_WriteBlocks+0x308>)
 8006f32:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f3a:	431a      	orrs	r2, r3
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	2201      	movs	r2, #1
 8006f44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 8006f4e:	2301      	movs	r3, #1
 8006f50:	e05f      	b.n	8007012 <HAL_SD_WriteBlocks+0x2fe>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f58:	f003 0308 	and.w	r3, r3, #8
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d012      	beq.n	8006f86 <HAL_SD_WriteBlocks+0x272>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	4a2d      	ldr	r2, [pc, #180]	@ (800701c <HAL_SD_WriteBlocks+0x308>)
 8006f66:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f6c:	f043 0208 	orr.w	r2, r3, #8
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2201      	movs	r2, #1
 8006f78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006f82:	2301      	movs	r3, #1
 8006f84:	e045      	b.n	8007012 <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f8c:	f003 0302 	and.w	r3, r3, #2
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d012      	beq.n	8006fba <HAL_SD_WriteBlocks+0x2a6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4a20      	ldr	r2, [pc, #128]	@ (800701c <HAL_SD_WriteBlocks+0x308>)
 8006f9a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fa0:	f043 0202 	orr.w	r2, r3, #2
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	2201      	movs	r2, #1
 8006fac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	e02b      	b.n	8007012 <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fc0:	f003 0310 	and.w	r3, r3, #16
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d012      	beq.n	8006fee <HAL_SD_WriteBlocks+0x2da>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	4a13      	ldr	r2, [pc, #76]	@ (800701c <HAL_SD_WriteBlocks+0x308>)
 8006fce:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fd4:	f043 0210 	orr.w	r2, r3, #16
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	2201      	movs	r2, #1
 8006fe0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	e011      	b.n	8007012 <HAL_SD_WriteBlocks+0x2fe>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f240 523a 	movw	r2, #1338	@ 0x53a
 8006ff6:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2201      	movs	r2, #1
 8006ffc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 8007000:	2300      	movs	r3, #0
 8007002:	e006      	b.n	8007012 <HAL_SD_WriteBlocks+0x2fe>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007008:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8007010:	2301      	movs	r3, #1
  }
}
 8007012:	4618      	mov	r0, r3
 8007014:	3748      	adds	r7, #72	@ 0x48
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}
 800701a:	bf00      	nop
 800701c:	004005ff 	.word	0x004005ff

08007020 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007020:	b480      	push	{r7}
 8007022:	b083      	sub	sp, #12
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
 8007028:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800702e:	0f9b      	lsrs	r3, r3, #30
 8007030:	b2da      	uxtb	r2, r3
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800703a:	0e9b      	lsrs	r3, r3, #26
 800703c:	b2db      	uxtb	r3, r3
 800703e:	f003 030f 	and.w	r3, r3, #15
 8007042:	b2da      	uxtb	r2, r3
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800704c:	0e1b      	lsrs	r3, r3, #24
 800704e:	b2db      	uxtb	r3, r3
 8007050:	f003 0303 	and.w	r3, r3, #3
 8007054:	b2da      	uxtb	r2, r3
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800705e:	0c1b      	lsrs	r3, r3, #16
 8007060:	b2da      	uxtb	r2, r3
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800706a:	0a1b      	lsrs	r3, r3, #8
 800706c:	b2da      	uxtb	r2, r3
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007076:	b2da      	uxtb	r2, r3
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007080:	0d1b      	lsrs	r3, r3, #20
 8007082:	b29a      	uxth	r2, r3
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800708c:	0c1b      	lsrs	r3, r3, #16
 800708e:	b2db      	uxtb	r3, r3
 8007090:	f003 030f 	and.w	r3, r3, #15
 8007094:	b2da      	uxtb	r2, r3
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800709e:	0bdb      	lsrs	r3, r3, #15
 80070a0:	b2db      	uxtb	r3, r3
 80070a2:	f003 0301 	and.w	r3, r3, #1
 80070a6:	b2da      	uxtb	r2, r3
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80070b0:	0b9b      	lsrs	r3, r3, #14
 80070b2:	b2db      	uxtb	r3, r3
 80070b4:	f003 0301 	and.w	r3, r3, #1
 80070b8:	b2da      	uxtb	r2, r3
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80070c2:	0b5b      	lsrs	r3, r3, #13
 80070c4:	b2db      	uxtb	r3, r3
 80070c6:	f003 0301 	and.w	r3, r3, #1
 80070ca:	b2da      	uxtb	r2, r3
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80070d4:	0b1b      	lsrs	r3, r3, #12
 80070d6:	b2db      	uxtb	r3, r3
 80070d8:	f003 0301 	and.w	r3, r3, #1
 80070dc:	b2da      	uxtb	r2, r3
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	2200      	movs	r2, #0
 80070e6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d163      	bne.n	80071b8 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80070f4:	009a      	lsls	r2, r3, #2
 80070f6:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80070fa:	4013      	ands	r3, r2
 80070fc:	687a      	ldr	r2, [r7, #4]
 80070fe:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8007100:	0f92      	lsrs	r2, r2, #30
 8007102:	431a      	orrs	r2, r3
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800710c:	0edb      	lsrs	r3, r3, #27
 800710e:	b2db      	uxtb	r3, r3
 8007110:	f003 0307 	and.w	r3, r3, #7
 8007114:	b2da      	uxtb	r2, r3
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800711e:	0e1b      	lsrs	r3, r3, #24
 8007120:	b2db      	uxtb	r3, r3
 8007122:	f003 0307 	and.w	r3, r3, #7
 8007126:	b2da      	uxtb	r2, r3
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007130:	0d5b      	lsrs	r3, r3, #21
 8007132:	b2db      	uxtb	r3, r3
 8007134:	f003 0307 	and.w	r3, r3, #7
 8007138:	b2da      	uxtb	r2, r3
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007142:	0c9b      	lsrs	r3, r3, #18
 8007144:	b2db      	uxtb	r3, r3
 8007146:	f003 0307 	and.w	r3, r3, #7
 800714a:	b2da      	uxtb	r2, r3
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007154:	0bdb      	lsrs	r3, r3, #15
 8007156:	b2db      	uxtb	r3, r3
 8007158:	f003 0307 	and.w	r3, r3, #7
 800715c:	b2da      	uxtb	r2, r3
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	691b      	ldr	r3, [r3, #16]
 8007166:	1c5a      	adds	r2, r3, #1
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	7e1b      	ldrb	r3, [r3, #24]
 8007170:	b2db      	uxtb	r3, r3
 8007172:	f003 0307 	and.w	r3, r3, #7
 8007176:	3302      	adds	r3, #2
 8007178:	2201      	movs	r2, #1
 800717a:	fa02 f303 	lsl.w	r3, r2, r3
 800717e:	687a      	ldr	r2, [r7, #4]
 8007180:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007182:	fb03 f202 	mul.w	r2, r3, r2
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	7a1b      	ldrb	r3, [r3, #8]
 800718e:	b2db      	uxtb	r3, r3
 8007190:	f003 030f 	and.w	r3, r3, #15
 8007194:	2201      	movs	r2, #1
 8007196:	409a      	lsls	r2, r3
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071a0:	687a      	ldr	r2, [r7, #4]
 80071a2:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80071a4:	0a52      	lsrs	r2, r2, #9
 80071a6:	fb03 f202 	mul.w	r2, r3, r2
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80071b4:	661a      	str	r2, [r3, #96]	@ 0x60
 80071b6:	e031      	b.n	800721c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071bc:	2b01      	cmp	r3, #1
 80071be:	d11d      	bne.n	80071fc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80071c4:	041b      	lsls	r3, r3, #16
 80071c6:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80071ce:	0c1b      	lsrs	r3, r3, #16
 80071d0:	431a      	orrs	r2, r3
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	691b      	ldr	r3, [r3, #16]
 80071da:	3301      	adds	r3, #1
 80071dc:	029a      	lsls	r2, r3, #10
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80071f0:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	661a      	str	r2, [r3, #96]	@ 0x60
 80071fa:	e00f      	b.n	800721c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4a58      	ldr	r2, [pc, #352]	@ (8007364 <HAL_SD_GetCardCSD+0x344>)
 8007202:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007208:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2201      	movs	r2, #1
 8007214:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007218:	2301      	movs	r3, #1
 800721a:	e09d      	b.n	8007358 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007220:	0b9b      	lsrs	r3, r3, #14
 8007222:	b2db      	uxtb	r3, r3
 8007224:	f003 0301 	and.w	r3, r3, #1
 8007228:	b2da      	uxtb	r2, r3
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007232:	09db      	lsrs	r3, r3, #7
 8007234:	b2db      	uxtb	r3, r3
 8007236:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800723a:	b2da      	uxtb	r2, r3
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007244:	b2db      	uxtb	r3, r3
 8007246:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800724a:	b2da      	uxtb	r2, r3
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007254:	0fdb      	lsrs	r3, r3, #31
 8007256:	b2da      	uxtb	r2, r3
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007260:	0f5b      	lsrs	r3, r3, #29
 8007262:	b2db      	uxtb	r3, r3
 8007264:	f003 0303 	and.w	r3, r3, #3
 8007268:	b2da      	uxtb	r2, r3
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007272:	0e9b      	lsrs	r3, r3, #26
 8007274:	b2db      	uxtb	r3, r3
 8007276:	f003 0307 	and.w	r3, r3, #7
 800727a:	b2da      	uxtb	r2, r3
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007284:	0d9b      	lsrs	r3, r3, #22
 8007286:	b2db      	uxtb	r3, r3
 8007288:	f003 030f 	and.w	r3, r3, #15
 800728c:	b2da      	uxtb	r2, r3
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007296:	0d5b      	lsrs	r3, r3, #21
 8007298:	b2db      	uxtb	r3, r3
 800729a:	f003 0301 	and.w	r3, r3, #1
 800729e:	b2da      	uxtb	r2, r3
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	2200      	movs	r2, #0
 80072aa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072b2:	0c1b      	lsrs	r3, r3, #16
 80072b4:	b2db      	uxtb	r3, r3
 80072b6:	f003 0301 	and.w	r3, r3, #1
 80072ba:	b2da      	uxtb	r2, r3
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072c6:	0bdb      	lsrs	r3, r3, #15
 80072c8:	b2db      	uxtb	r3, r3
 80072ca:	f003 0301 	and.w	r3, r3, #1
 80072ce:	b2da      	uxtb	r2, r3
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072da:	0b9b      	lsrs	r3, r3, #14
 80072dc:	b2db      	uxtb	r3, r3
 80072de:	f003 0301 	and.w	r3, r3, #1
 80072e2:	b2da      	uxtb	r2, r3
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072ee:	0b5b      	lsrs	r3, r3, #13
 80072f0:	b2db      	uxtb	r3, r3
 80072f2:	f003 0301 	and.w	r3, r3, #1
 80072f6:	b2da      	uxtb	r2, r3
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007302:	0b1b      	lsrs	r3, r3, #12
 8007304:	b2db      	uxtb	r3, r3
 8007306:	f003 0301 	and.w	r3, r3, #1
 800730a:	b2da      	uxtb	r2, r3
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007316:	0a9b      	lsrs	r3, r3, #10
 8007318:	b2db      	uxtb	r3, r3
 800731a:	f003 0303 	and.w	r3, r3, #3
 800731e:	b2da      	uxtb	r2, r3
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800732a:	0a1b      	lsrs	r3, r3, #8
 800732c:	b2db      	uxtb	r3, r3
 800732e:	f003 0303 	and.w	r3, r3, #3
 8007332:	b2da      	uxtb	r2, r3
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800733e:	085b      	lsrs	r3, r3, #1
 8007340:	b2db      	uxtb	r3, r3
 8007342:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007346:	b2da      	uxtb	r2, r3
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	2201      	movs	r2, #1
 8007352:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8007356:	2300      	movs	r3, #0
}
 8007358:	4618      	mov	r0, r3
 800735a:	370c      	adds	r7, #12
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr
 8007364:	004005ff 	.word	0x004005ff

08007368 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8007368:	b480      	push	{r7}
 800736a:	b083      	sub	sp, #12
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
 8007370:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80073b2:	2300      	movs	r3, #0
}
 80073b4:	4618      	mov	r0, r3
 80073b6:	370c      	adds	r7, #12
 80073b8:	46bd      	mov	sp, r7
 80073ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073be:	4770      	bx	lr

080073c0 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80073c0:	b5b0      	push	{r4, r5, r7, lr}
 80073c2:	b08e      	sub	sp, #56	@ 0x38
 80073c4:	af04      	add	r7, sp, #16
 80073c6:	6078      	str	r0, [r7, #4]
 80073c8:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80073ca:	2300      	movs	r3, #0
 80073cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2203      	movs	r2, #3
 80073d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073dc:	2b03      	cmp	r3, #3
 80073de:	d02e      	beq.n	800743e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073e6:	d106      	bne.n	80073f6 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073ec:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	639a      	str	r2, [r3, #56]	@ 0x38
 80073f4:	e029      	b.n	800744a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80073fc:	d10a      	bne.n	8007414 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f000 fa1c 	bl	800783c <SD_WideBus_Enable>
 8007404:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800740a:	6a3b      	ldr	r3, [r7, #32]
 800740c:	431a      	orrs	r2, r3
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	639a      	str	r2, [r3, #56]	@ 0x38
 8007412:	e01a      	b.n	800744a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d10a      	bne.n	8007430 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800741a:	6878      	ldr	r0, [r7, #4]
 800741c:	f000 fa59 	bl	80078d2 <SD_WideBus_Disable>
 8007420:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007426:	6a3b      	ldr	r3, [r7, #32]
 8007428:	431a      	orrs	r2, r3
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	639a      	str	r2, [r3, #56]	@ 0x38
 800742e:	e00c      	b.n	800744a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007434:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	639a      	str	r2, [r3, #56]	@ 0x38
 800743c:	e005      	b.n	800744a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007442:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800744e:	2b00      	cmp	r3, #0
 8007450:	d00b      	beq.n	800746a <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	4a26      	ldr	r2, [pc, #152]	@ (80074f0 <HAL_SD_ConfigWideBusOperation+0x130>)
 8007458:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2201      	movs	r2, #1
 800745e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8007462:	2301      	movs	r3, #1
 8007464:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007468:	e01f      	b.n	80074aa <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	689b      	ldr	r3, [r3, #8]
 8007474:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	68db      	ldr	r3, [r3, #12]
 800747a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	695b      	ldr	r3, [r3, #20]
 8007484:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	699b      	ldr	r3, [r3, #24]
 800748a:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681d      	ldr	r5, [r3, #0]
 8007490:	466c      	mov	r4, sp
 8007492:	f107 0314 	add.w	r3, r7, #20
 8007496:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800749a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800749e:	f107 0308 	add.w	r3, r7, #8
 80074a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80074a4:	4628      	mov	r0, r5
 80074a6:	f002 fd5b 	bl	8009f60 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80074b2:	4618      	mov	r0, r3
 80074b4:	f002 fe30 	bl	800a118 <SDMMC_CmdBlockLength>
 80074b8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80074ba:	6a3b      	ldr	r3, [r7, #32]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d00c      	beq.n	80074da <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	4a0a      	ldr	r2, [pc, #40]	@ (80074f0 <HAL_SD_ConfigWideBusOperation+0x130>)
 80074c6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80074cc:	6a3b      	ldr	r3, [r7, #32]
 80074ce:	431a      	orrs	r2, r3
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 80074d4:	2301      	movs	r3, #1
 80074d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2201      	movs	r2, #1
 80074de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 80074e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80074e6:	4618      	mov	r0, r3
 80074e8:	3728      	adds	r7, #40	@ 0x28
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bdb0      	pop	{r4, r5, r7, pc}
 80074ee:	bf00      	nop
 80074f0:	004005ff 	.word	0x004005ff

080074f4 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b086      	sub	sp, #24
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80074fc:	2300      	movs	r3, #0
 80074fe:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8007500:	f107 030c 	add.w	r3, r7, #12
 8007504:	4619      	mov	r1, r3
 8007506:	6878      	ldr	r0, [r7, #4]
 8007508:	f000 f970 	bl	80077ec <SD_SendStatus>
 800750c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800750e:	697b      	ldr	r3, [r7, #20]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d005      	beq.n	8007520 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007518:	697b      	ldr	r3, [r7, #20]
 800751a:	431a      	orrs	r2, r3
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	0a5b      	lsrs	r3, r3, #9
 8007524:	f003 030f 	and.w	r3, r3, #15
 8007528:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800752a:	693b      	ldr	r3, [r7, #16]
}
 800752c:	4618      	mov	r0, r3
 800752e:	3718      	adds	r7, #24
 8007530:	46bd      	mov	sp, r7
 8007532:	bd80      	pop	{r7, pc}

08007534 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007534:	b5b0      	push	{r4, r5, r7, lr}
 8007536:	b094      	sub	sp, #80	@ 0x50
 8007538:	af04      	add	r7, sp, #16
 800753a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800753c:	2301      	movs	r3, #1
 800753e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4618      	mov	r0, r3
 8007546:	f002 fd63 	bl	800a010 <SDMMC_GetPowerState>
 800754a:	4603      	mov	r3, r0
 800754c:	2b00      	cmp	r3, #0
 800754e:	d102      	bne.n	8007556 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007550:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8007554:	e0b8      	b.n	80076c8 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800755a:	2b03      	cmp	r3, #3
 800755c:	d02f      	beq.n	80075be <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	4618      	mov	r0, r3
 8007564:	f002 ff8d 	bl	800a482 <SDMMC_CmdSendCID>
 8007568:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800756a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800756c:	2b00      	cmp	r3, #0
 800756e:	d001      	beq.n	8007574 <SD_InitCard+0x40>
    {
      return errorstate;
 8007570:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007572:	e0a9      	b.n	80076c8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	2100      	movs	r1, #0
 800757a:	4618      	mov	r0, r3
 800757c:	f002 fd8d 	bl	800a09a <SDMMC_GetResponse>
 8007580:	4602      	mov	r2, r0
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	2104      	movs	r1, #4
 800758c:	4618      	mov	r0, r3
 800758e:	f002 fd84 	bl	800a09a <SDMMC_GetResponse>
 8007592:	4602      	mov	r2, r0
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	2108      	movs	r1, #8
 800759e:	4618      	mov	r0, r3
 80075a0:	f002 fd7b 	bl	800a09a <SDMMC_GetResponse>
 80075a4:	4602      	mov	r2, r0
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	210c      	movs	r1, #12
 80075b0:	4618      	mov	r0, r3
 80075b2:	f002 fd72 	bl	800a09a <SDMMC_GetResponse>
 80075b6:	4602      	mov	r2, r0
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075c2:	2b03      	cmp	r3, #3
 80075c4:	d00d      	beq.n	80075e2 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f107 020e 	add.w	r2, r7, #14
 80075ce:	4611      	mov	r1, r2
 80075d0:	4618      	mov	r0, r3
 80075d2:	f002 ff93 	bl	800a4fc <SDMMC_CmdSetRelAdd>
 80075d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80075d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d001      	beq.n	80075e2 <SD_InitCard+0xae>
    {
      return errorstate;
 80075de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075e0:	e072      	b.n	80076c8 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075e6:	2b03      	cmp	r3, #3
 80075e8:	d036      	beq.n	8007658 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80075ea:	89fb      	ldrh	r3, [r7, #14]
 80075ec:	461a      	mov	r2, r3
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681a      	ldr	r2, [r3, #0]
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075fa:	041b      	lsls	r3, r3, #16
 80075fc:	4619      	mov	r1, r3
 80075fe:	4610      	mov	r0, r2
 8007600:	f002 ff5d 	bl	800a4be <SDMMC_CmdSendCSD>
 8007604:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007606:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007608:	2b00      	cmp	r3, #0
 800760a:	d001      	beq.n	8007610 <SD_InitCard+0xdc>
    {
      return errorstate;
 800760c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800760e:	e05b      	b.n	80076c8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	2100      	movs	r1, #0
 8007616:	4618      	mov	r0, r3
 8007618:	f002 fd3f 	bl	800a09a <SDMMC_GetResponse>
 800761c:	4602      	mov	r2, r0
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	2104      	movs	r1, #4
 8007628:	4618      	mov	r0, r3
 800762a:	f002 fd36 	bl	800a09a <SDMMC_GetResponse>
 800762e:	4602      	mov	r2, r0
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	2108      	movs	r1, #8
 800763a:	4618      	mov	r0, r3
 800763c:	f002 fd2d 	bl	800a09a <SDMMC_GetResponse>
 8007640:	4602      	mov	r2, r0
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	210c      	movs	r1, #12
 800764c:	4618      	mov	r0, r3
 800764e:	f002 fd24 	bl	800a09a <SDMMC_GetResponse>
 8007652:	4602      	mov	r2, r0
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	2104      	movs	r1, #4
 800765e:	4618      	mov	r0, r3
 8007660:	f002 fd1b 	bl	800a09a <SDMMC_GetResponse>
 8007664:	4603      	mov	r3, r0
 8007666:	0d1a      	lsrs	r2, r3, #20
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800766c:	f107 0310 	add.w	r3, r7, #16
 8007670:	4619      	mov	r1, r3
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f7ff fcd4 	bl	8007020 <HAL_SD_GetCardCSD>
 8007678:	4603      	mov	r3, r0
 800767a:	2b00      	cmp	r3, #0
 800767c:	d002      	beq.n	8007684 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800767e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007682:	e021      	b.n	80076c8 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6819      	ldr	r1, [r3, #0]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800768c:	041b      	lsls	r3, r3, #16
 800768e:	2200      	movs	r2, #0
 8007690:	461c      	mov	r4, r3
 8007692:	4615      	mov	r5, r2
 8007694:	4622      	mov	r2, r4
 8007696:	462b      	mov	r3, r5
 8007698:	4608      	mov	r0, r1
 800769a:	f002 fe09 	bl	800a2b0 <SDMMC_CmdSelDesel>
 800769e:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80076a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d001      	beq.n	80076aa <SD_InitCard+0x176>
  {
    return errorstate;
 80076a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076a8:	e00e      	b.n	80076c8 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681d      	ldr	r5, [r3, #0]
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	466c      	mov	r4, sp
 80076b2:	f103 0210 	add.w	r2, r3, #16
 80076b6:	ca07      	ldmia	r2, {r0, r1, r2}
 80076b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80076bc:	3304      	adds	r3, #4
 80076be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80076c0:	4628      	mov	r0, r5
 80076c2:	f002 fc4d 	bl	8009f60 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80076c6:	2300      	movs	r3, #0
}
 80076c8:	4618      	mov	r0, r3
 80076ca:	3740      	adds	r7, #64	@ 0x40
 80076cc:	46bd      	mov	sp, r7
 80076ce:	bdb0      	pop	{r4, r5, r7, pc}

080076d0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b086      	sub	sp, #24
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80076d8:	2300      	movs	r3, #0
 80076da:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80076dc:	2300      	movs	r3, #0
 80076de:	617b      	str	r3, [r7, #20]
 80076e0:	2300      	movs	r3, #0
 80076e2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	4618      	mov	r0, r3
 80076ea:	f002 fe04 	bl	800a2f6 <SDMMC_CmdGoIdleState>
 80076ee:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d001      	beq.n	80076fa <SD_PowerON+0x2a>
  {
    return errorstate;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	e072      	b.n	80077e0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	4618      	mov	r0, r3
 8007700:	f002 fe17 	bl	800a332 <SDMMC_CmdOperCond>
 8007704:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d00d      	beq.n	8007728 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2200      	movs	r2, #0
 8007710:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	4618      	mov	r0, r3
 8007718:	f002 fded 	bl	800a2f6 <SDMMC_CmdGoIdleState>
 800771c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d004      	beq.n	800772e <SD_PowerON+0x5e>
    {
      return errorstate;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	e05b      	b.n	80077e0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2201      	movs	r2, #1
 800772c:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007732:	2b01      	cmp	r3, #1
 8007734:	d137      	bne.n	80077a6 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	2100      	movs	r1, #0
 800773c:	4618      	mov	r0, r3
 800773e:	f002 fe17 	bl	800a370 <SDMMC_CmdAppCommand>
 8007742:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d02d      	beq.n	80077a6 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800774a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800774e:	e047      	b.n	80077e0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	2100      	movs	r1, #0
 8007756:	4618      	mov	r0, r3
 8007758:	f002 fe0a 	bl	800a370 <SDMMC_CmdAppCommand>
 800775c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d001      	beq.n	8007768 <SD_PowerON+0x98>
    {
      return errorstate;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	e03b      	b.n	80077e0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	491e      	ldr	r1, [pc, #120]	@ (80077e8 <SD_PowerON+0x118>)
 800776e:	4618      	mov	r0, r3
 8007770:	f002 fe20 	bl	800a3b4 <SDMMC_CmdAppOperCommand>
 8007774:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d002      	beq.n	8007782 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800777c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007780:	e02e      	b.n	80077e0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	2100      	movs	r1, #0
 8007788:	4618      	mov	r0, r3
 800778a:	f002 fc86 	bl	800a09a <SDMMC_GetResponse>
 800778e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8007790:	697b      	ldr	r3, [r7, #20]
 8007792:	0fdb      	lsrs	r3, r3, #31
 8007794:	2b01      	cmp	r3, #1
 8007796:	d101      	bne.n	800779c <SD_PowerON+0xcc>
 8007798:	2301      	movs	r3, #1
 800779a:	e000      	b.n	800779e <SD_PowerON+0xce>
 800779c:	2300      	movs	r3, #0
 800779e:	613b      	str	r3, [r7, #16]

    count++;
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	3301      	adds	r3, #1
 80077a4:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80077ac:	4293      	cmp	r3, r2
 80077ae:	d802      	bhi.n	80077b6 <SD_PowerON+0xe6>
 80077b0:	693b      	ldr	r3, [r7, #16]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d0cc      	beq.n	8007750 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80077b6:	68bb      	ldr	r3, [r7, #8]
 80077b8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80077bc:	4293      	cmp	r3, r2
 80077be:	d902      	bls.n	80077c6 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80077c0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80077c4:	e00c      	b.n	80077e0 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d003      	beq.n	80077d8 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2201      	movs	r2, #1
 80077d4:	645a      	str	r2, [r3, #68]	@ 0x44
 80077d6:	e002      	b.n	80077de <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2200      	movs	r2, #0
 80077dc:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 80077de:	2300      	movs	r3, #0
}
 80077e0:	4618      	mov	r0, r3
 80077e2:	3718      	adds	r7, #24
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd80      	pop	{r7, pc}
 80077e8:	c1100000 	.word	0xc1100000

080077ec <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b084      	sub	sp, #16
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
 80077f4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d102      	bne.n	8007802 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80077fc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007800:	e018      	b.n	8007834 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681a      	ldr	r2, [r3, #0]
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800780a:	041b      	lsls	r3, r3, #16
 800780c:	4619      	mov	r1, r3
 800780e:	4610      	mov	r0, r2
 8007810:	f002 fe95 	bl	800a53e <SDMMC_CmdSendStatus>
 8007814:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d001      	beq.n	8007820 <SD_SendStatus+0x34>
  {
    return errorstate;
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	e009      	b.n	8007834 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	2100      	movs	r1, #0
 8007826:	4618      	mov	r0, r3
 8007828:	f002 fc37 	bl	800a09a <SDMMC_GetResponse>
 800782c:	4602      	mov	r2, r0
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8007832:	2300      	movs	r3, #0
}
 8007834:	4618      	mov	r0, r3
 8007836:	3710      	adds	r7, #16
 8007838:	46bd      	mov	sp, r7
 800783a:	bd80      	pop	{r7, pc}

0800783c <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b086      	sub	sp, #24
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007844:	2300      	movs	r3, #0
 8007846:	60fb      	str	r3, [r7, #12]
 8007848:	2300      	movs	r3, #0
 800784a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	2100      	movs	r1, #0
 8007852:	4618      	mov	r0, r3
 8007854:	f002 fc21 	bl	800a09a <SDMMC_GetResponse>
 8007858:	4603      	mov	r3, r0
 800785a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800785e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007862:	d102      	bne.n	800786a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007864:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007868:	e02f      	b.n	80078ca <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800786a:	f107 030c 	add.w	r3, r7, #12
 800786e:	4619      	mov	r1, r3
 8007870:	6878      	ldr	r0, [r7, #4]
 8007872:	f000 f879 	bl	8007968 <SD_FindSCR>
 8007876:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007878:	697b      	ldr	r3, [r7, #20]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d001      	beq.n	8007882 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	e023      	b.n	80078ca <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007882:	693b      	ldr	r3, [r7, #16]
 8007884:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007888:	2b00      	cmp	r3, #0
 800788a:	d01c      	beq.n	80078c6 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681a      	ldr	r2, [r3, #0]
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007894:	041b      	lsls	r3, r3, #16
 8007896:	4619      	mov	r1, r3
 8007898:	4610      	mov	r0, r2
 800789a:	f002 fd69 	bl	800a370 <SDMMC_CmdAppCommand>
 800789e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80078a0:	697b      	ldr	r3, [r7, #20]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d001      	beq.n	80078aa <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80078a6:	697b      	ldr	r3, [r7, #20]
 80078a8:	e00f      	b.n	80078ca <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	2102      	movs	r1, #2
 80078b0:	4618      	mov	r0, r3
 80078b2:	f002 fda3 	bl	800a3fc <SDMMC_CmdBusWidth>
 80078b6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d001      	beq.n	80078c2 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80078be:	697b      	ldr	r3, [r7, #20]
 80078c0:	e003      	b.n	80078ca <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80078c2:	2300      	movs	r3, #0
 80078c4:	e001      	b.n	80078ca <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80078c6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	3718      	adds	r7, #24
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}

080078d2 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80078d2:	b580      	push	{r7, lr}
 80078d4:	b086      	sub	sp, #24
 80078d6:	af00      	add	r7, sp, #0
 80078d8:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80078da:	2300      	movs	r3, #0
 80078dc:	60fb      	str	r3, [r7, #12]
 80078de:	2300      	movs	r3, #0
 80078e0:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	2100      	movs	r1, #0
 80078e8:	4618      	mov	r0, r3
 80078ea:	f002 fbd6 	bl	800a09a <SDMMC_GetResponse>
 80078ee:	4603      	mov	r3, r0
 80078f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80078f4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80078f8:	d102      	bne.n	8007900 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80078fa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80078fe:	e02f      	b.n	8007960 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007900:	f107 030c 	add.w	r3, r7, #12
 8007904:	4619      	mov	r1, r3
 8007906:	6878      	ldr	r0, [r7, #4]
 8007908:	f000 f82e 	bl	8007968 <SD_FindSCR>
 800790c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800790e:	697b      	ldr	r3, [r7, #20]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d001      	beq.n	8007918 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8007914:	697b      	ldr	r3, [r7, #20]
 8007916:	e023      	b.n	8007960 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007918:	693b      	ldr	r3, [r7, #16]
 800791a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800791e:	2b00      	cmp	r3, #0
 8007920:	d01c      	beq.n	800795c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681a      	ldr	r2, [r3, #0]
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800792a:	041b      	lsls	r3, r3, #16
 800792c:	4619      	mov	r1, r3
 800792e:	4610      	mov	r0, r2
 8007930:	f002 fd1e 	bl	800a370 <SDMMC_CmdAppCommand>
 8007934:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007936:	697b      	ldr	r3, [r7, #20]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d001      	beq.n	8007940 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800793c:	697b      	ldr	r3, [r7, #20]
 800793e:	e00f      	b.n	8007960 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	2100      	movs	r1, #0
 8007946:	4618      	mov	r0, r3
 8007948:	f002 fd58 	bl	800a3fc <SDMMC_CmdBusWidth>
 800794c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d001      	beq.n	8007958 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8007954:	697b      	ldr	r3, [r7, #20]
 8007956:	e003      	b.n	8007960 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007958:	2300      	movs	r3, #0
 800795a:	e001      	b.n	8007960 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800795c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8007960:	4618      	mov	r0, r3
 8007962:	3718      	adds	r7, #24
 8007964:	46bd      	mov	sp, r7
 8007966:	bd80      	pop	{r7, pc}

08007968 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8007968:	b590      	push	{r4, r7, lr}
 800796a:	b08f      	sub	sp, #60	@ 0x3c
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
 8007970:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007972:	f7fb f959 	bl	8002c28 <HAL_GetTick>
 8007976:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8007978:	2300      	movs	r3, #0
 800797a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800797c:	2300      	movs	r3, #0
 800797e:	60bb      	str	r3, [r7, #8]
 8007980:	2300      	movs	r3, #0
 8007982:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	2108      	movs	r1, #8
 800798e:	4618      	mov	r0, r3
 8007990:	f002 fbc2 	bl	800a118 <SDMMC_CmdBlockLength>
 8007994:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007998:	2b00      	cmp	r3, #0
 800799a:	d001      	beq.n	80079a0 <SD_FindSCR+0x38>
  {
    return errorstate;
 800799c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800799e:	e0b2      	b.n	8007b06 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681a      	ldr	r2, [r3, #0]
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079a8:	041b      	lsls	r3, r3, #16
 80079aa:	4619      	mov	r1, r3
 80079ac:	4610      	mov	r0, r2
 80079ae:	f002 fcdf 	bl	800a370 <SDMMC_CmdAppCommand>
 80079b2:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80079b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d001      	beq.n	80079be <SD_FindSCR+0x56>
  {
    return errorstate;
 80079ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079bc:	e0a3      	b.n	8007b06 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80079be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80079c2:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80079c4:	2308      	movs	r3, #8
 80079c6:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 80079c8:	2330      	movs	r3, #48	@ 0x30
 80079ca:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80079cc:	2302      	movs	r3, #2
 80079ce:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80079d0:	2300      	movs	r3, #0
 80079d2:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 80079d4:	2301      	movs	r3, #1
 80079d6:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f107 0210 	add.w	r2, r7, #16
 80079e0:	4611      	mov	r1, r2
 80079e2:	4618      	mov	r0, r3
 80079e4:	f002 fb6c 	bl	800a0c0 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4618      	mov	r0, r3
 80079ee:	f002 fd27 	bl	800a440 <SDMMC_CmdSendSCR>
 80079f2:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80079f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d02a      	beq.n	8007a50 <SD_FindSCR+0xe8>
  {
    return errorstate;
 80079fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079fc:	e083      	b.n	8007b06 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d00f      	beq.n	8007a2c <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6819      	ldr	r1, [r3, #0]
 8007a10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a12:	009b      	lsls	r3, r3, #2
 8007a14:	f107 0208 	add.w	r2, r7, #8
 8007a18:	18d4      	adds	r4, r2, r3
 8007a1a:	4608      	mov	r0, r1
 8007a1c:	f002 facc 	bl	8009fb8 <SDMMC_ReadFIFO>
 8007a20:	4603      	mov	r3, r0
 8007a22:	6023      	str	r3, [r4, #0]
      index++;
 8007a24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a26:	3301      	adds	r3, #1
 8007a28:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a2a:	e006      	b.n	8007a3a <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a32:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d012      	beq.n	8007a60 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8007a3a:	f7fb f8f5 	bl	8002c28 <HAL_GetTick>
 8007a3e:	4602      	mov	r2, r0
 8007a40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a42:	1ad3      	subs	r3, r2, r3
 8007a44:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007a48:	d102      	bne.n	8007a50 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8007a4a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007a4e:	e05a      	b.n	8007b06 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a56:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d0cf      	beq.n	80079fe <SD_FindSCR+0x96>
 8007a5e:	e000      	b.n	8007a62 <SD_FindSCR+0xfa>
      break;
 8007a60:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a68:	f003 0308 	and.w	r3, r3, #8
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d005      	beq.n	8007a7c <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	2208      	movs	r2, #8
 8007a76:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8007a78:	2308      	movs	r3, #8
 8007a7a:	e044      	b.n	8007b06 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a82:	f003 0302 	and.w	r3, r3, #2
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d005      	beq.n	8007a96 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	2202      	movs	r2, #2
 8007a90:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8007a92:	2302      	movs	r3, #2
 8007a94:	e037      	b.n	8007b06 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a9c:	f003 0320 	and.w	r3, r3, #32
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d005      	beq.n	8007ab0 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	2220      	movs	r2, #32
 8007aaa:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8007aac:	2320      	movs	r3, #32
 8007aae:	e02a      	b.n	8007b06 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007ab8:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	061a      	lsls	r2, r3, #24
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	021b      	lsls	r3, r3, #8
 8007ac2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007ac6:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	0a1b      	lsrs	r3, r3, #8
 8007acc:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007ad0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	0e1b      	lsrs	r3, r3, #24
 8007ad6:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ada:	601a      	str	r2, [r3, #0]
    scr++;
 8007adc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ade:	3304      	adds	r3, #4
 8007ae0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	061a      	lsls	r2, r3, #24
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	021b      	lsls	r3, r3, #8
 8007aea:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007aee:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	0a1b      	lsrs	r3, r3, #8
 8007af4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007af8:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007afa:	68bb      	ldr	r3, [r7, #8]
 8007afc:	0e1b      	lsrs	r3, r3, #24
 8007afe:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007b00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b02:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8007b04:	2300      	movs	r3, #0
}
 8007b06:	4618      	mov	r0, r3
 8007b08:	373c      	adds	r7, #60	@ 0x3c
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	bd90      	pop	{r4, r7, pc}

08007b0e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007b0e:	b580      	push	{r7, lr}
 8007b10:	b084      	sub	sp, #16
 8007b12:	af00      	add	r7, sp, #0
 8007b14:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d101      	bne.n	8007b20 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	e09d      	b.n	8007c5c <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d108      	bne.n	8007b3a <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	685b      	ldr	r3, [r3, #4]
 8007b2c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007b30:	d009      	beq.n	8007b46 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2200      	movs	r2, #0
 8007b36:	61da      	str	r2, [r3, #28]
 8007b38:	e005      	b.n	8007b46 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2200      	movs	r2, #0
 8007b44:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2200      	movs	r2, #0
 8007b4a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007b52:	b2db      	uxtb	r3, r3
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d106      	bne.n	8007b66 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007b60:	6878      	ldr	r0, [r7, #4]
 8007b62:	f7fa fa8d 	bl	8002080 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2202      	movs	r2, #2
 8007b6a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	681a      	ldr	r2, [r3, #0]
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007b7c:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	68db      	ldr	r3, [r3, #12]
 8007b82:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007b86:	d902      	bls.n	8007b8e <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007b88:	2300      	movs	r3, #0
 8007b8a:	60fb      	str	r3, [r7, #12]
 8007b8c:	e002      	b.n	8007b94 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007b8e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007b92:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	68db      	ldr	r3, [r3, #12]
 8007b98:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007b9c:	d007      	beq.n	8007bae <HAL_SPI_Init+0xa0>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	68db      	ldr	r3, [r3, #12]
 8007ba2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007ba6:	d002      	beq.n	8007bae <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2200      	movs	r2, #0
 8007bac:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	685b      	ldr	r3, [r3, #4]
 8007bb2:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	689b      	ldr	r3, [r3, #8]
 8007bba:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007bbe:	431a      	orrs	r2, r3
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	691b      	ldr	r3, [r3, #16]
 8007bc4:	f003 0302 	and.w	r3, r3, #2
 8007bc8:	431a      	orrs	r2, r3
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	695b      	ldr	r3, [r3, #20]
 8007bce:	f003 0301 	and.w	r3, r3, #1
 8007bd2:	431a      	orrs	r2, r3
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	699b      	ldr	r3, [r3, #24]
 8007bd8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007bdc:	431a      	orrs	r2, r3
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	69db      	ldr	r3, [r3, #28]
 8007be2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007be6:	431a      	orrs	r2, r3
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6a1b      	ldr	r3, [r3, #32]
 8007bec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bf0:	ea42 0103 	orr.w	r1, r2, r3
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bf8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	430a      	orrs	r2, r1
 8007c02:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	699b      	ldr	r3, [r3, #24]
 8007c08:	0c1b      	lsrs	r3, r3, #16
 8007c0a:	f003 0204 	and.w	r2, r3, #4
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c12:	f003 0310 	and.w	r3, r3, #16
 8007c16:	431a      	orrs	r2, r3
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c1c:	f003 0308 	and.w	r3, r3, #8
 8007c20:	431a      	orrs	r2, r3
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	68db      	ldr	r3, [r3, #12]
 8007c26:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007c2a:	ea42 0103 	orr.w	r1, r2, r3
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	430a      	orrs	r2, r1
 8007c3a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	69da      	ldr	r2, [r3, #28]
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007c4a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2200      	movs	r2, #0
 8007c50:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2201      	movs	r2, #1
 8007c56:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007c5a:	2300      	movs	r3, #0
}
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	3710      	adds	r7, #16
 8007c60:	46bd      	mov	sp, r7
 8007c62:	bd80      	pop	{r7, pc}

08007c64 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b08a      	sub	sp, #40	@ 0x28
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	60f8      	str	r0, [r7, #12]
 8007c6c:	60b9      	str	r1, [r7, #8]
 8007c6e:	607a      	str	r2, [r7, #4]
 8007c70:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007c72:	2301      	movs	r3, #1
 8007c74:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007c76:	2300      	movs	r3, #0
 8007c78:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007c82:	2b01      	cmp	r3, #1
 8007c84:	d101      	bne.n	8007c8a <HAL_SPI_TransmitReceive+0x26>
 8007c86:	2302      	movs	r3, #2
 8007c88:	e20a      	b.n	80080a0 <HAL_SPI_TransmitReceive+0x43c>
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2201      	movs	r2, #1
 8007c8e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007c92:	f7fa ffc9 	bl	8002c28 <HAL_GetTick>
 8007c96:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007c9e:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	685b      	ldr	r3, [r3, #4]
 8007ca4:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8007ca6:	887b      	ldrh	r3, [r7, #2]
 8007ca8:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8007caa:	887b      	ldrh	r3, [r7, #2]
 8007cac:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007cae:	7efb      	ldrb	r3, [r7, #27]
 8007cb0:	2b01      	cmp	r3, #1
 8007cb2:	d00e      	beq.n	8007cd2 <HAL_SPI_TransmitReceive+0x6e>
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007cba:	d106      	bne.n	8007cca <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	689b      	ldr	r3, [r3, #8]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d102      	bne.n	8007cca <HAL_SPI_TransmitReceive+0x66>
 8007cc4:	7efb      	ldrb	r3, [r7, #27]
 8007cc6:	2b04      	cmp	r3, #4
 8007cc8:	d003      	beq.n	8007cd2 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8007cca:	2302      	movs	r3, #2
 8007ccc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8007cd0:	e1e0      	b.n	8008094 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d005      	beq.n	8007ce4 <HAL_SPI_TransmitReceive+0x80>
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d002      	beq.n	8007ce4 <HAL_SPI_TransmitReceive+0x80>
 8007cde:	887b      	ldrh	r3, [r7, #2]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d103      	bne.n	8007cec <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8007cea:	e1d3      	b.n	8008094 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007cf2:	b2db      	uxtb	r3, r3
 8007cf4:	2b04      	cmp	r3, #4
 8007cf6:	d003      	beq.n	8007d00 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2205      	movs	r2, #5
 8007cfc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	2200      	movs	r2, #0
 8007d04:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	687a      	ldr	r2, [r7, #4]
 8007d0a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	887a      	ldrh	r2, [r7, #2]
 8007d10:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	887a      	ldrh	r2, [r7, #2]
 8007d18:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	68ba      	ldr	r2, [r7, #8]
 8007d20:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	887a      	ldrh	r2, [r7, #2]
 8007d26:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	887a      	ldrh	r2, [r7, #2]
 8007d2c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2200      	movs	r2, #0
 8007d32:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	2200      	movs	r2, #0
 8007d38:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	68db      	ldr	r3, [r3, #12]
 8007d3e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007d42:	d802      	bhi.n	8007d4a <HAL_SPI_TransmitReceive+0xe6>
 8007d44:	8a3b      	ldrh	r3, [r7, #16]
 8007d46:	2b01      	cmp	r3, #1
 8007d48:	d908      	bls.n	8007d5c <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	685a      	ldr	r2, [r3, #4]
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007d58:	605a      	str	r2, [r3, #4]
 8007d5a:	e007      	b.n	8007d6c <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	685a      	ldr	r2, [r3, #4]
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007d6a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d76:	2b40      	cmp	r3, #64	@ 0x40
 8007d78:	d007      	beq.n	8007d8a <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	681a      	ldr	r2, [r3, #0]
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007d88:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	68db      	ldr	r3, [r3, #12]
 8007d8e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007d92:	f240 8081 	bls.w	8007e98 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	685b      	ldr	r3, [r3, #4]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d002      	beq.n	8007da4 <HAL_SPI_TransmitReceive+0x140>
 8007d9e:	8a7b      	ldrh	r3, [r7, #18]
 8007da0:	2b01      	cmp	r3, #1
 8007da2:	d16d      	bne.n	8007e80 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007da8:	881a      	ldrh	r2, [r3, #0]
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007db4:	1c9a      	adds	r2, r3, #2
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007dbe:	b29b      	uxth	r3, r3
 8007dc0:	3b01      	subs	r3, #1
 8007dc2:	b29a      	uxth	r2, r3
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007dc8:	e05a      	b.n	8007e80 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	689b      	ldr	r3, [r3, #8]
 8007dd0:	f003 0302 	and.w	r3, r3, #2
 8007dd4:	2b02      	cmp	r3, #2
 8007dd6:	d11b      	bne.n	8007e10 <HAL_SPI_TransmitReceive+0x1ac>
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ddc:	b29b      	uxth	r3, r3
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d016      	beq.n	8007e10 <HAL_SPI_TransmitReceive+0x1ac>
 8007de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007de4:	2b01      	cmp	r3, #1
 8007de6:	d113      	bne.n	8007e10 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dec:	881a      	ldrh	r2, [r3, #0]
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007df8:	1c9a      	adds	r2, r3, #2
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e02:	b29b      	uxth	r3, r3
 8007e04:	3b01      	subs	r3, #1
 8007e06:	b29a      	uxth	r2, r3
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	689b      	ldr	r3, [r3, #8]
 8007e16:	f003 0301 	and.w	r3, r3, #1
 8007e1a:	2b01      	cmp	r3, #1
 8007e1c:	d11c      	bne.n	8007e58 <HAL_SPI_TransmitReceive+0x1f4>
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007e24:	b29b      	uxth	r3, r3
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d016      	beq.n	8007e58 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	68da      	ldr	r2, [r3, #12]
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e34:	b292      	uxth	r2, r2
 8007e36:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e3c:	1c9a      	adds	r2, r3, #2
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007e48:	b29b      	uxth	r3, r3
 8007e4a:	3b01      	subs	r3, #1
 8007e4c:	b29a      	uxth	r2, r3
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007e54:	2301      	movs	r3, #1
 8007e56:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007e58:	f7fa fee6 	bl	8002c28 <HAL_GetTick>
 8007e5c:	4602      	mov	r2, r0
 8007e5e:	69fb      	ldr	r3, [r7, #28]
 8007e60:	1ad3      	subs	r3, r2, r3
 8007e62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e64:	429a      	cmp	r2, r3
 8007e66:	d80b      	bhi.n	8007e80 <HAL_SPI_TransmitReceive+0x21c>
 8007e68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e6a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007e6e:	d007      	beq.n	8007e80 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8007e70:	2303      	movs	r3, #3
 8007e72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	2201      	movs	r2, #1
 8007e7a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8007e7e:	e109      	b.n	8008094 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e84:	b29b      	uxth	r3, r3
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d19f      	bne.n	8007dca <HAL_SPI_TransmitReceive+0x166>
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007e90:	b29b      	uxth	r3, r3
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d199      	bne.n	8007dca <HAL_SPI_TransmitReceive+0x166>
 8007e96:	e0e3      	b.n	8008060 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	685b      	ldr	r3, [r3, #4]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d003      	beq.n	8007ea8 <HAL_SPI_TransmitReceive+0x244>
 8007ea0:	8a7b      	ldrh	r3, [r7, #18]
 8007ea2:	2b01      	cmp	r3, #1
 8007ea4:	f040 80cf 	bne.w	8008046 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007eac:	b29b      	uxth	r3, r3
 8007eae:	2b01      	cmp	r3, #1
 8007eb0:	d912      	bls.n	8007ed8 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007eb6:	881a      	ldrh	r2, [r3, #0]
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ec2:	1c9a      	adds	r2, r3, #2
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ecc:	b29b      	uxth	r3, r3
 8007ece:	3b02      	subs	r3, #2
 8007ed0:	b29a      	uxth	r2, r3
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007ed6:	e0b6      	b.n	8008046 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	330c      	adds	r3, #12
 8007ee2:	7812      	ldrb	r2, [r2, #0]
 8007ee4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007eea:	1c5a      	adds	r2, r3, #1
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ef4:	b29b      	uxth	r3, r3
 8007ef6:	3b01      	subs	r3, #1
 8007ef8:	b29a      	uxth	r2, r3
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007efe:	e0a2      	b.n	8008046 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	689b      	ldr	r3, [r3, #8]
 8007f06:	f003 0302 	and.w	r3, r3, #2
 8007f0a:	2b02      	cmp	r3, #2
 8007f0c:	d134      	bne.n	8007f78 <HAL_SPI_TransmitReceive+0x314>
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f12:	b29b      	uxth	r3, r3
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d02f      	beq.n	8007f78 <HAL_SPI_TransmitReceive+0x314>
 8007f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f1a:	2b01      	cmp	r3, #1
 8007f1c:	d12c      	bne.n	8007f78 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f22:	b29b      	uxth	r3, r3
 8007f24:	2b01      	cmp	r3, #1
 8007f26:	d912      	bls.n	8007f4e <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f2c:	881a      	ldrh	r2, [r3, #0]
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f38:	1c9a      	adds	r2, r3, #2
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f42:	b29b      	uxth	r3, r3
 8007f44:	3b02      	subs	r3, #2
 8007f46:	b29a      	uxth	r2, r3
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007f4c:	e012      	b.n	8007f74 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	330c      	adds	r3, #12
 8007f58:	7812      	ldrb	r2, [r2, #0]
 8007f5a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f60:	1c5a      	adds	r2, r3, #1
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f6a:	b29b      	uxth	r3, r3
 8007f6c:	3b01      	subs	r3, #1
 8007f6e:	b29a      	uxth	r2, r3
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007f74:	2300      	movs	r3, #0
 8007f76:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	689b      	ldr	r3, [r3, #8]
 8007f7e:	f003 0301 	and.w	r3, r3, #1
 8007f82:	2b01      	cmp	r3, #1
 8007f84:	d148      	bne.n	8008018 <HAL_SPI_TransmitReceive+0x3b4>
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007f8c:	b29b      	uxth	r3, r3
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d042      	beq.n	8008018 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007f98:	b29b      	uxth	r3, r3
 8007f9a:	2b01      	cmp	r3, #1
 8007f9c:	d923      	bls.n	8007fe6 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	68da      	ldr	r2, [r3, #12]
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fa8:	b292      	uxth	r2, r2
 8007faa:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fb0:	1c9a      	adds	r2, r3, #2
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007fbc:	b29b      	uxth	r3, r3
 8007fbe:	3b02      	subs	r3, #2
 8007fc0:	b29a      	uxth	r2, r3
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007fce:	b29b      	uxth	r3, r3
 8007fd0:	2b01      	cmp	r3, #1
 8007fd2:	d81f      	bhi.n	8008014 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	685a      	ldr	r2, [r3, #4]
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007fe2:	605a      	str	r2, [r3, #4]
 8007fe4:	e016      	b.n	8008014 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f103 020c 	add.w	r2, r3, #12
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ff2:	7812      	ldrb	r2, [r2, #0]
 8007ff4:	b2d2      	uxtb	r2, r2
 8007ff6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ffc:	1c5a      	adds	r2, r3, #1
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008008:	b29b      	uxth	r3, r3
 800800a:	3b01      	subs	r3, #1
 800800c:	b29a      	uxth	r2, r3
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008014:	2301      	movs	r3, #1
 8008016:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008018:	f7fa fe06 	bl	8002c28 <HAL_GetTick>
 800801c:	4602      	mov	r2, r0
 800801e:	69fb      	ldr	r3, [r7, #28]
 8008020:	1ad3      	subs	r3, r2, r3
 8008022:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008024:	429a      	cmp	r2, r3
 8008026:	d803      	bhi.n	8008030 <HAL_SPI_TransmitReceive+0x3cc>
 8008028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800802a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800802e:	d102      	bne.n	8008036 <HAL_SPI_TransmitReceive+0x3d2>
 8008030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008032:	2b00      	cmp	r3, #0
 8008034:	d107      	bne.n	8008046 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8008036:	2303      	movs	r3, #3
 8008038:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	2201      	movs	r2, #1
 8008040:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8008044:	e026      	b.n	8008094 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800804a:	b29b      	uxth	r3, r3
 800804c:	2b00      	cmp	r3, #0
 800804e:	f47f af57 	bne.w	8007f00 <HAL_SPI_TransmitReceive+0x29c>
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008058:	b29b      	uxth	r3, r3
 800805a:	2b00      	cmp	r3, #0
 800805c:	f47f af50 	bne.w	8007f00 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008060:	69fa      	ldr	r2, [r7, #28]
 8008062:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008064:	68f8      	ldr	r0, [r7, #12]
 8008066:	f000 f93d 	bl	80082e4 <SPI_EndRxTxTransaction>
 800806a:	4603      	mov	r3, r0
 800806c:	2b00      	cmp	r3, #0
 800806e:	d005      	beq.n	800807c <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8008070:	2301      	movs	r3, #1
 8008072:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	2220      	movs	r2, #32
 800807a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008080:	2b00      	cmp	r3, #0
 8008082:	d003      	beq.n	800808c <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8008084:	2301      	movs	r3, #1
 8008086:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800808a:	e003      	b.n	8008094 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	2201      	movs	r2, #1
 8008090:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	2200      	movs	r2, #0
 8008098:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800809c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 80080a0:	4618      	mov	r0, r3
 80080a2:	3728      	adds	r7, #40	@ 0x28
 80080a4:	46bd      	mov	sp, r7
 80080a6:	bd80      	pop	{r7, pc}

080080a8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b088      	sub	sp, #32
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	60f8      	str	r0, [r7, #12]
 80080b0:	60b9      	str	r1, [r7, #8]
 80080b2:	603b      	str	r3, [r7, #0]
 80080b4:	4613      	mov	r3, r2
 80080b6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80080b8:	f7fa fdb6 	bl	8002c28 <HAL_GetTick>
 80080bc:	4602      	mov	r2, r0
 80080be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080c0:	1a9b      	subs	r3, r3, r2
 80080c2:	683a      	ldr	r2, [r7, #0]
 80080c4:	4413      	add	r3, r2
 80080c6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80080c8:	f7fa fdae 	bl	8002c28 <HAL_GetTick>
 80080cc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80080ce:	4b39      	ldr	r3, [pc, #228]	@ (80081b4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	015b      	lsls	r3, r3, #5
 80080d4:	0d1b      	lsrs	r3, r3, #20
 80080d6:	69fa      	ldr	r2, [r7, #28]
 80080d8:	fb02 f303 	mul.w	r3, r2, r3
 80080dc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80080de:	e054      	b.n	800818a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80080e0:	683b      	ldr	r3, [r7, #0]
 80080e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80080e6:	d050      	beq.n	800818a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80080e8:	f7fa fd9e 	bl	8002c28 <HAL_GetTick>
 80080ec:	4602      	mov	r2, r0
 80080ee:	69bb      	ldr	r3, [r7, #24]
 80080f0:	1ad3      	subs	r3, r2, r3
 80080f2:	69fa      	ldr	r2, [r7, #28]
 80080f4:	429a      	cmp	r2, r3
 80080f6:	d902      	bls.n	80080fe <SPI_WaitFlagStateUntilTimeout+0x56>
 80080f8:	69fb      	ldr	r3, [r7, #28]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d13d      	bne.n	800817a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	685a      	ldr	r2, [r3, #4]
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800810c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	685b      	ldr	r3, [r3, #4]
 8008112:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008116:	d111      	bne.n	800813c <SPI_WaitFlagStateUntilTimeout+0x94>
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	689b      	ldr	r3, [r3, #8]
 800811c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008120:	d004      	beq.n	800812c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	689b      	ldr	r3, [r3, #8]
 8008126:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800812a:	d107      	bne.n	800813c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	681a      	ldr	r2, [r3, #0]
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800813a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008140:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008144:	d10f      	bne.n	8008166 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	681a      	ldr	r2, [r3, #0]
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008154:	601a      	str	r2, [r3, #0]
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	681a      	ldr	r2, [r3, #0]
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008164:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	2201      	movs	r2, #1
 800816a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	2200      	movs	r2, #0
 8008172:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008176:	2303      	movs	r3, #3
 8008178:	e017      	b.n	80081aa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800817a:	697b      	ldr	r3, [r7, #20]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d101      	bne.n	8008184 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008180:	2300      	movs	r3, #0
 8008182:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008184:	697b      	ldr	r3, [r7, #20]
 8008186:	3b01      	subs	r3, #1
 8008188:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	689a      	ldr	r2, [r3, #8]
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	4013      	ands	r3, r2
 8008194:	68ba      	ldr	r2, [r7, #8]
 8008196:	429a      	cmp	r2, r3
 8008198:	bf0c      	ite	eq
 800819a:	2301      	moveq	r3, #1
 800819c:	2300      	movne	r3, #0
 800819e:	b2db      	uxtb	r3, r3
 80081a0:	461a      	mov	r2, r3
 80081a2:	79fb      	ldrb	r3, [r7, #7]
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d19b      	bne.n	80080e0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80081a8:	2300      	movs	r3, #0
}
 80081aa:	4618      	mov	r0, r3
 80081ac:	3720      	adds	r7, #32
 80081ae:	46bd      	mov	sp, r7
 80081b0:	bd80      	pop	{r7, pc}
 80081b2:	bf00      	nop
 80081b4:	20000000 	.word	0x20000000

080081b8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b08a      	sub	sp, #40	@ 0x28
 80081bc:	af00      	add	r7, sp, #0
 80081be:	60f8      	str	r0, [r7, #12]
 80081c0:	60b9      	str	r1, [r7, #8]
 80081c2:	607a      	str	r2, [r7, #4]
 80081c4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80081c6:	2300      	movs	r3, #0
 80081c8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80081ca:	f7fa fd2d 	bl	8002c28 <HAL_GetTick>
 80081ce:	4602      	mov	r2, r0
 80081d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081d2:	1a9b      	subs	r3, r3, r2
 80081d4:	683a      	ldr	r2, [r7, #0]
 80081d6:	4413      	add	r3, r2
 80081d8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80081da:	f7fa fd25 	bl	8002c28 <HAL_GetTick>
 80081de:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	330c      	adds	r3, #12
 80081e6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80081e8:	4b3d      	ldr	r3, [pc, #244]	@ (80082e0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80081ea:	681a      	ldr	r2, [r3, #0]
 80081ec:	4613      	mov	r3, r2
 80081ee:	009b      	lsls	r3, r3, #2
 80081f0:	4413      	add	r3, r2
 80081f2:	00da      	lsls	r2, r3, #3
 80081f4:	1ad3      	subs	r3, r2, r3
 80081f6:	0d1b      	lsrs	r3, r3, #20
 80081f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081fa:	fb02 f303 	mul.w	r3, r2, r3
 80081fe:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008200:	e060      	b.n	80082c4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008202:	68bb      	ldr	r3, [r7, #8]
 8008204:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008208:	d107      	bne.n	800821a <SPI_WaitFifoStateUntilTimeout+0x62>
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d104      	bne.n	800821a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008210:	69fb      	ldr	r3, [r7, #28]
 8008212:	781b      	ldrb	r3, [r3, #0]
 8008214:	b2db      	uxtb	r3, r3
 8008216:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008218:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008220:	d050      	beq.n	80082c4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008222:	f7fa fd01 	bl	8002c28 <HAL_GetTick>
 8008226:	4602      	mov	r2, r0
 8008228:	6a3b      	ldr	r3, [r7, #32]
 800822a:	1ad3      	subs	r3, r2, r3
 800822c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800822e:	429a      	cmp	r2, r3
 8008230:	d902      	bls.n	8008238 <SPI_WaitFifoStateUntilTimeout+0x80>
 8008232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008234:	2b00      	cmp	r3, #0
 8008236:	d13d      	bne.n	80082b4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	685a      	ldr	r2, [r3, #4]
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008246:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	685b      	ldr	r3, [r3, #4]
 800824c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008250:	d111      	bne.n	8008276 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	689b      	ldr	r3, [r3, #8]
 8008256:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800825a:	d004      	beq.n	8008266 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	689b      	ldr	r3, [r3, #8]
 8008260:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008264:	d107      	bne.n	8008276 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	681a      	ldr	r2, [r3, #0]
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008274:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800827a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800827e:	d10f      	bne.n	80082a0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	681a      	ldr	r2, [r3, #0]
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800828e:	601a      	str	r2, [r3, #0]
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	681a      	ldr	r2, [r3, #0]
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800829e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	2201      	movs	r2, #1
 80082a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	2200      	movs	r2, #0
 80082ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80082b0:	2303      	movs	r3, #3
 80082b2:	e010      	b.n	80082d6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80082b4:	69bb      	ldr	r3, [r7, #24]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d101      	bne.n	80082be <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80082ba:	2300      	movs	r3, #0
 80082bc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80082be:	69bb      	ldr	r3, [r7, #24]
 80082c0:	3b01      	subs	r3, #1
 80082c2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	689a      	ldr	r2, [r3, #8]
 80082ca:	68bb      	ldr	r3, [r7, #8]
 80082cc:	4013      	ands	r3, r2
 80082ce:	687a      	ldr	r2, [r7, #4]
 80082d0:	429a      	cmp	r2, r3
 80082d2:	d196      	bne.n	8008202 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80082d4:	2300      	movs	r3, #0
}
 80082d6:	4618      	mov	r0, r3
 80082d8:	3728      	adds	r7, #40	@ 0x28
 80082da:	46bd      	mov	sp, r7
 80082dc:	bd80      	pop	{r7, pc}
 80082de:	bf00      	nop
 80082e0:	20000000 	.word	0x20000000

080082e4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b088      	sub	sp, #32
 80082e8:	af02      	add	r7, sp, #8
 80082ea:	60f8      	str	r0, [r7, #12]
 80082ec:	60b9      	str	r1, [r7, #8]
 80082ee:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	9300      	str	r3, [sp, #0]
 80082f4:	68bb      	ldr	r3, [r7, #8]
 80082f6:	2200      	movs	r2, #0
 80082f8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80082fc:	68f8      	ldr	r0, [r7, #12]
 80082fe:	f7ff ff5b 	bl	80081b8 <SPI_WaitFifoStateUntilTimeout>
 8008302:	4603      	mov	r3, r0
 8008304:	2b00      	cmp	r3, #0
 8008306:	d007      	beq.n	8008318 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800830c:	f043 0220 	orr.w	r2, r3, #32
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008314:	2303      	movs	r3, #3
 8008316:	e046      	b.n	80083a6 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008318:	4b25      	ldr	r3, [pc, #148]	@ (80083b0 <SPI_EndRxTxTransaction+0xcc>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	4a25      	ldr	r2, [pc, #148]	@ (80083b4 <SPI_EndRxTxTransaction+0xd0>)
 800831e:	fba2 2303 	umull	r2, r3, r2, r3
 8008322:	0d5b      	lsrs	r3, r3, #21
 8008324:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008328:	fb02 f303 	mul.w	r3, r2, r3
 800832c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	685b      	ldr	r3, [r3, #4]
 8008332:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008336:	d112      	bne.n	800835e <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	9300      	str	r3, [sp, #0]
 800833c:	68bb      	ldr	r3, [r7, #8]
 800833e:	2200      	movs	r2, #0
 8008340:	2180      	movs	r1, #128	@ 0x80
 8008342:	68f8      	ldr	r0, [r7, #12]
 8008344:	f7ff feb0 	bl	80080a8 <SPI_WaitFlagStateUntilTimeout>
 8008348:	4603      	mov	r3, r0
 800834a:	2b00      	cmp	r3, #0
 800834c:	d016      	beq.n	800837c <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008352:	f043 0220 	orr.w	r2, r3, #32
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800835a:	2303      	movs	r3, #3
 800835c:	e023      	b.n	80083a6 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800835e:	697b      	ldr	r3, [r7, #20]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d00a      	beq.n	800837a <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8008364:	697b      	ldr	r3, [r7, #20]
 8008366:	3b01      	subs	r3, #1
 8008368:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	689b      	ldr	r3, [r3, #8]
 8008370:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008374:	2b80      	cmp	r3, #128	@ 0x80
 8008376:	d0f2      	beq.n	800835e <SPI_EndRxTxTransaction+0x7a>
 8008378:	e000      	b.n	800837c <SPI_EndRxTxTransaction+0x98>
        break;
 800837a:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	9300      	str	r3, [sp, #0]
 8008380:	68bb      	ldr	r3, [r7, #8]
 8008382:	2200      	movs	r2, #0
 8008384:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008388:	68f8      	ldr	r0, [r7, #12]
 800838a:	f7ff ff15 	bl	80081b8 <SPI_WaitFifoStateUntilTimeout>
 800838e:	4603      	mov	r3, r0
 8008390:	2b00      	cmp	r3, #0
 8008392:	d007      	beq.n	80083a4 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008398:	f043 0220 	orr.w	r2, r3, #32
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80083a0:	2303      	movs	r3, #3
 80083a2:	e000      	b.n	80083a6 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 80083a4:	2300      	movs	r3, #0
}
 80083a6:	4618      	mov	r0, r3
 80083a8:	3718      	adds	r7, #24
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bd80      	pop	{r7, pc}
 80083ae:	bf00      	nop
 80083b0:	20000000 	.word	0x20000000
 80083b4:	165e9f81 	.word	0x165e9f81

080083b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b082      	sub	sp, #8
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d101      	bne.n	80083ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80083c6:	2301      	movs	r3, #1
 80083c8:	e049      	b.n	800845e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80083d0:	b2db      	uxtb	r3, r3
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d106      	bne.n	80083e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2200      	movs	r2, #0
 80083da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f7f9 ff36 	bl	8002250 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2202      	movs	r2, #2
 80083e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681a      	ldr	r2, [r3, #0]
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	3304      	adds	r3, #4
 80083f4:	4619      	mov	r1, r3
 80083f6:	4610      	mov	r0, r2
 80083f8:	f000 fa6a 	bl	80088d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2201      	movs	r2, #1
 8008400:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2201      	movs	r2, #1
 8008408:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2201      	movs	r2, #1
 8008410:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2201      	movs	r2, #1
 8008418:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2201      	movs	r2, #1
 8008420:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2201      	movs	r2, #1
 8008428:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2201      	movs	r2, #1
 8008430:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2201      	movs	r2, #1
 8008438:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2201      	movs	r2, #1
 8008440:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2201      	movs	r2, #1
 8008448:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2201      	movs	r2, #1
 8008450:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2201      	movs	r2, #1
 8008458:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800845c:	2300      	movs	r3, #0
}
 800845e:	4618      	mov	r0, r3
 8008460:	3708      	adds	r7, #8
 8008462:	46bd      	mov	sp, r7
 8008464:	bd80      	pop	{r7, pc}

08008466 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008466:	b580      	push	{r7, lr}
 8008468:	b082      	sub	sp, #8
 800846a:	af00      	add	r7, sp, #0
 800846c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d101      	bne.n	8008478 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008474:	2301      	movs	r3, #1
 8008476:	e049      	b.n	800850c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800847e:	b2db      	uxtb	r3, r3
 8008480:	2b00      	cmp	r3, #0
 8008482:	d106      	bne.n	8008492 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2200      	movs	r2, #0
 8008488:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800848c:	6878      	ldr	r0, [r7, #4]
 800848e:	f7f9 fe8b 	bl	80021a8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2202      	movs	r2, #2
 8008496:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681a      	ldr	r2, [r3, #0]
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	3304      	adds	r3, #4
 80084a2:	4619      	mov	r1, r3
 80084a4:	4610      	mov	r0, r2
 80084a6:	f000 fa13 	bl	80088d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2201      	movs	r2, #1
 80084ae:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2201      	movs	r2, #1
 80084b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2201      	movs	r2, #1
 80084be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2201      	movs	r2, #1
 80084c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2201      	movs	r2, #1
 80084ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2201      	movs	r2, #1
 80084d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2201      	movs	r2, #1
 80084de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2201      	movs	r2, #1
 80084e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2201      	movs	r2, #1
 80084ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	2201      	movs	r2, #1
 80084f6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2201      	movs	r2, #1
 80084fe:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2201      	movs	r2, #1
 8008506:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800850a:	2300      	movs	r3, #0
}
 800850c:	4618      	mov	r0, r3
 800850e:	3708      	adds	r7, #8
 8008510:	46bd      	mov	sp, r7
 8008512:	bd80      	pop	{r7, pc}

08008514 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b086      	sub	sp, #24
 8008518:	af00      	add	r7, sp, #0
 800851a:	60f8      	str	r0, [r7, #12]
 800851c:	60b9      	str	r1, [r7, #8]
 800851e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008520:	2300      	movs	r3, #0
 8008522:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800852a:	2b01      	cmp	r3, #1
 800852c:	d101      	bne.n	8008532 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800852e:	2302      	movs	r3, #2
 8008530:	e0ff      	b.n	8008732 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	2201      	movs	r2, #1
 8008536:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2b14      	cmp	r3, #20
 800853e:	f200 80f0 	bhi.w	8008722 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008542:	a201      	add	r2, pc, #4	@ (adr r2, 8008548 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008548:	0800859d 	.word	0x0800859d
 800854c:	08008723 	.word	0x08008723
 8008550:	08008723 	.word	0x08008723
 8008554:	08008723 	.word	0x08008723
 8008558:	080085dd 	.word	0x080085dd
 800855c:	08008723 	.word	0x08008723
 8008560:	08008723 	.word	0x08008723
 8008564:	08008723 	.word	0x08008723
 8008568:	0800861f 	.word	0x0800861f
 800856c:	08008723 	.word	0x08008723
 8008570:	08008723 	.word	0x08008723
 8008574:	08008723 	.word	0x08008723
 8008578:	0800865f 	.word	0x0800865f
 800857c:	08008723 	.word	0x08008723
 8008580:	08008723 	.word	0x08008723
 8008584:	08008723 	.word	0x08008723
 8008588:	080086a1 	.word	0x080086a1
 800858c:	08008723 	.word	0x08008723
 8008590:	08008723 	.word	0x08008723
 8008594:	08008723 	.word	0x08008723
 8008598:	080086e1 	.word	0x080086e1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	68b9      	ldr	r1, [r7, #8]
 80085a2:	4618      	mov	r0, r3
 80085a4:	f000 fa40 	bl	8008a28 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	699a      	ldr	r2, [r3, #24]
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f042 0208 	orr.w	r2, r2, #8
 80085b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	699a      	ldr	r2, [r3, #24]
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f022 0204 	bic.w	r2, r2, #4
 80085c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	6999      	ldr	r1, [r3, #24]
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	691a      	ldr	r2, [r3, #16]
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	430a      	orrs	r2, r1
 80085d8:	619a      	str	r2, [r3, #24]
      break;
 80085da:	e0a5      	b.n	8008728 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	68b9      	ldr	r1, [r7, #8]
 80085e2:	4618      	mov	r0, r3
 80085e4:	f000 fa92 	bl	8008b0c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	699a      	ldr	r2, [r3, #24]
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80085f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	699a      	ldr	r2, [r3, #24]
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008606:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	6999      	ldr	r1, [r3, #24]
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	691b      	ldr	r3, [r3, #16]
 8008612:	021a      	lsls	r2, r3, #8
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	430a      	orrs	r2, r1
 800861a:	619a      	str	r2, [r3, #24]
      break;
 800861c:	e084      	b.n	8008728 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	68b9      	ldr	r1, [r7, #8]
 8008624:	4618      	mov	r0, r3
 8008626:	f000 fae9 	bl	8008bfc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	69da      	ldr	r2, [r3, #28]
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	f042 0208 	orr.w	r2, r2, #8
 8008638:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	69da      	ldr	r2, [r3, #28]
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	f022 0204 	bic.w	r2, r2, #4
 8008648:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	69d9      	ldr	r1, [r3, #28]
 8008650:	68bb      	ldr	r3, [r7, #8]
 8008652:	691a      	ldr	r2, [r3, #16]
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	430a      	orrs	r2, r1
 800865a:	61da      	str	r2, [r3, #28]
      break;
 800865c:	e064      	b.n	8008728 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	68b9      	ldr	r1, [r7, #8]
 8008664:	4618      	mov	r0, r3
 8008666:	f000 fb3f 	bl	8008ce8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	69da      	ldr	r2, [r3, #28]
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008678:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	69da      	ldr	r2, [r3, #28]
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008688:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	69d9      	ldr	r1, [r3, #28]
 8008690:	68bb      	ldr	r3, [r7, #8]
 8008692:	691b      	ldr	r3, [r3, #16]
 8008694:	021a      	lsls	r2, r3, #8
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	430a      	orrs	r2, r1
 800869c:	61da      	str	r2, [r3, #28]
      break;
 800869e:	e043      	b.n	8008728 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	68b9      	ldr	r1, [r7, #8]
 80086a6:	4618      	mov	r0, r3
 80086a8:	f000 fb76 	bl	8008d98 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f042 0208 	orr.w	r2, r2, #8
 80086ba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f022 0204 	bic.w	r2, r2, #4
 80086ca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80086d2:	68bb      	ldr	r3, [r7, #8]
 80086d4:	691a      	ldr	r2, [r3, #16]
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	430a      	orrs	r2, r1
 80086dc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80086de:	e023      	b.n	8008728 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	68b9      	ldr	r1, [r7, #8]
 80086e6:	4618      	mov	r0, r3
 80086e8:	f000 fba8 	bl	8008e3c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80086fa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800870a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008712:	68bb      	ldr	r3, [r7, #8]
 8008714:	691b      	ldr	r3, [r3, #16]
 8008716:	021a      	lsls	r2, r3, #8
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	430a      	orrs	r2, r1
 800871e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008720:	e002      	b.n	8008728 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008722:	2301      	movs	r3, #1
 8008724:	75fb      	strb	r3, [r7, #23]
      break;
 8008726:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	2200      	movs	r2, #0
 800872c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008730:	7dfb      	ldrb	r3, [r7, #23]
}
 8008732:	4618      	mov	r0, r3
 8008734:	3718      	adds	r7, #24
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}
 800873a:	bf00      	nop

0800873c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800873c:	b580      	push	{r7, lr}
 800873e:	b084      	sub	sp, #16
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
 8008744:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008746:	2300      	movs	r3, #0
 8008748:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008750:	2b01      	cmp	r3, #1
 8008752:	d101      	bne.n	8008758 <HAL_TIM_ConfigClockSource+0x1c>
 8008754:	2302      	movs	r3, #2
 8008756:	e0b4      	b.n	80088c2 <HAL_TIM_ConfigClockSource+0x186>
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2201      	movs	r2, #1
 800875c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2202      	movs	r2, #2
 8008764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	689b      	ldr	r3, [r3, #8]
 800876e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008770:	68ba      	ldr	r2, [r7, #8]
 8008772:	4b56      	ldr	r3, [pc, #344]	@ (80088cc <HAL_TIM_ConfigClockSource+0x190>)
 8008774:	4013      	ands	r3, r2
 8008776:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008778:	68bb      	ldr	r3, [r7, #8]
 800877a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800877e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	68ba      	ldr	r2, [r7, #8]
 8008786:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008790:	d03e      	beq.n	8008810 <HAL_TIM_ConfigClockSource+0xd4>
 8008792:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008796:	f200 8087 	bhi.w	80088a8 <HAL_TIM_ConfigClockSource+0x16c>
 800879a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800879e:	f000 8086 	beq.w	80088ae <HAL_TIM_ConfigClockSource+0x172>
 80087a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087a6:	d87f      	bhi.n	80088a8 <HAL_TIM_ConfigClockSource+0x16c>
 80087a8:	2b70      	cmp	r3, #112	@ 0x70
 80087aa:	d01a      	beq.n	80087e2 <HAL_TIM_ConfigClockSource+0xa6>
 80087ac:	2b70      	cmp	r3, #112	@ 0x70
 80087ae:	d87b      	bhi.n	80088a8 <HAL_TIM_ConfigClockSource+0x16c>
 80087b0:	2b60      	cmp	r3, #96	@ 0x60
 80087b2:	d050      	beq.n	8008856 <HAL_TIM_ConfigClockSource+0x11a>
 80087b4:	2b60      	cmp	r3, #96	@ 0x60
 80087b6:	d877      	bhi.n	80088a8 <HAL_TIM_ConfigClockSource+0x16c>
 80087b8:	2b50      	cmp	r3, #80	@ 0x50
 80087ba:	d03c      	beq.n	8008836 <HAL_TIM_ConfigClockSource+0xfa>
 80087bc:	2b50      	cmp	r3, #80	@ 0x50
 80087be:	d873      	bhi.n	80088a8 <HAL_TIM_ConfigClockSource+0x16c>
 80087c0:	2b40      	cmp	r3, #64	@ 0x40
 80087c2:	d058      	beq.n	8008876 <HAL_TIM_ConfigClockSource+0x13a>
 80087c4:	2b40      	cmp	r3, #64	@ 0x40
 80087c6:	d86f      	bhi.n	80088a8 <HAL_TIM_ConfigClockSource+0x16c>
 80087c8:	2b30      	cmp	r3, #48	@ 0x30
 80087ca:	d064      	beq.n	8008896 <HAL_TIM_ConfigClockSource+0x15a>
 80087cc:	2b30      	cmp	r3, #48	@ 0x30
 80087ce:	d86b      	bhi.n	80088a8 <HAL_TIM_ConfigClockSource+0x16c>
 80087d0:	2b20      	cmp	r3, #32
 80087d2:	d060      	beq.n	8008896 <HAL_TIM_ConfigClockSource+0x15a>
 80087d4:	2b20      	cmp	r3, #32
 80087d6:	d867      	bhi.n	80088a8 <HAL_TIM_ConfigClockSource+0x16c>
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d05c      	beq.n	8008896 <HAL_TIM_ConfigClockSource+0x15a>
 80087dc:	2b10      	cmp	r3, #16
 80087de:	d05a      	beq.n	8008896 <HAL_TIM_ConfigClockSource+0x15a>
 80087e0:	e062      	b.n	80088a8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80087e6:	683b      	ldr	r3, [r7, #0]
 80087e8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80087f2:	f000 fbf1 	bl	8008fd8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	689b      	ldr	r3, [r3, #8]
 80087fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80087fe:	68bb      	ldr	r3, [r7, #8]
 8008800:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008804:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	68ba      	ldr	r2, [r7, #8]
 800880c:	609a      	str	r2, [r3, #8]
      break;
 800880e:	e04f      	b.n	80088b0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008814:	683b      	ldr	r3, [r7, #0]
 8008816:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008820:	f000 fbda 	bl	8008fd8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	689a      	ldr	r2, [r3, #8]
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008832:	609a      	str	r2, [r3, #8]
      break;
 8008834:	e03c      	b.n	80088b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800883e:	683b      	ldr	r3, [r7, #0]
 8008840:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008842:	461a      	mov	r2, r3
 8008844:	f000 fb4e 	bl	8008ee4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	2150      	movs	r1, #80	@ 0x50
 800884e:	4618      	mov	r0, r3
 8008850:	f000 fba7 	bl	8008fa2 <TIM_ITRx_SetConfig>
      break;
 8008854:	e02c      	b.n	80088b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008862:	461a      	mov	r2, r3
 8008864:	f000 fb6d 	bl	8008f42 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	2160      	movs	r1, #96	@ 0x60
 800886e:	4618      	mov	r0, r3
 8008870:	f000 fb97 	bl	8008fa2 <TIM_ITRx_SetConfig>
      break;
 8008874:	e01c      	b.n	80088b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008882:	461a      	mov	r2, r3
 8008884:	f000 fb2e 	bl	8008ee4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	2140      	movs	r1, #64	@ 0x40
 800888e:	4618      	mov	r0, r3
 8008890:	f000 fb87 	bl	8008fa2 <TIM_ITRx_SetConfig>
      break;
 8008894:	e00c      	b.n	80088b0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681a      	ldr	r2, [r3, #0]
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	4619      	mov	r1, r3
 80088a0:	4610      	mov	r0, r2
 80088a2:	f000 fb7e 	bl	8008fa2 <TIM_ITRx_SetConfig>
      break;
 80088a6:	e003      	b.n	80088b0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80088a8:	2301      	movs	r3, #1
 80088aa:	73fb      	strb	r3, [r7, #15]
      break;
 80088ac:	e000      	b.n	80088b0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80088ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	2201      	movs	r2, #1
 80088b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2200      	movs	r2, #0
 80088bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80088c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80088c2:	4618      	mov	r0, r3
 80088c4:	3710      	adds	r7, #16
 80088c6:	46bd      	mov	sp, r7
 80088c8:	bd80      	pop	{r7, pc}
 80088ca:	bf00      	nop
 80088cc:	fffeff88 	.word	0xfffeff88

080088d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80088d0:	b480      	push	{r7}
 80088d2:	b085      	sub	sp, #20
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
 80088d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	4a46      	ldr	r2, [pc, #280]	@ (80089fc <TIM_Base_SetConfig+0x12c>)
 80088e4:	4293      	cmp	r3, r2
 80088e6:	d013      	beq.n	8008910 <TIM_Base_SetConfig+0x40>
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088ee:	d00f      	beq.n	8008910 <TIM_Base_SetConfig+0x40>
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	4a43      	ldr	r2, [pc, #268]	@ (8008a00 <TIM_Base_SetConfig+0x130>)
 80088f4:	4293      	cmp	r3, r2
 80088f6:	d00b      	beq.n	8008910 <TIM_Base_SetConfig+0x40>
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	4a42      	ldr	r2, [pc, #264]	@ (8008a04 <TIM_Base_SetConfig+0x134>)
 80088fc:	4293      	cmp	r3, r2
 80088fe:	d007      	beq.n	8008910 <TIM_Base_SetConfig+0x40>
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	4a41      	ldr	r2, [pc, #260]	@ (8008a08 <TIM_Base_SetConfig+0x138>)
 8008904:	4293      	cmp	r3, r2
 8008906:	d003      	beq.n	8008910 <TIM_Base_SetConfig+0x40>
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	4a40      	ldr	r2, [pc, #256]	@ (8008a0c <TIM_Base_SetConfig+0x13c>)
 800890c:	4293      	cmp	r3, r2
 800890e:	d108      	bne.n	8008922 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008916:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008918:	683b      	ldr	r3, [r7, #0]
 800891a:	685b      	ldr	r3, [r3, #4]
 800891c:	68fa      	ldr	r2, [r7, #12]
 800891e:	4313      	orrs	r3, r2
 8008920:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	4a35      	ldr	r2, [pc, #212]	@ (80089fc <TIM_Base_SetConfig+0x12c>)
 8008926:	4293      	cmp	r3, r2
 8008928:	d02b      	beq.n	8008982 <TIM_Base_SetConfig+0xb2>
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008930:	d027      	beq.n	8008982 <TIM_Base_SetConfig+0xb2>
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	4a32      	ldr	r2, [pc, #200]	@ (8008a00 <TIM_Base_SetConfig+0x130>)
 8008936:	4293      	cmp	r3, r2
 8008938:	d023      	beq.n	8008982 <TIM_Base_SetConfig+0xb2>
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	4a31      	ldr	r2, [pc, #196]	@ (8008a04 <TIM_Base_SetConfig+0x134>)
 800893e:	4293      	cmp	r3, r2
 8008940:	d01f      	beq.n	8008982 <TIM_Base_SetConfig+0xb2>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	4a30      	ldr	r2, [pc, #192]	@ (8008a08 <TIM_Base_SetConfig+0x138>)
 8008946:	4293      	cmp	r3, r2
 8008948:	d01b      	beq.n	8008982 <TIM_Base_SetConfig+0xb2>
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	4a2f      	ldr	r2, [pc, #188]	@ (8008a0c <TIM_Base_SetConfig+0x13c>)
 800894e:	4293      	cmp	r3, r2
 8008950:	d017      	beq.n	8008982 <TIM_Base_SetConfig+0xb2>
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	4a2e      	ldr	r2, [pc, #184]	@ (8008a10 <TIM_Base_SetConfig+0x140>)
 8008956:	4293      	cmp	r3, r2
 8008958:	d013      	beq.n	8008982 <TIM_Base_SetConfig+0xb2>
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	4a2d      	ldr	r2, [pc, #180]	@ (8008a14 <TIM_Base_SetConfig+0x144>)
 800895e:	4293      	cmp	r3, r2
 8008960:	d00f      	beq.n	8008982 <TIM_Base_SetConfig+0xb2>
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	4a2c      	ldr	r2, [pc, #176]	@ (8008a18 <TIM_Base_SetConfig+0x148>)
 8008966:	4293      	cmp	r3, r2
 8008968:	d00b      	beq.n	8008982 <TIM_Base_SetConfig+0xb2>
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	4a2b      	ldr	r2, [pc, #172]	@ (8008a1c <TIM_Base_SetConfig+0x14c>)
 800896e:	4293      	cmp	r3, r2
 8008970:	d007      	beq.n	8008982 <TIM_Base_SetConfig+0xb2>
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	4a2a      	ldr	r2, [pc, #168]	@ (8008a20 <TIM_Base_SetConfig+0x150>)
 8008976:	4293      	cmp	r3, r2
 8008978:	d003      	beq.n	8008982 <TIM_Base_SetConfig+0xb2>
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	4a29      	ldr	r2, [pc, #164]	@ (8008a24 <TIM_Base_SetConfig+0x154>)
 800897e:	4293      	cmp	r3, r2
 8008980:	d108      	bne.n	8008994 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008988:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	68db      	ldr	r3, [r3, #12]
 800898e:	68fa      	ldr	r2, [r7, #12]
 8008990:	4313      	orrs	r3, r2
 8008992:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	695b      	ldr	r3, [r3, #20]
 800899e:	4313      	orrs	r3, r2
 80089a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	68fa      	ldr	r2, [r7, #12]
 80089a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	689a      	ldr	r2, [r3, #8]
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	681a      	ldr	r2, [r3, #0]
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	4a10      	ldr	r2, [pc, #64]	@ (80089fc <TIM_Base_SetConfig+0x12c>)
 80089bc:	4293      	cmp	r3, r2
 80089be:	d003      	beq.n	80089c8 <TIM_Base_SetConfig+0xf8>
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	4a12      	ldr	r2, [pc, #72]	@ (8008a0c <TIM_Base_SetConfig+0x13c>)
 80089c4:	4293      	cmp	r3, r2
 80089c6:	d103      	bne.n	80089d0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	691a      	ldr	r2, [r3, #16]
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2201      	movs	r2, #1
 80089d4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	691b      	ldr	r3, [r3, #16]
 80089da:	f003 0301 	and.w	r3, r3, #1
 80089de:	2b01      	cmp	r3, #1
 80089e0:	d105      	bne.n	80089ee <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	691b      	ldr	r3, [r3, #16]
 80089e6:	f023 0201 	bic.w	r2, r3, #1
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	611a      	str	r2, [r3, #16]
  }
}
 80089ee:	bf00      	nop
 80089f0:	3714      	adds	r7, #20
 80089f2:	46bd      	mov	sp, r7
 80089f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f8:	4770      	bx	lr
 80089fa:	bf00      	nop
 80089fc:	40010000 	.word	0x40010000
 8008a00:	40000400 	.word	0x40000400
 8008a04:	40000800 	.word	0x40000800
 8008a08:	40000c00 	.word	0x40000c00
 8008a0c:	40010400 	.word	0x40010400
 8008a10:	40014000 	.word	0x40014000
 8008a14:	40014400 	.word	0x40014400
 8008a18:	40014800 	.word	0x40014800
 8008a1c:	40001800 	.word	0x40001800
 8008a20:	40001c00 	.word	0x40001c00
 8008a24:	40002000 	.word	0x40002000

08008a28 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008a28:	b480      	push	{r7}
 8008a2a:	b087      	sub	sp, #28
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
 8008a30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	6a1b      	ldr	r3, [r3, #32]
 8008a36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	6a1b      	ldr	r3, [r3, #32]
 8008a3c:	f023 0201 	bic.w	r2, r3, #1
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	685b      	ldr	r3, [r3, #4]
 8008a48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	699b      	ldr	r3, [r3, #24]
 8008a4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008a50:	68fa      	ldr	r2, [r7, #12]
 8008a52:	4b2b      	ldr	r3, [pc, #172]	@ (8008b00 <TIM_OC1_SetConfig+0xd8>)
 8008a54:	4013      	ands	r3, r2
 8008a56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	f023 0303 	bic.w	r3, r3, #3
 8008a5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	68fa      	ldr	r2, [r7, #12]
 8008a66:	4313      	orrs	r3, r2
 8008a68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008a6a:	697b      	ldr	r3, [r7, #20]
 8008a6c:	f023 0302 	bic.w	r3, r3, #2
 8008a70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	689b      	ldr	r3, [r3, #8]
 8008a76:	697a      	ldr	r2, [r7, #20]
 8008a78:	4313      	orrs	r3, r2
 8008a7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	4a21      	ldr	r2, [pc, #132]	@ (8008b04 <TIM_OC1_SetConfig+0xdc>)
 8008a80:	4293      	cmp	r3, r2
 8008a82:	d003      	beq.n	8008a8c <TIM_OC1_SetConfig+0x64>
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	4a20      	ldr	r2, [pc, #128]	@ (8008b08 <TIM_OC1_SetConfig+0xe0>)
 8008a88:	4293      	cmp	r3, r2
 8008a8a:	d10c      	bne.n	8008aa6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008a8c:	697b      	ldr	r3, [r7, #20]
 8008a8e:	f023 0308 	bic.w	r3, r3, #8
 8008a92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008a94:	683b      	ldr	r3, [r7, #0]
 8008a96:	68db      	ldr	r3, [r3, #12]
 8008a98:	697a      	ldr	r2, [r7, #20]
 8008a9a:	4313      	orrs	r3, r2
 8008a9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008a9e:	697b      	ldr	r3, [r7, #20]
 8008aa0:	f023 0304 	bic.w	r3, r3, #4
 8008aa4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	4a16      	ldr	r2, [pc, #88]	@ (8008b04 <TIM_OC1_SetConfig+0xdc>)
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d003      	beq.n	8008ab6 <TIM_OC1_SetConfig+0x8e>
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	4a15      	ldr	r2, [pc, #84]	@ (8008b08 <TIM_OC1_SetConfig+0xe0>)
 8008ab2:	4293      	cmp	r3, r2
 8008ab4:	d111      	bne.n	8008ada <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008abc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008abe:	693b      	ldr	r3, [r7, #16]
 8008ac0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008ac4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008ac6:	683b      	ldr	r3, [r7, #0]
 8008ac8:	695b      	ldr	r3, [r3, #20]
 8008aca:	693a      	ldr	r2, [r7, #16]
 8008acc:	4313      	orrs	r3, r2
 8008ace:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	699b      	ldr	r3, [r3, #24]
 8008ad4:	693a      	ldr	r2, [r7, #16]
 8008ad6:	4313      	orrs	r3, r2
 8008ad8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	693a      	ldr	r2, [r7, #16]
 8008ade:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	68fa      	ldr	r2, [r7, #12]
 8008ae4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	685a      	ldr	r2, [r3, #4]
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	697a      	ldr	r2, [r7, #20]
 8008af2:	621a      	str	r2, [r3, #32]
}
 8008af4:	bf00      	nop
 8008af6:	371c      	adds	r7, #28
 8008af8:	46bd      	mov	sp, r7
 8008afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afe:	4770      	bx	lr
 8008b00:	fffeff8f 	.word	0xfffeff8f
 8008b04:	40010000 	.word	0x40010000
 8008b08:	40010400 	.word	0x40010400

08008b0c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b087      	sub	sp, #28
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
 8008b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6a1b      	ldr	r3, [r3, #32]
 8008b1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6a1b      	ldr	r3, [r3, #32]
 8008b20:	f023 0210 	bic.w	r2, r3, #16
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	685b      	ldr	r3, [r3, #4]
 8008b2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	699b      	ldr	r3, [r3, #24]
 8008b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008b34:	68fa      	ldr	r2, [r7, #12]
 8008b36:	4b2e      	ldr	r3, [pc, #184]	@ (8008bf0 <TIM_OC2_SetConfig+0xe4>)
 8008b38:	4013      	ands	r3, r2
 8008b3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	021b      	lsls	r3, r3, #8
 8008b4a:	68fa      	ldr	r2, [r7, #12]
 8008b4c:	4313      	orrs	r3, r2
 8008b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008b50:	697b      	ldr	r3, [r7, #20]
 8008b52:	f023 0320 	bic.w	r3, r3, #32
 8008b56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	689b      	ldr	r3, [r3, #8]
 8008b5c:	011b      	lsls	r3, r3, #4
 8008b5e:	697a      	ldr	r2, [r7, #20]
 8008b60:	4313      	orrs	r3, r2
 8008b62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	4a23      	ldr	r2, [pc, #140]	@ (8008bf4 <TIM_OC2_SetConfig+0xe8>)
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d003      	beq.n	8008b74 <TIM_OC2_SetConfig+0x68>
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	4a22      	ldr	r2, [pc, #136]	@ (8008bf8 <TIM_OC2_SetConfig+0xec>)
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d10d      	bne.n	8008b90 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008b74:	697b      	ldr	r3, [r7, #20]
 8008b76:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008b7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008b7c:	683b      	ldr	r3, [r7, #0]
 8008b7e:	68db      	ldr	r3, [r3, #12]
 8008b80:	011b      	lsls	r3, r3, #4
 8008b82:	697a      	ldr	r2, [r7, #20]
 8008b84:	4313      	orrs	r3, r2
 8008b86:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008b88:	697b      	ldr	r3, [r7, #20]
 8008b8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b8e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	4a18      	ldr	r2, [pc, #96]	@ (8008bf4 <TIM_OC2_SetConfig+0xe8>)
 8008b94:	4293      	cmp	r3, r2
 8008b96:	d003      	beq.n	8008ba0 <TIM_OC2_SetConfig+0x94>
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	4a17      	ldr	r2, [pc, #92]	@ (8008bf8 <TIM_OC2_SetConfig+0xec>)
 8008b9c:	4293      	cmp	r3, r2
 8008b9e:	d113      	bne.n	8008bc8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008ba0:	693b      	ldr	r3, [r7, #16]
 8008ba2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008ba6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008ba8:	693b      	ldr	r3, [r7, #16]
 8008baa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008bae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008bb0:	683b      	ldr	r3, [r7, #0]
 8008bb2:	695b      	ldr	r3, [r3, #20]
 8008bb4:	009b      	lsls	r3, r3, #2
 8008bb6:	693a      	ldr	r2, [r7, #16]
 8008bb8:	4313      	orrs	r3, r2
 8008bba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008bbc:	683b      	ldr	r3, [r7, #0]
 8008bbe:	699b      	ldr	r3, [r3, #24]
 8008bc0:	009b      	lsls	r3, r3, #2
 8008bc2:	693a      	ldr	r2, [r7, #16]
 8008bc4:	4313      	orrs	r3, r2
 8008bc6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	693a      	ldr	r2, [r7, #16]
 8008bcc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	68fa      	ldr	r2, [r7, #12]
 8008bd2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	685a      	ldr	r2, [r3, #4]
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	697a      	ldr	r2, [r7, #20]
 8008be0:	621a      	str	r2, [r3, #32]
}
 8008be2:	bf00      	nop
 8008be4:	371c      	adds	r7, #28
 8008be6:	46bd      	mov	sp, r7
 8008be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bec:	4770      	bx	lr
 8008bee:	bf00      	nop
 8008bf0:	feff8fff 	.word	0xfeff8fff
 8008bf4:	40010000 	.word	0x40010000
 8008bf8:	40010400 	.word	0x40010400

08008bfc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008bfc:	b480      	push	{r7}
 8008bfe:	b087      	sub	sp, #28
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
 8008c04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6a1b      	ldr	r3, [r3, #32]
 8008c0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	6a1b      	ldr	r3, [r3, #32]
 8008c10:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	685b      	ldr	r3, [r3, #4]
 8008c1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	69db      	ldr	r3, [r3, #28]
 8008c22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008c24:	68fa      	ldr	r2, [r7, #12]
 8008c26:	4b2d      	ldr	r3, [pc, #180]	@ (8008cdc <TIM_OC3_SetConfig+0xe0>)
 8008c28:	4013      	ands	r3, r2
 8008c2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	f023 0303 	bic.w	r3, r3, #3
 8008c32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	68fa      	ldr	r2, [r7, #12]
 8008c3a:	4313      	orrs	r3, r2
 8008c3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008c3e:	697b      	ldr	r3, [r7, #20]
 8008c40:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008c44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	689b      	ldr	r3, [r3, #8]
 8008c4a:	021b      	lsls	r3, r3, #8
 8008c4c:	697a      	ldr	r2, [r7, #20]
 8008c4e:	4313      	orrs	r3, r2
 8008c50:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	4a22      	ldr	r2, [pc, #136]	@ (8008ce0 <TIM_OC3_SetConfig+0xe4>)
 8008c56:	4293      	cmp	r3, r2
 8008c58:	d003      	beq.n	8008c62 <TIM_OC3_SetConfig+0x66>
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	4a21      	ldr	r2, [pc, #132]	@ (8008ce4 <TIM_OC3_SetConfig+0xe8>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d10d      	bne.n	8008c7e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008c62:	697b      	ldr	r3, [r7, #20]
 8008c64:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008c68:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	68db      	ldr	r3, [r3, #12]
 8008c6e:	021b      	lsls	r3, r3, #8
 8008c70:	697a      	ldr	r2, [r7, #20]
 8008c72:	4313      	orrs	r3, r2
 8008c74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008c76:	697b      	ldr	r3, [r7, #20]
 8008c78:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008c7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	4a17      	ldr	r2, [pc, #92]	@ (8008ce0 <TIM_OC3_SetConfig+0xe4>)
 8008c82:	4293      	cmp	r3, r2
 8008c84:	d003      	beq.n	8008c8e <TIM_OC3_SetConfig+0x92>
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	4a16      	ldr	r2, [pc, #88]	@ (8008ce4 <TIM_OC3_SetConfig+0xe8>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d113      	bne.n	8008cb6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008c8e:	693b      	ldr	r3, [r7, #16]
 8008c90:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008c94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008c96:	693b      	ldr	r3, [r7, #16]
 8008c98:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008c9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	695b      	ldr	r3, [r3, #20]
 8008ca2:	011b      	lsls	r3, r3, #4
 8008ca4:	693a      	ldr	r2, [r7, #16]
 8008ca6:	4313      	orrs	r3, r2
 8008ca8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008caa:	683b      	ldr	r3, [r7, #0]
 8008cac:	699b      	ldr	r3, [r3, #24]
 8008cae:	011b      	lsls	r3, r3, #4
 8008cb0:	693a      	ldr	r2, [r7, #16]
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	693a      	ldr	r2, [r7, #16]
 8008cba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	68fa      	ldr	r2, [r7, #12]
 8008cc0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008cc2:	683b      	ldr	r3, [r7, #0]
 8008cc4:	685a      	ldr	r2, [r3, #4]
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	697a      	ldr	r2, [r7, #20]
 8008cce:	621a      	str	r2, [r3, #32]
}
 8008cd0:	bf00      	nop
 8008cd2:	371c      	adds	r7, #28
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cda:	4770      	bx	lr
 8008cdc:	fffeff8f 	.word	0xfffeff8f
 8008ce0:	40010000 	.word	0x40010000
 8008ce4:	40010400 	.word	0x40010400

08008ce8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008ce8:	b480      	push	{r7}
 8008cea:	b087      	sub	sp, #28
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
 8008cf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	6a1b      	ldr	r3, [r3, #32]
 8008cf6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	6a1b      	ldr	r3, [r3, #32]
 8008cfc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	685b      	ldr	r3, [r3, #4]
 8008d08:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	69db      	ldr	r3, [r3, #28]
 8008d0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008d10:	68fa      	ldr	r2, [r7, #12]
 8008d12:	4b1e      	ldr	r3, [pc, #120]	@ (8008d8c <TIM_OC4_SetConfig+0xa4>)
 8008d14:	4013      	ands	r3, r2
 8008d16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d20:	683b      	ldr	r3, [r7, #0]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	021b      	lsls	r3, r3, #8
 8008d26:	68fa      	ldr	r2, [r7, #12]
 8008d28:	4313      	orrs	r3, r2
 8008d2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008d2c:	693b      	ldr	r3, [r7, #16]
 8008d2e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008d32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	689b      	ldr	r3, [r3, #8]
 8008d38:	031b      	lsls	r3, r3, #12
 8008d3a:	693a      	ldr	r2, [r7, #16]
 8008d3c:	4313      	orrs	r3, r2
 8008d3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	4a13      	ldr	r2, [pc, #76]	@ (8008d90 <TIM_OC4_SetConfig+0xa8>)
 8008d44:	4293      	cmp	r3, r2
 8008d46:	d003      	beq.n	8008d50 <TIM_OC4_SetConfig+0x68>
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	4a12      	ldr	r2, [pc, #72]	@ (8008d94 <TIM_OC4_SetConfig+0xac>)
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d109      	bne.n	8008d64 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008d50:	697b      	ldr	r3, [r7, #20]
 8008d52:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008d56:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	695b      	ldr	r3, [r3, #20]
 8008d5c:	019b      	lsls	r3, r3, #6
 8008d5e:	697a      	ldr	r2, [r7, #20]
 8008d60:	4313      	orrs	r3, r2
 8008d62:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	697a      	ldr	r2, [r7, #20]
 8008d68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	68fa      	ldr	r2, [r7, #12]
 8008d6e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	685a      	ldr	r2, [r3, #4]
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	693a      	ldr	r2, [r7, #16]
 8008d7c:	621a      	str	r2, [r3, #32]
}
 8008d7e:	bf00      	nop
 8008d80:	371c      	adds	r7, #28
 8008d82:	46bd      	mov	sp, r7
 8008d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d88:	4770      	bx	lr
 8008d8a:	bf00      	nop
 8008d8c:	feff8fff 	.word	0xfeff8fff
 8008d90:	40010000 	.word	0x40010000
 8008d94:	40010400 	.word	0x40010400

08008d98 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008d98:	b480      	push	{r7}
 8008d9a:	b087      	sub	sp, #28
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
 8008da0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6a1b      	ldr	r3, [r3, #32]
 8008da6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	6a1b      	ldr	r3, [r3, #32]
 8008dac:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	685b      	ldr	r3, [r3, #4]
 8008db8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008dbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008dc0:	68fa      	ldr	r2, [r7, #12]
 8008dc2:	4b1b      	ldr	r3, [pc, #108]	@ (8008e30 <TIM_OC5_SetConfig+0x98>)
 8008dc4:	4013      	ands	r3, r2
 8008dc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	68fa      	ldr	r2, [r7, #12]
 8008dce:	4313      	orrs	r3, r2
 8008dd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008dd2:	693b      	ldr	r3, [r7, #16]
 8008dd4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008dd8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	689b      	ldr	r3, [r3, #8]
 8008dde:	041b      	lsls	r3, r3, #16
 8008de0:	693a      	ldr	r2, [r7, #16]
 8008de2:	4313      	orrs	r3, r2
 8008de4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	4a12      	ldr	r2, [pc, #72]	@ (8008e34 <TIM_OC5_SetConfig+0x9c>)
 8008dea:	4293      	cmp	r3, r2
 8008dec:	d003      	beq.n	8008df6 <TIM_OC5_SetConfig+0x5e>
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	4a11      	ldr	r2, [pc, #68]	@ (8008e38 <TIM_OC5_SetConfig+0xa0>)
 8008df2:	4293      	cmp	r3, r2
 8008df4:	d109      	bne.n	8008e0a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008df6:	697b      	ldr	r3, [r7, #20]
 8008df8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008dfc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	695b      	ldr	r3, [r3, #20]
 8008e02:	021b      	lsls	r3, r3, #8
 8008e04:	697a      	ldr	r2, [r7, #20]
 8008e06:	4313      	orrs	r3, r2
 8008e08:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	697a      	ldr	r2, [r7, #20]
 8008e0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	68fa      	ldr	r2, [r7, #12]
 8008e14:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	685a      	ldr	r2, [r3, #4]
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	693a      	ldr	r2, [r7, #16]
 8008e22:	621a      	str	r2, [r3, #32]
}
 8008e24:	bf00      	nop
 8008e26:	371c      	adds	r7, #28
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2e:	4770      	bx	lr
 8008e30:	fffeff8f 	.word	0xfffeff8f
 8008e34:	40010000 	.word	0x40010000
 8008e38:	40010400 	.word	0x40010400

08008e3c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008e3c:	b480      	push	{r7}
 8008e3e:	b087      	sub	sp, #28
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
 8008e44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	6a1b      	ldr	r3, [r3, #32]
 8008e4a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	6a1b      	ldr	r3, [r3, #32]
 8008e50:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	685b      	ldr	r3, [r3, #4]
 8008e5c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008e64:	68fa      	ldr	r2, [r7, #12]
 8008e66:	4b1c      	ldr	r3, [pc, #112]	@ (8008ed8 <TIM_OC6_SetConfig+0x9c>)
 8008e68:	4013      	ands	r3, r2
 8008e6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	021b      	lsls	r3, r3, #8
 8008e72:	68fa      	ldr	r2, [r7, #12]
 8008e74:	4313      	orrs	r3, r2
 8008e76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008e78:	693b      	ldr	r3, [r7, #16]
 8008e7a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008e7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	689b      	ldr	r3, [r3, #8]
 8008e84:	051b      	lsls	r3, r3, #20
 8008e86:	693a      	ldr	r2, [r7, #16]
 8008e88:	4313      	orrs	r3, r2
 8008e8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	4a13      	ldr	r2, [pc, #76]	@ (8008edc <TIM_OC6_SetConfig+0xa0>)
 8008e90:	4293      	cmp	r3, r2
 8008e92:	d003      	beq.n	8008e9c <TIM_OC6_SetConfig+0x60>
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	4a12      	ldr	r2, [pc, #72]	@ (8008ee0 <TIM_OC6_SetConfig+0xa4>)
 8008e98:	4293      	cmp	r3, r2
 8008e9a:	d109      	bne.n	8008eb0 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008e9c:	697b      	ldr	r3, [r7, #20]
 8008e9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008ea2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	695b      	ldr	r3, [r3, #20]
 8008ea8:	029b      	lsls	r3, r3, #10
 8008eaa:	697a      	ldr	r2, [r7, #20]
 8008eac:	4313      	orrs	r3, r2
 8008eae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	697a      	ldr	r2, [r7, #20]
 8008eb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	68fa      	ldr	r2, [r7, #12]
 8008eba:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	685a      	ldr	r2, [r3, #4]
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	693a      	ldr	r2, [r7, #16]
 8008ec8:	621a      	str	r2, [r3, #32]
}
 8008eca:	bf00      	nop
 8008ecc:	371c      	adds	r7, #28
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed4:	4770      	bx	lr
 8008ed6:	bf00      	nop
 8008ed8:	feff8fff 	.word	0xfeff8fff
 8008edc:	40010000 	.word	0x40010000
 8008ee0:	40010400 	.word	0x40010400

08008ee4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008ee4:	b480      	push	{r7}
 8008ee6:	b087      	sub	sp, #28
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	60f8      	str	r0, [r7, #12]
 8008eec:	60b9      	str	r1, [r7, #8]
 8008eee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	6a1b      	ldr	r3, [r3, #32]
 8008ef4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	6a1b      	ldr	r3, [r3, #32]
 8008efa:	f023 0201 	bic.w	r2, r3, #1
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	699b      	ldr	r3, [r3, #24]
 8008f06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008f08:	693b      	ldr	r3, [r7, #16]
 8008f0a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008f0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	011b      	lsls	r3, r3, #4
 8008f14:	693a      	ldr	r2, [r7, #16]
 8008f16:	4313      	orrs	r3, r2
 8008f18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008f1a:	697b      	ldr	r3, [r7, #20]
 8008f1c:	f023 030a 	bic.w	r3, r3, #10
 8008f20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008f22:	697a      	ldr	r2, [r7, #20]
 8008f24:	68bb      	ldr	r3, [r7, #8]
 8008f26:	4313      	orrs	r3, r2
 8008f28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	693a      	ldr	r2, [r7, #16]
 8008f2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	697a      	ldr	r2, [r7, #20]
 8008f34:	621a      	str	r2, [r3, #32]
}
 8008f36:	bf00      	nop
 8008f38:	371c      	adds	r7, #28
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f40:	4770      	bx	lr

08008f42 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008f42:	b480      	push	{r7}
 8008f44:	b087      	sub	sp, #28
 8008f46:	af00      	add	r7, sp, #0
 8008f48:	60f8      	str	r0, [r7, #12]
 8008f4a:	60b9      	str	r1, [r7, #8]
 8008f4c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	6a1b      	ldr	r3, [r3, #32]
 8008f52:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	6a1b      	ldr	r3, [r3, #32]
 8008f58:	f023 0210 	bic.w	r2, r3, #16
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	699b      	ldr	r3, [r3, #24]
 8008f64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008f66:	693b      	ldr	r3, [r7, #16]
 8008f68:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008f6c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	031b      	lsls	r3, r3, #12
 8008f72:	693a      	ldr	r2, [r7, #16]
 8008f74:	4313      	orrs	r3, r2
 8008f76:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008f78:	697b      	ldr	r3, [r7, #20]
 8008f7a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008f7e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	011b      	lsls	r3, r3, #4
 8008f84:	697a      	ldr	r2, [r7, #20]
 8008f86:	4313      	orrs	r3, r2
 8008f88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	693a      	ldr	r2, [r7, #16]
 8008f8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	697a      	ldr	r2, [r7, #20]
 8008f94:	621a      	str	r2, [r3, #32]
}
 8008f96:	bf00      	nop
 8008f98:	371c      	adds	r7, #28
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa0:	4770      	bx	lr

08008fa2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008fa2:	b480      	push	{r7}
 8008fa4:	b085      	sub	sp, #20
 8008fa6:	af00      	add	r7, sp, #0
 8008fa8:	6078      	str	r0, [r7, #4]
 8008faa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	689b      	ldr	r3, [r3, #8]
 8008fb0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008fb8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008fba:	683a      	ldr	r2, [r7, #0]
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	4313      	orrs	r3, r2
 8008fc0:	f043 0307 	orr.w	r3, r3, #7
 8008fc4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	68fa      	ldr	r2, [r7, #12]
 8008fca:	609a      	str	r2, [r3, #8]
}
 8008fcc:	bf00      	nop
 8008fce:	3714      	adds	r7, #20
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd6:	4770      	bx	lr

08008fd8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008fd8:	b480      	push	{r7}
 8008fda:	b087      	sub	sp, #28
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	60f8      	str	r0, [r7, #12]
 8008fe0:	60b9      	str	r1, [r7, #8]
 8008fe2:	607a      	str	r2, [r7, #4]
 8008fe4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	689b      	ldr	r3, [r3, #8]
 8008fea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008fec:	697b      	ldr	r3, [r7, #20]
 8008fee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008ff2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008ff4:	683b      	ldr	r3, [r7, #0]
 8008ff6:	021a      	lsls	r2, r3, #8
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	431a      	orrs	r2, r3
 8008ffc:	68bb      	ldr	r3, [r7, #8]
 8008ffe:	4313      	orrs	r3, r2
 8009000:	697a      	ldr	r2, [r7, #20]
 8009002:	4313      	orrs	r3, r2
 8009004:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	697a      	ldr	r2, [r7, #20]
 800900a:	609a      	str	r2, [r3, #8]
}
 800900c:	bf00      	nop
 800900e:	371c      	adds	r7, #28
 8009010:	46bd      	mov	sp, r7
 8009012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009016:	4770      	bx	lr

08009018 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009018:	b480      	push	{r7}
 800901a:	b085      	sub	sp, #20
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
 8009020:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009028:	2b01      	cmp	r3, #1
 800902a:	d101      	bne.n	8009030 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800902c:	2302      	movs	r3, #2
 800902e:	e06d      	b.n	800910c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2201      	movs	r2, #1
 8009034:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2202      	movs	r2, #2
 800903c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	685b      	ldr	r3, [r3, #4]
 8009046:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	689b      	ldr	r3, [r3, #8]
 800904e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	4a30      	ldr	r2, [pc, #192]	@ (8009118 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009056:	4293      	cmp	r3, r2
 8009058:	d004      	beq.n	8009064 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	4a2f      	ldr	r2, [pc, #188]	@ (800911c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009060:	4293      	cmp	r3, r2
 8009062:	d108      	bne.n	8009076 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800906a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	685b      	ldr	r3, [r3, #4]
 8009070:	68fa      	ldr	r2, [r7, #12]
 8009072:	4313      	orrs	r3, r2
 8009074:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800907c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	68fa      	ldr	r2, [r7, #12]
 8009084:	4313      	orrs	r3, r2
 8009086:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	68fa      	ldr	r2, [r7, #12]
 800908e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	4a20      	ldr	r2, [pc, #128]	@ (8009118 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009096:	4293      	cmp	r3, r2
 8009098:	d022      	beq.n	80090e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80090a2:	d01d      	beq.n	80090e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	4a1d      	ldr	r2, [pc, #116]	@ (8009120 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80090aa:	4293      	cmp	r3, r2
 80090ac:	d018      	beq.n	80090e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	4a1c      	ldr	r2, [pc, #112]	@ (8009124 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80090b4:	4293      	cmp	r3, r2
 80090b6:	d013      	beq.n	80090e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	4a1a      	ldr	r2, [pc, #104]	@ (8009128 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80090be:	4293      	cmp	r3, r2
 80090c0:	d00e      	beq.n	80090e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	4a15      	ldr	r2, [pc, #84]	@ (800911c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d009      	beq.n	80090e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	4a16      	ldr	r2, [pc, #88]	@ (800912c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d004      	beq.n	80090e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	4a15      	ldr	r2, [pc, #84]	@ (8009130 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80090dc:	4293      	cmp	r3, r2
 80090de:	d10c      	bne.n	80090fa <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80090e0:	68bb      	ldr	r3, [r7, #8]
 80090e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80090e6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	689b      	ldr	r3, [r3, #8]
 80090ec:	68ba      	ldr	r2, [r7, #8]
 80090ee:	4313      	orrs	r3, r2
 80090f0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	68ba      	ldr	r2, [r7, #8]
 80090f8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	2201      	movs	r2, #1
 80090fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2200      	movs	r2, #0
 8009106:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800910a:	2300      	movs	r3, #0
}
 800910c:	4618      	mov	r0, r3
 800910e:	3714      	adds	r7, #20
 8009110:	46bd      	mov	sp, r7
 8009112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009116:	4770      	bx	lr
 8009118:	40010000 	.word	0x40010000
 800911c:	40010400 	.word	0x40010400
 8009120:	40000400 	.word	0x40000400
 8009124:	40000800 	.word	0x40000800
 8009128:	40000c00 	.word	0x40000c00
 800912c:	40014000 	.word	0x40014000
 8009130:	40001800 	.word	0x40001800

08009134 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009134:	b480      	push	{r7}
 8009136:	b085      	sub	sp, #20
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
 800913c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800913e:	2300      	movs	r3, #0
 8009140:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009148:	2b01      	cmp	r3, #1
 800914a:	d101      	bne.n	8009150 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800914c:	2302      	movs	r3, #2
 800914e:	e065      	b.n	800921c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2201      	movs	r2, #1
 8009154:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	68db      	ldr	r3, [r3, #12]
 8009162:	4313      	orrs	r3, r2
 8009164:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	689b      	ldr	r3, [r3, #8]
 8009170:	4313      	orrs	r3, r2
 8009172:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	685b      	ldr	r3, [r3, #4]
 800917e:	4313      	orrs	r3, r2
 8009180:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009188:	683b      	ldr	r3, [r7, #0]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	4313      	orrs	r3, r2
 800918e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	691b      	ldr	r3, [r3, #16]
 800919a:	4313      	orrs	r3, r2
 800919c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	695b      	ldr	r3, [r3, #20]
 80091a8:	4313      	orrs	r3, r2
 80091aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80091b2:	683b      	ldr	r3, [r7, #0]
 80091b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091b6:	4313      	orrs	r3, r2
 80091b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80091c0:	683b      	ldr	r3, [r7, #0]
 80091c2:	699b      	ldr	r3, [r3, #24]
 80091c4:	041b      	lsls	r3, r3, #16
 80091c6:	4313      	orrs	r3, r2
 80091c8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	4a16      	ldr	r2, [pc, #88]	@ (8009228 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80091d0:	4293      	cmp	r3, r2
 80091d2:	d004      	beq.n	80091de <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	4a14      	ldr	r2, [pc, #80]	@ (800922c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80091da:	4293      	cmp	r3, r2
 80091dc:	d115      	bne.n	800920a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091e8:	051b      	lsls	r3, r3, #20
 80091ea:	4313      	orrs	r3, r2
 80091ec:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	69db      	ldr	r3, [r3, #28]
 80091f8:	4313      	orrs	r3, r2
 80091fa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8009202:	683b      	ldr	r3, [r7, #0]
 8009204:	6a1b      	ldr	r3, [r3, #32]
 8009206:	4313      	orrs	r3, r2
 8009208:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	68fa      	ldr	r2, [r7, #12]
 8009210:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	2200      	movs	r2, #0
 8009216:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800921a:	2300      	movs	r3, #0
}
 800921c:	4618      	mov	r0, r3
 800921e:	3714      	adds	r7, #20
 8009220:	46bd      	mov	sp, r7
 8009222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009226:	4770      	bx	lr
 8009228:	40010000 	.word	0x40010000
 800922c:	40010400 	.word	0x40010400

08009230 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b082      	sub	sp, #8
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d101      	bne.n	8009242 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800923e:	2301      	movs	r3, #1
 8009240:	e040      	b.n	80092c4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009246:	2b00      	cmp	r3, #0
 8009248:	d106      	bne.n	8009258 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	2200      	movs	r2, #0
 800924e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009252:	6878      	ldr	r0, [r7, #4]
 8009254:	f7f9 f866 	bl	8002324 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	2224      	movs	r2, #36	@ 0x24
 800925c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	681a      	ldr	r2, [r3, #0]
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	f022 0201 	bic.w	r2, r2, #1
 800926c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009272:	2b00      	cmp	r3, #0
 8009274:	d002      	beq.n	800927c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8009276:	6878      	ldr	r0, [r7, #4]
 8009278:	f000 faf0 	bl	800985c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800927c:	6878      	ldr	r0, [r7, #4]
 800927e:	f000 f889 	bl	8009394 <UART_SetConfig>
 8009282:	4603      	mov	r3, r0
 8009284:	2b01      	cmp	r3, #1
 8009286:	d101      	bne.n	800928c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8009288:	2301      	movs	r3, #1
 800928a:	e01b      	b.n	80092c4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	685a      	ldr	r2, [r3, #4]
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800929a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	689a      	ldr	r2, [r3, #8]
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80092aa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	681a      	ldr	r2, [r3, #0]
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f042 0201 	orr.w	r2, r2, #1
 80092ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80092bc:	6878      	ldr	r0, [r7, #4]
 80092be:	f000 fb6f 	bl	80099a0 <UART_CheckIdleState>
 80092c2:	4603      	mov	r3, r0
}
 80092c4:	4618      	mov	r0, r3
 80092c6:	3708      	adds	r7, #8
 80092c8:	46bd      	mov	sp, r7
 80092ca:	bd80      	pop	{r7, pc}

080092cc <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80092cc:	b580      	push	{r7, lr}
 80092ce:	b08a      	sub	sp, #40	@ 0x28
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	60f8      	str	r0, [r7, #12]
 80092d4:	60b9      	str	r1, [r7, #8]
 80092d6:	4613      	mov	r3, r2
 80092d8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80092e0:	2b20      	cmp	r3, #32
 80092e2:	d132      	bne.n	800934a <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80092e4:	68bb      	ldr	r3, [r7, #8]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d002      	beq.n	80092f0 <HAL_UART_Receive_DMA+0x24>
 80092ea:	88fb      	ldrh	r3, [r7, #6]
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d101      	bne.n	80092f4 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80092f0:	2301      	movs	r3, #1
 80092f2:	e02b      	b.n	800934c <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	2200      	movs	r2, #0
 80092f8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	685b      	ldr	r3, [r3, #4]
 8009300:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009304:	2b00      	cmp	r3, #0
 8009306:	d018      	beq.n	800933a <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800930e:	697b      	ldr	r3, [r7, #20]
 8009310:	e853 3f00 	ldrex	r3, [r3]
 8009314:	613b      	str	r3, [r7, #16]
   return(result);
 8009316:	693b      	ldr	r3, [r7, #16]
 8009318:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800931c:	627b      	str	r3, [r7, #36]	@ 0x24
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	461a      	mov	r2, r3
 8009324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009326:	623b      	str	r3, [r7, #32]
 8009328:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800932a:	69f9      	ldr	r1, [r7, #28]
 800932c:	6a3a      	ldr	r2, [r7, #32]
 800932e:	e841 2300 	strex	r3, r2, [r1]
 8009332:	61bb      	str	r3, [r7, #24]
   return(result);
 8009334:	69bb      	ldr	r3, [r7, #24]
 8009336:	2b00      	cmp	r3, #0
 8009338:	d1e6      	bne.n	8009308 <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800933a:	88fb      	ldrh	r3, [r7, #6]
 800933c:	461a      	mov	r2, r3
 800933e:	68b9      	ldr	r1, [r7, #8]
 8009340:	68f8      	ldr	r0, [r7, #12]
 8009342:	f000 fbf1 	bl	8009b28 <UART_Start_Receive_DMA>
 8009346:	4603      	mov	r3, r0
 8009348:	e000      	b.n	800934c <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 800934a:	2302      	movs	r3, #2
  }
}
 800934c:	4618      	mov	r0, r3
 800934e:	3728      	adds	r7, #40	@ 0x28
 8009350:	46bd      	mov	sp, r7
 8009352:	bd80      	pop	{r7, pc}

08009354 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009354:	b480      	push	{r7}
 8009356:	b083      	sub	sp, #12
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800935c:	bf00      	nop
 800935e:	370c      	adds	r7, #12
 8009360:	46bd      	mov	sp, r7
 8009362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009366:	4770      	bx	lr

08009368 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009368:	b480      	push	{r7}
 800936a:	b083      	sub	sp, #12
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009370:	bf00      	nop
 8009372:	370c      	adds	r7, #12
 8009374:	46bd      	mov	sp, r7
 8009376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937a:	4770      	bx	lr

0800937c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800937c:	b480      	push	{r7}
 800937e:	b083      	sub	sp, #12
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
 8009384:	460b      	mov	r3, r1
 8009386:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009388:	bf00      	nop
 800938a:	370c      	adds	r7, #12
 800938c:	46bd      	mov	sp, r7
 800938e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009392:	4770      	bx	lr

08009394 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009394:	b580      	push	{r7, lr}
 8009396:	b088      	sub	sp, #32
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800939c:	2300      	movs	r3, #0
 800939e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	689a      	ldr	r2, [r3, #8]
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	691b      	ldr	r3, [r3, #16]
 80093a8:	431a      	orrs	r2, r3
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	695b      	ldr	r3, [r3, #20]
 80093ae:	431a      	orrs	r2, r3
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	69db      	ldr	r3, [r3, #28]
 80093b4:	4313      	orrs	r3, r2
 80093b6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	681a      	ldr	r2, [r3, #0]
 80093be:	4ba6      	ldr	r3, [pc, #664]	@ (8009658 <UART_SetConfig+0x2c4>)
 80093c0:	4013      	ands	r3, r2
 80093c2:	687a      	ldr	r2, [r7, #4]
 80093c4:	6812      	ldr	r2, [r2, #0]
 80093c6:	6979      	ldr	r1, [r7, #20]
 80093c8:	430b      	orrs	r3, r1
 80093ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	685b      	ldr	r3, [r3, #4]
 80093d2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	68da      	ldr	r2, [r3, #12]
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	430a      	orrs	r2, r1
 80093e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	699b      	ldr	r3, [r3, #24]
 80093e6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	6a1b      	ldr	r3, [r3, #32]
 80093ec:	697a      	ldr	r2, [r7, #20]
 80093ee:	4313      	orrs	r3, r2
 80093f0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	689b      	ldr	r3, [r3, #8]
 80093f8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	697a      	ldr	r2, [r7, #20]
 8009402:	430a      	orrs	r2, r1
 8009404:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	4a94      	ldr	r2, [pc, #592]	@ (800965c <UART_SetConfig+0x2c8>)
 800940c:	4293      	cmp	r3, r2
 800940e:	d120      	bne.n	8009452 <UART_SetConfig+0xbe>
 8009410:	4b93      	ldr	r3, [pc, #588]	@ (8009660 <UART_SetConfig+0x2cc>)
 8009412:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009416:	f003 0303 	and.w	r3, r3, #3
 800941a:	2b03      	cmp	r3, #3
 800941c:	d816      	bhi.n	800944c <UART_SetConfig+0xb8>
 800941e:	a201      	add	r2, pc, #4	@ (adr r2, 8009424 <UART_SetConfig+0x90>)
 8009420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009424:	08009435 	.word	0x08009435
 8009428:	08009441 	.word	0x08009441
 800942c:	0800943b 	.word	0x0800943b
 8009430:	08009447 	.word	0x08009447
 8009434:	2301      	movs	r3, #1
 8009436:	77fb      	strb	r3, [r7, #31]
 8009438:	e150      	b.n	80096dc <UART_SetConfig+0x348>
 800943a:	2302      	movs	r3, #2
 800943c:	77fb      	strb	r3, [r7, #31]
 800943e:	e14d      	b.n	80096dc <UART_SetConfig+0x348>
 8009440:	2304      	movs	r3, #4
 8009442:	77fb      	strb	r3, [r7, #31]
 8009444:	e14a      	b.n	80096dc <UART_SetConfig+0x348>
 8009446:	2308      	movs	r3, #8
 8009448:	77fb      	strb	r3, [r7, #31]
 800944a:	e147      	b.n	80096dc <UART_SetConfig+0x348>
 800944c:	2310      	movs	r3, #16
 800944e:	77fb      	strb	r3, [r7, #31]
 8009450:	e144      	b.n	80096dc <UART_SetConfig+0x348>
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	4a83      	ldr	r2, [pc, #524]	@ (8009664 <UART_SetConfig+0x2d0>)
 8009458:	4293      	cmp	r3, r2
 800945a:	d132      	bne.n	80094c2 <UART_SetConfig+0x12e>
 800945c:	4b80      	ldr	r3, [pc, #512]	@ (8009660 <UART_SetConfig+0x2cc>)
 800945e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009462:	f003 030c 	and.w	r3, r3, #12
 8009466:	2b0c      	cmp	r3, #12
 8009468:	d828      	bhi.n	80094bc <UART_SetConfig+0x128>
 800946a:	a201      	add	r2, pc, #4	@ (adr r2, 8009470 <UART_SetConfig+0xdc>)
 800946c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009470:	080094a5 	.word	0x080094a5
 8009474:	080094bd 	.word	0x080094bd
 8009478:	080094bd 	.word	0x080094bd
 800947c:	080094bd 	.word	0x080094bd
 8009480:	080094b1 	.word	0x080094b1
 8009484:	080094bd 	.word	0x080094bd
 8009488:	080094bd 	.word	0x080094bd
 800948c:	080094bd 	.word	0x080094bd
 8009490:	080094ab 	.word	0x080094ab
 8009494:	080094bd 	.word	0x080094bd
 8009498:	080094bd 	.word	0x080094bd
 800949c:	080094bd 	.word	0x080094bd
 80094a0:	080094b7 	.word	0x080094b7
 80094a4:	2300      	movs	r3, #0
 80094a6:	77fb      	strb	r3, [r7, #31]
 80094a8:	e118      	b.n	80096dc <UART_SetConfig+0x348>
 80094aa:	2302      	movs	r3, #2
 80094ac:	77fb      	strb	r3, [r7, #31]
 80094ae:	e115      	b.n	80096dc <UART_SetConfig+0x348>
 80094b0:	2304      	movs	r3, #4
 80094b2:	77fb      	strb	r3, [r7, #31]
 80094b4:	e112      	b.n	80096dc <UART_SetConfig+0x348>
 80094b6:	2308      	movs	r3, #8
 80094b8:	77fb      	strb	r3, [r7, #31]
 80094ba:	e10f      	b.n	80096dc <UART_SetConfig+0x348>
 80094bc:	2310      	movs	r3, #16
 80094be:	77fb      	strb	r3, [r7, #31]
 80094c0:	e10c      	b.n	80096dc <UART_SetConfig+0x348>
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	4a68      	ldr	r2, [pc, #416]	@ (8009668 <UART_SetConfig+0x2d4>)
 80094c8:	4293      	cmp	r3, r2
 80094ca:	d120      	bne.n	800950e <UART_SetConfig+0x17a>
 80094cc:	4b64      	ldr	r3, [pc, #400]	@ (8009660 <UART_SetConfig+0x2cc>)
 80094ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80094d2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80094d6:	2b30      	cmp	r3, #48	@ 0x30
 80094d8:	d013      	beq.n	8009502 <UART_SetConfig+0x16e>
 80094da:	2b30      	cmp	r3, #48	@ 0x30
 80094dc:	d814      	bhi.n	8009508 <UART_SetConfig+0x174>
 80094de:	2b20      	cmp	r3, #32
 80094e0:	d009      	beq.n	80094f6 <UART_SetConfig+0x162>
 80094e2:	2b20      	cmp	r3, #32
 80094e4:	d810      	bhi.n	8009508 <UART_SetConfig+0x174>
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d002      	beq.n	80094f0 <UART_SetConfig+0x15c>
 80094ea:	2b10      	cmp	r3, #16
 80094ec:	d006      	beq.n	80094fc <UART_SetConfig+0x168>
 80094ee:	e00b      	b.n	8009508 <UART_SetConfig+0x174>
 80094f0:	2300      	movs	r3, #0
 80094f2:	77fb      	strb	r3, [r7, #31]
 80094f4:	e0f2      	b.n	80096dc <UART_SetConfig+0x348>
 80094f6:	2302      	movs	r3, #2
 80094f8:	77fb      	strb	r3, [r7, #31]
 80094fa:	e0ef      	b.n	80096dc <UART_SetConfig+0x348>
 80094fc:	2304      	movs	r3, #4
 80094fe:	77fb      	strb	r3, [r7, #31]
 8009500:	e0ec      	b.n	80096dc <UART_SetConfig+0x348>
 8009502:	2308      	movs	r3, #8
 8009504:	77fb      	strb	r3, [r7, #31]
 8009506:	e0e9      	b.n	80096dc <UART_SetConfig+0x348>
 8009508:	2310      	movs	r3, #16
 800950a:	77fb      	strb	r3, [r7, #31]
 800950c:	e0e6      	b.n	80096dc <UART_SetConfig+0x348>
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	4a56      	ldr	r2, [pc, #344]	@ (800966c <UART_SetConfig+0x2d8>)
 8009514:	4293      	cmp	r3, r2
 8009516:	d120      	bne.n	800955a <UART_SetConfig+0x1c6>
 8009518:	4b51      	ldr	r3, [pc, #324]	@ (8009660 <UART_SetConfig+0x2cc>)
 800951a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800951e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009522:	2bc0      	cmp	r3, #192	@ 0xc0
 8009524:	d013      	beq.n	800954e <UART_SetConfig+0x1ba>
 8009526:	2bc0      	cmp	r3, #192	@ 0xc0
 8009528:	d814      	bhi.n	8009554 <UART_SetConfig+0x1c0>
 800952a:	2b80      	cmp	r3, #128	@ 0x80
 800952c:	d009      	beq.n	8009542 <UART_SetConfig+0x1ae>
 800952e:	2b80      	cmp	r3, #128	@ 0x80
 8009530:	d810      	bhi.n	8009554 <UART_SetConfig+0x1c0>
 8009532:	2b00      	cmp	r3, #0
 8009534:	d002      	beq.n	800953c <UART_SetConfig+0x1a8>
 8009536:	2b40      	cmp	r3, #64	@ 0x40
 8009538:	d006      	beq.n	8009548 <UART_SetConfig+0x1b4>
 800953a:	e00b      	b.n	8009554 <UART_SetConfig+0x1c0>
 800953c:	2300      	movs	r3, #0
 800953e:	77fb      	strb	r3, [r7, #31]
 8009540:	e0cc      	b.n	80096dc <UART_SetConfig+0x348>
 8009542:	2302      	movs	r3, #2
 8009544:	77fb      	strb	r3, [r7, #31]
 8009546:	e0c9      	b.n	80096dc <UART_SetConfig+0x348>
 8009548:	2304      	movs	r3, #4
 800954a:	77fb      	strb	r3, [r7, #31]
 800954c:	e0c6      	b.n	80096dc <UART_SetConfig+0x348>
 800954e:	2308      	movs	r3, #8
 8009550:	77fb      	strb	r3, [r7, #31]
 8009552:	e0c3      	b.n	80096dc <UART_SetConfig+0x348>
 8009554:	2310      	movs	r3, #16
 8009556:	77fb      	strb	r3, [r7, #31]
 8009558:	e0c0      	b.n	80096dc <UART_SetConfig+0x348>
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	4a44      	ldr	r2, [pc, #272]	@ (8009670 <UART_SetConfig+0x2dc>)
 8009560:	4293      	cmp	r3, r2
 8009562:	d125      	bne.n	80095b0 <UART_SetConfig+0x21c>
 8009564:	4b3e      	ldr	r3, [pc, #248]	@ (8009660 <UART_SetConfig+0x2cc>)
 8009566:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800956a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800956e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009572:	d017      	beq.n	80095a4 <UART_SetConfig+0x210>
 8009574:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009578:	d817      	bhi.n	80095aa <UART_SetConfig+0x216>
 800957a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800957e:	d00b      	beq.n	8009598 <UART_SetConfig+0x204>
 8009580:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009584:	d811      	bhi.n	80095aa <UART_SetConfig+0x216>
 8009586:	2b00      	cmp	r3, #0
 8009588:	d003      	beq.n	8009592 <UART_SetConfig+0x1fe>
 800958a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800958e:	d006      	beq.n	800959e <UART_SetConfig+0x20a>
 8009590:	e00b      	b.n	80095aa <UART_SetConfig+0x216>
 8009592:	2300      	movs	r3, #0
 8009594:	77fb      	strb	r3, [r7, #31]
 8009596:	e0a1      	b.n	80096dc <UART_SetConfig+0x348>
 8009598:	2302      	movs	r3, #2
 800959a:	77fb      	strb	r3, [r7, #31]
 800959c:	e09e      	b.n	80096dc <UART_SetConfig+0x348>
 800959e:	2304      	movs	r3, #4
 80095a0:	77fb      	strb	r3, [r7, #31]
 80095a2:	e09b      	b.n	80096dc <UART_SetConfig+0x348>
 80095a4:	2308      	movs	r3, #8
 80095a6:	77fb      	strb	r3, [r7, #31]
 80095a8:	e098      	b.n	80096dc <UART_SetConfig+0x348>
 80095aa:	2310      	movs	r3, #16
 80095ac:	77fb      	strb	r3, [r7, #31]
 80095ae:	e095      	b.n	80096dc <UART_SetConfig+0x348>
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	4a2f      	ldr	r2, [pc, #188]	@ (8009674 <UART_SetConfig+0x2e0>)
 80095b6:	4293      	cmp	r3, r2
 80095b8:	d125      	bne.n	8009606 <UART_SetConfig+0x272>
 80095ba:	4b29      	ldr	r3, [pc, #164]	@ (8009660 <UART_SetConfig+0x2cc>)
 80095bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095c0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80095c4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80095c8:	d017      	beq.n	80095fa <UART_SetConfig+0x266>
 80095ca:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80095ce:	d817      	bhi.n	8009600 <UART_SetConfig+0x26c>
 80095d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80095d4:	d00b      	beq.n	80095ee <UART_SetConfig+0x25a>
 80095d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80095da:	d811      	bhi.n	8009600 <UART_SetConfig+0x26c>
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d003      	beq.n	80095e8 <UART_SetConfig+0x254>
 80095e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80095e4:	d006      	beq.n	80095f4 <UART_SetConfig+0x260>
 80095e6:	e00b      	b.n	8009600 <UART_SetConfig+0x26c>
 80095e8:	2301      	movs	r3, #1
 80095ea:	77fb      	strb	r3, [r7, #31]
 80095ec:	e076      	b.n	80096dc <UART_SetConfig+0x348>
 80095ee:	2302      	movs	r3, #2
 80095f0:	77fb      	strb	r3, [r7, #31]
 80095f2:	e073      	b.n	80096dc <UART_SetConfig+0x348>
 80095f4:	2304      	movs	r3, #4
 80095f6:	77fb      	strb	r3, [r7, #31]
 80095f8:	e070      	b.n	80096dc <UART_SetConfig+0x348>
 80095fa:	2308      	movs	r3, #8
 80095fc:	77fb      	strb	r3, [r7, #31]
 80095fe:	e06d      	b.n	80096dc <UART_SetConfig+0x348>
 8009600:	2310      	movs	r3, #16
 8009602:	77fb      	strb	r3, [r7, #31]
 8009604:	e06a      	b.n	80096dc <UART_SetConfig+0x348>
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	4a1b      	ldr	r2, [pc, #108]	@ (8009678 <UART_SetConfig+0x2e4>)
 800960c:	4293      	cmp	r3, r2
 800960e:	d138      	bne.n	8009682 <UART_SetConfig+0x2ee>
 8009610:	4b13      	ldr	r3, [pc, #76]	@ (8009660 <UART_SetConfig+0x2cc>)
 8009612:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009616:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800961a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800961e:	d017      	beq.n	8009650 <UART_SetConfig+0x2bc>
 8009620:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009624:	d82a      	bhi.n	800967c <UART_SetConfig+0x2e8>
 8009626:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800962a:	d00b      	beq.n	8009644 <UART_SetConfig+0x2b0>
 800962c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009630:	d824      	bhi.n	800967c <UART_SetConfig+0x2e8>
 8009632:	2b00      	cmp	r3, #0
 8009634:	d003      	beq.n	800963e <UART_SetConfig+0x2aa>
 8009636:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800963a:	d006      	beq.n	800964a <UART_SetConfig+0x2b6>
 800963c:	e01e      	b.n	800967c <UART_SetConfig+0x2e8>
 800963e:	2300      	movs	r3, #0
 8009640:	77fb      	strb	r3, [r7, #31]
 8009642:	e04b      	b.n	80096dc <UART_SetConfig+0x348>
 8009644:	2302      	movs	r3, #2
 8009646:	77fb      	strb	r3, [r7, #31]
 8009648:	e048      	b.n	80096dc <UART_SetConfig+0x348>
 800964a:	2304      	movs	r3, #4
 800964c:	77fb      	strb	r3, [r7, #31]
 800964e:	e045      	b.n	80096dc <UART_SetConfig+0x348>
 8009650:	2308      	movs	r3, #8
 8009652:	77fb      	strb	r3, [r7, #31]
 8009654:	e042      	b.n	80096dc <UART_SetConfig+0x348>
 8009656:	bf00      	nop
 8009658:	efff69f3 	.word	0xefff69f3
 800965c:	40011000 	.word	0x40011000
 8009660:	40023800 	.word	0x40023800
 8009664:	40004400 	.word	0x40004400
 8009668:	40004800 	.word	0x40004800
 800966c:	40004c00 	.word	0x40004c00
 8009670:	40005000 	.word	0x40005000
 8009674:	40011400 	.word	0x40011400
 8009678:	40007800 	.word	0x40007800
 800967c:	2310      	movs	r3, #16
 800967e:	77fb      	strb	r3, [r7, #31]
 8009680:	e02c      	b.n	80096dc <UART_SetConfig+0x348>
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	4a72      	ldr	r2, [pc, #456]	@ (8009850 <UART_SetConfig+0x4bc>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d125      	bne.n	80096d8 <UART_SetConfig+0x344>
 800968c:	4b71      	ldr	r3, [pc, #452]	@ (8009854 <UART_SetConfig+0x4c0>)
 800968e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009692:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009696:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800969a:	d017      	beq.n	80096cc <UART_SetConfig+0x338>
 800969c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80096a0:	d817      	bhi.n	80096d2 <UART_SetConfig+0x33e>
 80096a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80096a6:	d00b      	beq.n	80096c0 <UART_SetConfig+0x32c>
 80096a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80096ac:	d811      	bhi.n	80096d2 <UART_SetConfig+0x33e>
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d003      	beq.n	80096ba <UART_SetConfig+0x326>
 80096b2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80096b6:	d006      	beq.n	80096c6 <UART_SetConfig+0x332>
 80096b8:	e00b      	b.n	80096d2 <UART_SetConfig+0x33e>
 80096ba:	2300      	movs	r3, #0
 80096bc:	77fb      	strb	r3, [r7, #31]
 80096be:	e00d      	b.n	80096dc <UART_SetConfig+0x348>
 80096c0:	2302      	movs	r3, #2
 80096c2:	77fb      	strb	r3, [r7, #31]
 80096c4:	e00a      	b.n	80096dc <UART_SetConfig+0x348>
 80096c6:	2304      	movs	r3, #4
 80096c8:	77fb      	strb	r3, [r7, #31]
 80096ca:	e007      	b.n	80096dc <UART_SetConfig+0x348>
 80096cc:	2308      	movs	r3, #8
 80096ce:	77fb      	strb	r3, [r7, #31]
 80096d0:	e004      	b.n	80096dc <UART_SetConfig+0x348>
 80096d2:	2310      	movs	r3, #16
 80096d4:	77fb      	strb	r3, [r7, #31]
 80096d6:	e001      	b.n	80096dc <UART_SetConfig+0x348>
 80096d8:	2310      	movs	r3, #16
 80096da:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	69db      	ldr	r3, [r3, #28]
 80096e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80096e4:	d15b      	bne.n	800979e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80096e6:	7ffb      	ldrb	r3, [r7, #31]
 80096e8:	2b08      	cmp	r3, #8
 80096ea:	d828      	bhi.n	800973e <UART_SetConfig+0x3aa>
 80096ec:	a201      	add	r2, pc, #4	@ (adr r2, 80096f4 <UART_SetConfig+0x360>)
 80096ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096f2:	bf00      	nop
 80096f4:	08009719 	.word	0x08009719
 80096f8:	08009721 	.word	0x08009721
 80096fc:	08009729 	.word	0x08009729
 8009700:	0800973f 	.word	0x0800973f
 8009704:	0800972f 	.word	0x0800972f
 8009708:	0800973f 	.word	0x0800973f
 800970c:	0800973f 	.word	0x0800973f
 8009710:	0800973f 	.word	0x0800973f
 8009714:	08009737 	.word	0x08009737
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009718:	f7fc fcd8 	bl	80060cc <HAL_RCC_GetPCLK1Freq>
 800971c:	61b8      	str	r0, [r7, #24]
        break;
 800971e:	e013      	b.n	8009748 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009720:	f7fc fce8 	bl	80060f4 <HAL_RCC_GetPCLK2Freq>
 8009724:	61b8      	str	r0, [r7, #24]
        break;
 8009726:	e00f      	b.n	8009748 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009728:	4b4b      	ldr	r3, [pc, #300]	@ (8009858 <UART_SetConfig+0x4c4>)
 800972a:	61bb      	str	r3, [r7, #24]
        break;
 800972c:	e00c      	b.n	8009748 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800972e:	f7fc fbbb 	bl	8005ea8 <HAL_RCC_GetSysClockFreq>
 8009732:	61b8      	str	r0, [r7, #24]
        break;
 8009734:	e008      	b.n	8009748 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009736:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800973a:	61bb      	str	r3, [r7, #24]
        break;
 800973c:	e004      	b.n	8009748 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800973e:	2300      	movs	r3, #0
 8009740:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009742:	2301      	movs	r3, #1
 8009744:	77bb      	strb	r3, [r7, #30]
        break;
 8009746:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009748:	69bb      	ldr	r3, [r7, #24]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d074      	beq.n	8009838 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800974e:	69bb      	ldr	r3, [r7, #24]
 8009750:	005a      	lsls	r2, r3, #1
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	685b      	ldr	r3, [r3, #4]
 8009756:	085b      	lsrs	r3, r3, #1
 8009758:	441a      	add	r2, r3
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	685b      	ldr	r3, [r3, #4]
 800975e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009762:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009764:	693b      	ldr	r3, [r7, #16]
 8009766:	2b0f      	cmp	r3, #15
 8009768:	d916      	bls.n	8009798 <UART_SetConfig+0x404>
 800976a:	693b      	ldr	r3, [r7, #16]
 800976c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009770:	d212      	bcs.n	8009798 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009772:	693b      	ldr	r3, [r7, #16]
 8009774:	b29b      	uxth	r3, r3
 8009776:	f023 030f 	bic.w	r3, r3, #15
 800977a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800977c:	693b      	ldr	r3, [r7, #16]
 800977e:	085b      	lsrs	r3, r3, #1
 8009780:	b29b      	uxth	r3, r3
 8009782:	f003 0307 	and.w	r3, r3, #7
 8009786:	b29a      	uxth	r2, r3
 8009788:	89fb      	ldrh	r3, [r7, #14]
 800978a:	4313      	orrs	r3, r2
 800978c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	89fa      	ldrh	r2, [r7, #14]
 8009794:	60da      	str	r2, [r3, #12]
 8009796:	e04f      	b.n	8009838 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009798:	2301      	movs	r3, #1
 800979a:	77bb      	strb	r3, [r7, #30]
 800979c:	e04c      	b.n	8009838 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800979e:	7ffb      	ldrb	r3, [r7, #31]
 80097a0:	2b08      	cmp	r3, #8
 80097a2:	d828      	bhi.n	80097f6 <UART_SetConfig+0x462>
 80097a4:	a201      	add	r2, pc, #4	@ (adr r2, 80097ac <UART_SetConfig+0x418>)
 80097a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097aa:	bf00      	nop
 80097ac:	080097d1 	.word	0x080097d1
 80097b0:	080097d9 	.word	0x080097d9
 80097b4:	080097e1 	.word	0x080097e1
 80097b8:	080097f7 	.word	0x080097f7
 80097bc:	080097e7 	.word	0x080097e7
 80097c0:	080097f7 	.word	0x080097f7
 80097c4:	080097f7 	.word	0x080097f7
 80097c8:	080097f7 	.word	0x080097f7
 80097cc:	080097ef 	.word	0x080097ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80097d0:	f7fc fc7c 	bl	80060cc <HAL_RCC_GetPCLK1Freq>
 80097d4:	61b8      	str	r0, [r7, #24]
        break;
 80097d6:	e013      	b.n	8009800 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80097d8:	f7fc fc8c 	bl	80060f4 <HAL_RCC_GetPCLK2Freq>
 80097dc:	61b8      	str	r0, [r7, #24]
        break;
 80097de:	e00f      	b.n	8009800 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80097e0:	4b1d      	ldr	r3, [pc, #116]	@ (8009858 <UART_SetConfig+0x4c4>)
 80097e2:	61bb      	str	r3, [r7, #24]
        break;
 80097e4:	e00c      	b.n	8009800 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80097e6:	f7fc fb5f 	bl	8005ea8 <HAL_RCC_GetSysClockFreq>
 80097ea:	61b8      	str	r0, [r7, #24]
        break;
 80097ec:	e008      	b.n	8009800 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80097ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80097f2:	61bb      	str	r3, [r7, #24]
        break;
 80097f4:	e004      	b.n	8009800 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80097f6:	2300      	movs	r3, #0
 80097f8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80097fa:	2301      	movs	r3, #1
 80097fc:	77bb      	strb	r3, [r7, #30]
        break;
 80097fe:	bf00      	nop
    }

    if (pclk != 0U)
 8009800:	69bb      	ldr	r3, [r7, #24]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d018      	beq.n	8009838 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	685b      	ldr	r3, [r3, #4]
 800980a:	085a      	lsrs	r2, r3, #1
 800980c:	69bb      	ldr	r3, [r7, #24]
 800980e:	441a      	add	r2, r3
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	685b      	ldr	r3, [r3, #4]
 8009814:	fbb2 f3f3 	udiv	r3, r2, r3
 8009818:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800981a:	693b      	ldr	r3, [r7, #16]
 800981c:	2b0f      	cmp	r3, #15
 800981e:	d909      	bls.n	8009834 <UART_SetConfig+0x4a0>
 8009820:	693b      	ldr	r3, [r7, #16]
 8009822:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009826:	d205      	bcs.n	8009834 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009828:	693b      	ldr	r3, [r7, #16]
 800982a:	b29a      	uxth	r2, r3
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	60da      	str	r2, [r3, #12]
 8009832:	e001      	b.n	8009838 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009834:	2301      	movs	r3, #1
 8009836:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	2200      	movs	r2, #0
 800983c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	2200      	movs	r2, #0
 8009842:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009844:	7fbb      	ldrb	r3, [r7, #30]
}
 8009846:	4618      	mov	r0, r3
 8009848:	3720      	adds	r7, #32
 800984a:	46bd      	mov	sp, r7
 800984c:	bd80      	pop	{r7, pc}
 800984e:	bf00      	nop
 8009850:	40007c00 	.word	0x40007c00
 8009854:	40023800 	.word	0x40023800
 8009858:	00f42400 	.word	0x00f42400

0800985c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800985c:	b480      	push	{r7}
 800985e:	b083      	sub	sp, #12
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009868:	f003 0308 	and.w	r3, r3, #8
 800986c:	2b00      	cmp	r3, #0
 800986e:	d00a      	beq.n	8009886 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	685b      	ldr	r3, [r3, #4]
 8009876:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	430a      	orrs	r2, r1
 8009884:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800988a:	f003 0301 	and.w	r3, r3, #1
 800988e:	2b00      	cmp	r3, #0
 8009890:	d00a      	beq.n	80098a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	685b      	ldr	r3, [r3, #4]
 8009898:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	430a      	orrs	r2, r1
 80098a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098ac:	f003 0302 	and.w	r3, r3, #2
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d00a      	beq.n	80098ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	685b      	ldr	r3, [r3, #4]
 80098ba:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	430a      	orrs	r2, r1
 80098c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098ce:	f003 0304 	and.w	r3, r3, #4
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d00a      	beq.n	80098ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	685b      	ldr	r3, [r3, #4]
 80098dc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	430a      	orrs	r2, r1
 80098ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098f0:	f003 0310 	and.w	r3, r3, #16
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d00a      	beq.n	800990e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	689b      	ldr	r3, [r3, #8]
 80098fe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	430a      	orrs	r2, r1
 800990c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009912:	f003 0320 	and.w	r3, r3, #32
 8009916:	2b00      	cmp	r3, #0
 8009918:	d00a      	beq.n	8009930 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	689b      	ldr	r3, [r3, #8]
 8009920:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	430a      	orrs	r2, r1
 800992e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009934:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009938:	2b00      	cmp	r3, #0
 800993a:	d01a      	beq.n	8009972 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	685b      	ldr	r3, [r3, #4]
 8009942:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	430a      	orrs	r2, r1
 8009950:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009956:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800995a:	d10a      	bne.n	8009972 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	685b      	ldr	r3, [r3, #4]
 8009962:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	430a      	orrs	r2, r1
 8009970:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009976:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800997a:	2b00      	cmp	r3, #0
 800997c:	d00a      	beq.n	8009994 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	685b      	ldr	r3, [r3, #4]
 8009984:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	430a      	orrs	r2, r1
 8009992:	605a      	str	r2, [r3, #4]
  }
}
 8009994:	bf00      	nop
 8009996:	370c      	adds	r7, #12
 8009998:	46bd      	mov	sp, r7
 800999a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999e:	4770      	bx	lr

080099a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b08c      	sub	sp, #48	@ 0x30
 80099a4:	af02      	add	r7, sp, #8
 80099a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2200      	movs	r2, #0
 80099ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80099b0:	f7f9 f93a 	bl	8002c28 <HAL_GetTick>
 80099b4:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	f003 0308 	and.w	r3, r3, #8
 80099c0:	2b08      	cmp	r3, #8
 80099c2:	d12e      	bne.n	8009a22 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80099c4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80099c8:	9300      	str	r3, [sp, #0]
 80099ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099cc:	2200      	movs	r2, #0
 80099ce:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80099d2:	6878      	ldr	r0, [r7, #4]
 80099d4:	f000 f83b 	bl	8009a4e <UART_WaitOnFlagUntilTimeout>
 80099d8:	4603      	mov	r3, r0
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d021      	beq.n	8009a22 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099e4:	693b      	ldr	r3, [r7, #16]
 80099e6:	e853 3f00 	ldrex	r3, [r3]
 80099ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80099f2:	623b      	str	r3, [r7, #32]
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	461a      	mov	r2, r3
 80099fa:	6a3b      	ldr	r3, [r7, #32]
 80099fc:	61fb      	str	r3, [r7, #28]
 80099fe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a00:	69b9      	ldr	r1, [r7, #24]
 8009a02:	69fa      	ldr	r2, [r7, #28]
 8009a04:	e841 2300 	strex	r3, r2, [r1]
 8009a08:	617b      	str	r3, [r7, #20]
   return(result);
 8009a0a:	697b      	ldr	r3, [r7, #20]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d1e6      	bne.n	80099de <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	2220      	movs	r2, #32
 8009a14:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	2200      	movs	r2, #0
 8009a1a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009a1e:	2303      	movs	r3, #3
 8009a20:	e011      	b.n	8009a46 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	2220      	movs	r2, #32
 8009a26:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2220      	movs	r2, #32
 8009a2c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2200      	movs	r2, #0
 8009a34:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	2200      	movs	r2, #0
 8009a3a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2200      	movs	r2, #0
 8009a40:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8009a44:	2300      	movs	r3, #0
}
 8009a46:	4618      	mov	r0, r3
 8009a48:	3728      	adds	r7, #40	@ 0x28
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bd80      	pop	{r7, pc}

08009a4e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009a4e:	b580      	push	{r7, lr}
 8009a50:	b084      	sub	sp, #16
 8009a52:	af00      	add	r7, sp, #0
 8009a54:	60f8      	str	r0, [r7, #12]
 8009a56:	60b9      	str	r1, [r7, #8]
 8009a58:	603b      	str	r3, [r7, #0]
 8009a5a:	4613      	mov	r3, r2
 8009a5c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a5e:	e04f      	b.n	8009b00 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a60:	69bb      	ldr	r3, [r7, #24]
 8009a62:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009a66:	d04b      	beq.n	8009b00 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009a68:	f7f9 f8de 	bl	8002c28 <HAL_GetTick>
 8009a6c:	4602      	mov	r2, r0
 8009a6e:	683b      	ldr	r3, [r7, #0]
 8009a70:	1ad3      	subs	r3, r2, r3
 8009a72:	69ba      	ldr	r2, [r7, #24]
 8009a74:	429a      	cmp	r2, r3
 8009a76:	d302      	bcc.n	8009a7e <UART_WaitOnFlagUntilTimeout+0x30>
 8009a78:	69bb      	ldr	r3, [r7, #24]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d101      	bne.n	8009a82 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009a7e:	2303      	movs	r3, #3
 8009a80:	e04e      	b.n	8009b20 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	f003 0304 	and.w	r3, r3, #4
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d037      	beq.n	8009b00 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009a90:	68bb      	ldr	r3, [r7, #8]
 8009a92:	2b80      	cmp	r3, #128	@ 0x80
 8009a94:	d034      	beq.n	8009b00 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009a96:	68bb      	ldr	r3, [r7, #8]
 8009a98:	2b40      	cmp	r3, #64	@ 0x40
 8009a9a:	d031      	beq.n	8009b00 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	69db      	ldr	r3, [r3, #28]
 8009aa2:	f003 0308 	and.w	r3, r3, #8
 8009aa6:	2b08      	cmp	r3, #8
 8009aa8:	d110      	bne.n	8009acc <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	2208      	movs	r2, #8
 8009ab0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009ab2:	68f8      	ldr	r0, [r7, #12]
 8009ab4:	f000 f8fe 	bl	8009cb4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	2208      	movs	r2, #8
 8009abc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8009ac8:	2301      	movs	r3, #1
 8009aca:	e029      	b.n	8009b20 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	69db      	ldr	r3, [r3, #28]
 8009ad2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009ad6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009ada:	d111      	bne.n	8009b00 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009ae4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009ae6:	68f8      	ldr	r0, [r7, #12]
 8009ae8:	f000 f8e4 	bl	8009cb4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	2220      	movs	r2, #32
 8009af0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	2200      	movs	r2, #0
 8009af8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8009afc:	2303      	movs	r3, #3
 8009afe:	e00f      	b.n	8009b20 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	69da      	ldr	r2, [r3, #28]
 8009b06:	68bb      	ldr	r3, [r7, #8]
 8009b08:	4013      	ands	r3, r2
 8009b0a:	68ba      	ldr	r2, [r7, #8]
 8009b0c:	429a      	cmp	r2, r3
 8009b0e:	bf0c      	ite	eq
 8009b10:	2301      	moveq	r3, #1
 8009b12:	2300      	movne	r3, #0
 8009b14:	b2db      	uxtb	r3, r3
 8009b16:	461a      	mov	r2, r3
 8009b18:	79fb      	ldrb	r3, [r7, #7]
 8009b1a:	429a      	cmp	r2, r3
 8009b1c:	d0a0      	beq.n	8009a60 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009b1e:	2300      	movs	r3, #0
}
 8009b20:	4618      	mov	r0, r3
 8009b22:	3710      	adds	r7, #16
 8009b24:	46bd      	mov	sp, r7
 8009b26:	bd80      	pop	{r7, pc}

08009b28 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b096      	sub	sp, #88	@ 0x58
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	60f8      	str	r0, [r7, #12]
 8009b30:	60b9      	str	r1, [r7, #8]
 8009b32:	4613      	mov	r3, r2
 8009b34:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	68ba      	ldr	r2, [r7, #8]
 8009b3a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	88fa      	ldrh	r2, [r7, #6]
 8009b40:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	2200      	movs	r2, #0
 8009b48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	2222      	movs	r2, #34	@ 0x22
 8009b50:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d028      	beq.n	8009bae <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009b60:	4a3e      	ldr	r2, [pc, #248]	@ (8009c5c <UART_Start_Receive_DMA+0x134>)
 8009b62:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009b68:	4a3d      	ldr	r2, [pc, #244]	@ (8009c60 <UART_Start_Receive_DMA+0x138>)
 8009b6a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009b70:	4a3c      	ldr	r2, [pc, #240]	@ (8009c64 <UART_Start_Receive_DMA+0x13c>)
 8009b72:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009b78:	2200      	movs	r2, #0
 8009b7a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	3324      	adds	r3, #36	@ 0x24
 8009b86:	4619      	mov	r1, r3
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b8c:	461a      	mov	r2, r3
 8009b8e:	88fb      	ldrh	r3, [r7, #6]
 8009b90:	f7f9 fd46 	bl	8003620 <HAL_DMA_Start_IT>
 8009b94:	4603      	mov	r3, r0
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d009      	beq.n	8009bae <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	2210      	movs	r2, #16
 8009b9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	2220      	movs	r2, #32
 8009ba6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 8009baa:	2301      	movs	r3, #1
 8009bac:	e051      	b.n	8009c52 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	691b      	ldr	r3, [r3, #16]
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d018      	beq.n	8009be8 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bbe:	e853 3f00 	ldrex	r3, [r3]
 8009bc2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009bc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bc6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009bca:	657b      	str	r3, [r7, #84]	@ 0x54
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	461a      	mov	r2, r3
 8009bd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009bd4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009bd6:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bd8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009bda:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009bdc:	e841 2300 	strex	r3, r2, [r1]
 8009be0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009be2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d1e6      	bne.n	8009bb6 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	3308      	adds	r3, #8
 8009bee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bf2:	e853 3f00 	ldrex	r3, [r3]
 8009bf6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bfa:	f043 0301 	orr.w	r3, r3, #1
 8009bfe:	653b      	str	r3, [r7, #80]	@ 0x50
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	3308      	adds	r3, #8
 8009c06:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009c08:	637a      	str	r2, [r7, #52]	@ 0x34
 8009c0a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c0c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009c0e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009c10:	e841 2300 	strex	r3, r2, [r1]
 8009c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009c16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d1e5      	bne.n	8009be8 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	3308      	adds	r3, #8
 8009c22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c24:	697b      	ldr	r3, [r7, #20]
 8009c26:	e853 3f00 	ldrex	r3, [r3]
 8009c2a:	613b      	str	r3, [r7, #16]
   return(result);
 8009c2c:	693b      	ldr	r3, [r7, #16]
 8009c2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	3308      	adds	r3, #8
 8009c3a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009c3c:	623a      	str	r2, [r7, #32]
 8009c3e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c40:	69f9      	ldr	r1, [r7, #28]
 8009c42:	6a3a      	ldr	r2, [r7, #32]
 8009c44:	e841 2300 	strex	r3, r2, [r1]
 8009c48:	61bb      	str	r3, [r7, #24]
   return(result);
 8009c4a:	69bb      	ldr	r3, [r7, #24]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d1e5      	bne.n	8009c1c <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8009c50:	2300      	movs	r3, #0
}
 8009c52:	4618      	mov	r0, r3
 8009c54:	3758      	adds	r7, #88	@ 0x58
 8009c56:	46bd      	mov	sp, r7
 8009c58:	bd80      	pop	{r7, pc}
 8009c5a:	bf00      	nop
 8009c5c:	08009d7d 	.word	0x08009d7d
 8009c60:	08009ea5 	.word	0x08009ea5
 8009c64:	08009ee3 	.word	0x08009ee3

08009c68 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009c68:	b480      	push	{r7}
 8009c6a:	b089      	sub	sp, #36	@ 0x24
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	e853 3f00 	ldrex	r3, [r3]
 8009c7c:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c7e:	68bb      	ldr	r3, [r7, #8]
 8009c80:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009c84:	61fb      	str	r3, [r7, #28]
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	461a      	mov	r2, r3
 8009c8c:	69fb      	ldr	r3, [r7, #28]
 8009c8e:	61bb      	str	r3, [r7, #24]
 8009c90:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c92:	6979      	ldr	r1, [r7, #20]
 8009c94:	69ba      	ldr	r2, [r7, #24]
 8009c96:	e841 2300 	strex	r3, r2, [r1]
 8009c9a:	613b      	str	r3, [r7, #16]
   return(result);
 8009c9c:	693b      	ldr	r3, [r7, #16]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d1e6      	bne.n	8009c70 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	2220      	movs	r2, #32
 8009ca6:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8009ca8:	bf00      	nop
 8009caa:	3724      	adds	r7, #36	@ 0x24
 8009cac:	46bd      	mov	sp, r7
 8009cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb2:	4770      	bx	lr

08009cb4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009cb4:	b480      	push	{r7}
 8009cb6:	b095      	sub	sp, #84	@ 0x54
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cc4:	e853 3f00 	ldrex	r3, [r3]
 8009cc8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ccc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009cd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	461a      	mov	r2, r3
 8009cd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009cda:	643b      	str	r3, [r7, #64]	@ 0x40
 8009cdc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cde:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009ce0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009ce2:	e841 2300 	strex	r3, r2, [r1]
 8009ce6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009ce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d1e6      	bne.n	8009cbc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	3308      	adds	r3, #8
 8009cf4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cf6:	6a3b      	ldr	r3, [r7, #32]
 8009cf8:	e853 3f00 	ldrex	r3, [r3]
 8009cfc:	61fb      	str	r3, [r7, #28]
   return(result);
 8009cfe:	69fb      	ldr	r3, [r7, #28]
 8009d00:	f023 0301 	bic.w	r3, r3, #1
 8009d04:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	3308      	adds	r3, #8
 8009d0c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009d0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009d10:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d12:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d16:	e841 2300 	strex	r3, r2, [r1]
 8009d1a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d1e5      	bne.n	8009cee <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d26:	2b01      	cmp	r3, #1
 8009d28:	d118      	bne.n	8009d5c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	e853 3f00 	ldrex	r3, [r3]
 8009d36:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d38:	68bb      	ldr	r3, [r7, #8]
 8009d3a:	f023 0310 	bic.w	r3, r3, #16
 8009d3e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	461a      	mov	r2, r3
 8009d46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d48:	61bb      	str	r3, [r7, #24]
 8009d4a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d4c:	6979      	ldr	r1, [r7, #20]
 8009d4e:	69ba      	ldr	r2, [r7, #24]
 8009d50:	e841 2300 	strex	r3, r2, [r1]
 8009d54:	613b      	str	r3, [r7, #16]
   return(result);
 8009d56:	693b      	ldr	r3, [r7, #16]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d1e6      	bne.n	8009d2a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	2220      	movs	r2, #32
 8009d60:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2200      	movs	r2, #0
 8009d68:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009d70:	bf00      	nop
 8009d72:	3754      	adds	r7, #84	@ 0x54
 8009d74:	46bd      	mov	sp, r7
 8009d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7a:	4770      	bx	lr

08009d7c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b09c      	sub	sp, #112	@ 0x70
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d88:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	69db      	ldr	r3, [r3, #28]
 8009d8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d92:	d071      	beq.n	8009e78 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 8009d94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d96:	2200      	movs	r2, #0
 8009d98:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009d9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009da2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009da4:	e853 3f00 	ldrex	r3, [r3]
 8009da8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009daa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009dac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009db0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009db2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	461a      	mov	r2, r3
 8009db8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009dba:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009dbc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dbe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009dc0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009dc2:	e841 2300 	strex	r3, r2, [r1]
 8009dc6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009dc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d1e6      	bne.n	8009d9c <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009dce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	3308      	adds	r3, #8
 8009dd4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dd8:	e853 3f00 	ldrex	r3, [r3]
 8009ddc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009dde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009de0:	f023 0301 	bic.w	r3, r3, #1
 8009de4:	667b      	str	r3, [r7, #100]	@ 0x64
 8009de6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	3308      	adds	r3, #8
 8009dec:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009dee:	647a      	str	r2, [r7, #68]	@ 0x44
 8009df0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009df2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009df4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009df6:	e841 2300 	strex	r3, r2, [r1]
 8009dfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009dfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d1e5      	bne.n	8009dce <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009e02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	3308      	adds	r3, #8
 8009e08:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e0c:	e853 3f00 	ldrex	r3, [r3]
 8009e10:	623b      	str	r3, [r7, #32]
   return(result);
 8009e12:	6a3b      	ldr	r3, [r7, #32]
 8009e14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e18:	663b      	str	r3, [r7, #96]	@ 0x60
 8009e1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	3308      	adds	r3, #8
 8009e20:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009e22:	633a      	str	r2, [r7, #48]	@ 0x30
 8009e24:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009e28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e2a:	e841 2300 	strex	r3, r2, [r1]
 8009e2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d1e5      	bne.n	8009e02 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009e36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e38:	2220      	movs	r2, #32
 8009e3a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e42:	2b01      	cmp	r3, #1
 8009e44:	d118      	bne.n	8009e78 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e4c:	693b      	ldr	r3, [r7, #16]
 8009e4e:	e853 3f00 	ldrex	r3, [r3]
 8009e52:	60fb      	str	r3, [r7, #12]
   return(result);
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	f023 0310 	bic.w	r3, r3, #16
 8009e5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009e5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	461a      	mov	r2, r3
 8009e62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009e64:	61fb      	str	r3, [r7, #28]
 8009e66:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e68:	69b9      	ldr	r1, [r7, #24]
 8009e6a:	69fa      	ldr	r2, [r7, #28]
 8009e6c:	e841 2300 	strex	r3, r2, [r1]
 8009e70:	617b      	str	r3, [r7, #20]
   return(result);
 8009e72:	697b      	ldr	r3, [r7, #20]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d1e6      	bne.n	8009e46 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009e78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e82:	2b01      	cmp	r3, #1
 8009e84:	d107      	bne.n	8009e96 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009e86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e88:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009e8c:	4619      	mov	r1, r3
 8009e8e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009e90:	f7ff fa74 	bl	800937c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009e94:	e002      	b.n	8009e9c <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 8009e96:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009e98:	f7f7 fa2a 	bl	80012f0 <HAL_UART_RxCpltCallback>
}
 8009e9c:	bf00      	nop
 8009e9e:	3770      	adds	r7, #112	@ 0x70
 8009ea0:	46bd      	mov	sp, r7
 8009ea2:	bd80      	pop	{r7, pc}

08009ea4 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b084      	sub	sp, #16
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009eb0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	2201      	movs	r2, #1
 8009eb6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009ebc:	2b01      	cmp	r3, #1
 8009ebe:	d109      	bne.n	8009ed4 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009ec6:	085b      	lsrs	r3, r3, #1
 8009ec8:	b29b      	uxth	r3, r3
 8009eca:	4619      	mov	r1, r3
 8009ecc:	68f8      	ldr	r0, [r7, #12]
 8009ece:	f7ff fa55 	bl	800937c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009ed2:	e002      	b.n	8009eda <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8009ed4:	68f8      	ldr	r0, [r7, #12]
 8009ed6:	f7ff fa3d 	bl	8009354 <HAL_UART_RxHalfCpltCallback>
}
 8009eda:	bf00      	nop
 8009edc:	3710      	adds	r7, #16
 8009ede:	46bd      	mov	sp, r7
 8009ee0:	bd80      	pop	{r7, pc}

08009ee2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009ee2:	b580      	push	{r7, lr}
 8009ee4:	b086      	sub	sp, #24
 8009ee6:	af00      	add	r7, sp, #0
 8009ee8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009eee:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009ef0:	697b      	ldr	r3, [r7, #20]
 8009ef2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009ef4:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009ef6:	697b      	ldr	r3, [r7, #20]
 8009ef8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009efc:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009efe:	697b      	ldr	r3, [r7, #20]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	689b      	ldr	r3, [r3, #8]
 8009f04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f08:	2b80      	cmp	r3, #128	@ 0x80
 8009f0a:	d109      	bne.n	8009f20 <UART_DMAError+0x3e>
 8009f0c:	693b      	ldr	r3, [r7, #16]
 8009f0e:	2b21      	cmp	r3, #33	@ 0x21
 8009f10:	d106      	bne.n	8009f20 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009f12:	697b      	ldr	r3, [r7, #20]
 8009f14:	2200      	movs	r2, #0
 8009f16:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 8009f1a:	6978      	ldr	r0, [r7, #20]
 8009f1c:	f7ff fea4 	bl	8009c68 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009f20:	697b      	ldr	r3, [r7, #20]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	689b      	ldr	r3, [r3, #8]
 8009f26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f2a:	2b40      	cmp	r3, #64	@ 0x40
 8009f2c:	d109      	bne.n	8009f42 <UART_DMAError+0x60>
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	2b22      	cmp	r3, #34	@ 0x22
 8009f32:	d106      	bne.n	8009f42 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009f34:	697b      	ldr	r3, [r7, #20]
 8009f36:	2200      	movs	r2, #0
 8009f38:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 8009f3c:	6978      	ldr	r0, [r7, #20]
 8009f3e:	f7ff feb9 	bl	8009cb4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009f42:	697b      	ldr	r3, [r7, #20]
 8009f44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009f48:	f043 0210 	orr.w	r2, r3, #16
 8009f4c:	697b      	ldr	r3, [r7, #20]
 8009f4e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009f52:	6978      	ldr	r0, [r7, #20]
 8009f54:	f7ff fa08 	bl	8009368 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f58:	bf00      	nop
 8009f5a:	3718      	adds	r7, #24
 8009f5c:	46bd      	mov	sp, r7
 8009f5e:	bd80      	pop	{r7, pc}

08009f60 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8009f60:	b084      	sub	sp, #16
 8009f62:	b480      	push	{r7}
 8009f64:	b085      	sub	sp, #20
 8009f66:	af00      	add	r7, sp, #0
 8009f68:	6078      	str	r0, [r7, #4]
 8009f6a:	f107 001c 	add.w	r0, r7, #28
 8009f6e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8009f72:	2300      	movs	r3, #0
 8009f74:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8009f76:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8009f78:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8009f7a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8009f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8009f7e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8009f80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8009f82:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8009f84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8009f86:	431a      	orrs	r2, r3
             Init.ClockDiv
 8009f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8009f8a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8009f8c:	68fa      	ldr	r2, [r7, #12]
 8009f8e:	4313      	orrs	r3, r2
 8009f90:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	685a      	ldr	r2, [r3, #4]
 8009f96:	4b07      	ldr	r3, [pc, #28]	@ (8009fb4 <SDMMC_Init+0x54>)
 8009f98:	4013      	ands	r3, r2
 8009f9a:	68fa      	ldr	r2, [r7, #12]
 8009f9c:	431a      	orrs	r2, r3
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009fa2:	2300      	movs	r3, #0
}
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	3714      	adds	r7, #20
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fae:	b004      	add	sp, #16
 8009fb0:	4770      	bx	lr
 8009fb2:	bf00      	nop
 8009fb4:	ffff8100 	.word	0xffff8100

08009fb8 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8009fb8:	b480      	push	{r7}
 8009fba:	b083      	sub	sp, #12
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	370c      	adds	r7, #12
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd0:	4770      	bx	lr

08009fd2 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 8009fd2:	b480      	push	{r7}
 8009fd4:	b083      	sub	sp, #12
 8009fd6:	af00      	add	r7, sp, #0
 8009fd8:	6078      	str	r0, [r7, #4]
 8009fda:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 8009fdc:	683b      	ldr	r3, [r7, #0]
 8009fde:	681a      	ldr	r2, [r3, #0]
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8009fe6:	2300      	movs	r3, #0
}
 8009fe8:	4618      	mov	r0, r3
 8009fea:	370c      	adds	r7, #12
 8009fec:	46bd      	mov	sp, r7
 8009fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff2:	4770      	bx	lr

08009ff4 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 8009ff4:	b480      	push	{r7}
 8009ff6:	b083      	sub	sp, #12
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	2203      	movs	r2, #3
 800a000:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800a002:	2300      	movs	r3, #0
}
 800a004:	4618      	mov	r0, r3
 800a006:	370c      	adds	r7, #12
 800a008:	46bd      	mov	sp, r7
 800a00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00e:	4770      	bx	lr

0800a010 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 800a010:	b480      	push	{r7}
 800a012:	b083      	sub	sp, #12
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	f003 0303 	and.w	r3, r3, #3
}
 800a020:	4618      	mov	r0, r3
 800a022:	370c      	adds	r7, #12
 800a024:	46bd      	mov	sp, r7
 800a026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a02a:	4770      	bx	lr

0800a02c <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800a02c:	b480      	push	{r7}
 800a02e:	b085      	sub	sp, #20
 800a030:	af00      	add	r7, sp, #0
 800a032:	6078      	str	r0, [r7, #4]
 800a034:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a036:	2300      	movs	r3, #0
 800a038:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800a03a:	683b      	ldr	r3, [r7, #0]
 800a03c:	681a      	ldr	r2, [r3, #0]
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a042:	683b      	ldr	r3, [r7, #0]
 800a044:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800a046:	683b      	ldr	r3, [r7, #0]
 800a048:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a04a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800a04c:	683b      	ldr	r3, [r7, #0]
 800a04e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800a050:	431a      	orrs	r2, r3
                       Command->CPSM);
 800a052:	683b      	ldr	r3, [r7, #0]
 800a054:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800a056:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a058:	68fa      	ldr	r2, [r7, #12]
 800a05a:	4313      	orrs	r3, r2
 800a05c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	68da      	ldr	r2, [r3, #12]
 800a062:	4b06      	ldr	r3, [pc, #24]	@ (800a07c <SDMMC_SendCommand+0x50>)
 800a064:	4013      	ands	r3, r2
 800a066:	68fa      	ldr	r2, [r7, #12]
 800a068:	431a      	orrs	r2, r3
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800a06e:	2300      	movs	r3, #0
}
 800a070:	4618      	mov	r0, r3
 800a072:	3714      	adds	r7, #20
 800a074:	46bd      	mov	sp, r7
 800a076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a07a:	4770      	bx	lr
 800a07c:	fffff000 	.word	0xfffff000

0800a080 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800a080:	b480      	push	{r7}
 800a082:	b083      	sub	sp, #12
 800a084:	af00      	add	r7, sp, #0
 800a086:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	691b      	ldr	r3, [r3, #16]
 800a08c:	b2db      	uxtb	r3, r3
}
 800a08e:	4618      	mov	r0, r3
 800a090:	370c      	adds	r7, #12
 800a092:	46bd      	mov	sp, r7
 800a094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a098:	4770      	bx	lr

0800a09a <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800a09a:	b480      	push	{r7}
 800a09c:	b085      	sub	sp, #20
 800a09e:	af00      	add	r7, sp, #0
 800a0a0:	6078      	str	r0, [r7, #4]
 800a0a2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	3314      	adds	r3, #20
 800a0a8:	461a      	mov	r2, r3
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	4413      	add	r3, r2
 800a0ae:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	681b      	ldr	r3, [r3, #0]
}  
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	3714      	adds	r7, #20
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0be:	4770      	bx	lr

0800a0c0 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800a0c0:	b480      	push	{r7}
 800a0c2:	b085      	sub	sp, #20
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
 800a0c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800a0ce:	683b      	ldr	r3, [r7, #0]
 800a0d0:	681a      	ldr	r2, [r3, #0]
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800a0d6:	683b      	ldr	r3, [r7, #0]
 800a0d8:	685a      	ldr	r2, [r3, #4]
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800a0e2:	683b      	ldr	r3, [r7, #0]
 800a0e4:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a0e6:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800a0e8:	683b      	ldr	r3, [r7, #0]
 800a0ea:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800a0ec:	431a      	orrs	r2, r3
                       Data->DPSM);
 800a0ee:	683b      	ldr	r3, [r7, #0]
 800a0f0:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800a0f2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a0f4:	68fa      	ldr	r2, [r7, #12]
 800a0f6:	4313      	orrs	r3, r2
 800a0f8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0fe:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	431a      	orrs	r2, r3
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800a10a:	2300      	movs	r3, #0

}
 800a10c:	4618      	mov	r0, r3
 800a10e:	3714      	adds	r7, #20
 800a110:	46bd      	mov	sp, r7
 800a112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a116:	4770      	bx	lr

0800a118 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800a118:	b580      	push	{r7, lr}
 800a11a:	b088      	sub	sp, #32
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	6078      	str	r0, [r7, #4]
 800a120:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800a122:	683b      	ldr	r3, [r7, #0]
 800a124:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800a126:	2310      	movs	r3, #16
 800a128:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a12a:	2340      	movs	r3, #64	@ 0x40
 800a12c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a12e:	2300      	movs	r3, #0
 800a130:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a132:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a136:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a138:	f107 0308 	add.w	r3, r7, #8
 800a13c:	4619      	mov	r1, r3
 800a13e:	6878      	ldr	r0, [r7, #4]
 800a140:	f7ff ff74 	bl	800a02c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800a144:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a148:	2110      	movs	r1, #16
 800a14a:	6878      	ldr	r0, [r7, #4]
 800a14c:	f000 fa1a 	bl	800a584 <SDMMC_GetCmdResp1>
 800a150:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a152:	69fb      	ldr	r3, [r7, #28]
}
 800a154:	4618      	mov	r0, r3
 800a156:	3720      	adds	r7, #32
 800a158:	46bd      	mov	sp, r7
 800a15a:	bd80      	pop	{r7, pc}

0800a15c <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800a15c:	b580      	push	{r7, lr}
 800a15e:	b088      	sub	sp, #32
 800a160:	af00      	add	r7, sp, #0
 800a162:	6078      	str	r0, [r7, #4]
 800a164:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a166:	683b      	ldr	r3, [r7, #0]
 800a168:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800a16a:	2311      	movs	r3, #17
 800a16c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a16e:	2340      	movs	r3, #64	@ 0x40
 800a170:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a172:	2300      	movs	r3, #0
 800a174:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a176:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a17a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a17c:	f107 0308 	add.w	r3, r7, #8
 800a180:	4619      	mov	r1, r3
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f7ff ff52 	bl	800a02c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800a188:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a18c:	2111      	movs	r1, #17
 800a18e:	6878      	ldr	r0, [r7, #4]
 800a190:	f000 f9f8 	bl	800a584 <SDMMC_GetCmdResp1>
 800a194:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a196:	69fb      	ldr	r3, [r7, #28]
}
 800a198:	4618      	mov	r0, r3
 800a19a:	3720      	adds	r7, #32
 800a19c:	46bd      	mov	sp, r7
 800a19e:	bd80      	pop	{r7, pc}

0800a1a0 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b088      	sub	sp, #32
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
 800a1a8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800a1ae:	2312      	movs	r3, #18
 800a1b0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a1b2:	2340      	movs	r3, #64	@ 0x40
 800a1b4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a1ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a1be:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a1c0:	f107 0308 	add.w	r3, r7, #8
 800a1c4:	4619      	mov	r1, r3
 800a1c6:	6878      	ldr	r0, [r7, #4]
 800a1c8:	f7ff ff30 	bl	800a02c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800a1cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a1d0:	2112      	movs	r1, #18
 800a1d2:	6878      	ldr	r0, [r7, #4]
 800a1d4:	f000 f9d6 	bl	800a584 <SDMMC_GetCmdResp1>
 800a1d8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a1da:	69fb      	ldr	r3, [r7, #28]
}
 800a1dc:	4618      	mov	r0, r3
 800a1de:	3720      	adds	r7, #32
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	bd80      	pop	{r7, pc}

0800a1e4 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b088      	sub	sp, #32
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	6078      	str	r0, [r7, #4]
 800a1ec:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a1ee:	683b      	ldr	r3, [r7, #0]
 800a1f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800a1f2:	2318      	movs	r3, #24
 800a1f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a1f6:	2340      	movs	r3, #64	@ 0x40
 800a1f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a1fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a202:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a204:	f107 0308 	add.w	r3, r7, #8
 800a208:	4619      	mov	r1, r3
 800a20a:	6878      	ldr	r0, [r7, #4]
 800a20c:	f7ff ff0e 	bl	800a02c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800a210:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a214:	2118      	movs	r1, #24
 800a216:	6878      	ldr	r0, [r7, #4]
 800a218:	f000 f9b4 	bl	800a584 <SDMMC_GetCmdResp1>
 800a21c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a21e:	69fb      	ldr	r3, [r7, #28]
}
 800a220:	4618      	mov	r0, r3
 800a222:	3720      	adds	r7, #32
 800a224:	46bd      	mov	sp, r7
 800a226:	bd80      	pop	{r7, pc}

0800a228 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800a228:	b580      	push	{r7, lr}
 800a22a:	b088      	sub	sp, #32
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
 800a230:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a232:	683b      	ldr	r3, [r7, #0]
 800a234:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800a236:	2319      	movs	r3, #25
 800a238:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a23a:	2340      	movs	r3, #64	@ 0x40
 800a23c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a23e:	2300      	movs	r3, #0
 800a240:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a242:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a246:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a248:	f107 0308 	add.w	r3, r7, #8
 800a24c:	4619      	mov	r1, r3
 800a24e:	6878      	ldr	r0, [r7, #4]
 800a250:	f7ff feec 	bl	800a02c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800a254:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a258:	2119      	movs	r1, #25
 800a25a:	6878      	ldr	r0, [r7, #4]
 800a25c:	f000 f992 	bl	800a584 <SDMMC_GetCmdResp1>
 800a260:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a262:	69fb      	ldr	r3, [r7, #28]
}
 800a264:	4618      	mov	r0, r3
 800a266:	3720      	adds	r7, #32
 800a268:	46bd      	mov	sp, r7
 800a26a:	bd80      	pop	{r7, pc}

0800a26c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800a26c:	b580      	push	{r7, lr}
 800a26e:	b088      	sub	sp, #32
 800a270:	af00      	add	r7, sp, #0
 800a272:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800a274:	2300      	movs	r3, #0
 800a276:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800a278:	230c      	movs	r3, #12
 800a27a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a27c:	2340      	movs	r3, #64	@ 0x40
 800a27e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a280:	2300      	movs	r3, #0
 800a282:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a284:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a288:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a28a:	f107 0308 	add.w	r3, r7, #8
 800a28e:	4619      	mov	r1, r3
 800a290:	6878      	ldr	r0, [r7, #4]
 800a292:	f7ff fecb 	bl	800a02c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800a296:	4a05      	ldr	r2, [pc, #20]	@ (800a2ac <SDMMC_CmdStopTransfer+0x40>)
 800a298:	210c      	movs	r1, #12
 800a29a:	6878      	ldr	r0, [r7, #4]
 800a29c:	f000 f972 	bl	800a584 <SDMMC_GetCmdResp1>
 800a2a0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a2a2:	69fb      	ldr	r3, [r7, #28]
}
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	3720      	adds	r7, #32
 800a2a8:	46bd      	mov	sp, r7
 800a2aa:	bd80      	pop	{r7, pc}
 800a2ac:	05f5e100 	.word	0x05f5e100

0800a2b0 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b08a      	sub	sp, #40	@ 0x28
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	60f8      	str	r0, [r7, #12]
 800a2b8:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800a2bc:	683b      	ldr	r3, [r7, #0]
 800a2be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800a2c0:	2307      	movs	r3, #7
 800a2c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a2c4:	2340      	movs	r3, #64	@ 0x40
 800a2c6:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a2cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a2d0:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a2d2:	f107 0310 	add.w	r3, r7, #16
 800a2d6:	4619      	mov	r1, r3
 800a2d8:	68f8      	ldr	r0, [r7, #12]
 800a2da:	f7ff fea7 	bl	800a02c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800a2de:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a2e2:	2107      	movs	r1, #7
 800a2e4:	68f8      	ldr	r0, [r7, #12]
 800a2e6:	f000 f94d 	bl	800a584 <SDMMC_GetCmdResp1>
 800a2ea:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800a2ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	3728      	adds	r7, #40	@ 0x28
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	bd80      	pop	{r7, pc}

0800a2f6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800a2f6:	b580      	push	{r7, lr}
 800a2f8:	b088      	sub	sp, #32
 800a2fa:	af00      	add	r7, sp, #0
 800a2fc:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800a2fe:	2300      	movs	r3, #0
 800a300:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800a302:	2300      	movs	r3, #0
 800a304:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800a306:	2300      	movs	r3, #0
 800a308:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a30a:	2300      	movs	r3, #0
 800a30c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a30e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a312:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a314:	f107 0308 	add.w	r3, r7, #8
 800a318:	4619      	mov	r1, r3
 800a31a:	6878      	ldr	r0, [r7, #4]
 800a31c:	f7ff fe86 	bl	800a02c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800a320:	6878      	ldr	r0, [r7, #4]
 800a322:	f000 fb67 	bl	800a9f4 <SDMMC_GetCmdError>
 800a326:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a328:	69fb      	ldr	r3, [r7, #28]
}
 800a32a:	4618      	mov	r0, r3
 800a32c:	3720      	adds	r7, #32
 800a32e:	46bd      	mov	sp, r7
 800a330:	bd80      	pop	{r7, pc}

0800a332 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800a332:	b580      	push	{r7, lr}
 800a334:	b088      	sub	sp, #32
 800a336:	af00      	add	r7, sp, #0
 800a338:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800a33a:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800a33e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800a340:	2308      	movs	r3, #8
 800a342:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a344:	2340      	movs	r3, #64	@ 0x40
 800a346:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a348:	2300      	movs	r3, #0
 800a34a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a34c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a350:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a352:	f107 0308 	add.w	r3, r7, #8
 800a356:	4619      	mov	r1, r3
 800a358:	6878      	ldr	r0, [r7, #4]
 800a35a:	f7ff fe67 	bl	800a02c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800a35e:	6878      	ldr	r0, [r7, #4]
 800a360:	f000 fafa 	bl	800a958 <SDMMC_GetCmdResp7>
 800a364:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a366:	69fb      	ldr	r3, [r7, #28]
}
 800a368:	4618      	mov	r0, r3
 800a36a:	3720      	adds	r7, #32
 800a36c:	46bd      	mov	sp, r7
 800a36e:	bd80      	pop	{r7, pc}

0800a370 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800a370:	b580      	push	{r7, lr}
 800a372:	b088      	sub	sp, #32
 800a374:	af00      	add	r7, sp, #0
 800a376:	6078      	str	r0, [r7, #4]
 800a378:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800a37a:	683b      	ldr	r3, [r7, #0]
 800a37c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800a37e:	2337      	movs	r3, #55	@ 0x37
 800a380:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a382:	2340      	movs	r3, #64	@ 0x40
 800a384:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a386:	2300      	movs	r3, #0
 800a388:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a38a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a38e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a390:	f107 0308 	add.w	r3, r7, #8
 800a394:	4619      	mov	r1, r3
 800a396:	6878      	ldr	r0, [r7, #4]
 800a398:	f7ff fe48 	bl	800a02c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800a39c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a3a0:	2137      	movs	r1, #55	@ 0x37
 800a3a2:	6878      	ldr	r0, [r7, #4]
 800a3a4:	f000 f8ee 	bl	800a584 <SDMMC_GetCmdResp1>
 800a3a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a3aa:	69fb      	ldr	r3, [r7, #28]
}
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	3720      	adds	r7, #32
 800a3b0:	46bd      	mov	sp, r7
 800a3b2:	bd80      	pop	{r7, pc}

0800a3b4 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800a3b4:	b580      	push	{r7, lr}
 800a3b6:	b088      	sub	sp, #32
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	6078      	str	r0, [r7, #4]
 800a3bc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800a3be:	683a      	ldr	r2, [r7, #0]
 800a3c0:	4b0d      	ldr	r3, [pc, #52]	@ (800a3f8 <SDMMC_CmdAppOperCommand+0x44>)
 800a3c2:	4313      	orrs	r3, r2
 800a3c4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800a3c6:	2329      	movs	r3, #41	@ 0x29
 800a3c8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a3ca:	2340      	movs	r3, #64	@ 0x40
 800a3cc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a3d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a3d6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a3d8:	f107 0308 	add.w	r3, r7, #8
 800a3dc:	4619      	mov	r1, r3
 800a3de:	6878      	ldr	r0, [r7, #4]
 800a3e0:	f7ff fe24 	bl	800a02c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800a3e4:	6878      	ldr	r0, [r7, #4]
 800a3e6:	f000 fa03 	bl	800a7f0 <SDMMC_GetCmdResp3>
 800a3ea:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a3ec:	69fb      	ldr	r3, [r7, #28]
}
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	3720      	adds	r7, #32
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	bd80      	pop	{r7, pc}
 800a3f6:	bf00      	nop
 800a3f8:	80100000 	.word	0x80100000

0800a3fc <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b088      	sub	sp, #32
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
 800a404:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800a406:	683b      	ldr	r3, [r7, #0]
 800a408:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800a40a:	2306      	movs	r3, #6
 800a40c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a40e:	2340      	movs	r3, #64	@ 0x40
 800a410:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a412:	2300      	movs	r3, #0
 800a414:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a416:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a41a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a41c:	f107 0308 	add.w	r3, r7, #8
 800a420:	4619      	mov	r1, r3
 800a422:	6878      	ldr	r0, [r7, #4]
 800a424:	f7ff fe02 	bl	800a02c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800a428:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a42c:	2106      	movs	r1, #6
 800a42e:	6878      	ldr	r0, [r7, #4]
 800a430:	f000 f8a8 	bl	800a584 <SDMMC_GetCmdResp1>
 800a434:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a436:	69fb      	ldr	r3, [r7, #28]
}
 800a438:	4618      	mov	r0, r3
 800a43a:	3720      	adds	r7, #32
 800a43c:	46bd      	mov	sp, r7
 800a43e:	bd80      	pop	{r7, pc}

0800a440 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800a440:	b580      	push	{r7, lr}
 800a442:	b088      	sub	sp, #32
 800a444:	af00      	add	r7, sp, #0
 800a446:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800a448:	2300      	movs	r3, #0
 800a44a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800a44c:	2333      	movs	r3, #51	@ 0x33
 800a44e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a450:	2340      	movs	r3, #64	@ 0x40
 800a452:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a454:	2300      	movs	r3, #0
 800a456:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a458:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a45c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a45e:	f107 0308 	add.w	r3, r7, #8
 800a462:	4619      	mov	r1, r3
 800a464:	6878      	ldr	r0, [r7, #4]
 800a466:	f7ff fde1 	bl	800a02c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800a46a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a46e:	2133      	movs	r1, #51	@ 0x33
 800a470:	6878      	ldr	r0, [r7, #4]
 800a472:	f000 f887 	bl	800a584 <SDMMC_GetCmdResp1>
 800a476:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a478:	69fb      	ldr	r3, [r7, #28]
}
 800a47a:	4618      	mov	r0, r3
 800a47c:	3720      	adds	r7, #32
 800a47e:	46bd      	mov	sp, r7
 800a480:	bd80      	pop	{r7, pc}

0800a482 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800a482:	b580      	push	{r7, lr}
 800a484:	b088      	sub	sp, #32
 800a486:	af00      	add	r7, sp, #0
 800a488:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800a48a:	2300      	movs	r3, #0
 800a48c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800a48e:	2302      	movs	r3, #2
 800a490:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800a492:	23c0      	movs	r3, #192	@ 0xc0
 800a494:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a496:	2300      	movs	r3, #0
 800a498:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a49a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a49e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a4a0:	f107 0308 	add.w	r3, r7, #8
 800a4a4:	4619      	mov	r1, r3
 800a4a6:	6878      	ldr	r0, [r7, #4]
 800a4a8:	f7ff fdc0 	bl	800a02c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800a4ac:	6878      	ldr	r0, [r7, #4]
 800a4ae:	f000 f957 	bl	800a760 <SDMMC_GetCmdResp2>
 800a4b2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a4b4:	69fb      	ldr	r3, [r7, #28]
}
 800a4b6:	4618      	mov	r0, r3
 800a4b8:	3720      	adds	r7, #32
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	bd80      	pop	{r7, pc}

0800a4be <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800a4be:	b580      	push	{r7, lr}
 800a4c0:	b088      	sub	sp, #32
 800a4c2:	af00      	add	r7, sp, #0
 800a4c4:	6078      	str	r0, [r7, #4]
 800a4c6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800a4cc:	2309      	movs	r3, #9
 800a4ce:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800a4d0:	23c0      	movs	r3, #192	@ 0xc0
 800a4d2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a4d4:	2300      	movs	r3, #0
 800a4d6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a4d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a4dc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a4de:	f107 0308 	add.w	r3, r7, #8
 800a4e2:	4619      	mov	r1, r3
 800a4e4:	6878      	ldr	r0, [r7, #4]
 800a4e6:	f7ff fda1 	bl	800a02c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800a4ea:	6878      	ldr	r0, [r7, #4]
 800a4ec:	f000 f938 	bl	800a760 <SDMMC_GetCmdResp2>
 800a4f0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a4f2:	69fb      	ldr	r3, [r7, #28]
}
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	3720      	adds	r7, #32
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	bd80      	pop	{r7, pc}

0800a4fc <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800a4fc:	b580      	push	{r7, lr}
 800a4fe:	b088      	sub	sp, #32
 800a500:	af00      	add	r7, sp, #0
 800a502:	6078      	str	r0, [r7, #4]
 800a504:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800a506:	2300      	movs	r3, #0
 800a508:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800a50a:	2303      	movs	r3, #3
 800a50c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a50e:	2340      	movs	r3, #64	@ 0x40
 800a510:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a512:	2300      	movs	r3, #0
 800a514:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a516:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a51a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a51c:	f107 0308 	add.w	r3, r7, #8
 800a520:	4619      	mov	r1, r3
 800a522:	6878      	ldr	r0, [r7, #4]
 800a524:	f7ff fd82 	bl	800a02c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800a528:	683a      	ldr	r2, [r7, #0]
 800a52a:	2103      	movs	r1, #3
 800a52c:	6878      	ldr	r0, [r7, #4]
 800a52e:	f000 f99d 	bl	800a86c <SDMMC_GetCmdResp6>
 800a532:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a534:	69fb      	ldr	r3, [r7, #28]
}
 800a536:	4618      	mov	r0, r3
 800a538:	3720      	adds	r7, #32
 800a53a:	46bd      	mov	sp, r7
 800a53c:	bd80      	pop	{r7, pc}

0800a53e <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800a53e:	b580      	push	{r7, lr}
 800a540:	b088      	sub	sp, #32
 800a542:	af00      	add	r7, sp, #0
 800a544:	6078      	str	r0, [r7, #4]
 800a546:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800a548:	683b      	ldr	r3, [r7, #0]
 800a54a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800a54c:	230d      	movs	r3, #13
 800a54e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a550:	2340      	movs	r3, #64	@ 0x40
 800a552:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a554:	2300      	movs	r3, #0
 800a556:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a558:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a55c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a55e:	f107 0308 	add.w	r3, r7, #8
 800a562:	4619      	mov	r1, r3
 800a564:	6878      	ldr	r0, [r7, #4]
 800a566:	f7ff fd61 	bl	800a02c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800a56a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a56e:	210d      	movs	r1, #13
 800a570:	6878      	ldr	r0, [r7, #4]
 800a572:	f000 f807 	bl	800a584 <SDMMC_GetCmdResp1>
 800a576:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a578:	69fb      	ldr	r3, [r7, #28]
}
 800a57a:	4618      	mov	r0, r3
 800a57c:	3720      	adds	r7, #32
 800a57e:	46bd      	mov	sp, r7
 800a580:	bd80      	pop	{r7, pc}
	...

0800a584 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800a584:	b580      	push	{r7, lr}
 800a586:	b088      	sub	sp, #32
 800a588:	af00      	add	r7, sp, #0
 800a58a:	60f8      	str	r0, [r7, #12]
 800a58c:	460b      	mov	r3, r1
 800a58e:	607a      	str	r2, [r7, #4]
 800a590:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800a592:	4b70      	ldr	r3, [pc, #448]	@ (800a754 <SDMMC_GetCmdResp1+0x1d0>)
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	4a70      	ldr	r2, [pc, #448]	@ (800a758 <SDMMC_GetCmdResp1+0x1d4>)
 800a598:	fba2 2303 	umull	r2, r3, r2, r3
 800a59c:	0a5a      	lsrs	r2, r3, #9
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	fb02 f303 	mul.w	r3, r2, r3
 800a5a4:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800a5a6:	69fb      	ldr	r3, [r7, #28]
 800a5a8:	1e5a      	subs	r2, r3, #1
 800a5aa:	61fa      	str	r2, [r7, #28]
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d102      	bne.n	800a5b6 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a5b0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a5b4:	e0c9      	b.n	800a74a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a5ba:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a5bc:	69bb      	ldr	r3, [r7, #24]
 800a5be:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d0ef      	beq.n	800a5a6 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800a5c6:	69bb      	ldr	r3, [r7, #24]
 800a5c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d1ea      	bne.n	800a5a6 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a5d4:	f003 0304 	and.w	r3, r3, #4
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d004      	beq.n	800a5e6 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	2204      	movs	r2, #4
 800a5e0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a5e2:	2304      	movs	r3, #4
 800a5e4:	e0b1      	b.n	800a74a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a5ea:	f003 0301 	and.w	r3, r3, #1
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d004      	beq.n	800a5fc <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	2201      	movs	r2, #1
 800a5f6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a5f8:	2301      	movs	r3, #1
 800a5fa:	e0a6      	b.n	800a74a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	22c5      	movs	r2, #197	@ 0xc5
 800a600:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800a602:	68f8      	ldr	r0, [r7, #12]
 800a604:	f7ff fd3c 	bl	800a080 <SDMMC_GetCommandResponse>
 800a608:	4603      	mov	r3, r0
 800a60a:	461a      	mov	r2, r3
 800a60c:	7afb      	ldrb	r3, [r7, #11]
 800a60e:	4293      	cmp	r3, r2
 800a610:	d001      	beq.n	800a616 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a612:	2301      	movs	r3, #1
 800a614:	e099      	b.n	800a74a <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800a616:	2100      	movs	r1, #0
 800a618:	68f8      	ldr	r0, [r7, #12]
 800a61a:	f7ff fd3e 	bl	800a09a <SDMMC_GetResponse>
 800a61e:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800a620:	697a      	ldr	r2, [r7, #20]
 800a622:	4b4e      	ldr	r3, [pc, #312]	@ (800a75c <SDMMC_GetCmdResp1+0x1d8>)
 800a624:	4013      	ands	r3, r2
 800a626:	2b00      	cmp	r3, #0
 800a628:	d101      	bne.n	800a62e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800a62a:	2300      	movs	r3, #0
 800a62c:	e08d      	b.n	800a74a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800a62e:	697b      	ldr	r3, [r7, #20]
 800a630:	2b00      	cmp	r3, #0
 800a632:	da02      	bge.n	800a63a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800a634:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a638:	e087      	b.n	800a74a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800a63a:	697b      	ldr	r3, [r7, #20]
 800a63c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a640:	2b00      	cmp	r3, #0
 800a642:	d001      	beq.n	800a648 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800a644:	2340      	movs	r3, #64	@ 0x40
 800a646:	e080      	b.n	800a74a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800a648:	697b      	ldr	r3, [r7, #20]
 800a64a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d001      	beq.n	800a656 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800a652:	2380      	movs	r3, #128	@ 0x80
 800a654:	e079      	b.n	800a74a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800a656:	697b      	ldr	r3, [r7, #20]
 800a658:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d002      	beq.n	800a666 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800a660:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a664:	e071      	b.n	800a74a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800a666:	697b      	ldr	r3, [r7, #20]
 800a668:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d002      	beq.n	800a676 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800a670:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a674:	e069      	b.n	800a74a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800a676:	697b      	ldr	r3, [r7, #20]
 800a678:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d002      	beq.n	800a686 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800a680:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a684:	e061      	b.n	800a74a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800a686:	697b      	ldr	r3, [r7, #20]
 800a688:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d002      	beq.n	800a696 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800a690:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a694:	e059      	b.n	800a74a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800a696:	697b      	ldr	r3, [r7, #20]
 800a698:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d002      	beq.n	800a6a6 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a6a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a6a4:	e051      	b.n	800a74a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800a6a6:	697b      	ldr	r3, [r7, #20]
 800a6a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d002      	beq.n	800a6b6 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a6b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a6b4:	e049      	b.n	800a74a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800a6b6:	697b      	ldr	r3, [r7, #20]
 800a6b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d002      	beq.n	800a6c6 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800a6c0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a6c4:	e041      	b.n	800a74a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800a6c6:	697b      	ldr	r3, [r7, #20]
 800a6c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d002      	beq.n	800a6d6 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800a6d0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a6d4:	e039      	b.n	800a74a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800a6d6:	697b      	ldr	r3, [r7, #20]
 800a6d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d002      	beq.n	800a6e6 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800a6e0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800a6e4:	e031      	b.n	800a74a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800a6e6:	697b      	ldr	r3, [r7, #20]
 800a6e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d002      	beq.n	800a6f6 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800a6f0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800a6f4:	e029      	b.n	800a74a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800a6f6:	697b      	ldr	r3, [r7, #20]
 800a6f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d002      	beq.n	800a706 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800a700:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a704:	e021      	b.n	800a74a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800a706:	697b      	ldr	r3, [r7, #20]
 800a708:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d002      	beq.n	800a716 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800a710:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800a714:	e019      	b.n	800a74a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800a716:	697b      	ldr	r3, [r7, #20]
 800a718:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d002      	beq.n	800a726 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800a720:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800a724:	e011      	b.n	800a74a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800a726:	697b      	ldr	r3, [r7, #20]
 800a728:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d002      	beq.n	800a736 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800a730:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800a734:	e009      	b.n	800a74a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800a736:	697b      	ldr	r3, [r7, #20]
 800a738:	f003 0308 	and.w	r3, r3, #8
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d002      	beq.n	800a746 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800a740:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800a744:	e001      	b.n	800a74a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a746:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a74a:	4618      	mov	r0, r3
 800a74c:	3720      	adds	r7, #32
 800a74e:	46bd      	mov	sp, r7
 800a750:	bd80      	pop	{r7, pc}
 800a752:	bf00      	nop
 800a754:	20000000 	.word	0x20000000
 800a758:	10624dd3 	.word	0x10624dd3
 800a75c:	fdffe008 	.word	0xfdffe008

0800a760 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800a760:	b480      	push	{r7}
 800a762:	b085      	sub	sp, #20
 800a764:	af00      	add	r7, sp, #0
 800a766:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a768:	4b1f      	ldr	r3, [pc, #124]	@ (800a7e8 <SDMMC_GetCmdResp2+0x88>)
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	4a1f      	ldr	r2, [pc, #124]	@ (800a7ec <SDMMC_GetCmdResp2+0x8c>)
 800a76e:	fba2 2303 	umull	r2, r3, r2, r3
 800a772:	0a5b      	lsrs	r3, r3, #9
 800a774:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a778:	fb02 f303 	mul.w	r3, r2, r3
 800a77c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	1e5a      	subs	r2, r3, #1
 800a782:	60fa      	str	r2, [r7, #12]
 800a784:	2b00      	cmp	r3, #0
 800a786:	d102      	bne.n	800a78e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a788:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a78c:	e026      	b.n	800a7dc <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a792:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a794:	68bb      	ldr	r3, [r7, #8]
 800a796:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d0ef      	beq.n	800a77e <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800a79e:	68bb      	ldr	r3, [r7, #8]
 800a7a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d1ea      	bne.n	800a77e <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a7ac:	f003 0304 	and.w	r3, r3, #4
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d004      	beq.n	800a7be <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	2204      	movs	r2, #4
 800a7b8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a7ba:	2304      	movs	r3, #4
 800a7bc:	e00e      	b.n	800a7dc <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a7c2:	f003 0301 	and.w	r3, r3, #1
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d004      	beq.n	800a7d4 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	2201      	movs	r2, #1
 800a7ce:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a7d0:	2301      	movs	r3, #1
 800a7d2:	e003      	b.n	800a7dc <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	22c5      	movs	r2, #197	@ 0xc5
 800a7d8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800a7da:	2300      	movs	r3, #0
}
 800a7dc:	4618      	mov	r0, r3
 800a7de:	3714      	adds	r7, #20
 800a7e0:	46bd      	mov	sp, r7
 800a7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e6:	4770      	bx	lr
 800a7e8:	20000000 	.word	0x20000000
 800a7ec:	10624dd3 	.word	0x10624dd3

0800a7f0 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800a7f0:	b480      	push	{r7}
 800a7f2:	b085      	sub	sp, #20
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a7f8:	4b1a      	ldr	r3, [pc, #104]	@ (800a864 <SDMMC_GetCmdResp3+0x74>)
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	4a1a      	ldr	r2, [pc, #104]	@ (800a868 <SDMMC_GetCmdResp3+0x78>)
 800a7fe:	fba2 2303 	umull	r2, r3, r2, r3
 800a802:	0a5b      	lsrs	r3, r3, #9
 800a804:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a808:	fb02 f303 	mul.w	r3, r2, r3
 800a80c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	1e5a      	subs	r2, r3, #1
 800a812:	60fa      	str	r2, [r7, #12]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d102      	bne.n	800a81e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a818:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a81c:	e01b      	b.n	800a856 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a822:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a824:	68bb      	ldr	r3, [r7, #8]
 800a826:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d0ef      	beq.n	800a80e <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800a82e:	68bb      	ldr	r3, [r7, #8]
 800a830:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a834:	2b00      	cmp	r3, #0
 800a836:	d1ea      	bne.n	800a80e <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a83c:	f003 0304 	and.w	r3, r3, #4
 800a840:	2b00      	cmp	r3, #0
 800a842:	d004      	beq.n	800a84e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	2204      	movs	r2, #4
 800a848:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a84a:	2304      	movs	r3, #4
 800a84c:	e003      	b.n	800a856 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	22c5      	movs	r2, #197	@ 0xc5
 800a852:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a854:	2300      	movs	r3, #0
}
 800a856:	4618      	mov	r0, r3
 800a858:	3714      	adds	r7, #20
 800a85a:	46bd      	mov	sp, r7
 800a85c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a860:	4770      	bx	lr
 800a862:	bf00      	nop
 800a864:	20000000 	.word	0x20000000
 800a868:	10624dd3 	.word	0x10624dd3

0800a86c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800a86c:	b580      	push	{r7, lr}
 800a86e:	b088      	sub	sp, #32
 800a870:	af00      	add	r7, sp, #0
 800a872:	60f8      	str	r0, [r7, #12]
 800a874:	460b      	mov	r3, r1
 800a876:	607a      	str	r2, [r7, #4]
 800a878:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a87a:	4b35      	ldr	r3, [pc, #212]	@ (800a950 <SDMMC_GetCmdResp6+0xe4>)
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	4a35      	ldr	r2, [pc, #212]	@ (800a954 <SDMMC_GetCmdResp6+0xe8>)
 800a880:	fba2 2303 	umull	r2, r3, r2, r3
 800a884:	0a5b      	lsrs	r3, r3, #9
 800a886:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a88a:	fb02 f303 	mul.w	r3, r2, r3
 800a88e:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800a890:	69fb      	ldr	r3, [r7, #28]
 800a892:	1e5a      	subs	r2, r3, #1
 800a894:	61fa      	str	r2, [r7, #28]
 800a896:	2b00      	cmp	r3, #0
 800a898:	d102      	bne.n	800a8a0 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a89a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a89e:	e052      	b.n	800a946 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8a4:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a8a6:	69bb      	ldr	r3, [r7, #24]
 800a8a8:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d0ef      	beq.n	800a890 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800a8b0:	69bb      	ldr	r3, [r7, #24]
 800a8b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d1ea      	bne.n	800a890 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8be:	f003 0304 	and.w	r3, r3, #4
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d004      	beq.n	800a8d0 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	2204      	movs	r2, #4
 800a8ca:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a8cc:	2304      	movs	r3, #4
 800a8ce:	e03a      	b.n	800a946 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8d4:	f003 0301 	and.w	r3, r3, #1
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d004      	beq.n	800a8e6 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	2201      	movs	r2, #1
 800a8e0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a8e2:	2301      	movs	r3, #1
 800a8e4:	e02f      	b.n	800a946 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800a8e6:	68f8      	ldr	r0, [r7, #12]
 800a8e8:	f7ff fbca 	bl	800a080 <SDMMC_GetCommandResponse>
 800a8ec:	4603      	mov	r3, r0
 800a8ee:	461a      	mov	r2, r3
 800a8f0:	7afb      	ldrb	r3, [r7, #11]
 800a8f2:	4293      	cmp	r3, r2
 800a8f4:	d001      	beq.n	800a8fa <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a8f6:	2301      	movs	r3, #1
 800a8f8:	e025      	b.n	800a946 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	22c5      	movs	r2, #197	@ 0xc5
 800a8fe:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800a900:	2100      	movs	r1, #0
 800a902:	68f8      	ldr	r0, [r7, #12]
 800a904:	f7ff fbc9 	bl	800a09a <SDMMC_GetResponse>
 800a908:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800a90a:	697b      	ldr	r3, [r7, #20]
 800a90c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800a910:	2b00      	cmp	r3, #0
 800a912:	d106      	bne.n	800a922 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800a914:	697b      	ldr	r3, [r7, #20]
 800a916:	0c1b      	lsrs	r3, r3, #16
 800a918:	b29a      	uxth	r2, r3
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800a91e:	2300      	movs	r3, #0
 800a920:	e011      	b.n	800a946 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800a922:	697b      	ldr	r3, [r7, #20]
 800a924:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d002      	beq.n	800a932 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a92c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a930:	e009      	b.n	800a946 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800a932:	697b      	ldr	r3, [r7, #20]
 800a934:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d002      	beq.n	800a942 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a93c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a940:	e001      	b.n	800a946 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a942:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a946:	4618      	mov	r0, r3
 800a948:	3720      	adds	r7, #32
 800a94a:	46bd      	mov	sp, r7
 800a94c:	bd80      	pop	{r7, pc}
 800a94e:	bf00      	nop
 800a950:	20000000 	.word	0x20000000
 800a954:	10624dd3 	.word	0x10624dd3

0800a958 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800a958:	b480      	push	{r7}
 800a95a:	b085      	sub	sp, #20
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a960:	4b22      	ldr	r3, [pc, #136]	@ (800a9ec <SDMMC_GetCmdResp7+0x94>)
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	4a22      	ldr	r2, [pc, #136]	@ (800a9f0 <SDMMC_GetCmdResp7+0x98>)
 800a966:	fba2 2303 	umull	r2, r3, r2, r3
 800a96a:	0a5b      	lsrs	r3, r3, #9
 800a96c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a970:	fb02 f303 	mul.w	r3, r2, r3
 800a974:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	1e5a      	subs	r2, r3, #1
 800a97a:	60fa      	str	r2, [r7, #12]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d102      	bne.n	800a986 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a980:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a984:	e02c      	b.n	800a9e0 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a98a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a98c:	68bb      	ldr	r3, [r7, #8]
 800a98e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a992:	2b00      	cmp	r3, #0
 800a994:	d0ef      	beq.n	800a976 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800a996:	68bb      	ldr	r3, [r7, #8]
 800a998:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d1ea      	bne.n	800a976 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a9a4:	f003 0304 	and.w	r3, r3, #4
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d004      	beq.n	800a9b6 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	2204      	movs	r2, #4
 800a9b0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a9b2:	2304      	movs	r3, #4
 800a9b4:	e014      	b.n	800a9e0 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a9ba:	f003 0301 	and.w	r3, r3, #1
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d004      	beq.n	800a9cc <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	2201      	movs	r2, #1
 800a9c6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a9c8:	2301      	movs	r3, #1
 800a9ca:	e009      	b.n	800a9e0 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a9d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d002      	beq.n	800a9de <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	2240      	movs	r2, #64	@ 0x40
 800a9dc:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a9de:	2300      	movs	r3, #0
  
}
 800a9e0:	4618      	mov	r0, r3
 800a9e2:	3714      	adds	r7, #20
 800a9e4:	46bd      	mov	sp, r7
 800a9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ea:	4770      	bx	lr
 800a9ec:	20000000 	.word	0x20000000
 800a9f0:	10624dd3 	.word	0x10624dd3

0800a9f4 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800a9f4:	b480      	push	{r7}
 800a9f6:	b085      	sub	sp, #20
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a9fc:	4b11      	ldr	r3, [pc, #68]	@ (800aa44 <SDMMC_GetCmdError+0x50>)
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	4a11      	ldr	r2, [pc, #68]	@ (800aa48 <SDMMC_GetCmdError+0x54>)
 800aa02:	fba2 2303 	umull	r2, r3, r2, r3
 800aa06:	0a5b      	lsrs	r3, r3, #9
 800aa08:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aa0c:	fb02 f303 	mul.w	r3, r2, r3
 800aa10:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	1e5a      	subs	r2, r3, #1
 800aa16:	60fa      	str	r2, [r7, #12]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d102      	bne.n	800aa22 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800aa1c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800aa20:	e009      	b.n	800aa36 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d0f1      	beq.n	800aa12 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	22c5      	movs	r2, #197	@ 0xc5
 800aa32:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800aa34:	2300      	movs	r3, #0
}
 800aa36:	4618      	mov	r0, r3
 800aa38:	3714      	adds	r7, #20
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa40:	4770      	bx	lr
 800aa42:	bf00      	nop
 800aa44:	20000000 	.word	0x20000000
 800aa48:	10624dd3 	.word	0x10624dd3

0800aa4c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800aa4c:	b084      	sub	sp, #16
 800aa4e:	b580      	push	{r7, lr}
 800aa50:	b084      	sub	sp, #16
 800aa52:	af00      	add	r7, sp, #0
 800aa54:	6078      	str	r0, [r7, #4]
 800aa56:	f107 001c 	add.w	r0, r7, #28
 800aa5a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800aa5e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800aa62:	2b01      	cmp	r3, #1
 800aa64:	d127      	bne.n	800aab6 <USB_CoreInit+0x6a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa6a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	68da      	ldr	r2, [r3, #12]
 800aa76:	4b3a      	ldr	r3, [pc, #232]	@ (800ab60 <USB_CoreInit+0x114>)
 800aa78:	4013      	ands	r3, r2
 800aa7a:	687a      	ldr	r2, [r7, #4]
 800aa7c:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	68db      	ldr	r3, [r3, #12]
 800aa82:	f043 0210 	orr.w	r2, r3, #16
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	68db      	ldr	r3, [r3, #12]
 800aa8e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800aa96:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800aa9a:	2b01      	cmp	r3, #1
 800aa9c:	d105      	bne.n	800aaaa <USB_CoreInit+0x5e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	68db      	ldr	r3, [r3, #12]
 800aaa2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800aaaa:	6878      	ldr	r0, [r7, #4]
 800aaac:	f001 fb1c 	bl	800c0e8 <USB_CoreReset>
 800aab0:	4603      	mov	r3, r0
 800aab2:	73fb      	strb	r3, [r7, #15]
 800aab4:	e03c      	b.n	800ab30 <USB_CoreInit+0xe4>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800aab6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800aaba:	2b03      	cmp	r3, #3
 800aabc:	d127      	bne.n	800ab0e <USB_CoreInit+0xc2>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aac2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	68da      	ldr	r2, [r3, #12]
 800aace:	4b24      	ldr	r3, [pc, #144]	@ (800ab60 <USB_CoreInit+0x114>)
 800aad0:	4013      	ands	r3, r2
 800aad2:	687a      	ldr	r2, [r7, #4]
 800aad4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	68db      	ldr	r3, [r3, #12]
 800aada:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	68db      	ldr	r3, [r3, #12]
 800aae6:	f023 0210 	bic.w	r2, r3, #16
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 800aaee:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800aaf2:	2b01      	cmp	r3, #1
 800aaf4:	d105      	bne.n	800ab02 <USB_CoreInit+0xb6>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	68db      	ldr	r3, [r3, #12]
 800aafa:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800ab02:	6878      	ldr	r0, [r7, #4]
 800ab04:	f001 faf0 	bl	800c0e8 <USB_CoreReset>
 800ab08:	4603      	mov	r3, r0
 800ab0a:	73fb      	strb	r3, [r7, #15]
 800ab0c:	e010      	b.n	800ab30 <USB_CoreInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	68db      	ldr	r3, [r3, #12]
 800ab12:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800ab1a:	6878      	ldr	r0, [r7, #4]
 800ab1c:	f001 fae4 	bl	800c0e8 <USB_CoreReset>
 800ab20:	4603      	mov	r3, r0
 800ab22:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab28:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 800ab30:	7fbb      	ldrb	r3, [r7, #30]
 800ab32:	2b01      	cmp	r3, #1
 800ab34:	d10b      	bne.n	800ab4e <USB_CoreInit+0x102>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	689b      	ldr	r3, [r3, #8]
 800ab3a:	f043 0206 	orr.w	r2, r3, #6
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	689b      	ldr	r3, [r3, #8]
 800ab46:	f043 0220 	orr.w	r2, r3, #32
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800ab4e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab50:	4618      	mov	r0, r3
 800ab52:	3710      	adds	r7, #16
 800ab54:	46bd      	mov	sp, r7
 800ab56:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ab5a:	b004      	add	sp, #16
 800ab5c:	4770      	bx	lr
 800ab5e:	bf00      	nop
 800ab60:	ffbdffbf 	.word	0xffbdffbf

0800ab64 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800ab64:	b480      	push	{r7}
 800ab66:	b087      	sub	sp, #28
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	60f8      	str	r0, [r7, #12]
 800ab6c:	60b9      	str	r1, [r7, #8]
 800ab6e:	4613      	mov	r3, r2
 800ab70:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800ab72:	79fb      	ldrb	r3, [r7, #7]
 800ab74:	2b02      	cmp	r3, #2
 800ab76:	d165      	bne.n	800ac44 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800ab78:	68bb      	ldr	r3, [r7, #8]
 800ab7a:	4a41      	ldr	r2, [pc, #260]	@ (800ac80 <USB_SetTurnaroundTime+0x11c>)
 800ab7c:	4293      	cmp	r3, r2
 800ab7e:	d906      	bls.n	800ab8e <USB_SetTurnaroundTime+0x2a>
 800ab80:	68bb      	ldr	r3, [r7, #8]
 800ab82:	4a40      	ldr	r2, [pc, #256]	@ (800ac84 <USB_SetTurnaroundTime+0x120>)
 800ab84:	4293      	cmp	r3, r2
 800ab86:	d202      	bcs.n	800ab8e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800ab88:	230f      	movs	r3, #15
 800ab8a:	617b      	str	r3, [r7, #20]
 800ab8c:	e062      	b.n	800ac54 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800ab8e:	68bb      	ldr	r3, [r7, #8]
 800ab90:	4a3c      	ldr	r2, [pc, #240]	@ (800ac84 <USB_SetTurnaroundTime+0x120>)
 800ab92:	4293      	cmp	r3, r2
 800ab94:	d306      	bcc.n	800aba4 <USB_SetTurnaroundTime+0x40>
 800ab96:	68bb      	ldr	r3, [r7, #8]
 800ab98:	4a3b      	ldr	r2, [pc, #236]	@ (800ac88 <USB_SetTurnaroundTime+0x124>)
 800ab9a:	4293      	cmp	r3, r2
 800ab9c:	d202      	bcs.n	800aba4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800ab9e:	230e      	movs	r3, #14
 800aba0:	617b      	str	r3, [r7, #20]
 800aba2:	e057      	b.n	800ac54 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800aba4:	68bb      	ldr	r3, [r7, #8]
 800aba6:	4a38      	ldr	r2, [pc, #224]	@ (800ac88 <USB_SetTurnaroundTime+0x124>)
 800aba8:	4293      	cmp	r3, r2
 800abaa:	d306      	bcc.n	800abba <USB_SetTurnaroundTime+0x56>
 800abac:	68bb      	ldr	r3, [r7, #8]
 800abae:	4a37      	ldr	r2, [pc, #220]	@ (800ac8c <USB_SetTurnaroundTime+0x128>)
 800abb0:	4293      	cmp	r3, r2
 800abb2:	d202      	bcs.n	800abba <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800abb4:	230d      	movs	r3, #13
 800abb6:	617b      	str	r3, [r7, #20]
 800abb8:	e04c      	b.n	800ac54 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800abba:	68bb      	ldr	r3, [r7, #8]
 800abbc:	4a33      	ldr	r2, [pc, #204]	@ (800ac8c <USB_SetTurnaroundTime+0x128>)
 800abbe:	4293      	cmp	r3, r2
 800abc0:	d306      	bcc.n	800abd0 <USB_SetTurnaroundTime+0x6c>
 800abc2:	68bb      	ldr	r3, [r7, #8]
 800abc4:	4a32      	ldr	r2, [pc, #200]	@ (800ac90 <USB_SetTurnaroundTime+0x12c>)
 800abc6:	4293      	cmp	r3, r2
 800abc8:	d802      	bhi.n	800abd0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800abca:	230c      	movs	r3, #12
 800abcc:	617b      	str	r3, [r7, #20]
 800abce:	e041      	b.n	800ac54 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800abd0:	68bb      	ldr	r3, [r7, #8]
 800abd2:	4a2f      	ldr	r2, [pc, #188]	@ (800ac90 <USB_SetTurnaroundTime+0x12c>)
 800abd4:	4293      	cmp	r3, r2
 800abd6:	d906      	bls.n	800abe6 <USB_SetTurnaroundTime+0x82>
 800abd8:	68bb      	ldr	r3, [r7, #8]
 800abda:	4a2e      	ldr	r2, [pc, #184]	@ (800ac94 <USB_SetTurnaroundTime+0x130>)
 800abdc:	4293      	cmp	r3, r2
 800abde:	d802      	bhi.n	800abe6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800abe0:	230b      	movs	r3, #11
 800abe2:	617b      	str	r3, [r7, #20]
 800abe4:	e036      	b.n	800ac54 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800abe6:	68bb      	ldr	r3, [r7, #8]
 800abe8:	4a2a      	ldr	r2, [pc, #168]	@ (800ac94 <USB_SetTurnaroundTime+0x130>)
 800abea:	4293      	cmp	r3, r2
 800abec:	d906      	bls.n	800abfc <USB_SetTurnaroundTime+0x98>
 800abee:	68bb      	ldr	r3, [r7, #8]
 800abf0:	4a29      	ldr	r2, [pc, #164]	@ (800ac98 <USB_SetTurnaroundTime+0x134>)
 800abf2:	4293      	cmp	r3, r2
 800abf4:	d802      	bhi.n	800abfc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800abf6:	230a      	movs	r3, #10
 800abf8:	617b      	str	r3, [r7, #20]
 800abfa:	e02b      	b.n	800ac54 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800abfc:	68bb      	ldr	r3, [r7, #8]
 800abfe:	4a26      	ldr	r2, [pc, #152]	@ (800ac98 <USB_SetTurnaroundTime+0x134>)
 800ac00:	4293      	cmp	r3, r2
 800ac02:	d906      	bls.n	800ac12 <USB_SetTurnaroundTime+0xae>
 800ac04:	68bb      	ldr	r3, [r7, #8]
 800ac06:	4a25      	ldr	r2, [pc, #148]	@ (800ac9c <USB_SetTurnaroundTime+0x138>)
 800ac08:	4293      	cmp	r3, r2
 800ac0a:	d202      	bcs.n	800ac12 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800ac0c:	2309      	movs	r3, #9
 800ac0e:	617b      	str	r3, [r7, #20]
 800ac10:	e020      	b.n	800ac54 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800ac12:	68bb      	ldr	r3, [r7, #8]
 800ac14:	4a21      	ldr	r2, [pc, #132]	@ (800ac9c <USB_SetTurnaroundTime+0x138>)
 800ac16:	4293      	cmp	r3, r2
 800ac18:	d306      	bcc.n	800ac28 <USB_SetTurnaroundTime+0xc4>
 800ac1a:	68bb      	ldr	r3, [r7, #8]
 800ac1c:	4a20      	ldr	r2, [pc, #128]	@ (800aca0 <USB_SetTurnaroundTime+0x13c>)
 800ac1e:	4293      	cmp	r3, r2
 800ac20:	d802      	bhi.n	800ac28 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800ac22:	2308      	movs	r3, #8
 800ac24:	617b      	str	r3, [r7, #20]
 800ac26:	e015      	b.n	800ac54 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800ac28:	68bb      	ldr	r3, [r7, #8]
 800ac2a:	4a1d      	ldr	r2, [pc, #116]	@ (800aca0 <USB_SetTurnaroundTime+0x13c>)
 800ac2c:	4293      	cmp	r3, r2
 800ac2e:	d906      	bls.n	800ac3e <USB_SetTurnaroundTime+0xda>
 800ac30:	68bb      	ldr	r3, [r7, #8]
 800ac32:	4a1c      	ldr	r2, [pc, #112]	@ (800aca4 <USB_SetTurnaroundTime+0x140>)
 800ac34:	4293      	cmp	r3, r2
 800ac36:	d202      	bcs.n	800ac3e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800ac38:	2307      	movs	r3, #7
 800ac3a:	617b      	str	r3, [r7, #20]
 800ac3c:	e00a      	b.n	800ac54 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800ac3e:	2306      	movs	r3, #6
 800ac40:	617b      	str	r3, [r7, #20]
 800ac42:	e007      	b.n	800ac54 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800ac44:	79fb      	ldrb	r3, [r7, #7]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d102      	bne.n	800ac50 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800ac4a:	2309      	movs	r3, #9
 800ac4c:	617b      	str	r3, [r7, #20]
 800ac4e:	e001      	b.n	800ac54 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800ac50:	2309      	movs	r3, #9
 800ac52:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	68db      	ldr	r3, [r3, #12]
 800ac58:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	68da      	ldr	r2, [r3, #12]
 800ac64:	697b      	ldr	r3, [r7, #20]
 800ac66:	029b      	lsls	r3, r3, #10
 800ac68:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800ac6c:	431a      	orrs	r2, r3
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800ac72:	2300      	movs	r3, #0
}
 800ac74:	4618      	mov	r0, r3
 800ac76:	371c      	adds	r7, #28
 800ac78:	46bd      	mov	sp, r7
 800ac7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac7e:	4770      	bx	lr
 800ac80:	00d8acbf 	.word	0x00d8acbf
 800ac84:	00e4e1c0 	.word	0x00e4e1c0
 800ac88:	00f42400 	.word	0x00f42400
 800ac8c:	01067380 	.word	0x01067380
 800ac90:	011a499f 	.word	0x011a499f
 800ac94:	01312cff 	.word	0x01312cff
 800ac98:	014ca43f 	.word	0x014ca43f
 800ac9c:	016e3600 	.word	0x016e3600
 800aca0:	01a6ab1f 	.word	0x01a6ab1f
 800aca4:	01e84800 	.word	0x01e84800

0800aca8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800aca8:	b480      	push	{r7}
 800acaa:	b083      	sub	sp, #12
 800acac:	af00      	add	r7, sp, #0
 800acae:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	689b      	ldr	r3, [r3, #8]
 800acb4:	f043 0201 	orr.w	r2, r3, #1
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800acbc:	2300      	movs	r3, #0
}
 800acbe:	4618      	mov	r0, r3
 800acc0:	370c      	adds	r7, #12
 800acc2:	46bd      	mov	sp, r7
 800acc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc8:	4770      	bx	lr

0800acca <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800acca:	b480      	push	{r7}
 800accc:	b083      	sub	sp, #12
 800acce:	af00      	add	r7, sp, #0
 800acd0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	689b      	ldr	r3, [r3, #8]
 800acd6:	f023 0201 	bic.w	r2, r3, #1
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800acde:	2300      	movs	r3, #0
}
 800ace0:	4618      	mov	r0, r3
 800ace2:	370c      	adds	r7, #12
 800ace4:	46bd      	mov	sp, r7
 800ace6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acea:	4770      	bx	lr

0800acec <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800acec:	b580      	push	{r7, lr}
 800acee:	b084      	sub	sp, #16
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]
 800acf4:	460b      	mov	r3, r1
 800acf6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800acf8:	2300      	movs	r3, #0
 800acfa:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	68db      	ldr	r3, [r3, #12]
 800ad00:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800ad08:	78fb      	ldrb	r3, [r7, #3]
 800ad0a:	2b01      	cmp	r3, #1
 800ad0c:	d115      	bne.n	800ad3a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	68db      	ldr	r3, [r3, #12]
 800ad12:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800ad1a:	200a      	movs	r0, #10
 800ad1c:	f7f7 ff90 	bl	8002c40 <HAL_Delay>
      ms += 10U;
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	330a      	adds	r3, #10
 800ad24:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800ad26:	6878      	ldr	r0, [r7, #4]
 800ad28:	f001 f94d 	bl	800bfc6 <USB_GetMode>
 800ad2c:	4603      	mov	r3, r0
 800ad2e:	2b01      	cmp	r3, #1
 800ad30:	d01e      	beq.n	800ad70 <USB_SetCurrentMode+0x84>
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	2bc7      	cmp	r3, #199	@ 0xc7
 800ad36:	d9f0      	bls.n	800ad1a <USB_SetCurrentMode+0x2e>
 800ad38:	e01a      	b.n	800ad70 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800ad3a:	78fb      	ldrb	r3, [r7, #3]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d115      	bne.n	800ad6c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	68db      	ldr	r3, [r3, #12]
 800ad44:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800ad4c:	200a      	movs	r0, #10
 800ad4e:	f7f7 ff77 	bl	8002c40 <HAL_Delay>
      ms += 10U;
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	330a      	adds	r3, #10
 800ad56:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800ad58:	6878      	ldr	r0, [r7, #4]
 800ad5a:	f001 f934 	bl	800bfc6 <USB_GetMode>
 800ad5e:	4603      	mov	r3, r0
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d005      	beq.n	800ad70 <USB_SetCurrentMode+0x84>
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	2bc7      	cmp	r3, #199	@ 0xc7
 800ad68:	d9f0      	bls.n	800ad4c <USB_SetCurrentMode+0x60>
 800ad6a:	e001      	b.n	800ad70 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800ad6c:	2301      	movs	r3, #1
 800ad6e:	e005      	b.n	800ad7c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	2bc8      	cmp	r3, #200	@ 0xc8
 800ad74:	d101      	bne.n	800ad7a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800ad76:	2301      	movs	r3, #1
 800ad78:	e000      	b.n	800ad7c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800ad7a:	2300      	movs	r3, #0
}
 800ad7c:	4618      	mov	r0, r3
 800ad7e:	3710      	adds	r7, #16
 800ad80:	46bd      	mov	sp, r7
 800ad82:	bd80      	pop	{r7, pc}

0800ad84 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ad84:	b084      	sub	sp, #16
 800ad86:	b580      	push	{r7, lr}
 800ad88:	b086      	sub	sp, #24
 800ad8a:	af00      	add	r7, sp, #0
 800ad8c:	6078      	str	r0, [r7, #4]
 800ad8e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800ad92:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800ad96:	2300      	movs	r3, #0
 800ad98:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800ad9e:	2300      	movs	r3, #0
 800ada0:	613b      	str	r3, [r7, #16]
 800ada2:	e009      	b.n	800adb8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800ada4:	687a      	ldr	r2, [r7, #4]
 800ada6:	693b      	ldr	r3, [r7, #16]
 800ada8:	3340      	adds	r3, #64	@ 0x40
 800adaa:	009b      	lsls	r3, r3, #2
 800adac:	4413      	add	r3, r2
 800adae:	2200      	movs	r2, #0
 800adb0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800adb2:	693b      	ldr	r3, [r7, #16]
 800adb4:	3301      	adds	r3, #1
 800adb6:	613b      	str	r3, [r7, #16]
 800adb8:	693b      	ldr	r3, [r7, #16]
 800adba:	2b0e      	cmp	r3, #14
 800adbc:	d9f2      	bls.n	800ada4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800adbe:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d11c      	bne.n	800ae00 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800adcc:	685b      	ldr	r3, [r3, #4]
 800adce:	68fa      	ldr	r2, [r7, #12]
 800add0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800add4:	f043 0302 	orr.w	r3, r3, #2
 800add8:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adde:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	601a      	str	r2, [r3, #0]
 800adfe:	e005      	b.n	800ae0c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae04:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ae12:	461a      	mov	r2, r3
 800ae14:	2300      	movs	r3, #0
 800ae16:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ae18:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800ae1c:	2b01      	cmp	r3, #1
 800ae1e:	d10d      	bne.n	800ae3c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800ae20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d104      	bne.n	800ae32 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800ae28:	2100      	movs	r1, #0
 800ae2a:	6878      	ldr	r0, [r7, #4]
 800ae2c:	f000 f97a 	bl	800b124 <USB_SetDevSpeed>
 800ae30:	e01a      	b.n	800ae68 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800ae32:	2101      	movs	r1, #1
 800ae34:	6878      	ldr	r0, [r7, #4]
 800ae36:	f000 f975 	bl	800b124 <USB_SetDevSpeed>
 800ae3a:	e015      	b.n	800ae68 <USB_DevInit+0xe4>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800ae3c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800ae40:	2b03      	cmp	r3, #3
 800ae42:	d10d      	bne.n	800ae60 <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800ae44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d104      	bne.n	800ae56 <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800ae4c:	2100      	movs	r1, #0
 800ae4e:	6878      	ldr	r0, [r7, #4]
 800ae50:	f000 f968 	bl	800b124 <USB_SetDevSpeed>
 800ae54:	e008      	b.n	800ae68 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800ae56:	2101      	movs	r1, #1
 800ae58:	6878      	ldr	r0, [r7, #4]
 800ae5a:	f000 f963 	bl	800b124 <USB_SetDevSpeed>
 800ae5e:	e003      	b.n	800ae68 <USB_DevInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800ae60:	2103      	movs	r1, #3
 800ae62:	6878      	ldr	r0, [r7, #4]
 800ae64:	f000 f95e 	bl	800b124 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ae68:	2110      	movs	r1, #16
 800ae6a:	6878      	ldr	r0, [r7, #4]
 800ae6c:	f000 f8fa 	bl	800b064 <USB_FlushTxFifo>
 800ae70:	4603      	mov	r3, r0
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d001      	beq.n	800ae7a <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 800ae76:	2301      	movs	r3, #1
 800ae78:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ae7a:	6878      	ldr	r0, [r7, #4]
 800ae7c:	f000 f924 	bl	800b0c8 <USB_FlushRxFifo>
 800ae80:	4603      	mov	r3, r0
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d001      	beq.n	800ae8a <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 800ae86:	2301      	movs	r3, #1
 800ae88:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ae90:	461a      	mov	r2, r3
 800ae92:	2300      	movs	r3, #0
 800ae94:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ae9c:	461a      	mov	r2, r3
 800ae9e:	2300      	movs	r3, #0
 800aea0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aea8:	461a      	mov	r2, r3
 800aeaa:	2300      	movs	r3, #0
 800aeac:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800aeae:	2300      	movs	r3, #0
 800aeb0:	613b      	str	r3, [r7, #16]
 800aeb2:	e043      	b.n	800af3c <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800aeb4:	693b      	ldr	r3, [r7, #16]
 800aeb6:	015a      	lsls	r2, r3, #5
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	4413      	add	r3, r2
 800aebc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800aec6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aeca:	d118      	bne.n	800aefe <USB_DevInit+0x17a>
    {
      if (i == 0U)
 800aecc:	693b      	ldr	r3, [r7, #16]
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d10a      	bne.n	800aee8 <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800aed2:	693b      	ldr	r3, [r7, #16]
 800aed4:	015a      	lsls	r2, r3, #5
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	4413      	add	r3, r2
 800aeda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aede:	461a      	mov	r2, r3
 800aee0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800aee4:	6013      	str	r3, [r2, #0]
 800aee6:	e013      	b.n	800af10 <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800aee8:	693b      	ldr	r3, [r7, #16]
 800aeea:	015a      	lsls	r2, r3, #5
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	4413      	add	r3, r2
 800aef0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aef4:	461a      	mov	r2, r3
 800aef6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800aefa:	6013      	str	r3, [r2, #0]
 800aefc:	e008      	b.n	800af10 <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800aefe:	693b      	ldr	r3, [r7, #16]
 800af00:	015a      	lsls	r2, r3, #5
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	4413      	add	r3, r2
 800af06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af0a:	461a      	mov	r2, r3
 800af0c:	2300      	movs	r3, #0
 800af0e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800af10:	693b      	ldr	r3, [r7, #16]
 800af12:	015a      	lsls	r2, r3, #5
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	4413      	add	r3, r2
 800af18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af1c:	461a      	mov	r2, r3
 800af1e:	2300      	movs	r3, #0
 800af20:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800af22:	693b      	ldr	r3, [r7, #16]
 800af24:	015a      	lsls	r2, r3, #5
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	4413      	add	r3, r2
 800af2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af2e:	461a      	mov	r2, r3
 800af30:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800af34:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800af36:	693b      	ldr	r3, [r7, #16]
 800af38:	3301      	adds	r3, #1
 800af3a:	613b      	str	r3, [r7, #16]
 800af3c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800af40:	461a      	mov	r2, r3
 800af42:	693b      	ldr	r3, [r7, #16]
 800af44:	4293      	cmp	r3, r2
 800af46:	d3b5      	bcc.n	800aeb4 <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800af48:	2300      	movs	r3, #0
 800af4a:	613b      	str	r3, [r7, #16]
 800af4c:	e043      	b.n	800afd6 <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800af4e:	693b      	ldr	r3, [r7, #16]
 800af50:	015a      	lsls	r2, r3, #5
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	4413      	add	r3, r2
 800af56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800af60:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800af64:	d118      	bne.n	800af98 <USB_DevInit+0x214>
    {
      if (i == 0U)
 800af66:	693b      	ldr	r3, [r7, #16]
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d10a      	bne.n	800af82 <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800af6c:	693b      	ldr	r3, [r7, #16]
 800af6e:	015a      	lsls	r2, r3, #5
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	4413      	add	r3, r2
 800af74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af78:	461a      	mov	r2, r3
 800af7a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800af7e:	6013      	str	r3, [r2, #0]
 800af80:	e013      	b.n	800afaa <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800af82:	693b      	ldr	r3, [r7, #16]
 800af84:	015a      	lsls	r2, r3, #5
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	4413      	add	r3, r2
 800af8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af8e:	461a      	mov	r2, r3
 800af90:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800af94:	6013      	str	r3, [r2, #0]
 800af96:	e008      	b.n	800afaa <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800af98:	693b      	ldr	r3, [r7, #16]
 800af9a:	015a      	lsls	r2, r3, #5
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	4413      	add	r3, r2
 800afa0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800afa4:	461a      	mov	r2, r3
 800afa6:	2300      	movs	r3, #0
 800afa8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800afaa:	693b      	ldr	r3, [r7, #16]
 800afac:	015a      	lsls	r2, r3, #5
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	4413      	add	r3, r2
 800afb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800afb6:	461a      	mov	r2, r3
 800afb8:	2300      	movs	r3, #0
 800afba:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800afbc:	693b      	ldr	r3, [r7, #16]
 800afbe:	015a      	lsls	r2, r3, #5
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	4413      	add	r3, r2
 800afc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800afc8:	461a      	mov	r2, r3
 800afca:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800afce:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800afd0:	693b      	ldr	r3, [r7, #16]
 800afd2:	3301      	adds	r3, #1
 800afd4:	613b      	str	r3, [r7, #16]
 800afd6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800afda:	461a      	mov	r2, r3
 800afdc:	693b      	ldr	r3, [r7, #16]
 800afde:	4293      	cmp	r3, r2
 800afe0:	d3b5      	bcc.n	800af4e <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800afe8:	691b      	ldr	r3, [r3, #16]
 800afea:	68fa      	ldr	r2, [r7, #12]
 800afec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aff0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aff4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	2200      	movs	r2, #0
 800affa:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800b002:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800b004:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d105      	bne.n	800b018 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	699b      	ldr	r3, [r3, #24]
 800b010:	f043 0210 	orr.w	r2, r3, #16
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	699a      	ldr	r2, [r3, #24]
 800b01c:	4b0f      	ldr	r3, [pc, #60]	@ (800b05c <USB_DevInit+0x2d8>)
 800b01e:	4313      	orrs	r3, r2
 800b020:	687a      	ldr	r2, [r7, #4]
 800b022:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800b024:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d005      	beq.n	800b038 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	699b      	ldr	r3, [r3, #24]
 800b030:	f043 0208 	orr.w	r2, r3, #8
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800b038:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b03c:	2b01      	cmp	r3, #1
 800b03e:	d105      	bne.n	800b04c <USB_DevInit+0x2c8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	699a      	ldr	r2, [r3, #24]
 800b044:	4b06      	ldr	r3, [pc, #24]	@ (800b060 <USB_DevInit+0x2dc>)
 800b046:	4313      	orrs	r3, r2
 800b048:	687a      	ldr	r2, [r7, #4]
 800b04a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800b04c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b04e:	4618      	mov	r0, r3
 800b050:	3718      	adds	r7, #24
 800b052:	46bd      	mov	sp, r7
 800b054:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b058:	b004      	add	sp, #16
 800b05a:	4770      	bx	lr
 800b05c:	803c3800 	.word	0x803c3800
 800b060:	40000004 	.word	0x40000004

0800b064 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b064:	b480      	push	{r7}
 800b066:	b085      	sub	sp, #20
 800b068:	af00      	add	r7, sp, #0
 800b06a:	6078      	str	r0, [r7, #4]
 800b06c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b06e:	2300      	movs	r3, #0
 800b070:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	3301      	adds	r3, #1
 800b076:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b07e:	d901      	bls.n	800b084 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800b080:	2303      	movs	r3, #3
 800b082:	e01b      	b.n	800b0bc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	691b      	ldr	r3, [r3, #16]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	daf2      	bge.n	800b072 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800b08c:	2300      	movs	r3, #0
 800b08e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b090:	683b      	ldr	r3, [r7, #0]
 800b092:	019b      	lsls	r3, r3, #6
 800b094:	f043 0220 	orr.w	r2, r3, #32
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	3301      	adds	r3, #1
 800b0a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b0a8:	d901      	bls.n	800b0ae <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800b0aa:	2303      	movs	r3, #3
 800b0ac:	e006      	b.n	800b0bc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	691b      	ldr	r3, [r3, #16]
 800b0b2:	f003 0320 	and.w	r3, r3, #32
 800b0b6:	2b20      	cmp	r3, #32
 800b0b8:	d0f0      	beq.n	800b09c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800b0ba:	2300      	movs	r3, #0
}
 800b0bc:	4618      	mov	r0, r3
 800b0be:	3714      	adds	r7, #20
 800b0c0:	46bd      	mov	sp, r7
 800b0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c6:	4770      	bx	lr

0800b0c8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800b0c8:	b480      	push	{r7}
 800b0ca:	b085      	sub	sp, #20
 800b0cc:	af00      	add	r7, sp, #0
 800b0ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	3301      	adds	r3, #1
 800b0d8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b0e0:	d901      	bls.n	800b0e6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800b0e2:	2303      	movs	r3, #3
 800b0e4:	e018      	b.n	800b118 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	691b      	ldr	r3, [r3, #16]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	daf2      	bge.n	800b0d4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800b0ee:	2300      	movs	r3, #0
 800b0f0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	2210      	movs	r2, #16
 800b0f6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	3301      	adds	r3, #1
 800b0fc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b104:	d901      	bls.n	800b10a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800b106:	2303      	movs	r3, #3
 800b108:	e006      	b.n	800b118 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	691b      	ldr	r3, [r3, #16]
 800b10e:	f003 0310 	and.w	r3, r3, #16
 800b112:	2b10      	cmp	r3, #16
 800b114:	d0f0      	beq.n	800b0f8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800b116:	2300      	movs	r3, #0
}
 800b118:	4618      	mov	r0, r3
 800b11a:	3714      	adds	r7, #20
 800b11c:	46bd      	mov	sp, r7
 800b11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b122:	4770      	bx	lr

0800b124 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800b124:	b480      	push	{r7}
 800b126:	b085      	sub	sp, #20
 800b128:	af00      	add	r7, sp, #0
 800b12a:	6078      	str	r0, [r7, #4]
 800b12c:	460b      	mov	r3, r1
 800b12e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b13a:	681a      	ldr	r2, [r3, #0]
 800b13c:	78fb      	ldrb	r3, [r7, #3]
 800b13e:	68f9      	ldr	r1, [r7, #12]
 800b140:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b144:	4313      	orrs	r3, r2
 800b146:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800b148:	2300      	movs	r3, #0
}
 800b14a:	4618      	mov	r0, r3
 800b14c:	3714      	adds	r7, #20
 800b14e:	46bd      	mov	sp, r7
 800b150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b154:	4770      	bx	lr

0800b156 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800b156:	b480      	push	{r7}
 800b158:	b087      	sub	sp, #28
 800b15a:	af00      	add	r7, sp, #0
 800b15c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800b162:	693b      	ldr	r3, [r7, #16]
 800b164:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b168:	689b      	ldr	r3, [r3, #8]
 800b16a:	f003 0306 	and.w	r3, r3, #6
 800b16e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	2b00      	cmp	r3, #0
 800b174:	d102      	bne.n	800b17c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800b176:	2300      	movs	r3, #0
 800b178:	75fb      	strb	r3, [r7, #23]
 800b17a:	e00a      	b.n	800b192 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	2b02      	cmp	r3, #2
 800b180:	d002      	beq.n	800b188 <USB_GetDevSpeed+0x32>
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	2b06      	cmp	r3, #6
 800b186:	d102      	bne.n	800b18e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800b188:	2302      	movs	r3, #2
 800b18a:	75fb      	strb	r3, [r7, #23]
 800b18c:	e001      	b.n	800b192 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800b18e:	230f      	movs	r3, #15
 800b190:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800b192:	7dfb      	ldrb	r3, [r7, #23]
}
 800b194:	4618      	mov	r0, r3
 800b196:	371c      	adds	r7, #28
 800b198:	46bd      	mov	sp, r7
 800b19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19e:	4770      	bx	lr

0800b1a0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b1a0:	b480      	push	{r7}
 800b1a2:	b085      	sub	sp, #20
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	6078      	str	r0, [r7, #4]
 800b1a8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b1ae:	683b      	ldr	r3, [r7, #0]
 800b1b0:	781b      	ldrb	r3, [r3, #0]
 800b1b2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b1b4:	683b      	ldr	r3, [r7, #0]
 800b1b6:	785b      	ldrb	r3, [r3, #1]
 800b1b8:	2b01      	cmp	r3, #1
 800b1ba:	d139      	bne.n	800b230 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b1c2:	69da      	ldr	r2, [r3, #28]
 800b1c4:	683b      	ldr	r3, [r7, #0]
 800b1c6:	781b      	ldrb	r3, [r3, #0]
 800b1c8:	f003 030f 	and.w	r3, r3, #15
 800b1cc:	2101      	movs	r1, #1
 800b1ce:	fa01 f303 	lsl.w	r3, r1, r3
 800b1d2:	b29b      	uxth	r3, r3
 800b1d4:	68f9      	ldr	r1, [r7, #12]
 800b1d6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b1da:	4313      	orrs	r3, r2
 800b1dc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800b1de:	68bb      	ldr	r3, [r7, #8]
 800b1e0:	015a      	lsls	r2, r3, #5
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	4413      	add	r3, r2
 800b1e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d153      	bne.n	800b29c <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b1f4:	68bb      	ldr	r3, [r7, #8]
 800b1f6:	015a      	lsls	r2, r3, #5
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	4413      	add	r3, r2
 800b1fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b200:	681a      	ldr	r2, [r3, #0]
 800b202:	683b      	ldr	r3, [r7, #0]
 800b204:	689b      	ldr	r3, [r3, #8]
 800b206:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b20a:	683b      	ldr	r3, [r7, #0]
 800b20c:	791b      	ldrb	r3, [r3, #4]
 800b20e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b210:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b212:	68bb      	ldr	r3, [r7, #8]
 800b214:	059b      	lsls	r3, r3, #22
 800b216:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b218:	431a      	orrs	r2, r3
 800b21a:	68bb      	ldr	r3, [r7, #8]
 800b21c:	0159      	lsls	r1, r3, #5
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	440b      	add	r3, r1
 800b222:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b226:	4619      	mov	r1, r3
 800b228:	4b20      	ldr	r3, [pc, #128]	@ (800b2ac <USB_ActivateEndpoint+0x10c>)
 800b22a:	4313      	orrs	r3, r2
 800b22c:	600b      	str	r3, [r1, #0]
 800b22e:	e035      	b.n	800b29c <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b236:	69da      	ldr	r2, [r3, #28]
 800b238:	683b      	ldr	r3, [r7, #0]
 800b23a:	781b      	ldrb	r3, [r3, #0]
 800b23c:	f003 030f 	and.w	r3, r3, #15
 800b240:	2101      	movs	r1, #1
 800b242:	fa01 f303 	lsl.w	r3, r1, r3
 800b246:	041b      	lsls	r3, r3, #16
 800b248:	68f9      	ldr	r1, [r7, #12]
 800b24a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b24e:	4313      	orrs	r3, r2
 800b250:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800b252:	68bb      	ldr	r3, [r7, #8]
 800b254:	015a      	lsls	r2, r3, #5
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	4413      	add	r3, r2
 800b25a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b264:	2b00      	cmp	r3, #0
 800b266:	d119      	bne.n	800b29c <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b268:	68bb      	ldr	r3, [r7, #8]
 800b26a:	015a      	lsls	r2, r3, #5
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	4413      	add	r3, r2
 800b270:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b274:	681a      	ldr	r2, [r3, #0]
 800b276:	683b      	ldr	r3, [r7, #0]
 800b278:	689b      	ldr	r3, [r3, #8]
 800b27a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800b27e:	683b      	ldr	r3, [r7, #0]
 800b280:	791b      	ldrb	r3, [r3, #4]
 800b282:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b284:	430b      	orrs	r3, r1
 800b286:	431a      	orrs	r2, r3
 800b288:	68bb      	ldr	r3, [r7, #8]
 800b28a:	0159      	lsls	r1, r3, #5
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	440b      	add	r3, r1
 800b290:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b294:	4619      	mov	r1, r3
 800b296:	4b05      	ldr	r3, [pc, #20]	@ (800b2ac <USB_ActivateEndpoint+0x10c>)
 800b298:	4313      	orrs	r3, r2
 800b29a:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800b29c:	2300      	movs	r3, #0
}
 800b29e:	4618      	mov	r0, r3
 800b2a0:	3714      	adds	r7, #20
 800b2a2:	46bd      	mov	sp, r7
 800b2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a8:	4770      	bx	lr
 800b2aa:	bf00      	nop
 800b2ac:	10008000 	.word	0x10008000

0800b2b0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b2b0:	b480      	push	{r7}
 800b2b2:	b085      	sub	sp, #20
 800b2b4:	af00      	add	r7, sp, #0
 800b2b6:	6078      	str	r0, [r7, #4]
 800b2b8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b2be:	683b      	ldr	r3, [r7, #0]
 800b2c0:	781b      	ldrb	r3, [r3, #0]
 800b2c2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800b2c4:	683b      	ldr	r3, [r7, #0]
 800b2c6:	785b      	ldrb	r3, [r3, #1]
 800b2c8:	2b01      	cmp	r3, #1
 800b2ca:	d161      	bne.n	800b390 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b2cc:	68bb      	ldr	r3, [r7, #8]
 800b2ce:	015a      	lsls	r2, r3, #5
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	4413      	add	r3, r2
 800b2d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b2de:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b2e2:	d11f      	bne.n	800b324 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800b2e4:	68bb      	ldr	r3, [r7, #8]
 800b2e6:	015a      	lsls	r2, r3, #5
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	4413      	add	r3, r2
 800b2ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	68ba      	ldr	r2, [r7, #8]
 800b2f4:	0151      	lsls	r1, r2, #5
 800b2f6:	68fa      	ldr	r2, [r7, #12]
 800b2f8:	440a      	add	r2, r1
 800b2fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b2fe:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b302:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800b304:	68bb      	ldr	r3, [r7, #8]
 800b306:	015a      	lsls	r2, r3, #5
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	4413      	add	r3, r2
 800b30c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	68ba      	ldr	r2, [r7, #8]
 800b314:	0151      	lsls	r1, r2, #5
 800b316:	68fa      	ldr	r2, [r7, #12]
 800b318:	440a      	add	r2, r1
 800b31a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b31e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b322:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b32a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b32c:	683b      	ldr	r3, [r7, #0]
 800b32e:	781b      	ldrb	r3, [r3, #0]
 800b330:	f003 030f 	and.w	r3, r3, #15
 800b334:	2101      	movs	r1, #1
 800b336:	fa01 f303 	lsl.w	r3, r1, r3
 800b33a:	b29b      	uxth	r3, r3
 800b33c:	43db      	mvns	r3, r3
 800b33e:	68f9      	ldr	r1, [r7, #12]
 800b340:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b344:	4013      	ands	r3, r2
 800b346:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b34e:	69da      	ldr	r2, [r3, #28]
 800b350:	683b      	ldr	r3, [r7, #0]
 800b352:	781b      	ldrb	r3, [r3, #0]
 800b354:	f003 030f 	and.w	r3, r3, #15
 800b358:	2101      	movs	r1, #1
 800b35a:	fa01 f303 	lsl.w	r3, r1, r3
 800b35e:	b29b      	uxth	r3, r3
 800b360:	43db      	mvns	r3, r3
 800b362:	68f9      	ldr	r1, [r7, #12]
 800b364:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b368:	4013      	ands	r3, r2
 800b36a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800b36c:	68bb      	ldr	r3, [r7, #8]
 800b36e:	015a      	lsls	r2, r3, #5
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	4413      	add	r3, r2
 800b374:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b378:	681a      	ldr	r2, [r3, #0]
 800b37a:	68bb      	ldr	r3, [r7, #8]
 800b37c:	0159      	lsls	r1, r3, #5
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	440b      	add	r3, r1
 800b382:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b386:	4619      	mov	r1, r3
 800b388:	4b35      	ldr	r3, [pc, #212]	@ (800b460 <USB_DeactivateEndpoint+0x1b0>)
 800b38a:	4013      	ands	r3, r2
 800b38c:	600b      	str	r3, [r1, #0]
 800b38e:	e060      	b.n	800b452 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b390:	68bb      	ldr	r3, [r7, #8]
 800b392:	015a      	lsls	r2, r3, #5
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	4413      	add	r3, r2
 800b398:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b3a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b3a6:	d11f      	bne.n	800b3e8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800b3a8:	68bb      	ldr	r3, [r7, #8]
 800b3aa:	015a      	lsls	r2, r3, #5
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	4413      	add	r3, r2
 800b3b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	68ba      	ldr	r2, [r7, #8]
 800b3b8:	0151      	lsls	r1, r2, #5
 800b3ba:	68fa      	ldr	r2, [r7, #12]
 800b3bc:	440a      	add	r2, r1
 800b3be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b3c2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b3c6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800b3c8:	68bb      	ldr	r3, [r7, #8]
 800b3ca:	015a      	lsls	r2, r3, #5
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	4413      	add	r3, r2
 800b3d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	68ba      	ldr	r2, [r7, #8]
 800b3d8:	0151      	lsls	r1, r2, #5
 800b3da:	68fa      	ldr	r2, [r7, #12]
 800b3dc:	440a      	add	r2, r1
 800b3de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b3e2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b3e6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b3ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b3f0:	683b      	ldr	r3, [r7, #0]
 800b3f2:	781b      	ldrb	r3, [r3, #0]
 800b3f4:	f003 030f 	and.w	r3, r3, #15
 800b3f8:	2101      	movs	r1, #1
 800b3fa:	fa01 f303 	lsl.w	r3, r1, r3
 800b3fe:	041b      	lsls	r3, r3, #16
 800b400:	43db      	mvns	r3, r3
 800b402:	68f9      	ldr	r1, [r7, #12]
 800b404:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b408:	4013      	ands	r3, r2
 800b40a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b412:	69da      	ldr	r2, [r3, #28]
 800b414:	683b      	ldr	r3, [r7, #0]
 800b416:	781b      	ldrb	r3, [r3, #0]
 800b418:	f003 030f 	and.w	r3, r3, #15
 800b41c:	2101      	movs	r1, #1
 800b41e:	fa01 f303 	lsl.w	r3, r1, r3
 800b422:	041b      	lsls	r3, r3, #16
 800b424:	43db      	mvns	r3, r3
 800b426:	68f9      	ldr	r1, [r7, #12]
 800b428:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b42c:	4013      	ands	r3, r2
 800b42e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800b430:	68bb      	ldr	r3, [r7, #8]
 800b432:	015a      	lsls	r2, r3, #5
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	4413      	add	r3, r2
 800b438:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b43c:	681a      	ldr	r2, [r3, #0]
 800b43e:	68bb      	ldr	r3, [r7, #8]
 800b440:	0159      	lsls	r1, r3, #5
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	440b      	add	r3, r1
 800b446:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b44a:	4619      	mov	r1, r3
 800b44c:	4b05      	ldr	r3, [pc, #20]	@ (800b464 <USB_DeactivateEndpoint+0x1b4>)
 800b44e:	4013      	ands	r3, r2
 800b450:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800b452:	2300      	movs	r3, #0
}
 800b454:	4618      	mov	r0, r3
 800b456:	3714      	adds	r7, #20
 800b458:	46bd      	mov	sp, r7
 800b45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b45e:	4770      	bx	lr
 800b460:	ec337800 	.word	0xec337800
 800b464:	eff37800 	.word	0xeff37800

0800b468 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b468:	b580      	push	{r7, lr}
 800b46a:	b08a      	sub	sp, #40	@ 0x28
 800b46c:	af02      	add	r7, sp, #8
 800b46e:	60f8      	str	r0, [r7, #12]
 800b470:	60b9      	str	r1, [r7, #8]
 800b472:	4613      	mov	r3, r2
 800b474:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800b47a:	68bb      	ldr	r3, [r7, #8]
 800b47c:	781b      	ldrb	r3, [r3, #0]
 800b47e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b480:	68bb      	ldr	r3, [r7, #8]
 800b482:	785b      	ldrb	r3, [r3, #1]
 800b484:	2b01      	cmp	r3, #1
 800b486:	f040 8181 	bne.w	800b78c <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b48a:	68bb      	ldr	r3, [r7, #8]
 800b48c:	691b      	ldr	r3, [r3, #16]
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d132      	bne.n	800b4f8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b492:	69bb      	ldr	r3, [r7, #24]
 800b494:	015a      	lsls	r2, r3, #5
 800b496:	69fb      	ldr	r3, [r7, #28]
 800b498:	4413      	add	r3, r2
 800b49a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b49e:	691a      	ldr	r2, [r3, #16]
 800b4a0:	69bb      	ldr	r3, [r7, #24]
 800b4a2:	0159      	lsls	r1, r3, #5
 800b4a4:	69fb      	ldr	r3, [r7, #28]
 800b4a6:	440b      	add	r3, r1
 800b4a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b4ac:	4619      	mov	r1, r3
 800b4ae:	4ba5      	ldr	r3, [pc, #660]	@ (800b744 <USB_EPStartXfer+0x2dc>)
 800b4b0:	4013      	ands	r3, r2
 800b4b2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b4b4:	69bb      	ldr	r3, [r7, #24]
 800b4b6:	015a      	lsls	r2, r3, #5
 800b4b8:	69fb      	ldr	r3, [r7, #28]
 800b4ba:	4413      	add	r3, r2
 800b4bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b4c0:	691b      	ldr	r3, [r3, #16]
 800b4c2:	69ba      	ldr	r2, [r7, #24]
 800b4c4:	0151      	lsls	r1, r2, #5
 800b4c6:	69fa      	ldr	r2, [r7, #28]
 800b4c8:	440a      	add	r2, r1
 800b4ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b4ce:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b4d2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b4d4:	69bb      	ldr	r3, [r7, #24]
 800b4d6:	015a      	lsls	r2, r3, #5
 800b4d8:	69fb      	ldr	r3, [r7, #28]
 800b4da:	4413      	add	r3, r2
 800b4dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b4e0:	691a      	ldr	r2, [r3, #16]
 800b4e2:	69bb      	ldr	r3, [r7, #24]
 800b4e4:	0159      	lsls	r1, r3, #5
 800b4e6:	69fb      	ldr	r3, [r7, #28]
 800b4e8:	440b      	add	r3, r1
 800b4ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b4ee:	4619      	mov	r1, r3
 800b4f0:	4b95      	ldr	r3, [pc, #596]	@ (800b748 <USB_EPStartXfer+0x2e0>)
 800b4f2:	4013      	ands	r3, r2
 800b4f4:	610b      	str	r3, [r1, #16]
 800b4f6:	e092      	b.n	800b61e <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b4f8:	69bb      	ldr	r3, [r7, #24]
 800b4fa:	015a      	lsls	r2, r3, #5
 800b4fc:	69fb      	ldr	r3, [r7, #28]
 800b4fe:	4413      	add	r3, r2
 800b500:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b504:	691a      	ldr	r2, [r3, #16]
 800b506:	69bb      	ldr	r3, [r7, #24]
 800b508:	0159      	lsls	r1, r3, #5
 800b50a:	69fb      	ldr	r3, [r7, #28]
 800b50c:	440b      	add	r3, r1
 800b50e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b512:	4619      	mov	r1, r3
 800b514:	4b8c      	ldr	r3, [pc, #560]	@ (800b748 <USB_EPStartXfer+0x2e0>)
 800b516:	4013      	ands	r3, r2
 800b518:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b51a:	69bb      	ldr	r3, [r7, #24]
 800b51c:	015a      	lsls	r2, r3, #5
 800b51e:	69fb      	ldr	r3, [r7, #28]
 800b520:	4413      	add	r3, r2
 800b522:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b526:	691a      	ldr	r2, [r3, #16]
 800b528:	69bb      	ldr	r3, [r7, #24]
 800b52a:	0159      	lsls	r1, r3, #5
 800b52c:	69fb      	ldr	r3, [r7, #28]
 800b52e:	440b      	add	r3, r1
 800b530:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b534:	4619      	mov	r1, r3
 800b536:	4b83      	ldr	r3, [pc, #524]	@ (800b744 <USB_EPStartXfer+0x2dc>)
 800b538:	4013      	ands	r3, r2
 800b53a:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800b53c:	69bb      	ldr	r3, [r7, #24]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d11a      	bne.n	800b578 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800b542:	68bb      	ldr	r3, [r7, #8]
 800b544:	691a      	ldr	r2, [r3, #16]
 800b546:	68bb      	ldr	r3, [r7, #8]
 800b548:	689b      	ldr	r3, [r3, #8]
 800b54a:	429a      	cmp	r2, r3
 800b54c:	d903      	bls.n	800b556 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800b54e:	68bb      	ldr	r3, [r7, #8]
 800b550:	689a      	ldr	r2, [r3, #8]
 800b552:	68bb      	ldr	r3, [r7, #8]
 800b554:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b556:	69bb      	ldr	r3, [r7, #24]
 800b558:	015a      	lsls	r2, r3, #5
 800b55a:	69fb      	ldr	r3, [r7, #28]
 800b55c:	4413      	add	r3, r2
 800b55e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b562:	691b      	ldr	r3, [r3, #16]
 800b564:	69ba      	ldr	r2, [r7, #24]
 800b566:	0151      	lsls	r1, r2, #5
 800b568:	69fa      	ldr	r2, [r7, #28]
 800b56a:	440a      	add	r2, r1
 800b56c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b570:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b574:	6113      	str	r3, [r2, #16]
 800b576:	e01b      	b.n	800b5b0 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800b578:	69bb      	ldr	r3, [r7, #24]
 800b57a:	015a      	lsls	r2, r3, #5
 800b57c:	69fb      	ldr	r3, [r7, #28]
 800b57e:	4413      	add	r3, r2
 800b580:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b584:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b586:	68bb      	ldr	r3, [r7, #8]
 800b588:	6919      	ldr	r1, [r3, #16]
 800b58a:	68bb      	ldr	r3, [r7, #8]
 800b58c:	689b      	ldr	r3, [r3, #8]
 800b58e:	440b      	add	r3, r1
 800b590:	1e59      	subs	r1, r3, #1
 800b592:	68bb      	ldr	r3, [r7, #8]
 800b594:	689b      	ldr	r3, [r3, #8]
 800b596:	fbb1 f3f3 	udiv	r3, r1, r3
 800b59a:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800b59c:	4b6b      	ldr	r3, [pc, #428]	@ (800b74c <USB_EPStartXfer+0x2e4>)
 800b59e:	400b      	ands	r3, r1
 800b5a0:	69b9      	ldr	r1, [r7, #24]
 800b5a2:	0148      	lsls	r0, r1, #5
 800b5a4:	69f9      	ldr	r1, [r7, #28]
 800b5a6:	4401      	add	r1, r0
 800b5a8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800b5ac:	4313      	orrs	r3, r2
 800b5ae:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b5b0:	69bb      	ldr	r3, [r7, #24]
 800b5b2:	015a      	lsls	r2, r3, #5
 800b5b4:	69fb      	ldr	r3, [r7, #28]
 800b5b6:	4413      	add	r3, r2
 800b5b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b5bc:	691a      	ldr	r2, [r3, #16]
 800b5be:	68bb      	ldr	r3, [r7, #8]
 800b5c0:	691b      	ldr	r3, [r3, #16]
 800b5c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b5c6:	69b9      	ldr	r1, [r7, #24]
 800b5c8:	0148      	lsls	r0, r1, #5
 800b5ca:	69f9      	ldr	r1, [r7, #28]
 800b5cc:	4401      	add	r1, r0
 800b5ce:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800b5d2:	4313      	orrs	r3, r2
 800b5d4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800b5d6:	68bb      	ldr	r3, [r7, #8]
 800b5d8:	791b      	ldrb	r3, [r3, #4]
 800b5da:	2b01      	cmp	r3, #1
 800b5dc:	d11f      	bne.n	800b61e <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800b5de:	69bb      	ldr	r3, [r7, #24]
 800b5e0:	015a      	lsls	r2, r3, #5
 800b5e2:	69fb      	ldr	r3, [r7, #28]
 800b5e4:	4413      	add	r3, r2
 800b5e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b5ea:	691b      	ldr	r3, [r3, #16]
 800b5ec:	69ba      	ldr	r2, [r7, #24]
 800b5ee:	0151      	lsls	r1, r2, #5
 800b5f0:	69fa      	ldr	r2, [r7, #28]
 800b5f2:	440a      	add	r2, r1
 800b5f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b5f8:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800b5fc:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800b5fe:	69bb      	ldr	r3, [r7, #24]
 800b600:	015a      	lsls	r2, r3, #5
 800b602:	69fb      	ldr	r3, [r7, #28]
 800b604:	4413      	add	r3, r2
 800b606:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b60a:	691b      	ldr	r3, [r3, #16]
 800b60c:	69ba      	ldr	r2, [r7, #24]
 800b60e:	0151      	lsls	r1, r2, #5
 800b610:	69fa      	ldr	r2, [r7, #28]
 800b612:	440a      	add	r2, r1
 800b614:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b618:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b61c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800b61e:	79fb      	ldrb	r3, [r7, #7]
 800b620:	2b01      	cmp	r3, #1
 800b622:	d14b      	bne.n	800b6bc <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b624:	68bb      	ldr	r3, [r7, #8]
 800b626:	69db      	ldr	r3, [r3, #28]
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d009      	beq.n	800b640 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b62c:	69bb      	ldr	r3, [r7, #24]
 800b62e:	015a      	lsls	r2, r3, #5
 800b630:	69fb      	ldr	r3, [r7, #28]
 800b632:	4413      	add	r3, r2
 800b634:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b638:	461a      	mov	r2, r3
 800b63a:	68bb      	ldr	r3, [r7, #8]
 800b63c:	69db      	ldr	r3, [r3, #28]
 800b63e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800b640:	68bb      	ldr	r3, [r7, #8]
 800b642:	791b      	ldrb	r3, [r3, #4]
 800b644:	2b01      	cmp	r3, #1
 800b646:	d128      	bne.n	800b69a <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b648:	69fb      	ldr	r3, [r7, #28]
 800b64a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b64e:	689b      	ldr	r3, [r3, #8]
 800b650:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b654:	2b00      	cmp	r3, #0
 800b656:	d110      	bne.n	800b67a <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b658:	69bb      	ldr	r3, [r7, #24]
 800b65a:	015a      	lsls	r2, r3, #5
 800b65c:	69fb      	ldr	r3, [r7, #28]
 800b65e:	4413      	add	r3, r2
 800b660:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	69ba      	ldr	r2, [r7, #24]
 800b668:	0151      	lsls	r1, r2, #5
 800b66a:	69fa      	ldr	r2, [r7, #28]
 800b66c:	440a      	add	r2, r1
 800b66e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b672:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b676:	6013      	str	r3, [r2, #0]
 800b678:	e00f      	b.n	800b69a <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b67a:	69bb      	ldr	r3, [r7, #24]
 800b67c:	015a      	lsls	r2, r3, #5
 800b67e:	69fb      	ldr	r3, [r7, #28]
 800b680:	4413      	add	r3, r2
 800b682:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	69ba      	ldr	r2, [r7, #24]
 800b68a:	0151      	lsls	r1, r2, #5
 800b68c:	69fa      	ldr	r2, [r7, #28]
 800b68e:	440a      	add	r2, r1
 800b690:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b694:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b698:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b69a:	69bb      	ldr	r3, [r7, #24]
 800b69c:	015a      	lsls	r2, r3, #5
 800b69e:	69fb      	ldr	r3, [r7, #28]
 800b6a0:	4413      	add	r3, r2
 800b6a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	69ba      	ldr	r2, [r7, #24]
 800b6aa:	0151      	lsls	r1, r2, #5
 800b6ac:	69fa      	ldr	r2, [r7, #28]
 800b6ae:	440a      	add	r2, r1
 800b6b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b6b4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b6b8:	6013      	str	r3, [r2, #0]
 800b6ba:	e16a      	b.n	800b992 <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b6bc:	69bb      	ldr	r3, [r7, #24]
 800b6be:	015a      	lsls	r2, r3, #5
 800b6c0:	69fb      	ldr	r3, [r7, #28]
 800b6c2:	4413      	add	r3, r2
 800b6c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	69ba      	ldr	r2, [r7, #24]
 800b6cc:	0151      	lsls	r1, r2, #5
 800b6ce:	69fa      	ldr	r2, [r7, #28]
 800b6d0:	440a      	add	r2, r1
 800b6d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b6d6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b6da:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b6dc:	68bb      	ldr	r3, [r7, #8]
 800b6de:	791b      	ldrb	r3, [r3, #4]
 800b6e0:	2b01      	cmp	r3, #1
 800b6e2:	d015      	beq.n	800b710 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800b6e4:	68bb      	ldr	r3, [r7, #8]
 800b6e6:	691b      	ldr	r3, [r3, #16]
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	f000 8152 	beq.w	800b992 <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b6ee:	69fb      	ldr	r3, [r7, #28]
 800b6f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b6f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b6f6:	68bb      	ldr	r3, [r7, #8]
 800b6f8:	781b      	ldrb	r3, [r3, #0]
 800b6fa:	f003 030f 	and.w	r3, r3, #15
 800b6fe:	2101      	movs	r1, #1
 800b700:	fa01 f303 	lsl.w	r3, r1, r3
 800b704:	69f9      	ldr	r1, [r7, #28]
 800b706:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b70a:	4313      	orrs	r3, r2
 800b70c:	634b      	str	r3, [r1, #52]	@ 0x34
 800b70e:	e140      	b.n	800b992 <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b710:	69fb      	ldr	r3, [r7, #28]
 800b712:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b716:	689b      	ldr	r3, [r3, #8]
 800b718:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d117      	bne.n	800b750 <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b720:	69bb      	ldr	r3, [r7, #24]
 800b722:	015a      	lsls	r2, r3, #5
 800b724:	69fb      	ldr	r3, [r7, #28]
 800b726:	4413      	add	r3, r2
 800b728:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	69ba      	ldr	r2, [r7, #24]
 800b730:	0151      	lsls	r1, r2, #5
 800b732:	69fa      	ldr	r2, [r7, #28]
 800b734:	440a      	add	r2, r1
 800b736:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b73a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b73e:	6013      	str	r3, [r2, #0]
 800b740:	e016      	b.n	800b770 <USB_EPStartXfer+0x308>
 800b742:	bf00      	nop
 800b744:	e007ffff 	.word	0xe007ffff
 800b748:	fff80000 	.word	0xfff80000
 800b74c:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b750:	69bb      	ldr	r3, [r7, #24]
 800b752:	015a      	lsls	r2, r3, #5
 800b754:	69fb      	ldr	r3, [r7, #28]
 800b756:	4413      	add	r3, r2
 800b758:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	69ba      	ldr	r2, [r7, #24]
 800b760:	0151      	lsls	r1, r2, #5
 800b762:	69fa      	ldr	r2, [r7, #28]
 800b764:	440a      	add	r2, r1
 800b766:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b76a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b76e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800b770:	68bb      	ldr	r3, [r7, #8]
 800b772:	68d9      	ldr	r1, [r3, #12]
 800b774:	68bb      	ldr	r3, [r7, #8]
 800b776:	781a      	ldrb	r2, [r3, #0]
 800b778:	68bb      	ldr	r3, [r7, #8]
 800b77a:	691b      	ldr	r3, [r3, #16]
 800b77c:	b298      	uxth	r0, r3
 800b77e:	79fb      	ldrb	r3, [r7, #7]
 800b780:	9300      	str	r3, [sp, #0]
 800b782:	4603      	mov	r3, r0
 800b784:	68f8      	ldr	r0, [r7, #12]
 800b786:	f000 f9b9 	bl	800bafc <USB_WritePacket>
 800b78a:	e102      	b.n	800b992 <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b78c:	69bb      	ldr	r3, [r7, #24]
 800b78e:	015a      	lsls	r2, r3, #5
 800b790:	69fb      	ldr	r3, [r7, #28]
 800b792:	4413      	add	r3, r2
 800b794:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b798:	691a      	ldr	r2, [r3, #16]
 800b79a:	69bb      	ldr	r3, [r7, #24]
 800b79c:	0159      	lsls	r1, r3, #5
 800b79e:	69fb      	ldr	r3, [r7, #28]
 800b7a0:	440b      	add	r3, r1
 800b7a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b7a6:	4619      	mov	r1, r3
 800b7a8:	4b7c      	ldr	r3, [pc, #496]	@ (800b99c <USB_EPStartXfer+0x534>)
 800b7aa:	4013      	ands	r3, r2
 800b7ac:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b7ae:	69bb      	ldr	r3, [r7, #24]
 800b7b0:	015a      	lsls	r2, r3, #5
 800b7b2:	69fb      	ldr	r3, [r7, #28]
 800b7b4:	4413      	add	r3, r2
 800b7b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b7ba:	691a      	ldr	r2, [r3, #16]
 800b7bc:	69bb      	ldr	r3, [r7, #24]
 800b7be:	0159      	lsls	r1, r3, #5
 800b7c0:	69fb      	ldr	r3, [r7, #28]
 800b7c2:	440b      	add	r3, r1
 800b7c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b7c8:	4619      	mov	r1, r3
 800b7ca:	4b75      	ldr	r3, [pc, #468]	@ (800b9a0 <USB_EPStartXfer+0x538>)
 800b7cc:	4013      	ands	r3, r2
 800b7ce:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800b7d0:	69bb      	ldr	r3, [r7, #24]
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d12f      	bne.n	800b836 <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 800b7d6:	68bb      	ldr	r3, [r7, #8]
 800b7d8:	691b      	ldr	r3, [r3, #16]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d003      	beq.n	800b7e6 <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 800b7de:	68bb      	ldr	r3, [r7, #8]
 800b7e0:	689a      	ldr	r2, [r3, #8]
 800b7e2:	68bb      	ldr	r3, [r7, #8]
 800b7e4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800b7e6:	68bb      	ldr	r3, [r7, #8]
 800b7e8:	689a      	ldr	r2, [r3, #8]
 800b7ea:	68bb      	ldr	r3, [r7, #8]
 800b7ec:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800b7ee:	69bb      	ldr	r3, [r7, #24]
 800b7f0:	015a      	lsls	r2, r3, #5
 800b7f2:	69fb      	ldr	r3, [r7, #28]
 800b7f4:	4413      	add	r3, r2
 800b7f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b7fa:	691a      	ldr	r2, [r3, #16]
 800b7fc:	68bb      	ldr	r3, [r7, #8]
 800b7fe:	6a1b      	ldr	r3, [r3, #32]
 800b800:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b804:	69b9      	ldr	r1, [r7, #24]
 800b806:	0148      	lsls	r0, r1, #5
 800b808:	69f9      	ldr	r1, [r7, #28]
 800b80a:	4401      	add	r1, r0
 800b80c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b810:	4313      	orrs	r3, r2
 800b812:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b814:	69bb      	ldr	r3, [r7, #24]
 800b816:	015a      	lsls	r2, r3, #5
 800b818:	69fb      	ldr	r3, [r7, #28]
 800b81a:	4413      	add	r3, r2
 800b81c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b820:	691b      	ldr	r3, [r3, #16]
 800b822:	69ba      	ldr	r2, [r7, #24]
 800b824:	0151      	lsls	r1, r2, #5
 800b826:	69fa      	ldr	r2, [r7, #28]
 800b828:	440a      	add	r2, r1
 800b82a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b82e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b832:	6113      	str	r3, [r2, #16]
 800b834:	e05f      	b.n	800b8f6 <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800b836:	68bb      	ldr	r3, [r7, #8]
 800b838:	691b      	ldr	r3, [r3, #16]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d123      	bne.n	800b886 <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800b83e:	69bb      	ldr	r3, [r7, #24]
 800b840:	015a      	lsls	r2, r3, #5
 800b842:	69fb      	ldr	r3, [r7, #28]
 800b844:	4413      	add	r3, r2
 800b846:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b84a:	691a      	ldr	r2, [r3, #16]
 800b84c:	68bb      	ldr	r3, [r7, #8]
 800b84e:	689b      	ldr	r3, [r3, #8]
 800b850:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b854:	69b9      	ldr	r1, [r7, #24]
 800b856:	0148      	lsls	r0, r1, #5
 800b858:	69f9      	ldr	r1, [r7, #28]
 800b85a:	4401      	add	r1, r0
 800b85c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b860:	4313      	orrs	r3, r2
 800b862:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b864:	69bb      	ldr	r3, [r7, #24]
 800b866:	015a      	lsls	r2, r3, #5
 800b868:	69fb      	ldr	r3, [r7, #28]
 800b86a:	4413      	add	r3, r2
 800b86c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b870:	691b      	ldr	r3, [r3, #16]
 800b872:	69ba      	ldr	r2, [r7, #24]
 800b874:	0151      	lsls	r1, r2, #5
 800b876:	69fa      	ldr	r2, [r7, #28]
 800b878:	440a      	add	r2, r1
 800b87a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b87e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b882:	6113      	str	r3, [r2, #16]
 800b884:	e037      	b.n	800b8f6 <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b886:	68bb      	ldr	r3, [r7, #8]
 800b888:	691a      	ldr	r2, [r3, #16]
 800b88a:	68bb      	ldr	r3, [r7, #8]
 800b88c:	689b      	ldr	r3, [r3, #8]
 800b88e:	4413      	add	r3, r2
 800b890:	1e5a      	subs	r2, r3, #1
 800b892:	68bb      	ldr	r3, [r7, #8]
 800b894:	689b      	ldr	r3, [r3, #8]
 800b896:	fbb2 f3f3 	udiv	r3, r2, r3
 800b89a:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800b89c:	68bb      	ldr	r3, [r7, #8]
 800b89e:	689b      	ldr	r3, [r3, #8]
 800b8a0:	8afa      	ldrh	r2, [r7, #22]
 800b8a2:	fb03 f202 	mul.w	r2, r3, r2
 800b8a6:	68bb      	ldr	r3, [r7, #8]
 800b8a8:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b8aa:	69bb      	ldr	r3, [r7, #24]
 800b8ac:	015a      	lsls	r2, r3, #5
 800b8ae:	69fb      	ldr	r3, [r7, #28]
 800b8b0:	4413      	add	r3, r2
 800b8b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b8b6:	691a      	ldr	r2, [r3, #16]
 800b8b8:	8afb      	ldrh	r3, [r7, #22]
 800b8ba:	04d9      	lsls	r1, r3, #19
 800b8bc:	4b39      	ldr	r3, [pc, #228]	@ (800b9a4 <USB_EPStartXfer+0x53c>)
 800b8be:	400b      	ands	r3, r1
 800b8c0:	69b9      	ldr	r1, [r7, #24]
 800b8c2:	0148      	lsls	r0, r1, #5
 800b8c4:	69f9      	ldr	r1, [r7, #28]
 800b8c6:	4401      	add	r1, r0
 800b8c8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b8cc:	4313      	orrs	r3, r2
 800b8ce:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800b8d0:	69bb      	ldr	r3, [r7, #24]
 800b8d2:	015a      	lsls	r2, r3, #5
 800b8d4:	69fb      	ldr	r3, [r7, #28]
 800b8d6:	4413      	add	r3, r2
 800b8d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b8dc:	691a      	ldr	r2, [r3, #16]
 800b8de:	68bb      	ldr	r3, [r7, #8]
 800b8e0:	6a1b      	ldr	r3, [r3, #32]
 800b8e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b8e6:	69b9      	ldr	r1, [r7, #24]
 800b8e8:	0148      	lsls	r0, r1, #5
 800b8ea:	69f9      	ldr	r1, [r7, #28]
 800b8ec:	4401      	add	r1, r0
 800b8ee:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b8f2:	4313      	orrs	r3, r2
 800b8f4:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800b8f6:	79fb      	ldrb	r3, [r7, #7]
 800b8f8:	2b01      	cmp	r3, #1
 800b8fa:	d10d      	bne.n	800b918 <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b8fc:	68bb      	ldr	r3, [r7, #8]
 800b8fe:	68db      	ldr	r3, [r3, #12]
 800b900:	2b00      	cmp	r3, #0
 800b902:	d009      	beq.n	800b918 <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b904:	68bb      	ldr	r3, [r7, #8]
 800b906:	68d9      	ldr	r1, [r3, #12]
 800b908:	69bb      	ldr	r3, [r7, #24]
 800b90a:	015a      	lsls	r2, r3, #5
 800b90c:	69fb      	ldr	r3, [r7, #28]
 800b90e:	4413      	add	r3, r2
 800b910:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b914:	460a      	mov	r2, r1
 800b916:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800b918:	68bb      	ldr	r3, [r7, #8]
 800b91a:	791b      	ldrb	r3, [r3, #4]
 800b91c:	2b01      	cmp	r3, #1
 800b91e:	d128      	bne.n	800b972 <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b920:	69fb      	ldr	r3, [r7, #28]
 800b922:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b926:	689b      	ldr	r3, [r3, #8]
 800b928:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d110      	bne.n	800b952 <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800b930:	69bb      	ldr	r3, [r7, #24]
 800b932:	015a      	lsls	r2, r3, #5
 800b934:	69fb      	ldr	r3, [r7, #28]
 800b936:	4413      	add	r3, r2
 800b938:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	69ba      	ldr	r2, [r7, #24]
 800b940:	0151      	lsls	r1, r2, #5
 800b942:	69fa      	ldr	r2, [r7, #28]
 800b944:	440a      	add	r2, r1
 800b946:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b94a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b94e:	6013      	str	r3, [r2, #0]
 800b950:	e00f      	b.n	800b972 <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b952:	69bb      	ldr	r3, [r7, #24]
 800b954:	015a      	lsls	r2, r3, #5
 800b956:	69fb      	ldr	r3, [r7, #28]
 800b958:	4413      	add	r3, r2
 800b95a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	69ba      	ldr	r2, [r7, #24]
 800b962:	0151      	lsls	r1, r2, #5
 800b964:	69fa      	ldr	r2, [r7, #28]
 800b966:	440a      	add	r2, r1
 800b968:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b96c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b970:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b972:	69bb      	ldr	r3, [r7, #24]
 800b974:	015a      	lsls	r2, r3, #5
 800b976:	69fb      	ldr	r3, [r7, #28]
 800b978:	4413      	add	r3, r2
 800b97a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	69ba      	ldr	r2, [r7, #24]
 800b982:	0151      	lsls	r1, r2, #5
 800b984:	69fa      	ldr	r2, [r7, #28]
 800b986:	440a      	add	r2, r1
 800b988:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b98c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b990:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b992:	2300      	movs	r3, #0
}
 800b994:	4618      	mov	r0, r3
 800b996:	3720      	adds	r7, #32
 800b998:	46bd      	mov	sp, r7
 800b99a:	bd80      	pop	{r7, pc}
 800b99c:	fff80000 	.word	0xfff80000
 800b9a0:	e007ffff 	.word	0xe007ffff
 800b9a4:	1ff80000 	.word	0x1ff80000

0800b9a8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b9a8:	b480      	push	{r7}
 800b9aa:	b087      	sub	sp, #28
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	6078      	str	r0, [r7, #4]
 800b9b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b9b2:	2300      	movs	r3, #0
 800b9b4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800b9b6:	2300      	movs	r3, #0
 800b9b8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b9be:	683b      	ldr	r3, [r7, #0]
 800b9c0:	785b      	ldrb	r3, [r3, #1]
 800b9c2:	2b01      	cmp	r3, #1
 800b9c4:	d14a      	bne.n	800ba5c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b9c6:	683b      	ldr	r3, [r7, #0]
 800b9c8:	781b      	ldrb	r3, [r3, #0]
 800b9ca:	015a      	lsls	r2, r3, #5
 800b9cc:	693b      	ldr	r3, [r7, #16]
 800b9ce:	4413      	add	r3, r2
 800b9d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b9da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b9de:	f040 8086 	bne.w	800baee <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800b9e2:	683b      	ldr	r3, [r7, #0]
 800b9e4:	781b      	ldrb	r3, [r3, #0]
 800b9e6:	015a      	lsls	r2, r3, #5
 800b9e8:	693b      	ldr	r3, [r7, #16]
 800b9ea:	4413      	add	r3, r2
 800b9ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	683a      	ldr	r2, [r7, #0]
 800b9f4:	7812      	ldrb	r2, [r2, #0]
 800b9f6:	0151      	lsls	r1, r2, #5
 800b9f8:	693a      	ldr	r2, [r7, #16]
 800b9fa:	440a      	add	r2, r1
 800b9fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ba00:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ba04:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800ba06:	683b      	ldr	r3, [r7, #0]
 800ba08:	781b      	ldrb	r3, [r3, #0]
 800ba0a:	015a      	lsls	r2, r3, #5
 800ba0c:	693b      	ldr	r3, [r7, #16]
 800ba0e:	4413      	add	r3, r2
 800ba10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	683a      	ldr	r2, [r7, #0]
 800ba18:	7812      	ldrb	r2, [r2, #0]
 800ba1a:	0151      	lsls	r1, r2, #5
 800ba1c:	693a      	ldr	r2, [r7, #16]
 800ba1e:	440a      	add	r2, r1
 800ba20:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ba24:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ba28:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	3301      	adds	r3, #1
 800ba2e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	f242 7210 	movw	r2, #10000	@ 0x2710
 800ba36:	4293      	cmp	r3, r2
 800ba38:	d902      	bls.n	800ba40 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800ba3a:	2301      	movs	r3, #1
 800ba3c:	75fb      	strb	r3, [r7, #23]
          break;
 800ba3e:	e056      	b.n	800baee <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800ba40:	683b      	ldr	r3, [r7, #0]
 800ba42:	781b      	ldrb	r3, [r3, #0]
 800ba44:	015a      	lsls	r2, r3, #5
 800ba46:	693b      	ldr	r3, [r7, #16]
 800ba48:	4413      	add	r3, r2
 800ba4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ba54:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ba58:	d0e7      	beq.n	800ba2a <USB_EPStopXfer+0x82>
 800ba5a:	e048      	b.n	800baee <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ba5c:	683b      	ldr	r3, [r7, #0]
 800ba5e:	781b      	ldrb	r3, [r3, #0]
 800ba60:	015a      	lsls	r2, r3, #5
 800ba62:	693b      	ldr	r3, [r7, #16]
 800ba64:	4413      	add	r3, r2
 800ba66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ba70:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ba74:	d13b      	bne.n	800baee <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800ba76:	683b      	ldr	r3, [r7, #0]
 800ba78:	781b      	ldrb	r3, [r3, #0]
 800ba7a:	015a      	lsls	r2, r3, #5
 800ba7c:	693b      	ldr	r3, [r7, #16]
 800ba7e:	4413      	add	r3, r2
 800ba80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	683a      	ldr	r2, [r7, #0]
 800ba88:	7812      	ldrb	r2, [r2, #0]
 800ba8a:	0151      	lsls	r1, r2, #5
 800ba8c:	693a      	ldr	r2, [r7, #16]
 800ba8e:	440a      	add	r2, r1
 800ba90:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ba94:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ba98:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800ba9a:	683b      	ldr	r3, [r7, #0]
 800ba9c:	781b      	ldrb	r3, [r3, #0]
 800ba9e:	015a      	lsls	r2, r3, #5
 800baa0:	693b      	ldr	r3, [r7, #16]
 800baa2:	4413      	add	r3, r2
 800baa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	683a      	ldr	r2, [r7, #0]
 800baac:	7812      	ldrb	r2, [r2, #0]
 800baae:	0151      	lsls	r1, r2, #5
 800bab0:	693a      	ldr	r2, [r7, #16]
 800bab2:	440a      	add	r2, r1
 800bab4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bab8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800babc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	3301      	adds	r3, #1
 800bac2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	f242 7210 	movw	r2, #10000	@ 0x2710
 800baca:	4293      	cmp	r3, r2
 800bacc:	d902      	bls.n	800bad4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800bace:	2301      	movs	r3, #1
 800bad0:	75fb      	strb	r3, [r7, #23]
          break;
 800bad2:	e00c      	b.n	800baee <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800bad4:	683b      	ldr	r3, [r7, #0]
 800bad6:	781b      	ldrb	r3, [r3, #0]
 800bad8:	015a      	lsls	r2, r3, #5
 800bada:	693b      	ldr	r3, [r7, #16]
 800badc:	4413      	add	r3, r2
 800bade:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bae8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800baec:	d0e7      	beq.n	800babe <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800baee:	7dfb      	ldrb	r3, [r7, #23]
}
 800baf0:	4618      	mov	r0, r3
 800baf2:	371c      	adds	r7, #28
 800baf4:	46bd      	mov	sp, r7
 800baf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bafa:	4770      	bx	lr

0800bafc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800bafc:	b480      	push	{r7}
 800bafe:	b089      	sub	sp, #36	@ 0x24
 800bb00:	af00      	add	r7, sp, #0
 800bb02:	60f8      	str	r0, [r7, #12]
 800bb04:	60b9      	str	r1, [r7, #8]
 800bb06:	4611      	mov	r1, r2
 800bb08:	461a      	mov	r2, r3
 800bb0a:	460b      	mov	r3, r1
 800bb0c:	71fb      	strb	r3, [r7, #7]
 800bb0e:	4613      	mov	r3, r2
 800bb10:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800bb16:	68bb      	ldr	r3, [r7, #8]
 800bb18:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800bb1a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d123      	bne.n	800bb6a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800bb22:	88bb      	ldrh	r3, [r7, #4]
 800bb24:	3303      	adds	r3, #3
 800bb26:	089b      	lsrs	r3, r3, #2
 800bb28:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800bb2a:	2300      	movs	r3, #0
 800bb2c:	61bb      	str	r3, [r7, #24]
 800bb2e:	e018      	b.n	800bb62 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800bb30:	79fb      	ldrb	r3, [r7, #7]
 800bb32:	031a      	lsls	r2, r3, #12
 800bb34:	697b      	ldr	r3, [r7, #20]
 800bb36:	4413      	add	r3, r2
 800bb38:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bb3c:	461a      	mov	r2, r3
 800bb3e:	69fb      	ldr	r3, [r7, #28]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	6013      	str	r3, [r2, #0]
      pSrc++;
 800bb44:	69fb      	ldr	r3, [r7, #28]
 800bb46:	3301      	adds	r3, #1
 800bb48:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bb4a:	69fb      	ldr	r3, [r7, #28]
 800bb4c:	3301      	adds	r3, #1
 800bb4e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bb50:	69fb      	ldr	r3, [r7, #28]
 800bb52:	3301      	adds	r3, #1
 800bb54:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bb56:	69fb      	ldr	r3, [r7, #28]
 800bb58:	3301      	adds	r3, #1
 800bb5a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800bb5c:	69bb      	ldr	r3, [r7, #24]
 800bb5e:	3301      	adds	r3, #1
 800bb60:	61bb      	str	r3, [r7, #24]
 800bb62:	69ba      	ldr	r2, [r7, #24]
 800bb64:	693b      	ldr	r3, [r7, #16]
 800bb66:	429a      	cmp	r2, r3
 800bb68:	d3e2      	bcc.n	800bb30 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800bb6a:	2300      	movs	r3, #0
}
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	3724      	adds	r7, #36	@ 0x24
 800bb70:	46bd      	mov	sp, r7
 800bb72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb76:	4770      	bx	lr

0800bb78 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800bb78:	b480      	push	{r7}
 800bb7a:	b08b      	sub	sp, #44	@ 0x2c
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	60f8      	str	r0, [r7, #12]
 800bb80:	60b9      	str	r1, [r7, #8]
 800bb82:	4613      	mov	r3, r2
 800bb84:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800bb8a:	68bb      	ldr	r3, [r7, #8]
 800bb8c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800bb8e:	88fb      	ldrh	r3, [r7, #6]
 800bb90:	089b      	lsrs	r3, r3, #2
 800bb92:	b29b      	uxth	r3, r3
 800bb94:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800bb96:	88fb      	ldrh	r3, [r7, #6]
 800bb98:	f003 0303 	and.w	r3, r3, #3
 800bb9c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800bb9e:	2300      	movs	r3, #0
 800bba0:	623b      	str	r3, [r7, #32]
 800bba2:	e014      	b.n	800bbce <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800bba4:	69bb      	ldr	r3, [r7, #24]
 800bba6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bbaa:	681a      	ldr	r2, [r3, #0]
 800bbac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbae:	601a      	str	r2, [r3, #0]
    pDest++;
 800bbb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbb2:	3301      	adds	r3, #1
 800bbb4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800bbb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbb8:	3301      	adds	r3, #1
 800bbba:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800bbbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbbe:	3301      	adds	r3, #1
 800bbc0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800bbc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbc4:	3301      	adds	r3, #1
 800bbc6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800bbc8:	6a3b      	ldr	r3, [r7, #32]
 800bbca:	3301      	adds	r3, #1
 800bbcc:	623b      	str	r3, [r7, #32]
 800bbce:	6a3a      	ldr	r2, [r7, #32]
 800bbd0:	697b      	ldr	r3, [r7, #20]
 800bbd2:	429a      	cmp	r2, r3
 800bbd4:	d3e6      	bcc.n	800bba4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800bbd6:	8bfb      	ldrh	r3, [r7, #30]
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d01e      	beq.n	800bc1a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800bbdc:	2300      	movs	r3, #0
 800bbde:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800bbe0:	69bb      	ldr	r3, [r7, #24]
 800bbe2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bbe6:	461a      	mov	r2, r3
 800bbe8:	f107 0310 	add.w	r3, r7, #16
 800bbec:	6812      	ldr	r2, [r2, #0]
 800bbee:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800bbf0:	693a      	ldr	r2, [r7, #16]
 800bbf2:	6a3b      	ldr	r3, [r7, #32]
 800bbf4:	b2db      	uxtb	r3, r3
 800bbf6:	00db      	lsls	r3, r3, #3
 800bbf8:	fa22 f303 	lsr.w	r3, r2, r3
 800bbfc:	b2da      	uxtb	r2, r3
 800bbfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc00:	701a      	strb	r2, [r3, #0]
      i++;
 800bc02:	6a3b      	ldr	r3, [r7, #32]
 800bc04:	3301      	adds	r3, #1
 800bc06:	623b      	str	r3, [r7, #32]
      pDest++;
 800bc08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc0a:	3301      	adds	r3, #1
 800bc0c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800bc0e:	8bfb      	ldrh	r3, [r7, #30]
 800bc10:	3b01      	subs	r3, #1
 800bc12:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800bc14:	8bfb      	ldrh	r3, [r7, #30]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d1ea      	bne.n	800bbf0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800bc1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800bc1c:	4618      	mov	r0, r3
 800bc1e:	372c      	adds	r7, #44	@ 0x2c
 800bc20:	46bd      	mov	sp, r7
 800bc22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc26:	4770      	bx	lr

0800bc28 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800bc28:	b480      	push	{r7}
 800bc2a:	b085      	sub	sp, #20
 800bc2c:	af00      	add	r7, sp, #0
 800bc2e:	6078      	str	r0, [r7, #4]
 800bc30:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bc36:	683b      	ldr	r3, [r7, #0]
 800bc38:	781b      	ldrb	r3, [r3, #0]
 800bc3a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bc3c:	683b      	ldr	r3, [r7, #0]
 800bc3e:	785b      	ldrb	r3, [r3, #1]
 800bc40:	2b01      	cmp	r3, #1
 800bc42:	d12c      	bne.n	800bc9e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800bc44:	68bb      	ldr	r3, [r7, #8]
 800bc46:	015a      	lsls	r2, r3, #5
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	4413      	add	r3, r2
 800bc4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	db12      	blt.n	800bc7c <USB_EPSetStall+0x54>
 800bc56:	68bb      	ldr	r3, [r7, #8]
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d00f      	beq.n	800bc7c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800bc5c:	68bb      	ldr	r3, [r7, #8]
 800bc5e:	015a      	lsls	r2, r3, #5
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	4413      	add	r3, r2
 800bc64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	68ba      	ldr	r2, [r7, #8]
 800bc6c:	0151      	lsls	r1, r2, #5
 800bc6e:	68fa      	ldr	r2, [r7, #12]
 800bc70:	440a      	add	r2, r1
 800bc72:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bc76:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800bc7a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800bc7c:	68bb      	ldr	r3, [r7, #8]
 800bc7e:	015a      	lsls	r2, r3, #5
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	4413      	add	r3, r2
 800bc84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	68ba      	ldr	r2, [r7, #8]
 800bc8c:	0151      	lsls	r1, r2, #5
 800bc8e:	68fa      	ldr	r2, [r7, #12]
 800bc90:	440a      	add	r2, r1
 800bc92:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bc96:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800bc9a:	6013      	str	r3, [r2, #0]
 800bc9c:	e02b      	b.n	800bcf6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800bc9e:	68bb      	ldr	r3, [r7, #8]
 800bca0:	015a      	lsls	r2, r3, #5
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	4413      	add	r3, r2
 800bca6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	db12      	blt.n	800bcd6 <USB_EPSetStall+0xae>
 800bcb0:	68bb      	ldr	r3, [r7, #8]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d00f      	beq.n	800bcd6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800bcb6:	68bb      	ldr	r3, [r7, #8]
 800bcb8:	015a      	lsls	r2, r3, #5
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	4413      	add	r3, r2
 800bcbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	68ba      	ldr	r2, [r7, #8]
 800bcc6:	0151      	lsls	r1, r2, #5
 800bcc8:	68fa      	ldr	r2, [r7, #12]
 800bcca:	440a      	add	r2, r1
 800bccc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bcd0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800bcd4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800bcd6:	68bb      	ldr	r3, [r7, #8]
 800bcd8:	015a      	lsls	r2, r3, #5
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	4413      	add	r3, r2
 800bcde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	68ba      	ldr	r2, [r7, #8]
 800bce6:	0151      	lsls	r1, r2, #5
 800bce8:	68fa      	ldr	r2, [r7, #12]
 800bcea:	440a      	add	r2, r1
 800bcec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bcf0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800bcf4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bcf6:	2300      	movs	r3, #0
}
 800bcf8:	4618      	mov	r0, r3
 800bcfa:	3714      	adds	r7, #20
 800bcfc:	46bd      	mov	sp, r7
 800bcfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd02:	4770      	bx	lr

0800bd04 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800bd04:	b480      	push	{r7}
 800bd06:	b085      	sub	sp, #20
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	6078      	str	r0, [r7, #4]
 800bd0c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bd12:	683b      	ldr	r3, [r7, #0]
 800bd14:	781b      	ldrb	r3, [r3, #0]
 800bd16:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bd18:	683b      	ldr	r3, [r7, #0]
 800bd1a:	785b      	ldrb	r3, [r3, #1]
 800bd1c:	2b01      	cmp	r3, #1
 800bd1e:	d128      	bne.n	800bd72 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800bd20:	68bb      	ldr	r3, [r7, #8]
 800bd22:	015a      	lsls	r2, r3, #5
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	4413      	add	r3, r2
 800bd28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	68ba      	ldr	r2, [r7, #8]
 800bd30:	0151      	lsls	r1, r2, #5
 800bd32:	68fa      	ldr	r2, [r7, #12]
 800bd34:	440a      	add	r2, r1
 800bd36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bd3a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bd3e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800bd40:	683b      	ldr	r3, [r7, #0]
 800bd42:	791b      	ldrb	r3, [r3, #4]
 800bd44:	2b03      	cmp	r3, #3
 800bd46:	d003      	beq.n	800bd50 <USB_EPClearStall+0x4c>
 800bd48:	683b      	ldr	r3, [r7, #0]
 800bd4a:	791b      	ldrb	r3, [r3, #4]
 800bd4c:	2b02      	cmp	r3, #2
 800bd4e:	d138      	bne.n	800bdc2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800bd50:	68bb      	ldr	r3, [r7, #8]
 800bd52:	015a      	lsls	r2, r3, #5
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	4413      	add	r3, r2
 800bd58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	68ba      	ldr	r2, [r7, #8]
 800bd60:	0151      	lsls	r1, r2, #5
 800bd62:	68fa      	ldr	r2, [r7, #12]
 800bd64:	440a      	add	r2, r1
 800bd66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bd6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bd6e:	6013      	str	r3, [r2, #0]
 800bd70:	e027      	b.n	800bdc2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800bd72:	68bb      	ldr	r3, [r7, #8]
 800bd74:	015a      	lsls	r2, r3, #5
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	4413      	add	r3, r2
 800bd7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	68ba      	ldr	r2, [r7, #8]
 800bd82:	0151      	lsls	r1, r2, #5
 800bd84:	68fa      	ldr	r2, [r7, #12]
 800bd86:	440a      	add	r2, r1
 800bd88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bd8c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bd90:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800bd92:	683b      	ldr	r3, [r7, #0]
 800bd94:	791b      	ldrb	r3, [r3, #4]
 800bd96:	2b03      	cmp	r3, #3
 800bd98:	d003      	beq.n	800bda2 <USB_EPClearStall+0x9e>
 800bd9a:	683b      	ldr	r3, [r7, #0]
 800bd9c:	791b      	ldrb	r3, [r3, #4]
 800bd9e:	2b02      	cmp	r3, #2
 800bda0:	d10f      	bne.n	800bdc2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800bda2:	68bb      	ldr	r3, [r7, #8]
 800bda4:	015a      	lsls	r2, r3, #5
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	4413      	add	r3, r2
 800bdaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	68ba      	ldr	r2, [r7, #8]
 800bdb2:	0151      	lsls	r1, r2, #5
 800bdb4:	68fa      	ldr	r2, [r7, #12]
 800bdb6:	440a      	add	r2, r1
 800bdb8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bdbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bdc0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800bdc2:	2300      	movs	r3, #0
}
 800bdc4:	4618      	mov	r0, r3
 800bdc6:	3714      	adds	r7, #20
 800bdc8:	46bd      	mov	sp, r7
 800bdca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdce:	4770      	bx	lr

0800bdd0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800bdd0:	b480      	push	{r7}
 800bdd2:	b085      	sub	sp, #20
 800bdd4:	af00      	add	r7, sp, #0
 800bdd6:	6078      	str	r0, [r7, #4]
 800bdd8:	460b      	mov	r3, r1
 800bdda:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	68fa      	ldr	r2, [r7, #12]
 800bdea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bdee:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800bdf2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bdfa:	681a      	ldr	r2, [r3, #0]
 800bdfc:	78fb      	ldrb	r3, [r7, #3]
 800bdfe:	011b      	lsls	r3, r3, #4
 800be00:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800be04:	68f9      	ldr	r1, [r7, #12]
 800be06:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800be0a:	4313      	orrs	r3, r2
 800be0c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800be0e:	2300      	movs	r3, #0
}
 800be10:	4618      	mov	r0, r3
 800be12:	3714      	adds	r7, #20
 800be14:	46bd      	mov	sp, r7
 800be16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be1a:	4770      	bx	lr

0800be1c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800be1c:	b480      	push	{r7}
 800be1e:	b085      	sub	sp, #20
 800be20:	af00      	add	r7, sp, #0
 800be22:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	68fa      	ldr	r2, [r7, #12]
 800be32:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800be36:	f023 0303 	bic.w	r3, r3, #3
 800be3a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800be42:	685b      	ldr	r3, [r3, #4]
 800be44:	68fa      	ldr	r2, [r7, #12]
 800be46:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800be4a:	f023 0302 	bic.w	r3, r3, #2
 800be4e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800be50:	2300      	movs	r3, #0
}
 800be52:	4618      	mov	r0, r3
 800be54:	3714      	adds	r7, #20
 800be56:	46bd      	mov	sp, r7
 800be58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be5c:	4770      	bx	lr

0800be5e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800be5e:	b480      	push	{r7}
 800be60:	b085      	sub	sp, #20
 800be62:	af00      	add	r7, sp, #0
 800be64:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	68fa      	ldr	r2, [r7, #12]
 800be74:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800be78:	f023 0303 	bic.w	r3, r3, #3
 800be7c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800be84:	685b      	ldr	r3, [r3, #4]
 800be86:	68fa      	ldr	r2, [r7, #12]
 800be88:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800be8c:	f043 0302 	orr.w	r3, r3, #2
 800be90:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800be92:	2300      	movs	r3, #0
}
 800be94:	4618      	mov	r0, r3
 800be96:	3714      	adds	r7, #20
 800be98:	46bd      	mov	sp, r7
 800be9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be9e:	4770      	bx	lr

0800bea0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800bea0:	b480      	push	{r7}
 800bea2:	b085      	sub	sp, #20
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	695b      	ldr	r3, [r3, #20]
 800beac:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	699b      	ldr	r3, [r3, #24]
 800beb2:	68fa      	ldr	r2, [r7, #12]
 800beb4:	4013      	ands	r3, r2
 800beb6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800beb8:	68fb      	ldr	r3, [r7, #12]
}
 800beba:	4618      	mov	r0, r3
 800bebc:	3714      	adds	r7, #20
 800bebe:	46bd      	mov	sp, r7
 800bec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec4:	4770      	bx	lr

0800bec6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800bec6:	b480      	push	{r7}
 800bec8:	b085      	sub	sp, #20
 800beca:	af00      	add	r7, sp, #0
 800becc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bed8:	699b      	ldr	r3, [r3, #24]
 800beda:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bee2:	69db      	ldr	r3, [r3, #28]
 800bee4:	68ba      	ldr	r2, [r7, #8]
 800bee6:	4013      	ands	r3, r2
 800bee8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800beea:	68bb      	ldr	r3, [r7, #8]
 800beec:	0c1b      	lsrs	r3, r3, #16
}
 800beee:	4618      	mov	r0, r3
 800bef0:	3714      	adds	r7, #20
 800bef2:	46bd      	mov	sp, r7
 800bef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bef8:	4770      	bx	lr

0800befa <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800befa:	b480      	push	{r7}
 800befc:	b085      	sub	sp, #20
 800befe:	af00      	add	r7, sp, #0
 800bf00:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf0c:	699b      	ldr	r3, [r3, #24]
 800bf0e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf16:	69db      	ldr	r3, [r3, #28]
 800bf18:	68ba      	ldr	r2, [r7, #8]
 800bf1a:	4013      	ands	r3, r2
 800bf1c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800bf1e:	68bb      	ldr	r3, [r7, #8]
 800bf20:	b29b      	uxth	r3, r3
}
 800bf22:	4618      	mov	r0, r3
 800bf24:	3714      	adds	r7, #20
 800bf26:	46bd      	mov	sp, r7
 800bf28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf2c:	4770      	bx	lr

0800bf2e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800bf2e:	b480      	push	{r7}
 800bf30:	b085      	sub	sp, #20
 800bf32:	af00      	add	r7, sp, #0
 800bf34:	6078      	str	r0, [r7, #4]
 800bf36:	460b      	mov	r3, r1
 800bf38:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800bf3e:	78fb      	ldrb	r3, [r7, #3]
 800bf40:	015a      	lsls	r2, r3, #5
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	4413      	add	r3, r2
 800bf46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf4a:	689b      	ldr	r3, [r3, #8]
 800bf4c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf54:	695b      	ldr	r3, [r3, #20]
 800bf56:	68ba      	ldr	r2, [r7, #8]
 800bf58:	4013      	ands	r3, r2
 800bf5a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800bf5c:	68bb      	ldr	r3, [r7, #8]
}
 800bf5e:	4618      	mov	r0, r3
 800bf60:	3714      	adds	r7, #20
 800bf62:	46bd      	mov	sp, r7
 800bf64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf68:	4770      	bx	lr

0800bf6a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800bf6a:	b480      	push	{r7}
 800bf6c:	b087      	sub	sp, #28
 800bf6e:	af00      	add	r7, sp, #0
 800bf70:	6078      	str	r0, [r7, #4]
 800bf72:	460b      	mov	r3, r1
 800bf74:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800bf7a:	697b      	ldr	r3, [r7, #20]
 800bf7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf80:	691b      	ldr	r3, [r3, #16]
 800bf82:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800bf84:	697b      	ldr	r3, [r7, #20]
 800bf86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf8c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800bf8e:	78fb      	ldrb	r3, [r7, #3]
 800bf90:	f003 030f 	and.w	r3, r3, #15
 800bf94:	68fa      	ldr	r2, [r7, #12]
 800bf96:	fa22 f303 	lsr.w	r3, r2, r3
 800bf9a:	01db      	lsls	r3, r3, #7
 800bf9c:	b2db      	uxtb	r3, r3
 800bf9e:	693a      	ldr	r2, [r7, #16]
 800bfa0:	4313      	orrs	r3, r2
 800bfa2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800bfa4:	78fb      	ldrb	r3, [r7, #3]
 800bfa6:	015a      	lsls	r2, r3, #5
 800bfa8:	697b      	ldr	r3, [r7, #20]
 800bfaa:	4413      	add	r3, r2
 800bfac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bfb0:	689b      	ldr	r3, [r3, #8]
 800bfb2:	693a      	ldr	r2, [r7, #16]
 800bfb4:	4013      	ands	r3, r2
 800bfb6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800bfb8:	68bb      	ldr	r3, [r7, #8]
}
 800bfba:	4618      	mov	r0, r3
 800bfbc:	371c      	adds	r7, #28
 800bfbe:	46bd      	mov	sp, r7
 800bfc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfc4:	4770      	bx	lr

0800bfc6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800bfc6:	b480      	push	{r7}
 800bfc8:	b083      	sub	sp, #12
 800bfca:	af00      	add	r7, sp, #0
 800bfcc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	695b      	ldr	r3, [r3, #20]
 800bfd2:	f003 0301 	and.w	r3, r3, #1
}
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	370c      	adds	r7, #12
 800bfda:	46bd      	mov	sp, r7
 800bfdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe0:	4770      	bx	lr
	...

0800bfe4 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800bfe4:	b480      	push	{r7}
 800bfe6:	b085      	sub	sp, #20
 800bfe8:	af00      	add	r7, sp, #0
 800bfea:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bff6:	681a      	ldr	r2, [r3, #0]
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bffe:	4619      	mov	r1, r3
 800c000:	4b09      	ldr	r3, [pc, #36]	@ (800c028 <USB_ActivateSetup+0x44>)
 800c002:	4013      	ands	r3, r2
 800c004:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c00c:	685b      	ldr	r3, [r3, #4]
 800c00e:	68fa      	ldr	r2, [r7, #12]
 800c010:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c014:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c018:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c01a:	2300      	movs	r3, #0
}
 800c01c:	4618      	mov	r0, r3
 800c01e:	3714      	adds	r7, #20
 800c020:	46bd      	mov	sp, r7
 800c022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c026:	4770      	bx	lr
 800c028:	fffff800 	.word	0xfffff800

0800c02c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800c02c:	b480      	push	{r7}
 800c02e:	b087      	sub	sp, #28
 800c030:	af00      	add	r7, sp, #0
 800c032:	60f8      	str	r0, [r7, #12]
 800c034:	460b      	mov	r3, r1
 800c036:	607a      	str	r2, [r7, #4]
 800c038:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	333c      	adds	r3, #60	@ 0x3c
 800c042:	3304      	adds	r3, #4
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800c048:	693b      	ldr	r3, [r7, #16]
 800c04a:	4a26      	ldr	r2, [pc, #152]	@ (800c0e4 <USB_EP0_OutStart+0xb8>)
 800c04c:	4293      	cmp	r3, r2
 800c04e:	d90a      	bls.n	800c066 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c050:	697b      	ldr	r3, [r7, #20]
 800c052:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c05c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c060:	d101      	bne.n	800c066 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800c062:	2300      	movs	r3, #0
 800c064:	e037      	b.n	800c0d6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800c066:	697b      	ldr	r3, [r7, #20]
 800c068:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c06c:	461a      	mov	r2, r3
 800c06e:	2300      	movs	r3, #0
 800c070:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c072:	697b      	ldr	r3, [r7, #20]
 800c074:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c078:	691b      	ldr	r3, [r3, #16]
 800c07a:	697a      	ldr	r2, [r7, #20]
 800c07c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c080:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c084:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800c086:	697b      	ldr	r3, [r7, #20]
 800c088:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c08c:	691b      	ldr	r3, [r3, #16]
 800c08e:	697a      	ldr	r2, [r7, #20]
 800c090:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c094:	f043 0318 	orr.w	r3, r3, #24
 800c098:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800c09a:	697b      	ldr	r3, [r7, #20]
 800c09c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c0a0:	691b      	ldr	r3, [r3, #16]
 800c0a2:	697a      	ldr	r2, [r7, #20]
 800c0a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c0a8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800c0ac:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800c0ae:	7afb      	ldrb	r3, [r7, #11]
 800c0b0:	2b01      	cmp	r3, #1
 800c0b2:	d10f      	bne.n	800c0d4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800c0b4:	697b      	ldr	r3, [r7, #20]
 800c0b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c0ba:	461a      	mov	r2, r3
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800c0c0:	697b      	ldr	r3, [r7, #20]
 800c0c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	697a      	ldr	r2, [r7, #20]
 800c0ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c0ce:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800c0d2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c0d4:	2300      	movs	r3, #0
}
 800c0d6:	4618      	mov	r0, r3
 800c0d8:	371c      	adds	r7, #28
 800c0da:	46bd      	mov	sp, r7
 800c0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e0:	4770      	bx	lr
 800c0e2:	bf00      	nop
 800c0e4:	4f54300a 	.word	0x4f54300a

0800c0e8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800c0e8:	b480      	push	{r7}
 800c0ea:	b085      	sub	sp, #20
 800c0ec:	af00      	add	r7, sp, #0
 800c0ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c0f0:	2300      	movs	r3, #0
 800c0f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	3301      	adds	r3, #1
 800c0f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c100:	d901      	bls.n	800c106 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800c102:	2303      	movs	r3, #3
 800c104:	e01b      	b.n	800c13e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	691b      	ldr	r3, [r3, #16]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	daf2      	bge.n	800c0f4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800c10e:	2300      	movs	r3, #0
 800c110:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	691b      	ldr	r3, [r3, #16]
 800c116:	f043 0201 	orr.w	r2, r3, #1
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	3301      	adds	r3, #1
 800c122:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c12a:	d901      	bls.n	800c130 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800c12c:	2303      	movs	r3, #3
 800c12e:	e006      	b.n	800c13e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	691b      	ldr	r3, [r3, #16]
 800c134:	f003 0301 	and.w	r3, r3, #1
 800c138:	2b01      	cmp	r3, #1
 800c13a:	d0f0      	beq.n	800c11e <USB_CoreReset+0x36>

  return HAL_OK;
 800c13c:	2300      	movs	r3, #0
}
 800c13e:	4618      	mov	r0, r3
 800c140:	3714      	adds	r7, #20
 800c142:	46bd      	mov	sp, r7
 800c144:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c148:	4770      	bx	lr
	...

0800c14c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800c14c:	b580      	push	{r7, lr}
 800c14e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800c150:	4904      	ldr	r1, [pc, #16]	@ (800c164 <MX_FATFS_Init+0x18>)
 800c152:	4805      	ldr	r0, [pc, #20]	@ (800c168 <MX_FATFS_Init+0x1c>)
 800c154:	f002 f9e0 	bl	800e518 <FATFS_LinkDriver>
 800c158:	4603      	mov	r3, r0
 800c15a:	461a      	mov	r2, r3
 800c15c:	4b03      	ldr	r3, [pc, #12]	@ (800c16c <MX_FATFS_Init+0x20>)
 800c15e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800c160:	bf00      	nop
 800c162:	bd80      	pop	{r7, pc}
 800c164:	20000b88 	.word	0x20000b88
 800c168:	08011dbc 	.word	0x08011dbc
 800c16c:	20000b84 	.word	0x20000b84

0800c170 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800c170:	b580      	push	{r7, lr}
 800c172:	b082      	sub	sp, #8
 800c174:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800c176:	2300      	movs	r3, #0
 800c178:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800c17a:	f000 f879 	bl	800c270 <BSP_SD_IsDetected>
 800c17e:	4603      	mov	r3, r0
 800c180:	2b01      	cmp	r3, #1
 800c182:	d001      	beq.n	800c188 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800c184:	2302      	movs	r3, #2
 800c186:	e012      	b.n	800c1ae <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800c188:	480b      	ldr	r0, [pc, #44]	@ (800c1b8 <BSP_SD_Init+0x48>)
 800c18a:	f7fa fb2d 	bl	80067e8 <HAL_SD_Init>
 800c18e:	4603      	mov	r3, r0
 800c190:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800c192:	79fb      	ldrb	r3, [r7, #7]
 800c194:	2b00      	cmp	r3, #0
 800c196:	d109      	bne.n	800c1ac <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800c198:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800c19c:	4806      	ldr	r0, [pc, #24]	@ (800c1b8 <BSP_SD_Init+0x48>)
 800c19e:	f7fb f90f 	bl	80073c0 <HAL_SD_ConfigWideBusOperation>
 800c1a2:	4603      	mov	r3, r0
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d001      	beq.n	800c1ac <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800c1a8:	2301      	movs	r3, #1
 800c1aa:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800c1ac:	79fb      	ldrb	r3, [r7, #7]
}
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	3708      	adds	r7, #8
 800c1b2:	46bd      	mov	sp, r7
 800c1b4:	bd80      	pop	{r7, pc}
 800c1b6:	bf00      	nop
 800c1b8:	20000404 	.word	0x20000404

0800c1bc <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800c1bc:	b580      	push	{r7, lr}
 800c1be:	b088      	sub	sp, #32
 800c1c0:	af02      	add	r7, sp, #8
 800c1c2:	60f8      	str	r0, [r7, #12]
 800c1c4:	60b9      	str	r1, [r7, #8]
 800c1c6:	607a      	str	r2, [r7, #4]
 800c1c8:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800c1ca:	2300      	movs	r3, #0
 800c1cc:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800c1ce:	683b      	ldr	r3, [r7, #0]
 800c1d0:	9300      	str	r3, [sp, #0]
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	68ba      	ldr	r2, [r7, #8]
 800c1d6:	68f9      	ldr	r1, [r7, #12]
 800c1d8:	4806      	ldr	r0, [pc, #24]	@ (800c1f4 <BSP_SD_ReadBlocks+0x38>)
 800c1da:	f7fa fbbd 	bl	8006958 <HAL_SD_ReadBlocks>
 800c1de:	4603      	mov	r3, r0
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d001      	beq.n	800c1e8 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800c1e4:	2301      	movs	r3, #1
 800c1e6:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800c1e8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c1ea:	4618      	mov	r0, r3
 800c1ec:	3718      	adds	r7, #24
 800c1ee:	46bd      	mov	sp, r7
 800c1f0:	bd80      	pop	{r7, pc}
 800c1f2:	bf00      	nop
 800c1f4:	20000404 	.word	0x20000404

0800c1f8 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800c1f8:	b580      	push	{r7, lr}
 800c1fa:	b088      	sub	sp, #32
 800c1fc:	af02      	add	r7, sp, #8
 800c1fe:	60f8      	str	r0, [r7, #12]
 800c200:	60b9      	str	r1, [r7, #8]
 800c202:	607a      	str	r2, [r7, #4]
 800c204:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800c206:	2300      	movs	r3, #0
 800c208:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800c20a:	683b      	ldr	r3, [r7, #0]
 800c20c:	9300      	str	r3, [sp, #0]
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	68ba      	ldr	r2, [r7, #8]
 800c212:	68f9      	ldr	r1, [r7, #12]
 800c214:	4806      	ldr	r0, [pc, #24]	@ (800c230 <BSP_SD_WriteBlocks+0x38>)
 800c216:	f7fa fd7d 	bl	8006d14 <HAL_SD_WriteBlocks>
 800c21a:	4603      	mov	r3, r0
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d001      	beq.n	800c224 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800c220:	2301      	movs	r3, #1
 800c222:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800c224:	7dfb      	ldrb	r3, [r7, #23]
}
 800c226:	4618      	mov	r0, r3
 800c228:	3718      	adds	r7, #24
 800c22a:	46bd      	mov	sp, r7
 800c22c:	bd80      	pop	{r7, pc}
 800c22e:	bf00      	nop
 800c230:	20000404 	.word	0x20000404

0800c234 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800c234:	b580      	push	{r7, lr}
 800c236:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800c238:	4805      	ldr	r0, [pc, #20]	@ (800c250 <BSP_SD_GetCardState+0x1c>)
 800c23a:	f7fb f95b 	bl	80074f4 <HAL_SD_GetCardState>
 800c23e:	4603      	mov	r3, r0
 800c240:	2b04      	cmp	r3, #4
 800c242:	bf14      	ite	ne
 800c244:	2301      	movne	r3, #1
 800c246:	2300      	moveq	r3, #0
 800c248:	b2db      	uxtb	r3, r3
}
 800c24a:	4618      	mov	r0, r3
 800c24c:	bd80      	pop	{r7, pc}
 800c24e:	bf00      	nop
 800c250:	20000404 	.word	0x20000404

0800c254 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800c254:	b580      	push	{r7, lr}
 800c256:	b082      	sub	sp, #8
 800c258:	af00      	add	r7, sp, #0
 800c25a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800c25c:	6879      	ldr	r1, [r7, #4]
 800c25e:	4803      	ldr	r0, [pc, #12]	@ (800c26c <BSP_SD_GetCardInfo+0x18>)
 800c260:	f7fb f882 	bl	8007368 <HAL_SD_GetCardInfo>
}
 800c264:	bf00      	nop
 800c266:	3708      	adds	r7, #8
 800c268:	46bd      	mov	sp, r7
 800c26a:	bd80      	pop	{r7, pc}
 800c26c:	20000404 	.word	0x20000404

0800c270 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800c270:	b580      	push	{r7, lr}
 800c272:	b082      	sub	sp, #8
 800c274:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800c276:	2301      	movs	r3, #1
 800c278:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800c27a:	f000 f80b 	bl	800c294 <BSP_PlatformIsDetected>
 800c27e:	4603      	mov	r3, r0
 800c280:	2b00      	cmp	r3, #0
 800c282:	d101      	bne.n	800c288 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800c284:	2300      	movs	r3, #0
 800c286:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800c288:	79fb      	ldrb	r3, [r7, #7]
 800c28a:	b2db      	uxtb	r3, r3
}
 800c28c:	4618      	mov	r0, r3
 800c28e:	3708      	adds	r7, #8
 800c290:	46bd      	mov	sp, r7
 800c292:	bd80      	pop	{r7, pc}

0800c294 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800c294:	b580      	push	{r7, lr}
 800c296:	b082      	sub	sp, #8
 800c298:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800c29a:	2301      	movs	r3, #1
 800c29c:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800c29e:	2110      	movs	r1, #16
 800c2a0:	4806      	ldr	r0, [pc, #24]	@ (800c2bc <BSP_PlatformIsDetected+0x28>)
 800c2a2:	f7f7 fe23 	bl	8003eec <HAL_GPIO_ReadPin>
 800c2a6:	4603      	mov	r3, r0
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d001      	beq.n	800c2b0 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800c2ac:	2300      	movs	r3, #0
 800c2ae:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800c2b0:	79fb      	ldrb	r3, [r7, #7]
}
 800c2b2:	4618      	mov	r0, r3
 800c2b4:	3708      	adds	r7, #8
 800c2b6:	46bd      	mov	sp, r7
 800c2b8:	bd80      	pop	{r7, pc}
 800c2ba:	bf00      	nop
 800c2bc:	40020000 	.word	0x40020000

0800c2c0 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800c2c0:	b580      	push	{r7, lr}
 800c2c2:	b082      	sub	sp, #8
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	4603      	mov	r3, r0
 800c2c8:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800c2ca:	4b0b      	ldr	r3, [pc, #44]	@ (800c2f8 <SD_CheckStatus+0x38>)
 800c2cc:	2201      	movs	r2, #1
 800c2ce:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800c2d0:	f7ff ffb0 	bl	800c234 <BSP_SD_GetCardState>
 800c2d4:	4603      	mov	r3, r0
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d107      	bne.n	800c2ea <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800c2da:	4b07      	ldr	r3, [pc, #28]	@ (800c2f8 <SD_CheckStatus+0x38>)
 800c2dc:	781b      	ldrb	r3, [r3, #0]
 800c2de:	b2db      	uxtb	r3, r3
 800c2e0:	f023 0301 	bic.w	r3, r3, #1
 800c2e4:	b2da      	uxtb	r2, r3
 800c2e6:	4b04      	ldr	r3, [pc, #16]	@ (800c2f8 <SD_CheckStatus+0x38>)
 800c2e8:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800c2ea:	4b03      	ldr	r3, [pc, #12]	@ (800c2f8 <SD_CheckStatus+0x38>)
 800c2ec:	781b      	ldrb	r3, [r3, #0]
 800c2ee:	b2db      	uxtb	r3, r3
}
 800c2f0:	4618      	mov	r0, r3
 800c2f2:	3708      	adds	r7, #8
 800c2f4:	46bd      	mov	sp, r7
 800c2f6:	bd80      	pop	{r7, pc}
 800c2f8:	20000009 	.word	0x20000009

0800c2fc <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800c2fc:	b580      	push	{r7, lr}
 800c2fe:	b082      	sub	sp, #8
 800c300:	af00      	add	r7, sp, #0
 800c302:	4603      	mov	r3, r0
 800c304:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800c306:	4b0b      	ldr	r3, [pc, #44]	@ (800c334 <SD_initialize+0x38>)
 800c308:	2201      	movs	r2, #1
 800c30a:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800c30c:	f7ff ff30 	bl	800c170 <BSP_SD_Init>
 800c310:	4603      	mov	r3, r0
 800c312:	2b00      	cmp	r3, #0
 800c314:	d107      	bne.n	800c326 <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800c316:	79fb      	ldrb	r3, [r7, #7]
 800c318:	4618      	mov	r0, r3
 800c31a:	f7ff ffd1 	bl	800c2c0 <SD_CheckStatus>
 800c31e:	4603      	mov	r3, r0
 800c320:	461a      	mov	r2, r3
 800c322:	4b04      	ldr	r3, [pc, #16]	@ (800c334 <SD_initialize+0x38>)
 800c324:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800c326:	4b03      	ldr	r3, [pc, #12]	@ (800c334 <SD_initialize+0x38>)
 800c328:	781b      	ldrb	r3, [r3, #0]
 800c32a:	b2db      	uxtb	r3, r3
}
 800c32c:	4618      	mov	r0, r3
 800c32e:	3708      	adds	r7, #8
 800c330:	46bd      	mov	sp, r7
 800c332:	bd80      	pop	{r7, pc}
 800c334:	20000009 	.word	0x20000009

0800c338 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800c338:	b580      	push	{r7, lr}
 800c33a:	b082      	sub	sp, #8
 800c33c:	af00      	add	r7, sp, #0
 800c33e:	4603      	mov	r3, r0
 800c340:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800c342:	79fb      	ldrb	r3, [r7, #7]
 800c344:	4618      	mov	r0, r3
 800c346:	f7ff ffbb 	bl	800c2c0 <SD_CheckStatus>
 800c34a:	4603      	mov	r3, r0
}
 800c34c:	4618      	mov	r0, r3
 800c34e:	3708      	adds	r7, #8
 800c350:	46bd      	mov	sp, r7
 800c352:	bd80      	pop	{r7, pc}

0800c354 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800c354:	b580      	push	{r7, lr}
 800c356:	b086      	sub	sp, #24
 800c358:	af00      	add	r7, sp, #0
 800c35a:	60b9      	str	r1, [r7, #8]
 800c35c:	607a      	str	r2, [r7, #4]
 800c35e:	603b      	str	r3, [r7, #0]
 800c360:	4603      	mov	r3, r0
 800c362:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800c364:	2301      	movs	r3, #1
 800c366:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800c368:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c36c:	683a      	ldr	r2, [r7, #0]
 800c36e:	6879      	ldr	r1, [r7, #4]
 800c370:	68b8      	ldr	r0, [r7, #8]
 800c372:	f7ff ff23 	bl	800c1bc <BSP_SD_ReadBlocks>
 800c376:	4603      	mov	r3, r0
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d107      	bne.n	800c38c <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800c37c:	bf00      	nop
 800c37e:	f7ff ff59 	bl	800c234 <BSP_SD_GetCardState>
 800c382:	4603      	mov	r3, r0
 800c384:	2b00      	cmp	r3, #0
 800c386:	d1fa      	bne.n	800c37e <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800c388:	2300      	movs	r3, #0
 800c38a:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800c38c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c38e:	4618      	mov	r0, r3
 800c390:	3718      	adds	r7, #24
 800c392:	46bd      	mov	sp, r7
 800c394:	bd80      	pop	{r7, pc}

0800c396 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800c396:	b580      	push	{r7, lr}
 800c398:	b086      	sub	sp, #24
 800c39a:	af00      	add	r7, sp, #0
 800c39c:	60b9      	str	r1, [r7, #8]
 800c39e:	607a      	str	r2, [r7, #4]
 800c3a0:	603b      	str	r3, [r7, #0]
 800c3a2:	4603      	mov	r3, r0
 800c3a4:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800c3a6:	2301      	movs	r3, #1
 800c3a8:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800c3aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c3ae:	683a      	ldr	r2, [r7, #0]
 800c3b0:	6879      	ldr	r1, [r7, #4]
 800c3b2:	68b8      	ldr	r0, [r7, #8]
 800c3b4:	f7ff ff20 	bl	800c1f8 <BSP_SD_WriteBlocks>
 800c3b8:	4603      	mov	r3, r0
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d107      	bne.n	800c3ce <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800c3be:	bf00      	nop
 800c3c0:	f7ff ff38 	bl	800c234 <BSP_SD_GetCardState>
 800c3c4:	4603      	mov	r3, r0
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d1fa      	bne.n	800c3c0 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800c3ca:	2300      	movs	r3, #0
 800c3cc:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800c3ce:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3d0:	4618      	mov	r0, r3
 800c3d2:	3718      	adds	r7, #24
 800c3d4:	46bd      	mov	sp, r7
 800c3d6:	bd80      	pop	{r7, pc}

0800c3d8 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800c3d8:	b580      	push	{r7, lr}
 800c3da:	b08c      	sub	sp, #48	@ 0x30
 800c3dc:	af00      	add	r7, sp, #0
 800c3de:	4603      	mov	r3, r0
 800c3e0:	603a      	str	r2, [r7, #0]
 800c3e2:	71fb      	strb	r3, [r7, #7]
 800c3e4:	460b      	mov	r3, r1
 800c3e6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800c3e8:	2301      	movs	r3, #1
 800c3ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c3ee:	4b25      	ldr	r3, [pc, #148]	@ (800c484 <SD_ioctl+0xac>)
 800c3f0:	781b      	ldrb	r3, [r3, #0]
 800c3f2:	b2db      	uxtb	r3, r3
 800c3f4:	f003 0301 	and.w	r3, r3, #1
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d001      	beq.n	800c400 <SD_ioctl+0x28>
 800c3fc:	2303      	movs	r3, #3
 800c3fe:	e03c      	b.n	800c47a <SD_ioctl+0xa2>

  switch (cmd)
 800c400:	79bb      	ldrb	r3, [r7, #6]
 800c402:	2b03      	cmp	r3, #3
 800c404:	d834      	bhi.n	800c470 <SD_ioctl+0x98>
 800c406:	a201      	add	r2, pc, #4	@ (adr r2, 800c40c <SD_ioctl+0x34>)
 800c408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c40c:	0800c41d 	.word	0x0800c41d
 800c410:	0800c425 	.word	0x0800c425
 800c414:	0800c43d 	.word	0x0800c43d
 800c418:	0800c457 	.word	0x0800c457
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800c41c:	2300      	movs	r3, #0
 800c41e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800c422:	e028      	b.n	800c476 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800c424:	f107 030c 	add.w	r3, r7, #12
 800c428:	4618      	mov	r0, r3
 800c42a:	f7ff ff13 	bl	800c254 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800c42e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c430:	683b      	ldr	r3, [r7, #0]
 800c432:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c434:	2300      	movs	r3, #0
 800c436:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800c43a:	e01c      	b.n	800c476 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c43c:	f107 030c 	add.w	r3, r7, #12
 800c440:	4618      	mov	r0, r3
 800c442:	f7ff ff07 	bl	800c254 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800c446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c448:	b29a      	uxth	r2, r3
 800c44a:	683b      	ldr	r3, [r7, #0]
 800c44c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800c44e:	2300      	movs	r3, #0
 800c450:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800c454:	e00f      	b.n	800c476 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c456:	f107 030c 	add.w	r3, r7, #12
 800c45a:	4618      	mov	r0, r3
 800c45c:	f7ff fefa 	bl	800c254 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800c460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c462:	0a5a      	lsrs	r2, r3, #9
 800c464:	683b      	ldr	r3, [r7, #0]
 800c466:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c468:	2300      	movs	r3, #0
 800c46a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800c46e:	e002      	b.n	800c476 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800c470:	2304      	movs	r3, #4
 800c472:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800c476:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800c47a:	4618      	mov	r0, r3
 800c47c:	3730      	adds	r7, #48	@ 0x30
 800c47e:	46bd      	mov	sp, r7
 800c480:	bd80      	pop	{r7, pc}
 800c482:	bf00      	nop
 800c484:	20000009 	.word	0x20000009

0800c488 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c488:	b580      	push	{r7, lr}
 800c48a:	b084      	sub	sp, #16
 800c48c:	af00      	add	r7, sp, #0
 800c48e:	6078      	str	r0, [r7, #4]
 800c490:	460b      	mov	r3, r1
 800c492:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800c494:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800c498:	f002 fdd8 	bl	800f04c <malloc>
 800c49c:	4603      	mov	r3, r0
 800c49e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d109      	bne.n	800c4ba <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	32b0      	adds	r2, #176	@ 0xb0
 800c4b0:	2100      	movs	r1, #0
 800c4b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800c4b6:	2302      	movs	r3, #2
 800c4b8:	e0d4      	b.n	800c664 <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800c4ba:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800c4be:	2100      	movs	r1, #0
 800c4c0:	68f8      	ldr	r0, [r7, #12]
 800c4c2:	f003 fc12 	bl	800fcea <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	32b0      	adds	r2, #176	@ 0xb0
 800c4d0:	68f9      	ldr	r1, [r7, #12]
 800c4d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	32b0      	adds	r2, #176	@ 0xb0
 800c4e0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	7c1b      	ldrb	r3, [r3, #16]
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d138      	bne.n	800c564 <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800c4f2:	4b5e      	ldr	r3, [pc, #376]	@ (800c66c <USBD_CDC_Init+0x1e4>)
 800c4f4:	7819      	ldrb	r1, [r3, #0]
 800c4f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c4fa:	2202      	movs	r2, #2
 800c4fc:	6878      	ldr	r0, [r7, #4]
 800c4fe:	f002 fc02 	bl	800ed06 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800c502:	4b5a      	ldr	r3, [pc, #360]	@ (800c66c <USBD_CDC_Init+0x1e4>)
 800c504:	781b      	ldrb	r3, [r3, #0]
 800c506:	f003 020f 	and.w	r2, r3, #15
 800c50a:	6879      	ldr	r1, [r7, #4]
 800c50c:	4613      	mov	r3, r2
 800c50e:	009b      	lsls	r3, r3, #2
 800c510:	4413      	add	r3, r2
 800c512:	009b      	lsls	r3, r3, #2
 800c514:	440b      	add	r3, r1
 800c516:	3324      	adds	r3, #36	@ 0x24
 800c518:	2201      	movs	r2, #1
 800c51a:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800c51c:	4b54      	ldr	r3, [pc, #336]	@ (800c670 <USBD_CDC_Init+0x1e8>)
 800c51e:	7819      	ldrb	r1, [r3, #0]
 800c520:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c524:	2202      	movs	r2, #2
 800c526:	6878      	ldr	r0, [r7, #4]
 800c528:	f002 fbed 	bl	800ed06 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800c52c:	4b50      	ldr	r3, [pc, #320]	@ (800c670 <USBD_CDC_Init+0x1e8>)
 800c52e:	781b      	ldrb	r3, [r3, #0]
 800c530:	f003 020f 	and.w	r2, r3, #15
 800c534:	6879      	ldr	r1, [r7, #4]
 800c536:	4613      	mov	r3, r2
 800c538:	009b      	lsls	r3, r3, #2
 800c53a:	4413      	add	r3, r2
 800c53c:	009b      	lsls	r3, r3, #2
 800c53e:	440b      	add	r3, r1
 800c540:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c544:	2201      	movs	r2, #1
 800c546:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800c548:	4b4a      	ldr	r3, [pc, #296]	@ (800c674 <USBD_CDC_Init+0x1ec>)
 800c54a:	781b      	ldrb	r3, [r3, #0]
 800c54c:	f003 020f 	and.w	r2, r3, #15
 800c550:	6879      	ldr	r1, [r7, #4]
 800c552:	4613      	mov	r3, r2
 800c554:	009b      	lsls	r3, r3, #2
 800c556:	4413      	add	r3, r2
 800c558:	009b      	lsls	r3, r3, #2
 800c55a:	440b      	add	r3, r1
 800c55c:	3326      	adds	r3, #38	@ 0x26
 800c55e:	2210      	movs	r2, #16
 800c560:	801a      	strh	r2, [r3, #0]
 800c562:	e035      	b.n	800c5d0 <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800c564:	4b41      	ldr	r3, [pc, #260]	@ (800c66c <USBD_CDC_Init+0x1e4>)
 800c566:	7819      	ldrb	r1, [r3, #0]
 800c568:	2340      	movs	r3, #64	@ 0x40
 800c56a:	2202      	movs	r2, #2
 800c56c:	6878      	ldr	r0, [r7, #4]
 800c56e:	f002 fbca 	bl	800ed06 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800c572:	4b3e      	ldr	r3, [pc, #248]	@ (800c66c <USBD_CDC_Init+0x1e4>)
 800c574:	781b      	ldrb	r3, [r3, #0]
 800c576:	f003 020f 	and.w	r2, r3, #15
 800c57a:	6879      	ldr	r1, [r7, #4]
 800c57c:	4613      	mov	r3, r2
 800c57e:	009b      	lsls	r3, r3, #2
 800c580:	4413      	add	r3, r2
 800c582:	009b      	lsls	r3, r3, #2
 800c584:	440b      	add	r3, r1
 800c586:	3324      	adds	r3, #36	@ 0x24
 800c588:	2201      	movs	r2, #1
 800c58a:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800c58c:	4b38      	ldr	r3, [pc, #224]	@ (800c670 <USBD_CDC_Init+0x1e8>)
 800c58e:	7819      	ldrb	r1, [r3, #0]
 800c590:	2340      	movs	r3, #64	@ 0x40
 800c592:	2202      	movs	r2, #2
 800c594:	6878      	ldr	r0, [r7, #4]
 800c596:	f002 fbb6 	bl	800ed06 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800c59a:	4b35      	ldr	r3, [pc, #212]	@ (800c670 <USBD_CDC_Init+0x1e8>)
 800c59c:	781b      	ldrb	r3, [r3, #0]
 800c59e:	f003 020f 	and.w	r2, r3, #15
 800c5a2:	6879      	ldr	r1, [r7, #4]
 800c5a4:	4613      	mov	r3, r2
 800c5a6:	009b      	lsls	r3, r3, #2
 800c5a8:	4413      	add	r3, r2
 800c5aa:	009b      	lsls	r3, r3, #2
 800c5ac:	440b      	add	r3, r1
 800c5ae:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c5b2:	2201      	movs	r2, #1
 800c5b4:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c5b6:	4b2f      	ldr	r3, [pc, #188]	@ (800c674 <USBD_CDC_Init+0x1ec>)
 800c5b8:	781b      	ldrb	r3, [r3, #0]
 800c5ba:	f003 020f 	and.w	r2, r3, #15
 800c5be:	6879      	ldr	r1, [r7, #4]
 800c5c0:	4613      	mov	r3, r2
 800c5c2:	009b      	lsls	r3, r3, #2
 800c5c4:	4413      	add	r3, r2
 800c5c6:	009b      	lsls	r3, r3, #2
 800c5c8:	440b      	add	r3, r1
 800c5ca:	3326      	adds	r3, #38	@ 0x26
 800c5cc:	2210      	movs	r2, #16
 800c5ce:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c5d0:	4b28      	ldr	r3, [pc, #160]	@ (800c674 <USBD_CDC_Init+0x1ec>)
 800c5d2:	7819      	ldrb	r1, [r3, #0]
 800c5d4:	2308      	movs	r3, #8
 800c5d6:	2203      	movs	r2, #3
 800c5d8:	6878      	ldr	r0, [r7, #4]
 800c5da:	f002 fb94 	bl	800ed06 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800c5de:	4b25      	ldr	r3, [pc, #148]	@ (800c674 <USBD_CDC_Init+0x1ec>)
 800c5e0:	781b      	ldrb	r3, [r3, #0]
 800c5e2:	f003 020f 	and.w	r2, r3, #15
 800c5e6:	6879      	ldr	r1, [r7, #4]
 800c5e8:	4613      	mov	r3, r2
 800c5ea:	009b      	lsls	r3, r3, #2
 800c5ec:	4413      	add	r3, r2
 800c5ee:	009b      	lsls	r3, r3, #2
 800c5f0:	440b      	add	r3, r1
 800c5f2:	3324      	adds	r3, #36	@ 0x24
 800c5f4:	2201      	movs	r2, #1
 800c5f6:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	2200      	movs	r2, #0
 800c5fc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c606:	687a      	ldr	r2, [r7, #4]
 800c608:	33b0      	adds	r3, #176	@ 0xb0
 800c60a:	009b      	lsls	r3, r3, #2
 800c60c:	4413      	add	r3, r2
 800c60e:	685b      	ldr	r3, [r3, #4]
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	2200      	movs	r2, #0
 800c618:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	2200      	movs	r2, #0
 800c620:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d101      	bne.n	800c632 <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 800c62e:	2302      	movs	r3, #2
 800c630:	e018      	b.n	800c664 <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	7c1b      	ldrb	r3, [r3, #16]
 800c636:	2b00      	cmp	r3, #0
 800c638:	d10a      	bne.n	800c650 <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c63a:	4b0d      	ldr	r3, [pc, #52]	@ (800c670 <USBD_CDC_Init+0x1e8>)
 800c63c:	7819      	ldrb	r1, [r3, #0]
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c644:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c648:	6878      	ldr	r0, [r7, #4]
 800c64a:	f002 fc4b 	bl	800eee4 <USBD_LL_PrepareReceive>
 800c64e:	e008      	b.n	800c662 <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c650:	4b07      	ldr	r3, [pc, #28]	@ (800c670 <USBD_CDC_Init+0x1e8>)
 800c652:	7819      	ldrb	r1, [r3, #0]
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c65a:	2340      	movs	r3, #64	@ 0x40
 800c65c:	6878      	ldr	r0, [r7, #4]
 800c65e:	f002 fc41 	bl	800eee4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c662:	2300      	movs	r3, #0
}
 800c664:	4618      	mov	r0, r3
 800c666:	3710      	adds	r7, #16
 800c668:	46bd      	mov	sp, r7
 800c66a:	bd80      	pop	{r7, pc}
 800c66c:	20000093 	.word	0x20000093
 800c670:	20000094 	.word	0x20000094
 800c674:	20000095 	.word	0x20000095

0800c678 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c678:	b580      	push	{r7, lr}
 800c67a:	b082      	sub	sp, #8
 800c67c:	af00      	add	r7, sp, #0
 800c67e:	6078      	str	r0, [r7, #4]
 800c680:	460b      	mov	r3, r1
 800c682:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800c684:	4b3a      	ldr	r3, [pc, #232]	@ (800c770 <USBD_CDC_DeInit+0xf8>)
 800c686:	781b      	ldrb	r3, [r3, #0]
 800c688:	4619      	mov	r1, r3
 800c68a:	6878      	ldr	r0, [r7, #4]
 800c68c:	f002 fb61 	bl	800ed52 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800c690:	4b37      	ldr	r3, [pc, #220]	@ (800c770 <USBD_CDC_DeInit+0xf8>)
 800c692:	781b      	ldrb	r3, [r3, #0]
 800c694:	f003 020f 	and.w	r2, r3, #15
 800c698:	6879      	ldr	r1, [r7, #4]
 800c69a:	4613      	mov	r3, r2
 800c69c:	009b      	lsls	r3, r3, #2
 800c69e:	4413      	add	r3, r2
 800c6a0:	009b      	lsls	r3, r3, #2
 800c6a2:	440b      	add	r3, r1
 800c6a4:	3324      	adds	r3, #36	@ 0x24
 800c6a6:	2200      	movs	r2, #0
 800c6a8:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800c6aa:	4b32      	ldr	r3, [pc, #200]	@ (800c774 <USBD_CDC_DeInit+0xfc>)
 800c6ac:	781b      	ldrb	r3, [r3, #0]
 800c6ae:	4619      	mov	r1, r3
 800c6b0:	6878      	ldr	r0, [r7, #4]
 800c6b2:	f002 fb4e 	bl	800ed52 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800c6b6:	4b2f      	ldr	r3, [pc, #188]	@ (800c774 <USBD_CDC_DeInit+0xfc>)
 800c6b8:	781b      	ldrb	r3, [r3, #0]
 800c6ba:	f003 020f 	and.w	r2, r3, #15
 800c6be:	6879      	ldr	r1, [r7, #4]
 800c6c0:	4613      	mov	r3, r2
 800c6c2:	009b      	lsls	r3, r3, #2
 800c6c4:	4413      	add	r3, r2
 800c6c6:	009b      	lsls	r3, r3, #2
 800c6c8:	440b      	add	r3, r1
 800c6ca:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c6ce:	2200      	movs	r2, #0
 800c6d0:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800c6d2:	4b29      	ldr	r3, [pc, #164]	@ (800c778 <USBD_CDC_DeInit+0x100>)
 800c6d4:	781b      	ldrb	r3, [r3, #0]
 800c6d6:	4619      	mov	r1, r3
 800c6d8:	6878      	ldr	r0, [r7, #4]
 800c6da:	f002 fb3a 	bl	800ed52 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800c6de:	4b26      	ldr	r3, [pc, #152]	@ (800c778 <USBD_CDC_DeInit+0x100>)
 800c6e0:	781b      	ldrb	r3, [r3, #0]
 800c6e2:	f003 020f 	and.w	r2, r3, #15
 800c6e6:	6879      	ldr	r1, [r7, #4]
 800c6e8:	4613      	mov	r3, r2
 800c6ea:	009b      	lsls	r3, r3, #2
 800c6ec:	4413      	add	r3, r2
 800c6ee:	009b      	lsls	r3, r3, #2
 800c6f0:	440b      	add	r3, r1
 800c6f2:	3324      	adds	r3, #36	@ 0x24
 800c6f4:	2200      	movs	r2, #0
 800c6f6:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800c6f8:	4b1f      	ldr	r3, [pc, #124]	@ (800c778 <USBD_CDC_DeInit+0x100>)
 800c6fa:	781b      	ldrb	r3, [r3, #0]
 800c6fc:	f003 020f 	and.w	r2, r3, #15
 800c700:	6879      	ldr	r1, [r7, #4]
 800c702:	4613      	mov	r3, r2
 800c704:	009b      	lsls	r3, r3, #2
 800c706:	4413      	add	r3, r2
 800c708:	009b      	lsls	r3, r3, #2
 800c70a:	440b      	add	r3, r1
 800c70c:	3326      	adds	r3, #38	@ 0x26
 800c70e:	2200      	movs	r2, #0
 800c710:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	32b0      	adds	r2, #176	@ 0xb0
 800c71c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c720:	2b00      	cmp	r3, #0
 800c722:	d01f      	beq.n	800c764 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c72a:	687a      	ldr	r2, [r7, #4]
 800c72c:	33b0      	adds	r3, #176	@ 0xb0
 800c72e:	009b      	lsls	r3, r3, #2
 800c730:	4413      	add	r3, r2
 800c732:	685b      	ldr	r3, [r3, #4]
 800c734:	685b      	ldr	r3, [r3, #4]
 800c736:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	32b0      	adds	r2, #176	@ 0xb0
 800c742:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c746:	4618      	mov	r0, r3
 800c748:	f002 fc88 	bl	800f05c <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	32b0      	adds	r2, #176	@ 0xb0
 800c756:	2100      	movs	r1, #0
 800c758:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	2200      	movs	r2, #0
 800c760:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800c764:	2300      	movs	r3, #0
}
 800c766:	4618      	mov	r0, r3
 800c768:	3708      	adds	r7, #8
 800c76a:	46bd      	mov	sp, r7
 800c76c:	bd80      	pop	{r7, pc}
 800c76e:	bf00      	nop
 800c770:	20000093 	.word	0x20000093
 800c774:	20000094 	.word	0x20000094
 800c778:	20000095 	.word	0x20000095

0800c77c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800c77c:	b580      	push	{r7, lr}
 800c77e:	b086      	sub	sp, #24
 800c780:	af00      	add	r7, sp, #0
 800c782:	6078      	str	r0, [r7, #4]
 800c784:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	32b0      	adds	r2, #176	@ 0xb0
 800c790:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c794:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800c796:	2300      	movs	r3, #0
 800c798:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800c79a:	2300      	movs	r3, #0
 800c79c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800c79e:	2300      	movs	r3, #0
 800c7a0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800c7a2:	693b      	ldr	r3, [r7, #16]
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d101      	bne.n	800c7ac <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800c7a8:	2303      	movs	r3, #3
 800c7aa:	e0bf      	b.n	800c92c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c7ac:	683b      	ldr	r3, [r7, #0]
 800c7ae:	781b      	ldrb	r3, [r3, #0]
 800c7b0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d050      	beq.n	800c85a <USBD_CDC_Setup+0xde>
 800c7b8:	2b20      	cmp	r3, #32
 800c7ba:	f040 80af 	bne.w	800c91c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800c7be:	683b      	ldr	r3, [r7, #0]
 800c7c0:	88db      	ldrh	r3, [r3, #6]
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d03a      	beq.n	800c83c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800c7c6:	683b      	ldr	r3, [r7, #0]
 800c7c8:	781b      	ldrb	r3, [r3, #0]
 800c7ca:	b25b      	sxtb	r3, r3
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	da1b      	bge.n	800c808 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c7d6:	687a      	ldr	r2, [r7, #4]
 800c7d8:	33b0      	adds	r3, #176	@ 0xb0
 800c7da:	009b      	lsls	r3, r3, #2
 800c7dc:	4413      	add	r3, r2
 800c7de:	685b      	ldr	r3, [r3, #4]
 800c7e0:	689b      	ldr	r3, [r3, #8]
 800c7e2:	683a      	ldr	r2, [r7, #0]
 800c7e4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800c7e6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c7e8:	683a      	ldr	r2, [r7, #0]
 800c7ea:	88d2      	ldrh	r2, [r2, #6]
 800c7ec:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800c7ee:	683b      	ldr	r3, [r7, #0]
 800c7f0:	88db      	ldrh	r3, [r3, #6]
 800c7f2:	2b07      	cmp	r3, #7
 800c7f4:	bf28      	it	cs
 800c7f6:	2307      	movcs	r3, #7
 800c7f8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800c7fa:	693b      	ldr	r3, [r7, #16]
 800c7fc:	89fa      	ldrh	r2, [r7, #14]
 800c7fe:	4619      	mov	r1, r3
 800c800:	6878      	ldr	r0, [r7, #4]
 800c802:	f001 fdbd 	bl	800e380 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800c806:	e090      	b.n	800c92a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800c808:	683b      	ldr	r3, [r7, #0]
 800c80a:	785a      	ldrb	r2, [r3, #1]
 800c80c:	693b      	ldr	r3, [r7, #16]
 800c80e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800c812:	683b      	ldr	r3, [r7, #0]
 800c814:	88db      	ldrh	r3, [r3, #6]
 800c816:	2b3f      	cmp	r3, #63	@ 0x3f
 800c818:	d803      	bhi.n	800c822 <USBD_CDC_Setup+0xa6>
 800c81a:	683b      	ldr	r3, [r7, #0]
 800c81c:	88db      	ldrh	r3, [r3, #6]
 800c81e:	b2da      	uxtb	r2, r3
 800c820:	e000      	b.n	800c824 <USBD_CDC_Setup+0xa8>
 800c822:	2240      	movs	r2, #64	@ 0x40
 800c824:	693b      	ldr	r3, [r7, #16]
 800c826:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800c82a:	6939      	ldr	r1, [r7, #16]
 800c82c:	693b      	ldr	r3, [r7, #16]
 800c82e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800c832:	461a      	mov	r2, r3
 800c834:	6878      	ldr	r0, [r7, #4]
 800c836:	f001 fdcf 	bl	800e3d8 <USBD_CtlPrepareRx>
      break;
 800c83a:	e076      	b.n	800c92a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c842:	687a      	ldr	r2, [r7, #4]
 800c844:	33b0      	adds	r3, #176	@ 0xb0
 800c846:	009b      	lsls	r3, r3, #2
 800c848:	4413      	add	r3, r2
 800c84a:	685b      	ldr	r3, [r3, #4]
 800c84c:	689b      	ldr	r3, [r3, #8]
 800c84e:	683a      	ldr	r2, [r7, #0]
 800c850:	7850      	ldrb	r0, [r2, #1]
 800c852:	2200      	movs	r2, #0
 800c854:	6839      	ldr	r1, [r7, #0]
 800c856:	4798      	blx	r3
      break;
 800c858:	e067      	b.n	800c92a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c85a:	683b      	ldr	r3, [r7, #0]
 800c85c:	785b      	ldrb	r3, [r3, #1]
 800c85e:	2b0b      	cmp	r3, #11
 800c860:	d851      	bhi.n	800c906 <USBD_CDC_Setup+0x18a>
 800c862:	a201      	add	r2, pc, #4	@ (adr r2, 800c868 <USBD_CDC_Setup+0xec>)
 800c864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c868:	0800c899 	.word	0x0800c899
 800c86c:	0800c915 	.word	0x0800c915
 800c870:	0800c907 	.word	0x0800c907
 800c874:	0800c907 	.word	0x0800c907
 800c878:	0800c907 	.word	0x0800c907
 800c87c:	0800c907 	.word	0x0800c907
 800c880:	0800c907 	.word	0x0800c907
 800c884:	0800c907 	.word	0x0800c907
 800c888:	0800c907 	.word	0x0800c907
 800c88c:	0800c907 	.word	0x0800c907
 800c890:	0800c8c3 	.word	0x0800c8c3
 800c894:	0800c8ed 	.word	0x0800c8ed
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c89e:	b2db      	uxtb	r3, r3
 800c8a0:	2b03      	cmp	r3, #3
 800c8a2:	d107      	bne.n	800c8b4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c8a4:	f107 030a 	add.w	r3, r7, #10
 800c8a8:	2202      	movs	r2, #2
 800c8aa:	4619      	mov	r1, r3
 800c8ac:	6878      	ldr	r0, [r7, #4]
 800c8ae:	f001 fd67 	bl	800e380 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c8b2:	e032      	b.n	800c91a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800c8b4:	6839      	ldr	r1, [r7, #0]
 800c8b6:	6878      	ldr	r0, [r7, #4]
 800c8b8:	f001 fce5 	bl	800e286 <USBD_CtlError>
            ret = USBD_FAIL;
 800c8bc:	2303      	movs	r3, #3
 800c8be:	75fb      	strb	r3, [r7, #23]
          break;
 800c8c0:	e02b      	b.n	800c91a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c8c8:	b2db      	uxtb	r3, r3
 800c8ca:	2b03      	cmp	r3, #3
 800c8cc:	d107      	bne.n	800c8de <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800c8ce:	f107 030d 	add.w	r3, r7, #13
 800c8d2:	2201      	movs	r2, #1
 800c8d4:	4619      	mov	r1, r3
 800c8d6:	6878      	ldr	r0, [r7, #4]
 800c8d8:	f001 fd52 	bl	800e380 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c8dc:	e01d      	b.n	800c91a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800c8de:	6839      	ldr	r1, [r7, #0]
 800c8e0:	6878      	ldr	r0, [r7, #4]
 800c8e2:	f001 fcd0 	bl	800e286 <USBD_CtlError>
            ret = USBD_FAIL;
 800c8e6:	2303      	movs	r3, #3
 800c8e8:	75fb      	strb	r3, [r7, #23]
          break;
 800c8ea:	e016      	b.n	800c91a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c8f2:	b2db      	uxtb	r3, r3
 800c8f4:	2b03      	cmp	r3, #3
 800c8f6:	d00f      	beq.n	800c918 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800c8f8:	6839      	ldr	r1, [r7, #0]
 800c8fa:	6878      	ldr	r0, [r7, #4]
 800c8fc:	f001 fcc3 	bl	800e286 <USBD_CtlError>
            ret = USBD_FAIL;
 800c900:	2303      	movs	r3, #3
 800c902:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800c904:	e008      	b.n	800c918 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800c906:	6839      	ldr	r1, [r7, #0]
 800c908:	6878      	ldr	r0, [r7, #4]
 800c90a:	f001 fcbc 	bl	800e286 <USBD_CtlError>
          ret = USBD_FAIL;
 800c90e:	2303      	movs	r3, #3
 800c910:	75fb      	strb	r3, [r7, #23]
          break;
 800c912:	e002      	b.n	800c91a <USBD_CDC_Setup+0x19e>
          break;
 800c914:	bf00      	nop
 800c916:	e008      	b.n	800c92a <USBD_CDC_Setup+0x1ae>
          break;
 800c918:	bf00      	nop
      }
      break;
 800c91a:	e006      	b.n	800c92a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800c91c:	6839      	ldr	r1, [r7, #0]
 800c91e:	6878      	ldr	r0, [r7, #4]
 800c920:	f001 fcb1 	bl	800e286 <USBD_CtlError>
      ret = USBD_FAIL;
 800c924:	2303      	movs	r3, #3
 800c926:	75fb      	strb	r3, [r7, #23]
      break;
 800c928:	bf00      	nop
  }

  return (uint8_t)ret;
 800c92a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c92c:	4618      	mov	r0, r3
 800c92e:	3718      	adds	r7, #24
 800c930:	46bd      	mov	sp, r7
 800c932:	bd80      	pop	{r7, pc}

0800c934 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c934:	b580      	push	{r7, lr}
 800c936:	b084      	sub	sp, #16
 800c938:	af00      	add	r7, sp, #0
 800c93a:	6078      	str	r0, [r7, #4]
 800c93c:	460b      	mov	r3, r1
 800c93e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c946:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	32b0      	adds	r2, #176	@ 0xb0
 800c952:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c956:	2b00      	cmp	r3, #0
 800c958:	d101      	bne.n	800c95e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800c95a:	2303      	movs	r3, #3
 800c95c:	e065      	b.n	800ca2a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	32b0      	adds	r2, #176	@ 0xb0
 800c968:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c96c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800c96e:	78fb      	ldrb	r3, [r7, #3]
 800c970:	f003 020f 	and.w	r2, r3, #15
 800c974:	6879      	ldr	r1, [r7, #4]
 800c976:	4613      	mov	r3, r2
 800c978:	009b      	lsls	r3, r3, #2
 800c97a:	4413      	add	r3, r2
 800c97c:	009b      	lsls	r3, r3, #2
 800c97e:	440b      	add	r3, r1
 800c980:	3318      	adds	r3, #24
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	2b00      	cmp	r3, #0
 800c986:	d02f      	beq.n	800c9e8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800c988:	78fb      	ldrb	r3, [r7, #3]
 800c98a:	f003 020f 	and.w	r2, r3, #15
 800c98e:	6879      	ldr	r1, [r7, #4]
 800c990:	4613      	mov	r3, r2
 800c992:	009b      	lsls	r3, r3, #2
 800c994:	4413      	add	r3, r2
 800c996:	009b      	lsls	r3, r3, #2
 800c998:	440b      	add	r3, r1
 800c99a:	3318      	adds	r3, #24
 800c99c:	681a      	ldr	r2, [r3, #0]
 800c99e:	78fb      	ldrb	r3, [r7, #3]
 800c9a0:	f003 010f 	and.w	r1, r3, #15
 800c9a4:	68f8      	ldr	r0, [r7, #12]
 800c9a6:	460b      	mov	r3, r1
 800c9a8:	00db      	lsls	r3, r3, #3
 800c9aa:	440b      	add	r3, r1
 800c9ac:	009b      	lsls	r3, r3, #2
 800c9ae:	4403      	add	r3, r0
 800c9b0:	331c      	adds	r3, #28
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	fbb2 f1f3 	udiv	r1, r2, r3
 800c9b8:	fb01 f303 	mul.w	r3, r1, r3
 800c9bc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d112      	bne.n	800c9e8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800c9c2:	78fb      	ldrb	r3, [r7, #3]
 800c9c4:	f003 020f 	and.w	r2, r3, #15
 800c9c8:	6879      	ldr	r1, [r7, #4]
 800c9ca:	4613      	mov	r3, r2
 800c9cc:	009b      	lsls	r3, r3, #2
 800c9ce:	4413      	add	r3, r2
 800c9d0:	009b      	lsls	r3, r3, #2
 800c9d2:	440b      	add	r3, r1
 800c9d4:	3318      	adds	r3, #24
 800c9d6:	2200      	movs	r2, #0
 800c9d8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800c9da:	78f9      	ldrb	r1, [r7, #3]
 800c9dc:	2300      	movs	r3, #0
 800c9de:	2200      	movs	r2, #0
 800c9e0:	6878      	ldr	r0, [r7, #4]
 800c9e2:	f002 fa5e 	bl	800eea2 <USBD_LL_Transmit>
 800c9e6:	e01f      	b.n	800ca28 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800c9e8:	68bb      	ldr	r3, [r7, #8]
 800c9ea:	2200      	movs	r2, #0
 800c9ec:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c9f6:	687a      	ldr	r2, [r7, #4]
 800c9f8:	33b0      	adds	r3, #176	@ 0xb0
 800c9fa:	009b      	lsls	r3, r3, #2
 800c9fc:	4413      	add	r3, r2
 800c9fe:	685b      	ldr	r3, [r3, #4]
 800ca00:	691b      	ldr	r3, [r3, #16]
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d010      	beq.n	800ca28 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ca0c:	687a      	ldr	r2, [r7, #4]
 800ca0e:	33b0      	adds	r3, #176	@ 0xb0
 800ca10:	009b      	lsls	r3, r3, #2
 800ca12:	4413      	add	r3, r2
 800ca14:	685b      	ldr	r3, [r3, #4]
 800ca16:	691b      	ldr	r3, [r3, #16]
 800ca18:	68ba      	ldr	r2, [r7, #8]
 800ca1a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800ca1e:	68ba      	ldr	r2, [r7, #8]
 800ca20:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800ca24:	78fa      	ldrb	r2, [r7, #3]
 800ca26:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800ca28:	2300      	movs	r3, #0
}
 800ca2a:	4618      	mov	r0, r3
 800ca2c:	3710      	adds	r7, #16
 800ca2e:	46bd      	mov	sp, r7
 800ca30:	bd80      	pop	{r7, pc}

0800ca32 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ca32:	b580      	push	{r7, lr}
 800ca34:	b084      	sub	sp, #16
 800ca36:	af00      	add	r7, sp, #0
 800ca38:	6078      	str	r0, [r7, #4]
 800ca3a:	460b      	mov	r3, r1
 800ca3c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	32b0      	adds	r2, #176	@ 0xb0
 800ca48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca4c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	32b0      	adds	r2, #176	@ 0xb0
 800ca58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d101      	bne.n	800ca64 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800ca60:	2303      	movs	r3, #3
 800ca62:	e01a      	b.n	800ca9a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800ca64:	78fb      	ldrb	r3, [r7, #3]
 800ca66:	4619      	mov	r1, r3
 800ca68:	6878      	ldr	r0, [r7, #4]
 800ca6a:	f002 fa5c 	bl	800ef26 <USBD_LL_GetRxDataSize>
 800ca6e:	4602      	mov	r2, r0
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ca7c:	687a      	ldr	r2, [r7, #4]
 800ca7e:	33b0      	adds	r3, #176	@ 0xb0
 800ca80:	009b      	lsls	r3, r3, #2
 800ca82:	4413      	add	r3, r2
 800ca84:	685b      	ldr	r3, [r3, #4]
 800ca86:	68db      	ldr	r3, [r3, #12]
 800ca88:	68fa      	ldr	r2, [r7, #12]
 800ca8a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800ca8e:	68fa      	ldr	r2, [r7, #12]
 800ca90:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800ca94:	4611      	mov	r1, r2
 800ca96:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800ca98:	2300      	movs	r3, #0
}
 800ca9a:	4618      	mov	r0, r3
 800ca9c:	3710      	adds	r7, #16
 800ca9e:	46bd      	mov	sp, r7
 800caa0:	bd80      	pop	{r7, pc}

0800caa2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800caa2:	b580      	push	{r7, lr}
 800caa4:	b084      	sub	sp, #16
 800caa6:	af00      	add	r7, sp, #0
 800caa8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	32b0      	adds	r2, #176	@ 0xb0
 800cab4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cab8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d101      	bne.n	800cac4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800cac0:	2303      	movs	r3, #3
 800cac2:	e024      	b.n	800cb0e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800caca:	687a      	ldr	r2, [r7, #4]
 800cacc:	33b0      	adds	r3, #176	@ 0xb0
 800cace:	009b      	lsls	r3, r3, #2
 800cad0:	4413      	add	r3, r2
 800cad2:	685b      	ldr	r3, [r3, #4]
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d019      	beq.n	800cb0c <USBD_CDC_EP0_RxReady+0x6a>
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800cade:	2bff      	cmp	r3, #255	@ 0xff
 800cae0:	d014      	beq.n	800cb0c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cae8:	687a      	ldr	r2, [r7, #4]
 800caea:	33b0      	adds	r3, #176	@ 0xb0
 800caec:	009b      	lsls	r3, r3, #2
 800caee:	4413      	add	r3, r2
 800caf0:	685b      	ldr	r3, [r3, #4]
 800caf2:	689b      	ldr	r3, [r3, #8]
 800caf4:	68fa      	ldr	r2, [r7, #12]
 800caf6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800cafa:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800cafc:	68fa      	ldr	r2, [r7, #12]
 800cafe:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800cb02:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	22ff      	movs	r2, #255	@ 0xff
 800cb08:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800cb0c:	2300      	movs	r3, #0
}
 800cb0e:	4618      	mov	r0, r3
 800cb10:	3710      	adds	r7, #16
 800cb12:	46bd      	mov	sp, r7
 800cb14:	bd80      	pop	{r7, pc}
	...

0800cb18 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800cb18:	b580      	push	{r7, lr}
 800cb1a:	b086      	sub	sp, #24
 800cb1c:	af00      	add	r7, sp, #0
 800cb1e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800cb20:	2182      	movs	r1, #130	@ 0x82
 800cb22:	4818      	ldr	r0, [pc, #96]	@ (800cb84 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800cb24:	f000 fd4f 	bl	800d5c6 <USBD_GetEpDesc>
 800cb28:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800cb2a:	2101      	movs	r1, #1
 800cb2c:	4815      	ldr	r0, [pc, #84]	@ (800cb84 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800cb2e:	f000 fd4a 	bl	800d5c6 <USBD_GetEpDesc>
 800cb32:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800cb34:	2181      	movs	r1, #129	@ 0x81
 800cb36:	4813      	ldr	r0, [pc, #76]	@ (800cb84 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800cb38:	f000 fd45 	bl	800d5c6 <USBD_GetEpDesc>
 800cb3c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800cb3e:	697b      	ldr	r3, [r7, #20]
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d002      	beq.n	800cb4a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800cb44:	697b      	ldr	r3, [r7, #20]
 800cb46:	2210      	movs	r2, #16
 800cb48:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800cb4a:	693b      	ldr	r3, [r7, #16]
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d006      	beq.n	800cb5e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800cb50:	693b      	ldr	r3, [r7, #16]
 800cb52:	2200      	movs	r2, #0
 800cb54:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800cb58:	711a      	strb	r2, [r3, #4]
 800cb5a:	2200      	movs	r2, #0
 800cb5c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d006      	beq.n	800cb72 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	2200      	movs	r2, #0
 800cb68:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800cb6c:	711a      	strb	r2, [r3, #4]
 800cb6e:	2200      	movs	r2, #0
 800cb70:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	2243      	movs	r2, #67	@ 0x43
 800cb76:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800cb78:	4b02      	ldr	r3, [pc, #8]	@ (800cb84 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800cb7a:	4618      	mov	r0, r3
 800cb7c:	3718      	adds	r7, #24
 800cb7e:	46bd      	mov	sp, r7
 800cb80:	bd80      	pop	{r7, pc}
 800cb82:	bf00      	nop
 800cb84:	20000050 	.word	0x20000050

0800cb88 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800cb88:	b580      	push	{r7, lr}
 800cb8a:	b086      	sub	sp, #24
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800cb90:	2182      	movs	r1, #130	@ 0x82
 800cb92:	4818      	ldr	r0, [pc, #96]	@ (800cbf4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800cb94:	f000 fd17 	bl	800d5c6 <USBD_GetEpDesc>
 800cb98:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800cb9a:	2101      	movs	r1, #1
 800cb9c:	4815      	ldr	r0, [pc, #84]	@ (800cbf4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800cb9e:	f000 fd12 	bl	800d5c6 <USBD_GetEpDesc>
 800cba2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800cba4:	2181      	movs	r1, #129	@ 0x81
 800cba6:	4813      	ldr	r0, [pc, #76]	@ (800cbf4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800cba8:	f000 fd0d 	bl	800d5c6 <USBD_GetEpDesc>
 800cbac:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800cbae:	697b      	ldr	r3, [r7, #20]
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d002      	beq.n	800cbba <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800cbb4:	697b      	ldr	r3, [r7, #20]
 800cbb6:	2210      	movs	r2, #16
 800cbb8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800cbba:	693b      	ldr	r3, [r7, #16]
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d006      	beq.n	800cbce <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800cbc0:	693b      	ldr	r3, [r7, #16]
 800cbc2:	2200      	movs	r2, #0
 800cbc4:	711a      	strb	r2, [r3, #4]
 800cbc6:	2200      	movs	r2, #0
 800cbc8:	f042 0202 	orr.w	r2, r2, #2
 800cbcc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d006      	beq.n	800cbe2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	2200      	movs	r2, #0
 800cbd8:	711a      	strb	r2, [r3, #4]
 800cbda:	2200      	movs	r2, #0
 800cbdc:	f042 0202 	orr.w	r2, r2, #2
 800cbe0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	2243      	movs	r2, #67	@ 0x43
 800cbe6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800cbe8:	4b02      	ldr	r3, [pc, #8]	@ (800cbf4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800cbea:	4618      	mov	r0, r3
 800cbec:	3718      	adds	r7, #24
 800cbee:	46bd      	mov	sp, r7
 800cbf0:	bd80      	pop	{r7, pc}
 800cbf2:	bf00      	nop
 800cbf4:	20000050 	.word	0x20000050

0800cbf8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800cbf8:	b580      	push	{r7, lr}
 800cbfa:	b086      	sub	sp, #24
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800cc00:	2182      	movs	r1, #130	@ 0x82
 800cc02:	4818      	ldr	r0, [pc, #96]	@ (800cc64 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800cc04:	f000 fcdf 	bl	800d5c6 <USBD_GetEpDesc>
 800cc08:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800cc0a:	2101      	movs	r1, #1
 800cc0c:	4815      	ldr	r0, [pc, #84]	@ (800cc64 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800cc0e:	f000 fcda 	bl	800d5c6 <USBD_GetEpDesc>
 800cc12:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800cc14:	2181      	movs	r1, #129	@ 0x81
 800cc16:	4813      	ldr	r0, [pc, #76]	@ (800cc64 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800cc18:	f000 fcd5 	bl	800d5c6 <USBD_GetEpDesc>
 800cc1c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800cc1e:	697b      	ldr	r3, [r7, #20]
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d002      	beq.n	800cc2a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800cc24:	697b      	ldr	r3, [r7, #20]
 800cc26:	2210      	movs	r2, #16
 800cc28:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800cc2a:	693b      	ldr	r3, [r7, #16]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d006      	beq.n	800cc3e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800cc30:	693b      	ldr	r3, [r7, #16]
 800cc32:	2200      	movs	r2, #0
 800cc34:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800cc38:	711a      	strb	r2, [r3, #4]
 800cc3a:	2200      	movs	r2, #0
 800cc3c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d006      	beq.n	800cc52 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	2200      	movs	r2, #0
 800cc48:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800cc4c:	711a      	strb	r2, [r3, #4]
 800cc4e:	2200      	movs	r2, #0
 800cc50:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	2243      	movs	r2, #67	@ 0x43
 800cc56:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800cc58:	4b02      	ldr	r3, [pc, #8]	@ (800cc64 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800cc5a:	4618      	mov	r0, r3
 800cc5c:	3718      	adds	r7, #24
 800cc5e:	46bd      	mov	sp, r7
 800cc60:	bd80      	pop	{r7, pc}
 800cc62:	bf00      	nop
 800cc64:	20000050 	.word	0x20000050

0800cc68 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800cc68:	b480      	push	{r7}
 800cc6a:	b083      	sub	sp, #12
 800cc6c:	af00      	add	r7, sp, #0
 800cc6e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	220a      	movs	r2, #10
 800cc74:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800cc76:	4b03      	ldr	r3, [pc, #12]	@ (800cc84 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800cc78:	4618      	mov	r0, r3
 800cc7a:	370c      	adds	r7, #12
 800cc7c:	46bd      	mov	sp, r7
 800cc7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc82:	4770      	bx	lr
 800cc84:	2000000c 	.word	0x2000000c

0800cc88 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800cc88:	b480      	push	{r7}
 800cc8a:	b083      	sub	sp, #12
 800cc8c:	af00      	add	r7, sp, #0
 800cc8e:	6078      	str	r0, [r7, #4]
 800cc90:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800cc92:	683b      	ldr	r3, [r7, #0]
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d101      	bne.n	800cc9c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800cc98:	2303      	movs	r3, #3
 800cc9a:	e009      	b.n	800ccb0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cca2:	687a      	ldr	r2, [r7, #4]
 800cca4:	33b0      	adds	r3, #176	@ 0xb0
 800cca6:	009b      	lsls	r3, r3, #2
 800cca8:	4413      	add	r3, r2
 800ccaa:	683a      	ldr	r2, [r7, #0]
 800ccac:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800ccae:	2300      	movs	r3, #0
}
 800ccb0:	4618      	mov	r0, r3
 800ccb2:	370c      	adds	r7, #12
 800ccb4:	46bd      	mov	sp, r7
 800ccb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccba:	4770      	bx	lr

0800ccbc <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800ccbc:	b480      	push	{r7}
 800ccbe:	b087      	sub	sp, #28
 800ccc0:	af00      	add	r7, sp, #0
 800ccc2:	60f8      	str	r0, [r7, #12]
 800ccc4:	60b9      	str	r1, [r7, #8]
 800ccc6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	32b0      	adds	r2, #176	@ 0xb0
 800ccd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ccd6:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800ccd8:	697b      	ldr	r3, [r7, #20]
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d101      	bne.n	800cce2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800ccde:	2303      	movs	r3, #3
 800cce0:	e008      	b.n	800ccf4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800cce2:	697b      	ldr	r3, [r7, #20]
 800cce4:	68ba      	ldr	r2, [r7, #8]
 800cce6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800ccea:	697b      	ldr	r3, [r7, #20]
 800ccec:	687a      	ldr	r2, [r7, #4]
 800ccee:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800ccf2:	2300      	movs	r3, #0
}
 800ccf4:	4618      	mov	r0, r3
 800ccf6:	371c      	adds	r7, #28
 800ccf8:	46bd      	mov	sp, r7
 800ccfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccfe:	4770      	bx	lr

0800cd00 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800cd00:	b480      	push	{r7}
 800cd02:	b085      	sub	sp, #20
 800cd04:	af00      	add	r7, sp, #0
 800cd06:	6078      	str	r0, [r7, #4]
 800cd08:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	32b0      	adds	r2, #176	@ 0xb0
 800cd14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cd18:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d101      	bne.n	800cd24 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800cd20:	2303      	movs	r3, #3
 800cd22:	e004      	b.n	800cd2e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800cd24:	68fb      	ldr	r3, [r7, #12]
 800cd26:	683a      	ldr	r2, [r7, #0]
 800cd28:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800cd2c:	2300      	movs	r3, #0
}
 800cd2e:	4618      	mov	r0, r3
 800cd30:	3714      	adds	r7, #20
 800cd32:	46bd      	mov	sp, r7
 800cd34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd38:	4770      	bx	lr
	...

0800cd3c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800cd3c:	b580      	push	{r7, lr}
 800cd3e:	b084      	sub	sp, #16
 800cd40:	af00      	add	r7, sp, #0
 800cd42:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	32b0      	adds	r2, #176	@ 0xb0
 800cd4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cd52:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800cd54:	2301      	movs	r3, #1
 800cd56:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800cd58:	68bb      	ldr	r3, [r7, #8]
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d101      	bne.n	800cd62 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800cd5e:	2303      	movs	r3, #3
 800cd60:	e025      	b.n	800cdae <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800cd62:	68bb      	ldr	r3, [r7, #8]
 800cd64:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d11f      	bne.n	800cdac <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800cd6c:	68bb      	ldr	r3, [r7, #8]
 800cd6e:	2201      	movs	r2, #1
 800cd70:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800cd74:	4b10      	ldr	r3, [pc, #64]	@ (800cdb8 <USBD_CDC_TransmitPacket+0x7c>)
 800cd76:	781b      	ldrb	r3, [r3, #0]
 800cd78:	f003 020f 	and.w	r2, r3, #15
 800cd7c:	68bb      	ldr	r3, [r7, #8]
 800cd7e:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800cd82:	6878      	ldr	r0, [r7, #4]
 800cd84:	4613      	mov	r3, r2
 800cd86:	009b      	lsls	r3, r3, #2
 800cd88:	4413      	add	r3, r2
 800cd8a:	009b      	lsls	r3, r3, #2
 800cd8c:	4403      	add	r3, r0
 800cd8e:	3318      	adds	r3, #24
 800cd90:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800cd92:	4b09      	ldr	r3, [pc, #36]	@ (800cdb8 <USBD_CDC_TransmitPacket+0x7c>)
 800cd94:	7819      	ldrb	r1, [r3, #0]
 800cd96:	68bb      	ldr	r3, [r7, #8]
 800cd98:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800cd9c:	68bb      	ldr	r3, [r7, #8]
 800cd9e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800cda2:	6878      	ldr	r0, [r7, #4]
 800cda4:	f002 f87d 	bl	800eea2 <USBD_LL_Transmit>

    ret = USBD_OK;
 800cda8:	2300      	movs	r3, #0
 800cdaa:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800cdac:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdae:	4618      	mov	r0, r3
 800cdb0:	3710      	adds	r7, #16
 800cdb2:	46bd      	mov	sp, r7
 800cdb4:	bd80      	pop	{r7, pc}
 800cdb6:	bf00      	nop
 800cdb8:	20000093 	.word	0x20000093

0800cdbc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800cdbc:	b580      	push	{r7, lr}
 800cdbe:	b084      	sub	sp, #16
 800cdc0:	af00      	add	r7, sp, #0
 800cdc2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	32b0      	adds	r2, #176	@ 0xb0
 800cdce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cdd2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	32b0      	adds	r2, #176	@ 0xb0
 800cdde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d101      	bne.n	800cdea <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800cde6:	2303      	movs	r3, #3
 800cde8:	e018      	b.n	800ce1c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	7c1b      	ldrb	r3, [r3, #16]
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d10a      	bne.n	800ce08 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800cdf2:	4b0c      	ldr	r3, [pc, #48]	@ (800ce24 <USBD_CDC_ReceivePacket+0x68>)
 800cdf4:	7819      	ldrb	r1, [r3, #0]
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800cdfc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ce00:	6878      	ldr	r0, [r7, #4]
 800ce02:	f002 f86f 	bl	800eee4 <USBD_LL_PrepareReceive>
 800ce06:	e008      	b.n	800ce1a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ce08:	4b06      	ldr	r3, [pc, #24]	@ (800ce24 <USBD_CDC_ReceivePacket+0x68>)
 800ce0a:	7819      	ldrb	r1, [r3, #0]
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ce12:	2340      	movs	r3, #64	@ 0x40
 800ce14:	6878      	ldr	r0, [r7, #4]
 800ce16:	f002 f865 	bl	800eee4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ce1a:	2300      	movs	r3, #0
}
 800ce1c:	4618      	mov	r0, r3
 800ce1e:	3710      	adds	r7, #16
 800ce20:	46bd      	mov	sp, r7
 800ce22:	bd80      	pop	{r7, pc}
 800ce24:	20000094 	.word	0x20000094

0800ce28 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ce28:	b580      	push	{r7, lr}
 800ce2a:	b086      	sub	sp, #24
 800ce2c:	af00      	add	r7, sp, #0
 800ce2e:	60f8      	str	r0, [r7, #12]
 800ce30:	60b9      	str	r1, [r7, #8]
 800ce32:	4613      	mov	r3, r2
 800ce34:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ce36:	68fb      	ldr	r3, [r7, #12]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d101      	bne.n	800ce40 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ce3c:	2303      	movs	r3, #3
 800ce3e:	e01f      	b.n	800ce80 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	2200      	movs	r2, #0
 800ce44:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	2200      	movs	r2, #0
 800ce4c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	2200      	movs	r2, #0
 800ce54:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ce58:	68bb      	ldr	r3, [r7, #8]
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d003      	beq.n	800ce66 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	68ba      	ldr	r2, [r7, #8]
 800ce62:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	2201      	movs	r2, #1
 800ce6a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	79fa      	ldrb	r2, [r7, #7]
 800ce72:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ce74:	68f8      	ldr	r0, [r7, #12]
 800ce76:	f001 fedb 	bl	800ec30 <USBD_LL_Init>
 800ce7a:	4603      	mov	r3, r0
 800ce7c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ce7e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce80:	4618      	mov	r0, r3
 800ce82:	3718      	adds	r7, #24
 800ce84:	46bd      	mov	sp, r7
 800ce86:	bd80      	pop	{r7, pc}

0800ce88 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ce88:	b580      	push	{r7, lr}
 800ce8a:	b084      	sub	sp, #16
 800ce8c:	af00      	add	r7, sp, #0
 800ce8e:	6078      	str	r0, [r7, #4]
 800ce90:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ce92:	2300      	movs	r3, #0
 800ce94:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ce96:	683b      	ldr	r3, [r7, #0]
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d101      	bne.n	800cea0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ce9c:	2303      	movs	r3, #3
 800ce9e:	e025      	b.n	800ceec <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	683a      	ldr	r2, [r7, #0]
 800cea4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	32ae      	adds	r2, #174	@ 0xae
 800ceb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ceb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d00f      	beq.n	800cedc <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	32ae      	adds	r2, #174	@ 0xae
 800cec6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ceca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cecc:	f107 020e 	add.w	r2, r7, #14
 800ced0:	4610      	mov	r0, r2
 800ced2:	4798      	blx	r3
 800ced4:	4602      	mov	r2, r0
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800cee2:	1c5a      	adds	r2, r3, #1
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800ceea:	2300      	movs	r3, #0
}
 800ceec:	4618      	mov	r0, r3
 800ceee:	3710      	adds	r7, #16
 800cef0:	46bd      	mov	sp, r7
 800cef2:	bd80      	pop	{r7, pc}

0800cef4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800cef4:	b580      	push	{r7, lr}
 800cef6:	b082      	sub	sp, #8
 800cef8:	af00      	add	r7, sp, #0
 800cefa:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800cefc:	6878      	ldr	r0, [r7, #4]
 800cefe:	f001 fee7 	bl	800ecd0 <USBD_LL_Start>
 800cf02:	4603      	mov	r3, r0
}
 800cf04:	4618      	mov	r0, r3
 800cf06:	3708      	adds	r7, #8
 800cf08:	46bd      	mov	sp, r7
 800cf0a:	bd80      	pop	{r7, pc}

0800cf0c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800cf0c:	b480      	push	{r7}
 800cf0e:	b083      	sub	sp, #12
 800cf10:	af00      	add	r7, sp, #0
 800cf12:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800cf14:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800cf16:	4618      	mov	r0, r3
 800cf18:	370c      	adds	r7, #12
 800cf1a:	46bd      	mov	sp, r7
 800cf1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf20:	4770      	bx	lr

0800cf22 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cf22:	b580      	push	{r7, lr}
 800cf24:	b084      	sub	sp, #16
 800cf26:	af00      	add	r7, sp, #0
 800cf28:	6078      	str	r0, [r7, #4]
 800cf2a:	460b      	mov	r3, r1
 800cf2c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800cf2e:	2300      	movs	r3, #0
 800cf30:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d009      	beq.n	800cf50 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	78fa      	ldrb	r2, [r7, #3]
 800cf46:	4611      	mov	r1, r2
 800cf48:	6878      	ldr	r0, [r7, #4]
 800cf4a:	4798      	blx	r3
 800cf4c:	4603      	mov	r3, r0
 800cf4e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800cf50:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf52:	4618      	mov	r0, r3
 800cf54:	3710      	adds	r7, #16
 800cf56:	46bd      	mov	sp, r7
 800cf58:	bd80      	pop	{r7, pc}

0800cf5a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cf5a:	b580      	push	{r7, lr}
 800cf5c:	b084      	sub	sp, #16
 800cf5e:	af00      	add	r7, sp, #0
 800cf60:	6078      	str	r0, [r7, #4]
 800cf62:	460b      	mov	r3, r1
 800cf64:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800cf66:	2300      	movs	r3, #0
 800cf68:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cf70:	685b      	ldr	r3, [r3, #4]
 800cf72:	78fa      	ldrb	r2, [r7, #3]
 800cf74:	4611      	mov	r1, r2
 800cf76:	6878      	ldr	r0, [r7, #4]
 800cf78:	4798      	blx	r3
 800cf7a:	4603      	mov	r3, r0
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d001      	beq.n	800cf84 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800cf80:	2303      	movs	r3, #3
 800cf82:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800cf84:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf86:	4618      	mov	r0, r3
 800cf88:	3710      	adds	r7, #16
 800cf8a:	46bd      	mov	sp, r7
 800cf8c:	bd80      	pop	{r7, pc}

0800cf8e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800cf8e:	b580      	push	{r7, lr}
 800cf90:	b084      	sub	sp, #16
 800cf92:	af00      	add	r7, sp, #0
 800cf94:	6078      	str	r0, [r7, #4]
 800cf96:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cf9e:	6839      	ldr	r1, [r7, #0]
 800cfa0:	4618      	mov	r0, r3
 800cfa2:	f001 f936 	bl	800e212 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	2201      	movs	r2, #1
 800cfaa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800cfb4:	461a      	mov	r2, r3
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800cfc2:	f003 031f 	and.w	r3, r3, #31
 800cfc6:	2b02      	cmp	r3, #2
 800cfc8:	d01a      	beq.n	800d000 <USBD_LL_SetupStage+0x72>
 800cfca:	2b02      	cmp	r3, #2
 800cfcc:	d822      	bhi.n	800d014 <USBD_LL_SetupStage+0x86>
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d002      	beq.n	800cfd8 <USBD_LL_SetupStage+0x4a>
 800cfd2:	2b01      	cmp	r3, #1
 800cfd4:	d00a      	beq.n	800cfec <USBD_LL_SetupStage+0x5e>
 800cfd6:	e01d      	b.n	800d014 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cfde:	4619      	mov	r1, r3
 800cfe0:	6878      	ldr	r0, [r7, #4]
 800cfe2:	f000 fb63 	bl	800d6ac <USBD_StdDevReq>
 800cfe6:	4603      	mov	r3, r0
 800cfe8:	73fb      	strb	r3, [r7, #15]
      break;
 800cfea:	e020      	b.n	800d02e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cff2:	4619      	mov	r1, r3
 800cff4:	6878      	ldr	r0, [r7, #4]
 800cff6:	f000 fbcb 	bl	800d790 <USBD_StdItfReq>
 800cffa:	4603      	mov	r3, r0
 800cffc:	73fb      	strb	r3, [r7, #15]
      break;
 800cffe:	e016      	b.n	800d02e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d006:	4619      	mov	r1, r3
 800d008:	6878      	ldr	r0, [r7, #4]
 800d00a:	f000 fc2d 	bl	800d868 <USBD_StdEPReq>
 800d00e:	4603      	mov	r3, r0
 800d010:	73fb      	strb	r3, [r7, #15]
      break;
 800d012:	e00c      	b.n	800d02e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d01a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800d01e:	b2db      	uxtb	r3, r3
 800d020:	4619      	mov	r1, r3
 800d022:	6878      	ldr	r0, [r7, #4]
 800d024:	f001 feb4 	bl	800ed90 <USBD_LL_StallEP>
 800d028:	4603      	mov	r3, r0
 800d02a:	73fb      	strb	r3, [r7, #15]
      break;
 800d02c:	bf00      	nop
  }

  return ret;
 800d02e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d030:	4618      	mov	r0, r3
 800d032:	3710      	adds	r7, #16
 800d034:	46bd      	mov	sp, r7
 800d036:	bd80      	pop	{r7, pc}

0800d038 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d038:	b580      	push	{r7, lr}
 800d03a:	b086      	sub	sp, #24
 800d03c:	af00      	add	r7, sp, #0
 800d03e:	60f8      	str	r0, [r7, #12]
 800d040:	460b      	mov	r3, r1
 800d042:	607a      	str	r2, [r7, #4]
 800d044:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800d046:	2300      	movs	r3, #0
 800d048:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800d04a:	7afb      	ldrb	r3, [r7, #11]
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d16e      	bne.n	800d12e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800d056:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800d05e:	2b03      	cmp	r3, #3
 800d060:	f040 8098 	bne.w	800d194 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800d064:	693b      	ldr	r3, [r7, #16]
 800d066:	689a      	ldr	r2, [r3, #8]
 800d068:	693b      	ldr	r3, [r7, #16]
 800d06a:	68db      	ldr	r3, [r3, #12]
 800d06c:	429a      	cmp	r2, r3
 800d06e:	d913      	bls.n	800d098 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800d070:	693b      	ldr	r3, [r7, #16]
 800d072:	689a      	ldr	r2, [r3, #8]
 800d074:	693b      	ldr	r3, [r7, #16]
 800d076:	68db      	ldr	r3, [r3, #12]
 800d078:	1ad2      	subs	r2, r2, r3
 800d07a:	693b      	ldr	r3, [r7, #16]
 800d07c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800d07e:	693b      	ldr	r3, [r7, #16]
 800d080:	68da      	ldr	r2, [r3, #12]
 800d082:	693b      	ldr	r3, [r7, #16]
 800d084:	689b      	ldr	r3, [r3, #8]
 800d086:	4293      	cmp	r3, r2
 800d088:	bf28      	it	cs
 800d08a:	4613      	movcs	r3, r2
 800d08c:	461a      	mov	r2, r3
 800d08e:	6879      	ldr	r1, [r7, #4]
 800d090:	68f8      	ldr	r0, [r7, #12]
 800d092:	f001 f9be 	bl	800e412 <USBD_CtlContinueRx>
 800d096:	e07d      	b.n	800d194 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d09e:	f003 031f 	and.w	r3, r3, #31
 800d0a2:	2b02      	cmp	r3, #2
 800d0a4:	d014      	beq.n	800d0d0 <USBD_LL_DataOutStage+0x98>
 800d0a6:	2b02      	cmp	r3, #2
 800d0a8:	d81d      	bhi.n	800d0e6 <USBD_LL_DataOutStage+0xae>
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d002      	beq.n	800d0b4 <USBD_LL_DataOutStage+0x7c>
 800d0ae:	2b01      	cmp	r3, #1
 800d0b0:	d003      	beq.n	800d0ba <USBD_LL_DataOutStage+0x82>
 800d0b2:	e018      	b.n	800d0e6 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800d0b4:	2300      	movs	r3, #0
 800d0b6:	75bb      	strb	r3, [r7, #22]
            break;
 800d0b8:	e018      	b.n	800d0ec <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800d0c0:	b2db      	uxtb	r3, r3
 800d0c2:	4619      	mov	r1, r3
 800d0c4:	68f8      	ldr	r0, [r7, #12]
 800d0c6:	f000 fa64 	bl	800d592 <USBD_CoreFindIF>
 800d0ca:	4603      	mov	r3, r0
 800d0cc:	75bb      	strb	r3, [r7, #22]
            break;
 800d0ce:	e00d      	b.n	800d0ec <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800d0d6:	b2db      	uxtb	r3, r3
 800d0d8:	4619      	mov	r1, r3
 800d0da:	68f8      	ldr	r0, [r7, #12]
 800d0dc:	f000 fa66 	bl	800d5ac <USBD_CoreFindEP>
 800d0e0:	4603      	mov	r3, r0
 800d0e2:	75bb      	strb	r3, [r7, #22]
            break;
 800d0e4:	e002      	b.n	800d0ec <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800d0e6:	2300      	movs	r3, #0
 800d0e8:	75bb      	strb	r3, [r7, #22]
            break;
 800d0ea:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800d0ec:	7dbb      	ldrb	r3, [r7, #22]
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d119      	bne.n	800d126 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d0f8:	b2db      	uxtb	r3, r3
 800d0fa:	2b03      	cmp	r3, #3
 800d0fc:	d113      	bne.n	800d126 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800d0fe:	7dba      	ldrb	r2, [r7, #22]
 800d100:	68fb      	ldr	r3, [r7, #12]
 800d102:	32ae      	adds	r2, #174	@ 0xae
 800d104:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d108:	691b      	ldr	r3, [r3, #16]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d00b      	beq.n	800d126 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800d10e:	7dba      	ldrb	r2, [r7, #22]
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800d116:	7dba      	ldrb	r2, [r7, #22]
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	32ae      	adds	r2, #174	@ 0xae
 800d11c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d120:	691b      	ldr	r3, [r3, #16]
 800d122:	68f8      	ldr	r0, [r7, #12]
 800d124:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800d126:	68f8      	ldr	r0, [r7, #12]
 800d128:	f001 f984 	bl	800e434 <USBD_CtlSendStatus>
 800d12c:	e032      	b.n	800d194 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800d12e:	7afb      	ldrb	r3, [r7, #11]
 800d130:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d134:	b2db      	uxtb	r3, r3
 800d136:	4619      	mov	r1, r3
 800d138:	68f8      	ldr	r0, [r7, #12]
 800d13a:	f000 fa37 	bl	800d5ac <USBD_CoreFindEP>
 800d13e:	4603      	mov	r3, r0
 800d140:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d142:	7dbb      	ldrb	r3, [r7, #22]
 800d144:	2bff      	cmp	r3, #255	@ 0xff
 800d146:	d025      	beq.n	800d194 <USBD_LL_DataOutStage+0x15c>
 800d148:	7dbb      	ldrb	r3, [r7, #22]
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d122      	bne.n	800d194 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d154:	b2db      	uxtb	r3, r3
 800d156:	2b03      	cmp	r3, #3
 800d158:	d117      	bne.n	800d18a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800d15a:	7dba      	ldrb	r2, [r7, #22]
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	32ae      	adds	r2, #174	@ 0xae
 800d160:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d164:	699b      	ldr	r3, [r3, #24]
 800d166:	2b00      	cmp	r3, #0
 800d168:	d00f      	beq.n	800d18a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800d16a:	7dba      	ldrb	r2, [r7, #22]
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800d172:	7dba      	ldrb	r2, [r7, #22]
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	32ae      	adds	r2, #174	@ 0xae
 800d178:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d17c:	699b      	ldr	r3, [r3, #24]
 800d17e:	7afa      	ldrb	r2, [r7, #11]
 800d180:	4611      	mov	r1, r2
 800d182:	68f8      	ldr	r0, [r7, #12]
 800d184:	4798      	blx	r3
 800d186:	4603      	mov	r3, r0
 800d188:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800d18a:	7dfb      	ldrb	r3, [r7, #23]
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d001      	beq.n	800d194 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800d190:	7dfb      	ldrb	r3, [r7, #23]
 800d192:	e000      	b.n	800d196 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800d194:	2300      	movs	r3, #0
}
 800d196:	4618      	mov	r0, r3
 800d198:	3718      	adds	r7, #24
 800d19a:	46bd      	mov	sp, r7
 800d19c:	bd80      	pop	{r7, pc}

0800d19e <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800d19e:	b580      	push	{r7, lr}
 800d1a0:	b086      	sub	sp, #24
 800d1a2:	af00      	add	r7, sp, #0
 800d1a4:	60f8      	str	r0, [r7, #12]
 800d1a6:	460b      	mov	r3, r1
 800d1a8:	607a      	str	r2, [r7, #4]
 800d1aa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800d1ac:	7afb      	ldrb	r3, [r7, #11]
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d16f      	bne.n	800d292 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	3314      	adds	r3, #20
 800d1b6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800d1be:	2b02      	cmp	r3, #2
 800d1c0:	d15a      	bne.n	800d278 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800d1c2:	693b      	ldr	r3, [r7, #16]
 800d1c4:	689a      	ldr	r2, [r3, #8]
 800d1c6:	693b      	ldr	r3, [r7, #16]
 800d1c8:	68db      	ldr	r3, [r3, #12]
 800d1ca:	429a      	cmp	r2, r3
 800d1cc:	d914      	bls.n	800d1f8 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d1ce:	693b      	ldr	r3, [r7, #16]
 800d1d0:	689a      	ldr	r2, [r3, #8]
 800d1d2:	693b      	ldr	r3, [r7, #16]
 800d1d4:	68db      	ldr	r3, [r3, #12]
 800d1d6:	1ad2      	subs	r2, r2, r3
 800d1d8:	693b      	ldr	r3, [r7, #16]
 800d1da:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800d1dc:	693b      	ldr	r3, [r7, #16]
 800d1de:	689b      	ldr	r3, [r3, #8]
 800d1e0:	461a      	mov	r2, r3
 800d1e2:	6879      	ldr	r1, [r7, #4]
 800d1e4:	68f8      	ldr	r0, [r7, #12]
 800d1e6:	f001 f8e6 	bl	800e3b6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d1ea:	2300      	movs	r3, #0
 800d1ec:	2200      	movs	r2, #0
 800d1ee:	2100      	movs	r1, #0
 800d1f0:	68f8      	ldr	r0, [r7, #12]
 800d1f2:	f001 fe77 	bl	800eee4 <USBD_LL_PrepareReceive>
 800d1f6:	e03f      	b.n	800d278 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800d1f8:	693b      	ldr	r3, [r7, #16]
 800d1fa:	68da      	ldr	r2, [r3, #12]
 800d1fc:	693b      	ldr	r3, [r7, #16]
 800d1fe:	689b      	ldr	r3, [r3, #8]
 800d200:	429a      	cmp	r2, r3
 800d202:	d11c      	bne.n	800d23e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800d204:	693b      	ldr	r3, [r7, #16]
 800d206:	685a      	ldr	r2, [r3, #4]
 800d208:	693b      	ldr	r3, [r7, #16]
 800d20a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800d20c:	429a      	cmp	r2, r3
 800d20e:	d316      	bcc.n	800d23e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800d210:	693b      	ldr	r3, [r7, #16]
 800d212:	685a      	ldr	r2, [r3, #4]
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800d21a:	429a      	cmp	r2, r3
 800d21c:	d20f      	bcs.n	800d23e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800d21e:	2200      	movs	r2, #0
 800d220:	2100      	movs	r1, #0
 800d222:	68f8      	ldr	r0, [r7, #12]
 800d224:	f001 f8c7 	bl	800e3b6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	2200      	movs	r2, #0
 800d22c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d230:	2300      	movs	r3, #0
 800d232:	2200      	movs	r2, #0
 800d234:	2100      	movs	r1, #0
 800d236:	68f8      	ldr	r0, [r7, #12]
 800d238:	f001 fe54 	bl	800eee4 <USBD_LL_PrepareReceive>
 800d23c:	e01c      	b.n	800d278 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d244:	b2db      	uxtb	r3, r3
 800d246:	2b03      	cmp	r3, #3
 800d248:	d10f      	bne.n	800d26a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d250:	68db      	ldr	r3, [r3, #12]
 800d252:	2b00      	cmp	r3, #0
 800d254:	d009      	beq.n	800d26a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	2200      	movs	r2, #0
 800d25a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d264:	68db      	ldr	r3, [r3, #12]
 800d266:	68f8      	ldr	r0, [r7, #12]
 800d268:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d26a:	2180      	movs	r1, #128	@ 0x80
 800d26c:	68f8      	ldr	r0, [r7, #12]
 800d26e:	f001 fd8f 	bl	800ed90 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800d272:	68f8      	ldr	r0, [r7, #12]
 800d274:	f001 f8f1 	bl	800e45a <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d03a      	beq.n	800d2f8 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800d282:	68f8      	ldr	r0, [r7, #12]
 800d284:	f7ff fe42 	bl	800cf0c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	2200      	movs	r2, #0
 800d28c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800d290:	e032      	b.n	800d2f8 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800d292:	7afb      	ldrb	r3, [r7, #11]
 800d294:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d298:	b2db      	uxtb	r3, r3
 800d29a:	4619      	mov	r1, r3
 800d29c:	68f8      	ldr	r0, [r7, #12]
 800d29e:	f000 f985 	bl	800d5ac <USBD_CoreFindEP>
 800d2a2:	4603      	mov	r3, r0
 800d2a4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d2a6:	7dfb      	ldrb	r3, [r7, #23]
 800d2a8:	2bff      	cmp	r3, #255	@ 0xff
 800d2aa:	d025      	beq.n	800d2f8 <USBD_LL_DataInStage+0x15a>
 800d2ac:	7dfb      	ldrb	r3, [r7, #23]
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d122      	bne.n	800d2f8 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d2b8:	b2db      	uxtb	r3, r3
 800d2ba:	2b03      	cmp	r3, #3
 800d2bc:	d11c      	bne.n	800d2f8 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800d2be:	7dfa      	ldrb	r2, [r7, #23]
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	32ae      	adds	r2, #174	@ 0xae
 800d2c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d2c8:	695b      	ldr	r3, [r3, #20]
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d014      	beq.n	800d2f8 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800d2ce:	7dfa      	ldrb	r2, [r7, #23]
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800d2d6:	7dfa      	ldrb	r2, [r7, #23]
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	32ae      	adds	r2, #174	@ 0xae
 800d2dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d2e0:	695b      	ldr	r3, [r3, #20]
 800d2e2:	7afa      	ldrb	r2, [r7, #11]
 800d2e4:	4611      	mov	r1, r2
 800d2e6:	68f8      	ldr	r0, [r7, #12]
 800d2e8:	4798      	blx	r3
 800d2ea:	4603      	mov	r3, r0
 800d2ec:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800d2ee:	7dbb      	ldrb	r3, [r7, #22]
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d001      	beq.n	800d2f8 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800d2f4:	7dbb      	ldrb	r3, [r7, #22]
 800d2f6:	e000      	b.n	800d2fa <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800d2f8:	2300      	movs	r3, #0
}
 800d2fa:	4618      	mov	r0, r3
 800d2fc:	3718      	adds	r7, #24
 800d2fe:	46bd      	mov	sp, r7
 800d300:	bd80      	pop	{r7, pc}

0800d302 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800d302:	b580      	push	{r7, lr}
 800d304:	b084      	sub	sp, #16
 800d306:	af00      	add	r7, sp, #0
 800d308:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800d30a:	2300      	movs	r3, #0
 800d30c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	2201      	movs	r2, #1
 800d312:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	2200      	movs	r2, #0
 800d31a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	2200      	movs	r2, #0
 800d322:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	2200      	movs	r2, #0
 800d328:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	2200      	movs	r2, #0
 800d330:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d014      	beq.n	800d368 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d344:	685b      	ldr	r3, [r3, #4]
 800d346:	2b00      	cmp	r3, #0
 800d348:	d00e      	beq.n	800d368 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d350:	685b      	ldr	r3, [r3, #4]
 800d352:	687a      	ldr	r2, [r7, #4]
 800d354:	6852      	ldr	r2, [r2, #4]
 800d356:	b2d2      	uxtb	r2, r2
 800d358:	4611      	mov	r1, r2
 800d35a:	6878      	ldr	r0, [r7, #4]
 800d35c:	4798      	blx	r3
 800d35e:	4603      	mov	r3, r0
 800d360:	2b00      	cmp	r3, #0
 800d362:	d001      	beq.n	800d368 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800d364:	2303      	movs	r3, #3
 800d366:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d368:	2340      	movs	r3, #64	@ 0x40
 800d36a:	2200      	movs	r2, #0
 800d36c:	2100      	movs	r1, #0
 800d36e:	6878      	ldr	r0, [r7, #4]
 800d370:	f001 fcc9 	bl	800ed06 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	2201      	movs	r2, #1
 800d378:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	2240      	movs	r2, #64	@ 0x40
 800d380:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d384:	2340      	movs	r3, #64	@ 0x40
 800d386:	2200      	movs	r2, #0
 800d388:	2180      	movs	r1, #128	@ 0x80
 800d38a:	6878      	ldr	r0, [r7, #4]
 800d38c:	f001 fcbb 	bl	800ed06 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	2201      	movs	r2, #1
 800d394:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	2240      	movs	r2, #64	@ 0x40
 800d39a:	621a      	str	r2, [r3, #32]

  return ret;
 800d39c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d39e:	4618      	mov	r0, r3
 800d3a0:	3710      	adds	r7, #16
 800d3a2:	46bd      	mov	sp, r7
 800d3a4:	bd80      	pop	{r7, pc}

0800d3a6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d3a6:	b480      	push	{r7}
 800d3a8:	b083      	sub	sp, #12
 800d3aa:	af00      	add	r7, sp, #0
 800d3ac:	6078      	str	r0, [r7, #4]
 800d3ae:	460b      	mov	r3, r1
 800d3b0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	78fa      	ldrb	r2, [r7, #3]
 800d3b6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d3b8:	2300      	movs	r3, #0
}
 800d3ba:	4618      	mov	r0, r3
 800d3bc:	370c      	adds	r7, #12
 800d3be:	46bd      	mov	sp, r7
 800d3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3c4:	4770      	bx	lr

0800d3c6 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d3c6:	b480      	push	{r7}
 800d3c8:	b083      	sub	sp, #12
 800d3ca:	af00      	add	r7, sp, #0
 800d3cc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d3d4:	b2db      	uxtb	r3, r3
 800d3d6:	2b04      	cmp	r3, #4
 800d3d8:	d006      	beq.n	800d3e8 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d3e0:	b2da      	uxtb	r2, r3
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	2204      	movs	r2, #4
 800d3ec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800d3f0:	2300      	movs	r3, #0
}
 800d3f2:	4618      	mov	r0, r3
 800d3f4:	370c      	adds	r7, #12
 800d3f6:	46bd      	mov	sp, r7
 800d3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3fc:	4770      	bx	lr

0800d3fe <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d3fe:	b480      	push	{r7}
 800d400:	b083      	sub	sp, #12
 800d402:	af00      	add	r7, sp, #0
 800d404:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d40c:	b2db      	uxtb	r3, r3
 800d40e:	2b04      	cmp	r3, #4
 800d410:	d106      	bne.n	800d420 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800d418:	b2da      	uxtb	r2, r3
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800d420:	2300      	movs	r3, #0
}
 800d422:	4618      	mov	r0, r3
 800d424:	370c      	adds	r7, #12
 800d426:	46bd      	mov	sp, r7
 800d428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d42c:	4770      	bx	lr

0800d42e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800d42e:	b580      	push	{r7, lr}
 800d430:	b082      	sub	sp, #8
 800d432:	af00      	add	r7, sp, #0
 800d434:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d43c:	b2db      	uxtb	r3, r3
 800d43e:	2b03      	cmp	r3, #3
 800d440:	d110      	bne.n	800d464 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d00b      	beq.n	800d464 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d452:	69db      	ldr	r3, [r3, #28]
 800d454:	2b00      	cmp	r3, #0
 800d456:	d005      	beq.n	800d464 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d45e:	69db      	ldr	r3, [r3, #28]
 800d460:	6878      	ldr	r0, [r7, #4]
 800d462:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800d464:	2300      	movs	r3, #0
}
 800d466:	4618      	mov	r0, r3
 800d468:	3708      	adds	r7, #8
 800d46a:	46bd      	mov	sp, r7
 800d46c:	bd80      	pop	{r7, pc}

0800d46e <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800d46e:	b580      	push	{r7, lr}
 800d470:	b082      	sub	sp, #8
 800d472:	af00      	add	r7, sp, #0
 800d474:	6078      	str	r0, [r7, #4]
 800d476:	460b      	mov	r3, r1
 800d478:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	32ae      	adds	r2, #174	@ 0xae
 800d484:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d101      	bne.n	800d490 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800d48c:	2303      	movs	r3, #3
 800d48e:	e01c      	b.n	800d4ca <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d496:	b2db      	uxtb	r3, r3
 800d498:	2b03      	cmp	r3, #3
 800d49a:	d115      	bne.n	800d4c8 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	32ae      	adds	r2, #174	@ 0xae
 800d4a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d4aa:	6a1b      	ldr	r3, [r3, #32]
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d00b      	beq.n	800d4c8 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	32ae      	adds	r2, #174	@ 0xae
 800d4ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d4be:	6a1b      	ldr	r3, [r3, #32]
 800d4c0:	78fa      	ldrb	r2, [r7, #3]
 800d4c2:	4611      	mov	r1, r2
 800d4c4:	6878      	ldr	r0, [r7, #4]
 800d4c6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d4c8:	2300      	movs	r3, #0
}
 800d4ca:	4618      	mov	r0, r3
 800d4cc:	3708      	adds	r7, #8
 800d4ce:	46bd      	mov	sp, r7
 800d4d0:	bd80      	pop	{r7, pc}

0800d4d2 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800d4d2:	b580      	push	{r7, lr}
 800d4d4:	b082      	sub	sp, #8
 800d4d6:	af00      	add	r7, sp, #0
 800d4d8:	6078      	str	r0, [r7, #4]
 800d4da:	460b      	mov	r3, r1
 800d4dc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	32ae      	adds	r2, #174	@ 0xae
 800d4e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d101      	bne.n	800d4f4 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800d4f0:	2303      	movs	r3, #3
 800d4f2:	e01c      	b.n	800d52e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d4fa:	b2db      	uxtb	r3, r3
 800d4fc:	2b03      	cmp	r3, #3
 800d4fe:	d115      	bne.n	800d52c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	32ae      	adds	r2, #174	@ 0xae
 800d50a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d50e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d510:	2b00      	cmp	r3, #0
 800d512:	d00b      	beq.n	800d52c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	32ae      	adds	r2, #174	@ 0xae
 800d51e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d524:	78fa      	ldrb	r2, [r7, #3]
 800d526:	4611      	mov	r1, r2
 800d528:	6878      	ldr	r0, [r7, #4]
 800d52a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d52c:	2300      	movs	r3, #0
}
 800d52e:	4618      	mov	r0, r3
 800d530:	3708      	adds	r7, #8
 800d532:	46bd      	mov	sp, r7
 800d534:	bd80      	pop	{r7, pc}

0800d536 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800d536:	b480      	push	{r7}
 800d538:	b083      	sub	sp, #12
 800d53a:	af00      	add	r7, sp, #0
 800d53c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d53e:	2300      	movs	r3, #0
}
 800d540:	4618      	mov	r0, r3
 800d542:	370c      	adds	r7, #12
 800d544:	46bd      	mov	sp, r7
 800d546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d54a:	4770      	bx	lr

0800d54c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800d54c:	b580      	push	{r7, lr}
 800d54e:	b084      	sub	sp, #16
 800d550:	af00      	add	r7, sp, #0
 800d552:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800d554:	2300      	movs	r3, #0
 800d556:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	2201      	movs	r2, #1
 800d55c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d566:	2b00      	cmp	r3, #0
 800d568:	d00e      	beq.n	800d588 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d570:	685b      	ldr	r3, [r3, #4]
 800d572:	687a      	ldr	r2, [r7, #4]
 800d574:	6852      	ldr	r2, [r2, #4]
 800d576:	b2d2      	uxtb	r2, r2
 800d578:	4611      	mov	r1, r2
 800d57a:	6878      	ldr	r0, [r7, #4]
 800d57c:	4798      	blx	r3
 800d57e:	4603      	mov	r3, r0
 800d580:	2b00      	cmp	r3, #0
 800d582:	d001      	beq.n	800d588 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800d584:	2303      	movs	r3, #3
 800d586:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d588:	7bfb      	ldrb	r3, [r7, #15]
}
 800d58a:	4618      	mov	r0, r3
 800d58c:	3710      	adds	r7, #16
 800d58e:	46bd      	mov	sp, r7
 800d590:	bd80      	pop	{r7, pc}

0800d592 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d592:	b480      	push	{r7}
 800d594:	b083      	sub	sp, #12
 800d596:	af00      	add	r7, sp, #0
 800d598:	6078      	str	r0, [r7, #4]
 800d59a:	460b      	mov	r3, r1
 800d59c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d59e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d5a0:	4618      	mov	r0, r3
 800d5a2:	370c      	adds	r7, #12
 800d5a4:	46bd      	mov	sp, r7
 800d5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5aa:	4770      	bx	lr

0800d5ac <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d5ac:	b480      	push	{r7}
 800d5ae:	b083      	sub	sp, #12
 800d5b0:	af00      	add	r7, sp, #0
 800d5b2:	6078      	str	r0, [r7, #4]
 800d5b4:	460b      	mov	r3, r1
 800d5b6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d5b8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d5ba:	4618      	mov	r0, r3
 800d5bc:	370c      	adds	r7, #12
 800d5be:	46bd      	mov	sp, r7
 800d5c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c4:	4770      	bx	lr

0800d5c6 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800d5c6:	b580      	push	{r7, lr}
 800d5c8:	b086      	sub	sp, #24
 800d5ca:	af00      	add	r7, sp, #0
 800d5cc:	6078      	str	r0, [r7, #4]
 800d5ce:	460b      	mov	r3, r1
 800d5d0:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800d5da:	2300      	movs	r3, #0
 800d5dc:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	885b      	ldrh	r3, [r3, #2]
 800d5e2:	b29b      	uxth	r3, r3
 800d5e4:	68fa      	ldr	r2, [r7, #12]
 800d5e6:	7812      	ldrb	r2, [r2, #0]
 800d5e8:	4293      	cmp	r3, r2
 800d5ea:	d91f      	bls.n	800d62c <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800d5ec:	68fb      	ldr	r3, [r7, #12]
 800d5ee:	781b      	ldrb	r3, [r3, #0]
 800d5f0:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800d5f2:	e013      	b.n	800d61c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800d5f4:	f107 030a 	add.w	r3, r7, #10
 800d5f8:	4619      	mov	r1, r3
 800d5fa:	6978      	ldr	r0, [r7, #20]
 800d5fc:	f000 f81b 	bl	800d636 <USBD_GetNextDesc>
 800d600:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800d602:	697b      	ldr	r3, [r7, #20]
 800d604:	785b      	ldrb	r3, [r3, #1]
 800d606:	2b05      	cmp	r3, #5
 800d608:	d108      	bne.n	800d61c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800d60a:	697b      	ldr	r3, [r7, #20]
 800d60c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800d60e:	693b      	ldr	r3, [r7, #16]
 800d610:	789b      	ldrb	r3, [r3, #2]
 800d612:	78fa      	ldrb	r2, [r7, #3]
 800d614:	429a      	cmp	r2, r3
 800d616:	d008      	beq.n	800d62a <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800d618:	2300      	movs	r3, #0
 800d61a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800d61c:	68fb      	ldr	r3, [r7, #12]
 800d61e:	885b      	ldrh	r3, [r3, #2]
 800d620:	b29a      	uxth	r2, r3
 800d622:	897b      	ldrh	r3, [r7, #10]
 800d624:	429a      	cmp	r2, r3
 800d626:	d8e5      	bhi.n	800d5f4 <USBD_GetEpDesc+0x2e>
 800d628:	e000      	b.n	800d62c <USBD_GetEpDesc+0x66>
          break;
 800d62a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800d62c:	693b      	ldr	r3, [r7, #16]
}
 800d62e:	4618      	mov	r0, r3
 800d630:	3718      	adds	r7, #24
 800d632:	46bd      	mov	sp, r7
 800d634:	bd80      	pop	{r7, pc}

0800d636 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800d636:	b480      	push	{r7}
 800d638:	b085      	sub	sp, #20
 800d63a:	af00      	add	r7, sp, #0
 800d63c:	6078      	str	r0, [r7, #4]
 800d63e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800d644:	683b      	ldr	r3, [r7, #0]
 800d646:	881b      	ldrh	r3, [r3, #0]
 800d648:	68fa      	ldr	r2, [r7, #12]
 800d64a:	7812      	ldrb	r2, [r2, #0]
 800d64c:	4413      	add	r3, r2
 800d64e:	b29a      	uxth	r2, r3
 800d650:	683b      	ldr	r3, [r7, #0]
 800d652:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	781b      	ldrb	r3, [r3, #0]
 800d658:	461a      	mov	r2, r3
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	4413      	add	r3, r2
 800d65e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800d660:	68fb      	ldr	r3, [r7, #12]
}
 800d662:	4618      	mov	r0, r3
 800d664:	3714      	adds	r7, #20
 800d666:	46bd      	mov	sp, r7
 800d668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d66c:	4770      	bx	lr

0800d66e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d66e:	b480      	push	{r7}
 800d670:	b087      	sub	sp, #28
 800d672:	af00      	add	r7, sp, #0
 800d674:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d67a:	697b      	ldr	r3, [r7, #20]
 800d67c:	781b      	ldrb	r3, [r3, #0]
 800d67e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d680:	697b      	ldr	r3, [r7, #20]
 800d682:	3301      	adds	r3, #1
 800d684:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d686:	697b      	ldr	r3, [r7, #20]
 800d688:	781b      	ldrb	r3, [r3, #0]
 800d68a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d68c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800d690:	021b      	lsls	r3, r3, #8
 800d692:	b21a      	sxth	r2, r3
 800d694:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d698:	4313      	orrs	r3, r2
 800d69a:	b21b      	sxth	r3, r3
 800d69c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800d69e:	89fb      	ldrh	r3, [r7, #14]
}
 800d6a0:	4618      	mov	r0, r3
 800d6a2:	371c      	adds	r7, #28
 800d6a4:	46bd      	mov	sp, r7
 800d6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6aa:	4770      	bx	lr

0800d6ac <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d6ac:	b580      	push	{r7, lr}
 800d6ae:	b084      	sub	sp, #16
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	6078      	str	r0, [r7, #4]
 800d6b4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d6b6:	2300      	movs	r3, #0
 800d6b8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d6ba:	683b      	ldr	r3, [r7, #0]
 800d6bc:	781b      	ldrb	r3, [r3, #0]
 800d6be:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d6c2:	2b40      	cmp	r3, #64	@ 0x40
 800d6c4:	d005      	beq.n	800d6d2 <USBD_StdDevReq+0x26>
 800d6c6:	2b40      	cmp	r3, #64	@ 0x40
 800d6c8:	d857      	bhi.n	800d77a <USBD_StdDevReq+0xce>
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d00f      	beq.n	800d6ee <USBD_StdDevReq+0x42>
 800d6ce:	2b20      	cmp	r3, #32
 800d6d0:	d153      	bne.n	800d77a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	32ae      	adds	r2, #174	@ 0xae
 800d6dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d6e0:	689b      	ldr	r3, [r3, #8]
 800d6e2:	6839      	ldr	r1, [r7, #0]
 800d6e4:	6878      	ldr	r0, [r7, #4]
 800d6e6:	4798      	blx	r3
 800d6e8:	4603      	mov	r3, r0
 800d6ea:	73fb      	strb	r3, [r7, #15]
      break;
 800d6ec:	e04a      	b.n	800d784 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d6ee:	683b      	ldr	r3, [r7, #0]
 800d6f0:	785b      	ldrb	r3, [r3, #1]
 800d6f2:	2b09      	cmp	r3, #9
 800d6f4:	d83b      	bhi.n	800d76e <USBD_StdDevReq+0xc2>
 800d6f6:	a201      	add	r2, pc, #4	@ (adr r2, 800d6fc <USBD_StdDevReq+0x50>)
 800d6f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6fc:	0800d751 	.word	0x0800d751
 800d700:	0800d765 	.word	0x0800d765
 800d704:	0800d76f 	.word	0x0800d76f
 800d708:	0800d75b 	.word	0x0800d75b
 800d70c:	0800d76f 	.word	0x0800d76f
 800d710:	0800d72f 	.word	0x0800d72f
 800d714:	0800d725 	.word	0x0800d725
 800d718:	0800d76f 	.word	0x0800d76f
 800d71c:	0800d747 	.word	0x0800d747
 800d720:	0800d739 	.word	0x0800d739
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800d724:	6839      	ldr	r1, [r7, #0]
 800d726:	6878      	ldr	r0, [r7, #4]
 800d728:	f000 fa3c 	bl	800dba4 <USBD_GetDescriptor>
          break;
 800d72c:	e024      	b.n	800d778 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800d72e:	6839      	ldr	r1, [r7, #0]
 800d730:	6878      	ldr	r0, [r7, #4]
 800d732:	f000 fbcb 	bl	800decc <USBD_SetAddress>
          break;
 800d736:	e01f      	b.n	800d778 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800d738:	6839      	ldr	r1, [r7, #0]
 800d73a:	6878      	ldr	r0, [r7, #4]
 800d73c:	f000 fc0a 	bl	800df54 <USBD_SetConfig>
 800d740:	4603      	mov	r3, r0
 800d742:	73fb      	strb	r3, [r7, #15]
          break;
 800d744:	e018      	b.n	800d778 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800d746:	6839      	ldr	r1, [r7, #0]
 800d748:	6878      	ldr	r0, [r7, #4]
 800d74a:	f000 fcad 	bl	800e0a8 <USBD_GetConfig>
          break;
 800d74e:	e013      	b.n	800d778 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800d750:	6839      	ldr	r1, [r7, #0]
 800d752:	6878      	ldr	r0, [r7, #4]
 800d754:	f000 fcde 	bl	800e114 <USBD_GetStatus>
          break;
 800d758:	e00e      	b.n	800d778 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800d75a:	6839      	ldr	r1, [r7, #0]
 800d75c:	6878      	ldr	r0, [r7, #4]
 800d75e:	f000 fd0d 	bl	800e17c <USBD_SetFeature>
          break;
 800d762:	e009      	b.n	800d778 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800d764:	6839      	ldr	r1, [r7, #0]
 800d766:	6878      	ldr	r0, [r7, #4]
 800d768:	f000 fd31 	bl	800e1ce <USBD_ClrFeature>
          break;
 800d76c:	e004      	b.n	800d778 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800d76e:	6839      	ldr	r1, [r7, #0]
 800d770:	6878      	ldr	r0, [r7, #4]
 800d772:	f000 fd88 	bl	800e286 <USBD_CtlError>
          break;
 800d776:	bf00      	nop
      }
      break;
 800d778:	e004      	b.n	800d784 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800d77a:	6839      	ldr	r1, [r7, #0]
 800d77c:	6878      	ldr	r0, [r7, #4]
 800d77e:	f000 fd82 	bl	800e286 <USBD_CtlError>
      break;
 800d782:	bf00      	nop
  }

  return ret;
 800d784:	7bfb      	ldrb	r3, [r7, #15]
}
 800d786:	4618      	mov	r0, r3
 800d788:	3710      	adds	r7, #16
 800d78a:	46bd      	mov	sp, r7
 800d78c:	bd80      	pop	{r7, pc}
 800d78e:	bf00      	nop

0800d790 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d790:	b580      	push	{r7, lr}
 800d792:	b084      	sub	sp, #16
 800d794:	af00      	add	r7, sp, #0
 800d796:	6078      	str	r0, [r7, #4]
 800d798:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d79a:	2300      	movs	r3, #0
 800d79c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d79e:	683b      	ldr	r3, [r7, #0]
 800d7a0:	781b      	ldrb	r3, [r3, #0]
 800d7a2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d7a6:	2b40      	cmp	r3, #64	@ 0x40
 800d7a8:	d005      	beq.n	800d7b6 <USBD_StdItfReq+0x26>
 800d7aa:	2b40      	cmp	r3, #64	@ 0x40
 800d7ac:	d852      	bhi.n	800d854 <USBD_StdItfReq+0xc4>
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d001      	beq.n	800d7b6 <USBD_StdItfReq+0x26>
 800d7b2:	2b20      	cmp	r3, #32
 800d7b4:	d14e      	bne.n	800d854 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d7bc:	b2db      	uxtb	r3, r3
 800d7be:	3b01      	subs	r3, #1
 800d7c0:	2b02      	cmp	r3, #2
 800d7c2:	d840      	bhi.n	800d846 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d7c4:	683b      	ldr	r3, [r7, #0]
 800d7c6:	889b      	ldrh	r3, [r3, #4]
 800d7c8:	b2db      	uxtb	r3, r3
 800d7ca:	2b01      	cmp	r3, #1
 800d7cc:	d836      	bhi.n	800d83c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800d7ce:	683b      	ldr	r3, [r7, #0]
 800d7d0:	889b      	ldrh	r3, [r3, #4]
 800d7d2:	b2db      	uxtb	r3, r3
 800d7d4:	4619      	mov	r1, r3
 800d7d6:	6878      	ldr	r0, [r7, #4]
 800d7d8:	f7ff fedb 	bl	800d592 <USBD_CoreFindIF>
 800d7dc:	4603      	mov	r3, r0
 800d7de:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d7e0:	7bbb      	ldrb	r3, [r7, #14]
 800d7e2:	2bff      	cmp	r3, #255	@ 0xff
 800d7e4:	d01d      	beq.n	800d822 <USBD_StdItfReq+0x92>
 800d7e6:	7bbb      	ldrb	r3, [r7, #14]
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d11a      	bne.n	800d822 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800d7ec:	7bba      	ldrb	r2, [r7, #14]
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	32ae      	adds	r2, #174	@ 0xae
 800d7f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d7f6:	689b      	ldr	r3, [r3, #8]
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d00f      	beq.n	800d81c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800d7fc:	7bba      	ldrb	r2, [r7, #14]
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d804:	7bba      	ldrb	r2, [r7, #14]
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	32ae      	adds	r2, #174	@ 0xae
 800d80a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d80e:	689b      	ldr	r3, [r3, #8]
 800d810:	6839      	ldr	r1, [r7, #0]
 800d812:	6878      	ldr	r0, [r7, #4]
 800d814:	4798      	blx	r3
 800d816:	4603      	mov	r3, r0
 800d818:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800d81a:	e004      	b.n	800d826 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800d81c:	2303      	movs	r3, #3
 800d81e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800d820:	e001      	b.n	800d826 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800d822:	2303      	movs	r3, #3
 800d824:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800d826:	683b      	ldr	r3, [r7, #0]
 800d828:	88db      	ldrh	r3, [r3, #6]
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d110      	bne.n	800d850 <USBD_StdItfReq+0xc0>
 800d82e:	7bfb      	ldrb	r3, [r7, #15]
 800d830:	2b00      	cmp	r3, #0
 800d832:	d10d      	bne.n	800d850 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800d834:	6878      	ldr	r0, [r7, #4]
 800d836:	f000 fdfd 	bl	800e434 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800d83a:	e009      	b.n	800d850 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800d83c:	6839      	ldr	r1, [r7, #0]
 800d83e:	6878      	ldr	r0, [r7, #4]
 800d840:	f000 fd21 	bl	800e286 <USBD_CtlError>
          break;
 800d844:	e004      	b.n	800d850 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800d846:	6839      	ldr	r1, [r7, #0]
 800d848:	6878      	ldr	r0, [r7, #4]
 800d84a:	f000 fd1c 	bl	800e286 <USBD_CtlError>
          break;
 800d84e:	e000      	b.n	800d852 <USBD_StdItfReq+0xc2>
          break;
 800d850:	bf00      	nop
      }
      break;
 800d852:	e004      	b.n	800d85e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800d854:	6839      	ldr	r1, [r7, #0]
 800d856:	6878      	ldr	r0, [r7, #4]
 800d858:	f000 fd15 	bl	800e286 <USBD_CtlError>
      break;
 800d85c:	bf00      	nop
  }

  return ret;
 800d85e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d860:	4618      	mov	r0, r3
 800d862:	3710      	adds	r7, #16
 800d864:	46bd      	mov	sp, r7
 800d866:	bd80      	pop	{r7, pc}

0800d868 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d868:	b580      	push	{r7, lr}
 800d86a:	b084      	sub	sp, #16
 800d86c:	af00      	add	r7, sp, #0
 800d86e:	6078      	str	r0, [r7, #4]
 800d870:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800d872:	2300      	movs	r3, #0
 800d874:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800d876:	683b      	ldr	r3, [r7, #0]
 800d878:	889b      	ldrh	r3, [r3, #4]
 800d87a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d87c:	683b      	ldr	r3, [r7, #0]
 800d87e:	781b      	ldrb	r3, [r3, #0]
 800d880:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d884:	2b40      	cmp	r3, #64	@ 0x40
 800d886:	d007      	beq.n	800d898 <USBD_StdEPReq+0x30>
 800d888:	2b40      	cmp	r3, #64	@ 0x40
 800d88a:	f200 817f 	bhi.w	800db8c <USBD_StdEPReq+0x324>
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d02a      	beq.n	800d8e8 <USBD_StdEPReq+0x80>
 800d892:	2b20      	cmp	r3, #32
 800d894:	f040 817a 	bne.w	800db8c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800d898:	7bbb      	ldrb	r3, [r7, #14]
 800d89a:	4619      	mov	r1, r3
 800d89c:	6878      	ldr	r0, [r7, #4]
 800d89e:	f7ff fe85 	bl	800d5ac <USBD_CoreFindEP>
 800d8a2:	4603      	mov	r3, r0
 800d8a4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d8a6:	7b7b      	ldrb	r3, [r7, #13]
 800d8a8:	2bff      	cmp	r3, #255	@ 0xff
 800d8aa:	f000 8174 	beq.w	800db96 <USBD_StdEPReq+0x32e>
 800d8ae:	7b7b      	ldrb	r3, [r7, #13]
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	f040 8170 	bne.w	800db96 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800d8b6:	7b7a      	ldrb	r2, [r7, #13]
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800d8be:	7b7a      	ldrb	r2, [r7, #13]
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	32ae      	adds	r2, #174	@ 0xae
 800d8c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d8c8:	689b      	ldr	r3, [r3, #8]
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	f000 8163 	beq.w	800db96 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800d8d0:	7b7a      	ldrb	r2, [r7, #13]
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	32ae      	adds	r2, #174	@ 0xae
 800d8d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d8da:	689b      	ldr	r3, [r3, #8]
 800d8dc:	6839      	ldr	r1, [r7, #0]
 800d8de:	6878      	ldr	r0, [r7, #4]
 800d8e0:	4798      	blx	r3
 800d8e2:	4603      	mov	r3, r0
 800d8e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800d8e6:	e156      	b.n	800db96 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d8e8:	683b      	ldr	r3, [r7, #0]
 800d8ea:	785b      	ldrb	r3, [r3, #1]
 800d8ec:	2b03      	cmp	r3, #3
 800d8ee:	d008      	beq.n	800d902 <USBD_StdEPReq+0x9a>
 800d8f0:	2b03      	cmp	r3, #3
 800d8f2:	f300 8145 	bgt.w	800db80 <USBD_StdEPReq+0x318>
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	f000 809b 	beq.w	800da32 <USBD_StdEPReq+0x1ca>
 800d8fc:	2b01      	cmp	r3, #1
 800d8fe:	d03c      	beq.n	800d97a <USBD_StdEPReq+0x112>
 800d900:	e13e      	b.n	800db80 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d908:	b2db      	uxtb	r3, r3
 800d90a:	2b02      	cmp	r3, #2
 800d90c:	d002      	beq.n	800d914 <USBD_StdEPReq+0xac>
 800d90e:	2b03      	cmp	r3, #3
 800d910:	d016      	beq.n	800d940 <USBD_StdEPReq+0xd8>
 800d912:	e02c      	b.n	800d96e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d914:	7bbb      	ldrb	r3, [r7, #14]
 800d916:	2b00      	cmp	r3, #0
 800d918:	d00d      	beq.n	800d936 <USBD_StdEPReq+0xce>
 800d91a:	7bbb      	ldrb	r3, [r7, #14]
 800d91c:	2b80      	cmp	r3, #128	@ 0x80
 800d91e:	d00a      	beq.n	800d936 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d920:	7bbb      	ldrb	r3, [r7, #14]
 800d922:	4619      	mov	r1, r3
 800d924:	6878      	ldr	r0, [r7, #4]
 800d926:	f001 fa33 	bl	800ed90 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d92a:	2180      	movs	r1, #128	@ 0x80
 800d92c:	6878      	ldr	r0, [r7, #4]
 800d92e:	f001 fa2f 	bl	800ed90 <USBD_LL_StallEP>
 800d932:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d934:	e020      	b.n	800d978 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800d936:	6839      	ldr	r1, [r7, #0]
 800d938:	6878      	ldr	r0, [r7, #4]
 800d93a:	f000 fca4 	bl	800e286 <USBD_CtlError>
              break;
 800d93e:	e01b      	b.n	800d978 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d940:	683b      	ldr	r3, [r7, #0]
 800d942:	885b      	ldrh	r3, [r3, #2]
 800d944:	2b00      	cmp	r3, #0
 800d946:	d10e      	bne.n	800d966 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d948:	7bbb      	ldrb	r3, [r7, #14]
 800d94a:	2b00      	cmp	r3, #0
 800d94c:	d00b      	beq.n	800d966 <USBD_StdEPReq+0xfe>
 800d94e:	7bbb      	ldrb	r3, [r7, #14]
 800d950:	2b80      	cmp	r3, #128	@ 0x80
 800d952:	d008      	beq.n	800d966 <USBD_StdEPReq+0xfe>
 800d954:	683b      	ldr	r3, [r7, #0]
 800d956:	88db      	ldrh	r3, [r3, #6]
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d104      	bne.n	800d966 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800d95c:	7bbb      	ldrb	r3, [r7, #14]
 800d95e:	4619      	mov	r1, r3
 800d960:	6878      	ldr	r0, [r7, #4]
 800d962:	f001 fa15 	bl	800ed90 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800d966:	6878      	ldr	r0, [r7, #4]
 800d968:	f000 fd64 	bl	800e434 <USBD_CtlSendStatus>

              break;
 800d96c:	e004      	b.n	800d978 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800d96e:	6839      	ldr	r1, [r7, #0]
 800d970:	6878      	ldr	r0, [r7, #4]
 800d972:	f000 fc88 	bl	800e286 <USBD_CtlError>
              break;
 800d976:	bf00      	nop
          }
          break;
 800d978:	e107      	b.n	800db8a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d980:	b2db      	uxtb	r3, r3
 800d982:	2b02      	cmp	r3, #2
 800d984:	d002      	beq.n	800d98c <USBD_StdEPReq+0x124>
 800d986:	2b03      	cmp	r3, #3
 800d988:	d016      	beq.n	800d9b8 <USBD_StdEPReq+0x150>
 800d98a:	e04b      	b.n	800da24 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d98c:	7bbb      	ldrb	r3, [r7, #14]
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d00d      	beq.n	800d9ae <USBD_StdEPReq+0x146>
 800d992:	7bbb      	ldrb	r3, [r7, #14]
 800d994:	2b80      	cmp	r3, #128	@ 0x80
 800d996:	d00a      	beq.n	800d9ae <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d998:	7bbb      	ldrb	r3, [r7, #14]
 800d99a:	4619      	mov	r1, r3
 800d99c:	6878      	ldr	r0, [r7, #4]
 800d99e:	f001 f9f7 	bl	800ed90 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d9a2:	2180      	movs	r1, #128	@ 0x80
 800d9a4:	6878      	ldr	r0, [r7, #4]
 800d9a6:	f001 f9f3 	bl	800ed90 <USBD_LL_StallEP>
 800d9aa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d9ac:	e040      	b.n	800da30 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800d9ae:	6839      	ldr	r1, [r7, #0]
 800d9b0:	6878      	ldr	r0, [r7, #4]
 800d9b2:	f000 fc68 	bl	800e286 <USBD_CtlError>
              break;
 800d9b6:	e03b      	b.n	800da30 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d9b8:	683b      	ldr	r3, [r7, #0]
 800d9ba:	885b      	ldrh	r3, [r3, #2]
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d136      	bne.n	800da2e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800d9c0:	7bbb      	ldrb	r3, [r7, #14]
 800d9c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d004      	beq.n	800d9d4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800d9ca:	7bbb      	ldrb	r3, [r7, #14]
 800d9cc:	4619      	mov	r1, r3
 800d9ce:	6878      	ldr	r0, [r7, #4]
 800d9d0:	f001 f9fd 	bl	800edce <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800d9d4:	6878      	ldr	r0, [r7, #4]
 800d9d6:	f000 fd2d 	bl	800e434 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800d9da:	7bbb      	ldrb	r3, [r7, #14]
 800d9dc:	4619      	mov	r1, r3
 800d9de:	6878      	ldr	r0, [r7, #4]
 800d9e0:	f7ff fde4 	bl	800d5ac <USBD_CoreFindEP>
 800d9e4:	4603      	mov	r3, r0
 800d9e6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d9e8:	7b7b      	ldrb	r3, [r7, #13]
 800d9ea:	2bff      	cmp	r3, #255	@ 0xff
 800d9ec:	d01f      	beq.n	800da2e <USBD_StdEPReq+0x1c6>
 800d9ee:	7b7b      	ldrb	r3, [r7, #13]
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d11c      	bne.n	800da2e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800d9f4:	7b7a      	ldrb	r2, [r7, #13]
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800d9fc:	7b7a      	ldrb	r2, [r7, #13]
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	32ae      	adds	r2, #174	@ 0xae
 800da02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da06:	689b      	ldr	r3, [r3, #8]
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d010      	beq.n	800da2e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800da0c:	7b7a      	ldrb	r2, [r7, #13]
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	32ae      	adds	r2, #174	@ 0xae
 800da12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da16:	689b      	ldr	r3, [r3, #8]
 800da18:	6839      	ldr	r1, [r7, #0]
 800da1a:	6878      	ldr	r0, [r7, #4]
 800da1c:	4798      	blx	r3
 800da1e:	4603      	mov	r3, r0
 800da20:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800da22:	e004      	b.n	800da2e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800da24:	6839      	ldr	r1, [r7, #0]
 800da26:	6878      	ldr	r0, [r7, #4]
 800da28:	f000 fc2d 	bl	800e286 <USBD_CtlError>
              break;
 800da2c:	e000      	b.n	800da30 <USBD_StdEPReq+0x1c8>
              break;
 800da2e:	bf00      	nop
          }
          break;
 800da30:	e0ab      	b.n	800db8a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800da38:	b2db      	uxtb	r3, r3
 800da3a:	2b02      	cmp	r3, #2
 800da3c:	d002      	beq.n	800da44 <USBD_StdEPReq+0x1dc>
 800da3e:	2b03      	cmp	r3, #3
 800da40:	d032      	beq.n	800daa8 <USBD_StdEPReq+0x240>
 800da42:	e097      	b.n	800db74 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800da44:	7bbb      	ldrb	r3, [r7, #14]
 800da46:	2b00      	cmp	r3, #0
 800da48:	d007      	beq.n	800da5a <USBD_StdEPReq+0x1f2>
 800da4a:	7bbb      	ldrb	r3, [r7, #14]
 800da4c:	2b80      	cmp	r3, #128	@ 0x80
 800da4e:	d004      	beq.n	800da5a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800da50:	6839      	ldr	r1, [r7, #0]
 800da52:	6878      	ldr	r0, [r7, #4]
 800da54:	f000 fc17 	bl	800e286 <USBD_CtlError>
                break;
 800da58:	e091      	b.n	800db7e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800da5a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800da5e:	2b00      	cmp	r3, #0
 800da60:	da0b      	bge.n	800da7a <USBD_StdEPReq+0x212>
 800da62:	7bbb      	ldrb	r3, [r7, #14]
 800da64:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800da68:	4613      	mov	r3, r2
 800da6a:	009b      	lsls	r3, r3, #2
 800da6c:	4413      	add	r3, r2
 800da6e:	009b      	lsls	r3, r3, #2
 800da70:	3310      	adds	r3, #16
 800da72:	687a      	ldr	r2, [r7, #4]
 800da74:	4413      	add	r3, r2
 800da76:	3304      	adds	r3, #4
 800da78:	e00b      	b.n	800da92 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800da7a:	7bbb      	ldrb	r3, [r7, #14]
 800da7c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800da80:	4613      	mov	r3, r2
 800da82:	009b      	lsls	r3, r3, #2
 800da84:	4413      	add	r3, r2
 800da86:	009b      	lsls	r3, r3, #2
 800da88:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800da8c:	687a      	ldr	r2, [r7, #4]
 800da8e:	4413      	add	r3, r2
 800da90:	3304      	adds	r3, #4
 800da92:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800da94:	68bb      	ldr	r3, [r7, #8]
 800da96:	2200      	movs	r2, #0
 800da98:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800da9a:	68bb      	ldr	r3, [r7, #8]
 800da9c:	2202      	movs	r2, #2
 800da9e:	4619      	mov	r1, r3
 800daa0:	6878      	ldr	r0, [r7, #4]
 800daa2:	f000 fc6d 	bl	800e380 <USBD_CtlSendData>
              break;
 800daa6:	e06a      	b.n	800db7e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800daa8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800daac:	2b00      	cmp	r3, #0
 800daae:	da11      	bge.n	800dad4 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800dab0:	7bbb      	ldrb	r3, [r7, #14]
 800dab2:	f003 020f 	and.w	r2, r3, #15
 800dab6:	6879      	ldr	r1, [r7, #4]
 800dab8:	4613      	mov	r3, r2
 800daba:	009b      	lsls	r3, r3, #2
 800dabc:	4413      	add	r3, r2
 800dabe:	009b      	lsls	r3, r3, #2
 800dac0:	440b      	add	r3, r1
 800dac2:	3324      	adds	r3, #36	@ 0x24
 800dac4:	881b      	ldrh	r3, [r3, #0]
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d117      	bne.n	800dafa <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800daca:	6839      	ldr	r1, [r7, #0]
 800dacc:	6878      	ldr	r0, [r7, #4]
 800dace:	f000 fbda 	bl	800e286 <USBD_CtlError>
                  break;
 800dad2:	e054      	b.n	800db7e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800dad4:	7bbb      	ldrb	r3, [r7, #14]
 800dad6:	f003 020f 	and.w	r2, r3, #15
 800dada:	6879      	ldr	r1, [r7, #4]
 800dadc:	4613      	mov	r3, r2
 800dade:	009b      	lsls	r3, r3, #2
 800dae0:	4413      	add	r3, r2
 800dae2:	009b      	lsls	r3, r3, #2
 800dae4:	440b      	add	r3, r1
 800dae6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800daea:	881b      	ldrh	r3, [r3, #0]
 800daec:	2b00      	cmp	r3, #0
 800daee:	d104      	bne.n	800dafa <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800daf0:	6839      	ldr	r1, [r7, #0]
 800daf2:	6878      	ldr	r0, [r7, #4]
 800daf4:	f000 fbc7 	bl	800e286 <USBD_CtlError>
                  break;
 800daf8:	e041      	b.n	800db7e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dafa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dafe:	2b00      	cmp	r3, #0
 800db00:	da0b      	bge.n	800db1a <USBD_StdEPReq+0x2b2>
 800db02:	7bbb      	ldrb	r3, [r7, #14]
 800db04:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800db08:	4613      	mov	r3, r2
 800db0a:	009b      	lsls	r3, r3, #2
 800db0c:	4413      	add	r3, r2
 800db0e:	009b      	lsls	r3, r3, #2
 800db10:	3310      	adds	r3, #16
 800db12:	687a      	ldr	r2, [r7, #4]
 800db14:	4413      	add	r3, r2
 800db16:	3304      	adds	r3, #4
 800db18:	e00b      	b.n	800db32 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800db1a:	7bbb      	ldrb	r3, [r7, #14]
 800db1c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800db20:	4613      	mov	r3, r2
 800db22:	009b      	lsls	r3, r3, #2
 800db24:	4413      	add	r3, r2
 800db26:	009b      	lsls	r3, r3, #2
 800db28:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800db2c:	687a      	ldr	r2, [r7, #4]
 800db2e:	4413      	add	r3, r2
 800db30:	3304      	adds	r3, #4
 800db32:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800db34:	7bbb      	ldrb	r3, [r7, #14]
 800db36:	2b00      	cmp	r3, #0
 800db38:	d002      	beq.n	800db40 <USBD_StdEPReq+0x2d8>
 800db3a:	7bbb      	ldrb	r3, [r7, #14]
 800db3c:	2b80      	cmp	r3, #128	@ 0x80
 800db3e:	d103      	bne.n	800db48 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800db40:	68bb      	ldr	r3, [r7, #8]
 800db42:	2200      	movs	r2, #0
 800db44:	601a      	str	r2, [r3, #0]
 800db46:	e00e      	b.n	800db66 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800db48:	7bbb      	ldrb	r3, [r7, #14]
 800db4a:	4619      	mov	r1, r3
 800db4c:	6878      	ldr	r0, [r7, #4]
 800db4e:	f001 f95d 	bl	800ee0c <USBD_LL_IsStallEP>
 800db52:	4603      	mov	r3, r0
 800db54:	2b00      	cmp	r3, #0
 800db56:	d003      	beq.n	800db60 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800db58:	68bb      	ldr	r3, [r7, #8]
 800db5a:	2201      	movs	r2, #1
 800db5c:	601a      	str	r2, [r3, #0]
 800db5e:	e002      	b.n	800db66 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800db60:	68bb      	ldr	r3, [r7, #8]
 800db62:	2200      	movs	r2, #0
 800db64:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800db66:	68bb      	ldr	r3, [r7, #8]
 800db68:	2202      	movs	r2, #2
 800db6a:	4619      	mov	r1, r3
 800db6c:	6878      	ldr	r0, [r7, #4]
 800db6e:	f000 fc07 	bl	800e380 <USBD_CtlSendData>
              break;
 800db72:	e004      	b.n	800db7e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800db74:	6839      	ldr	r1, [r7, #0]
 800db76:	6878      	ldr	r0, [r7, #4]
 800db78:	f000 fb85 	bl	800e286 <USBD_CtlError>
              break;
 800db7c:	bf00      	nop
          }
          break;
 800db7e:	e004      	b.n	800db8a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800db80:	6839      	ldr	r1, [r7, #0]
 800db82:	6878      	ldr	r0, [r7, #4]
 800db84:	f000 fb7f 	bl	800e286 <USBD_CtlError>
          break;
 800db88:	bf00      	nop
      }
      break;
 800db8a:	e005      	b.n	800db98 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800db8c:	6839      	ldr	r1, [r7, #0]
 800db8e:	6878      	ldr	r0, [r7, #4]
 800db90:	f000 fb79 	bl	800e286 <USBD_CtlError>
      break;
 800db94:	e000      	b.n	800db98 <USBD_StdEPReq+0x330>
      break;
 800db96:	bf00      	nop
  }

  return ret;
 800db98:	7bfb      	ldrb	r3, [r7, #15]
}
 800db9a:	4618      	mov	r0, r3
 800db9c:	3710      	adds	r7, #16
 800db9e:	46bd      	mov	sp, r7
 800dba0:	bd80      	pop	{r7, pc}
	...

0800dba4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dba4:	b580      	push	{r7, lr}
 800dba6:	b084      	sub	sp, #16
 800dba8:	af00      	add	r7, sp, #0
 800dbaa:	6078      	str	r0, [r7, #4]
 800dbac:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800dbae:	2300      	movs	r3, #0
 800dbb0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800dbb2:	2300      	movs	r3, #0
 800dbb4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800dbb6:	2300      	movs	r3, #0
 800dbb8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800dbba:	683b      	ldr	r3, [r7, #0]
 800dbbc:	885b      	ldrh	r3, [r3, #2]
 800dbbe:	0a1b      	lsrs	r3, r3, #8
 800dbc0:	b29b      	uxth	r3, r3
 800dbc2:	3b01      	subs	r3, #1
 800dbc4:	2b0e      	cmp	r3, #14
 800dbc6:	f200 8152 	bhi.w	800de6e <USBD_GetDescriptor+0x2ca>
 800dbca:	a201      	add	r2, pc, #4	@ (adr r2, 800dbd0 <USBD_GetDescriptor+0x2c>)
 800dbcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dbd0:	0800dc41 	.word	0x0800dc41
 800dbd4:	0800dc59 	.word	0x0800dc59
 800dbd8:	0800dc99 	.word	0x0800dc99
 800dbdc:	0800de6f 	.word	0x0800de6f
 800dbe0:	0800de6f 	.word	0x0800de6f
 800dbe4:	0800de0f 	.word	0x0800de0f
 800dbe8:	0800de3b 	.word	0x0800de3b
 800dbec:	0800de6f 	.word	0x0800de6f
 800dbf0:	0800de6f 	.word	0x0800de6f
 800dbf4:	0800de6f 	.word	0x0800de6f
 800dbf8:	0800de6f 	.word	0x0800de6f
 800dbfc:	0800de6f 	.word	0x0800de6f
 800dc00:	0800de6f 	.word	0x0800de6f
 800dc04:	0800de6f 	.word	0x0800de6f
 800dc08:	0800dc0d 	.word	0x0800dc0d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dc12:	69db      	ldr	r3, [r3, #28]
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d00b      	beq.n	800dc30 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dc1e:	69db      	ldr	r3, [r3, #28]
 800dc20:	687a      	ldr	r2, [r7, #4]
 800dc22:	7c12      	ldrb	r2, [r2, #16]
 800dc24:	f107 0108 	add.w	r1, r7, #8
 800dc28:	4610      	mov	r0, r2
 800dc2a:	4798      	blx	r3
 800dc2c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800dc2e:	e126      	b.n	800de7e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800dc30:	6839      	ldr	r1, [r7, #0]
 800dc32:	6878      	ldr	r0, [r7, #4]
 800dc34:	f000 fb27 	bl	800e286 <USBD_CtlError>
        err++;
 800dc38:	7afb      	ldrb	r3, [r7, #11]
 800dc3a:	3301      	adds	r3, #1
 800dc3c:	72fb      	strb	r3, [r7, #11]
      break;
 800dc3e:	e11e      	b.n	800de7e <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	687a      	ldr	r2, [r7, #4]
 800dc4a:	7c12      	ldrb	r2, [r2, #16]
 800dc4c:	f107 0108 	add.w	r1, r7, #8
 800dc50:	4610      	mov	r0, r2
 800dc52:	4798      	blx	r3
 800dc54:	60f8      	str	r0, [r7, #12]
      break;
 800dc56:	e112      	b.n	800de7e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	7c1b      	ldrb	r3, [r3, #16]
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d10d      	bne.n	800dc7c <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dc66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc68:	f107 0208 	add.w	r2, r7, #8
 800dc6c:	4610      	mov	r0, r2
 800dc6e:	4798      	blx	r3
 800dc70:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800dc72:	68fb      	ldr	r3, [r7, #12]
 800dc74:	3301      	adds	r3, #1
 800dc76:	2202      	movs	r2, #2
 800dc78:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800dc7a:	e100      	b.n	800de7e <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dc82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc84:	f107 0208 	add.w	r2, r7, #8
 800dc88:	4610      	mov	r0, r2
 800dc8a:	4798      	blx	r3
 800dc8c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	3301      	adds	r3, #1
 800dc92:	2202      	movs	r2, #2
 800dc94:	701a      	strb	r2, [r3, #0]
      break;
 800dc96:	e0f2      	b.n	800de7e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800dc98:	683b      	ldr	r3, [r7, #0]
 800dc9a:	885b      	ldrh	r3, [r3, #2]
 800dc9c:	b2db      	uxtb	r3, r3
 800dc9e:	2b05      	cmp	r3, #5
 800dca0:	f200 80ac 	bhi.w	800ddfc <USBD_GetDescriptor+0x258>
 800dca4:	a201      	add	r2, pc, #4	@ (adr r2, 800dcac <USBD_GetDescriptor+0x108>)
 800dca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dcaa:	bf00      	nop
 800dcac:	0800dcc5 	.word	0x0800dcc5
 800dcb0:	0800dcf9 	.word	0x0800dcf9
 800dcb4:	0800dd2d 	.word	0x0800dd2d
 800dcb8:	0800dd61 	.word	0x0800dd61
 800dcbc:	0800dd95 	.word	0x0800dd95
 800dcc0:	0800ddc9 	.word	0x0800ddc9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dcca:	685b      	ldr	r3, [r3, #4]
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d00b      	beq.n	800dce8 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dcd6:	685b      	ldr	r3, [r3, #4]
 800dcd8:	687a      	ldr	r2, [r7, #4]
 800dcda:	7c12      	ldrb	r2, [r2, #16]
 800dcdc:	f107 0108 	add.w	r1, r7, #8
 800dce0:	4610      	mov	r0, r2
 800dce2:	4798      	blx	r3
 800dce4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800dce6:	e091      	b.n	800de0c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800dce8:	6839      	ldr	r1, [r7, #0]
 800dcea:	6878      	ldr	r0, [r7, #4]
 800dcec:	f000 facb 	bl	800e286 <USBD_CtlError>
            err++;
 800dcf0:	7afb      	ldrb	r3, [r7, #11]
 800dcf2:	3301      	adds	r3, #1
 800dcf4:	72fb      	strb	r3, [r7, #11]
          break;
 800dcf6:	e089      	b.n	800de0c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dcfe:	689b      	ldr	r3, [r3, #8]
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d00b      	beq.n	800dd1c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dd0a:	689b      	ldr	r3, [r3, #8]
 800dd0c:	687a      	ldr	r2, [r7, #4]
 800dd0e:	7c12      	ldrb	r2, [r2, #16]
 800dd10:	f107 0108 	add.w	r1, r7, #8
 800dd14:	4610      	mov	r0, r2
 800dd16:	4798      	blx	r3
 800dd18:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800dd1a:	e077      	b.n	800de0c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800dd1c:	6839      	ldr	r1, [r7, #0]
 800dd1e:	6878      	ldr	r0, [r7, #4]
 800dd20:	f000 fab1 	bl	800e286 <USBD_CtlError>
            err++;
 800dd24:	7afb      	ldrb	r3, [r7, #11]
 800dd26:	3301      	adds	r3, #1
 800dd28:	72fb      	strb	r3, [r7, #11]
          break;
 800dd2a:	e06f      	b.n	800de0c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dd32:	68db      	ldr	r3, [r3, #12]
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d00b      	beq.n	800dd50 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dd3e:	68db      	ldr	r3, [r3, #12]
 800dd40:	687a      	ldr	r2, [r7, #4]
 800dd42:	7c12      	ldrb	r2, [r2, #16]
 800dd44:	f107 0108 	add.w	r1, r7, #8
 800dd48:	4610      	mov	r0, r2
 800dd4a:	4798      	blx	r3
 800dd4c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800dd4e:	e05d      	b.n	800de0c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800dd50:	6839      	ldr	r1, [r7, #0]
 800dd52:	6878      	ldr	r0, [r7, #4]
 800dd54:	f000 fa97 	bl	800e286 <USBD_CtlError>
            err++;
 800dd58:	7afb      	ldrb	r3, [r7, #11]
 800dd5a:	3301      	adds	r3, #1
 800dd5c:	72fb      	strb	r3, [r7, #11]
          break;
 800dd5e:	e055      	b.n	800de0c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dd66:	691b      	ldr	r3, [r3, #16]
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d00b      	beq.n	800dd84 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dd72:	691b      	ldr	r3, [r3, #16]
 800dd74:	687a      	ldr	r2, [r7, #4]
 800dd76:	7c12      	ldrb	r2, [r2, #16]
 800dd78:	f107 0108 	add.w	r1, r7, #8
 800dd7c:	4610      	mov	r0, r2
 800dd7e:	4798      	blx	r3
 800dd80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800dd82:	e043      	b.n	800de0c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800dd84:	6839      	ldr	r1, [r7, #0]
 800dd86:	6878      	ldr	r0, [r7, #4]
 800dd88:	f000 fa7d 	bl	800e286 <USBD_CtlError>
            err++;
 800dd8c:	7afb      	ldrb	r3, [r7, #11]
 800dd8e:	3301      	adds	r3, #1
 800dd90:	72fb      	strb	r3, [r7, #11]
          break;
 800dd92:	e03b      	b.n	800de0c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dd9a:	695b      	ldr	r3, [r3, #20]
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d00b      	beq.n	800ddb8 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dda6:	695b      	ldr	r3, [r3, #20]
 800dda8:	687a      	ldr	r2, [r7, #4]
 800ddaa:	7c12      	ldrb	r2, [r2, #16]
 800ddac:	f107 0108 	add.w	r1, r7, #8
 800ddb0:	4610      	mov	r0, r2
 800ddb2:	4798      	blx	r3
 800ddb4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ddb6:	e029      	b.n	800de0c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ddb8:	6839      	ldr	r1, [r7, #0]
 800ddba:	6878      	ldr	r0, [r7, #4]
 800ddbc:	f000 fa63 	bl	800e286 <USBD_CtlError>
            err++;
 800ddc0:	7afb      	ldrb	r3, [r7, #11]
 800ddc2:	3301      	adds	r3, #1
 800ddc4:	72fb      	strb	r3, [r7, #11]
          break;
 800ddc6:	e021      	b.n	800de0c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ddce:	699b      	ldr	r3, [r3, #24]
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d00b      	beq.n	800ddec <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ddda:	699b      	ldr	r3, [r3, #24]
 800dddc:	687a      	ldr	r2, [r7, #4]
 800ddde:	7c12      	ldrb	r2, [r2, #16]
 800dde0:	f107 0108 	add.w	r1, r7, #8
 800dde4:	4610      	mov	r0, r2
 800dde6:	4798      	blx	r3
 800dde8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ddea:	e00f      	b.n	800de0c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ddec:	6839      	ldr	r1, [r7, #0]
 800ddee:	6878      	ldr	r0, [r7, #4]
 800ddf0:	f000 fa49 	bl	800e286 <USBD_CtlError>
            err++;
 800ddf4:	7afb      	ldrb	r3, [r7, #11]
 800ddf6:	3301      	adds	r3, #1
 800ddf8:	72fb      	strb	r3, [r7, #11]
          break;
 800ddfa:	e007      	b.n	800de0c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800ddfc:	6839      	ldr	r1, [r7, #0]
 800ddfe:	6878      	ldr	r0, [r7, #4]
 800de00:	f000 fa41 	bl	800e286 <USBD_CtlError>
          err++;
 800de04:	7afb      	ldrb	r3, [r7, #11]
 800de06:	3301      	adds	r3, #1
 800de08:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800de0a:	bf00      	nop
      }
      break;
 800de0c:	e037      	b.n	800de7e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	7c1b      	ldrb	r3, [r3, #16]
 800de12:	2b00      	cmp	r3, #0
 800de14:	d109      	bne.n	800de2a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800de1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800de1e:	f107 0208 	add.w	r2, r7, #8
 800de22:	4610      	mov	r0, r2
 800de24:	4798      	blx	r3
 800de26:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800de28:	e029      	b.n	800de7e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800de2a:	6839      	ldr	r1, [r7, #0]
 800de2c:	6878      	ldr	r0, [r7, #4]
 800de2e:	f000 fa2a 	bl	800e286 <USBD_CtlError>
        err++;
 800de32:	7afb      	ldrb	r3, [r7, #11]
 800de34:	3301      	adds	r3, #1
 800de36:	72fb      	strb	r3, [r7, #11]
      break;
 800de38:	e021      	b.n	800de7e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	7c1b      	ldrb	r3, [r3, #16]
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d10d      	bne.n	800de5e <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800de48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de4a:	f107 0208 	add.w	r2, r7, #8
 800de4e:	4610      	mov	r0, r2
 800de50:	4798      	blx	r3
 800de52:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800de54:	68fb      	ldr	r3, [r7, #12]
 800de56:	3301      	adds	r3, #1
 800de58:	2207      	movs	r2, #7
 800de5a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800de5c:	e00f      	b.n	800de7e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800de5e:	6839      	ldr	r1, [r7, #0]
 800de60:	6878      	ldr	r0, [r7, #4]
 800de62:	f000 fa10 	bl	800e286 <USBD_CtlError>
        err++;
 800de66:	7afb      	ldrb	r3, [r7, #11]
 800de68:	3301      	adds	r3, #1
 800de6a:	72fb      	strb	r3, [r7, #11]
      break;
 800de6c:	e007      	b.n	800de7e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800de6e:	6839      	ldr	r1, [r7, #0]
 800de70:	6878      	ldr	r0, [r7, #4]
 800de72:	f000 fa08 	bl	800e286 <USBD_CtlError>
      err++;
 800de76:	7afb      	ldrb	r3, [r7, #11]
 800de78:	3301      	adds	r3, #1
 800de7a:	72fb      	strb	r3, [r7, #11]
      break;
 800de7c:	bf00      	nop
  }

  if (err != 0U)
 800de7e:	7afb      	ldrb	r3, [r7, #11]
 800de80:	2b00      	cmp	r3, #0
 800de82:	d11e      	bne.n	800dec2 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800de84:	683b      	ldr	r3, [r7, #0]
 800de86:	88db      	ldrh	r3, [r3, #6]
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d016      	beq.n	800deba <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800de8c:	893b      	ldrh	r3, [r7, #8]
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d00e      	beq.n	800deb0 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800de92:	683b      	ldr	r3, [r7, #0]
 800de94:	88da      	ldrh	r2, [r3, #6]
 800de96:	893b      	ldrh	r3, [r7, #8]
 800de98:	4293      	cmp	r3, r2
 800de9a:	bf28      	it	cs
 800de9c:	4613      	movcs	r3, r2
 800de9e:	b29b      	uxth	r3, r3
 800dea0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800dea2:	893b      	ldrh	r3, [r7, #8]
 800dea4:	461a      	mov	r2, r3
 800dea6:	68f9      	ldr	r1, [r7, #12]
 800dea8:	6878      	ldr	r0, [r7, #4]
 800deaa:	f000 fa69 	bl	800e380 <USBD_CtlSendData>
 800deae:	e009      	b.n	800dec4 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800deb0:	6839      	ldr	r1, [r7, #0]
 800deb2:	6878      	ldr	r0, [r7, #4]
 800deb4:	f000 f9e7 	bl	800e286 <USBD_CtlError>
 800deb8:	e004      	b.n	800dec4 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800deba:	6878      	ldr	r0, [r7, #4]
 800debc:	f000 faba 	bl	800e434 <USBD_CtlSendStatus>
 800dec0:	e000      	b.n	800dec4 <USBD_GetDescriptor+0x320>
    return;
 800dec2:	bf00      	nop
  }
}
 800dec4:	3710      	adds	r7, #16
 800dec6:	46bd      	mov	sp, r7
 800dec8:	bd80      	pop	{r7, pc}
 800deca:	bf00      	nop

0800decc <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800decc:	b580      	push	{r7, lr}
 800dece:	b084      	sub	sp, #16
 800ded0:	af00      	add	r7, sp, #0
 800ded2:	6078      	str	r0, [r7, #4]
 800ded4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ded6:	683b      	ldr	r3, [r7, #0]
 800ded8:	889b      	ldrh	r3, [r3, #4]
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d131      	bne.n	800df42 <USBD_SetAddress+0x76>
 800dede:	683b      	ldr	r3, [r7, #0]
 800dee0:	88db      	ldrh	r3, [r3, #6]
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d12d      	bne.n	800df42 <USBD_SetAddress+0x76>
 800dee6:	683b      	ldr	r3, [r7, #0]
 800dee8:	885b      	ldrh	r3, [r3, #2]
 800deea:	2b7f      	cmp	r3, #127	@ 0x7f
 800deec:	d829      	bhi.n	800df42 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800deee:	683b      	ldr	r3, [r7, #0]
 800def0:	885b      	ldrh	r3, [r3, #2]
 800def2:	b2db      	uxtb	r3, r3
 800def4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800def8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800df00:	b2db      	uxtb	r3, r3
 800df02:	2b03      	cmp	r3, #3
 800df04:	d104      	bne.n	800df10 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800df06:	6839      	ldr	r1, [r7, #0]
 800df08:	6878      	ldr	r0, [r7, #4]
 800df0a:	f000 f9bc 	bl	800e286 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800df0e:	e01d      	b.n	800df4c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	7bfa      	ldrb	r2, [r7, #15]
 800df14:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800df18:	7bfb      	ldrb	r3, [r7, #15]
 800df1a:	4619      	mov	r1, r3
 800df1c:	6878      	ldr	r0, [r7, #4]
 800df1e:	f000 ffa1 	bl	800ee64 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800df22:	6878      	ldr	r0, [r7, #4]
 800df24:	f000 fa86 	bl	800e434 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800df28:	7bfb      	ldrb	r3, [r7, #15]
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d004      	beq.n	800df38 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	2202      	movs	r2, #2
 800df32:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800df36:	e009      	b.n	800df4c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	2201      	movs	r2, #1
 800df3c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800df40:	e004      	b.n	800df4c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800df42:	6839      	ldr	r1, [r7, #0]
 800df44:	6878      	ldr	r0, [r7, #4]
 800df46:	f000 f99e 	bl	800e286 <USBD_CtlError>
  }
}
 800df4a:	bf00      	nop
 800df4c:	bf00      	nop
 800df4e:	3710      	adds	r7, #16
 800df50:	46bd      	mov	sp, r7
 800df52:	bd80      	pop	{r7, pc}

0800df54 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800df54:	b580      	push	{r7, lr}
 800df56:	b084      	sub	sp, #16
 800df58:	af00      	add	r7, sp, #0
 800df5a:	6078      	str	r0, [r7, #4]
 800df5c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800df5e:	2300      	movs	r3, #0
 800df60:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800df62:	683b      	ldr	r3, [r7, #0]
 800df64:	885b      	ldrh	r3, [r3, #2]
 800df66:	b2da      	uxtb	r2, r3
 800df68:	4b4e      	ldr	r3, [pc, #312]	@ (800e0a4 <USBD_SetConfig+0x150>)
 800df6a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800df6c:	4b4d      	ldr	r3, [pc, #308]	@ (800e0a4 <USBD_SetConfig+0x150>)
 800df6e:	781b      	ldrb	r3, [r3, #0]
 800df70:	2b01      	cmp	r3, #1
 800df72:	d905      	bls.n	800df80 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800df74:	6839      	ldr	r1, [r7, #0]
 800df76:	6878      	ldr	r0, [r7, #4]
 800df78:	f000 f985 	bl	800e286 <USBD_CtlError>
    return USBD_FAIL;
 800df7c:	2303      	movs	r3, #3
 800df7e:	e08c      	b.n	800e09a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800df86:	b2db      	uxtb	r3, r3
 800df88:	2b02      	cmp	r3, #2
 800df8a:	d002      	beq.n	800df92 <USBD_SetConfig+0x3e>
 800df8c:	2b03      	cmp	r3, #3
 800df8e:	d029      	beq.n	800dfe4 <USBD_SetConfig+0x90>
 800df90:	e075      	b.n	800e07e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800df92:	4b44      	ldr	r3, [pc, #272]	@ (800e0a4 <USBD_SetConfig+0x150>)
 800df94:	781b      	ldrb	r3, [r3, #0]
 800df96:	2b00      	cmp	r3, #0
 800df98:	d020      	beq.n	800dfdc <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800df9a:	4b42      	ldr	r3, [pc, #264]	@ (800e0a4 <USBD_SetConfig+0x150>)
 800df9c:	781b      	ldrb	r3, [r3, #0]
 800df9e:	461a      	mov	r2, r3
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800dfa4:	4b3f      	ldr	r3, [pc, #252]	@ (800e0a4 <USBD_SetConfig+0x150>)
 800dfa6:	781b      	ldrb	r3, [r3, #0]
 800dfa8:	4619      	mov	r1, r3
 800dfaa:	6878      	ldr	r0, [r7, #4]
 800dfac:	f7fe ffb9 	bl	800cf22 <USBD_SetClassConfig>
 800dfb0:	4603      	mov	r3, r0
 800dfb2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800dfb4:	7bfb      	ldrb	r3, [r7, #15]
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d008      	beq.n	800dfcc <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800dfba:	6839      	ldr	r1, [r7, #0]
 800dfbc:	6878      	ldr	r0, [r7, #4]
 800dfbe:	f000 f962 	bl	800e286 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	2202      	movs	r2, #2
 800dfc6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800dfca:	e065      	b.n	800e098 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800dfcc:	6878      	ldr	r0, [r7, #4]
 800dfce:	f000 fa31 	bl	800e434 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	2203      	movs	r2, #3
 800dfd6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800dfda:	e05d      	b.n	800e098 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800dfdc:	6878      	ldr	r0, [r7, #4]
 800dfde:	f000 fa29 	bl	800e434 <USBD_CtlSendStatus>
      break;
 800dfe2:	e059      	b.n	800e098 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800dfe4:	4b2f      	ldr	r3, [pc, #188]	@ (800e0a4 <USBD_SetConfig+0x150>)
 800dfe6:	781b      	ldrb	r3, [r3, #0]
 800dfe8:	2b00      	cmp	r3, #0
 800dfea:	d112      	bne.n	800e012 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	2202      	movs	r2, #2
 800dff0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800dff4:	4b2b      	ldr	r3, [pc, #172]	@ (800e0a4 <USBD_SetConfig+0x150>)
 800dff6:	781b      	ldrb	r3, [r3, #0]
 800dff8:	461a      	mov	r2, r3
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800dffe:	4b29      	ldr	r3, [pc, #164]	@ (800e0a4 <USBD_SetConfig+0x150>)
 800e000:	781b      	ldrb	r3, [r3, #0]
 800e002:	4619      	mov	r1, r3
 800e004:	6878      	ldr	r0, [r7, #4]
 800e006:	f7fe ffa8 	bl	800cf5a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800e00a:	6878      	ldr	r0, [r7, #4]
 800e00c:	f000 fa12 	bl	800e434 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e010:	e042      	b.n	800e098 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800e012:	4b24      	ldr	r3, [pc, #144]	@ (800e0a4 <USBD_SetConfig+0x150>)
 800e014:	781b      	ldrb	r3, [r3, #0]
 800e016:	461a      	mov	r2, r3
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	685b      	ldr	r3, [r3, #4]
 800e01c:	429a      	cmp	r2, r3
 800e01e:	d02a      	beq.n	800e076 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	685b      	ldr	r3, [r3, #4]
 800e024:	b2db      	uxtb	r3, r3
 800e026:	4619      	mov	r1, r3
 800e028:	6878      	ldr	r0, [r7, #4]
 800e02a:	f7fe ff96 	bl	800cf5a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e02e:	4b1d      	ldr	r3, [pc, #116]	@ (800e0a4 <USBD_SetConfig+0x150>)
 800e030:	781b      	ldrb	r3, [r3, #0]
 800e032:	461a      	mov	r2, r3
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e038:	4b1a      	ldr	r3, [pc, #104]	@ (800e0a4 <USBD_SetConfig+0x150>)
 800e03a:	781b      	ldrb	r3, [r3, #0]
 800e03c:	4619      	mov	r1, r3
 800e03e:	6878      	ldr	r0, [r7, #4]
 800e040:	f7fe ff6f 	bl	800cf22 <USBD_SetClassConfig>
 800e044:	4603      	mov	r3, r0
 800e046:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800e048:	7bfb      	ldrb	r3, [r7, #15]
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	d00f      	beq.n	800e06e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800e04e:	6839      	ldr	r1, [r7, #0]
 800e050:	6878      	ldr	r0, [r7, #4]
 800e052:	f000 f918 	bl	800e286 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	685b      	ldr	r3, [r3, #4]
 800e05a:	b2db      	uxtb	r3, r3
 800e05c:	4619      	mov	r1, r3
 800e05e:	6878      	ldr	r0, [r7, #4]
 800e060:	f7fe ff7b 	bl	800cf5a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	2202      	movs	r2, #2
 800e068:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800e06c:	e014      	b.n	800e098 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800e06e:	6878      	ldr	r0, [r7, #4]
 800e070:	f000 f9e0 	bl	800e434 <USBD_CtlSendStatus>
      break;
 800e074:	e010      	b.n	800e098 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800e076:	6878      	ldr	r0, [r7, #4]
 800e078:	f000 f9dc 	bl	800e434 <USBD_CtlSendStatus>
      break;
 800e07c:	e00c      	b.n	800e098 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800e07e:	6839      	ldr	r1, [r7, #0]
 800e080:	6878      	ldr	r0, [r7, #4]
 800e082:	f000 f900 	bl	800e286 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e086:	4b07      	ldr	r3, [pc, #28]	@ (800e0a4 <USBD_SetConfig+0x150>)
 800e088:	781b      	ldrb	r3, [r3, #0]
 800e08a:	4619      	mov	r1, r3
 800e08c:	6878      	ldr	r0, [r7, #4]
 800e08e:	f7fe ff64 	bl	800cf5a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800e092:	2303      	movs	r3, #3
 800e094:	73fb      	strb	r3, [r7, #15]
      break;
 800e096:	bf00      	nop
  }

  return ret;
 800e098:	7bfb      	ldrb	r3, [r7, #15]
}
 800e09a:	4618      	mov	r0, r3
 800e09c:	3710      	adds	r7, #16
 800e09e:	46bd      	mov	sp, r7
 800e0a0:	bd80      	pop	{r7, pc}
 800e0a2:	bf00      	nop
 800e0a4:	20000b8c 	.word	0x20000b8c

0800e0a8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e0a8:	b580      	push	{r7, lr}
 800e0aa:	b082      	sub	sp, #8
 800e0ac:	af00      	add	r7, sp, #0
 800e0ae:	6078      	str	r0, [r7, #4]
 800e0b0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e0b2:	683b      	ldr	r3, [r7, #0]
 800e0b4:	88db      	ldrh	r3, [r3, #6]
 800e0b6:	2b01      	cmp	r3, #1
 800e0b8:	d004      	beq.n	800e0c4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800e0ba:	6839      	ldr	r1, [r7, #0]
 800e0bc:	6878      	ldr	r0, [r7, #4]
 800e0be:	f000 f8e2 	bl	800e286 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e0c2:	e023      	b.n	800e10c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e0ca:	b2db      	uxtb	r3, r3
 800e0cc:	2b02      	cmp	r3, #2
 800e0ce:	dc02      	bgt.n	800e0d6 <USBD_GetConfig+0x2e>
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	dc03      	bgt.n	800e0dc <USBD_GetConfig+0x34>
 800e0d4:	e015      	b.n	800e102 <USBD_GetConfig+0x5a>
 800e0d6:	2b03      	cmp	r3, #3
 800e0d8:	d00b      	beq.n	800e0f2 <USBD_GetConfig+0x4a>
 800e0da:	e012      	b.n	800e102 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	2200      	movs	r2, #0
 800e0e0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	3308      	adds	r3, #8
 800e0e6:	2201      	movs	r2, #1
 800e0e8:	4619      	mov	r1, r3
 800e0ea:	6878      	ldr	r0, [r7, #4]
 800e0ec:	f000 f948 	bl	800e380 <USBD_CtlSendData>
        break;
 800e0f0:	e00c      	b.n	800e10c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	3304      	adds	r3, #4
 800e0f6:	2201      	movs	r2, #1
 800e0f8:	4619      	mov	r1, r3
 800e0fa:	6878      	ldr	r0, [r7, #4]
 800e0fc:	f000 f940 	bl	800e380 <USBD_CtlSendData>
        break;
 800e100:	e004      	b.n	800e10c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800e102:	6839      	ldr	r1, [r7, #0]
 800e104:	6878      	ldr	r0, [r7, #4]
 800e106:	f000 f8be 	bl	800e286 <USBD_CtlError>
        break;
 800e10a:	bf00      	nop
}
 800e10c:	bf00      	nop
 800e10e:	3708      	adds	r7, #8
 800e110:	46bd      	mov	sp, r7
 800e112:	bd80      	pop	{r7, pc}

0800e114 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e114:	b580      	push	{r7, lr}
 800e116:	b082      	sub	sp, #8
 800e118:	af00      	add	r7, sp, #0
 800e11a:	6078      	str	r0, [r7, #4]
 800e11c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e124:	b2db      	uxtb	r3, r3
 800e126:	3b01      	subs	r3, #1
 800e128:	2b02      	cmp	r3, #2
 800e12a:	d81e      	bhi.n	800e16a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800e12c:	683b      	ldr	r3, [r7, #0]
 800e12e:	88db      	ldrh	r3, [r3, #6]
 800e130:	2b02      	cmp	r3, #2
 800e132:	d004      	beq.n	800e13e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800e134:	6839      	ldr	r1, [r7, #0]
 800e136:	6878      	ldr	r0, [r7, #4]
 800e138:	f000 f8a5 	bl	800e286 <USBD_CtlError>
        break;
 800e13c:	e01a      	b.n	800e174 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	2201      	movs	r2, #1
 800e142:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800e14a:	2b00      	cmp	r3, #0
 800e14c:	d005      	beq.n	800e15a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	68db      	ldr	r3, [r3, #12]
 800e152:	f043 0202 	orr.w	r2, r3, #2
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	330c      	adds	r3, #12
 800e15e:	2202      	movs	r2, #2
 800e160:	4619      	mov	r1, r3
 800e162:	6878      	ldr	r0, [r7, #4]
 800e164:	f000 f90c 	bl	800e380 <USBD_CtlSendData>
      break;
 800e168:	e004      	b.n	800e174 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800e16a:	6839      	ldr	r1, [r7, #0]
 800e16c:	6878      	ldr	r0, [r7, #4]
 800e16e:	f000 f88a 	bl	800e286 <USBD_CtlError>
      break;
 800e172:	bf00      	nop
  }
}
 800e174:	bf00      	nop
 800e176:	3708      	adds	r7, #8
 800e178:	46bd      	mov	sp, r7
 800e17a:	bd80      	pop	{r7, pc}

0800e17c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e17c:	b580      	push	{r7, lr}
 800e17e:	b082      	sub	sp, #8
 800e180:	af00      	add	r7, sp, #0
 800e182:	6078      	str	r0, [r7, #4]
 800e184:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e186:	683b      	ldr	r3, [r7, #0]
 800e188:	885b      	ldrh	r3, [r3, #2]
 800e18a:	2b01      	cmp	r3, #1
 800e18c:	d107      	bne.n	800e19e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	2201      	movs	r2, #1
 800e192:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800e196:	6878      	ldr	r0, [r7, #4]
 800e198:	f000 f94c 	bl	800e434 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800e19c:	e013      	b.n	800e1c6 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800e19e:	683b      	ldr	r3, [r7, #0]
 800e1a0:	885b      	ldrh	r3, [r3, #2]
 800e1a2:	2b02      	cmp	r3, #2
 800e1a4:	d10b      	bne.n	800e1be <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800e1a6:	683b      	ldr	r3, [r7, #0]
 800e1a8:	889b      	ldrh	r3, [r3, #4]
 800e1aa:	0a1b      	lsrs	r3, r3, #8
 800e1ac:	b29b      	uxth	r3, r3
 800e1ae:	b2da      	uxtb	r2, r3
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800e1b6:	6878      	ldr	r0, [r7, #4]
 800e1b8:	f000 f93c 	bl	800e434 <USBD_CtlSendStatus>
}
 800e1bc:	e003      	b.n	800e1c6 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800e1be:	6839      	ldr	r1, [r7, #0]
 800e1c0:	6878      	ldr	r0, [r7, #4]
 800e1c2:	f000 f860 	bl	800e286 <USBD_CtlError>
}
 800e1c6:	bf00      	nop
 800e1c8:	3708      	adds	r7, #8
 800e1ca:	46bd      	mov	sp, r7
 800e1cc:	bd80      	pop	{r7, pc}

0800e1ce <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e1ce:	b580      	push	{r7, lr}
 800e1d0:	b082      	sub	sp, #8
 800e1d2:	af00      	add	r7, sp, #0
 800e1d4:	6078      	str	r0, [r7, #4]
 800e1d6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e1de:	b2db      	uxtb	r3, r3
 800e1e0:	3b01      	subs	r3, #1
 800e1e2:	2b02      	cmp	r3, #2
 800e1e4:	d80b      	bhi.n	800e1fe <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e1e6:	683b      	ldr	r3, [r7, #0]
 800e1e8:	885b      	ldrh	r3, [r3, #2]
 800e1ea:	2b01      	cmp	r3, #1
 800e1ec:	d10c      	bne.n	800e208 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	2200      	movs	r2, #0
 800e1f2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800e1f6:	6878      	ldr	r0, [r7, #4]
 800e1f8:	f000 f91c 	bl	800e434 <USBD_CtlSendStatus>
      }
      break;
 800e1fc:	e004      	b.n	800e208 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800e1fe:	6839      	ldr	r1, [r7, #0]
 800e200:	6878      	ldr	r0, [r7, #4]
 800e202:	f000 f840 	bl	800e286 <USBD_CtlError>
      break;
 800e206:	e000      	b.n	800e20a <USBD_ClrFeature+0x3c>
      break;
 800e208:	bf00      	nop
  }
}
 800e20a:	bf00      	nop
 800e20c:	3708      	adds	r7, #8
 800e20e:	46bd      	mov	sp, r7
 800e210:	bd80      	pop	{r7, pc}

0800e212 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e212:	b580      	push	{r7, lr}
 800e214:	b084      	sub	sp, #16
 800e216:	af00      	add	r7, sp, #0
 800e218:	6078      	str	r0, [r7, #4]
 800e21a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800e21c:	683b      	ldr	r3, [r7, #0]
 800e21e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800e220:	68fb      	ldr	r3, [r7, #12]
 800e222:	781a      	ldrb	r2, [r3, #0]
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	3301      	adds	r3, #1
 800e22c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800e22e:	68fb      	ldr	r3, [r7, #12]
 800e230:	781a      	ldrb	r2, [r3, #0]
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	3301      	adds	r3, #1
 800e23a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800e23c:	68f8      	ldr	r0, [r7, #12]
 800e23e:	f7ff fa16 	bl	800d66e <SWAPBYTE>
 800e242:	4603      	mov	r3, r0
 800e244:	461a      	mov	r2, r3
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800e24a:	68fb      	ldr	r3, [r7, #12]
 800e24c:	3301      	adds	r3, #1
 800e24e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e250:	68fb      	ldr	r3, [r7, #12]
 800e252:	3301      	adds	r3, #1
 800e254:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800e256:	68f8      	ldr	r0, [r7, #12]
 800e258:	f7ff fa09 	bl	800d66e <SWAPBYTE>
 800e25c:	4603      	mov	r3, r0
 800e25e:	461a      	mov	r2, r3
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	3301      	adds	r3, #1
 800e268:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e26a:	68fb      	ldr	r3, [r7, #12]
 800e26c:	3301      	adds	r3, #1
 800e26e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800e270:	68f8      	ldr	r0, [r7, #12]
 800e272:	f7ff f9fc 	bl	800d66e <SWAPBYTE>
 800e276:	4603      	mov	r3, r0
 800e278:	461a      	mov	r2, r3
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	80da      	strh	r2, [r3, #6]
}
 800e27e:	bf00      	nop
 800e280:	3710      	adds	r7, #16
 800e282:	46bd      	mov	sp, r7
 800e284:	bd80      	pop	{r7, pc}

0800e286 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e286:	b580      	push	{r7, lr}
 800e288:	b082      	sub	sp, #8
 800e28a:	af00      	add	r7, sp, #0
 800e28c:	6078      	str	r0, [r7, #4]
 800e28e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e290:	2180      	movs	r1, #128	@ 0x80
 800e292:	6878      	ldr	r0, [r7, #4]
 800e294:	f000 fd7c 	bl	800ed90 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e298:	2100      	movs	r1, #0
 800e29a:	6878      	ldr	r0, [r7, #4]
 800e29c:	f000 fd78 	bl	800ed90 <USBD_LL_StallEP>
}
 800e2a0:	bf00      	nop
 800e2a2:	3708      	adds	r7, #8
 800e2a4:	46bd      	mov	sp, r7
 800e2a6:	bd80      	pop	{r7, pc}

0800e2a8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e2a8:	b580      	push	{r7, lr}
 800e2aa:	b086      	sub	sp, #24
 800e2ac:	af00      	add	r7, sp, #0
 800e2ae:	60f8      	str	r0, [r7, #12]
 800e2b0:	60b9      	str	r1, [r7, #8]
 800e2b2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e2b4:	2300      	movs	r3, #0
 800e2b6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800e2b8:	68fb      	ldr	r3, [r7, #12]
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d042      	beq.n	800e344 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800e2be:	68fb      	ldr	r3, [r7, #12]
 800e2c0:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800e2c2:	6938      	ldr	r0, [r7, #16]
 800e2c4:	f000 f842 	bl	800e34c <USBD_GetLen>
 800e2c8:	4603      	mov	r3, r0
 800e2ca:	3301      	adds	r3, #1
 800e2cc:	005b      	lsls	r3, r3, #1
 800e2ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e2d2:	d808      	bhi.n	800e2e6 <USBD_GetString+0x3e>
 800e2d4:	6938      	ldr	r0, [r7, #16]
 800e2d6:	f000 f839 	bl	800e34c <USBD_GetLen>
 800e2da:	4603      	mov	r3, r0
 800e2dc:	3301      	adds	r3, #1
 800e2de:	b29b      	uxth	r3, r3
 800e2e0:	005b      	lsls	r3, r3, #1
 800e2e2:	b29a      	uxth	r2, r3
 800e2e4:	e001      	b.n	800e2ea <USBD_GetString+0x42>
 800e2e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800e2ee:	7dfb      	ldrb	r3, [r7, #23]
 800e2f0:	68ba      	ldr	r2, [r7, #8]
 800e2f2:	4413      	add	r3, r2
 800e2f4:	687a      	ldr	r2, [r7, #4]
 800e2f6:	7812      	ldrb	r2, [r2, #0]
 800e2f8:	701a      	strb	r2, [r3, #0]
  idx++;
 800e2fa:	7dfb      	ldrb	r3, [r7, #23]
 800e2fc:	3301      	adds	r3, #1
 800e2fe:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800e300:	7dfb      	ldrb	r3, [r7, #23]
 800e302:	68ba      	ldr	r2, [r7, #8]
 800e304:	4413      	add	r3, r2
 800e306:	2203      	movs	r2, #3
 800e308:	701a      	strb	r2, [r3, #0]
  idx++;
 800e30a:	7dfb      	ldrb	r3, [r7, #23]
 800e30c:	3301      	adds	r3, #1
 800e30e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800e310:	e013      	b.n	800e33a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800e312:	7dfb      	ldrb	r3, [r7, #23]
 800e314:	68ba      	ldr	r2, [r7, #8]
 800e316:	4413      	add	r3, r2
 800e318:	693a      	ldr	r2, [r7, #16]
 800e31a:	7812      	ldrb	r2, [r2, #0]
 800e31c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800e31e:	693b      	ldr	r3, [r7, #16]
 800e320:	3301      	adds	r3, #1
 800e322:	613b      	str	r3, [r7, #16]
    idx++;
 800e324:	7dfb      	ldrb	r3, [r7, #23]
 800e326:	3301      	adds	r3, #1
 800e328:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800e32a:	7dfb      	ldrb	r3, [r7, #23]
 800e32c:	68ba      	ldr	r2, [r7, #8]
 800e32e:	4413      	add	r3, r2
 800e330:	2200      	movs	r2, #0
 800e332:	701a      	strb	r2, [r3, #0]
    idx++;
 800e334:	7dfb      	ldrb	r3, [r7, #23]
 800e336:	3301      	adds	r3, #1
 800e338:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800e33a:	693b      	ldr	r3, [r7, #16]
 800e33c:	781b      	ldrb	r3, [r3, #0]
 800e33e:	2b00      	cmp	r3, #0
 800e340:	d1e7      	bne.n	800e312 <USBD_GetString+0x6a>
 800e342:	e000      	b.n	800e346 <USBD_GetString+0x9e>
    return;
 800e344:	bf00      	nop
  }
}
 800e346:	3718      	adds	r7, #24
 800e348:	46bd      	mov	sp, r7
 800e34a:	bd80      	pop	{r7, pc}

0800e34c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e34c:	b480      	push	{r7}
 800e34e:	b085      	sub	sp, #20
 800e350:	af00      	add	r7, sp, #0
 800e352:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800e354:	2300      	movs	r3, #0
 800e356:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800e35c:	e005      	b.n	800e36a <USBD_GetLen+0x1e>
  {
    len++;
 800e35e:	7bfb      	ldrb	r3, [r7, #15]
 800e360:	3301      	adds	r3, #1
 800e362:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800e364:	68bb      	ldr	r3, [r7, #8]
 800e366:	3301      	adds	r3, #1
 800e368:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800e36a:	68bb      	ldr	r3, [r7, #8]
 800e36c:	781b      	ldrb	r3, [r3, #0]
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d1f5      	bne.n	800e35e <USBD_GetLen+0x12>
  }

  return len;
 800e372:	7bfb      	ldrb	r3, [r7, #15]
}
 800e374:	4618      	mov	r0, r3
 800e376:	3714      	adds	r7, #20
 800e378:	46bd      	mov	sp, r7
 800e37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e37e:	4770      	bx	lr

0800e380 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800e380:	b580      	push	{r7, lr}
 800e382:	b084      	sub	sp, #16
 800e384:	af00      	add	r7, sp, #0
 800e386:	60f8      	str	r0, [r7, #12]
 800e388:	60b9      	str	r1, [r7, #8]
 800e38a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e38c:	68fb      	ldr	r3, [r7, #12]
 800e38e:	2202      	movs	r2, #2
 800e390:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	687a      	ldr	r2, [r7, #4]
 800e398:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800e39a:	68fb      	ldr	r3, [r7, #12]
 800e39c:	687a      	ldr	r2, [r7, #4]
 800e39e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	68ba      	ldr	r2, [r7, #8]
 800e3a4:	2100      	movs	r1, #0
 800e3a6:	68f8      	ldr	r0, [r7, #12]
 800e3a8:	f000 fd7b 	bl	800eea2 <USBD_LL_Transmit>

  return USBD_OK;
 800e3ac:	2300      	movs	r3, #0
}
 800e3ae:	4618      	mov	r0, r3
 800e3b0:	3710      	adds	r7, #16
 800e3b2:	46bd      	mov	sp, r7
 800e3b4:	bd80      	pop	{r7, pc}

0800e3b6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800e3b6:	b580      	push	{r7, lr}
 800e3b8:	b084      	sub	sp, #16
 800e3ba:	af00      	add	r7, sp, #0
 800e3bc:	60f8      	str	r0, [r7, #12]
 800e3be:	60b9      	str	r1, [r7, #8]
 800e3c0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	68ba      	ldr	r2, [r7, #8]
 800e3c6:	2100      	movs	r1, #0
 800e3c8:	68f8      	ldr	r0, [r7, #12]
 800e3ca:	f000 fd6a 	bl	800eea2 <USBD_LL_Transmit>

  return USBD_OK;
 800e3ce:	2300      	movs	r3, #0
}
 800e3d0:	4618      	mov	r0, r3
 800e3d2:	3710      	adds	r7, #16
 800e3d4:	46bd      	mov	sp, r7
 800e3d6:	bd80      	pop	{r7, pc}

0800e3d8 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800e3d8:	b580      	push	{r7, lr}
 800e3da:	b084      	sub	sp, #16
 800e3dc:	af00      	add	r7, sp, #0
 800e3de:	60f8      	str	r0, [r7, #12]
 800e3e0:	60b9      	str	r1, [r7, #8]
 800e3e2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e3e4:	68fb      	ldr	r3, [r7, #12]
 800e3e6:	2203      	movs	r2, #3
 800e3e8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	687a      	ldr	r2, [r7, #4]
 800e3f0:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800e3f4:	68fb      	ldr	r3, [r7, #12]
 800e3f6:	687a      	ldr	r2, [r7, #4]
 800e3f8:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	68ba      	ldr	r2, [r7, #8]
 800e400:	2100      	movs	r1, #0
 800e402:	68f8      	ldr	r0, [r7, #12]
 800e404:	f000 fd6e 	bl	800eee4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e408:	2300      	movs	r3, #0
}
 800e40a:	4618      	mov	r0, r3
 800e40c:	3710      	adds	r7, #16
 800e40e:	46bd      	mov	sp, r7
 800e410:	bd80      	pop	{r7, pc}

0800e412 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800e412:	b580      	push	{r7, lr}
 800e414:	b084      	sub	sp, #16
 800e416:	af00      	add	r7, sp, #0
 800e418:	60f8      	str	r0, [r7, #12]
 800e41a:	60b9      	str	r1, [r7, #8]
 800e41c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	68ba      	ldr	r2, [r7, #8]
 800e422:	2100      	movs	r1, #0
 800e424:	68f8      	ldr	r0, [r7, #12]
 800e426:	f000 fd5d 	bl	800eee4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e42a:	2300      	movs	r3, #0
}
 800e42c:	4618      	mov	r0, r3
 800e42e:	3710      	adds	r7, #16
 800e430:	46bd      	mov	sp, r7
 800e432:	bd80      	pop	{r7, pc}

0800e434 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e434:	b580      	push	{r7, lr}
 800e436:	b082      	sub	sp, #8
 800e438:	af00      	add	r7, sp, #0
 800e43a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	2204      	movs	r2, #4
 800e440:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e444:	2300      	movs	r3, #0
 800e446:	2200      	movs	r2, #0
 800e448:	2100      	movs	r1, #0
 800e44a:	6878      	ldr	r0, [r7, #4]
 800e44c:	f000 fd29 	bl	800eea2 <USBD_LL_Transmit>

  return USBD_OK;
 800e450:	2300      	movs	r3, #0
}
 800e452:	4618      	mov	r0, r3
 800e454:	3708      	adds	r7, #8
 800e456:	46bd      	mov	sp, r7
 800e458:	bd80      	pop	{r7, pc}

0800e45a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e45a:	b580      	push	{r7, lr}
 800e45c:	b082      	sub	sp, #8
 800e45e:	af00      	add	r7, sp, #0
 800e460:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	2205      	movs	r2, #5
 800e466:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e46a:	2300      	movs	r3, #0
 800e46c:	2200      	movs	r2, #0
 800e46e:	2100      	movs	r1, #0
 800e470:	6878      	ldr	r0, [r7, #4]
 800e472:	f000 fd37 	bl	800eee4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e476:	2300      	movs	r3, #0
}
 800e478:	4618      	mov	r0, r3
 800e47a:	3708      	adds	r7, #8
 800e47c:	46bd      	mov	sp, r7
 800e47e:	bd80      	pop	{r7, pc}

0800e480 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800e480:	b480      	push	{r7}
 800e482:	b087      	sub	sp, #28
 800e484:	af00      	add	r7, sp, #0
 800e486:	60f8      	str	r0, [r7, #12]
 800e488:	60b9      	str	r1, [r7, #8]
 800e48a:	4613      	mov	r3, r2
 800e48c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800e48e:	2301      	movs	r3, #1
 800e490:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800e492:	2300      	movs	r3, #0
 800e494:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800e496:	4b1f      	ldr	r3, [pc, #124]	@ (800e514 <FATFS_LinkDriverEx+0x94>)
 800e498:	7a5b      	ldrb	r3, [r3, #9]
 800e49a:	b2db      	uxtb	r3, r3
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d131      	bne.n	800e504 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800e4a0:	4b1c      	ldr	r3, [pc, #112]	@ (800e514 <FATFS_LinkDriverEx+0x94>)
 800e4a2:	7a5b      	ldrb	r3, [r3, #9]
 800e4a4:	b2db      	uxtb	r3, r3
 800e4a6:	461a      	mov	r2, r3
 800e4a8:	4b1a      	ldr	r3, [pc, #104]	@ (800e514 <FATFS_LinkDriverEx+0x94>)
 800e4aa:	2100      	movs	r1, #0
 800e4ac:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800e4ae:	4b19      	ldr	r3, [pc, #100]	@ (800e514 <FATFS_LinkDriverEx+0x94>)
 800e4b0:	7a5b      	ldrb	r3, [r3, #9]
 800e4b2:	b2db      	uxtb	r3, r3
 800e4b4:	4a17      	ldr	r2, [pc, #92]	@ (800e514 <FATFS_LinkDriverEx+0x94>)
 800e4b6:	009b      	lsls	r3, r3, #2
 800e4b8:	4413      	add	r3, r2
 800e4ba:	68fa      	ldr	r2, [r7, #12]
 800e4bc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800e4be:	4b15      	ldr	r3, [pc, #84]	@ (800e514 <FATFS_LinkDriverEx+0x94>)
 800e4c0:	7a5b      	ldrb	r3, [r3, #9]
 800e4c2:	b2db      	uxtb	r3, r3
 800e4c4:	461a      	mov	r2, r3
 800e4c6:	4b13      	ldr	r3, [pc, #76]	@ (800e514 <FATFS_LinkDriverEx+0x94>)
 800e4c8:	4413      	add	r3, r2
 800e4ca:	79fa      	ldrb	r2, [r7, #7]
 800e4cc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800e4ce:	4b11      	ldr	r3, [pc, #68]	@ (800e514 <FATFS_LinkDriverEx+0x94>)
 800e4d0:	7a5b      	ldrb	r3, [r3, #9]
 800e4d2:	b2db      	uxtb	r3, r3
 800e4d4:	1c5a      	adds	r2, r3, #1
 800e4d6:	b2d1      	uxtb	r1, r2
 800e4d8:	4a0e      	ldr	r2, [pc, #56]	@ (800e514 <FATFS_LinkDriverEx+0x94>)
 800e4da:	7251      	strb	r1, [r2, #9]
 800e4dc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800e4de:	7dbb      	ldrb	r3, [r7, #22]
 800e4e0:	3330      	adds	r3, #48	@ 0x30
 800e4e2:	b2da      	uxtb	r2, r3
 800e4e4:	68bb      	ldr	r3, [r7, #8]
 800e4e6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800e4e8:	68bb      	ldr	r3, [r7, #8]
 800e4ea:	3301      	adds	r3, #1
 800e4ec:	223a      	movs	r2, #58	@ 0x3a
 800e4ee:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800e4f0:	68bb      	ldr	r3, [r7, #8]
 800e4f2:	3302      	adds	r3, #2
 800e4f4:	222f      	movs	r2, #47	@ 0x2f
 800e4f6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800e4f8:	68bb      	ldr	r3, [r7, #8]
 800e4fa:	3303      	adds	r3, #3
 800e4fc:	2200      	movs	r2, #0
 800e4fe:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800e500:	2300      	movs	r3, #0
 800e502:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800e504:	7dfb      	ldrb	r3, [r7, #23]
}
 800e506:	4618      	mov	r0, r3
 800e508:	371c      	adds	r7, #28
 800e50a:	46bd      	mov	sp, r7
 800e50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e510:	4770      	bx	lr
 800e512:	bf00      	nop
 800e514:	20000b90 	.word	0x20000b90

0800e518 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800e518:	b580      	push	{r7, lr}
 800e51a:	b082      	sub	sp, #8
 800e51c:	af00      	add	r7, sp, #0
 800e51e:	6078      	str	r0, [r7, #4]
 800e520:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800e522:	2200      	movs	r2, #0
 800e524:	6839      	ldr	r1, [r7, #0]
 800e526:	6878      	ldr	r0, [r7, #4]
 800e528:	f7ff ffaa 	bl	800e480 <FATFS_LinkDriverEx>
 800e52c:	4603      	mov	r3, r0
}
 800e52e:	4618      	mov	r0, r3
 800e530:	3708      	adds	r7, #8
 800e532:	46bd      	mov	sp, r7
 800e534:	bd80      	pop	{r7, pc}
	...

0800e538 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e538:	b580      	push	{r7, lr}
 800e53a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e53c:	2200      	movs	r2, #0
 800e53e:	4912      	ldr	r1, [pc, #72]	@ (800e588 <MX_USB_DEVICE_Init+0x50>)
 800e540:	4812      	ldr	r0, [pc, #72]	@ (800e58c <MX_USB_DEVICE_Init+0x54>)
 800e542:	f7fe fc71 	bl	800ce28 <USBD_Init>
 800e546:	4603      	mov	r3, r0
 800e548:	2b00      	cmp	r3, #0
 800e54a:	d001      	beq.n	800e550 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e54c:	f7f3 fc4a 	bl	8001de4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800e550:	490f      	ldr	r1, [pc, #60]	@ (800e590 <MX_USB_DEVICE_Init+0x58>)
 800e552:	480e      	ldr	r0, [pc, #56]	@ (800e58c <MX_USB_DEVICE_Init+0x54>)
 800e554:	f7fe fc98 	bl	800ce88 <USBD_RegisterClass>
 800e558:	4603      	mov	r3, r0
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d001      	beq.n	800e562 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e55e:	f7f3 fc41 	bl	8001de4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800e562:	490c      	ldr	r1, [pc, #48]	@ (800e594 <MX_USB_DEVICE_Init+0x5c>)
 800e564:	4809      	ldr	r0, [pc, #36]	@ (800e58c <MX_USB_DEVICE_Init+0x54>)
 800e566:	f7fe fb8f 	bl	800cc88 <USBD_CDC_RegisterInterface>
 800e56a:	4603      	mov	r3, r0
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d001      	beq.n	800e574 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e570:	f7f3 fc38 	bl	8001de4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e574:	4805      	ldr	r0, [pc, #20]	@ (800e58c <MX_USB_DEVICE_Init+0x54>)
 800e576:	f7fe fcbd 	bl	800cef4 <USBD_Start>
 800e57a:	4603      	mov	r3, r0
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d001      	beq.n	800e584 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e580:	f7f3 fc30 	bl	8001de4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e584:	bf00      	nop
 800e586:	bd80      	pop	{r7, pc}
 800e588:	200000ac 	.word	0x200000ac
 800e58c:	20000b9c 	.word	0x20000b9c
 800e590:	20000018 	.word	0x20000018
 800e594:	20000098 	.word	0x20000098

0800e598 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e598:	b580      	push	{r7, lr}
 800e59a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e59c:	2200      	movs	r2, #0
 800e59e:	4905      	ldr	r1, [pc, #20]	@ (800e5b4 <CDC_Init_FS+0x1c>)
 800e5a0:	4805      	ldr	r0, [pc, #20]	@ (800e5b8 <CDC_Init_FS+0x20>)
 800e5a2:	f7fe fb8b 	bl	800ccbc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e5a6:	4905      	ldr	r1, [pc, #20]	@ (800e5bc <CDC_Init_FS+0x24>)
 800e5a8:	4803      	ldr	r0, [pc, #12]	@ (800e5b8 <CDC_Init_FS+0x20>)
 800e5aa:	f7fe fba9 	bl	800cd00 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800e5ae:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e5b0:	4618      	mov	r0, r3
 800e5b2:	bd80      	pop	{r7, pc}
 800e5b4:	20001678 	.word	0x20001678
 800e5b8:	20000b9c 	.word	0x20000b9c
 800e5bc:	20000e78 	.word	0x20000e78

0800e5c0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800e5c0:	b480      	push	{r7}
 800e5c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e5c4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e5c6:	4618      	mov	r0, r3
 800e5c8:	46bd      	mov	sp, r7
 800e5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5ce:	4770      	bx	lr

0800e5d0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e5d0:	b480      	push	{r7}
 800e5d2:	b083      	sub	sp, #12
 800e5d4:	af00      	add	r7, sp, #0
 800e5d6:	4603      	mov	r3, r0
 800e5d8:	6039      	str	r1, [r7, #0]
 800e5da:	71fb      	strb	r3, [r7, #7]
 800e5dc:	4613      	mov	r3, r2
 800e5de:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800e5e0:	79fb      	ldrb	r3, [r7, #7]
 800e5e2:	2b23      	cmp	r3, #35	@ 0x23
 800e5e4:	d84a      	bhi.n	800e67c <CDC_Control_FS+0xac>
 800e5e6:	a201      	add	r2, pc, #4	@ (adr r2, 800e5ec <CDC_Control_FS+0x1c>)
 800e5e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5ec:	0800e67d 	.word	0x0800e67d
 800e5f0:	0800e67d 	.word	0x0800e67d
 800e5f4:	0800e67d 	.word	0x0800e67d
 800e5f8:	0800e67d 	.word	0x0800e67d
 800e5fc:	0800e67d 	.word	0x0800e67d
 800e600:	0800e67d 	.word	0x0800e67d
 800e604:	0800e67d 	.word	0x0800e67d
 800e608:	0800e67d 	.word	0x0800e67d
 800e60c:	0800e67d 	.word	0x0800e67d
 800e610:	0800e67d 	.word	0x0800e67d
 800e614:	0800e67d 	.word	0x0800e67d
 800e618:	0800e67d 	.word	0x0800e67d
 800e61c:	0800e67d 	.word	0x0800e67d
 800e620:	0800e67d 	.word	0x0800e67d
 800e624:	0800e67d 	.word	0x0800e67d
 800e628:	0800e67d 	.word	0x0800e67d
 800e62c:	0800e67d 	.word	0x0800e67d
 800e630:	0800e67d 	.word	0x0800e67d
 800e634:	0800e67d 	.word	0x0800e67d
 800e638:	0800e67d 	.word	0x0800e67d
 800e63c:	0800e67d 	.word	0x0800e67d
 800e640:	0800e67d 	.word	0x0800e67d
 800e644:	0800e67d 	.word	0x0800e67d
 800e648:	0800e67d 	.word	0x0800e67d
 800e64c:	0800e67d 	.word	0x0800e67d
 800e650:	0800e67d 	.word	0x0800e67d
 800e654:	0800e67d 	.word	0x0800e67d
 800e658:	0800e67d 	.word	0x0800e67d
 800e65c:	0800e67d 	.word	0x0800e67d
 800e660:	0800e67d 	.word	0x0800e67d
 800e664:	0800e67d 	.word	0x0800e67d
 800e668:	0800e67d 	.word	0x0800e67d
 800e66c:	0800e67d 	.word	0x0800e67d
 800e670:	0800e67d 	.word	0x0800e67d
 800e674:	0800e67d 	.word	0x0800e67d
 800e678:	0800e67d 	.word	0x0800e67d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e67c:	bf00      	nop
  }

  return (USBD_OK);
 800e67e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e680:	4618      	mov	r0, r3
 800e682:	370c      	adds	r7, #12
 800e684:	46bd      	mov	sp, r7
 800e686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e68a:	4770      	bx	lr

0800e68c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e68c:	b580      	push	{r7, lr}
 800e68e:	b082      	sub	sp, #8
 800e690:	af00      	add	r7, sp, #0
 800e692:	6078      	str	r0, [r7, #4]
 800e694:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e696:	6879      	ldr	r1, [r7, #4]
 800e698:	4805      	ldr	r0, [pc, #20]	@ (800e6b0 <CDC_Receive_FS+0x24>)
 800e69a:	f7fe fb31 	bl	800cd00 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e69e:	4804      	ldr	r0, [pc, #16]	@ (800e6b0 <CDC_Receive_FS+0x24>)
 800e6a0:	f7fe fb8c 	bl	800cdbc <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800e6a4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e6a6:	4618      	mov	r0, r3
 800e6a8:	3708      	adds	r7, #8
 800e6aa:	46bd      	mov	sp, r7
 800e6ac:	bd80      	pop	{r7, pc}
 800e6ae:	bf00      	nop
 800e6b0:	20000b9c 	.word	0x20000b9c

0800e6b4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800e6b4:	b580      	push	{r7, lr}
 800e6b6:	b084      	sub	sp, #16
 800e6b8:	af00      	add	r7, sp, #0
 800e6ba:	6078      	str	r0, [r7, #4]
 800e6bc:	460b      	mov	r3, r1
 800e6be:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800e6c0:	2300      	movs	r3, #0
 800e6c2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800e6c4:	4b0d      	ldr	r3, [pc, #52]	@ (800e6fc <CDC_Transmit_FS+0x48>)
 800e6c6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e6ca:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800e6cc:	68bb      	ldr	r3, [r7, #8]
 800e6ce:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	d001      	beq.n	800e6da <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800e6d6:	2301      	movs	r3, #1
 800e6d8:	e00b      	b.n	800e6f2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800e6da:	887b      	ldrh	r3, [r7, #2]
 800e6dc:	461a      	mov	r2, r3
 800e6de:	6879      	ldr	r1, [r7, #4]
 800e6e0:	4806      	ldr	r0, [pc, #24]	@ (800e6fc <CDC_Transmit_FS+0x48>)
 800e6e2:	f7fe faeb 	bl	800ccbc <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800e6e6:	4805      	ldr	r0, [pc, #20]	@ (800e6fc <CDC_Transmit_FS+0x48>)
 800e6e8:	f7fe fb28 	bl	800cd3c <USBD_CDC_TransmitPacket>
 800e6ec:	4603      	mov	r3, r0
 800e6ee:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800e6f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6f2:	4618      	mov	r0, r3
 800e6f4:	3710      	adds	r7, #16
 800e6f6:	46bd      	mov	sp, r7
 800e6f8:	bd80      	pop	{r7, pc}
 800e6fa:	bf00      	nop
 800e6fc:	20000b9c 	.word	0x20000b9c

0800e700 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e700:	b480      	push	{r7}
 800e702:	b087      	sub	sp, #28
 800e704:	af00      	add	r7, sp, #0
 800e706:	60f8      	str	r0, [r7, #12]
 800e708:	60b9      	str	r1, [r7, #8]
 800e70a:	4613      	mov	r3, r2
 800e70c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e70e:	2300      	movs	r3, #0
 800e710:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800e712:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e716:	4618      	mov	r0, r3
 800e718:	371c      	adds	r7, #28
 800e71a:	46bd      	mov	sp, r7
 800e71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e720:	4770      	bx	lr
	...

0800e724 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e724:	b480      	push	{r7}
 800e726:	b083      	sub	sp, #12
 800e728:	af00      	add	r7, sp, #0
 800e72a:	4603      	mov	r3, r0
 800e72c:	6039      	str	r1, [r7, #0]
 800e72e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e730:	683b      	ldr	r3, [r7, #0]
 800e732:	2212      	movs	r2, #18
 800e734:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e736:	4b03      	ldr	r3, [pc, #12]	@ (800e744 <USBD_FS_DeviceDescriptor+0x20>)
}
 800e738:	4618      	mov	r0, r3
 800e73a:	370c      	adds	r7, #12
 800e73c:	46bd      	mov	sp, r7
 800e73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e742:	4770      	bx	lr
 800e744:	200000cc 	.word	0x200000cc

0800e748 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e748:	b480      	push	{r7}
 800e74a:	b083      	sub	sp, #12
 800e74c:	af00      	add	r7, sp, #0
 800e74e:	4603      	mov	r3, r0
 800e750:	6039      	str	r1, [r7, #0]
 800e752:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e754:	683b      	ldr	r3, [r7, #0]
 800e756:	2204      	movs	r2, #4
 800e758:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e75a:	4b03      	ldr	r3, [pc, #12]	@ (800e768 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e75c:	4618      	mov	r0, r3
 800e75e:	370c      	adds	r7, #12
 800e760:	46bd      	mov	sp, r7
 800e762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e766:	4770      	bx	lr
 800e768:	200000ec 	.word	0x200000ec

0800e76c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e76c:	b580      	push	{r7, lr}
 800e76e:	b082      	sub	sp, #8
 800e770:	af00      	add	r7, sp, #0
 800e772:	4603      	mov	r3, r0
 800e774:	6039      	str	r1, [r7, #0]
 800e776:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e778:	79fb      	ldrb	r3, [r7, #7]
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d105      	bne.n	800e78a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e77e:	683a      	ldr	r2, [r7, #0]
 800e780:	4907      	ldr	r1, [pc, #28]	@ (800e7a0 <USBD_FS_ProductStrDescriptor+0x34>)
 800e782:	4808      	ldr	r0, [pc, #32]	@ (800e7a4 <USBD_FS_ProductStrDescriptor+0x38>)
 800e784:	f7ff fd90 	bl	800e2a8 <USBD_GetString>
 800e788:	e004      	b.n	800e794 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e78a:	683a      	ldr	r2, [r7, #0]
 800e78c:	4904      	ldr	r1, [pc, #16]	@ (800e7a0 <USBD_FS_ProductStrDescriptor+0x34>)
 800e78e:	4805      	ldr	r0, [pc, #20]	@ (800e7a4 <USBD_FS_ProductStrDescriptor+0x38>)
 800e790:	f7ff fd8a 	bl	800e2a8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e794:	4b02      	ldr	r3, [pc, #8]	@ (800e7a0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e796:	4618      	mov	r0, r3
 800e798:	3708      	adds	r7, #8
 800e79a:	46bd      	mov	sp, r7
 800e79c:	bd80      	pop	{r7, pc}
 800e79e:	bf00      	nop
 800e7a0:	20001e78 	.word	0x20001e78
 800e7a4:	08011d54 	.word	0x08011d54

0800e7a8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e7a8:	b580      	push	{r7, lr}
 800e7aa:	b082      	sub	sp, #8
 800e7ac:	af00      	add	r7, sp, #0
 800e7ae:	4603      	mov	r3, r0
 800e7b0:	6039      	str	r1, [r7, #0]
 800e7b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e7b4:	683a      	ldr	r2, [r7, #0]
 800e7b6:	4904      	ldr	r1, [pc, #16]	@ (800e7c8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e7b8:	4804      	ldr	r0, [pc, #16]	@ (800e7cc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e7ba:	f7ff fd75 	bl	800e2a8 <USBD_GetString>
  return USBD_StrDesc;
 800e7be:	4b02      	ldr	r3, [pc, #8]	@ (800e7c8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e7c0:	4618      	mov	r0, r3
 800e7c2:	3708      	adds	r7, #8
 800e7c4:	46bd      	mov	sp, r7
 800e7c6:	bd80      	pop	{r7, pc}
 800e7c8:	20001e78 	.word	0x20001e78
 800e7cc:	08011d6c 	.word	0x08011d6c

0800e7d0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e7d0:	b580      	push	{r7, lr}
 800e7d2:	b082      	sub	sp, #8
 800e7d4:	af00      	add	r7, sp, #0
 800e7d6:	4603      	mov	r3, r0
 800e7d8:	6039      	str	r1, [r7, #0]
 800e7da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e7dc:	683b      	ldr	r3, [r7, #0]
 800e7de:	221a      	movs	r2, #26
 800e7e0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e7e2:	f000 f855 	bl	800e890 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e7e6:	4b02      	ldr	r3, [pc, #8]	@ (800e7f0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e7e8:	4618      	mov	r0, r3
 800e7ea:	3708      	adds	r7, #8
 800e7ec:	46bd      	mov	sp, r7
 800e7ee:	bd80      	pop	{r7, pc}
 800e7f0:	200000f0 	.word	0x200000f0

0800e7f4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e7f4:	b580      	push	{r7, lr}
 800e7f6:	b082      	sub	sp, #8
 800e7f8:	af00      	add	r7, sp, #0
 800e7fa:	4603      	mov	r3, r0
 800e7fc:	6039      	str	r1, [r7, #0]
 800e7fe:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e800:	79fb      	ldrb	r3, [r7, #7]
 800e802:	2b00      	cmp	r3, #0
 800e804:	d105      	bne.n	800e812 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e806:	683a      	ldr	r2, [r7, #0]
 800e808:	4907      	ldr	r1, [pc, #28]	@ (800e828 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e80a:	4808      	ldr	r0, [pc, #32]	@ (800e82c <USBD_FS_ConfigStrDescriptor+0x38>)
 800e80c:	f7ff fd4c 	bl	800e2a8 <USBD_GetString>
 800e810:	e004      	b.n	800e81c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e812:	683a      	ldr	r2, [r7, #0]
 800e814:	4904      	ldr	r1, [pc, #16]	@ (800e828 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e816:	4805      	ldr	r0, [pc, #20]	@ (800e82c <USBD_FS_ConfigStrDescriptor+0x38>)
 800e818:	f7ff fd46 	bl	800e2a8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e81c:	4b02      	ldr	r3, [pc, #8]	@ (800e828 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e81e:	4618      	mov	r0, r3
 800e820:	3708      	adds	r7, #8
 800e822:	46bd      	mov	sp, r7
 800e824:	bd80      	pop	{r7, pc}
 800e826:	bf00      	nop
 800e828:	20001e78 	.word	0x20001e78
 800e82c:	08011d80 	.word	0x08011d80

0800e830 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e830:	b580      	push	{r7, lr}
 800e832:	b082      	sub	sp, #8
 800e834:	af00      	add	r7, sp, #0
 800e836:	4603      	mov	r3, r0
 800e838:	6039      	str	r1, [r7, #0]
 800e83a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e83c:	79fb      	ldrb	r3, [r7, #7]
 800e83e:	2b00      	cmp	r3, #0
 800e840:	d105      	bne.n	800e84e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e842:	683a      	ldr	r2, [r7, #0]
 800e844:	4907      	ldr	r1, [pc, #28]	@ (800e864 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e846:	4808      	ldr	r0, [pc, #32]	@ (800e868 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e848:	f7ff fd2e 	bl	800e2a8 <USBD_GetString>
 800e84c:	e004      	b.n	800e858 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e84e:	683a      	ldr	r2, [r7, #0]
 800e850:	4904      	ldr	r1, [pc, #16]	@ (800e864 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e852:	4805      	ldr	r0, [pc, #20]	@ (800e868 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e854:	f7ff fd28 	bl	800e2a8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e858:	4b02      	ldr	r3, [pc, #8]	@ (800e864 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e85a:	4618      	mov	r0, r3
 800e85c:	3708      	adds	r7, #8
 800e85e:	46bd      	mov	sp, r7
 800e860:	bd80      	pop	{r7, pc}
 800e862:	bf00      	nop
 800e864:	20001e78 	.word	0x20001e78
 800e868:	08011d8c 	.word	0x08011d8c

0800e86c <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e86c:	b480      	push	{r7}
 800e86e:	b083      	sub	sp, #12
 800e870:	af00      	add	r7, sp, #0
 800e872:	4603      	mov	r3, r0
 800e874:	6039      	str	r1, [r7, #0]
 800e876:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800e878:	683b      	ldr	r3, [r7, #0]
 800e87a:	220c      	movs	r2, #12
 800e87c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800e87e:	4b03      	ldr	r3, [pc, #12]	@ (800e88c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800e880:	4618      	mov	r0, r3
 800e882:	370c      	adds	r7, #12
 800e884:	46bd      	mov	sp, r7
 800e886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e88a:	4770      	bx	lr
 800e88c:	200000e0 	.word	0x200000e0

0800e890 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e890:	b580      	push	{r7, lr}
 800e892:	b084      	sub	sp, #16
 800e894:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e896:	4b0f      	ldr	r3, [pc, #60]	@ (800e8d4 <Get_SerialNum+0x44>)
 800e898:	681b      	ldr	r3, [r3, #0]
 800e89a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e89c:	4b0e      	ldr	r3, [pc, #56]	@ (800e8d8 <Get_SerialNum+0x48>)
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e8a2:	4b0e      	ldr	r3, [pc, #56]	@ (800e8dc <Get_SerialNum+0x4c>)
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e8a8:	68fa      	ldr	r2, [r7, #12]
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	4413      	add	r3, r2
 800e8ae:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e8b0:	68fb      	ldr	r3, [r7, #12]
 800e8b2:	2b00      	cmp	r3, #0
 800e8b4:	d009      	beq.n	800e8ca <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e8b6:	2208      	movs	r2, #8
 800e8b8:	4909      	ldr	r1, [pc, #36]	@ (800e8e0 <Get_SerialNum+0x50>)
 800e8ba:	68f8      	ldr	r0, [r7, #12]
 800e8bc:	f000 f814 	bl	800e8e8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e8c0:	2204      	movs	r2, #4
 800e8c2:	4908      	ldr	r1, [pc, #32]	@ (800e8e4 <Get_SerialNum+0x54>)
 800e8c4:	68b8      	ldr	r0, [r7, #8]
 800e8c6:	f000 f80f 	bl	800e8e8 <IntToUnicode>
  }
}
 800e8ca:	bf00      	nop
 800e8cc:	3710      	adds	r7, #16
 800e8ce:	46bd      	mov	sp, r7
 800e8d0:	bd80      	pop	{r7, pc}
 800e8d2:	bf00      	nop
 800e8d4:	1ff07a10 	.word	0x1ff07a10
 800e8d8:	1ff07a14 	.word	0x1ff07a14
 800e8dc:	1ff07a18 	.word	0x1ff07a18
 800e8e0:	200000f2 	.word	0x200000f2
 800e8e4:	20000102 	.word	0x20000102

0800e8e8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e8e8:	b480      	push	{r7}
 800e8ea:	b087      	sub	sp, #28
 800e8ec:	af00      	add	r7, sp, #0
 800e8ee:	60f8      	str	r0, [r7, #12]
 800e8f0:	60b9      	str	r1, [r7, #8]
 800e8f2:	4613      	mov	r3, r2
 800e8f4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e8f6:	2300      	movs	r3, #0
 800e8f8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e8fa:	2300      	movs	r3, #0
 800e8fc:	75fb      	strb	r3, [r7, #23]
 800e8fe:	e027      	b.n	800e950 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	0f1b      	lsrs	r3, r3, #28
 800e904:	2b09      	cmp	r3, #9
 800e906:	d80b      	bhi.n	800e920 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e908:	68fb      	ldr	r3, [r7, #12]
 800e90a:	0f1b      	lsrs	r3, r3, #28
 800e90c:	b2da      	uxtb	r2, r3
 800e90e:	7dfb      	ldrb	r3, [r7, #23]
 800e910:	005b      	lsls	r3, r3, #1
 800e912:	4619      	mov	r1, r3
 800e914:	68bb      	ldr	r3, [r7, #8]
 800e916:	440b      	add	r3, r1
 800e918:	3230      	adds	r2, #48	@ 0x30
 800e91a:	b2d2      	uxtb	r2, r2
 800e91c:	701a      	strb	r2, [r3, #0]
 800e91e:	e00a      	b.n	800e936 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	0f1b      	lsrs	r3, r3, #28
 800e924:	b2da      	uxtb	r2, r3
 800e926:	7dfb      	ldrb	r3, [r7, #23]
 800e928:	005b      	lsls	r3, r3, #1
 800e92a:	4619      	mov	r1, r3
 800e92c:	68bb      	ldr	r3, [r7, #8]
 800e92e:	440b      	add	r3, r1
 800e930:	3237      	adds	r2, #55	@ 0x37
 800e932:	b2d2      	uxtb	r2, r2
 800e934:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e936:	68fb      	ldr	r3, [r7, #12]
 800e938:	011b      	lsls	r3, r3, #4
 800e93a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e93c:	7dfb      	ldrb	r3, [r7, #23]
 800e93e:	005b      	lsls	r3, r3, #1
 800e940:	3301      	adds	r3, #1
 800e942:	68ba      	ldr	r2, [r7, #8]
 800e944:	4413      	add	r3, r2
 800e946:	2200      	movs	r2, #0
 800e948:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e94a:	7dfb      	ldrb	r3, [r7, #23]
 800e94c:	3301      	adds	r3, #1
 800e94e:	75fb      	strb	r3, [r7, #23]
 800e950:	7dfa      	ldrb	r2, [r7, #23]
 800e952:	79fb      	ldrb	r3, [r7, #7]
 800e954:	429a      	cmp	r2, r3
 800e956:	d3d3      	bcc.n	800e900 <IntToUnicode+0x18>
  }
}
 800e958:	bf00      	nop
 800e95a:	bf00      	nop
 800e95c:	371c      	adds	r7, #28
 800e95e:	46bd      	mov	sp, r7
 800e960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e964:	4770      	bx	lr
	...

0800e968 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e968:	b580      	push	{r7, lr}
 800e96a:	b0aa      	sub	sp, #168	@ 0xa8
 800e96c:	af00      	add	r7, sp, #0
 800e96e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e970:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800e974:	2200      	movs	r2, #0
 800e976:	601a      	str	r2, [r3, #0]
 800e978:	605a      	str	r2, [r3, #4]
 800e97a:	609a      	str	r2, [r3, #8]
 800e97c:	60da      	str	r2, [r3, #12]
 800e97e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800e980:	f107 0314 	add.w	r3, r7, #20
 800e984:	2280      	movs	r2, #128	@ 0x80
 800e986:	2100      	movs	r1, #0
 800e988:	4618      	mov	r0, r3
 800e98a:	f001 f9ae 	bl	800fcea <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	681b      	ldr	r3, [r3, #0]
 800e992:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e996:	d151      	bne.n	800ea3c <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800e998:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800e99c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800e99e:	2300      	movs	r3, #0
 800e9a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800e9a4:	f107 0314 	add.w	r3, r7, #20
 800e9a8:	4618      	mov	r0, r3
 800e9aa:	f7f7 fbd3 	bl	8006154 <HAL_RCCEx_PeriphCLKConfig>
 800e9ae:	4603      	mov	r3, r0
 800e9b0:	2b00      	cmp	r3, #0
 800e9b2:	d001      	beq.n	800e9b8 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800e9b4:	f7f3 fa16 	bl	8001de4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e9b8:	4b22      	ldr	r3, [pc, #136]	@ (800ea44 <HAL_PCD_MspInit+0xdc>)
 800e9ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e9bc:	4a21      	ldr	r2, [pc, #132]	@ (800ea44 <HAL_PCD_MspInit+0xdc>)
 800e9be:	f043 0301 	orr.w	r3, r3, #1
 800e9c2:	6313      	str	r3, [r2, #48]	@ 0x30
 800e9c4:	4b1f      	ldr	r3, [pc, #124]	@ (800ea44 <HAL_PCD_MspInit+0xdc>)
 800e9c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e9c8:	f003 0301 	and.w	r3, r3, #1
 800e9cc:	613b      	str	r3, [r7, #16]
 800e9ce:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e9d0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800e9d4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e9d8:	2302      	movs	r3, #2
 800e9da:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e9de:	2300      	movs	r3, #0
 800e9e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e9e4:	2303      	movs	r3, #3
 800e9e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e9ea:	230a      	movs	r3, #10
 800e9ec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e9f0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800e9f4:	4619      	mov	r1, r3
 800e9f6:	4814      	ldr	r0, [pc, #80]	@ (800ea48 <HAL_PCD_MspInit+0xe0>)
 800e9f8:	f7f5 f8dc 	bl	8003bb4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e9fc:	4b11      	ldr	r3, [pc, #68]	@ (800ea44 <HAL_PCD_MspInit+0xdc>)
 800e9fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ea00:	4a10      	ldr	r2, [pc, #64]	@ (800ea44 <HAL_PCD_MspInit+0xdc>)
 800ea02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ea06:	6353      	str	r3, [r2, #52]	@ 0x34
 800ea08:	4b0e      	ldr	r3, [pc, #56]	@ (800ea44 <HAL_PCD_MspInit+0xdc>)
 800ea0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ea0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ea10:	60fb      	str	r3, [r7, #12]
 800ea12:	68fb      	ldr	r3, [r7, #12]
 800ea14:	4b0b      	ldr	r3, [pc, #44]	@ (800ea44 <HAL_PCD_MspInit+0xdc>)
 800ea16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ea18:	4a0a      	ldr	r2, [pc, #40]	@ (800ea44 <HAL_PCD_MspInit+0xdc>)
 800ea1a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ea1e:	6453      	str	r3, [r2, #68]	@ 0x44
 800ea20:	4b08      	ldr	r3, [pc, #32]	@ (800ea44 <HAL_PCD_MspInit+0xdc>)
 800ea22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ea24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ea28:	60bb      	str	r3, [r7, #8]
 800ea2a:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800ea2c:	2200      	movs	r2, #0
 800ea2e:	2100      	movs	r1, #0
 800ea30:	2043      	movs	r0, #67	@ 0x43
 800ea32:	f7f4 fc98 	bl	8003366 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ea36:	2043      	movs	r0, #67	@ 0x43
 800ea38:	f7f4 fcb1 	bl	800339e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ea3c:	bf00      	nop
 800ea3e:	37a8      	adds	r7, #168	@ 0xa8
 800ea40:	46bd      	mov	sp, r7
 800ea42:	bd80      	pop	{r7, pc}
 800ea44:	40023800 	.word	0x40023800
 800ea48:	40020000 	.word	0x40020000

0800ea4c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ea4c:	b580      	push	{r7, lr}
 800ea4e:	b082      	sub	sp, #8
 800ea50:	af00      	add	r7, sp, #0
 800ea52:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	f8d3 24dc 	ldr.w	r2, [r3, #1244]	@ 0x4dc
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ea60:	4619      	mov	r1, r3
 800ea62:	4610      	mov	r0, r2
 800ea64:	f7fe fa93 	bl	800cf8e <USBD_LL_SetupStage>
}
 800ea68:	bf00      	nop
 800ea6a:	3708      	adds	r7, #8
 800ea6c:	46bd      	mov	sp, r7
 800ea6e:	bd80      	pop	{r7, pc}

0800ea70 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ea70:	b580      	push	{r7, lr}
 800ea72:	b082      	sub	sp, #8
 800ea74:	af00      	add	r7, sp, #0
 800ea76:	6078      	str	r0, [r7, #4]
 800ea78:	460b      	mov	r3, r1
 800ea7a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800ea82:	78fa      	ldrb	r2, [r7, #3]
 800ea84:	6879      	ldr	r1, [r7, #4]
 800ea86:	4613      	mov	r3, r2
 800ea88:	00db      	lsls	r3, r3, #3
 800ea8a:	4413      	add	r3, r2
 800ea8c:	009b      	lsls	r3, r3, #2
 800ea8e:	440b      	add	r3, r1
 800ea90:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800ea94:	681a      	ldr	r2, [r3, #0]
 800ea96:	78fb      	ldrb	r3, [r7, #3]
 800ea98:	4619      	mov	r1, r3
 800ea9a:	f7fe facd 	bl	800d038 <USBD_LL_DataOutStage>
}
 800ea9e:	bf00      	nop
 800eaa0:	3708      	adds	r7, #8
 800eaa2:	46bd      	mov	sp, r7
 800eaa4:	bd80      	pop	{r7, pc}

0800eaa6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eaa6:	b580      	push	{r7, lr}
 800eaa8:	b082      	sub	sp, #8
 800eaaa:	af00      	add	r7, sp, #0
 800eaac:	6078      	str	r0, [r7, #4]
 800eaae:	460b      	mov	r3, r1
 800eab0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800eab8:	78fa      	ldrb	r2, [r7, #3]
 800eaba:	6879      	ldr	r1, [r7, #4]
 800eabc:	4613      	mov	r3, r2
 800eabe:	00db      	lsls	r3, r3, #3
 800eac0:	4413      	add	r3, r2
 800eac2:	009b      	lsls	r3, r3, #2
 800eac4:	440b      	add	r3, r1
 800eac6:	3320      	adds	r3, #32
 800eac8:	681a      	ldr	r2, [r3, #0]
 800eaca:	78fb      	ldrb	r3, [r7, #3]
 800eacc:	4619      	mov	r1, r3
 800eace:	f7fe fb66 	bl	800d19e <USBD_LL_DataInStage>
}
 800ead2:	bf00      	nop
 800ead4:	3708      	adds	r7, #8
 800ead6:	46bd      	mov	sp, r7
 800ead8:	bd80      	pop	{r7, pc}

0800eada <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eada:	b580      	push	{r7, lr}
 800eadc:	b082      	sub	sp, #8
 800eade:	af00      	add	r7, sp, #0
 800eae0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800eae8:	4618      	mov	r0, r3
 800eaea:	f7fe fca0 	bl	800d42e <USBD_LL_SOF>
}
 800eaee:	bf00      	nop
 800eaf0:	3708      	adds	r7, #8
 800eaf2:	46bd      	mov	sp, r7
 800eaf4:	bd80      	pop	{r7, pc}

0800eaf6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eaf6:	b580      	push	{r7, lr}
 800eaf8:	b084      	sub	sp, #16
 800eafa:	af00      	add	r7, sp, #0
 800eafc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800eafe:	2301      	movs	r3, #1
 800eb00:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	79db      	ldrb	r3, [r3, #7]
 800eb06:	2b00      	cmp	r3, #0
 800eb08:	d102      	bne.n	800eb10 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800eb0a:	2300      	movs	r3, #0
 800eb0c:	73fb      	strb	r3, [r7, #15]
 800eb0e:	e008      	b.n	800eb22 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	79db      	ldrb	r3, [r3, #7]
 800eb14:	2b02      	cmp	r3, #2
 800eb16:	d102      	bne.n	800eb1e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800eb18:	2301      	movs	r3, #1
 800eb1a:	73fb      	strb	r3, [r7, #15]
 800eb1c:	e001      	b.n	800eb22 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800eb1e:	f7f3 f961 	bl	8001de4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800eb28:	7bfa      	ldrb	r2, [r7, #15]
 800eb2a:	4611      	mov	r1, r2
 800eb2c:	4618      	mov	r0, r3
 800eb2e:	f7fe fc3a 	bl	800d3a6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800eb38:	4618      	mov	r0, r3
 800eb3a:	f7fe fbe2 	bl	800d302 <USBD_LL_Reset>
}
 800eb3e:	bf00      	nop
 800eb40:	3710      	adds	r7, #16
 800eb42:	46bd      	mov	sp, r7
 800eb44:	bd80      	pop	{r7, pc}
	...

0800eb48 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eb48:	b580      	push	{r7, lr}
 800eb4a:	b082      	sub	sp, #8
 800eb4c:	af00      	add	r7, sp, #0
 800eb4e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800eb56:	4618      	mov	r0, r3
 800eb58:	f7fe fc35 	bl	800d3c6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	681b      	ldr	r3, [r3, #0]
 800eb60:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800eb64:	681b      	ldr	r3, [r3, #0]
 800eb66:	687a      	ldr	r2, [r7, #4]
 800eb68:	6812      	ldr	r2, [r2, #0]
 800eb6a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800eb6e:	f043 0301 	orr.w	r3, r3, #1
 800eb72:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	7adb      	ldrb	r3, [r3, #11]
 800eb78:	2b00      	cmp	r3, #0
 800eb7a:	d005      	beq.n	800eb88 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800eb7c:	4b04      	ldr	r3, [pc, #16]	@ (800eb90 <HAL_PCD_SuspendCallback+0x48>)
 800eb7e:	691b      	ldr	r3, [r3, #16]
 800eb80:	4a03      	ldr	r2, [pc, #12]	@ (800eb90 <HAL_PCD_SuspendCallback+0x48>)
 800eb82:	f043 0306 	orr.w	r3, r3, #6
 800eb86:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800eb88:	bf00      	nop
 800eb8a:	3708      	adds	r7, #8
 800eb8c:	46bd      	mov	sp, r7
 800eb8e:	bd80      	pop	{r7, pc}
 800eb90:	e000ed00 	.word	0xe000ed00

0800eb94 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eb94:	b580      	push	{r7, lr}
 800eb96:	b082      	sub	sp, #8
 800eb98:	af00      	add	r7, sp, #0
 800eb9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800eba2:	4618      	mov	r0, r3
 800eba4:	f7fe fc2b 	bl	800d3fe <USBD_LL_Resume>
}
 800eba8:	bf00      	nop
 800ebaa:	3708      	adds	r7, #8
 800ebac:	46bd      	mov	sp, r7
 800ebae:	bd80      	pop	{r7, pc}

0800ebb0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ebb0:	b580      	push	{r7, lr}
 800ebb2:	b082      	sub	sp, #8
 800ebb4:	af00      	add	r7, sp, #0
 800ebb6:	6078      	str	r0, [r7, #4]
 800ebb8:	460b      	mov	r3, r1
 800ebba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800ebc2:	78fa      	ldrb	r2, [r7, #3]
 800ebc4:	4611      	mov	r1, r2
 800ebc6:	4618      	mov	r0, r3
 800ebc8:	f7fe fc83 	bl	800d4d2 <USBD_LL_IsoOUTIncomplete>
}
 800ebcc:	bf00      	nop
 800ebce:	3708      	adds	r7, #8
 800ebd0:	46bd      	mov	sp, r7
 800ebd2:	bd80      	pop	{r7, pc}

0800ebd4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ebd4:	b580      	push	{r7, lr}
 800ebd6:	b082      	sub	sp, #8
 800ebd8:	af00      	add	r7, sp, #0
 800ebda:	6078      	str	r0, [r7, #4]
 800ebdc:	460b      	mov	r3, r1
 800ebde:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800ebe6:	78fa      	ldrb	r2, [r7, #3]
 800ebe8:	4611      	mov	r1, r2
 800ebea:	4618      	mov	r0, r3
 800ebec:	f7fe fc3f 	bl	800d46e <USBD_LL_IsoINIncomplete>
}
 800ebf0:	bf00      	nop
 800ebf2:	3708      	adds	r7, #8
 800ebf4:	46bd      	mov	sp, r7
 800ebf6:	bd80      	pop	{r7, pc}

0800ebf8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ebf8:	b580      	push	{r7, lr}
 800ebfa:	b082      	sub	sp, #8
 800ebfc:	af00      	add	r7, sp, #0
 800ebfe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800ec06:	4618      	mov	r0, r3
 800ec08:	f7fe fc95 	bl	800d536 <USBD_LL_DevConnected>
}
 800ec0c:	bf00      	nop
 800ec0e:	3708      	adds	r7, #8
 800ec10:	46bd      	mov	sp, r7
 800ec12:	bd80      	pop	{r7, pc}

0800ec14 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ec14:	b580      	push	{r7, lr}
 800ec16:	b082      	sub	sp, #8
 800ec18:	af00      	add	r7, sp, #0
 800ec1a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800ec22:	4618      	mov	r0, r3
 800ec24:	f7fe fc92 	bl	800d54c <USBD_LL_DevDisconnected>
}
 800ec28:	bf00      	nop
 800ec2a:	3708      	adds	r7, #8
 800ec2c:	46bd      	mov	sp, r7
 800ec2e:	bd80      	pop	{r7, pc}

0800ec30 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ec30:	b580      	push	{r7, lr}
 800ec32:	b082      	sub	sp, #8
 800ec34:	af00      	add	r7, sp, #0
 800ec36:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	781b      	ldrb	r3, [r3, #0]
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	d13f      	bne.n	800ecc0 <USBD_LL_Init+0x90>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800ec40:	4a22      	ldr	r2, [pc, #136]	@ (800eccc <USBD_LL_Init+0x9c>)
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
  pdev->pData = &hpcd_USB_OTG_FS;
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	4a20      	ldr	r2, [pc, #128]	@ (800eccc <USBD_LL_Init+0x9c>)
 800ec4c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ec50:	4b1e      	ldr	r3, [pc, #120]	@ (800eccc <USBD_LL_Init+0x9c>)
 800ec52:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800ec56:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800ec58:	4b1c      	ldr	r3, [pc, #112]	@ (800eccc <USBD_LL_Init+0x9c>)
 800ec5a:	2206      	movs	r2, #6
 800ec5c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800ec5e:	4b1b      	ldr	r3, [pc, #108]	@ (800eccc <USBD_LL_Init+0x9c>)
 800ec60:	2202      	movs	r2, #2
 800ec62:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ec64:	4b19      	ldr	r3, [pc, #100]	@ (800eccc <USBD_LL_Init+0x9c>)
 800ec66:	2200      	movs	r2, #0
 800ec68:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ec6a:	4b18      	ldr	r3, [pc, #96]	@ (800eccc <USBD_LL_Init+0x9c>)
 800ec6c:	2202      	movs	r2, #2
 800ec6e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ec70:	4b16      	ldr	r3, [pc, #88]	@ (800eccc <USBD_LL_Init+0x9c>)
 800ec72:	2200      	movs	r2, #0
 800ec74:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800ec76:	4b15      	ldr	r3, [pc, #84]	@ (800eccc <USBD_LL_Init+0x9c>)
 800ec78:	2200      	movs	r2, #0
 800ec7a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800ec7c:	4b13      	ldr	r3, [pc, #76]	@ (800eccc <USBD_LL_Init+0x9c>)
 800ec7e:	2200      	movs	r2, #0
 800ec80:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800ec82:	4b12      	ldr	r3, [pc, #72]	@ (800eccc <USBD_LL_Init+0x9c>)
 800ec84:	2200      	movs	r2, #0
 800ec86:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800ec88:	4b10      	ldr	r3, [pc, #64]	@ (800eccc <USBD_LL_Init+0x9c>)
 800ec8a:	2200      	movs	r2, #0
 800ec8c:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ec8e:	4b0f      	ldr	r3, [pc, #60]	@ (800eccc <USBD_LL_Init+0x9c>)
 800ec90:	2200      	movs	r2, #0
 800ec92:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800ec94:	480d      	ldr	r0, [pc, #52]	@ (800eccc <USBD_LL_Init+0x9c>)
 800ec96:	f7f5 fa8e 	bl	80041b6 <HAL_PCD_Init>
 800ec9a:	4603      	mov	r3, r0
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	d001      	beq.n	800eca4 <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 800eca0:	f7f3 f8a0 	bl	8001de4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800eca4:	2180      	movs	r1, #128	@ 0x80
 800eca6:	4809      	ldr	r0, [pc, #36]	@ (800eccc <USBD_LL_Init+0x9c>)
 800eca8:	f7f6 fcd9 	bl	800565e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ecac:	2240      	movs	r2, #64	@ 0x40
 800ecae:	2100      	movs	r1, #0
 800ecb0:	4806      	ldr	r0, [pc, #24]	@ (800eccc <USBD_LL_Init+0x9c>)
 800ecb2:	f7f6 fc8d 	bl	80055d0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ecb6:	2280      	movs	r2, #128	@ 0x80
 800ecb8:	2101      	movs	r1, #1
 800ecba:	4804      	ldr	r0, [pc, #16]	@ (800eccc <USBD_LL_Init+0x9c>)
 800ecbc:	f7f6 fc88 	bl	80055d0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800ecc0:	2300      	movs	r3, #0
}
 800ecc2:	4618      	mov	r0, r3
 800ecc4:	3708      	adds	r7, #8
 800ecc6:	46bd      	mov	sp, r7
 800ecc8:	bd80      	pop	{r7, pc}
 800ecca:	bf00      	nop
 800eccc:	20002078 	.word	0x20002078

0800ecd0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ecd0:	b580      	push	{r7, lr}
 800ecd2:	b084      	sub	sp, #16
 800ecd4:	af00      	add	r7, sp, #0
 800ecd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ecd8:	2300      	movs	r3, #0
 800ecda:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ecdc:	2300      	movs	r3, #0
 800ecde:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ece6:	4618      	mov	r0, r3
 800ece8:	f7f5 fb7b 	bl	80043e2 <HAL_PCD_Start>
 800ecec:	4603      	mov	r3, r0
 800ecee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ecf0:	7bfb      	ldrb	r3, [r7, #15]
 800ecf2:	4618      	mov	r0, r3
 800ecf4:	f000 f97e 	bl	800eff4 <USBD_Get_USB_Status>
 800ecf8:	4603      	mov	r3, r0
 800ecfa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ecfc:	7bbb      	ldrb	r3, [r7, #14]
}
 800ecfe:	4618      	mov	r0, r3
 800ed00:	3710      	adds	r7, #16
 800ed02:	46bd      	mov	sp, r7
 800ed04:	bd80      	pop	{r7, pc}

0800ed06 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ed06:	b580      	push	{r7, lr}
 800ed08:	b084      	sub	sp, #16
 800ed0a:	af00      	add	r7, sp, #0
 800ed0c:	6078      	str	r0, [r7, #4]
 800ed0e:	4608      	mov	r0, r1
 800ed10:	4611      	mov	r1, r2
 800ed12:	461a      	mov	r2, r3
 800ed14:	4603      	mov	r3, r0
 800ed16:	70fb      	strb	r3, [r7, #3]
 800ed18:	460b      	mov	r3, r1
 800ed1a:	70bb      	strb	r3, [r7, #2]
 800ed1c:	4613      	mov	r3, r2
 800ed1e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ed20:	2300      	movs	r3, #0
 800ed22:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ed24:	2300      	movs	r3, #0
 800ed26:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ed2e:	78bb      	ldrb	r3, [r7, #2]
 800ed30:	883a      	ldrh	r2, [r7, #0]
 800ed32:	78f9      	ldrb	r1, [r7, #3]
 800ed34:	f7f6 f869 	bl	8004e0a <HAL_PCD_EP_Open>
 800ed38:	4603      	mov	r3, r0
 800ed3a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ed3c:	7bfb      	ldrb	r3, [r7, #15]
 800ed3e:	4618      	mov	r0, r3
 800ed40:	f000 f958 	bl	800eff4 <USBD_Get_USB_Status>
 800ed44:	4603      	mov	r3, r0
 800ed46:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ed48:	7bbb      	ldrb	r3, [r7, #14]
}
 800ed4a:	4618      	mov	r0, r3
 800ed4c:	3710      	adds	r7, #16
 800ed4e:	46bd      	mov	sp, r7
 800ed50:	bd80      	pop	{r7, pc}

0800ed52 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ed52:	b580      	push	{r7, lr}
 800ed54:	b084      	sub	sp, #16
 800ed56:	af00      	add	r7, sp, #0
 800ed58:	6078      	str	r0, [r7, #4]
 800ed5a:	460b      	mov	r3, r1
 800ed5c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ed5e:	2300      	movs	r3, #0
 800ed60:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ed62:	2300      	movs	r3, #0
 800ed64:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ed6c:	78fa      	ldrb	r2, [r7, #3]
 800ed6e:	4611      	mov	r1, r2
 800ed70:	4618      	mov	r0, r3
 800ed72:	f7f6 f8b2 	bl	8004eda <HAL_PCD_EP_Close>
 800ed76:	4603      	mov	r3, r0
 800ed78:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ed7a:	7bfb      	ldrb	r3, [r7, #15]
 800ed7c:	4618      	mov	r0, r3
 800ed7e:	f000 f939 	bl	800eff4 <USBD_Get_USB_Status>
 800ed82:	4603      	mov	r3, r0
 800ed84:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ed86:	7bbb      	ldrb	r3, [r7, #14]
}
 800ed88:	4618      	mov	r0, r3
 800ed8a:	3710      	adds	r7, #16
 800ed8c:	46bd      	mov	sp, r7
 800ed8e:	bd80      	pop	{r7, pc}

0800ed90 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ed90:	b580      	push	{r7, lr}
 800ed92:	b084      	sub	sp, #16
 800ed94:	af00      	add	r7, sp, #0
 800ed96:	6078      	str	r0, [r7, #4]
 800ed98:	460b      	mov	r3, r1
 800ed9a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ed9c:	2300      	movs	r3, #0
 800ed9e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eda0:	2300      	movs	r3, #0
 800eda2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800edaa:	78fa      	ldrb	r2, [r7, #3]
 800edac:	4611      	mov	r1, r2
 800edae:	4618      	mov	r0, r3
 800edb0:	f7f6 f96a 	bl	8005088 <HAL_PCD_EP_SetStall>
 800edb4:	4603      	mov	r3, r0
 800edb6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800edb8:	7bfb      	ldrb	r3, [r7, #15]
 800edba:	4618      	mov	r0, r3
 800edbc:	f000 f91a 	bl	800eff4 <USBD_Get_USB_Status>
 800edc0:	4603      	mov	r3, r0
 800edc2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800edc4:	7bbb      	ldrb	r3, [r7, #14]
}
 800edc6:	4618      	mov	r0, r3
 800edc8:	3710      	adds	r7, #16
 800edca:	46bd      	mov	sp, r7
 800edcc:	bd80      	pop	{r7, pc}

0800edce <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800edce:	b580      	push	{r7, lr}
 800edd0:	b084      	sub	sp, #16
 800edd2:	af00      	add	r7, sp, #0
 800edd4:	6078      	str	r0, [r7, #4]
 800edd6:	460b      	mov	r3, r1
 800edd8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800edda:	2300      	movs	r3, #0
 800eddc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800edde:	2300      	movs	r3, #0
 800ede0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ede8:	78fa      	ldrb	r2, [r7, #3]
 800edea:	4611      	mov	r1, r2
 800edec:	4618      	mov	r0, r3
 800edee:	f7f6 f9ae 	bl	800514e <HAL_PCD_EP_ClrStall>
 800edf2:	4603      	mov	r3, r0
 800edf4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800edf6:	7bfb      	ldrb	r3, [r7, #15]
 800edf8:	4618      	mov	r0, r3
 800edfa:	f000 f8fb 	bl	800eff4 <USBD_Get_USB_Status>
 800edfe:	4603      	mov	r3, r0
 800ee00:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ee02:	7bbb      	ldrb	r3, [r7, #14]
}
 800ee04:	4618      	mov	r0, r3
 800ee06:	3710      	adds	r7, #16
 800ee08:	46bd      	mov	sp, r7
 800ee0a:	bd80      	pop	{r7, pc}

0800ee0c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ee0c:	b480      	push	{r7}
 800ee0e:	b085      	sub	sp, #20
 800ee10:	af00      	add	r7, sp, #0
 800ee12:	6078      	str	r0, [r7, #4]
 800ee14:	460b      	mov	r3, r1
 800ee16:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ee1e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ee20:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	da0b      	bge.n	800ee40 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ee28:	78fb      	ldrb	r3, [r7, #3]
 800ee2a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ee2e:	68f9      	ldr	r1, [r7, #12]
 800ee30:	4613      	mov	r3, r2
 800ee32:	00db      	lsls	r3, r3, #3
 800ee34:	4413      	add	r3, r2
 800ee36:	009b      	lsls	r3, r3, #2
 800ee38:	440b      	add	r3, r1
 800ee3a:	3316      	adds	r3, #22
 800ee3c:	781b      	ldrb	r3, [r3, #0]
 800ee3e:	e00b      	b.n	800ee58 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ee40:	78fb      	ldrb	r3, [r7, #3]
 800ee42:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ee46:	68f9      	ldr	r1, [r7, #12]
 800ee48:	4613      	mov	r3, r2
 800ee4a:	00db      	lsls	r3, r3, #3
 800ee4c:	4413      	add	r3, r2
 800ee4e:	009b      	lsls	r3, r3, #2
 800ee50:	440b      	add	r3, r1
 800ee52:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800ee56:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ee58:	4618      	mov	r0, r3
 800ee5a:	3714      	adds	r7, #20
 800ee5c:	46bd      	mov	sp, r7
 800ee5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee62:	4770      	bx	lr

0800ee64 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ee64:	b580      	push	{r7, lr}
 800ee66:	b084      	sub	sp, #16
 800ee68:	af00      	add	r7, sp, #0
 800ee6a:	6078      	str	r0, [r7, #4]
 800ee6c:	460b      	mov	r3, r1
 800ee6e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ee70:	2300      	movs	r3, #0
 800ee72:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ee74:	2300      	movs	r3, #0
 800ee76:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ee7e:	78fa      	ldrb	r2, [r7, #3]
 800ee80:	4611      	mov	r1, r2
 800ee82:	4618      	mov	r0, r3
 800ee84:	f7f5 ff9d 	bl	8004dc2 <HAL_PCD_SetAddress>
 800ee88:	4603      	mov	r3, r0
 800ee8a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ee8c:	7bfb      	ldrb	r3, [r7, #15]
 800ee8e:	4618      	mov	r0, r3
 800ee90:	f000 f8b0 	bl	800eff4 <USBD_Get_USB_Status>
 800ee94:	4603      	mov	r3, r0
 800ee96:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ee98:	7bbb      	ldrb	r3, [r7, #14]
}
 800ee9a:	4618      	mov	r0, r3
 800ee9c:	3710      	adds	r7, #16
 800ee9e:	46bd      	mov	sp, r7
 800eea0:	bd80      	pop	{r7, pc}

0800eea2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800eea2:	b580      	push	{r7, lr}
 800eea4:	b086      	sub	sp, #24
 800eea6:	af00      	add	r7, sp, #0
 800eea8:	60f8      	str	r0, [r7, #12]
 800eeaa:	607a      	str	r2, [r7, #4]
 800eeac:	603b      	str	r3, [r7, #0]
 800eeae:	460b      	mov	r3, r1
 800eeb0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eeb2:	2300      	movs	r3, #0
 800eeb4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eeb6:	2300      	movs	r3, #0
 800eeb8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800eeba:	68fb      	ldr	r3, [r7, #12]
 800eebc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800eec0:	7af9      	ldrb	r1, [r7, #11]
 800eec2:	683b      	ldr	r3, [r7, #0]
 800eec4:	687a      	ldr	r2, [r7, #4]
 800eec6:	f7f6 f8a5 	bl	8005014 <HAL_PCD_EP_Transmit>
 800eeca:	4603      	mov	r3, r0
 800eecc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eece:	7dfb      	ldrb	r3, [r7, #23]
 800eed0:	4618      	mov	r0, r3
 800eed2:	f000 f88f 	bl	800eff4 <USBD_Get_USB_Status>
 800eed6:	4603      	mov	r3, r0
 800eed8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800eeda:	7dbb      	ldrb	r3, [r7, #22]
}
 800eedc:	4618      	mov	r0, r3
 800eede:	3718      	adds	r7, #24
 800eee0:	46bd      	mov	sp, r7
 800eee2:	bd80      	pop	{r7, pc}

0800eee4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800eee4:	b580      	push	{r7, lr}
 800eee6:	b086      	sub	sp, #24
 800eee8:	af00      	add	r7, sp, #0
 800eeea:	60f8      	str	r0, [r7, #12]
 800eeec:	607a      	str	r2, [r7, #4]
 800eeee:	603b      	str	r3, [r7, #0]
 800eef0:	460b      	mov	r3, r1
 800eef2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eef4:	2300      	movs	r3, #0
 800eef6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eef8:	2300      	movs	r3, #0
 800eefa:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ef02:	7af9      	ldrb	r1, [r7, #11]
 800ef04:	683b      	ldr	r3, [r7, #0]
 800ef06:	687a      	ldr	r2, [r7, #4]
 800ef08:	f7f6 f831 	bl	8004f6e <HAL_PCD_EP_Receive>
 800ef0c:	4603      	mov	r3, r0
 800ef0e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ef10:	7dfb      	ldrb	r3, [r7, #23]
 800ef12:	4618      	mov	r0, r3
 800ef14:	f000 f86e 	bl	800eff4 <USBD_Get_USB_Status>
 800ef18:	4603      	mov	r3, r0
 800ef1a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ef1c:	7dbb      	ldrb	r3, [r7, #22]
}
 800ef1e:	4618      	mov	r0, r3
 800ef20:	3718      	adds	r7, #24
 800ef22:	46bd      	mov	sp, r7
 800ef24:	bd80      	pop	{r7, pc}

0800ef26 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ef26:	b580      	push	{r7, lr}
 800ef28:	b082      	sub	sp, #8
 800ef2a:	af00      	add	r7, sp, #0
 800ef2c:	6078      	str	r0, [r7, #4]
 800ef2e:	460b      	mov	r3, r1
 800ef30:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ef38:	78fa      	ldrb	r2, [r7, #3]
 800ef3a:	4611      	mov	r1, r2
 800ef3c:	4618      	mov	r0, r3
 800ef3e:	f7f6 f851 	bl	8004fe4 <HAL_PCD_EP_GetRxCount>
 800ef42:	4603      	mov	r3, r0
}
 800ef44:	4618      	mov	r0, r3
 800ef46:	3708      	adds	r7, #8
 800ef48:	46bd      	mov	sp, r7
 800ef4a:	bd80      	pop	{r7, pc}

0800ef4c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800ef4c:	b580      	push	{r7, lr}
 800ef4e:	b082      	sub	sp, #8
 800ef50:	af00      	add	r7, sp, #0
 800ef52:	6078      	str	r0, [r7, #4]
 800ef54:	460b      	mov	r3, r1
 800ef56:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800ef58:	78fb      	ldrb	r3, [r7, #3]
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d002      	beq.n	800ef64 <HAL_PCDEx_LPM_Callback+0x18>
 800ef5e:	2b01      	cmp	r3, #1
 800ef60:	d01f      	beq.n	800efa2 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800ef62:	e03b      	b.n	800efdc <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	7adb      	ldrb	r3, [r3, #11]
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	d007      	beq.n	800ef7c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800ef6c:	f000 f83c 	bl	800efe8 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ef70:	4b1c      	ldr	r3, [pc, #112]	@ (800efe4 <HAL_PCDEx_LPM_Callback+0x98>)
 800ef72:	691b      	ldr	r3, [r3, #16]
 800ef74:	4a1b      	ldr	r2, [pc, #108]	@ (800efe4 <HAL_PCDEx_LPM_Callback+0x98>)
 800ef76:	f023 0306 	bic.w	r3, r3, #6
 800ef7a:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	681b      	ldr	r3, [r3, #0]
 800ef80:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ef84:	681b      	ldr	r3, [r3, #0]
 800ef86:	687a      	ldr	r2, [r7, #4]
 800ef88:	6812      	ldr	r2, [r2, #0]
 800ef8a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ef8e:	f023 0301 	bic.w	r3, r3, #1
 800ef92:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800ef9a:	4618      	mov	r0, r3
 800ef9c:	f7fe fa2f 	bl	800d3fe <USBD_LL_Resume>
    break;
 800efa0:	e01c      	b.n	800efdc <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	681b      	ldr	r3, [r3, #0]
 800efa6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800efaa:	681b      	ldr	r3, [r3, #0]
 800efac:	687a      	ldr	r2, [r7, #4]
 800efae:	6812      	ldr	r2, [r2, #0]
 800efb0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800efb4:	f043 0301 	orr.w	r3, r3, #1
 800efb8:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800efba:	687b      	ldr	r3, [r7, #4]
 800efbc:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800efc0:	4618      	mov	r0, r3
 800efc2:	f7fe fa00 	bl	800d3c6 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	7adb      	ldrb	r3, [r3, #11]
 800efca:	2b00      	cmp	r3, #0
 800efcc:	d005      	beq.n	800efda <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800efce:	4b05      	ldr	r3, [pc, #20]	@ (800efe4 <HAL_PCDEx_LPM_Callback+0x98>)
 800efd0:	691b      	ldr	r3, [r3, #16]
 800efd2:	4a04      	ldr	r2, [pc, #16]	@ (800efe4 <HAL_PCDEx_LPM_Callback+0x98>)
 800efd4:	f043 0306 	orr.w	r3, r3, #6
 800efd8:	6113      	str	r3, [r2, #16]
    break;
 800efda:	bf00      	nop
}
 800efdc:	bf00      	nop
 800efde:	3708      	adds	r7, #8
 800efe0:	46bd      	mov	sp, r7
 800efe2:	bd80      	pop	{r7, pc}
 800efe4:	e000ed00 	.word	0xe000ed00

0800efe8 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800efe8:	b580      	push	{r7, lr}
 800efea:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800efec:	f7f2 f9f6 	bl	80013dc <SystemClock_Config>
}
 800eff0:	bf00      	nop
 800eff2:	bd80      	pop	{r7, pc}

0800eff4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800eff4:	b480      	push	{r7}
 800eff6:	b085      	sub	sp, #20
 800eff8:	af00      	add	r7, sp, #0
 800effa:	4603      	mov	r3, r0
 800effc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800effe:	2300      	movs	r3, #0
 800f000:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f002:	79fb      	ldrb	r3, [r7, #7]
 800f004:	2b03      	cmp	r3, #3
 800f006:	d817      	bhi.n	800f038 <USBD_Get_USB_Status+0x44>
 800f008:	a201      	add	r2, pc, #4	@ (adr r2, 800f010 <USBD_Get_USB_Status+0x1c>)
 800f00a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f00e:	bf00      	nop
 800f010:	0800f021 	.word	0x0800f021
 800f014:	0800f027 	.word	0x0800f027
 800f018:	0800f02d 	.word	0x0800f02d
 800f01c:	0800f033 	.word	0x0800f033
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800f020:	2300      	movs	r3, #0
 800f022:	73fb      	strb	r3, [r7, #15]
    break;
 800f024:	e00b      	b.n	800f03e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f026:	2303      	movs	r3, #3
 800f028:	73fb      	strb	r3, [r7, #15]
    break;
 800f02a:	e008      	b.n	800f03e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f02c:	2301      	movs	r3, #1
 800f02e:	73fb      	strb	r3, [r7, #15]
    break;
 800f030:	e005      	b.n	800f03e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f032:	2303      	movs	r3, #3
 800f034:	73fb      	strb	r3, [r7, #15]
    break;
 800f036:	e002      	b.n	800f03e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800f038:	2303      	movs	r3, #3
 800f03a:	73fb      	strb	r3, [r7, #15]
    break;
 800f03c:	bf00      	nop
  }
  return usb_status;
 800f03e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f040:	4618      	mov	r0, r3
 800f042:	3714      	adds	r7, #20
 800f044:	46bd      	mov	sp, r7
 800f046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f04a:	4770      	bx	lr

0800f04c <malloc>:
 800f04c:	4b02      	ldr	r3, [pc, #8]	@ (800f058 <malloc+0xc>)
 800f04e:	4601      	mov	r1, r0
 800f050:	6818      	ldr	r0, [r3, #0]
 800f052:	f000 b82d 	b.w	800f0b0 <_malloc_r>
 800f056:	bf00      	nop
 800f058:	20000118 	.word	0x20000118

0800f05c <free>:
 800f05c:	4b02      	ldr	r3, [pc, #8]	@ (800f068 <free+0xc>)
 800f05e:	4601      	mov	r1, r0
 800f060:	6818      	ldr	r0, [r3, #0]
 800f062:	f001 bd2d 	b.w	8010ac0 <_free_r>
 800f066:	bf00      	nop
 800f068:	20000118 	.word	0x20000118

0800f06c <sbrk_aligned>:
 800f06c:	b570      	push	{r4, r5, r6, lr}
 800f06e:	4e0f      	ldr	r6, [pc, #60]	@ (800f0ac <sbrk_aligned+0x40>)
 800f070:	460c      	mov	r4, r1
 800f072:	6831      	ldr	r1, [r6, #0]
 800f074:	4605      	mov	r5, r0
 800f076:	b911      	cbnz	r1, 800f07e <sbrk_aligned+0x12>
 800f078:	f000 fe78 	bl	800fd6c <_sbrk_r>
 800f07c:	6030      	str	r0, [r6, #0]
 800f07e:	4621      	mov	r1, r4
 800f080:	4628      	mov	r0, r5
 800f082:	f000 fe73 	bl	800fd6c <_sbrk_r>
 800f086:	1c43      	adds	r3, r0, #1
 800f088:	d103      	bne.n	800f092 <sbrk_aligned+0x26>
 800f08a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800f08e:	4620      	mov	r0, r4
 800f090:	bd70      	pop	{r4, r5, r6, pc}
 800f092:	1cc4      	adds	r4, r0, #3
 800f094:	f024 0403 	bic.w	r4, r4, #3
 800f098:	42a0      	cmp	r0, r4
 800f09a:	d0f8      	beq.n	800f08e <sbrk_aligned+0x22>
 800f09c:	1a21      	subs	r1, r4, r0
 800f09e:	4628      	mov	r0, r5
 800f0a0:	f000 fe64 	bl	800fd6c <_sbrk_r>
 800f0a4:	3001      	adds	r0, #1
 800f0a6:	d1f2      	bne.n	800f08e <sbrk_aligned+0x22>
 800f0a8:	e7ef      	b.n	800f08a <sbrk_aligned+0x1e>
 800f0aa:	bf00      	nop
 800f0ac:	20002558 	.word	0x20002558

0800f0b0 <_malloc_r>:
 800f0b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f0b4:	1ccd      	adds	r5, r1, #3
 800f0b6:	f025 0503 	bic.w	r5, r5, #3
 800f0ba:	3508      	adds	r5, #8
 800f0bc:	2d0c      	cmp	r5, #12
 800f0be:	bf38      	it	cc
 800f0c0:	250c      	movcc	r5, #12
 800f0c2:	2d00      	cmp	r5, #0
 800f0c4:	4606      	mov	r6, r0
 800f0c6:	db01      	blt.n	800f0cc <_malloc_r+0x1c>
 800f0c8:	42a9      	cmp	r1, r5
 800f0ca:	d904      	bls.n	800f0d6 <_malloc_r+0x26>
 800f0cc:	230c      	movs	r3, #12
 800f0ce:	6033      	str	r3, [r6, #0]
 800f0d0:	2000      	movs	r0, #0
 800f0d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f0d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f1ac <_malloc_r+0xfc>
 800f0da:	f000 f869 	bl	800f1b0 <__malloc_lock>
 800f0de:	f8d8 3000 	ldr.w	r3, [r8]
 800f0e2:	461c      	mov	r4, r3
 800f0e4:	bb44      	cbnz	r4, 800f138 <_malloc_r+0x88>
 800f0e6:	4629      	mov	r1, r5
 800f0e8:	4630      	mov	r0, r6
 800f0ea:	f7ff ffbf 	bl	800f06c <sbrk_aligned>
 800f0ee:	1c43      	adds	r3, r0, #1
 800f0f0:	4604      	mov	r4, r0
 800f0f2:	d158      	bne.n	800f1a6 <_malloc_r+0xf6>
 800f0f4:	f8d8 4000 	ldr.w	r4, [r8]
 800f0f8:	4627      	mov	r7, r4
 800f0fa:	2f00      	cmp	r7, #0
 800f0fc:	d143      	bne.n	800f186 <_malloc_r+0xd6>
 800f0fe:	2c00      	cmp	r4, #0
 800f100:	d04b      	beq.n	800f19a <_malloc_r+0xea>
 800f102:	6823      	ldr	r3, [r4, #0]
 800f104:	4639      	mov	r1, r7
 800f106:	4630      	mov	r0, r6
 800f108:	eb04 0903 	add.w	r9, r4, r3
 800f10c:	f000 fe2e 	bl	800fd6c <_sbrk_r>
 800f110:	4581      	cmp	r9, r0
 800f112:	d142      	bne.n	800f19a <_malloc_r+0xea>
 800f114:	6821      	ldr	r1, [r4, #0]
 800f116:	1a6d      	subs	r5, r5, r1
 800f118:	4629      	mov	r1, r5
 800f11a:	4630      	mov	r0, r6
 800f11c:	f7ff ffa6 	bl	800f06c <sbrk_aligned>
 800f120:	3001      	adds	r0, #1
 800f122:	d03a      	beq.n	800f19a <_malloc_r+0xea>
 800f124:	6823      	ldr	r3, [r4, #0]
 800f126:	442b      	add	r3, r5
 800f128:	6023      	str	r3, [r4, #0]
 800f12a:	f8d8 3000 	ldr.w	r3, [r8]
 800f12e:	685a      	ldr	r2, [r3, #4]
 800f130:	bb62      	cbnz	r2, 800f18c <_malloc_r+0xdc>
 800f132:	f8c8 7000 	str.w	r7, [r8]
 800f136:	e00f      	b.n	800f158 <_malloc_r+0xa8>
 800f138:	6822      	ldr	r2, [r4, #0]
 800f13a:	1b52      	subs	r2, r2, r5
 800f13c:	d420      	bmi.n	800f180 <_malloc_r+0xd0>
 800f13e:	2a0b      	cmp	r2, #11
 800f140:	d917      	bls.n	800f172 <_malloc_r+0xc2>
 800f142:	1961      	adds	r1, r4, r5
 800f144:	42a3      	cmp	r3, r4
 800f146:	6025      	str	r5, [r4, #0]
 800f148:	bf18      	it	ne
 800f14a:	6059      	strne	r1, [r3, #4]
 800f14c:	6863      	ldr	r3, [r4, #4]
 800f14e:	bf08      	it	eq
 800f150:	f8c8 1000 	streq.w	r1, [r8]
 800f154:	5162      	str	r2, [r4, r5]
 800f156:	604b      	str	r3, [r1, #4]
 800f158:	4630      	mov	r0, r6
 800f15a:	f000 f82f 	bl	800f1bc <__malloc_unlock>
 800f15e:	f104 000b 	add.w	r0, r4, #11
 800f162:	1d23      	adds	r3, r4, #4
 800f164:	f020 0007 	bic.w	r0, r0, #7
 800f168:	1ac2      	subs	r2, r0, r3
 800f16a:	bf1c      	itt	ne
 800f16c:	1a1b      	subne	r3, r3, r0
 800f16e:	50a3      	strne	r3, [r4, r2]
 800f170:	e7af      	b.n	800f0d2 <_malloc_r+0x22>
 800f172:	6862      	ldr	r2, [r4, #4]
 800f174:	42a3      	cmp	r3, r4
 800f176:	bf0c      	ite	eq
 800f178:	f8c8 2000 	streq.w	r2, [r8]
 800f17c:	605a      	strne	r2, [r3, #4]
 800f17e:	e7eb      	b.n	800f158 <_malloc_r+0xa8>
 800f180:	4623      	mov	r3, r4
 800f182:	6864      	ldr	r4, [r4, #4]
 800f184:	e7ae      	b.n	800f0e4 <_malloc_r+0x34>
 800f186:	463c      	mov	r4, r7
 800f188:	687f      	ldr	r7, [r7, #4]
 800f18a:	e7b6      	b.n	800f0fa <_malloc_r+0x4a>
 800f18c:	461a      	mov	r2, r3
 800f18e:	685b      	ldr	r3, [r3, #4]
 800f190:	42a3      	cmp	r3, r4
 800f192:	d1fb      	bne.n	800f18c <_malloc_r+0xdc>
 800f194:	2300      	movs	r3, #0
 800f196:	6053      	str	r3, [r2, #4]
 800f198:	e7de      	b.n	800f158 <_malloc_r+0xa8>
 800f19a:	230c      	movs	r3, #12
 800f19c:	6033      	str	r3, [r6, #0]
 800f19e:	4630      	mov	r0, r6
 800f1a0:	f000 f80c 	bl	800f1bc <__malloc_unlock>
 800f1a4:	e794      	b.n	800f0d0 <_malloc_r+0x20>
 800f1a6:	6005      	str	r5, [r0, #0]
 800f1a8:	e7d6      	b.n	800f158 <_malloc_r+0xa8>
 800f1aa:	bf00      	nop
 800f1ac:	2000255c 	.word	0x2000255c

0800f1b0 <__malloc_lock>:
 800f1b0:	4801      	ldr	r0, [pc, #4]	@ (800f1b8 <__malloc_lock+0x8>)
 800f1b2:	f000 be28 	b.w	800fe06 <__retarget_lock_acquire_recursive>
 800f1b6:	bf00      	nop
 800f1b8:	200026a0 	.word	0x200026a0

0800f1bc <__malloc_unlock>:
 800f1bc:	4801      	ldr	r0, [pc, #4]	@ (800f1c4 <__malloc_unlock+0x8>)
 800f1be:	f000 be23 	b.w	800fe08 <__retarget_lock_release_recursive>
 800f1c2:	bf00      	nop
 800f1c4:	200026a0 	.word	0x200026a0

0800f1c8 <__cvt>:
 800f1c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f1cc:	ec57 6b10 	vmov	r6, r7, d0
 800f1d0:	2f00      	cmp	r7, #0
 800f1d2:	460c      	mov	r4, r1
 800f1d4:	4619      	mov	r1, r3
 800f1d6:	463b      	mov	r3, r7
 800f1d8:	bfbb      	ittet	lt
 800f1da:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800f1de:	461f      	movlt	r7, r3
 800f1e0:	2300      	movge	r3, #0
 800f1e2:	232d      	movlt	r3, #45	@ 0x2d
 800f1e4:	700b      	strb	r3, [r1, #0]
 800f1e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f1e8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800f1ec:	4691      	mov	r9, r2
 800f1ee:	f023 0820 	bic.w	r8, r3, #32
 800f1f2:	bfbc      	itt	lt
 800f1f4:	4632      	movlt	r2, r6
 800f1f6:	4616      	movlt	r6, r2
 800f1f8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800f1fc:	d005      	beq.n	800f20a <__cvt+0x42>
 800f1fe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800f202:	d100      	bne.n	800f206 <__cvt+0x3e>
 800f204:	3401      	adds	r4, #1
 800f206:	2102      	movs	r1, #2
 800f208:	e000      	b.n	800f20c <__cvt+0x44>
 800f20a:	2103      	movs	r1, #3
 800f20c:	ab03      	add	r3, sp, #12
 800f20e:	9301      	str	r3, [sp, #4]
 800f210:	ab02      	add	r3, sp, #8
 800f212:	9300      	str	r3, [sp, #0]
 800f214:	ec47 6b10 	vmov	d0, r6, r7
 800f218:	4653      	mov	r3, sl
 800f21a:	4622      	mov	r2, r4
 800f21c:	f000 fe80 	bl	800ff20 <_dtoa_r>
 800f220:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800f224:	4605      	mov	r5, r0
 800f226:	d119      	bne.n	800f25c <__cvt+0x94>
 800f228:	f019 0f01 	tst.w	r9, #1
 800f22c:	d00e      	beq.n	800f24c <__cvt+0x84>
 800f22e:	eb00 0904 	add.w	r9, r0, r4
 800f232:	2200      	movs	r2, #0
 800f234:	2300      	movs	r3, #0
 800f236:	4630      	mov	r0, r6
 800f238:	4639      	mov	r1, r7
 800f23a:	f7f1 fc6d 	bl	8000b18 <__aeabi_dcmpeq>
 800f23e:	b108      	cbz	r0, 800f244 <__cvt+0x7c>
 800f240:	f8cd 900c 	str.w	r9, [sp, #12]
 800f244:	2230      	movs	r2, #48	@ 0x30
 800f246:	9b03      	ldr	r3, [sp, #12]
 800f248:	454b      	cmp	r3, r9
 800f24a:	d31e      	bcc.n	800f28a <__cvt+0xc2>
 800f24c:	9b03      	ldr	r3, [sp, #12]
 800f24e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f250:	1b5b      	subs	r3, r3, r5
 800f252:	4628      	mov	r0, r5
 800f254:	6013      	str	r3, [r2, #0]
 800f256:	b004      	add	sp, #16
 800f258:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f25c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800f260:	eb00 0904 	add.w	r9, r0, r4
 800f264:	d1e5      	bne.n	800f232 <__cvt+0x6a>
 800f266:	7803      	ldrb	r3, [r0, #0]
 800f268:	2b30      	cmp	r3, #48	@ 0x30
 800f26a:	d10a      	bne.n	800f282 <__cvt+0xba>
 800f26c:	2200      	movs	r2, #0
 800f26e:	2300      	movs	r3, #0
 800f270:	4630      	mov	r0, r6
 800f272:	4639      	mov	r1, r7
 800f274:	f7f1 fc50 	bl	8000b18 <__aeabi_dcmpeq>
 800f278:	b918      	cbnz	r0, 800f282 <__cvt+0xba>
 800f27a:	f1c4 0401 	rsb	r4, r4, #1
 800f27e:	f8ca 4000 	str.w	r4, [sl]
 800f282:	f8da 3000 	ldr.w	r3, [sl]
 800f286:	4499      	add	r9, r3
 800f288:	e7d3      	b.n	800f232 <__cvt+0x6a>
 800f28a:	1c59      	adds	r1, r3, #1
 800f28c:	9103      	str	r1, [sp, #12]
 800f28e:	701a      	strb	r2, [r3, #0]
 800f290:	e7d9      	b.n	800f246 <__cvt+0x7e>

0800f292 <__exponent>:
 800f292:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f294:	2900      	cmp	r1, #0
 800f296:	bfba      	itte	lt
 800f298:	4249      	neglt	r1, r1
 800f29a:	232d      	movlt	r3, #45	@ 0x2d
 800f29c:	232b      	movge	r3, #43	@ 0x2b
 800f29e:	2909      	cmp	r1, #9
 800f2a0:	7002      	strb	r2, [r0, #0]
 800f2a2:	7043      	strb	r3, [r0, #1]
 800f2a4:	dd29      	ble.n	800f2fa <__exponent+0x68>
 800f2a6:	f10d 0307 	add.w	r3, sp, #7
 800f2aa:	461d      	mov	r5, r3
 800f2ac:	270a      	movs	r7, #10
 800f2ae:	461a      	mov	r2, r3
 800f2b0:	fbb1 f6f7 	udiv	r6, r1, r7
 800f2b4:	fb07 1416 	mls	r4, r7, r6, r1
 800f2b8:	3430      	adds	r4, #48	@ 0x30
 800f2ba:	f802 4c01 	strb.w	r4, [r2, #-1]
 800f2be:	460c      	mov	r4, r1
 800f2c0:	2c63      	cmp	r4, #99	@ 0x63
 800f2c2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800f2c6:	4631      	mov	r1, r6
 800f2c8:	dcf1      	bgt.n	800f2ae <__exponent+0x1c>
 800f2ca:	3130      	adds	r1, #48	@ 0x30
 800f2cc:	1e94      	subs	r4, r2, #2
 800f2ce:	f803 1c01 	strb.w	r1, [r3, #-1]
 800f2d2:	1c41      	adds	r1, r0, #1
 800f2d4:	4623      	mov	r3, r4
 800f2d6:	42ab      	cmp	r3, r5
 800f2d8:	d30a      	bcc.n	800f2f0 <__exponent+0x5e>
 800f2da:	f10d 0309 	add.w	r3, sp, #9
 800f2de:	1a9b      	subs	r3, r3, r2
 800f2e0:	42ac      	cmp	r4, r5
 800f2e2:	bf88      	it	hi
 800f2e4:	2300      	movhi	r3, #0
 800f2e6:	3302      	adds	r3, #2
 800f2e8:	4403      	add	r3, r0
 800f2ea:	1a18      	subs	r0, r3, r0
 800f2ec:	b003      	add	sp, #12
 800f2ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f2f0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800f2f4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800f2f8:	e7ed      	b.n	800f2d6 <__exponent+0x44>
 800f2fa:	2330      	movs	r3, #48	@ 0x30
 800f2fc:	3130      	adds	r1, #48	@ 0x30
 800f2fe:	7083      	strb	r3, [r0, #2]
 800f300:	70c1      	strb	r1, [r0, #3]
 800f302:	1d03      	adds	r3, r0, #4
 800f304:	e7f1      	b.n	800f2ea <__exponent+0x58>
	...

0800f308 <_printf_float>:
 800f308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f30c:	b08d      	sub	sp, #52	@ 0x34
 800f30e:	460c      	mov	r4, r1
 800f310:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800f314:	4616      	mov	r6, r2
 800f316:	461f      	mov	r7, r3
 800f318:	4605      	mov	r5, r0
 800f31a:	f000 fcef 	bl	800fcfc <_localeconv_r>
 800f31e:	6803      	ldr	r3, [r0, #0]
 800f320:	9304      	str	r3, [sp, #16]
 800f322:	4618      	mov	r0, r3
 800f324:	f7f0 ffcc 	bl	80002c0 <strlen>
 800f328:	2300      	movs	r3, #0
 800f32a:	930a      	str	r3, [sp, #40]	@ 0x28
 800f32c:	f8d8 3000 	ldr.w	r3, [r8]
 800f330:	9005      	str	r0, [sp, #20]
 800f332:	3307      	adds	r3, #7
 800f334:	f023 0307 	bic.w	r3, r3, #7
 800f338:	f103 0208 	add.w	r2, r3, #8
 800f33c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800f340:	f8d4 b000 	ldr.w	fp, [r4]
 800f344:	f8c8 2000 	str.w	r2, [r8]
 800f348:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f34c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800f350:	9307      	str	r3, [sp, #28]
 800f352:	f8cd 8018 	str.w	r8, [sp, #24]
 800f356:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800f35a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f35e:	4b9c      	ldr	r3, [pc, #624]	@ (800f5d0 <_printf_float+0x2c8>)
 800f360:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f364:	f7f1 fc0a 	bl	8000b7c <__aeabi_dcmpun>
 800f368:	bb70      	cbnz	r0, 800f3c8 <_printf_float+0xc0>
 800f36a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f36e:	4b98      	ldr	r3, [pc, #608]	@ (800f5d0 <_printf_float+0x2c8>)
 800f370:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f374:	f7f1 fbe4 	bl	8000b40 <__aeabi_dcmple>
 800f378:	bb30      	cbnz	r0, 800f3c8 <_printf_float+0xc0>
 800f37a:	2200      	movs	r2, #0
 800f37c:	2300      	movs	r3, #0
 800f37e:	4640      	mov	r0, r8
 800f380:	4649      	mov	r1, r9
 800f382:	f7f1 fbd3 	bl	8000b2c <__aeabi_dcmplt>
 800f386:	b110      	cbz	r0, 800f38e <_printf_float+0x86>
 800f388:	232d      	movs	r3, #45	@ 0x2d
 800f38a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f38e:	4a91      	ldr	r2, [pc, #580]	@ (800f5d4 <_printf_float+0x2cc>)
 800f390:	4b91      	ldr	r3, [pc, #580]	@ (800f5d8 <_printf_float+0x2d0>)
 800f392:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800f396:	bf8c      	ite	hi
 800f398:	4690      	movhi	r8, r2
 800f39a:	4698      	movls	r8, r3
 800f39c:	2303      	movs	r3, #3
 800f39e:	6123      	str	r3, [r4, #16]
 800f3a0:	f02b 0304 	bic.w	r3, fp, #4
 800f3a4:	6023      	str	r3, [r4, #0]
 800f3a6:	f04f 0900 	mov.w	r9, #0
 800f3aa:	9700      	str	r7, [sp, #0]
 800f3ac:	4633      	mov	r3, r6
 800f3ae:	aa0b      	add	r2, sp, #44	@ 0x2c
 800f3b0:	4621      	mov	r1, r4
 800f3b2:	4628      	mov	r0, r5
 800f3b4:	f000 f9d2 	bl	800f75c <_printf_common>
 800f3b8:	3001      	adds	r0, #1
 800f3ba:	f040 808d 	bne.w	800f4d8 <_printf_float+0x1d0>
 800f3be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f3c2:	b00d      	add	sp, #52	@ 0x34
 800f3c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3c8:	4642      	mov	r2, r8
 800f3ca:	464b      	mov	r3, r9
 800f3cc:	4640      	mov	r0, r8
 800f3ce:	4649      	mov	r1, r9
 800f3d0:	f7f1 fbd4 	bl	8000b7c <__aeabi_dcmpun>
 800f3d4:	b140      	cbz	r0, 800f3e8 <_printf_float+0xe0>
 800f3d6:	464b      	mov	r3, r9
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	bfbc      	itt	lt
 800f3dc:	232d      	movlt	r3, #45	@ 0x2d
 800f3de:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800f3e2:	4a7e      	ldr	r2, [pc, #504]	@ (800f5dc <_printf_float+0x2d4>)
 800f3e4:	4b7e      	ldr	r3, [pc, #504]	@ (800f5e0 <_printf_float+0x2d8>)
 800f3e6:	e7d4      	b.n	800f392 <_printf_float+0x8a>
 800f3e8:	6863      	ldr	r3, [r4, #4]
 800f3ea:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800f3ee:	9206      	str	r2, [sp, #24]
 800f3f0:	1c5a      	adds	r2, r3, #1
 800f3f2:	d13b      	bne.n	800f46c <_printf_float+0x164>
 800f3f4:	2306      	movs	r3, #6
 800f3f6:	6063      	str	r3, [r4, #4]
 800f3f8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800f3fc:	2300      	movs	r3, #0
 800f3fe:	6022      	str	r2, [r4, #0]
 800f400:	9303      	str	r3, [sp, #12]
 800f402:	ab0a      	add	r3, sp, #40	@ 0x28
 800f404:	e9cd a301 	strd	sl, r3, [sp, #4]
 800f408:	ab09      	add	r3, sp, #36	@ 0x24
 800f40a:	9300      	str	r3, [sp, #0]
 800f40c:	6861      	ldr	r1, [r4, #4]
 800f40e:	ec49 8b10 	vmov	d0, r8, r9
 800f412:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800f416:	4628      	mov	r0, r5
 800f418:	f7ff fed6 	bl	800f1c8 <__cvt>
 800f41c:	9b06      	ldr	r3, [sp, #24]
 800f41e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f420:	2b47      	cmp	r3, #71	@ 0x47
 800f422:	4680      	mov	r8, r0
 800f424:	d129      	bne.n	800f47a <_printf_float+0x172>
 800f426:	1cc8      	adds	r0, r1, #3
 800f428:	db02      	blt.n	800f430 <_printf_float+0x128>
 800f42a:	6863      	ldr	r3, [r4, #4]
 800f42c:	4299      	cmp	r1, r3
 800f42e:	dd41      	ble.n	800f4b4 <_printf_float+0x1ac>
 800f430:	f1aa 0a02 	sub.w	sl, sl, #2
 800f434:	fa5f fa8a 	uxtb.w	sl, sl
 800f438:	3901      	subs	r1, #1
 800f43a:	4652      	mov	r2, sl
 800f43c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800f440:	9109      	str	r1, [sp, #36]	@ 0x24
 800f442:	f7ff ff26 	bl	800f292 <__exponent>
 800f446:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f448:	1813      	adds	r3, r2, r0
 800f44a:	2a01      	cmp	r2, #1
 800f44c:	4681      	mov	r9, r0
 800f44e:	6123      	str	r3, [r4, #16]
 800f450:	dc02      	bgt.n	800f458 <_printf_float+0x150>
 800f452:	6822      	ldr	r2, [r4, #0]
 800f454:	07d2      	lsls	r2, r2, #31
 800f456:	d501      	bpl.n	800f45c <_printf_float+0x154>
 800f458:	3301      	adds	r3, #1
 800f45a:	6123      	str	r3, [r4, #16]
 800f45c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800f460:	2b00      	cmp	r3, #0
 800f462:	d0a2      	beq.n	800f3aa <_printf_float+0xa2>
 800f464:	232d      	movs	r3, #45	@ 0x2d
 800f466:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f46a:	e79e      	b.n	800f3aa <_printf_float+0xa2>
 800f46c:	9a06      	ldr	r2, [sp, #24]
 800f46e:	2a47      	cmp	r2, #71	@ 0x47
 800f470:	d1c2      	bne.n	800f3f8 <_printf_float+0xf0>
 800f472:	2b00      	cmp	r3, #0
 800f474:	d1c0      	bne.n	800f3f8 <_printf_float+0xf0>
 800f476:	2301      	movs	r3, #1
 800f478:	e7bd      	b.n	800f3f6 <_printf_float+0xee>
 800f47a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f47e:	d9db      	bls.n	800f438 <_printf_float+0x130>
 800f480:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800f484:	d118      	bne.n	800f4b8 <_printf_float+0x1b0>
 800f486:	2900      	cmp	r1, #0
 800f488:	6863      	ldr	r3, [r4, #4]
 800f48a:	dd0b      	ble.n	800f4a4 <_printf_float+0x19c>
 800f48c:	6121      	str	r1, [r4, #16]
 800f48e:	b913      	cbnz	r3, 800f496 <_printf_float+0x18e>
 800f490:	6822      	ldr	r2, [r4, #0]
 800f492:	07d0      	lsls	r0, r2, #31
 800f494:	d502      	bpl.n	800f49c <_printf_float+0x194>
 800f496:	3301      	adds	r3, #1
 800f498:	440b      	add	r3, r1
 800f49a:	6123      	str	r3, [r4, #16]
 800f49c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800f49e:	f04f 0900 	mov.w	r9, #0
 800f4a2:	e7db      	b.n	800f45c <_printf_float+0x154>
 800f4a4:	b913      	cbnz	r3, 800f4ac <_printf_float+0x1a4>
 800f4a6:	6822      	ldr	r2, [r4, #0]
 800f4a8:	07d2      	lsls	r2, r2, #31
 800f4aa:	d501      	bpl.n	800f4b0 <_printf_float+0x1a8>
 800f4ac:	3302      	adds	r3, #2
 800f4ae:	e7f4      	b.n	800f49a <_printf_float+0x192>
 800f4b0:	2301      	movs	r3, #1
 800f4b2:	e7f2      	b.n	800f49a <_printf_float+0x192>
 800f4b4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800f4b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f4ba:	4299      	cmp	r1, r3
 800f4bc:	db05      	blt.n	800f4ca <_printf_float+0x1c2>
 800f4be:	6823      	ldr	r3, [r4, #0]
 800f4c0:	6121      	str	r1, [r4, #16]
 800f4c2:	07d8      	lsls	r0, r3, #31
 800f4c4:	d5ea      	bpl.n	800f49c <_printf_float+0x194>
 800f4c6:	1c4b      	adds	r3, r1, #1
 800f4c8:	e7e7      	b.n	800f49a <_printf_float+0x192>
 800f4ca:	2900      	cmp	r1, #0
 800f4cc:	bfd4      	ite	le
 800f4ce:	f1c1 0202 	rsble	r2, r1, #2
 800f4d2:	2201      	movgt	r2, #1
 800f4d4:	4413      	add	r3, r2
 800f4d6:	e7e0      	b.n	800f49a <_printf_float+0x192>
 800f4d8:	6823      	ldr	r3, [r4, #0]
 800f4da:	055a      	lsls	r2, r3, #21
 800f4dc:	d407      	bmi.n	800f4ee <_printf_float+0x1e6>
 800f4de:	6923      	ldr	r3, [r4, #16]
 800f4e0:	4642      	mov	r2, r8
 800f4e2:	4631      	mov	r1, r6
 800f4e4:	4628      	mov	r0, r5
 800f4e6:	47b8      	blx	r7
 800f4e8:	3001      	adds	r0, #1
 800f4ea:	d12b      	bne.n	800f544 <_printf_float+0x23c>
 800f4ec:	e767      	b.n	800f3be <_printf_float+0xb6>
 800f4ee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f4f2:	f240 80dd 	bls.w	800f6b0 <_printf_float+0x3a8>
 800f4f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f4fa:	2200      	movs	r2, #0
 800f4fc:	2300      	movs	r3, #0
 800f4fe:	f7f1 fb0b 	bl	8000b18 <__aeabi_dcmpeq>
 800f502:	2800      	cmp	r0, #0
 800f504:	d033      	beq.n	800f56e <_printf_float+0x266>
 800f506:	4a37      	ldr	r2, [pc, #220]	@ (800f5e4 <_printf_float+0x2dc>)
 800f508:	2301      	movs	r3, #1
 800f50a:	4631      	mov	r1, r6
 800f50c:	4628      	mov	r0, r5
 800f50e:	47b8      	blx	r7
 800f510:	3001      	adds	r0, #1
 800f512:	f43f af54 	beq.w	800f3be <_printf_float+0xb6>
 800f516:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800f51a:	4543      	cmp	r3, r8
 800f51c:	db02      	blt.n	800f524 <_printf_float+0x21c>
 800f51e:	6823      	ldr	r3, [r4, #0]
 800f520:	07d8      	lsls	r0, r3, #31
 800f522:	d50f      	bpl.n	800f544 <_printf_float+0x23c>
 800f524:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f528:	4631      	mov	r1, r6
 800f52a:	4628      	mov	r0, r5
 800f52c:	47b8      	blx	r7
 800f52e:	3001      	adds	r0, #1
 800f530:	f43f af45 	beq.w	800f3be <_printf_float+0xb6>
 800f534:	f04f 0900 	mov.w	r9, #0
 800f538:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800f53c:	f104 0a1a 	add.w	sl, r4, #26
 800f540:	45c8      	cmp	r8, r9
 800f542:	dc09      	bgt.n	800f558 <_printf_float+0x250>
 800f544:	6823      	ldr	r3, [r4, #0]
 800f546:	079b      	lsls	r3, r3, #30
 800f548:	f100 8103 	bmi.w	800f752 <_printf_float+0x44a>
 800f54c:	68e0      	ldr	r0, [r4, #12]
 800f54e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f550:	4298      	cmp	r0, r3
 800f552:	bfb8      	it	lt
 800f554:	4618      	movlt	r0, r3
 800f556:	e734      	b.n	800f3c2 <_printf_float+0xba>
 800f558:	2301      	movs	r3, #1
 800f55a:	4652      	mov	r2, sl
 800f55c:	4631      	mov	r1, r6
 800f55e:	4628      	mov	r0, r5
 800f560:	47b8      	blx	r7
 800f562:	3001      	adds	r0, #1
 800f564:	f43f af2b 	beq.w	800f3be <_printf_float+0xb6>
 800f568:	f109 0901 	add.w	r9, r9, #1
 800f56c:	e7e8      	b.n	800f540 <_printf_float+0x238>
 800f56e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f570:	2b00      	cmp	r3, #0
 800f572:	dc39      	bgt.n	800f5e8 <_printf_float+0x2e0>
 800f574:	4a1b      	ldr	r2, [pc, #108]	@ (800f5e4 <_printf_float+0x2dc>)
 800f576:	2301      	movs	r3, #1
 800f578:	4631      	mov	r1, r6
 800f57a:	4628      	mov	r0, r5
 800f57c:	47b8      	blx	r7
 800f57e:	3001      	adds	r0, #1
 800f580:	f43f af1d 	beq.w	800f3be <_printf_float+0xb6>
 800f584:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800f588:	ea59 0303 	orrs.w	r3, r9, r3
 800f58c:	d102      	bne.n	800f594 <_printf_float+0x28c>
 800f58e:	6823      	ldr	r3, [r4, #0]
 800f590:	07d9      	lsls	r1, r3, #31
 800f592:	d5d7      	bpl.n	800f544 <_printf_float+0x23c>
 800f594:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f598:	4631      	mov	r1, r6
 800f59a:	4628      	mov	r0, r5
 800f59c:	47b8      	blx	r7
 800f59e:	3001      	adds	r0, #1
 800f5a0:	f43f af0d 	beq.w	800f3be <_printf_float+0xb6>
 800f5a4:	f04f 0a00 	mov.w	sl, #0
 800f5a8:	f104 0b1a 	add.w	fp, r4, #26
 800f5ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f5ae:	425b      	negs	r3, r3
 800f5b0:	4553      	cmp	r3, sl
 800f5b2:	dc01      	bgt.n	800f5b8 <_printf_float+0x2b0>
 800f5b4:	464b      	mov	r3, r9
 800f5b6:	e793      	b.n	800f4e0 <_printf_float+0x1d8>
 800f5b8:	2301      	movs	r3, #1
 800f5ba:	465a      	mov	r2, fp
 800f5bc:	4631      	mov	r1, r6
 800f5be:	4628      	mov	r0, r5
 800f5c0:	47b8      	blx	r7
 800f5c2:	3001      	adds	r0, #1
 800f5c4:	f43f aefb 	beq.w	800f3be <_printf_float+0xb6>
 800f5c8:	f10a 0a01 	add.w	sl, sl, #1
 800f5cc:	e7ee      	b.n	800f5ac <_printf_float+0x2a4>
 800f5ce:	bf00      	nop
 800f5d0:	7fefffff 	.word	0x7fefffff
 800f5d4:	08011dd4 	.word	0x08011dd4
 800f5d8:	08011dd0 	.word	0x08011dd0
 800f5dc:	08011ddc 	.word	0x08011ddc
 800f5e0:	08011dd8 	.word	0x08011dd8
 800f5e4:	08011de0 	.word	0x08011de0
 800f5e8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f5ea:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f5ee:	4553      	cmp	r3, sl
 800f5f0:	bfa8      	it	ge
 800f5f2:	4653      	movge	r3, sl
 800f5f4:	2b00      	cmp	r3, #0
 800f5f6:	4699      	mov	r9, r3
 800f5f8:	dc36      	bgt.n	800f668 <_printf_float+0x360>
 800f5fa:	f04f 0b00 	mov.w	fp, #0
 800f5fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f602:	f104 021a 	add.w	r2, r4, #26
 800f606:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f608:	9306      	str	r3, [sp, #24]
 800f60a:	eba3 0309 	sub.w	r3, r3, r9
 800f60e:	455b      	cmp	r3, fp
 800f610:	dc31      	bgt.n	800f676 <_printf_float+0x36e>
 800f612:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f614:	459a      	cmp	sl, r3
 800f616:	dc3a      	bgt.n	800f68e <_printf_float+0x386>
 800f618:	6823      	ldr	r3, [r4, #0]
 800f61a:	07da      	lsls	r2, r3, #31
 800f61c:	d437      	bmi.n	800f68e <_printf_float+0x386>
 800f61e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f620:	ebaa 0903 	sub.w	r9, sl, r3
 800f624:	9b06      	ldr	r3, [sp, #24]
 800f626:	ebaa 0303 	sub.w	r3, sl, r3
 800f62a:	4599      	cmp	r9, r3
 800f62c:	bfa8      	it	ge
 800f62e:	4699      	movge	r9, r3
 800f630:	f1b9 0f00 	cmp.w	r9, #0
 800f634:	dc33      	bgt.n	800f69e <_printf_float+0x396>
 800f636:	f04f 0800 	mov.w	r8, #0
 800f63a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f63e:	f104 0b1a 	add.w	fp, r4, #26
 800f642:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f644:	ebaa 0303 	sub.w	r3, sl, r3
 800f648:	eba3 0309 	sub.w	r3, r3, r9
 800f64c:	4543      	cmp	r3, r8
 800f64e:	f77f af79 	ble.w	800f544 <_printf_float+0x23c>
 800f652:	2301      	movs	r3, #1
 800f654:	465a      	mov	r2, fp
 800f656:	4631      	mov	r1, r6
 800f658:	4628      	mov	r0, r5
 800f65a:	47b8      	blx	r7
 800f65c:	3001      	adds	r0, #1
 800f65e:	f43f aeae 	beq.w	800f3be <_printf_float+0xb6>
 800f662:	f108 0801 	add.w	r8, r8, #1
 800f666:	e7ec      	b.n	800f642 <_printf_float+0x33a>
 800f668:	4642      	mov	r2, r8
 800f66a:	4631      	mov	r1, r6
 800f66c:	4628      	mov	r0, r5
 800f66e:	47b8      	blx	r7
 800f670:	3001      	adds	r0, #1
 800f672:	d1c2      	bne.n	800f5fa <_printf_float+0x2f2>
 800f674:	e6a3      	b.n	800f3be <_printf_float+0xb6>
 800f676:	2301      	movs	r3, #1
 800f678:	4631      	mov	r1, r6
 800f67a:	4628      	mov	r0, r5
 800f67c:	9206      	str	r2, [sp, #24]
 800f67e:	47b8      	blx	r7
 800f680:	3001      	adds	r0, #1
 800f682:	f43f ae9c 	beq.w	800f3be <_printf_float+0xb6>
 800f686:	9a06      	ldr	r2, [sp, #24]
 800f688:	f10b 0b01 	add.w	fp, fp, #1
 800f68c:	e7bb      	b.n	800f606 <_printf_float+0x2fe>
 800f68e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f692:	4631      	mov	r1, r6
 800f694:	4628      	mov	r0, r5
 800f696:	47b8      	blx	r7
 800f698:	3001      	adds	r0, #1
 800f69a:	d1c0      	bne.n	800f61e <_printf_float+0x316>
 800f69c:	e68f      	b.n	800f3be <_printf_float+0xb6>
 800f69e:	9a06      	ldr	r2, [sp, #24]
 800f6a0:	464b      	mov	r3, r9
 800f6a2:	4442      	add	r2, r8
 800f6a4:	4631      	mov	r1, r6
 800f6a6:	4628      	mov	r0, r5
 800f6a8:	47b8      	blx	r7
 800f6aa:	3001      	adds	r0, #1
 800f6ac:	d1c3      	bne.n	800f636 <_printf_float+0x32e>
 800f6ae:	e686      	b.n	800f3be <_printf_float+0xb6>
 800f6b0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f6b4:	f1ba 0f01 	cmp.w	sl, #1
 800f6b8:	dc01      	bgt.n	800f6be <_printf_float+0x3b6>
 800f6ba:	07db      	lsls	r3, r3, #31
 800f6bc:	d536      	bpl.n	800f72c <_printf_float+0x424>
 800f6be:	2301      	movs	r3, #1
 800f6c0:	4642      	mov	r2, r8
 800f6c2:	4631      	mov	r1, r6
 800f6c4:	4628      	mov	r0, r5
 800f6c6:	47b8      	blx	r7
 800f6c8:	3001      	adds	r0, #1
 800f6ca:	f43f ae78 	beq.w	800f3be <_printf_float+0xb6>
 800f6ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f6d2:	4631      	mov	r1, r6
 800f6d4:	4628      	mov	r0, r5
 800f6d6:	47b8      	blx	r7
 800f6d8:	3001      	adds	r0, #1
 800f6da:	f43f ae70 	beq.w	800f3be <_printf_float+0xb6>
 800f6de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f6e2:	2200      	movs	r2, #0
 800f6e4:	2300      	movs	r3, #0
 800f6e6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800f6ea:	f7f1 fa15 	bl	8000b18 <__aeabi_dcmpeq>
 800f6ee:	b9c0      	cbnz	r0, 800f722 <_printf_float+0x41a>
 800f6f0:	4653      	mov	r3, sl
 800f6f2:	f108 0201 	add.w	r2, r8, #1
 800f6f6:	4631      	mov	r1, r6
 800f6f8:	4628      	mov	r0, r5
 800f6fa:	47b8      	blx	r7
 800f6fc:	3001      	adds	r0, #1
 800f6fe:	d10c      	bne.n	800f71a <_printf_float+0x412>
 800f700:	e65d      	b.n	800f3be <_printf_float+0xb6>
 800f702:	2301      	movs	r3, #1
 800f704:	465a      	mov	r2, fp
 800f706:	4631      	mov	r1, r6
 800f708:	4628      	mov	r0, r5
 800f70a:	47b8      	blx	r7
 800f70c:	3001      	adds	r0, #1
 800f70e:	f43f ae56 	beq.w	800f3be <_printf_float+0xb6>
 800f712:	f108 0801 	add.w	r8, r8, #1
 800f716:	45d0      	cmp	r8, sl
 800f718:	dbf3      	blt.n	800f702 <_printf_float+0x3fa>
 800f71a:	464b      	mov	r3, r9
 800f71c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800f720:	e6df      	b.n	800f4e2 <_printf_float+0x1da>
 800f722:	f04f 0800 	mov.w	r8, #0
 800f726:	f104 0b1a 	add.w	fp, r4, #26
 800f72a:	e7f4      	b.n	800f716 <_printf_float+0x40e>
 800f72c:	2301      	movs	r3, #1
 800f72e:	4642      	mov	r2, r8
 800f730:	e7e1      	b.n	800f6f6 <_printf_float+0x3ee>
 800f732:	2301      	movs	r3, #1
 800f734:	464a      	mov	r2, r9
 800f736:	4631      	mov	r1, r6
 800f738:	4628      	mov	r0, r5
 800f73a:	47b8      	blx	r7
 800f73c:	3001      	adds	r0, #1
 800f73e:	f43f ae3e 	beq.w	800f3be <_printf_float+0xb6>
 800f742:	f108 0801 	add.w	r8, r8, #1
 800f746:	68e3      	ldr	r3, [r4, #12]
 800f748:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f74a:	1a5b      	subs	r3, r3, r1
 800f74c:	4543      	cmp	r3, r8
 800f74e:	dcf0      	bgt.n	800f732 <_printf_float+0x42a>
 800f750:	e6fc      	b.n	800f54c <_printf_float+0x244>
 800f752:	f04f 0800 	mov.w	r8, #0
 800f756:	f104 0919 	add.w	r9, r4, #25
 800f75a:	e7f4      	b.n	800f746 <_printf_float+0x43e>

0800f75c <_printf_common>:
 800f75c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f760:	4616      	mov	r6, r2
 800f762:	4698      	mov	r8, r3
 800f764:	688a      	ldr	r2, [r1, #8]
 800f766:	690b      	ldr	r3, [r1, #16]
 800f768:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f76c:	4293      	cmp	r3, r2
 800f76e:	bfb8      	it	lt
 800f770:	4613      	movlt	r3, r2
 800f772:	6033      	str	r3, [r6, #0]
 800f774:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f778:	4607      	mov	r7, r0
 800f77a:	460c      	mov	r4, r1
 800f77c:	b10a      	cbz	r2, 800f782 <_printf_common+0x26>
 800f77e:	3301      	adds	r3, #1
 800f780:	6033      	str	r3, [r6, #0]
 800f782:	6823      	ldr	r3, [r4, #0]
 800f784:	0699      	lsls	r1, r3, #26
 800f786:	bf42      	ittt	mi
 800f788:	6833      	ldrmi	r3, [r6, #0]
 800f78a:	3302      	addmi	r3, #2
 800f78c:	6033      	strmi	r3, [r6, #0]
 800f78e:	6825      	ldr	r5, [r4, #0]
 800f790:	f015 0506 	ands.w	r5, r5, #6
 800f794:	d106      	bne.n	800f7a4 <_printf_common+0x48>
 800f796:	f104 0a19 	add.w	sl, r4, #25
 800f79a:	68e3      	ldr	r3, [r4, #12]
 800f79c:	6832      	ldr	r2, [r6, #0]
 800f79e:	1a9b      	subs	r3, r3, r2
 800f7a0:	42ab      	cmp	r3, r5
 800f7a2:	dc26      	bgt.n	800f7f2 <_printf_common+0x96>
 800f7a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f7a8:	6822      	ldr	r2, [r4, #0]
 800f7aa:	3b00      	subs	r3, #0
 800f7ac:	bf18      	it	ne
 800f7ae:	2301      	movne	r3, #1
 800f7b0:	0692      	lsls	r2, r2, #26
 800f7b2:	d42b      	bmi.n	800f80c <_printf_common+0xb0>
 800f7b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f7b8:	4641      	mov	r1, r8
 800f7ba:	4638      	mov	r0, r7
 800f7bc:	47c8      	blx	r9
 800f7be:	3001      	adds	r0, #1
 800f7c0:	d01e      	beq.n	800f800 <_printf_common+0xa4>
 800f7c2:	6823      	ldr	r3, [r4, #0]
 800f7c4:	6922      	ldr	r2, [r4, #16]
 800f7c6:	f003 0306 	and.w	r3, r3, #6
 800f7ca:	2b04      	cmp	r3, #4
 800f7cc:	bf02      	ittt	eq
 800f7ce:	68e5      	ldreq	r5, [r4, #12]
 800f7d0:	6833      	ldreq	r3, [r6, #0]
 800f7d2:	1aed      	subeq	r5, r5, r3
 800f7d4:	68a3      	ldr	r3, [r4, #8]
 800f7d6:	bf0c      	ite	eq
 800f7d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f7dc:	2500      	movne	r5, #0
 800f7de:	4293      	cmp	r3, r2
 800f7e0:	bfc4      	itt	gt
 800f7e2:	1a9b      	subgt	r3, r3, r2
 800f7e4:	18ed      	addgt	r5, r5, r3
 800f7e6:	2600      	movs	r6, #0
 800f7e8:	341a      	adds	r4, #26
 800f7ea:	42b5      	cmp	r5, r6
 800f7ec:	d11a      	bne.n	800f824 <_printf_common+0xc8>
 800f7ee:	2000      	movs	r0, #0
 800f7f0:	e008      	b.n	800f804 <_printf_common+0xa8>
 800f7f2:	2301      	movs	r3, #1
 800f7f4:	4652      	mov	r2, sl
 800f7f6:	4641      	mov	r1, r8
 800f7f8:	4638      	mov	r0, r7
 800f7fa:	47c8      	blx	r9
 800f7fc:	3001      	adds	r0, #1
 800f7fe:	d103      	bne.n	800f808 <_printf_common+0xac>
 800f800:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f804:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f808:	3501      	adds	r5, #1
 800f80a:	e7c6      	b.n	800f79a <_printf_common+0x3e>
 800f80c:	18e1      	adds	r1, r4, r3
 800f80e:	1c5a      	adds	r2, r3, #1
 800f810:	2030      	movs	r0, #48	@ 0x30
 800f812:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f816:	4422      	add	r2, r4
 800f818:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f81c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f820:	3302      	adds	r3, #2
 800f822:	e7c7      	b.n	800f7b4 <_printf_common+0x58>
 800f824:	2301      	movs	r3, #1
 800f826:	4622      	mov	r2, r4
 800f828:	4641      	mov	r1, r8
 800f82a:	4638      	mov	r0, r7
 800f82c:	47c8      	blx	r9
 800f82e:	3001      	adds	r0, #1
 800f830:	d0e6      	beq.n	800f800 <_printf_common+0xa4>
 800f832:	3601      	adds	r6, #1
 800f834:	e7d9      	b.n	800f7ea <_printf_common+0x8e>
	...

0800f838 <_printf_i>:
 800f838:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f83c:	7e0f      	ldrb	r7, [r1, #24]
 800f83e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f840:	2f78      	cmp	r7, #120	@ 0x78
 800f842:	4691      	mov	r9, r2
 800f844:	4680      	mov	r8, r0
 800f846:	460c      	mov	r4, r1
 800f848:	469a      	mov	sl, r3
 800f84a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f84e:	d807      	bhi.n	800f860 <_printf_i+0x28>
 800f850:	2f62      	cmp	r7, #98	@ 0x62
 800f852:	d80a      	bhi.n	800f86a <_printf_i+0x32>
 800f854:	2f00      	cmp	r7, #0
 800f856:	f000 80d1 	beq.w	800f9fc <_printf_i+0x1c4>
 800f85a:	2f58      	cmp	r7, #88	@ 0x58
 800f85c:	f000 80b8 	beq.w	800f9d0 <_printf_i+0x198>
 800f860:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f864:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f868:	e03a      	b.n	800f8e0 <_printf_i+0xa8>
 800f86a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f86e:	2b15      	cmp	r3, #21
 800f870:	d8f6      	bhi.n	800f860 <_printf_i+0x28>
 800f872:	a101      	add	r1, pc, #4	@ (adr r1, 800f878 <_printf_i+0x40>)
 800f874:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f878:	0800f8d1 	.word	0x0800f8d1
 800f87c:	0800f8e5 	.word	0x0800f8e5
 800f880:	0800f861 	.word	0x0800f861
 800f884:	0800f861 	.word	0x0800f861
 800f888:	0800f861 	.word	0x0800f861
 800f88c:	0800f861 	.word	0x0800f861
 800f890:	0800f8e5 	.word	0x0800f8e5
 800f894:	0800f861 	.word	0x0800f861
 800f898:	0800f861 	.word	0x0800f861
 800f89c:	0800f861 	.word	0x0800f861
 800f8a0:	0800f861 	.word	0x0800f861
 800f8a4:	0800f9e3 	.word	0x0800f9e3
 800f8a8:	0800f90f 	.word	0x0800f90f
 800f8ac:	0800f99d 	.word	0x0800f99d
 800f8b0:	0800f861 	.word	0x0800f861
 800f8b4:	0800f861 	.word	0x0800f861
 800f8b8:	0800fa05 	.word	0x0800fa05
 800f8bc:	0800f861 	.word	0x0800f861
 800f8c0:	0800f90f 	.word	0x0800f90f
 800f8c4:	0800f861 	.word	0x0800f861
 800f8c8:	0800f861 	.word	0x0800f861
 800f8cc:	0800f9a5 	.word	0x0800f9a5
 800f8d0:	6833      	ldr	r3, [r6, #0]
 800f8d2:	1d1a      	adds	r2, r3, #4
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	6032      	str	r2, [r6, #0]
 800f8d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f8dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f8e0:	2301      	movs	r3, #1
 800f8e2:	e09c      	b.n	800fa1e <_printf_i+0x1e6>
 800f8e4:	6833      	ldr	r3, [r6, #0]
 800f8e6:	6820      	ldr	r0, [r4, #0]
 800f8e8:	1d19      	adds	r1, r3, #4
 800f8ea:	6031      	str	r1, [r6, #0]
 800f8ec:	0606      	lsls	r6, r0, #24
 800f8ee:	d501      	bpl.n	800f8f4 <_printf_i+0xbc>
 800f8f0:	681d      	ldr	r5, [r3, #0]
 800f8f2:	e003      	b.n	800f8fc <_printf_i+0xc4>
 800f8f4:	0645      	lsls	r5, r0, #25
 800f8f6:	d5fb      	bpl.n	800f8f0 <_printf_i+0xb8>
 800f8f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f8fc:	2d00      	cmp	r5, #0
 800f8fe:	da03      	bge.n	800f908 <_printf_i+0xd0>
 800f900:	232d      	movs	r3, #45	@ 0x2d
 800f902:	426d      	negs	r5, r5
 800f904:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f908:	4858      	ldr	r0, [pc, #352]	@ (800fa6c <_printf_i+0x234>)
 800f90a:	230a      	movs	r3, #10
 800f90c:	e011      	b.n	800f932 <_printf_i+0xfa>
 800f90e:	6821      	ldr	r1, [r4, #0]
 800f910:	6833      	ldr	r3, [r6, #0]
 800f912:	0608      	lsls	r0, r1, #24
 800f914:	f853 5b04 	ldr.w	r5, [r3], #4
 800f918:	d402      	bmi.n	800f920 <_printf_i+0xe8>
 800f91a:	0649      	lsls	r1, r1, #25
 800f91c:	bf48      	it	mi
 800f91e:	b2ad      	uxthmi	r5, r5
 800f920:	2f6f      	cmp	r7, #111	@ 0x6f
 800f922:	4852      	ldr	r0, [pc, #328]	@ (800fa6c <_printf_i+0x234>)
 800f924:	6033      	str	r3, [r6, #0]
 800f926:	bf14      	ite	ne
 800f928:	230a      	movne	r3, #10
 800f92a:	2308      	moveq	r3, #8
 800f92c:	2100      	movs	r1, #0
 800f92e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f932:	6866      	ldr	r6, [r4, #4]
 800f934:	60a6      	str	r6, [r4, #8]
 800f936:	2e00      	cmp	r6, #0
 800f938:	db05      	blt.n	800f946 <_printf_i+0x10e>
 800f93a:	6821      	ldr	r1, [r4, #0]
 800f93c:	432e      	orrs	r6, r5
 800f93e:	f021 0104 	bic.w	r1, r1, #4
 800f942:	6021      	str	r1, [r4, #0]
 800f944:	d04b      	beq.n	800f9de <_printf_i+0x1a6>
 800f946:	4616      	mov	r6, r2
 800f948:	fbb5 f1f3 	udiv	r1, r5, r3
 800f94c:	fb03 5711 	mls	r7, r3, r1, r5
 800f950:	5dc7      	ldrb	r7, [r0, r7]
 800f952:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f956:	462f      	mov	r7, r5
 800f958:	42bb      	cmp	r3, r7
 800f95a:	460d      	mov	r5, r1
 800f95c:	d9f4      	bls.n	800f948 <_printf_i+0x110>
 800f95e:	2b08      	cmp	r3, #8
 800f960:	d10b      	bne.n	800f97a <_printf_i+0x142>
 800f962:	6823      	ldr	r3, [r4, #0]
 800f964:	07df      	lsls	r7, r3, #31
 800f966:	d508      	bpl.n	800f97a <_printf_i+0x142>
 800f968:	6923      	ldr	r3, [r4, #16]
 800f96a:	6861      	ldr	r1, [r4, #4]
 800f96c:	4299      	cmp	r1, r3
 800f96e:	bfde      	ittt	le
 800f970:	2330      	movle	r3, #48	@ 0x30
 800f972:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f976:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800f97a:	1b92      	subs	r2, r2, r6
 800f97c:	6122      	str	r2, [r4, #16]
 800f97e:	f8cd a000 	str.w	sl, [sp]
 800f982:	464b      	mov	r3, r9
 800f984:	aa03      	add	r2, sp, #12
 800f986:	4621      	mov	r1, r4
 800f988:	4640      	mov	r0, r8
 800f98a:	f7ff fee7 	bl	800f75c <_printf_common>
 800f98e:	3001      	adds	r0, #1
 800f990:	d14a      	bne.n	800fa28 <_printf_i+0x1f0>
 800f992:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f996:	b004      	add	sp, #16
 800f998:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f99c:	6823      	ldr	r3, [r4, #0]
 800f99e:	f043 0320 	orr.w	r3, r3, #32
 800f9a2:	6023      	str	r3, [r4, #0]
 800f9a4:	4832      	ldr	r0, [pc, #200]	@ (800fa70 <_printf_i+0x238>)
 800f9a6:	2778      	movs	r7, #120	@ 0x78
 800f9a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f9ac:	6823      	ldr	r3, [r4, #0]
 800f9ae:	6831      	ldr	r1, [r6, #0]
 800f9b0:	061f      	lsls	r7, r3, #24
 800f9b2:	f851 5b04 	ldr.w	r5, [r1], #4
 800f9b6:	d402      	bmi.n	800f9be <_printf_i+0x186>
 800f9b8:	065f      	lsls	r7, r3, #25
 800f9ba:	bf48      	it	mi
 800f9bc:	b2ad      	uxthmi	r5, r5
 800f9be:	6031      	str	r1, [r6, #0]
 800f9c0:	07d9      	lsls	r1, r3, #31
 800f9c2:	bf44      	itt	mi
 800f9c4:	f043 0320 	orrmi.w	r3, r3, #32
 800f9c8:	6023      	strmi	r3, [r4, #0]
 800f9ca:	b11d      	cbz	r5, 800f9d4 <_printf_i+0x19c>
 800f9cc:	2310      	movs	r3, #16
 800f9ce:	e7ad      	b.n	800f92c <_printf_i+0xf4>
 800f9d0:	4826      	ldr	r0, [pc, #152]	@ (800fa6c <_printf_i+0x234>)
 800f9d2:	e7e9      	b.n	800f9a8 <_printf_i+0x170>
 800f9d4:	6823      	ldr	r3, [r4, #0]
 800f9d6:	f023 0320 	bic.w	r3, r3, #32
 800f9da:	6023      	str	r3, [r4, #0]
 800f9dc:	e7f6      	b.n	800f9cc <_printf_i+0x194>
 800f9de:	4616      	mov	r6, r2
 800f9e0:	e7bd      	b.n	800f95e <_printf_i+0x126>
 800f9e2:	6833      	ldr	r3, [r6, #0]
 800f9e4:	6825      	ldr	r5, [r4, #0]
 800f9e6:	6961      	ldr	r1, [r4, #20]
 800f9e8:	1d18      	adds	r0, r3, #4
 800f9ea:	6030      	str	r0, [r6, #0]
 800f9ec:	062e      	lsls	r6, r5, #24
 800f9ee:	681b      	ldr	r3, [r3, #0]
 800f9f0:	d501      	bpl.n	800f9f6 <_printf_i+0x1be>
 800f9f2:	6019      	str	r1, [r3, #0]
 800f9f4:	e002      	b.n	800f9fc <_printf_i+0x1c4>
 800f9f6:	0668      	lsls	r0, r5, #25
 800f9f8:	d5fb      	bpl.n	800f9f2 <_printf_i+0x1ba>
 800f9fa:	8019      	strh	r1, [r3, #0]
 800f9fc:	2300      	movs	r3, #0
 800f9fe:	6123      	str	r3, [r4, #16]
 800fa00:	4616      	mov	r6, r2
 800fa02:	e7bc      	b.n	800f97e <_printf_i+0x146>
 800fa04:	6833      	ldr	r3, [r6, #0]
 800fa06:	1d1a      	adds	r2, r3, #4
 800fa08:	6032      	str	r2, [r6, #0]
 800fa0a:	681e      	ldr	r6, [r3, #0]
 800fa0c:	6862      	ldr	r2, [r4, #4]
 800fa0e:	2100      	movs	r1, #0
 800fa10:	4630      	mov	r0, r6
 800fa12:	f7f0 fc05 	bl	8000220 <memchr>
 800fa16:	b108      	cbz	r0, 800fa1c <_printf_i+0x1e4>
 800fa18:	1b80      	subs	r0, r0, r6
 800fa1a:	6060      	str	r0, [r4, #4]
 800fa1c:	6863      	ldr	r3, [r4, #4]
 800fa1e:	6123      	str	r3, [r4, #16]
 800fa20:	2300      	movs	r3, #0
 800fa22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fa26:	e7aa      	b.n	800f97e <_printf_i+0x146>
 800fa28:	6923      	ldr	r3, [r4, #16]
 800fa2a:	4632      	mov	r2, r6
 800fa2c:	4649      	mov	r1, r9
 800fa2e:	4640      	mov	r0, r8
 800fa30:	47d0      	blx	sl
 800fa32:	3001      	adds	r0, #1
 800fa34:	d0ad      	beq.n	800f992 <_printf_i+0x15a>
 800fa36:	6823      	ldr	r3, [r4, #0]
 800fa38:	079b      	lsls	r3, r3, #30
 800fa3a:	d413      	bmi.n	800fa64 <_printf_i+0x22c>
 800fa3c:	68e0      	ldr	r0, [r4, #12]
 800fa3e:	9b03      	ldr	r3, [sp, #12]
 800fa40:	4298      	cmp	r0, r3
 800fa42:	bfb8      	it	lt
 800fa44:	4618      	movlt	r0, r3
 800fa46:	e7a6      	b.n	800f996 <_printf_i+0x15e>
 800fa48:	2301      	movs	r3, #1
 800fa4a:	4632      	mov	r2, r6
 800fa4c:	4649      	mov	r1, r9
 800fa4e:	4640      	mov	r0, r8
 800fa50:	47d0      	blx	sl
 800fa52:	3001      	adds	r0, #1
 800fa54:	d09d      	beq.n	800f992 <_printf_i+0x15a>
 800fa56:	3501      	adds	r5, #1
 800fa58:	68e3      	ldr	r3, [r4, #12]
 800fa5a:	9903      	ldr	r1, [sp, #12]
 800fa5c:	1a5b      	subs	r3, r3, r1
 800fa5e:	42ab      	cmp	r3, r5
 800fa60:	dcf2      	bgt.n	800fa48 <_printf_i+0x210>
 800fa62:	e7eb      	b.n	800fa3c <_printf_i+0x204>
 800fa64:	2500      	movs	r5, #0
 800fa66:	f104 0619 	add.w	r6, r4, #25
 800fa6a:	e7f5      	b.n	800fa58 <_printf_i+0x220>
 800fa6c:	08011de2 	.word	0x08011de2
 800fa70:	08011df3 	.word	0x08011df3

0800fa74 <std>:
 800fa74:	2300      	movs	r3, #0
 800fa76:	b510      	push	{r4, lr}
 800fa78:	4604      	mov	r4, r0
 800fa7a:	e9c0 3300 	strd	r3, r3, [r0]
 800fa7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fa82:	6083      	str	r3, [r0, #8]
 800fa84:	8181      	strh	r1, [r0, #12]
 800fa86:	6643      	str	r3, [r0, #100]	@ 0x64
 800fa88:	81c2      	strh	r2, [r0, #14]
 800fa8a:	6183      	str	r3, [r0, #24]
 800fa8c:	4619      	mov	r1, r3
 800fa8e:	2208      	movs	r2, #8
 800fa90:	305c      	adds	r0, #92	@ 0x5c
 800fa92:	f000 f92a 	bl	800fcea <memset>
 800fa96:	4b0d      	ldr	r3, [pc, #52]	@ (800facc <std+0x58>)
 800fa98:	6263      	str	r3, [r4, #36]	@ 0x24
 800fa9a:	4b0d      	ldr	r3, [pc, #52]	@ (800fad0 <std+0x5c>)
 800fa9c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800fa9e:	4b0d      	ldr	r3, [pc, #52]	@ (800fad4 <std+0x60>)
 800faa0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800faa2:	4b0d      	ldr	r3, [pc, #52]	@ (800fad8 <std+0x64>)
 800faa4:	6323      	str	r3, [r4, #48]	@ 0x30
 800faa6:	4b0d      	ldr	r3, [pc, #52]	@ (800fadc <std+0x68>)
 800faa8:	6224      	str	r4, [r4, #32]
 800faaa:	429c      	cmp	r4, r3
 800faac:	d006      	beq.n	800fabc <std+0x48>
 800faae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800fab2:	4294      	cmp	r4, r2
 800fab4:	d002      	beq.n	800fabc <std+0x48>
 800fab6:	33d0      	adds	r3, #208	@ 0xd0
 800fab8:	429c      	cmp	r4, r3
 800faba:	d105      	bne.n	800fac8 <std+0x54>
 800fabc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800fac0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fac4:	f000 b99e 	b.w	800fe04 <__retarget_lock_init_recursive>
 800fac8:	bd10      	pop	{r4, pc}
 800faca:	bf00      	nop
 800facc:	0800fc65 	.word	0x0800fc65
 800fad0:	0800fc87 	.word	0x0800fc87
 800fad4:	0800fcbf 	.word	0x0800fcbf
 800fad8:	0800fce3 	.word	0x0800fce3
 800fadc:	20002560 	.word	0x20002560

0800fae0 <stdio_exit_handler>:
 800fae0:	4a02      	ldr	r2, [pc, #8]	@ (800faec <stdio_exit_handler+0xc>)
 800fae2:	4903      	ldr	r1, [pc, #12]	@ (800faf0 <stdio_exit_handler+0x10>)
 800fae4:	4803      	ldr	r0, [pc, #12]	@ (800faf4 <stdio_exit_handler+0x14>)
 800fae6:	f000 b869 	b.w	800fbbc <_fwalk_sglue>
 800faea:	bf00      	nop
 800faec:	2000010c 	.word	0x2000010c
 800faf0:	08011601 	.word	0x08011601
 800faf4:	2000011c 	.word	0x2000011c

0800faf8 <cleanup_stdio>:
 800faf8:	6841      	ldr	r1, [r0, #4]
 800fafa:	4b0c      	ldr	r3, [pc, #48]	@ (800fb2c <cleanup_stdio+0x34>)
 800fafc:	4299      	cmp	r1, r3
 800fafe:	b510      	push	{r4, lr}
 800fb00:	4604      	mov	r4, r0
 800fb02:	d001      	beq.n	800fb08 <cleanup_stdio+0x10>
 800fb04:	f001 fd7c 	bl	8011600 <_fflush_r>
 800fb08:	68a1      	ldr	r1, [r4, #8]
 800fb0a:	4b09      	ldr	r3, [pc, #36]	@ (800fb30 <cleanup_stdio+0x38>)
 800fb0c:	4299      	cmp	r1, r3
 800fb0e:	d002      	beq.n	800fb16 <cleanup_stdio+0x1e>
 800fb10:	4620      	mov	r0, r4
 800fb12:	f001 fd75 	bl	8011600 <_fflush_r>
 800fb16:	68e1      	ldr	r1, [r4, #12]
 800fb18:	4b06      	ldr	r3, [pc, #24]	@ (800fb34 <cleanup_stdio+0x3c>)
 800fb1a:	4299      	cmp	r1, r3
 800fb1c:	d004      	beq.n	800fb28 <cleanup_stdio+0x30>
 800fb1e:	4620      	mov	r0, r4
 800fb20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fb24:	f001 bd6c 	b.w	8011600 <_fflush_r>
 800fb28:	bd10      	pop	{r4, pc}
 800fb2a:	bf00      	nop
 800fb2c:	20002560 	.word	0x20002560
 800fb30:	200025c8 	.word	0x200025c8
 800fb34:	20002630 	.word	0x20002630

0800fb38 <global_stdio_init.part.0>:
 800fb38:	b510      	push	{r4, lr}
 800fb3a:	4b0b      	ldr	r3, [pc, #44]	@ (800fb68 <global_stdio_init.part.0+0x30>)
 800fb3c:	4c0b      	ldr	r4, [pc, #44]	@ (800fb6c <global_stdio_init.part.0+0x34>)
 800fb3e:	4a0c      	ldr	r2, [pc, #48]	@ (800fb70 <global_stdio_init.part.0+0x38>)
 800fb40:	601a      	str	r2, [r3, #0]
 800fb42:	4620      	mov	r0, r4
 800fb44:	2200      	movs	r2, #0
 800fb46:	2104      	movs	r1, #4
 800fb48:	f7ff ff94 	bl	800fa74 <std>
 800fb4c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800fb50:	2201      	movs	r2, #1
 800fb52:	2109      	movs	r1, #9
 800fb54:	f7ff ff8e 	bl	800fa74 <std>
 800fb58:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800fb5c:	2202      	movs	r2, #2
 800fb5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fb62:	2112      	movs	r1, #18
 800fb64:	f7ff bf86 	b.w	800fa74 <std>
 800fb68:	20002698 	.word	0x20002698
 800fb6c:	20002560 	.word	0x20002560
 800fb70:	0800fae1 	.word	0x0800fae1

0800fb74 <__sfp_lock_acquire>:
 800fb74:	4801      	ldr	r0, [pc, #4]	@ (800fb7c <__sfp_lock_acquire+0x8>)
 800fb76:	f000 b946 	b.w	800fe06 <__retarget_lock_acquire_recursive>
 800fb7a:	bf00      	nop
 800fb7c:	200026a1 	.word	0x200026a1

0800fb80 <__sfp_lock_release>:
 800fb80:	4801      	ldr	r0, [pc, #4]	@ (800fb88 <__sfp_lock_release+0x8>)
 800fb82:	f000 b941 	b.w	800fe08 <__retarget_lock_release_recursive>
 800fb86:	bf00      	nop
 800fb88:	200026a1 	.word	0x200026a1

0800fb8c <__sinit>:
 800fb8c:	b510      	push	{r4, lr}
 800fb8e:	4604      	mov	r4, r0
 800fb90:	f7ff fff0 	bl	800fb74 <__sfp_lock_acquire>
 800fb94:	6a23      	ldr	r3, [r4, #32]
 800fb96:	b11b      	cbz	r3, 800fba0 <__sinit+0x14>
 800fb98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fb9c:	f7ff bff0 	b.w	800fb80 <__sfp_lock_release>
 800fba0:	4b04      	ldr	r3, [pc, #16]	@ (800fbb4 <__sinit+0x28>)
 800fba2:	6223      	str	r3, [r4, #32]
 800fba4:	4b04      	ldr	r3, [pc, #16]	@ (800fbb8 <__sinit+0x2c>)
 800fba6:	681b      	ldr	r3, [r3, #0]
 800fba8:	2b00      	cmp	r3, #0
 800fbaa:	d1f5      	bne.n	800fb98 <__sinit+0xc>
 800fbac:	f7ff ffc4 	bl	800fb38 <global_stdio_init.part.0>
 800fbb0:	e7f2      	b.n	800fb98 <__sinit+0xc>
 800fbb2:	bf00      	nop
 800fbb4:	0800faf9 	.word	0x0800faf9
 800fbb8:	20002698 	.word	0x20002698

0800fbbc <_fwalk_sglue>:
 800fbbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fbc0:	4607      	mov	r7, r0
 800fbc2:	4688      	mov	r8, r1
 800fbc4:	4614      	mov	r4, r2
 800fbc6:	2600      	movs	r6, #0
 800fbc8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fbcc:	f1b9 0901 	subs.w	r9, r9, #1
 800fbd0:	d505      	bpl.n	800fbde <_fwalk_sglue+0x22>
 800fbd2:	6824      	ldr	r4, [r4, #0]
 800fbd4:	2c00      	cmp	r4, #0
 800fbd6:	d1f7      	bne.n	800fbc8 <_fwalk_sglue+0xc>
 800fbd8:	4630      	mov	r0, r6
 800fbda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fbde:	89ab      	ldrh	r3, [r5, #12]
 800fbe0:	2b01      	cmp	r3, #1
 800fbe2:	d907      	bls.n	800fbf4 <_fwalk_sglue+0x38>
 800fbe4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fbe8:	3301      	adds	r3, #1
 800fbea:	d003      	beq.n	800fbf4 <_fwalk_sglue+0x38>
 800fbec:	4629      	mov	r1, r5
 800fbee:	4638      	mov	r0, r7
 800fbf0:	47c0      	blx	r8
 800fbf2:	4306      	orrs	r6, r0
 800fbf4:	3568      	adds	r5, #104	@ 0x68
 800fbf6:	e7e9      	b.n	800fbcc <_fwalk_sglue+0x10>

0800fbf8 <sniprintf>:
 800fbf8:	b40c      	push	{r2, r3}
 800fbfa:	b530      	push	{r4, r5, lr}
 800fbfc:	4b18      	ldr	r3, [pc, #96]	@ (800fc60 <sniprintf+0x68>)
 800fbfe:	1e0c      	subs	r4, r1, #0
 800fc00:	681d      	ldr	r5, [r3, #0]
 800fc02:	b09d      	sub	sp, #116	@ 0x74
 800fc04:	da08      	bge.n	800fc18 <sniprintf+0x20>
 800fc06:	238b      	movs	r3, #139	@ 0x8b
 800fc08:	602b      	str	r3, [r5, #0]
 800fc0a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fc0e:	b01d      	add	sp, #116	@ 0x74
 800fc10:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fc14:	b002      	add	sp, #8
 800fc16:	4770      	bx	lr
 800fc18:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800fc1c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800fc20:	f04f 0300 	mov.w	r3, #0
 800fc24:	931b      	str	r3, [sp, #108]	@ 0x6c
 800fc26:	bf14      	ite	ne
 800fc28:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800fc2c:	4623      	moveq	r3, r4
 800fc2e:	9304      	str	r3, [sp, #16]
 800fc30:	9307      	str	r3, [sp, #28]
 800fc32:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800fc36:	9002      	str	r0, [sp, #8]
 800fc38:	9006      	str	r0, [sp, #24]
 800fc3a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800fc3e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800fc40:	ab21      	add	r3, sp, #132	@ 0x84
 800fc42:	a902      	add	r1, sp, #8
 800fc44:	4628      	mov	r0, r5
 800fc46:	9301      	str	r3, [sp, #4]
 800fc48:	f001 fb5a 	bl	8011300 <_svfiprintf_r>
 800fc4c:	1c43      	adds	r3, r0, #1
 800fc4e:	bfbc      	itt	lt
 800fc50:	238b      	movlt	r3, #139	@ 0x8b
 800fc52:	602b      	strlt	r3, [r5, #0]
 800fc54:	2c00      	cmp	r4, #0
 800fc56:	d0da      	beq.n	800fc0e <sniprintf+0x16>
 800fc58:	9b02      	ldr	r3, [sp, #8]
 800fc5a:	2200      	movs	r2, #0
 800fc5c:	701a      	strb	r2, [r3, #0]
 800fc5e:	e7d6      	b.n	800fc0e <sniprintf+0x16>
 800fc60:	20000118 	.word	0x20000118

0800fc64 <__sread>:
 800fc64:	b510      	push	{r4, lr}
 800fc66:	460c      	mov	r4, r1
 800fc68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc6c:	f000 f86c 	bl	800fd48 <_read_r>
 800fc70:	2800      	cmp	r0, #0
 800fc72:	bfab      	itete	ge
 800fc74:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fc76:	89a3      	ldrhlt	r3, [r4, #12]
 800fc78:	181b      	addge	r3, r3, r0
 800fc7a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800fc7e:	bfac      	ite	ge
 800fc80:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fc82:	81a3      	strhlt	r3, [r4, #12]
 800fc84:	bd10      	pop	{r4, pc}

0800fc86 <__swrite>:
 800fc86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc8a:	461f      	mov	r7, r3
 800fc8c:	898b      	ldrh	r3, [r1, #12]
 800fc8e:	05db      	lsls	r3, r3, #23
 800fc90:	4605      	mov	r5, r0
 800fc92:	460c      	mov	r4, r1
 800fc94:	4616      	mov	r6, r2
 800fc96:	d505      	bpl.n	800fca4 <__swrite+0x1e>
 800fc98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc9c:	2302      	movs	r3, #2
 800fc9e:	2200      	movs	r2, #0
 800fca0:	f000 f840 	bl	800fd24 <_lseek_r>
 800fca4:	89a3      	ldrh	r3, [r4, #12]
 800fca6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fcaa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fcae:	81a3      	strh	r3, [r4, #12]
 800fcb0:	4632      	mov	r2, r6
 800fcb2:	463b      	mov	r3, r7
 800fcb4:	4628      	mov	r0, r5
 800fcb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fcba:	f000 b867 	b.w	800fd8c <_write_r>

0800fcbe <__sseek>:
 800fcbe:	b510      	push	{r4, lr}
 800fcc0:	460c      	mov	r4, r1
 800fcc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fcc6:	f000 f82d 	bl	800fd24 <_lseek_r>
 800fcca:	1c43      	adds	r3, r0, #1
 800fccc:	89a3      	ldrh	r3, [r4, #12]
 800fcce:	bf15      	itete	ne
 800fcd0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800fcd2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800fcd6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800fcda:	81a3      	strheq	r3, [r4, #12]
 800fcdc:	bf18      	it	ne
 800fcde:	81a3      	strhne	r3, [r4, #12]
 800fce0:	bd10      	pop	{r4, pc}

0800fce2 <__sclose>:
 800fce2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fce6:	f000 b80d 	b.w	800fd04 <_close_r>

0800fcea <memset>:
 800fcea:	4402      	add	r2, r0
 800fcec:	4603      	mov	r3, r0
 800fcee:	4293      	cmp	r3, r2
 800fcf0:	d100      	bne.n	800fcf4 <memset+0xa>
 800fcf2:	4770      	bx	lr
 800fcf4:	f803 1b01 	strb.w	r1, [r3], #1
 800fcf8:	e7f9      	b.n	800fcee <memset+0x4>
	...

0800fcfc <_localeconv_r>:
 800fcfc:	4800      	ldr	r0, [pc, #0]	@ (800fd00 <_localeconv_r+0x4>)
 800fcfe:	4770      	bx	lr
 800fd00:	20000258 	.word	0x20000258

0800fd04 <_close_r>:
 800fd04:	b538      	push	{r3, r4, r5, lr}
 800fd06:	4d06      	ldr	r5, [pc, #24]	@ (800fd20 <_close_r+0x1c>)
 800fd08:	2300      	movs	r3, #0
 800fd0a:	4604      	mov	r4, r0
 800fd0c:	4608      	mov	r0, r1
 800fd0e:	602b      	str	r3, [r5, #0]
 800fd10:	f7f2 fe94 	bl	8002a3c <_close>
 800fd14:	1c43      	adds	r3, r0, #1
 800fd16:	d102      	bne.n	800fd1e <_close_r+0x1a>
 800fd18:	682b      	ldr	r3, [r5, #0]
 800fd1a:	b103      	cbz	r3, 800fd1e <_close_r+0x1a>
 800fd1c:	6023      	str	r3, [r4, #0]
 800fd1e:	bd38      	pop	{r3, r4, r5, pc}
 800fd20:	2000269c 	.word	0x2000269c

0800fd24 <_lseek_r>:
 800fd24:	b538      	push	{r3, r4, r5, lr}
 800fd26:	4d07      	ldr	r5, [pc, #28]	@ (800fd44 <_lseek_r+0x20>)
 800fd28:	4604      	mov	r4, r0
 800fd2a:	4608      	mov	r0, r1
 800fd2c:	4611      	mov	r1, r2
 800fd2e:	2200      	movs	r2, #0
 800fd30:	602a      	str	r2, [r5, #0]
 800fd32:	461a      	mov	r2, r3
 800fd34:	f7f2 fea9 	bl	8002a8a <_lseek>
 800fd38:	1c43      	adds	r3, r0, #1
 800fd3a:	d102      	bne.n	800fd42 <_lseek_r+0x1e>
 800fd3c:	682b      	ldr	r3, [r5, #0]
 800fd3e:	b103      	cbz	r3, 800fd42 <_lseek_r+0x1e>
 800fd40:	6023      	str	r3, [r4, #0]
 800fd42:	bd38      	pop	{r3, r4, r5, pc}
 800fd44:	2000269c 	.word	0x2000269c

0800fd48 <_read_r>:
 800fd48:	b538      	push	{r3, r4, r5, lr}
 800fd4a:	4d07      	ldr	r5, [pc, #28]	@ (800fd68 <_read_r+0x20>)
 800fd4c:	4604      	mov	r4, r0
 800fd4e:	4608      	mov	r0, r1
 800fd50:	4611      	mov	r1, r2
 800fd52:	2200      	movs	r2, #0
 800fd54:	602a      	str	r2, [r5, #0]
 800fd56:	461a      	mov	r2, r3
 800fd58:	f7f2 fe37 	bl	80029ca <_read>
 800fd5c:	1c43      	adds	r3, r0, #1
 800fd5e:	d102      	bne.n	800fd66 <_read_r+0x1e>
 800fd60:	682b      	ldr	r3, [r5, #0]
 800fd62:	b103      	cbz	r3, 800fd66 <_read_r+0x1e>
 800fd64:	6023      	str	r3, [r4, #0]
 800fd66:	bd38      	pop	{r3, r4, r5, pc}
 800fd68:	2000269c 	.word	0x2000269c

0800fd6c <_sbrk_r>:
 800fd6c:	b538      	push	{r3, r4, r5, lr}
 800fd6e:	4d06      	ldr	r5, [pc, #24]	@ (800fd88 <_sbrk_r+0x1c>)
 800fd70:	2300      	movs	r3, #0
 800fd72:	4604      	mov	r4, r0
 800fd74:	4608      	mov	r0, r1
 800fd76:	602b      	str	r3, [r5, #0]
 800fd78:	f7f2 fe94 	bl	8002aa4 <_sbrk>
 800fd7c:	1c43      	adds	r3, r0, #1
 800fd7e:	d102      	bne.n	800fd86 <_sbrk_r+0x1a>
 800fd80:	682b      	ldr	r3, [r5, #0]
 800fd82:	b103      	cbz	r3, 800fd86 <_sbrk_r+0x1a>
 800fd84:	6023      	str	r3, [r4, #0]
 800fd86:	bd38      	pop	{r3, r4, r5, pc}
 800fd88:	2000269c 	.word	0x2000269c

0800fd8c <_write_r>:
 800fd8c:	b538      	push	{r3, r4, r5, lr}
 800fd8e:	4d07      	ldr	r5, [pc, #28]	@ (800fdac <_write_r+0x20>)
 800fd90:	4604      	mov	r4, r0
 800fd92:	4608      	mov	r0, r1
 800fd94:	4611      	mov	r1, r2
 800fd96:	2200      	movs	r2, #0
 800fd98:	602a      	str	r2, [r5, #0]
 800fd9a:	461a      	mov	r2, r3
 800fd9c:	f7f2 fe32 	bl	8002a04 <_write>
 800fda0:	1c43      	adds	r3, r0, #1
 800fda2:	d102      	bne.n	800fdaa <_write_r+0x1e>
 800fda4:	682b      	ldr	r3, [r5, #0]
 800fda6:	b103      	cbz	r3, 800fdaa <_write_r+0x1e>
 800fda8:	6023      	str	r3, [r4, #0]
 800fdaa:	bd38      	pop	{r3, r4, r5, pc}
 800fdac:	2000269c 	.word	0x2000269c

0800fdb0 <__errno>:
 800fdb0:	4b01      	ldr	r3, [pc, #4]	@ (800fdb8 <__errno+0x8>)
 800fdb2:	6818      	ldr	r0, [r3, #0]
 800fdb4:	4770      	bx	lr
 800fdb6:	bf00      	nop
 800fdb8:	20000118 	.word	0x20000118

0800fdbc <__libc_init_array>:
 800fdbc:	b570      	push	{r4, r5, r6, lr}
 800fdbe:	4d0d      	ldr	r5, [pc, #52]	@ (800fdf4 <__libc_init_array+0x38>)
 800fdc0:	4c0d      	ldr	r4, [pc, #52]	@ (800fdf8 <__libc_init_array+0x3c>)
 800fdc2:	1b64      	subs	r4, r4, r5
 800fdc4:	10a4      	asrs	r4, r4, #2
 800fdc6:	2600      	movs	r6, #0
 800fdc8:	42a6      	cmp	r6, r4
 800fdca:	d109      	bne.n	800fde0 <__libc_init_array+0x24>
 800fdcc:	4d0b      	ldr	r5, [pc, #44]	@ (800fdfc <__libc_init_array+0x40>)
 800fdce:	4c0c      	ldr	r4, [pc, #48]	@ (800fe00 <__libc_init_array+0x44>)
 800fdd0:	f001 ffa4 	bl	8011d1c <_init>
 800fdd4:	1b64      	subs	r4, r4, r5
 800fdd6:	10a4      	asrs	r4, r4, #2
 800fdd8:	2600      	movs	r6, #0
 800fdda:	42a6      	cmp	r6, r4
 800fddc:	d105      	bne.n	800fdea <__libc_init_array+0x2e>
 800fdde:	bd70      	pop	{r4, r5, r6, pc}
 800fde0:	f855 3b04 	ldr.w	r3, [r5], #4
 800fde4:	4798      	blx	r3
 800fde6:	3601      	adds	r6, #1
 800fde8:	e7ee      	b.n	800fdc8 <__libc_init_array+0xc>
 800fdea:	f855 3b04 	ldr.w	r3, [r5], #4
 800fdee:	4798      	blx	r3
 800fdf0:	3601      	adds	r6, #1
 800fdf2:	e7f2      	b.n	800fdda <__libc_init_array+0x1e>
 800fdf4:	0801214c 	.word	0x0801214c
 800fdf8:	0801214c 	.word	0x0801214c
 800fdfc:	0801214c 	.word	0x0801214c
 800fe00:	08012150 	.word	0x08012150

0800fe04 <__retarget_lock_init_recursive>:
 800fe04:	4770      	bx	lr

0800fe06 <__retarget_lock_acquire_recursive>:
 800fe06:	4770      	bx	lr

0800fe08 <__retarget_lock_release_recursive>:
 800fe08:	4770      	bx	lr

0800fe0a <quorem>:
 800fe0a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe0e:	6903      	ldr	r3, [r0, #16]
 800fe10:	690c      	ldr	r4, [r1, #16]
 800fe12:	42a3      	cmp	r3, r4
 800fe14:	4607      	mov	r7, r0
 800fe16:	db7e      	blt.n	800ff16 <quorem+0x10c>
 800fe18:	3c01      	subs	r4, #1
 800fe1a:	f101 0814 	add.w	r8, r1, #20
 800fe1e:	00a3      	lsls	r3, r4, #2
 800fe20:	f100 0514 	add.w	r5, r0, #20
 800fe24:	9300      	str	r3, [sp, #0]
 800fe26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fe2a:	9301      	str	r3, [sp, #4]
 800fe2c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800fe30:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fe34:	3301      	adds	r3, #1
 800fe36:	429a      	cmp	r2, r3
 800fe38:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800fe3c:	fbb2 f6f3 	udiv	r6, r2, r3
 800fe40:	d32e      	bcc.n	800fea0 <quorem+0x96>
 800fe42:	f04f 0a00 	mov.w	sl, #0
 800fe46:	46c4      	mov	ip, r8
 800fe48:	46ae      	mov	lr, r5
 800fe4a:	46d3      	mov	fp, sl
 800fe4c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800fe50:	b298      	uxth	r0, r3
 800fe52:	fb06 a000 	mla	r0, r6, r0, sl
 800fe56:	0c02      	lsrs	r2, r0, #16
 800fe58:	0c1b      	lsrs	r3, r3, #16
 800fe5a:	fb06 2303 	mla	r3, r6, r3, r2
 800fe5e:	f8de 2000 	ldr.w	r2, [lr]
 800fe62:	b280      	uxth	r0, r0
 800fe64:	b292      	uxth	r2, r2
 800fe66:	1a12      	subs	r2, r2, r0
 800fe68:	445a      	add	r2, fp
 800fe6a:	f8de 0000 	ldr.w	r0, [lr]
 800fe6e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fe72:	b29b      	uxth	r3, r3
 800fe74:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800fe78:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800fe7c:	b292      	uxth	r2, r2
 800fe7e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800fe82:	45e1      	cmp	r9, ip
 800fe84:	f84e 2b04 	str.w	r2, [lr], #4
 800fe88:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800fe8c:	d2de      	bcs.n	800fe4c <quorem+0x42>
 800fe8e:	9b00      	ldr	r3, [sp, #0]
 800fe90:	58eb      	ldr	r3, [r5, r3]
 800fe92:	b92b      	cbnz	r3, 800fea0 <quorem+0x96>
 800fe94:	9b01      	ldr	r3, [sp, #4]
 800fe96:	3b04      	subs	r3, #4
 800fe98:	429d      	cmp	r5, r3
 800fe9a:	461a      	mov	r2, r3
 800fe9c:	d32f      	bcc.n	800fefe <quorem+0xf4>
 800fe9e:	613c      	str	r4, [r7, #16]
 800fea0:	4638      	mov	r0, r7
 800fea2:	f001 f8c9 	bl	8011038 <__mcmp>
 800fea6:	2800      	cmp	r0, #0
 800fea8:	db25      	blt.n	800fef6 <quorem+0xec>
 800feaa:	4629      	mov	r1, r5
 800feac:	2000      	movs	r0, #0
 800feae:	f858 2b04 	ldr.w	r2, [r8], #4
 800feb2:	f8d1 c000 	ldr.w	ip, [r1]
 800feb6:	fa1f fe82 	uxth.w	lr, r2
 800feba:	fa1f f38c 	uxth.w	r3, ip
 800febe:	eba3 030e 	sub.w	r3, r3, lr
 800fec2:	4403      	add	r3, r0
 800fec4:	0c12      	lsrs	r2, r2, #16
 800fec6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800feca:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800fece:	b29b      	uxth	r3, r3
 800fed0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fed4:	45c1      	cmp	r9, r8
 800fed6:	f841 3b04 	str.w	r3, [r1], #4
 800feda:	ea4f 4022 	mov.w	r0, r2, asr #16
 800fede:	d2e6      	bcs.n	800feae <quorem+0xa4>
 800fee0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fee4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fee8:	b922      	cbnz	r2, 800fef4 <quorem+0xea>
 800feea:	3b04      	subs	r3, #4
 800feec:	429d      	cmp	r5, r3
 800feee:	461a      	mov	r2, r3
 800fef0:	d30b      	bcc.n	800ff0a <quorem+0x100>
 800fef2:	613c      	str	r4, [r7, #16]
 800fef4:	3601      	adds	r6, #1
 800fef6:	4630      	mov	r0, r6
 800fef8:	b003      	add	sp, #12
 800fefa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fefe:	6812      	ldr	r2, [r2, #0]
 800ff00:	3b04      	subs	r3, #4
 800ff02:	2a00      	cmp	r2, #0
 800ff04:	d1cb      	bne.n	800fe9e <quorem+0x94>
 800ff06:	3c01      	subs	r4, #1
 800ff08:	e7c6      	b.n	800fe98 <quorem+0x8e>
 800ff0a:	6812      	ldr	r2, [r2, #0]
 800ff0c:	3b04      	subs	r3, #4
 800ff0e:	2a00      	cmp	r2, #0
 800ff10:	d1ef      	bne.n	800fef2 <quorem+0xe8>
 800ff12:	3c01      	subs	r4, #1
 800ff14:	e7ea      	b.n	800feec <quorem+0xe2>
 800ff16:	2000      	movs	r0, #0
 800ff18:	e7ee      	b.n	800fef8 <quorem+0xee>
 800ff1a:	0000      	movs	r0, r0
 800ff1c:	0000      	movs	r0, r0
	...

0800ff20 <_dtoa_r>:
 800ff20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff24:	69c7      	ldr	r7, [r0, #28]
 800ff26:	b097      	sub	sp, #92	@ 0x5c
 800ff28:	ed8d 0b04 	vstr	d0, [sp, #16]
 800ff2c:	ec55 4b10 	vmov	r4, r5, d0
 800ff30:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800ff32:	9107      	str	r1, [sp, #28]
 800ff34:	4681      	mov	r9, r0
 800ff36:	920c      	str	r2, [sp, #48]	@ 0x30
 800ff38:	9311      	str	r3, [sp, #68]	@ 0x44
 800ff3a:	b97f      	cbnz	r7, 800ff5c <_dtoa_r+0x3c>
 800ff3c:	2010      	movs	r0, #16
 800ff3e:	f7ff f885 	bl	800f04c <malloc>
 800ff42:	4602      	mov	r2, r0
 800ff44:	f8c9 001c 	str.w	r0, [r9, #28]
 800ff48:	b920      	cbnz	r0, 800ff54 <_dtoa_r+0x34>
 800ff4a:	4ba9      	ldr	r3, [pc, #676]	@ (80101f0 <_dtoa_r+0x2d0>)
 800ff4c:	21ef      	movs	r1, #239	@ 0xef
 800ff4e:	48a9      	ldr	r0, [pc, #676]	@ (80101f4 <_dtoa_r+0x2d4>)
 800ff50:	f001 fba6 	bl	80116a0 <__assert_func>
 800ff54:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ff58:	6007      	str	r7, [r0, #0]
 800ff5a:	60c7      	str	r7, [r0, #12]
 800ff5c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ff60:	6819      	ldr	r1, [r3, #0]
 800ff62:	b159      	cbz	r1, 800ff7c <_dtoa_r+0x5c>
 800ff64:	685a      	ldr	r2, [r3, #4]
 800ff66:	604a      	str	r2, [r1, #4]
 800ff68:	2301      	movs	r3, #1
 800ff6a:	4093      	lsls	r3, r2
 800ff6c:	608b      	str	r3, [r1, #8]
 800ff6e:	4648      	mov	r0, r9
 800ff70:	f000 fe30 	bl	8010bd4 <_Bfree>
 800ff74:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ff78:	2200      	movs	r2, #0
 800ff7a:	601a      	str	r2, [r3, #0]
 800ff7c:	1e2b      	subs	r3, r5, #0
 800ff7e:	bfb9      	ittee	lt
 800ff80:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ff84:	9305      	strlt	r3, [sp, #20]
 800ff86:	2300      	movge	r3, #0
 800ff88:	6033      	strge	r3, [r6, #0]
 800ff8a:	9f05      	ldr	r7, [sp, #20]
 800ff8c:	4b9a      	ldr	r3, [pc, #616]	@ (80101f8 <_dtoa_r+0x2d8>)
 800ff8e:	bfbc      	itt	lt
 800ff90:	2201      	movlt	r2, #1
 800ff92:	6032      	strlt	r2, [r6, #0]
 800ff94:	43bb      	bics	r3, r7
 800ff96:	d112      	bne.n	800ffbe <_dtoa_r+0x9e>
 800ff98:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ff9a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ff9e:	6013      	str	r3, [r2, #0]
 800ffa0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ffa4:	4323      	orrs	r3, r4
 800ffa6:	f000 855a 	beq.w	8010a5e <_dtoa_r+0xb3e>
 800ffaa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ffac:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 801020c <_dtoa_r+0x2ec>
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	f000 855c 	beq.w	8010a6e <_dtoa_r+0xb4e>
 800ffb6:	f10a 0303 	add.w	r3, sl, #3
 800ffba:	f000 bd56 	b.w	8010a6a <_dtoa_r+0xb4a>
 800ffbe:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ffc2:	2200      	movs	r2, #0
 800ffc4:	ec51 0b17 	vmov	r0, r1, d7
 800ffc8:	2300      	movs	r3, #0
 800ffca:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ffce:	f7f0 fda3 	bl	8000b18 <__aeabi_dcmpeq>
 800ffd2:	4680      	mov	r8, r0
 800ffd4:	b158      	cbz	r0, 800ffee <_dtoa_r+0xce>
 800ffd6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ffd8:	2301      	movs	r3, #1
 800ffda:	6013      	str	r3, [r2, #0]
 800ffdc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ffde:	b113      	cbz	r3, 800ffe6 <_dtoa_r+0xc6>
 800ffe0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ffe2:	4b86      	ldr	r3, [pc, #536]	@ (80101fc <_dtoa_r+0x2dc>)
 800ffe4:	6013      	str	r3, [r2, #0]
 800ffe6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8010210 <_dtoa_r+0x2f0>
 800ffea:	f000 bd40 	b.w	8010a6e <_dtoa_r+0xb4e>
 800ffee:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800fff2:	aa14      	add	r2, sp, #80	@ 0x50
 800fff4:	a915      	add	r1, sp, #84	@ 0x54
 800fff6:	4648      	mov	r0, r9
 800fff8:	f001 f8ce 	bl	8011198 <__d2b>
 800fffc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8010000:	9002      	str	r0, [sp, #8]
 8010002:	2e00      	cmp	r6, #0
 8010004:	d078      	beq.n	80100f8 <_dtoa_r+0x1d8>
 8010006:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010008:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 801000c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010010:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010014:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8010018:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801001c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8010020:	4619      	mov	r1, r3
 8010022:	2200      	movs	r2, #0
 8010024:	4b76      	ldr	r3, [pc, #472]	@ (8010200 <_dtoa_r+0x2e0>)
 8010026:	f7f0 f957 	bl	80002d8 <__aeabi_dsub>
 801002a:	a36b      	add	r3, pc, #428	@ (adr r3, 80101d8 <_dtoa_r+0x2b8>)
 801002c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010030:	f7f0 fb0a 	bl	8000648 <__aeabi_dmul>
 8010034:	a36a      	add	r3, pc, #424	@ (adr r3, 80101e0 <_dtoa_r+0x2c0>)
 8010036:	e9d3 2300 	ldrd	r2, r3, [r3]
 801003a:	f7f0 f94f 	bl	80002dc <__adddf3>
 801003e:	4604      	mov	r4, r0
 8010040:	4630      	mov	r0, r6
 8010042:	460d      	mov	r5, r1
 8010044:	f7f0 fa96 	bl	8000574 <__aeabi_i2d>
 8010048:	a367      	add	r3, pc, #412	@ (adr r3, 80101e8 <_dtoa_r+0x2c8>)
 801004a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801004e:	f7f0 fafb 	bl	8000648 <__aeabi_dmul>
 8010052:	4602      	mov	r2, r0
 8010054:	460b      	mov	r3, r1
 8010056:	4620      	mov	r0, r4
 8010058:	4629      	mov	r1, r5
 801005a:	f7f0 f93f 	bl	80002dc <__adddf3>
 801005e:	4604      	mov	r4, r0
 8010060:	460d      	mov	r5, r1
 8010062:	f7f0 fda1 	bl	8000ba8 <__aeabi_d2iz>
 8010066:	2200      	movs	r2, #0
 8010068:	4607      	mov	r7, r0
 801006a:	2300      	movs	r3, #0
 801006c:	4620      	mov	r0, r4
 801006e:	4629      	mov	r1, r5
 8010070:	f7f0 fd5c 	bl	8000b2c <__aeabi_dcmplt>
 8010074:	b140      	cbz	r0, 8010088 <_dtoa_r+0x168>
 8010076:	4638      	mov	r0, r7
 8010078:	f7f0 fa7c 	bl	8000574 <__aeabi_i2d>
 801007c:	4622      	mov	r2, r4
 801007e:	462b      	mov	r3, r5
 8010080:	f7f0 fd4a 	bl	8000b18 <__aeabi_dcmpeq>
 8010084:	b900      	cbnz	r0, 8010088 <_dtoa_r+0x168>
 8010086:	3f01      	subs	r7, #1
 8010088:	2f16      	cmp	r7, #22
 801008a:	d852      	bhi.n	8010132 <_dtoa_r+0x212>
 801008c:	4b5d      	ldr	r3, [pc, #372]	@ (8010204 <_dtoa_r+0x2e4>)
 801008e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010096:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801009a:	f7f0 fd47 	bl	8000b2c <__aeabi_dcmplt>
 801009e:	2800      	cmp	r0, #0
 80100a0:	d049      	beq.n	8010136 <_dtoa_r+0x216>
 80100a2:	3f01      	subs	r7, #1
 80100a4:	2300      	movs	r3, #0
 80100a6:	9310      	str	r3, [sp, #64]	@ 0x40
 80100a8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80100aa:	1b9b      	subs	r3, r3, r6
 80100ac:	1e5a      	subs	r2, r3, #1
 80100ae:	bf45      	ittet	mi
 80100b0:	f1c3 0301 	rsbmi	r3, r3, #1
 80100b4:	9300      	strmi	r3, [sp, #0]
 80100b6:	2300      	movpl	r3, #0
 80100b8:	2300      	movmi	r3, #0
 80100ba:	9206      	str	r2, [sp, #24]
 80100bc:	bf54      	ite	pl
 80100be:	9300      	strpl	r3, [sp, #0]
 80100c0:	9306      	strmi	r3, [sp, #24]
 80100c2:	2f00      	cmp	r7, #0
 80100c4:	db39      	blt.n	801013a <_dtoa_r+0x21a>
 80100c6:	9b06      	ldr	r3, [sp, #24]
 80100c8:	970d      	str	r7, [sp, #52]	@ 0x34
 80100ca:	443b      	add	r3, r7
 80100cc:	9306      	str	r3, [sp, #24]
 80100ce:	2300      	movs	r3, #0
 80100d0:	9308      	str	r3, [sp, #32]
 80100d2:	9b07      	ldr	r3, [sp, #28]
 80100d4:	2b09      	cmp	r3, #9
 80100d6:	d863      	bhi.n	80101a0 <_dtoa_r+0x280>
 80100d8:	2b05      	cmp	r3, #5
 80100da:	bfc4      	itt	gt
 80100dc:	3b04      	subgt	r3, #4
 80100de:	9307      	strgt	r3, [sp, #28]
 80100e0:	9b07      	ldr	r3, [sp, #28]
 80100e2:	f1a3 0302 	sub.w	r3, r3, #2
 80100e6:	bfcc      	ite	gt
 80100e8:	2400      	movgt	r4, #0
 80100ea:	2401      	movle	r4, #1
 80100ec:	2b03      	cmp	r3, #3
 80100ee:	d863      	bhi.n	80101b8 <_dtoa_r+0x298>
 80100f0:	e8df f003 	tbb	[pc, r3]
 80100f4:	2b375452 	.word	0x2b375452
 80100f8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80100fc:	441e      	add	r6, r3
 80100fe:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8010102:	2b20      	cmp	r3, #32
 8010104:	bfc1      	itttt	gt
 8010106:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801010a:	409f      	lslgt	r7, r3
 801010c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010110:	fa24 f303 	lsrgt.w	r3, r4, r3
 8010114:	bfd6      	itet	le
 8010116:	f1c3 0320 	rsble	r3, r3, #32
 801011a:	ea47 0003 	orrgt.w	r0, r7, r3
 801011e:	fa04 f003 	lslle.w	r0, r4, r3
 8010122:	f7f0 fa17 	bl	8000554 <__aeabi_ui2d>
 8010126:	2201      	movs	r2, #1
 8010128:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801012c:	3e01      	subs	r6, #1
 801012e:	9212      	str	r2, [sp, #72]	@ 0x48
 8010130:	e776      	b.n	8010020 <_dtoa_r+0x100>
 8010132:	2301      	movs	r3, #1
 8010134:	e7b7      	b.n	80100a6 <_dtoa_r+0x186>
 8010136:	9010      	str	r0, [sp, #64]	@ 0x40
 8010138:	e7b6      	b.n	80100a8 <_dtoa_r+0x188>
 801013a:	9b00      	ldr	r3, [sp, #0]
 801013c:	1bdb      	subs	r3, r3, r7
 801013e:	9300      	str	r3, [sp, #0]
 8010140:	427b      	negs	r3, r7
 8010142:	9308      	str	r3, [sp, #32]
 8010144:	2300      	movs	r3, #0
 8010146:	930d      	str	r3, [sp, #52]	@ 0x34
 8010148:	e7c3      	b.n	80100d2 <_dtoa_r+0x1b2>
 801014a:	2301      	movs	r3, #1
 801014c:	9309      	str	r3, [sp, #36]	@ 0x24
 801014e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010150:	eb07 0b03 	add.w	fp, r7, r3
 8010154:	f10b 0301 	add.w	r3, fp, #1
 8010158:	2b01      	cmp	r3, #1
 801015a:	9303      	str	r3, [sp, #12]
 801015c:	bfb8      	it	lt
 801015e:	2301      	movlt	r3, #1
 8010160:	e006      	b.n	8010170 <_dtoa_r+0x250>
 8010162:	2301      	movs	r3, #1
 8010164:	9309      	str	r3, [sp, #36]	@ 0x24
 8010166:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010168:	2b00      	cmp	r3, #0
 801016a:	dd28      	ble.n	80101be <_dtoa_r+0x29e>
 801016c:	469b      	mov	fp, r3
 801016e:	9303      	str	r3, [sp, #12]
 8010170:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8010174:	2100      	movs	r1, #0
 8010176:	2204      	movs	r2, #4
 8010178:	f102 0514 	add.w	r5, r2, #20
 801017c:	429d      	cmp	r5, r3
 801017e:	d926      	bls.n	80101ce <_dtoa_r+0x2ae>
 8010180:	6041      	str	r1, [r0, #4]
 8010182:	4648      	mov	r0, r9
 8010184:	f000 fce6 	bl	8010b54 <_Balloc>
 8010188:	4682      	mov	sl, r0
 801018a:	2800      	cmp	r0, #0
 801018c:	d142      	bne.n	8010214 <_dtoa_r+0x2f4>
 801018e:	4b1e      	ldr	r3, [pc, #120]	@ (8010208 <_dtoa_r+0x2e8>)
 8010190:	4602      	mov	r2, r0
 8010192:	f240 11af 	movw	r1, #431	@ 0x1af
 8010196:	e6da      	b.n	800ff4e <_dtoa_r+0x2e>
 8010198:	2300      	movs	r3, #0
 801019a:	e7e3      	b.n	8010164 <_dtoa_r+0x244>
 801019c:	2300      	movs	r3, #0
 801019e:	e7d5      	b.n	801014c <_dtoa_r+0x22c>
 80101a0:	2401      	movs	r4, #1
 80101a2:	2300      	movs	r3, #0
 80101a4:	9307      	str	r3, [sp, #28]
 80101a6:	9409      	str	r4, [sp, #36]	@ 0x24
 80101a8:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 80101ac:	2200      	movs	r2, #0
 80101ae:	f8cd b00c 	str.w	fp, [sp, #12]
 80101b2:	2312      	movs	r3, #18
 80101b4:	920c      	str	r2, [sp, #48]	@ 0x30
 80101b6:	e7db      	b.n	8010170 <_dtoa_r+0x250>
 80101b8:	2301      	movs	r3, #1
 80101ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80101bc:	e7f4      	b.n	80101a8 <_dtoa_r+0x288>
 80101be:	f04f 0b01 	mov.w	fp, #1
 80101c2:	f8cd b00c 	str.w	fp, [sp, #12]
 80101c6:	465b      	mov	r3, fp
 80101c8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80101cc:	e7d0      	b.n	8010170 <_dtoa_r+0x250>
 80101ce:	3101      	adds	r1, #1
 80101d0:	0052      	lsls	r2, r2, #1
 80101d2:	e7d1      	b.n	8010178 <_dtoa_r+0x258>
 80101d4:	f3af 8000 	nop.w
 80101d8:	636f4361 	.word	0x636f4361
 80101dc:	3fd287a7 	.word	0x3fd287a7
 80101e0:	8b60c8b3 	.word	0x8b60c8b3
 80101e4:	3fc68a28 	.word	0x3fc68a28
 80101e8:	509f79fb 	.word	0x509f79fb
 80101ec:	3fd34413 	.word	0x3fd34413
 80101f0:	08011e11 	.word	0x08011e11
 80101f4:	08011e28 	.word	0x08011e28
 80101f8:	7ff00000 	.word	0x7ff00000
 80101fc:	08011de1 	.word	0x08011de1
 8010200:	3ff80000 	.word	0x3ff80000
 8010204:	08011f78 	.word	0x08011f78
 8010208:	08011e80 	.word	0x08011e80
 801020c:	08011e0d 	.word	0x08011e0d
 8010210:	08011de0 	.word	0x08011de0
 8010214:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010218:	6018      	str	r0, [r3, #0]
 801021a:	9b03      	ldr	r3, [sp, #12]
 801021c:	2b0e      	cmp	r3, #14
 801021e:	f200 80a1 	bhi.w	8010364 <_dtoa_r+0x444>
 8010222:	2c00      	cmp	r4, #0
 8010224:	f000 809e 	beq.w	8010364 <_dtoa_r+0x444>
 8010228:	2f00      	cmp	r7, #0
 801022a:	dd33      	ble.n	8010294 <_dtoa_r+0x374>
 801022c:	4b9c      	ldr	r3, [pc, #624]	@ (80104a0 <_dtoa_r+0x580>)
 801022e:	f007 020f 	and.w	r2, r7, #15
 8010232:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010236:	ed93 7b00 	vldr	d7, [r3]
 801023a:	05f8      	lsls	r0, r7, #23
 801023c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8010240:	ea4f 1427 	mov.w	r4, r7, asr #4
 8010244:	d516      	bpl.n	8010274 <_dtoa_r+0x354>
 8010246:	4b97      	ldr	r3, [pc, #604]	@ (80104a4 <_dtoa_r+0x584>)
 8010248:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801024c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010250:	f7f0 fb24 	bl	800089c <__aeabi_ddiv>
 8010254:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010258:	f004 040f 	and.w	r4, r4, #15
 801025c:	2603      	movs	r6, #3
 801025e:	4d91      	ldr	r5, [pc, #580]	@ (80104a4 <_dtoa_r+0x584>)
 8010260:	b954      	cbnz	r4, 8010278 <_dtoa_r+0x358>
 8010262:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010266:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801026a:	f7f0 fb17 	bl	800089c <__aeabi_ddiv>
 801026e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010272:	e028      	b.n	80102c6 <_dtoa_r+0x3a6>
 8010274:	2602      	movs	r6, #2
 8010276:	e7f2      	b.n	801025e <_dtoa_r+0x33e>
 8010278:	07e1      	lsls	r1, r4, #31
 801027a:	d508      	bpl.n	801028e <_dtoa_r+0x36e>
 801027c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010280:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010284:	f7f0 f9e0 	bl	8000648 <__aeabi_dmul>
 8010288:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801028c:	3601      	adds	r6, #1
 801028e:	1064      	asrs	r4, r4, #1
 8010290:	3508      	adds	r5, #8
 8010292:	e7e5      	b.n	8010260 <_dtoa_r+0x340>
 8010294:	f000 80af 	beq.w	80103f6 <_dtoa_r+0x4d6>
 8010298:	427c      	negs	r4, r7
 801029a:	4b81      	ldr	r3, [pc, #516]	@ (80104a0 <_dtoa_r+0x580>)
 801029c:	4d81      	ldr	r5, [pc, #516]	@ (80104a4 <_dtoa_r+0x584>)
 801029e:	f004 020f 	and.w	r2, r4, #15
 80102a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80102a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80102ae:	f7f0 f9cb 	bl	8000648 <__aeabi_dmul>
 80102b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80102b6:	1124      	asrs	r4, r4, #4
 80102b8:	2300      	movs	r3, #0
 80102ba:	2602      	movs	r6, #2
 80102bc:	2c00      	cmp	r4, #0
 80102be:	f040 808f 	bne.w	80103e0 <_dtoa_r+0x4c0>
 80102c2:	2b00      	cmp	r3, #0
 80102c4:	d1d3      	bne.n	801026e <_dtoa_r+0x34e>
 80102c6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80102c8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80102cc:	2b00      	cmp	r3, #0
 80102ce:	f000 8094 	beq.w	80103fa <_dtoa_r+0x4da>
 80102d2:	4b75      	ldr	r3, [pc, #468]	@ (80104a8 <_dtoa_r+0x588>)
 80102d4:	2200      	movs	r2, #0
 80102d6:	4620      	mov	r0, r4
 80102d8:	4629      	mov	r1, r5
 80102da:	f7f0 fc27 	bl	8000b2c <__aeabi_dcmplt>
 80102de:	2800      	cmp	r0, #0
 80102e0:	f000 808b 	beq.w	80103fa <_dtoa_r+0x4da>
 80102e4:	9b03      	ldr	r3, [sp, #12]
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	f000 8087 	beq.w	80103fa <_dtoa_r+0x4da>
 80102ec:	f1bb 0f00 	cmp.w	fp, #0
 80102f0:	dd34      	ble.n	801035c <_dtoa_r+0x43c>
 80102f2:	4620      	mov	r0, r4
 80102f4:	4b6d      	ldr	r3, [pc, #436]	@ (80104ac <_dtoa_r+0x58c>)
 80102f6:	2200      	movs	r2, #0
 80102f8:	4629      	mov	r1, r5
 80102fa:	f7f0 f9a5 	bl	8000648 <__aeabi_dmul>
 80102fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010302:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8010306:	3601      	adds	r6, #1
 8010308:	465c      	mov	r4, fp
 801030a:	4630      	mov	r0, r6
 801030c:	f7f0 f932 	bl	8000574 <__aeabi_i2d>
 8010310:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010314:	f7f0 f998 	bl	8000648 <__aeabi_dmul>
 8010318:	4b65      	ldr	r3, [pc, #404]	@ (80104b0 <_dtoa_r+0x590>)
 801031a:	2200      	movs	r2, #0
 801031c:	f7ef ffde 	bl	80002dc <__adddf3>
 8010320:	4605      	mov	r5, r0
 8010322:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8010326:	2c00      	cmp	r4, #0
 8010328:	d16a      	bne.n	8010400 <_dtoa_r+0x4e0>
 801032a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801032e:	4b61      	ldr	r3, [pc, #388]	@ (80104b4 <_dtoa_r+0x594>)
 8010330:	2200      	movs	r2, #0
 8010332:	f7ef ffd1 	bl	80002d8 <__aeabi_dsub>
 8010336:	4602      	mov	r2, r0
 8010338:	460b      	mov	r3, r1
 801033a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801033e:	462a      	mov	r2, r5
 8010340:	4633      	mov	r3, r6
 8010342:	f7f0 fc11 	bl	8000b68 <__aeabi_dcmpgt>
 8010346:	2800      	cmp	r0, #0
 8010348:	f040 8298 	bne.w	801087c <_dtoa_r+0x95c>
 801034c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010350:	462a      	mov	r2, r5
 8010352:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8010356:	f7f0 fbe9 	bl	8000b2c <__aeabi_dcmplt>
 801035a:	bb38      	cbnz	r0, 80103ac <_dtoa_r+0x48c>
 801035c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8010360:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8010364:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8010366:	2b00      	cmp	r3, #0
 8010368:	f2c0 8157 	blt.w	801061a <_dtoa_r+0x6fa>
 801036c:	2f0e      	cmp	r7, #14
 801036e:	f300 8154 	bgt.w	801061a <_dtoa_r+0x6fa>
 8010372:	4b4b      	ldr	r3, [pc, #300]	@ (80104a0 <_dtoa_r+0x580>)
 8010374:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010378:	ed93 7b00 	vldr	d7, [r3]
 801037c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801037e:	2b00      	cmp	r3, #0
 8010380:	ed8d 7b00 	vstr	d7, [sp]
 8010384:	f280 80e5 	bge.w	8010552 <_dtoa_r+0x632>
 8010388:	9b03      	ldr	r3, [sp, #12]
 801038a:	2b00      	cmp	r3, #0
 801038c:	f300 80e1 	bgt.w	8010552 <_dtoa_r+0x632>
 8010390:	d10c      	bne.n	80103ac <_dtoa_r+0x48c>
 8010392:	4b48      	ldr	r3, [pc, #288]	@ (80104b4 <_dtoa_r+0x594>)
 8010394:	2200      	movs	r2, #0
 8010396:	ec51 0b17 	vmov	r0, r1, d7
 801039a:	f7f0 f955 	bl	8000648 <__aeabi_dmul>
 801039e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80103a2:	f7f0 fbd7 	bl	8000b54 <__aeabi_dcmpge>
 80103a6:	2800      	cmp	r0, #0
 80103a8:	f000 8266 	beq.w	8010878 <_dtoa_r+0x958>
 80103ac:	2400      	movs	r4, #0
 80103ae:	4625      	mov	r5, r4
 80103b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80103b2:	4656      	mov	r6, sl
 80103b4:	ea6f 0803 	mvn.w	r8, r3
 80103b8:	2700      	movs	r7, #0
 80103ba:	4621      	mov	r1, r4
 80103bc:	4648      	mov	r0, r9
 80103be:	f000 fc09 	bl	8010bd4 <_Bfree>
 80103c2:	2d00      	cmp	r5, #0
 80103c4:	f000 80bd 	beq.w	8010542 <_dtoa_r+0x622>
 80103c8:	b12f      	cbz	r7, 80103d6 <_dtoa_r+0x4b6>
 80103ca:	42af      	cmp	r7, r5
 80103cc:	d003      	beq.n	80103d6 <_dtoa_r+0x4b6>
 80103ce:	4639      	mov	r1, r7
 80103d0:	4648      	mov	r0, r9
 80103d2:	f000 fbff 	bl	8010bd4 <_Bfree>
 80103d6:	4629      	mov	r1, r5
 80103d8:	4648      	mov	r0, r9
 80103da:	f000 fbfb 	bl	8010bd4 <_Bfree>
 80103de:	e0b0      	b.n	8010542 <_dtoa_r+0x622>
 80103e0:	07e2      	lsls	r2, r4, #31
 80103e2:	d505      	bpl.n	80103f0 <_dtoa_r+0x4d0>
 80103e4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80103e8:	f7f0 f92e 	bl	8000648 <__aeabi_dmul>
 80103ec:	3601      	adds	r6, #1
 80103ee:	2301      	movs	r3, #1
 80103f0:	1064      	asrs	r4, r4, #1
 80103f2:	3508      	adds	r5, #8
 80103f4:	e762      	b.n	80102bc <_dtoa_r+0x39c>
 80103f6:	2602      	movs	r6, #2
 80103f8:	e765      	b.n	80102c6 <_dtoa_r+0x3a6>
 80103fa:	9c03      	ldr	r4, [sp, #12]
 80103fc:	46b8      	mov	r8, r7
 80103fe:	e784      	b.n	801030a <_dtoa_r+0x3ea>
 8010400:	4b27      	ldr	r3, [pc, #156]	@ (80104a0 <_dtoa_r+0x580>)
 8010402:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010404:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010408:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801040c:	4454      	add	r4, sl
 801040e:	2900      	cmp	r1, #0
 8010410:	d054      	beq.n	80104bc <_dtoa_r+0x59c>
 8010412:	4929      	ldr	r1, [pc, #164]	@ (80104b8 <_dtoa_r+0x598>)
 8010414:	2000      	movs	r0, #0
 8010416:	f7f0 fa41 	bl	800089c <__aeabi_ddiv>
 801041a:	4633      	mov	r3, r6
 801041c:	462a      	mov	r2, r5
 801041e:	f7ef ff5b 	bl	80002d8 <__aeabi_dsub>
 8010422:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010426:	4656      	mov	r6, sl
 8010428:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801042c:	f7f0 fbbc 	bl	8000ba8 <__aeabi_d2iz>
 8010430:	4605      	mov	r5, r0
 8010432:	f7f0 f89f 	bl	8000574 <__aeabi_i2d>
 8010436:	4602      	mov	r2, r0
 8010438:	460b      	mov	r3, r1
 801043a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801043e:	f7ef ff4b 	bl	80002d8 <__aeabi_dsub>
 8010442:	3530      	adds	r5, #48	@ 0x30
 8010444:	4602      	mov	r2, r0
 8010446:	460b      	mov	r3, r1
 8010448:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801044c:	f806 5b01 	strb.w	r5, [r6], #1
 8010450:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010454:	f7f0 fb6a 	bl	8000b2c <__aeabi_dcmplt>
 8010458:	2800      	cmp	r0, #0
 801045a:	d172      	bne.n	8010542 <_dtoa_r+0x622>
 801045c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010460:	4911      	ldr	r1, [pc, #68]	@ (80104a8 <_dtoa_r+0x588>)
 8010462:	2000      	movs	r0, #0
 8010464:	f7ef ff38 	bl	80002d8 <__aeabi_dsub>
 8010468:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801046c:	f7f0 fb5e 	bl	8000b2c <__aeabi_dcmplt>
 8010470:	2800      	cmp	r0, #0
 8010472:	f040 80b4 	bne.w	80105de <_dtoa_r+0x6be>
 8010476:	42a6      	cmp	r6, r4
 8010478:	f43f af70 	beq.w	801035c <_dtoa_r+0x43c>
 801047c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010480:	4b0a      	ldr	r3, [pc, #40]	@ (80104ac <_dtoa_r+0x58c>)
 8010482:	2200      	movs	r2, #0
 8010484:	f7f0 f8e0 	bl	8000648 <__aeabi_dmul>
 8010488:	4b08      	ldr	r3, [pc, #32]	@ (80104ac <_dtoa_r+0x58c>)
 801048a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801048e:	2200      	movs	r2, #0
 8010490:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010494:	f7f0 f8d8 	bl	8000648 <__aeabi_dmul>
 8010498:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801049c:	e7c4      	b.n	8010428 <_dtoa_r+0x508>
 801049e:	bf00      	nop
 80104a0:	08011f78 	.word	0x08011f78
 80104a4:	08011f50 	.word	0x08011f50
 80104a8:	3ff00000 	.word	0x3ff00000
 80104ac:	40240000 	.word	0x40240000
 80104b0:	401c0000 	.word	0x401c0000
 80104b4:	40140000 	.word	0x40140000
 80104b8:	3fe00000 	.word	0x3fe00000
 80104bc:	4631      	mov	r1, r6
 80104be:	4628      	mov	r0, r5
 80104c0:	f7f0 f8c2 	bl	8000648 <__aeabi_dmul>
 80104c4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80104c8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80104ca:	4656      	mov	r6, sl
 80104cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80104d0:	f7f0 fb6a 	bl	8000ba8 <__aeabi_d2iz>
 80104d4:	4605      	mov	r5, r0
 80104d6:	f7f0 f84d 	bl	8000574 <__aeabi_i2d>
 80104da:	4602      	mov	r2, r0
 80104dc:	460b      	mov	r3, r1
 80104de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80104e2:	f7ef fef9 	bl	80002d8 <__aeabi_dsub>
 80104e6:	3530      	adds	r5, #48	@ 0x30
 80104e8:	f806 5b01 	strb.w	r5, [r6], #1
 80104ec:	4602      	mov	r2, r0
 80104ee:	460b      	mov	r3, r1
 80104f0:	42a6      	cmp	r6, r4
 80104f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80104f6:	f04f 0200 	mov.w	r2, #0
 80104fa:	d124      	bne.n	8010546 <_dtoa_r+0x626>
 80104fc:	4baf      	ldr	r3, [pc, #700]	@ (80107bc <_dtoa_r+0x89c>)
 80104fe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010502:	f7ef feeb 	bl	80002dc <__adddf3>
 8010506:	4602      	mov	r2, r0
 8010508:	460b      	mov	r3, r1
 801050a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801050e:	f7f0 fb2b 	bl	8000b68 <__aeabi_dcmpgt>
 8010512:	2800      	cmp	r0, #0
 8010514:	d163      	bne.n	80105de <_dtoa_r+0x6be>
 8010516:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801051a:	49a8      	ldr	r1, [pc, #672]	@ (80107bc <_dtoa_r+0x89c>)
 801051c:	2000      	movs	r0, #0
 801051e:	f7ef fedb 	bl	80002d8 <__aeabi_dsub>
 8010522:	4602      	mov	r2, r0
 8010524:	460b      	mov	r3, r1
 8010526:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801052a:	f7f0 faff 	bl	8000b2c <__aeabi_dcmplt>
 801052e:	2800      	cmp	r0, #0
 8010530:	f43f af14 	beq.w	801035c <_dtoa_r+0x43c>
 8010534:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8010536:	1e73      	subs	r3, r6, #1
 8010538:	9313      	str	r3, [sp, #76]	@ 0x4c
 801053a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801053e:	2b30      	cmp	r3, #48	@ 0x30
 8010540:	d0f8      	beq.n	8010534 <_dtoa_r+0x614>
 8010542:	4647      	mov	r7, r8
 8010544:	e03b      	b.n	80105be <_dtoa_r+0x69e>
 8010546:	4b9e      	ldr	r3, [pc, #632]	@ (80107c0 <_dtoa_r+0x8a0>)
 8010548:	f7f0 f87e 	bl	8000648 <__aeabi_dmul>
 801054c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010550:	e7bc      	b.n	80104cc <_dtoa_r+0x5ac>
 8010552:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8010556:	4656      	mov	r6, sl
 8010558:	e9dd 2300 	ldrd	r2, r3, [sp]
 801055c:	4620      	mov	r0, r4
 801055e:	4629      	mov	r1, r5
 8010560:	f7f0 f99c 	bl	800089c <__aeabi_ddiv>
 8010564:	f7f0 fb20 	bl	8000ba8 <__aeabi_d2iz>
 8010568:	4680      	mov	r8, r0
 801056a:	f7f0 f803 	bl	8000574 <__aeabi_i2d>
 801056e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010572:	f7f0 f869 	bl	8000648 <__aeabi_dmul>
 8010576:	4602      	mov	r2, r0
 8010578:	460b      	mov	r3, r1
 801057a:	4620      	mov	r0, r4
 801057c:	4629      	mov	r1, r5
 801057e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8010582:	f7ef fea9 	bl	80002d8 <__aeabi_dsub>
 8010586:	f806 4b01 	strb.w	r4, [r6], #1
 801058a:	9d03      	ldr	r5, [sp, #12]
 801058c:	eba6 040a 	sub.w	r4, r6, sl
 8010590:	42a5      	cmp	r5, r4
 8010592:	4602      	mov	r2, r0
 8010594:	460b      	mov	r3, r1
 8010596:	d133      	bne.n	8010600 <_dtoa_r+0x6e0>
 8010598:	f7ef fea0 	bl	80002dc <__adddf3>
 801059c:	e9dd 2300 	ldrd	r2, r3, [sp]
 80105a0:	4604      	mov	r4, r0
 80105a2:	460d      	mov	r5, r1
 80105a4:	f7f0 fae0 	bl	8000b68 <__aeabi_dcmpgt>
 80105a8:	b9c0      	cbnz	r0, 80105dc <_dtoa_r+0x6bc>
 80105aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80105ae:	4620      	mov	r0, r4
 80105b0:	4629      	mov	r1, r5
 80105b2:	f7f0 fab1 	bl	8000b18 <__aeabi_dcmpeq>
 80105b6:	b110      	cbz	r0, 80105be <_dtoa_r+0x69e>
 80105b8:	f018 0f01 	tst.w	r8, #1
 80105bc:	d10e      	bne.n	80105dc <_dtoa_r+0x6bc>
 80105be:	9902      	ldr	r1, [sp, #8]
 80105c0:	4648      	mov	r0, r9
 80105c2:	f000 fb07 	bl	8010bd4 <_Bfree>
 80105c6:	2300      	movs	r3, #0
 80105c8:	7033      	strb	r3, [r6, #0]
 80105ca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80105cc:	3701      	adds	r7, #1
 80105ce:	601f      	str	r7, [r3, #0]
 80105d0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80105d2:	2b00      	cmp	r3, #0
 80105d4:	f000 824b 	beq.w	8010a6e <_dtoa_r+0xb4e>
 80105d8:	601e      	str	r6, [r3, #0]
 80105da:	e248      	b.n	8010a6e <_dtoa_r+0xb4e>
 80105dc:	46b8      	mov	r8, r7
 80105de:	4633      	mov	r3, r6
 80105e0:	461e      	mov	r6, r3
 80105e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80105e6:	2a39      	cmp	r2, #57	@ 0x39
 80105e8:	d106      	bne.n	80105f8 <_dtoa_r+0x6d8>
 80105ea:	459a      	cmp	sl, r3
 80105ec:	d1f8      	bne.n	80105e0 <_dtoa_r+0x6c0>
 80105ee:	2230      	movs	r2, #48	@ 0x30
 80105f0:	f108 0801 	add.w	r8, r8, #1
 80105f4:	f88a 2000 	strb.w	r2, [sl]
 80105f8:	781a      	ldrb	r2, [r3, #0]
 80105fa:	3201      	adds	r2, #1
 80105fc:	701a      	strb	r2, [r3, #0]
 80105fe:	e7a0      	b.n	8010542 <_dtoa_r+0x622>
 8010600:	4b6f      	ldr	r3, [pc, #444]	@ (80107c0 <_dtoa_r+0x8a0>)
 8010602:	2200      	movs	r2, #0
 8010604:	f7f0 f820 	bl	8000648 <__aeabi_dmul>
 8010608:	2200      	movs	r2, #0
 801060a:	2300      	movs	r3, #0
 801060c:	4604      	mov	r4, r0
 801060e:	460d      	mov	r5, r1
 8010610:	f7f0 fa82 	bl	8000b18 <__aeabi_dcmpeq>
 8010614:	2800      	cmp	r0, #0
 8010616:	d09f      	beq.n	8010558 <_dtoa_r+0x638>
 8010618:	e7d1      	b.n	80105be <_dtoa_r+0x69e>
 801061a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801061c:	2a00      	cmp	r2, #0
 801061e:	f000 80ea 	beq.w	80107f6 <_dtoa_r+0x8d6>
 8010622:	9a07      	ldr	r2, [sp, #28]
 8010624:	2a01      	cmp	r2, #1
 8010626:	f300 80cd 	bgt.w	80107c4 <_dtoa_r+0x8a4>
 801062a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801062c:	2a00      	cmp	r2, #0
 801062e:	f000 80c1 	beq.w	80107b4 <_dtoa_r+0x894>
 8010632:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8010636:	9c08      	ldr	r4, [sp, #32]
 8010638:	9e00      	ldr	r6, [sp, #0]
 801063a:	9a00      	ldr	r2, [sp, #0]
 801063c:	441a      	add	r2, r3
 801063e:	9200      	str	r2, [sp, #0]
 8010640:	9a06      	ldr	r2, [sp, #24]
 8010642:	2101      	movs	r1, #1
 8010644:	441a      	add	r2, r3
 8010646:	4648      	mov	r0, r9
 8010648:	9206      	str	r2, [sp, #24]
 801064a:	f000 fb77 	bl	8010d3c <__i2b>
 801064e:	4605      	mov	r5, r0
 8010650:	b166      	cbz	r6, 801066c <_dtoa_r+0x74c>
 8010652:	9b06      	ldr	r3, [sp, #24]
 8010654:	2b00      	cmp	r3, #0
 8010656:	dd09      	ble.n	801066c <_dtoa_r+0x74c>
 8010658:	42b3      	cmp	r3, r6
 801065a:	9a00      	ldr	r2, [sp, #0]
 801065c:	bfa8      	it	ge
 801065e:	4633      	movge	r3, r6
 8010660:	1ad2      	subs	r2, r2, r3
 8010662:	9200      	str	r2, [sp, #0]
 8010664:	9a06      	ldr	r2, [sp, #24]
 8010666:	1af6      	subs	r6, r6, r3
 8010668:	1ad3      	subs	r3, r2, r3
 801066a:	9306      	str	r3, [sp, #24]
 801066c:	9b08      	ldr	r3, [sp, #32]
 801066e:	b30b      	cbz	r3, 80106b4 <_dtoa_r+0x794>
 8010670:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010672:	2b00      	cmp	r3, #0
 8010674:	f000 80c6 	beq.w	8010804 <_dtoa_r+0x8e4>
 8010678:	2c00      	cmp	r4, #0
 801067a:	f000 80c0 	beq.w	80107fe <_dtoa_r+0x8de>
 801067e:	4629      	mov	r1, r5
 8010680:	4622      	mov	r2, r4
 8010682:	4648      	mov	r0, r9
 8010684:	f000 fc12 	bl	8010eac <__pow5mult>
 8010688:	9a02      	ldr	r2, [sp, #8]
 801068a:	4601      	mov	r1, r0
 801068c:	4605      	mov	r5, r0
 801068e:	4648      	mov	r0, r9
 8010690:	f000 fb6a 	bl	8010d68 <__multiply>
 8010694:	9902      	ldr	r1, [sp, #8]
 8010696:	4680      	mov	r8, r0
 8010698:	4648      	mov	r0, r9
 801069a:	f000 fa9b 	bl	8010bd4 <_Bfree>
 801069e:	9b08      	ldr	r3, [sp, #32]
 80106a0:	1b1b      	subs	r3, r3, r4
 80106a2:	9308      	str	r3, [sp, #32]
 80106a4:	f000 80b1 	beq.w	801080a <_dtoa_r+0x8ea>
 80106a8:	9a08      	ldr	r2, [sp, #32]
 80106aa:	4641      	mov	r1, r8
 80106ac:	4648      	mov	r0, r9
 80106ae:	f000 fbfd 	bl	8010eac <__pow5mult>
 80106b2:	9002      	str	r0, [sp, #8]
 80106b4:	2101      	movs	r1, #1
 80106b6:	4648      	mov	r0, r9
 80106b8:	f000 fb40 	bl	8010d3c <__i2b>
 80106bc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80106be:	4604      	mov	r4, r0
 80106c0:	2b00      	cmp	r3, #0
 80106c2:	f000 81d8 	beq.w	8010a76 <_dtoa_r+0xb56>
 80106c6:	461a      	mov	r2, r3
 80106c8:	4601      	mov	r1, r0
 80106ca:	4648      	mov	r0, r9
 80106cc:	f000 fbee 	bl	8010eac <__pow5mult>
 80106d0:	9b07      	ldr	r3, [sp, #28]
 80106d2:	2b01      	cmp	r3, #1
 80106d4:	4604      	mov	r4, r0
 80106d6:	f300 809f 	bgt.w	8010818 <_dtoa_r+0x8f8>
 80106da:	9b04      	ldr	r3, [sp, #16]
 80106dc:	2b00      	cmp	r3, #0
 80106de:	f040 8097 	bne.w	8010810 <_dtoa_r+0x8f0>
 80106e2:	9b05      	ldr	r3, [sp, #20]
 80106e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80106e8:	2b00      	cmp	r3, #0
 80106ea:	f040 8093 	bne.w	8010814 <_dtoa_r+0x8f4>
 80106ee:	9b05      	ldr	r3, [sp, #20]
 80106f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80106f4:	0d1b      	lsrs	r3, r3, #20
 80106f6:	051b      	lsls	r3, r3, #20
 80106f8:	b133      	cbz	r3, 8010708 <_dtoa_r+0x7e8>
 80106fa:	9b00      	ldr	r3, [sp, #0]
 80106fc:	3301      	adds	r3, #1
 80106fe:	9300      	str	r3, [sp, #0]
 8010700:	9b06      	ldr	r3, [sp, #24]
 8010702:	3301      	adds	r3, #1
 8010704:	9306      	str	r3, [sp, #24]
 8010706:	2301      	movs	r3, #1
 8010708:	9308      	str	r3, [sp, #32]
 801070a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801070c:	2b00      	cmp	r3, #0
 801070e:	f000 81b8 	beq.w	8010a82 <_dtoa_r+0xb62>
 8010712:	6923      	ldr	r3, [r4, #16]
 8010714:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010718:	6918      	ldr	r0, [r3, #16]
 801071a:	f000 fac3 	bl	8010ca4 <__hi0bits>
 801071e:	f1c0 0020 	rsb	r0, r0, #32
 8010722:	9b06      	ldr	r3, [sp, #24]
 8010724:	4418      	add	r0, r3
 8010726:	f010 001f 	ands.w	r0, r0, #31
 801072a:	f000 8082 	beq.w	8010832 <_dtoa_r+0x912>
 801072e:	f1c0 0320 	rsb	r3, r0, #32
 8010732:	2b04      	cmp	r3, #4
 8010734:	dd73      	ble.n	801081e <_dtoa_r+0x8fe>
 8010736:	9b00      	ldr	r3, [sp, #0]
 8010738:	f1c0 001c 	rsb	r0, r0, #28
 801073c:	4403      	add	r3, r0
 801073e:	9300      	str	r3, [sp, #0]
 8010740:	9b06      	ldr	r3, [sp, #24]
 8010742:	4403      	add	r3, r0
 8010744:	4406      	add	r6, r0
 8010746:	9306      	str	r3, [sp, #24]
 8010748:	9b00      	ldr	r3, [sp, #0]
 801074a:	2b00      	cmp	r3, #0
 801074c:	dd05      	ble.n	801075a <_dtoa_r+0x83a>
 801074e:	9902      	ldr	r1, [sp, #8]
 8010750:	461a      	mov	r2, r3
 8010752:	4648      	mov	r0, r9
 8010754:	f000 fc04 	bl	8010f60 <__lshift>
 8010758:	9002      	str	r0, [sp, #8]
 801075a:	9b06      	ldr	r3, [sp, #24]
 801075c:	2b00      	cmp	r3, #0
 801075e:	dd05      	ble.n	801076c <_dtoa_r+0x84c>
 8010760:	4621      	mov	r1, r4
 8010762:	461a      	mov	r2, r3
 8010764:	4648      	mov	r0, r9
 8010766:	f000 fbfb 	bl	8010f60 <__lshift>
 801076a:	4604      	mov	r4, r0
 801076c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801076e:	2b00      	cmp	r3, #0
 8010770:	d061      	beq.n	8010836 <_dtoa_r+0x916>
 8010772:	9802      	ldr	r0, [sp, #8]
 8010774:	4621      	mov	r1, r4
 8010776:	f000 fc5f 	bl	8011038 <__mcmp>
 801077a:	2800      	cmp	r0, #0
 801077c:	da5b      	bge.n	8010836 <_dtoa_r+0x916>
 801077e:	2300      	movs	r3, #0
 8010780:	9902      	ldr	r1, [sp, #8]
 8010782:	220a      	movs	r2, #10
 8010784:	4648      	mov	r0, r9
 8010786:	f000 fa47 	bl	8010c18 <__multadd>
 801078a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801078c:	9002      	str	r0, [sp, #8]
 801078e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8010792:	2b00      	cmp	r3, #0
 8010794:	f000 8177 	beq.w	8010a86 <_dtoa_r+0xb66>
 8010798:	4629      	mov	r1, r5
 801079a:	2300      	movs	r3, #0
 801079c:	220a      	movs	r2, #10
 801079e:	4648      	mov	r0, r9
 80107a0:	f000 fa3a 	bl	8010c18 <__multadd>
 80107a4:	f1bb 0f00 	cmp.w	fp, #0
 80107a8:	4605      	mov	r5, r0
 80107aa:	dc6f      	bgt.n	801088c <_dtoa_r+0x96c>
 80107ac:	9b07      	ldr	r3, [sp, #28]
 80107ae:	2b02      	cmp	r3, #2
 80107b0:	dc49      	bgt.n	8010846 <_dtoa_r+0x926>
 80107b2:	e06b      	b.n	801088c <_dtoa_r+0x96c>
 80107b4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80107b6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80107ba:	e73c      	b.n	8010636 <_dtoa_r+0x716>
 80107bc:	3fe00000 	.word	0x3fe00000
 80107c0:	40240000 	.word	0x40240000
 80107c4:	9b03      	ldr	r3, [sp, #12]
 80107c6:	1e5c      	subs	r4, r3, #1
 80107c8:	9b08      	ldr	r3, [sp, #32]
 80107ca:	42a3      	cmp	r3, r4
 80107cc:	db09      	blt.n	80107e2 <_dtoa_r+0x8c2>
 80107ce:	1b1c      	subs	r4, r3, r4
 80107d0:	9b03      	ldr	r3, [sp, #12]
 80107d2:	2b00      	cmp	r3, #0
 80107d4:	f6bf af30 	bge.w	8010638 <_dtoa_r+0x718>
 80107d8:	9b00      	ldr	r3, [sp, #0]
 80107da:	9a03      	ldr	r2, [sp, #12]
 80107dc:	1a9e      	subs	r6, r3, r2
 80107de:	2300      	movs	r3, #0
 80107e0:	e72b      	b.n	801063a <_dtoa_r+0x71a>
 80107e2:	9b08      	ldr	r3, [sp, #32]
 80107e4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80107e6:	9408      	str	r4, [sp, #32]
 80107e8:	1ae3      	subs	r3, r4, r3
 80107ea:	441a      	add	r2, r3
 80107ec:	9e00      	ldr	r6, [sp, #0]
 80107ee:	9b03      	ldr	r3, [sp, #12]
 80107f0:	920d      	str	r2, [sp, #52]	@ 0x34
 80107f2:	2400      	movs	r4, #0
 80107f4:	e721      	b.n	801063a <_dtoa_r+0x71a>
 80107f6:	9c08      	ldr	r4, [sp, #32]
 80107f8:	9e00      	ldr	r6, [sp, #0]
 80107fa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80107fc:	e728      	b.n	8010650 <_dtoa_r+0x730>
 80107fe:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8010802:	e751      	b.n	80106a8 <_dtoa_r+0x788>
 8010804:	9a08      	ldr	r2, [sp, #32]
 8010806:	9902      	ldr	r1, [sp, #8]
 8010808:	e750      	b.n	80106ac <_dtoa_r+0x78c>
 801080a:	f8cd 8008 	str.w	r8, [sp, #8]
 801080e:	e751      	b.n	80106b4 <_dtoa_r+0x794>
 8010810:	2300      	movs	r3, #0
 8010812:	e779      	b.n	8010708 <_dtoa_r+0x7e8>
 8010814:	9b04      	ldr	r3, [sp, #16]
 8010816:	e777      	b.n	8010708 <_dtoa_r+0x7e8>
 8010818:	2300      	movs	r3, #0
 801081a:	9308      	str	r3, [sp, #32]
 801081c:	e779      	b.n	8010712 <_dtoa_r+0x7f2>
 801081e:	d093      	beq.n	8010748 <_dtoa_r+0x828>
 8010820:	9a00      	ldr	r2, [sp, #0]
 8010822:	331c      	adds	r3, #28
 8010824:	441a      	add	r2, r3
 8010826:	9200      	str	r2, [sp, #0]
 8010828:	9a06      	ldr	r2, [sp, #24]
 801082a:	441a      	add	r2, r3
 801082c:	441e      	add	r6, r3
 801082e:	9206      	str	r2, [sp, #24]
 8010830:	e78a      	b.n	8010748 <_dtoa_r+0x828>
 8010832:	4603      	mov	r3, r0
 8010834:	e7f4      	b.n	8010820 <_dtoa_r+0x900>
 8010836:	9b03      	ldr	r3, [sp, #12]
 8010838:	2b00      	cmp	r3, #0
 801083a:	46b8      	mov	r8, r7
 801083c:	dc20      	bgt.n	8010880 <_dtoa_r+0x960>
 801083e:	469b      	mov	fp, r3
 8010840:	9b07      	ldr	r3, [sp, #28]
 8010842:	2b02      	cmp	r3, #2
 8010844:	dd1e      	ble.n	8010884 <_dtoa_r+0x964>
 8010846:	f1bb 0f00 	cmp.w	fp, #0
 801084a:	f47f adb1 	bne.w	80103b0 <_dtoa_r+0x490>
 801084e:	4621      	mov	r1, r4
 8010850:	465b      	mov	r3, fp
 8010852:	2205      	movs	r2, #5
 8010854:	4648      	mov	r0, r9
 8010856:	f000 f9df 	bl	8010c18 <__multadd>
 801085a:	4601      	mov	r1, r0
 801085c:	4604      	mov	r4, r0
 801085e:	9802      	ldr	r0, [sp, #8]
 8010860:	f000 fbea 	bl	8011038 <__mcmp>
 8010864:	2800      	cmp	r0, #0
 8010866:	f77f ada3 	ble.w	80103b0 <_dtoa_r+0x490>
 801086a:	4656      	mov	r6, sl
 801086c:	2331      	movs	r3, #49	@ 0x31
 801086e:	f806 3b01 	strb.w	r3, [r6], #1
 8010872:	f108 0801 	add.w	r8, r8, #1
 8010876:	e59f      	b.n	80103b8 <_dtoa_r+0x498>
 8010878:	9c03      	ldr	r4, [sp, #12]
 801087a:	46b8      	mov	r8, r7
 801087c:	4625      	mov	r5, r4
 801087e:	e7f4      	b.n	801086a <_dtoa_r+0x94a>
 8010880:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8010884:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010886:	2b00      	cmp	r3, #0
 8010888:	f000 8101 	beq.w	8010a8e <_dtoa_r+0xb6e>
 801088c:	2e00      	cmp	r6, #0
 801088e:	dd05      	ble.n	801089c <_dtoa_r+0x97c>
 8010890:	4629      	mov	r1, r5
 8010892:	4632      	mov	r2, r6
 8010894:	4648      	mov	r0, r9
 8010896:	f000 fb63 	bl	8010f60 <__lshift>
 801089a:	4605      	mov	r5, r0
 801089c:	9b08      	ldr	r3, [sp, #32]
 801089e:	2b00      	cmp	r3, #0
 80108a0:	d05c      	beq.n	801095c <_dtoa_r+0xa3c>
 80108a2:	6869      	ldr	r1, [r5, #4]
 80108a4:	4648      	mov	r0, r9
 80108a6:	f000 f955 	bl	8010b54 <_Balloc>
 80108aa:	4606      	mov	r6, r0
 80108ac:	b928      	cbnz	r0, 80108ba <_dtoa_r+0x99a>
 80108ae:	4b82      	ldr	r3, [pc, #520]	@ (8010ab8 <_dtoa_r+0xb98>)
 80108b0:	4602      	mov	r2, r0
 80108b2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80108b6:	f7ff bb4a 	b.w	800ff4e <_dtoa_r+0x2e>
 80108ba:	692a      	ldr	r2, [r5, #16]
 80108bc:	3202      	adds	r2, #2
 80108be:	0092      	lsls	r2, r2, #2
 80108c0:	f105 010c 	add.w	r1, r5, #12
 80108c4:	300c      	adds	r0, #12
 80108c6:	f000 fedd 	bl	8011684 <memcpy>
 80108ca:	2201      	movs	r2, #1
 80108cc:	4631      	mov	r1, r6
 80108ce:	4648      	mov	r0, r9
 80108d0:	f000 fb46 	bl	8010f60 <__lshift>
 80108d4:	f10a 0301 	add.w	r3, sl, #1
 80108d8:	9300      	str	r3, [sp, #0]
 80108da:	eb0a 030b 	add.w	r3, sl, fp
 80108de:	9308      	str	r3, [sp, #32]
 80108e0:	9b04      	ldr	r3, [sp, #16]
 80108e2:	f003 0301 	and.w	r3, r3, #1
 80108e6:	462f      	mov	r7, r5
 80108e8:	9306      	str	r3, [sp, #24]
 80108ea:	4605      	mov	r5, r0
 80108ec:	9b00      	ldr	r3, [sp, #0]
 80108ee:	9802      	ldr	r0, [sp, #8]
 80108f0:	4621      	mov	r1, r4
 80108f2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 80108f6:	f7ff fa88 	bl	800fe0a <quorem>
 80108fa:	4603      	mov	r3, r0
 80108fc:	3330      	adds	r3, #48	@ 0x30
 80108fe:	9003      	str	r0, [sp, #12]
 8010900:	4639      	mov	r1, r7
 8010902:	9802      	ldr	r0, [sp, #8]
 8010904:	9309      	str	r3, [sp, #36]	@ 0x24
 8010906:	f000 fb97 	bl	8011038 <__mcmp>
 801090a:	462a      	mov	r2, r5
 801090c:	9004      	str	r0, [sp, #16]
 801090e:	4621      	mov	r1, r4
 8010910:	4648      	mov	r0, r9
 8010912:	f000 fbad 	bl	8011070 <__mdiff>
 8010916:	68c2      	ldr	r2, [r0, #12]
 8010918:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801091a:	4606      	mov	r6, r0
 801091c:	bb02      	cbnz	r2, 8010960 <_dtoa_r+0xa40>
 801091e:	4601      	mov	r1, r0
 8010920:	9802      	ldr	r0, [sp, #8]
 8010922:	f000 fb89 	bl	8011038 <__mcmp>
 8010926:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010928:	4602      	mov	r2, r0
 801092a:	4631      	mov	r1, r6
 801092c:	4648      	mov	r0, r9
 801092e:	920c      	str	r2, [sp, #48]	@ 0x30
 8010930:	9309      	str	r3, [sp, #36]	@ 0x24
 8010932:	f000 f94f 	bl	8010bd4 <_Bfree>
 8010936:	9b07      	ldr	r3, [sp, #28]
 8010938:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801093a:	9e00      	ldr	r6, [sp, #0]
 801093c:	ea42 0103 	orr.w	r1, r2, r3
 8010940:	9b06      	ldr	r3, [sp, #24]
 8010942:	4319      	orrs	r1, r3
 8010944:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010946:	d10d      	bne.n	8010964 <_dtoa_r+0xa44>
 8010948:	2b39      	cmp	r3, #57	@ 0x39
 801094a:	d027      	beq.n	801099c <_dtoa_r+0xa7c>
 801094c:	9a04      	ldr	r2, [sp, #16]
 801094e:	2a00      	cmp	r2, #0
 8010950:	dd01      	ble.n	8010956 <_dtoa_r+0xa36>
 8010952:	9b03      	ldr	r3, [sp, #12]
 8010954:	3331      	adds	r3, #49	@ 0x31
 8010956:	f88b 3000 	strb.w	r3, [fp]
 801095a:	e52e      	b.n	80103ba <_dtoa_r+0x49a>
 801095c:	4628      	mov	r0, r5
 801095e:	e7b9      	b.n	80108d4 <_dtoa_r+0x9b4>
 8010960:	2201      	movs	r2, #1
 8010962:	e7e2      	b.n	801092a <_dtoa_r+0xa0a>
 8010964:	9904      	ldr	r1, [sp, #16]
 8010966:	2900      	cmp	r1, #0
 8010968:	db04      	blt.n	8010974 <_dtoa_r+0xa54>
 801096a:	9807      	ldr	r0, [sp, #28]
 801096c:	4301      	orrs	r1, r0
 801096e:	9806      	ldr	r0, [sp, #24]
 8010970:	4301      	orrs	r1, r0
 8010972:	d120      	bne.n	80109b6 <_dtoa_r+0xa96>
 8010974:	2a00      	cmp	r2, #0
 8010976:	ddee      	ble.n	8010956 <_dtoa_r+0xa36>
 8010978:	9902      	ldr	r1, [sp, #8]
 801097a:	9300      	str	r3, [sp, #0]
 801097c:	2201      	movs	r2, #1
 801097e:	4648      	mov	r0, r9
 8010980:	f000 faee 	bl	8010f60 <__lshift>
 8010984:	4621      	mov	r1, r4
 8010986:	9002      	str	r0, [sp, #8]
 8010988:	f000 fb56 	bl	8011038 <__mcmp>
 801098c:	2800      	cmp	r0, #0
 801098e:	9b00      	ldr	r3, [sp, #0]
 8010990:	dc02      	bgt.n	8010998 <_dtoa_r+0xa78>
 8010992:	d1e0      	bne.n	8010956 <_dtoa_r+0xa36>
 8010994:	07da      	lsls	r2, r3, #31
 8010996:	d5de      	bpl.n	8010956 <_dtoa_r+0xa36>
 8010998:	2b39      	cmp	r3, #57	@ 0x39
 801099a:	d1da      	bne.n	8010952 <_dtoa_r+0xa32>
 801099c:	2339      	movs	r3, #57	@ 0x39
 801099e:	f88b 3000 	strb.w	r3, [fp]
 80109a2:	4633      	mov	r3, r6
 80109a4:	461e      	mov	r6, r3
 80109a6:	3b01      	subs	r3, #1
 80109a8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80109ac:	2a39      	cmp	r2, #57	@ 0x39
 80109ae:	d04e      	beq.n	8010a4e <_dtoa_r+0xb2e>
 80109b0:	3201      	adds	r2, #1
 80109b2:	701a      	strb	r2, [r3, #0]
 80109b4:	e501      	b.n	80103ba <_dtoa_r+0x49a>
 80109b6:	2a00      	cmp	r2, #0
 80109b8:	dd03      	ble.n	80109c2 <_dtoa_r+0xaa2>
 80109ba:	2b39      	cmp	r3, #57	@ 0x39
 80109bc:	d0ee      	beq.n	801099c <_dtoa_r+0xa7c>
 80109be:	3301      	adds	r3, #1
 80109c0:	e7c9      	b.n	8010956 <_dtoa_r+0xa36>
 80109c2:	9a00      	ldr	r2, [sp, #0]
 80109c4:	9908      	ldr	r1, [sp, #32]
 80109c6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80109ca:	428a      	cmp	r2, r1
 80109cc:	d028      	beq.n	8010a20 <_dtoa_r+0xb00>
 80109ce:	9902      	ldr	r1, [sp, #8]
 80109d0:	2300      	movs	r3, #0
 80109d2:	220a      	movs	r2, #10
 80109d4:	4648      	mov	r0, r9
 80109d6:	f000 f91f 	bl	8010c18 <__multadd>
 80109da:	42af      	cmp	r7, r5
 80109dc:	9002      	str	r0, [sp, #8]
 80109de:	f04f 0300 	mov.w	r3, #0
 80109e2:	f04f 020a 	mov.w	r2, #10
 80109e6:	4639      	mov	r1, r7
 80109e8:	4648      	mov	r0, r9
 80109ea:	d107      	bne.n	80109fc <_dtoa_r+0xadc>
 80109ec:	f000 f914 	bl	8010c18 <__multadd>
 80109f0:	4607      	mov	r7, r0
 80109f2:	4605      	mov	r5, r0
 80109f4:	9b00      	ldr	r3, [sp, #0]
 80109f6:	3301      	adds	r3, #1
 80109f8:	9300      	str	r3, [sp, #0]
 80109fa:	e777      	b.n	80108ec <_dtoa_r+0x9cc>
 80109fc:	f000 f90c 	bl	8010c18 <__multadd>
 8010a00:	4629      	mov	r1, r5
 8010a02:	4607      	mov	r7, r0
 8010a04:	2300      	movs	r3, #0
 8010a06:	220a      	movs	r2, #10
 8010a08:	4648      	mov	r0, r9
 8010a0a:	f000 f905 	bl	8010c18 <__multadd>
 8010a0e:	4605      	mov	r5, r0
 8010a10:	e7f0      	b.n	80109f4 <_dtoa_r+0xad4>
 8010a12:	f1bb 0f00 	cmp.w	fp, #0
 8010a16:	bfcc      	ite	gt
 8010a18:	465e      	movgt	r6, fp
 8010a1a:	2601      	movle	r6, #1
 8010a1c:	4456      	add	r6, sl
 8010a1e:	2700      	movs	r7, #0
 8010a20:	9902      	ldr	r1, [sp, #8]
 8010a22:	9300      	str	r3, [sp, #0]
 8010a24:	2201      	movs	r2, #1
 8010a26:	4648      	mov	r0, r9
 8010a28:	f000 fa9a 	bl	8010f60 <__lshift>
 8010a2c:	4621      	mov	r1, r4
 8010a2e:	9002      	str	r0, [sp, #8]
 8010a30:	f000 fb02 	bl	8011038 <__mcmp>
 8010a34:	2800      	cmp	r0, #0
 8010a36:	dcb4      	bgt.n	80109a2 <_dtoa_r+0xa82>
 8010a38:	d102      	bne.n	8010a40 <_dtoa_r+0xb20>
 8010a3a:	9b00      	ldr	r3, [sp, #0]
 8010a3c:	07db      	lsls	r3, r3, #31
 8010a3e:	d4b0      	bmi.n	80109a2 <_dtoa_r+0xa82>
 8010a40:	4633      	mov	r3, r6
 8010a42:	461e      	mov	r6, r3
 8010a44:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010a48:	2a30      	cmp	r2, #48	@ 0x30
 8010a4a:	d0fa      	beq.n	8010a42 <_dtoa_r+0xb22>
 8010a4c:	e4b5      	b.n	80103ba <_dtoa_r+0x49a>
 8010a4e:	459a      	cmp	sl, r3
 8010a50:	d1a8      	bne.n	80109a4 <_dtoa_r+0xa84>
 8010a52:	2331      	movs	r3, #49	@ 0x31
 8010a54:	f108 0801 	add.w	r8, r8, #1
 8010a58:	f88a 3000 	strb.w	r3, [sl]
 8010a5c:	e4ad      	b.n	80103ba <_dtoa_r+0x49a>
 8010a5e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010a60:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8010abc <_dtoa_r+0xb9c>
 8010a64:	b11b      	cbz	r3, 8010a6e <_dtoa_r+0xb4e>
 8010a66:	f10a 0308 	add.w	r3, sl, #8
 8010a6a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8010a6c:	6013      	str	r3, [r2, #0]
 8010a6e:	4650      	mov	r0, sl
 8010a70:	b017      	add	sp, #92	@ 0x5c
 8010a72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a76:	9b07      	ldr	r3, [sp, #28]
 8010a78:	2b01      	cmp	r3, #1
 8010a7a:	f77f ae2e 	ble.w	80106da <_dtoa_r+0x7ba>
 8010a7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010a80:	9308      	str	r3, [sp, #32]
 8010a82:	2001      	movs	r0, #1
 8010a84:	e64d      	b.n	8010722 <_dtoa_r+0x802>
 8010a86:	f1bb 0f00 	cmp.w	fp, #0
 8010a8a:	f77f aed9 	ble.w	8010840 <_dtoa_r+0x920>
 8010a8e:	4656      	mov	r6, sl
 8010a90:	9802      	ldr	r0, [sp, #8]
 8010a92:	4621      	mov	r1, r4
 8010a94:	f7ff f9b9 	bl	800fe0a <quorem>
 8010a98:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8010a9c:	f806 3b01 	strb.w	r3, [r6], #1
 8010aa0:	eba6 020a 	sub.w	r2, r6, sl
 8010aa4:	4593      	cmp	fp, r2
 8010aa6:	ddb4      	ble.n	8010a12 <_dtoa_r+0xaf2>
 8010aa8:	9902      	ldr	r1, [sp, #8]
 8010aaa:	2300      	movs	r3, #0
 8010aac:	220a      	movs	r2, #10
 8010aae:	4648      	mov	r0, r9
 8010ab0:	f000 f8b2 	bl	8010c18 <__multadd>
 8010ab4:	9002      	str	r0, [sp, #8]
 8010ab6:	e7eb      	b.n	8010a90 <_dtoa_r+0xb70>
 8010ab8:	08011e80 	.word	0x08011e80
 8010abc:	08011e04 	.word	0x08011e04

08010ac0 <_free_r>:
 8010ac0:	b538      	push	{r3, r4, r5, lr}
 8010ac2:	4605      	mov	r5, r0
 8010ac4:	2900      	cmp	r1, #0
 8010ac6:	d041      	beq.n	8010b4c <_free_r+0x8c>
 8010ac8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010acc:	1f0c      	subs	r4, r1, #4
 8010ace:	2b00      	cmp	r3, #0
 8010ad0:	bfb8      	it	lt
 8010ad2:	18e4      	addlt	r4, r4, r3
 8010ad4:	f7fe fb6c 	bl	800f1b0 <__malloc_lock>
 8010ad8:	4a1d      	ldr	r2, [pc, #116]	@ (8010b50 <_free_r+0x90>)
 8010ada:	6813      	ldr	r3, [r2, #0]
 8010adc:	b933      	cbnz	r3, 8010aec <_free_r+0x2c>
 8010ade:	6063      	str	r3, [r4, #4]
 8010ae0:	6014      	str	r4, [r2, #0]
 8010ae2:	4628      	mov	r0, r5
 8010ae4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010ae8:	f7fe bb68 	b.w	800f1bc <__malloc_unlock>
 8010aec:	42a3      	cmp	r3, r4
 8010aee:	d908      	bls.n	8010b02 <_free_r+0x42>
 8010af0:	6820      	ldr	r0, [r4, #0]
 8010af2:	1821      	adds	r1, r4, r0
 8010af4:	428b      	cmp	r3, r1
 8010af6:	bf01      	itttt	eq
 8010af8:	6819      	ldreq	r1, [r3, #0]
 8010afa:	685b      	ldreq	r3, [r3, #4]
 8010afc:	1809      	addeq	r1, r1, r0
 8010afe:	6021      	streq	r1, [r4, #0]
 8010b00:	e7ed      	b.n	8010ade <_free_r+0x1e>
 8010b02:	461a      	mov	r2, r3
 8010b04:	685b      	ldr	r3, [r3, #4]
 8010b06:	b10b      	cbz	r3, 8010b0c <_free_r+0x4c>
 8010b08:	42a3      	cmp	r3, r4
 8010b0a:	d9fa      	bls.n	8010b02 <_free_r+0x42>
 8010b0c:	6811      	ldr	r1, [r2, #0]
 8010b0e:	1850      	adds	r0, r2, r1
 8010b10:	42a0      	cmp	r0, r4
 8010b12:	d10b      	bne.n	8010b2c <_free_r+0x6c>
 8010b14:	6820      	ldr	r0, [r4, #0]
 8010b16:	4401      	add	r1, r0
 8010b18:	1850      	adds	r0, r2, r1
 8010b1a:	4283      	cmp	r3, r0
 8010b1c:	6011      	str	r1, [r2, #0]
 8010b1e:	d1e0      	bne.n	8010ae2 <_free_r+0x22>
 8010b20:	6818      	ldr	r0, [r3, #0]
 8010b22:	685b      	ldr	r3, [r3, #4]
 8010b24:	6053      	str	r3, [r2, #4]
 8010b26:	4408      	add	r0, r1
 8010b28:	6010      	str	r0, [r2, #0]
 8010b2a:	e7da      	b.n	8010ae2 <_free_r+0x22>
 8010b2c:	d902      	bls.n	8010b34 <_free_r+0x74>
 8010b2e:	230c      	movs	r3, #12
 8010b30:	602b      	str	r3, [r5, #0]
 8010b32:	e7d6      	b.n	8010ae2 <_free_r+0x22>
 8010b34:	6820      	ldr	r0, [r4, #0]
 8010b36:	1821      	adds	r1, r4, r0
 8010b38:	428b      	cmp	r3, r1
 8010b3a:	bf04      	itt	eq
 8010b3c:	6819      	ldreq	r1, [r3, #0]
 8010b3e:	685b      	ldreq	r3, [r3, #4]
 8010b40:	6063      	str	r3, [r4, #4]
 8010b42:	bf04      	itt	eq
 8010b44:	1809      	addeq	r1, r1, r0
 8010b46:	6021      	streq	r1, [r4, #0]
 8010b48:	6054      	str	r4, [r2, #4]
 8010b4a:	e7ca      	b.n	8010ae2 <_free_r+0x22>
 8010b4c:	bd38      	pop	{r3, r4, r5, pc}
 8010b4e:	bf00      	nop
 8010b50:	2000255c 	.word	0x2000255c

08010b54 <_Balloc>:
 8010b54:	b570      	push	{r4, r5, r6, lr}
 8010b56:	69c6      	ldr	r6, [r0, #28]
 8010b58:	4604      	mov	r4, r0
 8010b5a:	460d      	mov	r5, r1
 8010b5c:	b976      	cbnz	r6, 8010b7c <_Balloc+0x28>
 8010b5e:	2010      	movs	r0, #16
 8010b60:	f7fe fa74 	bl	800f04c <malloc>
 8010b64:	4602      	mov	r2, r0
 8010b66:	61e0      	str	r0, [r4, #28]
 8010b68:	b920      	cbnz	r0, 8010b74 <_Balloc+0x20>
 8010b6a:	4b18      	ldr	r3, [pc, #96]	@ (8010bcc <_Balloc+0x78>)
 8010b6c:	4818      	ldr	r0, [pc, #96]	@ (8010bd0 <_Balloc+0x7c>)
 8010b6e:	216b      	movs	r1, #107	@ 0x6b
 8010b70:	f000 fd96 	bl	80116a0 <__assert_func>
 8010b74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010b78:	6006      	str	r6, [r0, #0]
 8010b7a:	60c6      	str	r6, [r0, #12]
 8010b7c:	69e6      	ldr	r6, [r4, #28]
 8010b7e:	68f3      	ldr	r3, [r6, #12]
 8010b80:	b183      	cbz	r3, 8010ba4 <_Balloc+0x50>
 8010b82:	69e3      	ldr	r3, [r4, #28]
 8010b84:	68db      	ldr	r3, [r3, #12]
 8010b86:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010b8a:	b9b8      	cbnz	r0, 8010bbc <_Balloc+0x68>
 8010b8c:	2101      	movs	r1, #1
 8010b8e:	fa01 f605 	lsl.w	r6, r1, r5
 8010b92:	1d72      	adds	r2, r6, #5
 8010b94:	0092      	lsls	r2, r2, #2
 8010b96:	4620      	mov	r0, r4
 8010b98:	f000 fda0 	bl	80116dc <_calloc_r>
 8010b9c:	b160      	cbz	r0, 8010bb8 <_Balloc+0x64>
 8010b9e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010ba2:	e00e      	b.n	8010bc2 <_Balloc+0x6e>
 8010ba4:	2221      	movs	r2, #33	@ 0x21
 8010ba6:	2104      	movs	r1, #4
 8010ba8:	4620      	mov	r0, r4
 8010baa:	f000 fd97 	bl	80116dc <_calloc_r>
 8010bae:	69e3      	ldr	r3, [r4, #28]
 8010bb0:	60f0      	str	r0, [r6, #12]
 8010bb2:	68db      	ldr	r3, [r3, #12]
 8010bb4:	2b00      	cmp	r3, #0
 8010bb6:	d1e4      	bne.n	8010b82 <_Balloc+0x2e>
 8010bb8:	2000      	movs	r0, #0
 8010bba:	bd70      	pop	{r4, r5, r6, pc}
 8010bbc:	6802      	ldr	r2, [r0, #0]
 8010bbe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010bc2:	2300      	movs	r3, #0
 8010bc4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010bc8:	e7f7      	b.n	8010bba <_Balloc+0x66>
 8010bca:	bf00      	nop
 8010bcc:	08011e11 	.word	0x08011e11
 8010bd0:	08011e91 	.word	0x08011e91

08010bd4 <_Bfree>:
 8010bd4:	b570      	push	{r4, r5, r6, lr}
 8010bd6:	69c6      	ldr	r6, [r0, #28]
 8010bd8:	4605      	mov	r5, r0
 8010bda:	460c      	mov	r4, r1
 8010bdc:	b976      	cbnz	r6, 8010bfc <_Bfree+0x28>
 8010bde:	2010      	movs	r0, #16
 8010be0:	f7fe fa34 	bl	800f04c <malloc>
 8010be4:	4602      	mov	r2, r0
 8010be6:	61e8      	str	r0, [r5, #28]
 8010be8:	b920      	cbnz	r0, 8010bf4 <_Bfree+0x20>
 8010bea:	4b09      	ldr	r3, [pc, #36]	@ (8010c10 <_Bfree+0x3c>)
 8010bec:	4809      	ldr	r0, [pc, #36]	@ (8010c14 <_Bfree+0x40>)
 8010bee:	218f      	movs	r1, #143	@ 0x8f
 8010bf0:	f000 fd56 	bl	80116a0 <__assert_func>
 8010bf4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010bf8:	6006      	str	r6, [r0, #0]
 8010bfa:	60c6      	str	r6, [r0, #12]
 8010bfc:	b13c      	cbz	r4, 8010c0e <_Bfree+0x3a>
 8010bfe:	69eb      	ldr	r3, [r5, #28]
 8010c00:	6862      	ldr	r2, [r4, #4]
 8010c02:	68db      	ldr	r3, [r3, #12]
 8010c04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010c08:	6021      	str	r1, [r4, #0]
 8010c0a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010c0e:	bd70      	pop	{r4, r5, r6, pc}
 8010c10:	08011e11 	.word	0x08011e11
 8010c14:	08011e91 	.word	0x08011e91

08010c18 <__multadd>:
 8010c18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010c1c:	690d      	ldr	r5, [r1, #16]
 8010c1e:	4607      	mov	r7, r0
 8010c20:	460c      	mov	r4, r1
 8010c22:	461e      	mov	r6, r3
 8010c24:	f101 0c14 	add.w	ip, r1, #20
 8010c28:	2000      	movs	r0, #0
 8010c2a:	f8dc 3000 	ldr.w	r3, [ip]
 8010c2e:	b299      	uxth	r1, r3
 8010c30:	fb02 6101 	mla	r1, r2, r1, r6
 8010c34:	0c1e      	lsrs	r6, r3, #16
 8010c36:	0c0b      	lsrs	r3, r1, #16
 8010c38:	fb02 3306 	mla	r3, r2, r6, r3
 8010c3c:	b289      	uxth	r1, r1
 8010c3e:	3001      	adds	r0, #1
 8010c40:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010c44:	4285      	cmp	r5, r0
 8010c46:	f84c 1b04 	str.w	r1, [ip], #4
 8010c4a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010c4e:	dcec      	bgt.n	8010c2a <__multadd+0x12>
 8010c50:	b30e      	cbz	r6, 8010c96 <__multadd+0x7e>
 8010c52:	68a3      	ldr	r3, [r4, #8]
 8010c54:	42ab      	cmp	r3, r5
 8010c56:	dc19      	bgt.n	8010c8c <__multadd+0x74>
 8010c58:	6861      	ldr	r1, [r4, #4]
 8010c5a:	4638      	mov	r0, r7
 8010c5c:	3101      	adds	r1, #1
 8010c5e:	f7ff ff79 	bl	8010b54 <_Balloc>
 8010c62:	4680      	mov	r8, r0
 8010c64:	b928      	cbnz	r0, 8010c72 <__multadd+0x5a>
 8010c66:	4602      	mov	r2, r0
 8010c68:	4b0c      	ldr	r3, [pc, #48]	@ (8010c9c <__multadd+0x84>)
 8010c6a:	480d      	ldr	r0, [pc, #52]	@ (8010ca0 <__multadd+0x88>)
 8010c6c:	21ba      	movs	r1, #186	@ 0xba
 8010c6e:	f000 fd17 	bl	80116a0 <__assert_func>
 8010c72:	6922      	ldr	r2, [r4, #16]
 8010c74:	3202      	adds	r2, #2
 8010c76:	f104 010c 	add.w	r1, r4, #12
 8010c7a:	0092      	lsls	r2, r2, #2
 8010c7c:	300c      	adds	r0, #12
 8010c7e:	f000 fd01 	bl	8011684 <memcpy>
 8010c82:	4621      	mov	r1, r4
 8010c84:	4638      	mov	r0, r7
 8010c86:	f7ff ffa5 	bl	8010bd4 <_Bfree>
 8010c8a:	4644      	mov	r4, r8
 8010c8c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010c90:	3501      	adds	r5, #1
 8010c92:	615e      	str	r6, [r3, #20]
 8010c94:	6125      	str	r5, [r4, #16]
 8010c96:	4620      	mov	r0, r4
 8010c98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010c9c:	08011e80 	.word	0x08011e80
 8010ca0:	08011e91 	.word	0x08011e91

08010ca4 <__hi0bits>:
 8010ca4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8010ca8:	4603      	mov	r3, r0
 8010caa:	bf36      	itet	cc
 8010cac:	0403      	lslcc	r3, r0, #16
 8010cae:	2000      	movcs	r0, #0
 8010cb0:	2010      	movcc	r0, #16
 8010cb2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010cb6:	bf3c      	itt	cc
 8010cb8:	021b      	lslcc	r3, r3, #8
 8010cba:	3008      	addcc	r0, #8
 8010cbc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010cc0:	bf3c      	itt	cc
 8010cc2:	011b      	lslcc	r3, r3, #4
 8010cc4:	3004      	addcc	r0, #4
 8010cc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010cca:	bf3c      	itt	cc
 8010ccc:	009b      	lslcc	r3, r3, #2
 8010cce:	3002      	addcc	r0, #2
 8010cd0:	2b00      	cmp	r3, #0
 8010cd2:	db05      	blt.n	8010ce0 <__hi0bits+0x3c>
 8010cd4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8010cd8:	f100 0001 	add.w	r0, r0, #1
 8010cdc:	bf08      	it	eq
 8010cde:	2020      	moveq	r0, #32
 8010ce0:	4770      	bx	lr

08010ce2 <__lo0bits>:
 8010ce2:	6803      	ldr	r3, [r0, #0]
 8010ce4:	4602      	mov	r2, r0
 8010ce6:	f013 0007 	ands.w	r0, r3, #7
 8010cea:	d00b      	beq.n	8010d04 <__lo0bits+0x22>
 8010cec:	07d9      	lsls	r1, r3, #31
 8010cee:	d421      	bmi.n	8010d34 <__lo0bits+0x52>
 8010cf0:	0798      	lsls	r0, r3, #30
 8010cf2:	bf49      	itett	mi
 8010cf4:	085b      	lsrmi	r3, r3, #1
 8010cf6:	089b      	lsrpl	r3, r3, #2
 8010cf8:	2001      	movmi	r0, #1
 8010cfa:	6013      	strmi	r3, [r2, #0]
 8010cfc:	bf5c      	itt	pl
 8010cfe:	6013      	strpl	r3, [r2, #0]
 8010d00:	2002      	movpl	r0, #2
 8010d02:	4770      	bx	lr
 8010d04:	b299      	uxth	r1, r3
 8010d06:	b909      	cbnz	r1, 8010d0c <__lo0bits+0x2a>
 8010d08:	0c1b      	lsrs	r3, r3, #16
 8010d0a:	2010      	movs	r0, #16
 8010d0c:	b2d9      	uxtb	r1, r3
 8010d0e:	b909      	cbnz	r1, 8010d14 <__lo0bits+0x32>
 8010d10:	3008      	adds	r0, #8
 8010d12:	0a1b      	lsrs	r3, r3, #8
 8010d14:	0719      	lsls	r1, r3, #28
 8010d16:	bf04      	itt	eq
 8010d18:	091b      	lsreq	r3, r3, #4
 8010d1a:	3004      	addeq	r0, #4
 8010d1c:	0799      	lsls	r1, r3, #30
 8010d1e:	bf04      	itt	eq
 8010d20:	089b      	lsreq	r3, r3, #2
 8010d22:	3002      	addeq	r0, #2
 8010d24:	07d9      	lsls	r1, r3, #31
 8010d26:	d403      	bmi.n	8010d30 <__lo0bits+0x4e>
 8010d28:	085b      	lsrs	r3, r3, #1
 8010d2a:	f100 0001 	add.w	r0, r0, #1
 8010d2e:	d003      	beq.n	8010d38 <__lo0bits+0x56>
 8010d30:	6013      	str	r3, [r2, #0]
 8010d32:	4770      	bx	lr
 8010d34:	2000      	movs	r0, #0
 8010d36:	4770      	bx	lr
 8010d38:	2020      	movs	r0, #32
 8010d3a:	4770      	bx	lr

08010d3c <__i2b>:
 8010d3c:	b510      	push	{r4, lr}
 8010d3e:	460c      	mov	r4, r1
 8010d40:	2101      	movs	r1, #1
 8010d42:	f7ff ff07 	bl	8010b54 <_Balloc>
 8010d46:	4602      	mov	r2, r0
 8010d48:	b928      	cbnz	r0, 8010d56 <__i2b+0x1a>
 8010d4a:	4b05      	ldr	r3, [pc, #20]	@ (8010d60 <__i2b+0x24>)
 8010d4c:	4805      	ldr	r0, [pc, #20]	@ (8010d64 <__i2b+0x28>)
 8010d4e:	f240 1145 	movw	r1, #325	@ 0x145
 8010d52:	f000 fca5 	bl	80116a0 <__assert_func>
 8010d56:	2301      	movs	r3, #1
 8010d58:	6144      	str	r4, [r0, #20]
 8010d5a:	6103      	str	r3, [r0, #16]
 8010d5c:	bd10      	pop	{r4, pc}
 8010d5e:	bf00      	nop
 8010d60:	08011e80 	.word	0x08011e80
 8010d64:	08011e91 	.word	0x08011e91

08010d68 <__multiply>:
 8010d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d6c:	4617      	mov	r7, r2
 8010d6e:	690a      	ldr	r2, [r1, #16]
 8010d70:	693b      	ldr	r3, [r7, #16]
 8010d72:	429a      	cmp	r2, r3
 8010d74:	bfa8      	it	ge
 8010d76:	463b      	movge	r3, r7
 8010d78:	4689      	mov	r9, r1
 8010d7a:	bfa4      	itt	ge
 8010d7c:	460f      	movge	r7, r1
 8010d7e:	4699      	movge	r9, r3
 8010d80:	693d      	ldr	r5, [r7, #16]
 8010d82:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8010d86:	68bb      	ldr	r3, [r7, #8]
 8010d88:	6879      	ldr	r1, [r7, #4]
 8010d8a:	eb05 060a 	add.w	r6, r5, sl
 8010d8e:	42b3      	cmp	r3, r6
 8010d90:	b085      	sub	sp, #20
 8010d92:	bfb8      	it	lt
 8010d94:	3101      	addlt	r1, #1
 8010d96:	f7ff fedd 	bl	8010b54 <_Balloc>
 8010d9a:	b930      	cbnz	r0, 8010daa <__multiply+0x42>
 8010d9c:	4602      	mov	r2, r0
 8010d9e:	4b41      	ldr	r3, [pc, #260]	@ (8010ea4 <__multiply+0x13c>)
 8010da0:	4841      	ldr	r0, [pc, #260]	@ (8010ea8 <__multiply+0x140>)
 8010da2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8010da6:	f000 fc7b 	bl	80116a0 <__assert_func>
 8010daa:	f100 0414 	add.w	r4, r0, #20
 8010dae:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8010db2:	4623      	mov	r3, r4
 8010db4:	2200      	movs	r2, #0
 8010db6:	4573      	cmp	r3, lr
 8010db8:	d320      	bcc.n	8010dfc <__multiply+0x94>
 8010dba:	f107 0814 	add.w	r8, r7, #20
 8010dbe:	f109 0114 	add.w	r1, r9, #20
 8010dc2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8010dc6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8010dca:	9302      	str	r3, [sp, #8]
 8010dcc:	1beb      	subs	r3, r5, r7
 8010dce:	3b15      	subs	r3, #21
 8010dd0:	f023 0303 	bic.w	r3, r3, #3
 8010dd4:	3304      	adds	r3, #4
 8010dd6:	3715      	adds	r7, #21
 8010dd8:	42bd      	cmp	r5, r7
 8010dda:	bf38      	it	cc
 8010ddc:	2304      	movcc	r3, #4
 8010dde:	9301      	str	r3, [sp, #4]
 8010de0:	9b02      	ldr	r3, [sp, #8]
 8010de2:	9103      	str	r1, [sp, #12]
 8010de4:	428b      	cmp	r3, r1
 8010de6:	d80c      	bhi.n	8010e02 <__multiply+0x9a>
 8010de8:	2e00      	cmp	r6, #0
 8010dea:	dd03      	ble.n	8010df4 <__multiply+0x8c>
 8010dec:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8010df0:	2b00      	cmp	r3, #0
 8010df2:	d055      	beq.n	8010ea0 <__multiply+0x138>
 8010df4:	6106      	str	r6, [r0, #16]
 8010df6:	b005      	add	sp, #20
 8010df8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010dfc:	f843 2b04 	str.w	r2, [r3], #4
 8010e00:	e7d9      	b.n	8010db6 <__multiply+0x4e>
 8010e02:	f8b1 a000 	ldrh.w	sl, [r1]
 8010e06:	f1ba 0f00 	cmp.w	sl, #0
 8010e0a:	d01f      	beq.n	8010e4c <__multiply+0xe4>
 8010e0c:	46c4      	mov	ip, r8
 8010e0e:	46a1      	mov	r9, r4
 8010e10:	2700      	movs	r7, #0
 8010e12:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010e16:	f8d9 3000 	ldr.w	r3, [r9]
 8010e1a:	fa1f fb82 	uxth.w	fp, r2
 8010e1e:	b29b      	uxth	r3, r3
 8010e20:	fb0a 330b 	mla	r3, sl, fp, r3
 8010e24:	443b      	add	r3, r7
 8010e26:	f8d9 7000 	ldr.w	r7, [r9]
 8010e2a:	0c12      	lsrs	r2, r2, #16
 8010e2c:	0c3f      	lsrs	r7, r7, #16
 8010e2e:	fb0a 7202 	mla	r2, sl, r2, r7
 8010e32:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8010e36:	b29b      	uxth	r3, r3
 8010e38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010e3c:	4565      	cmp	r5, ip
 8010e3e:	f849 3b04 	str.w	r3, [r9], #4
 8010e42:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8010e46:	d8e4      	bhi.n	8010e12 <__multiply+0xaa>
 8010e48:	9b01      	ldr	r3, [sp, #4]
 8010e4a:	50e7      	str	r7, [r4, r3]
 8010e4c:	9b03      	ldr	r3, [sp, #12]
 8010e4e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8010e52:	3104      	adds	r1, #4
 8010e54:	f1b9 0f00 	cmp.w	r9, #0
 8010e58:	d020      	beq.n	8010e9c <__multiply+0x134>
 8010e5a:	6823      	ldr	r3, [r4, #0]
 8010e5c:	4647      	mov	r7, r8
 8010e5e:	46a4      	mov	ip, r4
 8010e60:	f04f 0a00 	mov.w	sl, #0
 8010e64:	f8b7 b000 	ldrh.w	fp, [r7]
 8010e68:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8010e6c:	fb09 220b 	mla	r2, r9, fp, r2
 8010e70:	4452      	add	r2, sl
 8010e72:	b29b      	uxth	r3, r3
 8010e74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010e78:	f84c 3b04 	str.w	r3, [ip], #4
 8010e7c:	f857 3b04 	ldr.w	r3, [r7], #4
 8010e80:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010e84:	f8bc 3000 	ldrh.w	r3, [ip]
 8010e88:	fb09 330a 	mla	r3, r9, sl, r3
 8010e8c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8010e90:	42bd      	cmp	r5, r7
 8010e92:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010e96:	d8e5      	bhi.n	8010e64 <__multiply+0xfc>
 8010e98:	9a01      	ldr	r2, [sp, #4]
 8010e9a:	50a3      	str	r3, [r4, r2]
 8010e9c:	3404      	adds	r4, #4
 8010e9e:	e79f      	b.n	8010de0 <__multiply+0x78>
 8010ea0:	3e01      	subs	r6, #1
 8010ea2:	e7a1      	b.n	8010de8 <__multiply+0x80>
 8010ea4:	08011e80 	.word	0x08011e80
 8010ea8:	08011e91 	.word	0x08011e91

08010eac <__pow5mult>:
 8010eac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010eb0:	4615      	mov	r5, r2
 8010eb2:	f012 0203 	ands.w	r2, r2, #3
 8010eb6:	4607      	mov	r7, r0
 8010eb8:	460e      	mov	r6, r1
 8010eba:	d007      	beq.n	8010ecc <__pow5mult+0x20>
 8010ebc:	4c25      	ldr	r4, [pc, #148]	@ (8010f54 <__pow5mult+0xa8>)
 8010ebe:	3a01      	subs	r2, #1
 8010ec0:	2300      	movs	r3, #0
 8010ec2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010ec6:	f7ff fea7 	bl	8010c18 <__multadd>
 8010eca:	4606      	mov	r6, r0
 8010ecc:	10ad      	asrs	r5, r5, #2
 8010ece:	d03d      	beq.n	8010f4c <__pow5mult+0xa0>
 8010ed0:	69fc      	ldr	r4, [r7, #28]
 8010ed2:	b97c      	cbnz	r4, 8010ef4 <__pow5mult+0x48>
 8010ed4:	2010      	movs	r0, #16
 8010ed6:	f7fe f8b9 	bl	800f04c <malloc>
 8010eda:	4602      	mov	r2, r0
 8010edc:	61f8      	str	r0, [r7, #28]
 8010ede:	b928      	cbnz	r0, 8010eec <__pow5mult+0x40>
 8010ee0:	4b1d      	ldr	r3, [pc, #116]	@ (8010f58 <__pow5mult+0xac>)
 8010ee2:	481e      	ldr	r0, [pc, #120]	@ (8010f5c <__pow5mult+0xb0>)
 8010ee4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8010ee8:	f000 fbda 	bl	80116a0 <__assert_func>
 8010eec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010ef0:	6004      	str	r4, [r0, #0]
 8010ef2:	60c4      	str	r4, [r0, #12]
 8010ef4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8010ef8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010efc:	b94c      	cbnz	r4, 8010f12 <__pow5mult+0x66>
 8010efe:	f240 2171 	movw	r1, #625	@ 0x271
 8010f02:	4638      	mov	r0, r7
 8010f04:	f7ff ff1a 	bl	8010d3c <__i2b>
 8010f08:	2300      	movs	r3, #0
 8010f0a:	f8c8 0008 	str.w	r0, [r8, #8]
 8010f0e:	4604      	mov	r4, r0
 8010f10:	6003      	str	r3, [r0, #0]
 8010f12:	f04f 0900 	mov.w	r9, #0
 8010f16:	07eb      	lsls	r3, r5, #31
 8010f18:	d50a      	bpl.n	8010f30 <__pow5mult+0x84>
 8010f1a:	4631      	mov	r1, r6
 8010f1c:	4622      	mov	r2, r4
 8010f1e:	4638      	mov	r0, r7
 8010f20:	f7ff ff22 	bl	8010d68 <__multiply>
 8010f24:	4631      	mov	r1, r6
 8010f26:	4680      	mov	r8, r0
 8010f28:	4638      	mov	r0, r7
 8010f2a:	f7ff fe53 	bl	8010bd4 <_Bfree>
 8010f2e:	4646      	mov	r6, r8
 8010f30:	106d      	asrs	r5, r5, #1
 8010f32:	d00b      	beq.n	8010f4c <__pow5mult+0xa0>
 8010f34:	6820      	ldr	r0, [r4, #0]
 8010f36:	b938      	cbnz	r0, 8010f48 <__pow5mult+0x9c>
 8010f38:	4622      	mov	r2, r4
 8010f3a:	4621      	mov	r1, r4
 8010f3c:	4638      	mov	r0, r7
 8010f3e:	f7ff ff13 	bl	8010d68 <__multiply>
 8010f42:	6020      	str	r0, [r4, #0]
 8010f44:	f8c0 9000 	str.w	r9, [r0]
 8010f48:	4604      	mov	r4, r0
 8010f4a:	e7e4      	b.n	8010f16 <__pow5mult+0x6a>
 8010f4c:	4630      	mov	r0, r6
 8010f4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010f52:	bf00      	nop
 8010f54:	08011f44 	.word	0x08011f44
 8010f58:	08011e11 	.word	0x08011e11
 8010f5c:	08011e91 	.word	0x08011e91

08010f60 <__lshift>:
 8010f60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010f64:	460c      	mov	r4, r1
 8010f66:	6849      	ldr	r1, [r1, #4]
 8010f68:	6923      	ldr	r3, [r4, #16]
 8010f6a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010f6e:	68a3      	ldr	r3, [r4, #8]
 8010f70:	4607      	mov	r7, r0
 8010f72:	4691      	mov	r9, r2
 8010f74:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010f78:	f108 0601 	add.w	r6, r8, #1
 8010f7c:	42b3      	cmp	r3, r6
 8010f7e:	db0b      	blt.n	8010f98 <__lshift+0x38>
 8010f80:	4638      	mov	r0, r7
 8010f82:	f7ff fde7 	bl	8010b54 <_Balloc>
 8010f86:	4605      	mov	r5, r0
 8010f88:	b948      	cbnz	r0, 8010f9e <__lshift+0x3e>
 8010f8a:	4602      	mov	r2, r0
 8010f8c:	4b28      	ldr	r3, [pc, #160]	@ (8011030 <__lshift+0xd0>)
 8010f8e:	4829      	ldr	r0, [pc, #164]	@ (8011034 <__lshift+0xd4>)
 8010f90:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8010f94:	f000 fb84 	bl	80116a0 <__assert_func>
 8010f98:	3101      	adds	r1, #1
 8010f9a:	005b      	lsls	r3, r3, #1
 8010f9c:	e7ee      	b.n	8010f7c <__lshift+0x1c>
 8010f9e:	2300      	movs	r3, #0
 8010fa0:	f100 0114 	add.w	r1, r0, #20
 8010fa4:	f100 0210 	add.w	r2, r0, #16
 8010fa8:	4618      	mov	r0, r3
 8010faa:	4553      	cmp	r3, sl
 8010fac:	db33      	blt.n	8011016 <__lshift+0xb6>
 8010fae:	6920      	ldr	r0, [r4, #16]
 8010fb0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010fb4:	f104 0314 	add.w	r3, r4, #20
 8010fb8:	f019 091f 	ands.w	r9, r9, #31
 8010fbc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010fc0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010fc4:	d02b      	beq.n	801101e <__lshift+0xbe>
 8010fc6:	f1c9 0e20 	rsb	lr, r9, #32
 8010fca:	468a      	mov	sl, r1
 8010fcc:	2200      	movs	r2, #0
 8010fce:	6818      	ldr	r0, [r3, #0]
 8010fd0:	fa00 f009 	lsl.w	r0, r0, r9
 8010fd4:	4310      	orrs	r0, r2
 8010fd6:	f84a 0b04 	str.w	r0, [sl], #4
 8010fda:	f853 2b04 	ldr.w	r2, [r3], #4
 8010fde:	459c      	cmp	ip, r3
 8010fe0:	fa22 f20e 	lsr.w	r2, r2, lr
 8010fe4:	d8f3      	bhi.n	8010fce <__lshift+0x6e>
 8010fe6:	ebac 0304 	sub.w	r3, ip, r4
 8010fea:	3b15      	subs	r3, #21
 8010fec:	f023 0303 	bic.w	r3, r3, #3
 8010ff0:	3304      	adds	r3, #4
 8010ff2:	f104 0015 	add.w	r0, r4, #21
 8010ff6:	4560      	cmp	r0, ip
 8010ff8:	bf88      	it	hi
 8010ffa:	2304      	movhi	r3, #4
 8010ffc:	50ca      	str	r2, [r1, r3]
 8010ffe:	b10a      	cbz	r2, 8011004 <__lshift+0xa4>
 8011000:	f108 0602 	add.w	r6, r8, #2
 8011004:	3e01      	subs	r6, #1
 8011006:	4638      	mov	r0, r7
 8011008:	612e      	str	r6, [r5, #16]
 801100a:	4621      	mov	r1, r4
 801100c:	f7ff fde2 	bl	8010bd4 <_Bfree>
 8011010:	4628      	mov	r0, r5
 8011012:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011016:	f842 0f04 	str.w	r0, [r2, #4]!
 801101a:	3301      	adds	r3, #1
 801101c:	e7c5      	b.n	8010faa <__lshift+0x4a>
 801101e:	3904      	subs	r1, #4
 8011020:	f853 2b04 	ldr.w	r2, [r3], #4
 8011024:	f841 2f04 	str.w	r2, [r1, #4]!
 8011028:	459c      	cmp	ip, r3
 801102a:	d8f9      	bhi.n	8011020 <__lshift+0xc0>
 801102c:	e7ea      	b.n	8011004 <__lshift+0xa4>
 801102e:	bf00      	nop
 8011030:	08011e80 	.word	0x08011e80
 8011034:	08011e91 	.word	0x08011e91

08011038 <__mcmp>:
 8011038:	690a      	ldr	r2, [r1, #16]
 801103a:	4603      	mov	r3, r0
 801103c:	6900      	ldr	r0, [r0, #16]
 801103e:	1a80      	subs	r0, r0, r2
 8011040:	b530      	push	{r4, r5, lr}
 8011042:	d10e      	bne.n	8011062 <__mcmp+0x2a>
 8011044:	3314      	adds	r3, #20
 8011046:	3114      	adds	r1, #20
 8011048:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801104c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011050:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011054:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011058:	4295      	cmp	r5, r2
 801105a:	d003      	beq.n	8011064 <__mcmp+0x2c>
 801105c:	d205      	bcs.n	801106a <__mcmp+0x32>
 801105e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011062:	bd30      	pop	{r4, r5, pc}
 8011064:	42a3      	cmp	r3, r4
 8011066:	d3f3      	bcc.n	8011050 <__mcmp+0x18>
 8011068:	e7fb      	b.n	8011062 <__mcmp+0x2a>
 801106a:	2001      	movs	r0, #1
 801106c:	e7f9      	b.n	8011062 <__mcmp+0x2a>
	...

08011070 <__mdiff>:
 8011070:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011074:	4689      	mov	r9, r1
 8011076:	4606      	mov	r6, r0
 8011078:	4611      	mov	r1, r2
 801107a:	4648      	mov	r0, r9
 801107c:	4614      	mov	r4, r2
 801107e:	f7ff ffdb 	bl	8011038 <__mcmp>
 8011082:	1e05      	subs	r5, r0, #0
 8011084:	d112      	bne.n	80110ac <__mdiff+0x3c>
 8011086:	4629      	mov	r1, r5
 8011088:	4630      	mov	r0, r6
 801108a:	f7ff fd63 	bl	8010b54 <_Balloc>
 801108e:	4602      	mov	r2, r0
 8011090:	b928      	cbnz	r0, 801109e <__mdiff+0x2e>
 8011092:	4b3f      	ldr	r3, [pc, #252]	@ (8011190 <__mdiff+0x120>)
 8011094:	f240 2137 	movw	r1, #567	@ 0x237
 8011098:	483e      	ldr	r0, [pc, #248]	@ (8011194 <__mdiff+0x124>)
 801109a:	f000 fb01 	bl	80116a0 <__assert_func>
 801109e:	2301      	movs	r3, #1
 80110a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80110a4:	4610      	mov	r0, r2
 80110a6:	b003      	add	sp, #12
 80110a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110ac:	bfbc      	itt	lt
 80110ae:	464b      	movlt	r3, r9
 80110b0:	46a1      	movlt	r9, r4
 80110b2:	4630      	mov	r0, r6
 80110b4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80110b8:	bfba      	itte	lt
 80110ba:	461c      	movlt	r4, r3
 80110bc:	2501      	movlt	r5, #1
 80110be:	2500      	movge	r5, #0
 80110c0:	f7ff fd48 	bl	8010b54 <_Balloc>
 80110c4:	4602      	mov	r2, r0
 80110c6:	b918      	cbnz	r0, 80110d0 <__mdiff+0x60>
 80110c8:	4b31      	ldr	r3, [pc, #196]	@ (8011190 <__mdiff+0x120>)
 80110ca:	f240 2145 	movw	r1, #581	@ 0x245
 80110ce:	e7e3      	b.n	8011098 <__mdiff+0x28>
 80110d0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80110d4:	6926      	ldr	r6, [r4, #16]
 80110d6:	60c5      	str	r5, [r0, #12]
 80110d8:	f109 0310 	add.w	r3, r9, #16
 80110dc:	f109 0514 	add.w	r5, r9, #20
 80110e0:	f104 0e14 	add.w	lr, r4, #20
 80110e4:	f100 0b14 	add.w	fp, r0, #20
 80110e8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80110ec:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80110f0:	9301      	str	r3, [sp, #4]
 80110f2:	46d9      	mov	r9, fp
 80110f4:	f04f 0c00 	mov.w	ip, #0
 80110f8:	9b01      	ldr	r3, [sp, #4]
 80110fa:	f85e 0b04 	ldr.w	r0, [lr], #4
 80110fe:	f853 af04 	ldr.w	sl, [r3, #4]!
 8011102:	9301      	str	r3, [sp, #4]
 8011104:	fa1f f38a 	uxth.w	r3, sl
 8011108:	4619      	mov	r1, r3
 801110a:	b283      	uxth	r3, r0
 801110c:	1acb      	subs	r3, r1, r3
 801110e:	0c00      	lsrs	r0, r0, #16
 8011110:	4463      	add	r3, ip
 8011112:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8011116:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801111a:	b29b      	uxth	r3, r3
 801111c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8011120:	4576      	cmp	r6, lr
 8011122:	f849 3b04 	str.w	r3, [r9], #4
 8011126:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801112a:	d8e5      	bhi.n	80110f8 <__mdiff+0x88>
 801112c:	1b33      	subs	r3, r6, r4
 801112e:	3b15      	subs	r3, #21
 8011130:	f023 0303 	bic.w	r3, r3, #3
 8011134:	3415      	adds	r4, #21
 8011136:	3304      	adds	r3, #4
 8011138:	42a6      	cmp	r6, r4
 801113a:	bf38      	it	cc
 801113c:	2304      	movcc	r3, #4
 801113e:	441d      	add	r5, r3
 8011140:	445b      	add	r3, fp
 8011142:	461e      	mov	r6, r3
 8011144:	462c      	mov	r4, r5
 8011146:	4544      	cmp	r4, r8
 8011148:	d30e      	bcc.n	8011168 <__mdiff+0xf8>
 801114a:	f108 0103 	add.w	r1, r8, #3
 801114e:	1b49      	subs	r1, r1, r5
 8011150:	f021 0103 	bic.w	r1, r1, #3
 8011154:	3d03      	subs	r5, #3
 8011156:	45a8      	cmp	r8, r5
 8011158:	bf38      	it	cc
 801115a:	2100      	movcc	r1, #0
 801115c:	440b      	add	r3, r1
 801115e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011162:	b191      	cbz	r1, 801118a <__mdiff+0x11a>
 8011164:	6117      	str	r7, [r2, #16]
 8011166:	e79d      	b.n	80110a4 <__mdiff+0x34>
 8011168:	f854 1b04 	ldr.w	r1, [r4], #4
 801116c:	46e6      	mov	lr, ip
 801116e:	0c08      	lsrs	r0, r1, #16
 8011170:	fa1c fc81 	uxtah	ip, ip, r1
 8011174:	4471      	add	r1, lr
 8011176:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801117a:	b289      	uxth	r1, r1
 801117c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011180:	f846 1b04 	str.w	r1, [r6], #4
 8011184:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011188:	e7dd      	b.n	8011146 <__mdiff+0xd6>
 801118a:	3f01      	subs	r7, #1
 801118c:	e7e7      	b.n	801115e <__mdiff+0xee>
 801118e:	bf00      	nop
 8011190:	08011e80 	.word	0x08011e80
 8011194:	08011e91 	.word	0x08011e91

08011198 <__d2b>:
 8011198:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801119c:	460f      	mov	r7, r1
 801119e:	2101      	movs	r1, #1
 80111a0:	ec59 8b10 	vmov	r8, r9, d0
 80111a4:	4616      	mov	r6, r2
 80111a6:	f7ff fcd5 	bl	8010b54 <_Balloc>
 80111aa:	4604      	mov	r4, r0
 80111ac:	b930      	cbnz	r0, 80111bc <__d2b+0x24>
 80111ae:	4602      	mov	r2, r0
 80111b0:	4b23      	ldr	r3, [pc, #140]	@ (8011240 <__d2b+0xa8>)
 80111b2:	4824      	ldr	r0, [pc, #144]	@ (8011244 <__d2b+0xac>)
 80111b4:	f240 310f 	movw	r1, #783	@ 0x30f
 80111b8:	f000 fa72 	bl	80116a0 <__assert_func>
 80111bc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80111c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80111c4:	b10d      	cbz	r5, 80111ca <__d2b+0x32>
 80111c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80111ca:	9301      	str	r3, [sp, #4]
 80111cc:	f1b8 0300 	subs.w	r3, r8, #0
 80111d0:	d023      	beq.n	801121a <__d2b+0x82>
 80111d2:	4668      	mov	r0, sp
 80111d4:	9300      	str	r3, [sp, #0]
 80111d6:	f7ff fd84 	bl	8010ce2 <__lo0bits>
 80111da:	e9dd 1200 	ldrd	r1, r2, [sp]
 80111de:	b1d0      	cbz	r0, 8011216 <__d2b+0x7e>
 80111e0:	f1c0 0320 	rsb	r3, r0, #32
 80111e4:	fa02 f303 	lsl.w	r3, r2, r3
 80111e8:	430b      	orrs	r3, r1
 80111ea:	40c2      	lsrs	r2, r0
 80111ec:	6163      	str	r3, [r4, #20]
 80111ee:	9201      	str	r2, [sp, #4]
 80111f0:	9b01      	ldr	r3, [sp, #4]
 80111f2:	61a3      	str	r3, [r4, #24]
 80111f4:	2b00      	cmp	r3, #0
 80111f6:	bf0c      	ite	eq
 80111f8:	2201      	moveq	r2, #1
 80111fa:	2202      	movne	r2, #2
 80111fc:	6122      	str	r2, [r4, #16]
 80111fe:	b1a5      	cbz	r5, 801122a <__d2b+0x92>
 8011200:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8011204:	4405      	add	r5, r0
 8011206:	603d      	str	r5, [r7, #0]
 8011208:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801120c:	6030      	str	r0, [r6, #0]
 801120e:	4620      	mov	r0, r4
 8011210:	b003      	add	sp, #12
 8011212:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011216:	6161      	str	r1, [r4, #20]
 8011218:	e7ea      	b.n	80111f0 <__d2b+0x58>
 801121a:	a801      	add	r0, sp, #4
 801121c:	f7ff fd61 	bl	8010ce2 <__lo0bits>
 8011220:	9b01      	ldr	r3, [sp, #4]
 8011222:	6163      	str	r3, [r4, #20]
 8011224:	3020      	adds	r0, #32
 8011226:	2201      	movs	r2, #1
 8011228:	e7e8      	b.n	80111fc <__d2b+0x64>
 801122a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801122e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8011232:	6038      	str	r0, [r7, #0]
 8011234:	6918      	ldr	r0, [r3, #16]
 8011236:	f7ff fd35 	bl	8010ca4 <__hi0bits>
 801123a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801123e:	e7e5      	b.n	801120c <__d2b+0x74>
 8011240:	08011e80 	.word	0x08011e80
 8011244:	08011e91 	.word	0x08011e91

08011248 <__ssputs_r>:
 8011248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801124c:	688e      	ldr	r6, [r1, #8]
 801124e:	461f      	mov	r7, r3
 8011250:	42be      	cmp	r6, r7
 8011252:	680b      	ldr	r3, [r1, #0]
 8011254:	4682      	mov	sl, r0
 8011256:	460c      	mov	r4, r1
 8011258:	4690      	mov	r8, r2
 801125a:	d82d      	bhi.n	80112b8 <__ssputs_r+0x70>
 801125c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011260:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8011264:	d026      	beq.n	80112b4 <__ssputs_r+0x6c>
 8011266:	6965      	ldr	r5, [r4, #20]
 8011268:	6909      	ldr	r1, [r1, #16]
 801126a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801126e:	eba3 0901 	sub.w	r9, r3, r1
 8011272:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011276:	1c7b      	adds	r3, r7, #1
 8011278:	444b      	add	r3, r9
 801127a:	106d      	asrs	r5, r5, #1
 801127c:	429d      	cmp	r5, r3
 801127e:	bf38      	it	cc
 8011280:	461d      	movcc	r5, r3
 8011282:	0553      	lsls	r3, r2, #21
 8011284:	d527      	bpl.n	80112d6 <__ssputs_r+0x8e>
 8011286:	4629      	mov	r1, r5
 8011288:	f7fd ff12 	bl	800f0b0 <_malloc_r>
 801128c:	4606      	mov	r6, r0
 801128e:	b360      	cbz	r0, 80112ea <__ssputs_r+0xa2>
 8011290:	6921      	ldr	r1, [r4, #16]
 8011292:	464a      	mov	r2, r9
 8011294:	f000 f9f6 	bl	8011684 <memcpy>
 8011298:	89a3      	ldrh	r3, [r4, #12]
 801129a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801129e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80112a2:	81a3      	strh	r3, [r4, #12]
 80112a4:	6126      	str	r6, [r4, #16]
 80112a6:	6165      	str	r5, [r4, #20]
 80112a8:	444e      	add	r6, r9
 80112aa:	eba5 0509 	sub.w	r5, r5, r9
 80112ae:	6026      	str	r6, [r4, #0]
 80112b0:	60a5      	str	r5, [r4, #8]
 80112b2:	463e      	mov	r6, r7
 80112b4:	42be      	cmp	r6, r7
 80112b6:	d900      	bls.n	80112ba <__ssputs_r+0x72>
 80112b8:	463e      	mov	r6, r7
 80112ba:	6820      	ldr	r0, [r4, #0]
 80112bc:	4632      	mov	r2, r6
 80112be:	4641      	mov	r1, r8
 80112c0:	f000 f9c6 	bl	8011650 <memmove>
 80112c4:	68a3      	ldr	r3, [r4, #8]
 80112c6:	1b9b      	subs	r3, r3, r6
 80112c8:	60a3      	str	r3, [r4, #8]
 80112ca:	6823      	ldr	r3, [r4, #0]
 80112cc:	4433      	add	r3, r6
 80112ce:	6023      	str	r3, [r4, #0]
 80112d0:	2000      	movs	r0, #0
 80112d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80112d6:	462a      	mov	r2, r5
 80112d8:	f000 fa26 	bl	8011728 <_realloc_r>
 80112dc:	4606      	mov	r6, r0
 80112de:	2800      	cmp	r0, #0
 80112e0:	d1e0      	bne.n	80112a4 <__ssputs_r+0x5c>
 80112e2:	6921      	ldr	r1, [r4, #16]
 80112e4:	4650      	mov	r0, sl
 80112e6:	f7ff fbeb 	bl	8010ac0 <_free_r>
 80112ea:	230c      	movs	r3, #12
 80112ec:	f8ca 3000 	str.w	r3, [sl]
 80112f0:	89a3      	ldrh	r3, [r4, #12]
 80112f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80112f6:	81a3      	strh	r3, [r4, #12]
 80112f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80112fc:	e7e9      	b.n	80112d2 <__ssputs_r+0x8a>
	...

08011300 <_svfiprintf_r>:
 8011300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011304:	4698      	mov	r8, r3
 8011306:	898b      	ldrh	r3, [r1, #12]
 8011308:	061b      	lsls	r3, r3, #24
 801130a:	b09d      	sub	sp, #116	@ 0x74
 801130c:	4607      	mov	r7, r0
 801130e:	460d      	mov	r5, r1
 8011310:	4614      	mov	r4, r2
 8011312:	d510      	bpl.n	8011336 <_svfiprintf_r+0x36>
 8011314:	690b      	ldr	r3, [r1, #16]
 8011316:	b973      	cbnz	r3, 8011336 <_svfiprintf_r+0x36>
 8011318:	2140      	movs	r1, #64	@ 0x40
 801131a:	f7fd fec9 	bl	800f0b0 <_malloc_r>
 801131e:	6028      	str	r0, [r5, #0]
 8011320:	6128      	str	r0, [r5, #16]
 8011322:	b930      	cbnz	r0, 8011332 <_svfiprintf_r+0x32>
 8011324:	230c      	movs	r3, #12
 8011326:	603b      	str	r3, [r7, #0]
 8011328:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801132c:	b01d      	add	sp, #116	@ 0x74
 801132e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011332:	2340      	movs	r3, #64	@ 0x40
 8011334:	616b      	str	r3, [r5, #20]
 8011336:	2300      	movs	r3, #0
 8011338:	9309      	str	r3, [sp, #36]	@ 0x24
 801133a:	2320      	movs	r3, #32
 801133c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011340:	f8cd 800c 	str.w	r8, [sp, #12]
 8011344:	2330      	movs	r3, #48	@ 0x30
 8011346:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80114e4 <_svfiprintf_r+0x1e4>
 801134a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801134e:	f04f 0901 	mov.w	r9, #1
 8011352:	4623      	mov	r3, r4
 8011354:	469a      	mov	sl, r3
 8011356:	f813 2b01 	ldrb.w	r2, [r3], #1
 801135a:	b10a      	cbz	r2, 8011360 <_svfiprintf_r+0x60>
 801135c:	2a25      	cmp	r2, #37	@ 0x25
 801135e:	d1f9      	bne.n	8011354 <_svfiprintf_r+0x54>
 8011360:	ebba 0b04 	subs.w	fp, sl, r4
 8011364:	d00b      	beq.n	801137e <_svfiprintf_r+0x7e>
 8011366:	465b      	mov	r3, fp
 8011368:	4622      	mov	r2, r4
 801136a:	4629      	mov	r1, r5
 801136c:	4638      	mov	r0, r7
 801136e:	f7ff ff6b 	bl	8011248 <__ssputs_r>
 8011372:	3001      	adds	r0, #1
 8011374:	f000 80a7 	beq.w	80114c6 <_svfiprintf_r+0x1c6>
 8011378:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801137a:	445a      	add	r2, fp
 801137c:	9209      	str	r2, [sp, #36]	@ 0x24
 801137e:	f89a 3000 	ldrb.w	r3, [sl]
 8011382:	2b00      	cmp	r3, #0
 8011384:	f000 809f 	beq.w	80114c6 <_svfiprintf_r+0x1c6>
 8011388:	2300      	movs	r3, #0
 801138a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801138e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011392:	f10a 0a01 	add.w	sl, sl, #1
 8011396:	9304      	str	r3, [sp, #16]
 8011398:	9307      	str	r3, [sp, #28]
 801139a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801139e:	931a      	str	r3, [sp, #104]	@ 0x68
 80113a0:	4654      	mov	r4, sl
 80113a2:	2205      	movs	r2, #5
 80113a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80113a8:	484e      	ldr	r0, [pc, #312]	@ (80114e4 <_svfiprintf_r+0x1e4>)
 80113aa:	f7ee ff39 	bl	8000220 <memchr>
 80113ae:	9a04      	ldr	r2, [sp, #16]
 80113b0:	b9d8      	cbnz	r0, 80113ea <_svfiprintf_r+0xea>
 80113b2:	06d0      	lsls	r0, r2, #27
 80113b4:	bf44      	itt	mi
 80113b6:	2320      	movmi	r3, #32
 80113b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80113bc:	0711      	lsls	r1, r2, #28
 80113be:	bf44      	itt	mi
 80113c0:	232b      	movmi	r3, #43	@ 0x2b
 80113c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80113c6:	f89a 3000 	ldrb.w	r3, [sl]
 80113ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80113cc:	d015      	beq.n	80113fa <_svfiprintf_r+0xfa>
 80113ce:	9a07      	ldr	r2, [sp, #28]
 80113d0:	4654      	mov	r4, sl
 80113d2:	2000      	movs	r0, #0
 80113d4:	f04f 0c0a 	mov.w	ip, #10
 80113d8:	4621      	mov	r1, r4
 80113da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80113de:	3b30      	subs	r3, #48	@ 0x30
 80113e0:	2b09      	cmp	r3, #9
 80113e2:	d94b      	bls.n	801147c <_svfiprintf_r+0x17c>
 80113e4:	b1b0      	cbz	r0, 8011414 <_svfiprintf_r+0x114>
 80113e6:	9207      	str	r2, [sp, #28]
 80113e8:	e014      	b.n	8011414 <_svfiprintf_r+0x114>
 80113ea:	eba0 0308 	sub.w	r3, r0, r8
 80113ee:	fa09 f303 	lsl.w	r3, r9, r3
 80113f2:	4313      	orrs	r3, r2
 80113f4:	9304      	str	r3, [sp, #16]
 80113f6:	46a2      	mov	sl, r4
 80113f8:	e7d2      	b.n	80113a0 <_svfiprintf_r+0xa0>
 80113fa:	9b03      	ldr	r3, [sp, #12]
 80113fc:	1d19      	adds	r1, r3, #4
 80113fe:	681b      	ldr	r3, [r3, #0]
 8011400:	9103      	str	r1, [sp, #12]
 8011402:	2b00      	cmp	r3, #0
 8011404:	bfbb      	ittet	lt
 8011406:	425b      	neglt	r3, r3
 8011408:	f042 0202 	orrlt.w	r2, r2, #2
 801140c:	9307      	strge	r3, [sp, #28]
 801140e:	9307      	strlt	r3, [sp, #28]
 8011410:	bfb8      	it	lt
 8011412:	9204      	strlt	r2, [sp, #16]
 8011414:	7823      	ldrb	r3, [r4, #0]
 8011416:	2b2e      	cmp	r3, #46	@ 0x2e
 8011418:	d10a      	bne.n	8011430 <_svfiprintf_r+0x130>
 801141a:	7863      	ldrb	r3, [r4, #1]
 801141c:	2b2a      	cmp	r3, #42	@ 0x2a
 801141e:	d132      	bne.n	8011486 <_svfiprintf_r+0x186>
 8011420:	9b03      	ldr	r3, [sp, #12]
 8011422:	1d1a      	adds	r2, r3, #4
 8011424:	681b      	ldr	r3, [r3, #0]
 8011426:	9203      	str	r2, [sp, #12]
 8011428:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801142c:	3402      	adds	r4, #2
 801142e:	9305      	str	r3, [sp, #20]
 8011430:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80114f4 <_svfiprintf_r+0x1f4>
 8011434:	7821      	ldrb	r1, [r4, #0]
 8011436:	2203      	movs	r2, #3
 8011438:	4650      	mov	r0, sl
 801143a:	f7ee fef1 	bl	8000220 <memchr>
 801143e:	b138      	cbz	r0, 8011450 <_svfiprintf_r+0x150>
 8011440:	9b04      	ldr	r3, [sp, #16]
 8011442:	eba0 000a 	sub.w	r0, r0, sl
 8011446:	2240      	movs	r2, #64	@ 0x40
 8011448:	4082      	lsls	r2, r0
 801144a:	4313      	orrs	r3, r2
 801144c:	3401      	adds	r4, #1
 801144e:	9304      	str	r3, [sp, #16]
 8011450:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011454:	4824      	ldr	r0, [pc, #144]	@ (80114e8 <_svfiprintf_r+0x1e8>)
 8011456:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801145a:	2206      	movs	r2, #6
 801145c:	f7ee fee0 	bl	8000220 <memchr>
 8011460:	2800      	cmp	r0, #0
 8011462:	d036      	beq.n	80114d2 <_svfiprintf_r+0x1d2>
 8011464:	4b21      	ldr	r3, [pc, #132]	@ (80114ec <_svfiprintf_r+0x1ec>)
 8011466:	bb1b      	cbnz	r3, 80114b0 <_svfiprintf_r+0x1b0>
 8011468:	9b03      	ldr	r3, [sp, #12]
 801146a:	3307      	adds	r3, #7
 801146c:	f023 0307 	bic.w	r3, r3, #7
 8011470:	3308      	adds	r3, #8
 8011472:	9303      	str	r3, [sp, #12]
 8011474:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011476:	4433      	add	r3, r6
 8011478:	9309      	str	r3, [sp, #36]	@ 0x24
 801147a:	e76a      	b.n	8011352 <_svfiprintf_r+0x52>
 801147c:	fb0c 3202 	mla	r2, ip, r2, r3
 8011480:	460c      	mov	r4, r1
 8011482:	2001      	movs	r0, #1
 8011484:	e7a8      	b.n	80113d8 <_svfiprintf_r+0xd8>
 8011486:	2300      	movs	r3, #0
 8011488:	3401      	adds	r4, #1
 801148a:	9305      	str	r3, [sp, #20]
 801148c:	4619      	mov	r1, r3
 801148e:	f04f 0c0a 	mov.w	ip, #10
 8011492:	4620      	mov	r0, r4
 8011494:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011498:	3a30      	subs	r2, #48	@ 0x30
 801149a:	2a09      	cmp	r2, #9
 801149c:	d903      	bls.n	80114a6 <_svfiprintf_r+0x1a6>
 801149e:	2b00      	cmp	r3, #0
 80114a0:	d0c6      	beq.n	8011430 <_svfiprintf_r+0x130>
 80114a2:	9105      	str	r1, [sp, #20]
 80114a4:	e7c4      	b.n	8011430 <_svfiprintf_r+0x130>
 80114a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80114aa:	4604      	mov	r4, r0
 80114ac:	2301      	movs	r3, #1
 80114ae:	e7f0      	b.n	8011492 <_svfiprintf_r+0x192>
 80114b0:	ab03      	add	r3, sp, #12
 80114b2:	9300      	str	r3, [sp, #0]
 80114b4:	462a      	mov	r2, r5
 80114b6:	4b0e      	ldr	r3, [pc, #56]	@ (80114f0 <_svfiprintf_r+0x1f0>)
 80114b8:	a904      	add	r1, sp, #16
 80114ba:	4638      	mov	r0, r7
 80114bc:	f7fd ff24 	bl	800f308 <_printf_float>
 80114c0:	1c42      	adds	r2, r0, #1
 80114c2:	4606      	mov	r6, r0
 80114c4:	d1d6      	bne.n	8011474 <_svfiprintf_r+0x174>
 80114c6:	89ab      	ldrh	r3, [r5, #12]
 80114c8:	065b      	lsls	r3, r3, #25
 80114ca:	f53f af2d 	bmi.w	8011328 <_svfiprintf_r+0x28>
 80114ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80114d0:	e72c      	b.n	801132c <_svfiprintf_r+0x2c>
 80114d2:	ab03      	add	r3, sp, #12
 80114d4:	9300      	str	r3, [sp, #0]
 80114d6:	462a      	mov	r2, r5
 80114d8:	4b05      	ldr	r3, [pc, #20]	@ (80114f0 <_svfiprintf_r+0x1f0>)
 80114da:	a904      	add	r1, sp, #16
 80114dc:	4638      	mov	r0, r7
 80114de:	f7fe f9ab 	bl	800f838 <_printf_i>
 80114e2:	e7ed      	b.n	80114c0 <_svfiprintf_r+0x1c0>
 80114e4:	08011eea 	.word	0x08011eea
 80114e8:	08011ef4 	.word	0x08011ef4
 80114ec:	0800f309 	.word	0x0800f309
 80114f0:	08011249 	.word	0x08011249
 80114f4:	08011ef0 	.word	0x08011ef0

080114f8 <__sflush_r>:
 80114f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80114fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011500:	0716      	lsls	r6, r2, #28
 8011502:	4605      	mov	r5, r0
 8011504:	460c      	mov	r4, r1
 8011506:	d454      	bmi.n	80115b2 <__sflush_r+0xba>
 8011508:	684b      	ldr	r3, [r1, #4]
 801150a:	2b00      	cmp	r3, #0
 801150c:	dc02      	bgt.n	8011514 <__sflush_r+0x1c>
 801150e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011510:	2b00      	cmp	r3, #0
 8011512:	dd48      	ble.n	80115a6 <__sflush_r+0xae>
 8011514:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011516:	2e00      	cmp	r6, #0
 8011518:	d045      	beq.n	80115a6 <__sflush_r+0xae>
 801151a:	2300      	movs	r3, #0
 801151c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011520:	682f      	ldr	r7, [r5, #0]
 8011522:	6a21      	ldr	r1, [r4, #32]
 8011524:	602b      	str	r3, [r5, #0]
 8011526:	d030      	beq.n	801158a <__sflush_r+0x92>
 8011528:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801152a:	89a3      	ldrh	r3, [r4, #12]
 801152c:	0759      	lsls	r1, r3, #29
 801152e:	d505      	bpl.n	801153c <__sflush_r+0x44>
 8011530:	6863      	ldr	r3, [r4, #4]
 8011532:	1ad2      	subs	r2, r2, r3
 8011534:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011536:	b10b      	cbz	r3, 801153c <__sflush_r+0x44>
 8011538:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801153a:	1ad2      	subs	r2, r2, r3
 801153c:	2300      	movs	r3, #0
 801153e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011540:	6a21      	ldr	r1, [r4, #32]
 8011542:	4628      	mov	r0, r5
 8011544:	47b0      	blx	r6
 8011546:	1c43      	adds	r3, r0, #1
 8011548:	89a3      	ldrh	r3, [r4, #12]
 801154a:	d106      	bne.n	801155a <__sflush_r+0x62>
 801154c:	6829      	ldr	r1, [r5, #0]
 801154e:	291d      	cmp	r1, #29
 8011550:	d82b      	bhi.n	80115aa <__sflush_r+0xb2>
 8011552:	4a2a      	ldr	r2, [pc, #168]	@ (80115fc <__sflush_r+0x104>)
 8011554:	40ca      	lsrs	r2, r1
 8011556:	07d6      	lsls	r6, r2, #31
 8011558:	d527      	bpl.n	80115aa <__sflush_r+0xb2>
 801155a:	2200      	movs	r2, #0
 801155c:	6062      	str	r2, [r4, #4]
 801155e:	04d9      	lsls	r1, r3, #19
 8011560:	6922      	ldr	r2, [r4, #16]
 8011562:	6022      	str	r2, [r4, #0]
 8011564:	d504      	bpl.n	8011570 <__sflush_r+0x78>
 8011566:	1c42      	adds	r2, r0, #1
 8011568:	d101      	bne.n	801156e <__sflush_r+0x76>
 801156a:	682b      	ldr	r3, [r5, #0]
 801156c:	b903      	cbnz	r3, 8011570 <__sflush_r+0x78>
 801156e:	6560      	str	r0, [r4, #84]	@ 0x54
 8011570:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011572:	602f      	str	r7, [r5, #0]
 8011574:	b1b9      	cbz	r1, 80115a6 <__sflush_r+0xae>
 8011576:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801157a:	4299      	cmp	r1, r3
 801157c:	d002      	beq.n	8011584 <__sflush_r+0x8c>
 801157e:	4628      	mov	r0, r5
 8011580:	f7ff fa9e 	bl	8010ac0 <_free_r>
 8011584:	2300      	movs	r3, #0
 8011586:	6363      	str	r3, [r4, #52]	@ 0x34
 8011588:	e00d      	b.n	80115a6 <__sflush_r+0xae>
 801158a:	2301      	movs	r3, #1
 801158c:	4628      	mov	r0, r5
 801158e:	47b0      	blx	r6
 8011590:	4602      	mov	r2, r0
 8011592:	1c50      	adds	r0, r2, #1
 8011594:	d1c9      	bne.n	801152a <__sflush_r+0x32>
 8011596:	682b      	ldr	r3, [r5, #0]
 8011598:	2b00      	cmp	r3, #0
 801159a:	d0c6      	beq.n	801152a <__sflush_r+0x32>
 801159c:	2b1d      	cmp	r3, #29
 801159e:	d001      	beq.n	80115a4 <__sflush_r+0xac>
 80115a0:	2b16      	cmp	r3, #22
 80115a2:	d11e      	bne.n	80115e2 <__sflush_r+0xea>
 80115a4:	602f      	str	r7, [r5, #0]
 80115a6:	2000      	movs	r0, #0
 80115a8:	e022      	b.n	80115f0 <__sflush_r+0xf8>
 80115aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80115ae:	b21b      	sxth	r3, r3
 80115b0:	e01b      	b.n	80115ea <__sflush_r+0xf2>
 80115b2:	690f      	ldr	r7, [r1, #16]
 80115b4:	2f00      	cmp	r7, #0
 80115b6:	d0f6      	beq.n	80115a6 <__sflush_r+0xae>
 80115b8:	0793      	lsls	r3, r2, #30
 80115ba:	680e      	ldr	r6, [r1, #0]
 80115bc:	bf08      	it	eq
 80115be:	694b      	ldreq	r3, [r1, #20]
 80115c0:	600f      	str	r7, [r1, #0]
 80115c2:	bf18      	it	ne
 80115c4:	2300      	movne	r3, #0
 80115c6:	eba6 0807 	sub.w	r8, r6, r7
 80115ca:	608b      	str	r3, [r1, #8]
 80115cc:	f1b8 0f00 	cmp.w	r8, #0
 80115d0:	dde9      	ble.n	80115a6 <__sflush_r+0xae>
 80115d2:	6a21      	ldr	r1, [r4, #32]
 80115d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80115d6:	4643      	mov	r3, r8
 80115d8:	463a      	mov	r2, r7
 80115da:	4628      	mov	r0, r5
 80115dc:	47b0      	blx	r6
 80115de:	2800      	cmp	r0, #0
 80115e0:	dc08      	bgt.n	80115f4 <__sflush_r+0xfc>
 80115e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80115e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80115ea:	81a3      	strh	r3, [r4, #12]
 80115ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80115f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80115f4:	4407      	add	r7, r0
 80115f6:	eba8 0800 	sub.w	r8, r8, r0
 80115fa:	e7e7      	b.n	80115cc <__sflush_r+0xd4>
 80115fc:	20400001 	.word	0x20400001

08011600 <_fflush_r>:
 8011600:	b538      	push	{r3, r4, r5, lr}
 8011602:	690b      	ldr	r3, [r1, #16]
 8011604:	4605      	mov	r5, r0
 8011606:	460c      	mov	r4, r1
 8011608:	b913      	cbnz	r3, 8011610 <_fflush_r+0x10>
 801160a:	2500      	movs	r5, #0
 801160c:	4628      	mov	r0, r5
 801160e:	bd38      	pop	{r3, r4, r5, pc}
 8011610:	b118      	cbz	r0, 801161a <_fflush_r+0x1a>
 8011612:	6a03      	ldr	r3, [r0, #32]
 8011614:	b90b      	cbnz	r3, 801161a <_fflush_r+0x1a>
 8011616:	f7fe fab9 	bl	800fb8c <__sinit>
 801161a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801161e:	2b00      	cmp	r3, #0
 8011620:	d0f3      	beq.n	801160a <_fflush_r+0xa>
 8011622:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011624:	07d0      	lsls	r0, r2, #31
 8011626:	d404      	bmi.n	8011632 <_fflush_r+0x32>
 8011628:	0599      	lsls	r1, r3, #22
 801162a:	d402      	bmi.n	8011632 <_fflush_r+0x32>
 801162c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801162e:	f7fe fbea 	bl	800fe06 <__retarget_lock_acquire_recursive>
 8011632:	4628      	mov	r0, r5
 8011634:	4621      	mov	r1, r4
 8011636:	f7ff ff5f 	bl	80114f8 <__sflush_r>
 801163a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801163c:	07da      	lsls	r2, r3, #31
 801163e:	4605      	mov	r5, r0
 8011640:	d4e4      	bmi.n	801160c <_fflush_r+0xc>
 8011642:	89a3      	ldrh	r3, [r4, #12]
 8011644:	059b      	lsls	r3, r3, #22
 8011646:	d4e1      	bmi.n	801160c <_fflush_r+0xc>
 8011648:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801164a:	f7fe fbdd 	bl	800fe08 <__retarget_lock_release_recursive>
 801164e:	e7dd      	b.n	801160c <_fflush_r+0xc>

08011650 <memmove>:
 8011650:	4288      	cmp	r0, r1
 8011652:	b510      	push	{r4, lr}
 8011654:	eb01 0402 	add.w	r4, r1, r2
 8011658:	d902      	bls.n	8011660 <memmove+0x10>
 801165a:	4284      	cmp	r4, r0
 801165c:	4623      	mov	r3, r4
 801165e:	d807      	bhi.n	8011670 <memmove+0x20>
 8011660:	1e43      	subs	r3, r0, #1
 8011662:	42a1      	cmp	r1, r4
 8011664:	d008      	beq.n	8011678 <memmove+0x28>
 8011666:	f811 2b01 	ldrb.w	r2, [r1], #1
 801166a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801166e:	e7f8      	b.n	8011662 <memmove+0x12>
 8011670:	4402      	add	r2, r0
 8011672:	4601      	mov	r1, r0
 8011674:	428a      	cmp	r2, r1
 8011676:	d100      	bne.n	801167a <memmove+0x2a>
 8011678:	bd10      	pop	{r4, pc}
 801167a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801167e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011682:	e7f7      	b.n	8011674 <memmove+0x24>

08011684 <memcpy>:
 8011684:	440a      	add	r2, r1
 8011686:	4291      	cmp	r1, r2
 8011688:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 801168c:	d100      	bne.n	8011690 <memcpy+0xc>
 801168e:	4770      	bx	lr
 8011690:	b510      	push	{r4, lr}
 8011692:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011696:	f803 4f01 	strb.w	r4, [r3, #1]!
 801169a:	4291      	cmp	r1, r2
 801169c:	d1f9      	bne.n	8011692 <memcpy+0xe>
 801169e:	bd10      	pop	{r4, pc}

080116a0 <__assert_func>:
 80116a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80116a2:	4614      	mov	r4, r2
 80116a4:	461a      	mov	r2, r3
 80116a6:	4b09      	ldr	r3, [pc, #36]	@ (80116cc <__assert_func+0x2c>)
 80116a8:	681b      	ldr	r3, [r3, #0]
 80116aa:	4605      	mov	r5, r0
 80116ac:	68d8      	ldr	r0, [r3, #12]
 80116ae:	b14c      	cbz	r4, 80116c4 <__assert_func+0x24>
 80116b0:	4b07      	ldr	r3, [pc, #28]	@ (80116d0 <__assert_func+0x30>)
 80116b2:	9100      	str	r1, [sp, #0]
 80116b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80116b8:	4906      	ldr	r1, [pc, #24]	@ (80116d4 <__assert_func+0x34>)
 80116ba:	462b      	mov	r3, r5
 80116bc:	f000 f870 	bl	80117a0 <fiprintf>
 80116c0:	f000 f880 	bl	80117c4 <abort>
 80116c4:	4b04      	ldr	r3, [pc, #16]	@ (80116d8 <__assert_func+0x38>)
 80116c6:	461c      	mov	r4, r3
 80116c8:	e7f3      	b.n	80116b2 <__assert_func+0x12>
 80116ca:	bf00      	nop
 80116cc:	20000118 	.word	0x20000118
 80116d0:	08011f05 	.word	0x08011f05
 80116d4:	08011f12 	.word	0x08011f12
 80116d8:	08011f40 	.word	0x08011f40

080116dc <_calloc_r>:
 80116dc:	b570      	push	{r4, r5, r6, lr}
 80116de:	fba1 5402 	umull	r5, r4, r1, r2
 80116e2:	b934      	cbnz	r4, 80116f2 <_calloc_r+0x16>
 80116e4:	4629      	mov	r1, r5
 80116e6:	f7fd fce3 	bl	800f0b0 <_malloc_r>
 80116ea:	4606      	mov	r6, r0
 80116ec:	b928      	cbnz	r0, 80116fa <_calloc_r+0x1e>
 80116ee:	4630      	mov	r0, r6
 80116f0:	bd70      	pop	{r4, r5, r6, pc}
 80116f2:	220c      	movs	r2, #12
 80116f4:	6002      	str	r2, [r0, #0]
 80116f6:	2600      	movs	r6, #0
 80116f8:	e7f9      	b.n	80116ee <_calloc_r+0x12>
 80116fa:	462a      	mov	r2, r5
 80116fc:	4621      	mov	r1, r4
 80116fe:	f7fe faf4 	bl	800fcea <memset>
 8011702:	e7f4      	b.n	80116ee <_calloc_r+0x12>

08011704 <__ascii_mbtowc>:
 8011704:	b082      	sub	sp, #8
 8011706:	b901      	cbnz	r1, 801170a <__ascii_mbtowc+0x6>
 8011708:	a901      	add	r1, sp, #4
 801170a:	b142      	cbz	r2, 801171e <__ascii_mbtowc+0x1a>
 801170c:	b14b      	cbz	r3, 8011722 <__ascii_mbtowc+0x1e>
 801170e:	7813      	ldrb	r3, [r2, #0]
 8011710:	600b      	str	r3, [r1, #0]
 8011712:	7812      	ldrb	r2, [r2, #0]
 8011714:	1e10      	subs	r0, r2, #0
 8011716:	bf18      	it	ne
 8011718:	2001      	movne	r0, #1
 801171a:	b002      	add	sp, #8
 801171c:	4770      	bx	lr
 801171e:	4610      	mov	r0, r2
 8011720:	e7fb      	b.n	801171a <__ascii_mbtowc+0x16>
 8011722:	f06f 0001 	mvn.w	r0, #1
 8011726:	e7f8      	b.n	801171a <__ascii_mbtowc+0x16>

08011728 <_realloc_r>:
 8011728:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801172c:	4607      	mov	r7, r0
 801172e:	4614      	mov	r4, r2
 8011730:	460d      	mov	r5, r1
 8011732:	b921      	cbnz	r1, 801173e <_realloc_r+0x16>
 8011734:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011738:	4611      	mov	r1, r2
 801173a:	f7fd bcb9 	b.w	800f0b0 <_malloc_r>
 801173e:	b92a      	cbnz	r2, 801174c <_realloc_r+0x24>
 8011740:	f7ff f9be 	bl	8010ac0 <_free_r>
 8011744:	4625      	mov	r5, r4
 8011746:	4628      	mov	r0, r5
 8011748:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801174c:	f000 f841 	bl	80117d2 <_malloc_usable_size_r>
 8011750:	4284      	cmp	r4, r0
 8011752:	4606      	mov	r6, r0
 8011754:	d802      	bhi.n	801175c <_realloc_r+0x34>
 8011756:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801175a:	d8f4      	bhi.n	8011746 <_realloc_r+0x1e>
 801175c:	4621      	mov	r1, r4
 801175e:	4638      	mov	r0, r7
 8011760:	f7fd fca6 	bl	800f0b0 <_malloc_r>
 8011764:	4680      	mov	r8, r0
 8011766:	b908      	cbnz	r0, 801176c <_realloc_r+0x44>
 8011768:	4645      	mov	r5, r8
 801176a:	e7ec      	b.n	8011746 <_realloc_r+0x1e>
 801176c:	42b4      	cmp	r4, r6
 801176e:	4622      	mov	r2, r4
 8011770:	4629      	mov	r1, r5
 8011772:	bf28      	it	cs
 8011774:	4632      	movcs	r2, r6
 8011776:	f7ff ff85 	bl	8011684 <memcpy>
 801177a:	4629      	mov	r1, r5
 801177c:	4638      	mov	r0, r7
 801177e:	f7ff f99f 	bl	8010ac0 <_free_r>
 8011782:	e7f1      	b.n	8011768 <_realloc_r+0x40>

08011784 <__ascii_wctomb>:
 8011784:	4603      	mov	r3, r0
 8011786:	4608      	mov	r0, r1
 8011788:	b141      	cbz	r1, 801179c <__ascii_wctomb+0x18>
 801178a:	2aff      	cmp	r2, #255	@ 0xff
 801178c:	d904      	bls.n	8011798 <__ascii_wctomb+0x14>
 801178e:	228a      	movs	r2, #138	@ 0x8a
 8011790:	601a      	str	r2, [r3, #0]
 8011792:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011796:	4770      	bx	lr
 8011798:	700a      	strb	r2, [r1, #0]
 801179a:	2001      	movs	r0, #1
 801179c:	4770      	bx	lr
	...

080117a0 <fiprintf>:
 80117a0:	b40e      	push	{r1, r2, r3}
 80117a2:	b503      	push	{r0, r1, lr}
 80117a4:	4601      	mov	r1, r0
 80117a6:	ab03      	add	r3, sp, #12
 80117a8:	4805      	ldr	r0, [pc, #20]	@ (80117c0 <fiprintf+0x20>)
 80117aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80117ae:	6800      	ldr	r0, [r0, #0]
 80117b0:	9301      	str	r3, [sp, #4]
 80117b2:	f000 f83f 	bl	8011834 <_vfiprintf_r>
 80117b6:	b002      	add	sp, #8
 80117b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80117bc:	b003      	add	sp, #12
 80117be:	4770      	bx	lr
 80117c0:	20000118 	.word	0x20000118

080117c4 <abort>:
 80117c4:	b508      	push	{r3, lr}
 80117c6:	2006      	movs	r0, #6
 80117c8:	f000 fa08 	bl	8011bdc <raise>
 80117cc:	2001      	movs	r0, #1
 80117ce:	f7f1 f8f1 	bl	80029b4 <_exit>

080117d2 <_malloc_usable_size_r>:
 80117d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80117d6:	1f18      	subs	r0, r3, #4
 80117d8:	2b00      	cmp	r3, #0
 80117da:	bfbc      	itt	lt
 80117dc:	580b      	ldrlt	r3, [r1, r0]
 80117de:	18c0      	addlt	r0, r0, r3
 80117e0:	4770      	bx	lr

080117e2 <__sfputc_r>:
 80117e2:	6893      	ldr	r3, [r2, #8]
 80117e4:	3b01      	subs	r3, #1
 80117e6:	2b00      	cmp	r3, #0
 80117e8:	b410      	push	{r4}
 80117ea:	6093      	str	r3, [r2, #8]
 80117ec:	da08      	bge.n	8011800 <__sfputc_r+0x1e>
 80117ee:	6994      	ldr	r4, [r2, #24]
 80117f0:	42a3      	cmp	r3, r4
 80117f2:	db01      	blt.n	80117f8 <__sfputc_r+0x16>
 80117f4:	290a      	cmp	r1, #10
 80117f6:	d103      	bne.n	8011800 <__sfputc_r+0x1e>
 80117f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80117fc:	f000 b932 	b.w	8011a64 <__swbuf_r>
 8011800:	6813      	ldr	r3, [r2, #0]
 8011802:	1c58      	adds	r0, r3, #1
 8011804:	6010      	str	r0, [r2, #0]
 8011806:	7019      	strb	r1, [r3, #0]
 8011808:	4608      	mov	r0, r1
 801180a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801180e:	4770      	bx	lr

08011810 <__sfputs_r>:
 8011810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011812:	4606      	mov	r6, r0
 8011814:	460f      	mov	r7, r1
 8011816:	4614      	mov	r4, r2
 8011818:	18d5      	adds	r5, r2, r3
 801181a:	42ac      	cmp	r4, r5
 801181c:	d101      	bne.n	8011822 <__sfputs_r+0x12>
 801181e:	2000      	movs	r0, #0
 8011820:	e007      	b.n	8011832 <__sfputs_r+0x22>
 8011822:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011826:	463a      	mov	r2, r7
 8011828:	4630      	mov	r0, r6
 801182a:	f7ff ffda 	bl	80117e2 <__sfputc_r>
 801182e:	1c43      	adds	r3, r0, #1
 8011830:	d1f3      	bne.n	801181a <__sfputs_r+0xa>
 8011832:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011834 <_vfiprintf_r>:
 8011834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011838:	460d      	mov	r5, r1
 801183a:	b09d      	sub	sp, #116	@ 0x74
 801183c:	4614      	mov	r4, r2
 801183e:	4698      	mov	r8, r3
 8011840:	4606      	mov	r6, r0
 8011842:	b118      	cbz	r0, 801184c <_vfiprintf_r+0x18>
 8011844:	6a03      	ldr	r3, [r0, #32]
 8011846:	b90b      	cbnz	r3, 801184c <_vfiprintf_r+0x18>
 8011848:	f7fe f9a0 	bl	800fb8c <__sinit>
 801184c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801184e:	07d9      	lsls	r1, r3, #31
 8011850:	d405      	bmi.n	801185e <_vfiprintf_r+0x2a>
 8011852:	89ab      	ldrh	r3, [r5, #12]
 8011854:	059a      	lsls	r2, r3, #22
 8011856:	d402      	bmi.n	801185e <_vfiprintf_r+0x2a>
 8011858:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801185a:	f7fe fad4 	bl	800fe06 <__retarget_lock_acquire_recursive>
 801185e:	89ab      	ldrh	r3, [r5, #12]
 8011860:	071b      	lsls	r3, r3, #28
 8011862:	d501      	bpl.n	8011868 <_vfiprintf_r+0x34>
 8011864:	692b      	ldr	r3, [r5, #16]
 8011866:	b99b      	cbnz	r3, 8011890 <_vfiprintf_r+0x5c>
 8011868:	4629      	mov	r1, r5
 801186a:	4630      	mov	r0, r6
 801186c:	f000 f938 	bl	8011ae0 <__swsetup_r>
 8011870:	b170      	cbz	r0, 8011890 <_vfiprintf_r+0x5c>
 8011872:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011874:	07dc      	lsls	r4, r3, #31
 8011876:	d504      	bpl.n	8011882 <_vfiprintf_r+0x4e>
 8011878:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801187c:	b01d      	add	sp, #116	@ 0x74
 801187e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011882:	89ab      	ldrh	r3, [r5, #12]
 8011884:	0598      	lsls	r0, r3, #22
 8011886:	d4f7      	bmi.n	8011878 <_vfiprintf_r+0x44>
 8011888:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801188a:	f7fe fabd 	bl	800fe08 <__retarget_lock_release_recursive>
 801188e:	e7f3      	b.n	8011878 <_vfiprintf_r+0x44>
 8011890:	2300      	movs	r3, #0
 8011892:	9309      	str	r3, [sp, #36]	@ 0x24
 8011894:	2320      	movs	r3, #32
 8011896:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801189a:	f8cd 800c 	str.w	r8, [sp, #12]
 801189e:	2330      	movs	r3, #48	@ 0x30
 80118a0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011a50 <_vfiprintf_r+0x21c>
 80118a4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80118a8:	f04f 0901 	mov.w	r9, #1
 80118ac:	4623      	mov	r3, r4
 80118ae:	469a      	mov	sl, r3
 80118b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80118b4:	b10a      	cbz	r2, 80118ba <_vfiprintf_r+0x86>
 80118b6:	2a25      	cmp	r2, #37	@ 0x25
 80118b8:	d1f9      	bne.n	80118ae <_vfiprintf_r+0x7a>
 80118ba:	ebba 0b04 	subs.w	fp, sl, r4
 80118be:	d00b      	beq.n	80118d8 <_vfiprintf_r+0xa4>
 80118c0:	465b      	mov	r3, fp
 80118c2:	4622      	mov	r2, r4
 80118c4:	4629      	mov	r1, r5
 80118c6:	4630      	mov	r0, r6
 80118c8:	f7ff ffa2 	bl	8011810 <__sfputs_r>
 80118cc:	3001      	adds	r0, #1
 80118ce:	f000 80a7 	beq.w	8011a20 <_vfiprintf_r+0x1ec>
 80118d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80118d4:	445a      	add	r2, fp
 80118d6:	9209      	str	r2, [sp, #36]	@ 0x24
 80118d8:	f89a 3000 	ldrb.w	r3, [sl]
 80118dc:	2b00      	cmp	r3, #0
 80118de:	f000 809f 	beq.w	8011a20 <_vfiprintf_r+0x1ec>
 80118e2:	2300      	movs	r3, #0
 80118e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80118e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80118ec:	f10a 0a01 	add.w	sl, sl, #1
 80118f0:	9304      	str	r3, [sp, #16]
 80118f2:	9307      	str	r3, [sp, #28]
 80118f4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80118f8:	931a      	str	r3, [sp, #104]	@ 0x68
 80118fa:	4654      	mov	r4, sl
 80118fc:	2205      	movs	r2, #5
 80118fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011902:	4853      	ldr	r0, [pc, #332]	@ (8011a50 <_vfiprintf_r+0x21c>)
 8011904:	f7ee fc8c 	bl	8000220 <memchr>
 8011908:	9a04      	ldr	r2, [sp, #16]
 801190a:	b9d8      	cbnz	r0, 8011944 <_vfiprintf_r+0x110>
 801190c:	06d1      	lsls	r1, r2, #27
 801190e:	bf44      	itt	mi
 8011910:	2320      	movmi	r3, #32
 8011912:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011916:	0713      	lsls	r3, r2, #28
 8011918:	bf44      	itt	mi
 801191a:	232b      	movmi	r3, #43	@ 0x2b
 801191c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011920:	f89a 3000 	ldrb.w	r3, [sl]
 8011924:	2b2a      	cmp	r3, #42	@ 0x2a
 8011926:	d015      	beq.n	8011954 <_vfiprintf_r+0x120>
 8011928:	9a07      	ldr	r2, [sp, #28]
 801192a:	4654      	mov	r4, sl
 801192c:	2000      	movs	r0, #0
 801192e:	f04f 0c0a 	mov.w	ip, #10
 8011932:	4621      	mov	r1, r4
 8011934:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011938:	3b30      	subs	r3, #48	@ 0x30
 801193a:	2b09      	cmp	r3, #9
 801193c:	d94b      	bls.n	80119d6 <_vfiprintf_r+0x1a2>
 801193e:	b1b0      	cbz	r0, 801196e <_vfiprintf_r+0x13a>
 8011940:	9207      	str	r2, [sp, #28]
 8011942:	e014      	b.n	801196e <_vfiprintf_r+0x13a>
 8011944:	eba0 0308 	sub.w	r3, r0, r8
 8011948:	fa09 f303 	lsl.w	r3, r9, r3
 801194c:	4313      	orrs	r3, r2
 801194e:	9304      	str	r3, [sp, #16]
 8011950:	46a2      	mov	sl, r4
 8011952:	e7d2      	b.n	80118fa <_vfiprintf_r+0xc6>
 8011954:	9b03      	ldr	r3, [sp, #12]
 8011956:	1d19      	adds	r1, r3, #4
 8011958:	681b      	ldr	r3, [r3, #0]
 801195a:	9103      	str	r1, [sp, #12]
 801195c:	2b00      	cmp	r3, #0
 801195e:	bfbb      	ittet	lt
 8011960:	425b      	neglt	r3, r3
 8011962:	f042 0202 	orrlt.w	r2, r2, #2
 8011966:	9307      	strge	r3, [sp, #28]
 8011968:	9307      	strlt	r3, [sp, #28]
 801196a:	bfb8      	it	lt
 801196c:	9204      	strlt	r2, [sp, #16]
 801196e:	7823      	ldrb	r3, [r4, #0]
 8011970:	2b2e      	cmp	r3, #46	@ 0x2e
 8011972:	d10a      	bne.n	801198a <_vfiprintf_r+0x156>
 8011974:	7863      	ldrb	r3, [r4, #1]
 8011976:	2b2a      	cmp	r3, #42	@ 0x2a
 8011978:	d132      	bne.n	80119e0 <_vfiprintf_r+0x1ac>
 801197a:	9b03      	ldr	r3, [sp, #12]
 801197c:	1d1a      	adds	r2, r3, #4
 801197e:	681b      	ldr	r3, [r3, #0]
 8011980:	9203      	str	r2, [sp, #12]
 8011982:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011986:	3402      	adds	r4, #2
 8011988:	9305      	str	r3, [sp, #20]
 801198a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011a60 <_vfiprintf_r+0x22c>
 801198e:	7821      	ldrb	r1, [r4, #0]
 8011990:	2203      	movs	r2, #3
 8011992:	4650      	mov	r0, sl
 8011994:	f7ee fc44 	bl	8000220 <memchr>
 8011998:	b138      	cbz	r0, 80119aa <_vfiprintf_r+0x176>
 801199a:	9b04      	ldr	r3, [sp, #16]
 801199c:	eba0 000a 	sub.w	r0, r0, sl
 80119a0:	2240      	movs	r2, #64	@ 0x40
 80119a2:	4082      	lsls	r2, r0
 80119a4:	4313      	orrs	r3, r2
 80119a6:	3401      	adds	r4, #1
 80119a8:	9304      	str	r3, [sp, #16]
 80119aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80119ae:	4829      	ldr	r0, [pc, #164]	@ (8011a54 <_vfiprintf_r+0x220>)
 80119b0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80119b4:	2206      	movs	r2, #6
 80119b6:	f7ee fc33 	bl	8000220 <memchr>
 80119ba:	2800      	cmp	r0, #0
 80119bc:	d03f      	beq.n	8011a3e <_vfiprintf_r+0x20a>
 80119be:	4b26      	ldr	r3, [pc, #152]	@ (8011a58 <_vfiprintf_r+0x224>)
 80119c0:	bb1b      	cbnz	r3, 8011a0a <_vfiprintf_r+0x1d6>
 80119c2:	9b03      	ldr	r3, [sp, #12]
 80119c4:	3307      	adds	r3, #7
 80119c6:	f023 0307 	bic.w	r3, r3, #7
 80119ca:	3308      	adds	r3, #8
 80119cc:	9303      	str	r3, [sp, #12]
 80119ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80119d0:	443b      	add	r3, r7
 80119d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80119d4:	e76a      	b.n	80118ac <_vfiprintf_r+0x78>
 80119d6:	fb0c 3202 	mla	r2, ip, r2, r3
 80119da:	460c      	mov	r4, r1
 80119dc:	2001      	movs	r0, #1
 80119de:	e7a8      	b.n	8011932 <_vfiprintf_r+0xfe>
 80119e0:	2300      	movs	r3, #0
 80119e2:	3401      	adds	r4, #1
 80119e4:	9305      	str	r3, [sp, #20]
 80119e6:	4619      	mov	r1, r3
 80119e8:	f04f 0c0a 	mov.w	ip, #10
 80119ec:	4620      	mov	r0, r4
 80119ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80119f2:	3a30      	subs	r2, #48	@ 0x30
 80119f4:	2a09      	cmp	r2, #9
 80119f6:	d903      	bls.n	8011a00 <_vfiprintf_r+0x1cc>
 80119f8:	2b00      	cmp	r3, #0
 80119fa:	d0c6      	beq.n	801198a <_vfiprintf_r+0x156>
 80119fc:	9105      	str	r1, [sp, #20]
 80119fe:	e7c4      	b.n	801198a <_vfiprintf_r+0x156>
 8011a00:	fb0c 2101 	mla	r1, ip, r1, r2
 8011a04:	4604      	mov	r4, r0
 8011a06:	2301      	movs	r3, #1
 8011a08:	e7f0      	b.n	80119ec <_vfiprintf_r+0x1b8>
 8011a0a:	ab03      	add	r3, sp, #12
 8011a0c:	9300      	str	r3, [sp, #0]
 8011a0e:	462a      	mov	r2, r5
 8011a10:	4b12      	ldr	r3, [pc, #72]	@ (8011a5c <_vfiprintf_r+0x228>)
 8011a12:	a904      	add	r1, sp, #16
 8011a14:	4630      	mov	r0, r6
 8011a16:	f7fd fc77 	bl	800f308 <_printf_float>
 8011a1a:	4607      	mov	r7, r0
 8011a1c:	1c78      	adds	r0, r7, #1
 8011a1e:	d1d6      	bne.n	80119ce <_vfiprintf_r+0x19a>
 8011a20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011a22:	07d9      	lsls	r1, r3, #31
 8011a24:	d405      	bmi.n	8011a32 <_vfiprintf_r+0x1fe>
 8011a26:	89ab      	ldrh	r3, [r5, #12]
 8011a28:	059a      	lsls	r2, r3, #22
 8011a2a:	d402      	bmi.n	8011a32 <_vfiprintf_r+0x1fe>
 8011a2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011a2e:	f7fe f9eb 	bl	800fe08 <__retarget_lock_release_recursive>
 8011a32:	89ab      	ldrh	r3, [r5, #12]
 8011a34:	065b      	lsls	r3, r3, #25
 8011a36:	f53f af1f 	bmi.w	8011878 <_vfiprintf_r+0x44>
 8011a3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011a3c:	e71e      	b.n	801187c <_vfiprintf_r+0x48>
 8011a3e:	ab03      	add	r3, sp, #12
 8011a40:	9300      	str	r3, [sp, #0]
 8011a42:	462a      	mov	r2, r5
 8011a44:	4b05      	ldr	r3, [pc, #20]	@ (8011a5c <_vfiprintf_r+0x228>)
 8011a46:	a904      	add	r1, sp, #16
 8011a48:	4630      	mov	r0, r6
 8011a4a:	f7fd fef5 	bl	800f838 <_printf_i>
 8011a4e:	e7e4      	b.n	8011a1a <_vfiprintf_r+0x1e6>
 8011a50:	08011eea 	.word	0x08011eea
 8011a54:	08011ef4 	.word	0x08011ef4
 8011a58:	0800f309 	.word	0x0800f309
 8011a5c:	08011811 	.word	0x08011811
 8011a60:	08011ef0 	.word	0x08011ef0

08011a64 <__swbuf_r>:
 8011a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a66:	460e      	mov	r6, r1
 8011a68:	4614      	mov	r4, r2
 8011a6a:	4605      	mov	r5, r0
 8011a6c:	b118      	cbz	r0, 8011a76 <__swbuf_r+0x12>
 8011a6e:	6a03      	ldr	r3, [r0, #32]
 8011a70:	b90b      	cbnz	r3, 8011a76 <__swbuf_r+0x12>
 8011a72:	f7fe f88b 	bl	800fb8c <__sinit>
 8011a76:	69a3      	ldr	r3, [r4, #24]
 8011a78:	60a3      	str	r3, [r4, #8]
 8011a7a:	89a3      	ldrh	r3, [r4, #12]
 8011a7c:	071a      	lsls	r2, r3, #28
 8011a7e:	d501      	bpl.n	8011a84 <__swbuf_r+0x20>
 8011a80:	6923      	ldr	r3, [r4, #16]
 8011a82:	b943      	cbnz	r3, 8011a96 <__swbuf_r+0x32>
 8011a84:	4621      	mov	r1, r4
 8011a86:	4628      	mov	r0, r5
 8011a88:	f000 f82a 	bl	8011ae0 <__swsetup_r>
 8011a8c:	b118      	cbz	r0, 8011a96 <__swbuf_r+0x32>
 8011a8e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8011a92:	4638      	mov	r0, r7
 8011a94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011a96:	6823      	ldr	r3, [r4, #0]
 8011a98:	6922      	ldr	r2, [r4, #16]
 8011a9a:	1a98      	subs	r0, r3, r2
 8011a9c:	6963      	ldr	r3, [r4, #20]
 8011a9e:	b2f6      	uxtb	r6, r6
 8011aa0:	4283      	cmp	r3, r0
 8011aa2:	4637      	mov	r7, r6
 8011aa4:	dc05      	bgt.n	8011ab2 <__swbuf_r+0x4e>
 8011aa6:	4621      	mov	r1, r4
 8011aa8:	4628      	mov	r0, r5
 8011aaa:	f7ff fda9 	bl	8011600 <_fflush_r>
 8011aae:	2800      	cmp	r0, #0
 8011ab0:	d1ed      	bne.n	8011a8e <__swbuf_r+0x2a>
 8011ab2:	68a3      	ldr	r3, [r4, #8]
 8011ab4:	3b01      	subs	r3, #1
 8011ab6:	60a3      	str	r3, [r4, #8]
 8011ab8:	6823      	ldr	r3, [r4, #0]
 8011aba:	1c5a      	adds	r2, r3, #1
 8011abc:	6022      	str	r2, [r4, #0]
 8011abe:	701e      	strb	r6, [r3, #0]
 8011ac0:	6962      	ldr	r2, [r4, #20]
 8011ac2:	1c43      	adds	r3, r0, #1
 8011ac4:	429a      	cmp	r2, r3
 8011ac6:	d004      	beq.n	8011ad2 <__swbuf_r+0x6e>
 8011ac8:	89a3      	ldrh	r3, [r4, #12]
 8011aca:	07db      	lsls	r3, r3, #31
 8011acc:	d5e1      	bpl.n	8011a92 <__swbuf_r+0x2e>
 8011ace:	2e0a      	cmp	r6, #10
 8011ad0:	d1df      	bne.n	8011a92 <__swbuf_r+0x2e>
 8011ad2:	4621      	mov	r1, r4
 8011ad4:	4628      	mov	r0, r5
 8011ad6:	f7ff fd93 	bl	8011600 <_fflush_r>
 8011ada:	2800      	cmp	r0, #0
 8011adc:	d0d9      	beq.n	8011a92 <__swbuf_r+0x2e>
 8011ade:	e7d6      	b.n	8011a8e <__swbuf_r+0x2a>

08011ae0 <__swsetup_r>:
 8011ae0:	b538      	push	{r3, r4, r5, lr}
 8011ae2:	4b29      	ldr	r3, [pc, #164]	@ (8011b88 <__swsetup_r+0xa8>)
 8011ae4:	4605      	mov	r5, r0
 8011ae6:	6818      	ldr	r0, [r3, #0]
 8011ae8:	460c      	mov	r4, r1
 8011aea:	b118      	cbz	r0, 8011af4 <__swsetup_r+0x14>
 8011aec:	6a03      	ldr	r3, [r0, #32]
 8011aee:	b90b      	cbnz	r3, 8011af4 <__swsetup_r+0x14>
 8011af0:	f7fe f84c 	bl	800fb8c <__sinit>
 8011af4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011af8:	0719      	lsls	r1, r3, #28
 8011afa:	d422      	bmi.n	8011b42 <__swsetup_r+0x62>
 8011afc:	06da      	lsls	r2, r3, #27
 8011afe:	d407      	bmi.n	8011b10 <__swsetup_r+0x30>
 8011b00:	2209      	movs	r2, #9
 8011b02:	602a      	str	r2, [r5, #0]
 8011b04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011b08:	81a3      	strh	r3, [r4, #12]
 8011b0a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011b0e:	e033      	b.n	8011b78 <__swsetup_r+0x98>
 8011b10:	0758      	lsls	r0, r3, #29
 8011b12:	d512      	bpl.n	8011b3a <__swsetup_r+0x5a>
 8011b14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011b16:	b141      	cbz	r1, 8011b2a <__swsetup_r+0x4a>
 8011b18:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011b1c:	4299      	cmp	r1, r3
 8011b1e:	d002      	beq.n	8011b26 <__swsetup_r+0x46>
 8011b20:	4628      	mov	r0, r5
 8011b22:	f7fe ffcd 	bl	8010ac0 <_free_r>
 8011b26:	2300      	movs	r3, #0
 8011b28:	6363      	str	r3, [r4, #52]	@ 0x34
 8011b2a:	89a3      	ldrh	r3, [r4, #12]
 8011b2c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011b30:	81a3      	strh	r3, [r4, #12]
 8011b32:	2300      	movs	r3, #0
 8011b34:	6063      	str	r3, [r4, #4]
 8011b36:	6923      	ldr	r3, [r4, #16]
 8011b38:	6023      	str	r3, [r4, #0]
 8011b3a:	89a3      	ldrh	r3, [r4, #12]
 8011b3c:	f043 0308 	orr.w	r3, r3, #8
 8011b40:	81a3      	strh	r3, [r4, #12]
 8011b42:	6923      	ldr	r3, [r4, #16]
 8011b44:	b94b      	cbnz	r3, 8011b5a <__swsetup_r+0x7a>
 8011b46:	89a3      	ldrh	r3, [r4, #12]
 8011b48:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011b4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011b50:	d003      	beq.n	8011b5a <__swsetup_r+0x7a>
 8011b52:	4621      	mov	r1, r4
 8011b54:	4628      	mov	r0, r5
 8011b56:	f000 f883 	bl	8011c60 <__smakebuf_r>
 8011b5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011b5e:	f013 0201 	ands.w	r2, r3, #1
 8011b62:	d00a      	beq.n	8011b7a <__swsetup_r+0x9a>
 8011b64:	2200      	movs	r2, #0
 8011b66:	60a2      	str	r2, [r4, #8]
 8011b68:	6962      	ldr	r2, [r4, #20]
 8011b6a:	4252      	negs	r2, r2
 8011b6c:	61a2      	str	r2, [r4, #24]
 8011b6e:	6922      	ldr	r2, [r4, #16]
 8011b70:	b942      	cbnz	r2, 8011b84 <__swsetup_r+0xa4>
 8011b72:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011b76:	d1c5      	bne.n	8011b04 <__swsetup_r+0x24>
 8011b78:	bd38      	pop	{r3, r4, r5, pc}
 8011b7a:	0799      	lsls	r1, r3, #30
 8011b7c:	bf58      	it	pl
 8011b7e:	6962      	ldrpl	r2, [r4, #20]
 8011b80:	60a2      	str	r2, [r4, #8]
 8011b82:	e7f4      	b.n	8011b6e <__swsetup_r+0x8e>
 8011b84:	2000      	movs	r0, #0
 8011b86:	e7f7      	b.n	8011b78 <__swsetup_r+0x98>
 8011b88:	20000118 	.word	0x20000118

08011b8c <_raise_r>:
 8011b8c:	291f      	cmp	r1, #31
 8011b8e:	b538      	push	{r3, r4, r5, lr}
 8011b90:	4605      	mov	r5, r0
 8011b92:	460c      	mov	r4, r1
 8011b94:	d904      	bls.n	8011ba0 <_raise_r+0x14>
 8011b96:	2316      	movs	r3, #22
 8011b98:	6003      	str	r3, [r0, #0]
 8011b9a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011b9e:	bd38      	pop	{r3, r4, r5, pc}
 8011ba0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011ba2:	b112      	cbz	r2, 8011baa <_raise_r+0x1e>
 8011ba4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011ba8:	b94b      	cbnz	r3, 8011bbe <_raise_r+0x32>
 8011baa:	4628      	mov	r0, r5
 8011bac:	f000 f830 	bl	8011c10 <_getpid_r>
 8011bb0:	4622      	mov	r2, r4
 8011bb2:	4601      	mov	r1, r0
 8011bb4:	4628      	mov	r0, r5
 8011bb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011bba:	f000 b817 	b.w	8011bec <_kill_r>
 8011bbe:	2b01      	cmp	r3, #1
 8011bc0:	d00a      	beq.n	8011bd8 <_raise_r+0x4c>
 8011bc2:	1c59      	adds	r1, r3, #1
 8011bc4:	d103      	bne.n	8011bce <_raise_r+0x42>
 8011bc6:	2316      	movs	r3, #22
 8011bc8:	6003      	str	r3, [r0, #0]
 8011bca:	2001      	movs	r0, #1
 8011bcc:	e7e7      	b.n	8011b9e <_raise_r+0x12>
 8011bce:	2100      	movs	r1, #0
 8011bd0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011bd4:	4620      	mov	r0, r4
 8011bd6:	4798      	blx	r3
 8011bd8:	2000      	movs	r0, #0
 8011bda:	e7e0      	b.n	8011b9e <_raise_r+0x12>

08011bdc <raise>:
 8011bdc:	4b02      	ldr	r3, [pc, #8]	@ (8011be8 <raise+0xc>)
 8011bde:	4601      	mov	r1, r0
 8011be0:	6818      	ldr	r0, [r3, #0]
 8011be2:	f7ff bfd3 	b.w	8011b8c <_raise_r>
 8011be6:	bf00      	nop
 8011be8:	20000118 	.word	0x20000118

08011bec <_kill_r>:
 8011bec:	b538      	push	{r3, r4, r5, lr}
 8011bee:	4d07      	ldr	r5, [pc, #28]	@ (8011c0c <_kill_r+0x20>)
 8011bf0:	2300      	movs	r3, #0
 8011bf2:	4604      	mov	r4, r0
 8011bf4:	4608      	mov	r0, r1
 8011bf6:	4611      	mov	r1, r2
 8011bf8:	602b      	str	r3, [r5, #0]
 8011bfa:	f7f0 fecb 	bl	8002994 <_kill>
 8011bfe:	1c43      	adds	r3, r0, #1
 8011c00:	d102      	bne.n	8011c08 <_kill_r+0x1c>
 8011c02:	682b      	ldr	r3, [r5, #0]
 8011c04:	b103      	cbz	r3, 8011c08 <_kill_r+0x1c>
 8011c06:	6023      	str	r3, [r4, #0]
 8011c08:	bd38      	pop	{r3, r4, r5, pc}
 8011c0a:	bf00      	nop
 8011c0c:	2000269c 	.word	0x2000269c

08011c10 <_getpid_r>:
 8011c10:	f7f0 beb8 	b.w	8002984 <_getpid>

08011c14 <__swhatbuf_r>:
 8011c14:	b570      	push	{r4, r5, r6, lr}
 8011c16:	460c      	mov	r4, r1
 8011c18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011c1c:	2900      	cmp	r1, #0
 8011c1e:	b096      	sub	sp, #88	@ 0x58
 8011c20:	4615      	mov	r5, r2
 8011c22:	461e      	mov	r6, r3
 8011c24:	da0d      	bge.n	8011c42 <__swhatbuf_r+0x2e>
 8011c26:	89a3      	ldrh	r3, [r4, #12]
 8011c28:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011c2c:	f04f 0100 	mov.w	r1, #0
 8011c30:	bf14      	ite	ne
 8011c32:	2340      	movne	r3, #64	@ 0x40
 8011c34:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011c38:	2000      	movs	r0, #0
 8011c3a:	6031      	str	r1, [r6, #0]
 8011c3c:	602b      	str	r3, [r5, #0]
 8011c3e:	b016      	add	sp, #88	@ 0x58
 8011c40:	bd70      	pop	{r4, r5, r6, pc}
 8011c42:	466a      	mov	r2, sp
 8011c44:	f000 f848 	bl	8011cd8 <_fstat_r>
 8011c48:	2800      	cmp	r0, #0
 8011c4a:	dbec      	blt.n	8011c26 <__swhatbuf_r+0x12>
 8011c4c:	9901      	ldr	r1, [sp, #4]
 8011c4e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011c52:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011c56:	4259      	negs	r1, r3
 8011c58:	4159      	adcs	r1, r3
 8011c5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011c5e:	e7eb      	b.n	8011c38 <__swhatbuf_r+0x24>

08011c60 <__smakebuf_r>:
 8011c60:	898b      	ldrh	r3, [r1, #12]
 8011c62:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011c64:	079d      	lsls	r5, r3, #30
 8011c66:	4606      	mov	r6, r0
 8011c68:	460c      	mov	r4, r1
 8011c6a:	d507      	bpl.n	8011c7c <__smakebuf_r+0x1c>
 8011c6c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011c70:	6023      	str	r3, [r4, #0]
 8011c72:	6123      	str	r3, [r4, #16]
 8011c74:	2301      	movs	r3, #1
 8011c76:	6163      	str	r3, [r4, #20]
 8011c78:	b003      	add	sp, #12
 8011c7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011c7c:	ab01      	add	r3, sp, #4
 8011c7e:	466a      	mov	r2, sp
 8011c80:	f7ff ffc8 	bl	8011c14 <__swhatbuf_r>
 8011c84:	9f00      	ldr	r7, [sp, #0]
 8011c86:	4605      	mov	r5, r0
 8011c88:	4639      	mov	r1, r7
 8011c8a:	4630      	mov	r0, r6
 8011c8c:	f7fd fa10 	bl	800f0b0 <_malloc_r>
 8011c90:	b948      	cbnz	r0, 8011ca6 <__smakebuf_r+0x46>
 8011c92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011c96:	059a      	lsls	r2, r3, #22
 8011c98:	d4ee      	bmi.n	8011c78 <__smakebuf_r+0x18>
 8011c9a:	f023 0303 	bic.w	r3, r3, #3
 8011c9e:	f043 0302 	orr.w	r3, r3, #2
 8011ca2:	81a3      	strh	r3, [r4, #12]
 8011ca4:	e7e2      	b.n	8011c6c <__smakebuf_r+0xc>
 8011ca6:	89a3      	ldrh	r3, [r4, #12]
 8011ca8:	6020      	str	r0, [r4, #0]
 8011caa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011cae:	81a3      	strh	r3, [r4, #12]
 8011cb0:	9b01      	ldr	r3, [sp, #4]
 8011cb2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011cb6:	b15b      	cbz	r3, 8011cd0 <__smakebuf_r+0x70>
 8011cb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011cbc:	4630      	mov	r0, r6
 8011cbe:	f000 f81d 	bl	8011cfc <_isatty_r>
 8011cc2:	b128      	cbz	r0, 8011cd0 <__smakebuf_r+0x70>
 8011cc4:	89a3      	ldrh	r3, [r4, #12]
 8011cc6:	f023 0303 	bic.w	r3, r3, #3
 8011cca:	f043 0301 	orr.w	r3, r3, #1
 8011cce:	81a3      	strh	r3, [r4, #12]
 8011cd0:	89a3      	ldrh	r3, [r4, #12]
 8011cd2:	431d      	orrs	r5, r3
 8011cd4:	81a5      	strh	r5, [r4, #12]
 8011cd6:	e7cf      	b.n	8011c78 <__smakebuf_r+0x18>

08011cd8 <_fstat_r>:
 8011cd8:	b538      	push	{r3, r4, r5, lr}
 8011cda:	4d07      	ldr	r5, [pc, #28]	@ (8011cf8 <_fstat_r+0x20>)
 8011cdc:	2300      	movs	r3, #0
 8011cde:	4604      	mov	r4, r0
 8011ce0:	4608      	mov	r0, r1
 8011ce2:	4611      	mov	r1, r2
 8011ce4:	602b      	str	r3, [r5, #0]
 8011ce6:	f7f0 feb5 	bl	8002a54 <_fstat>
 8011cea:	1c43      	adds	r3, r0, #1
 8011cec:	d102      	bne.n	8011cf4 <_fstat_r+0x1c>
 8011cee:	682b      	ldr	r3, [r5, #0]
 8011cf0:	b103      	cbz	r3, 8011cf4 <_fstat_r+0x1c>
 8011cf2:	6023      	str	r3, [r4, #0]
 8011cf4:	bd38      	pop	{r3, r4, r5, pc}
 8011cf6:	bf00      	nop
 8011cf8:	2000269c 	.word	0x2000269c

08011cfc <_isatty_r>:
 8011cfc:	b538      	push	{r3, r4, r5, lr}
 8011cfe:	4d06      	ldr	r5, [pc, #24]	@ (8011d18 <_isatty_r+0x1c>)
 8011d00:	2300      	movs	r3, #0
 8011d02:	4604      	mov	r4, r0
 8011d04:	4608      	mov	r0, r1
 8011d06:	602b      	str	r3, [r5, #0]
 8011d08:	f7f0 feb4 	bl	8002a74 <_isatty>
 8011d0c:	1c43      	adds	r3, r0, #1
 8011d0e:	d102      	bne.n	8011d16 <_isatty_r+0x1a>
 8011d10:	682b      	ldr	r3, [r5, #0]
 8011d12:	b103      	cbz	r3, 8011d16 <_isatty_r+0x1a>
 8011d14:	6023      	str	r3, [r4, #0]
 8011d16:	bd38      	pop	{r3, r4, r5, pc}
 8011d18:	2000269c 	.word	0x2000269c

08011d1c <_init>:
 8011d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d1e:	bf00      	nop
 8011d20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011d22:	bc08      	pop	{r3}
 8011d24:	469e      	mov	lr, r3
 8011d26:	4770      	bx	lr

08011d28 <_fini>:
 8011d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d2a:	bf00      	nop
 8011d2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011d2e:	bc08      	pop	{r3}
 8011d30:	469e      	mov	lr, r3
 8011d32:	4770      	bx	lr
