---
schema-version: v1.2.9
id: IECTR62856-2013
title:
- content: Documentation on design automation subjects
  language:
  - en
  script:
  - Latn
  format: text/plain
  type: title-intro
- content: The Bird's-eye View of Design Languages (BVDL)
  language:
  - en
  script:
  - Latn
  format: text/plain
  type: title-main
- content: Documentation on design automation subjects - The Bird's-eye View of Design
    Languages (BVDL)
  language:
  - en
  script:
  - Latn
  format: text/plain
  type: main
- content: Documentation sur les sujets concernant l'automatisation de la conception
  language:
  - fr
  script:
  - Latn
  format: text/plain
  type: title-intro
- content: Langages BVDL (Bird's-eye View of Design Languages)
  language:
  - fr
  script:
  - Latn
  format: text/plain
  type: title-main
- content: Documentation sur les sujets concernant l'automatisation de la conception
    - Langages BVDL (Bird's-eye View of Design Languages)
  language:
  - fr
  script:
  - Latn
  format: text/plain
  type: main
link:
- content: https://webstore.iec.ch/publication/7465
  type: src
- content: https://webstore.iec.ch/preview/info_iectr62856{ed1.0}b.pdf
  type: obp
type: standard
docid:
- id: IEC TR 62856:2013
  type: IEC
  primary: true
- id: 'urn:iec:std:iec:62856:2013-08:tr::'
  type: URN
date:
- type: published
  value: '2013-08-07'
- type: stable-until
  value: '2028-12-31'
contributor:
- organization:
    name:
    - content: International Electrotechnical Commission
    abbreviation:
      content: IEC
    url: www.iec.ch
  role:
  - type: publisher
edition:
  content: '1'
revdate: '2013-08-07'
language:
- en
- fr
script:
- Latn
abstract:
- content: "IEC/TR 62856:2013 describes features for existing design languages, as
    well as for enhancing and newly developing design languages belonging to the defined
    design processes of System on a chip (SoC) which ranges from system level design,
    SoC design implementation and verification, IP block creation and analog block
    design down to interface data preparation for manufacturing. Thirty-three design
    languages have been chosen and each feature of their latest version as of March
    2011 is reflected in this report:<br />\r\nUML, Esterel, Rosetta, SystemC, SystemC-AMS,
    IBIS, CITI, TouchStone, BSDL, System Verilog, VHDL, Verilog HDL, UPF, CPF, e language,
    PSL, FSDB, SDC, DEF, Open Access, SDF, GDS II, OASIS, STIL, WGL, Verilog-A, Verilog-AMS,
    SPICE, VHDL-AMS, LEF, Liberty, CDL and IP-XACT."
  language:
  - en
  script:
  - Latn
  format: text/html
- content: "La CEI/TR 62856:2013 décrit des caractéristiques pour des langages de
    conception existants, ainsi que pour améliorer et renouveler des langages de conception
    qui appartiennent aux processus de conception définis du Système sur puce (SoC)
    allant de la conception au niveau système, de la mise en oeuvre et de la vérification
    SoC, de la création de bloc IP et de la conception de bloc analogique jusqu'à
    la préparation des données d'interface pour la fabrication. Trente-trois langages
    de conception sont choisis et la dernière version de chaque langage est reprise
    dans le présent rapport, à la date de mars 2011:<br />\r\nUML, Esterel, Rosetta,
    SystemC, SystemC-AMS, IBIS, CITI, TouchStone, BSDL, System Verilog, VHDL, Verilog
    HDL, UPF, CPF, e language, PSL, FSDB, SDC, DEF, Open Access, SDF, GDS II, OASIS,
    STIL, WGL, Verilog-A, Verilog-AMS, SPICE, VHDL-AMS, LEF, Liberty, CDL et IP-XACT."
  language:
  - fr
  script:
  - Latn
  format: text/html
docstatus:
  stage:
    value: PUBLISHED
copyright:
- owner:
  - name:
    - content: International Electrotechnical Commission
    abbreviation:
      content: IEC
    url: www.iec.ch
  from: '2013'
place:
- Geneva
ext:
  schema-version: v1.0.0
  doctype:
    type: technical-report
  editorialgroup:
    technical_committee:
    - name: TC 91
      number: 91
      type: technicalCommittee
  ics:
  - code: 25.040.01
    text: Industrial automation systems in general
  - code: 35.240.50
    text: IT applications in industry
  structuredidentifier:
    project_number: '20859'
    type: IEC
  price_code: iec:F
