 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: S-2021.06-SP2
Date   : Sun Dec  4 23:14:04 2022
****************************************

Operating Conditions: TT   Library: PPDK_Standard_Library_0.6V_25C_TYP_X1
Wire Load Model Mode: top

  Startpoint: inp[4] (input port clocked by clk)
  Endpoint: out[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[4] (in)                             0.000      0.000 r
  U126/Y (NAND2X1)                     2167682.500
                                                  2167682.500 f
  U172/Y (NAND2X1)                     615342.000 2783024.500 r
  U146/Y (AND2X1)                      2539716.500
                                                  5322741.000 r
  U147/Y (INVX1)                       1299320.000
                                                  6622061.000 f
  U157/Y (XNOR2X1)                     8753943.000
                                                  15376004.000 f
  U158/Y (INVX1)                       -706483.000
                                                  14669521.000 r
  U123/Y (NAND2X1)                     1529451.000
                                                  16198972.000 f
  U182/Y (NAND2X1)                     1278508.000
                                                  17477480.000 r
  U184/Y (INVX1)                       1463868.000
                                                  18941348.000 f
  U186/Y (NAND2X1)                     673832.000 19615180.000 r
  U187/Y (NAND2X1)                     2597362.000
                                                  22212542.000 f
  U188/Y (INVX1)                       -659210.000
                                                  21553332.000 r
  U136/Y (AND2X1)                      2420292.000
                                                  23973624.000 r
  U137/Y (INVX1)                       1088624.000
                                                  25062248.000 f
  U128/Y (AND2X1)                      2866216.000
                                                  27928464.000 f
  U129/Y (INVX1)                       -563934.000
                                                  27364530.000 r
  U125/Y (OR2X1)                       2687136.000
                                                  30051666.000 r
  U203/Y (NAND2X1)                     1534278.000
                                                  31585944.000 f
  U165/Y (AND2X1)                      3551840.000
                                                  35137784.000 f
  U142/Y (AND2X1)                      3550928.000
                                                  38688712.000 f
  U143/Y (INVX1)                       -568016.000
                                                  38120696.000 r
  U155/Y (AND2X1)                      2416992.000
                                                  40537688.000 r
  U156/Y (INVX1)                       1092140.000
                                                  41629828.000 f
  U235/Y (NOR2X1)                      960312.000 42590140.000 r
  U236/Y (OR2X1)                       4969236.000
                                                  47559376.000 r
  U237/Y (NAND2X1)                     1534940.000
                                                  49094316.000 f
  U238/Y (NAND2X1)                     624116.000 49718432.000 r
  U239/Y (NOR2X1)                      1310992.000
                                                  51029424.000 f
  out[1] (out)                            0.000   51029424.000 f
  data arrival time                               51029424.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  -----------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -51029424.000
  -----------------------------------------------------------
  slack (MET)                                     148970576.000


1
