#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Dec  5 10:20:05 2023
# Process ID: 14100
# Current directory: D:/Verilogshuzixitongzonghesheji/DDS/DDS.runs/synth_1
# Command line: vivado.exe -log DDS_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DDS_top.tcl
# Log file: D:/Verilogshuzixitongzonghesheji/DDS/DDS.runs/synth_1/DDS_top.vds
# Journal file: D:/Verilogshuzixitongzonghesheji/DDS/DDS.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DDS_top.tcl -notrace
Command: synth_design -top DDS_top -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7588 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 319.637 ; gain = 74.051
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DDS_top' [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/DDS_top.v:23]
INFO: [Synth 8-638] synthesizing module 'f_div' [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/f_div.v:23]
	Parameter div_10k bound to: 4999 - type: integer 
	Parameter div_05 bound to: 99999999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'f_div' (1#1) [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/f_div.v:23]
INFO: [Synth 8-638] synthesizing module 'forever_adder' [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/forever_adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'forever_adder' (2#1) [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/forever_adder.v:23]
INFO: [Synth 8-638] synthesizing module 'ip_rom' [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/ip_rom.v:23]
INFO: [Synth 8-638] synthesizing module 'rom_256x8b' [D:/Verilogshuzixitongzonghesheji/DDS/DDS.runs/synth_1/.Xil/Vivado-14100-zhangyuzhe/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rom_256x8b' (3#1) [D:/Verilogshuzixitongzonghesheji/DDS/DDS.runs/synth_1/.Xil/Vivado-14100-zhangyuzhe/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ip_rom' (4#1) [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/ip_rom.v:23]
INFO: [Synth 8-638] synthesizing module 'lilun_f' [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/lilun_f.v:23]
INFO: [Synth 8-256] done synthesizing module 'lilun_f' (5#1) [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/lilun_f.v:23]
INFO: [Synth 8-638] synthesizing module 'binary_bcd' [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/binary_bcd.v:23]
INFO: [Synth 8-256] done synthesizing module 'binary_bcd' (6#1) [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/binary_bcd.v:23]
INFO: [Synth 8-638] synthesizing module 'trans_BCD' [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/trans_BCD.v:23]
INFO: [Synth 8-256] done synthesizing module 'trans_BCD' (7#1) [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/trans_BCD.v:23]
INFO: [Synth 8-638] synthesizing module 'measure_shiji_f' [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/measure_shiji_f.v:23]
INFO: [Synth 8-256] done synthesizing module 'measure_shiji_f' (8#1) [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/measure_shiji_f.v:23]
INFO: [Synth 8-638] synthesizing module 'show' [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/show.v:23]
INFO: [Synth 8-226] default block is never used [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/show.v:46]
INFO: [Synth 8-226] default block is never used [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/show.v:75]
INFO: [Synth 8-4471] merging register 'r_dis_reg[3:0]' into 'l_dis_reg[3:0]' [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/show.v:78]
WARNING: [Synth 8-6014] Unused sequential element r_dis_reg was removed.  [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/show.v:78]
INFO: [Synth 8-256] done synthesizing module 'show' (9#1) [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/show.v:23]
INFO: [Synth 8-256] done synthesizing module 'DDS_top' (10#1) [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/DDS_top.v:23]
WARNING: [Synth 8-3917] design DDS_top has port rst_n_AD[4] driven by constant 0
WARNING: [Synth 8-3917] design DDS_top has port rst_n_AD[3] driven by constant 0
WARNING: [Synth 8-3917] design DDS_top has port rst_n_AD[2] driven by constant 0
WARNING: [Synth 8-3917] design DDS_top has port rst_n_AD[1] driven by constant 0
WARNING: [Synth 8-3917] design DDS_top has port rst_n_AD[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 359.965 ; gain = 114.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 359.965 ; gain = 114.379
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilogshuzixitongzonghesheji/DDS/DDS.runs/synth_1/.Xil/Vivado-14100-zhangyuzhe/dcp3/dist_mem_gen_0_in_context.xdc] for cell 'rom/ip_rom'
Finished Parsing XDC File [D:/Verilogshuzixitongzonghesheji/DDS/DDS.runs/synth_1/.Xil/Vivado-14100-zhangyuzhe/dcp3/dist_mem_gen_0_in_context.xdc] for cell 'rom/ip_rom'
Parsing XDC File [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/constrs_2/new/DDS.xdc]
Finished Parsing XDC File [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/constrs_2/new/DDS.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/constrs_2/new/DDS.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DDS_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DDS_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Verilogshuzixitongzonghesheji/DDS/DDS.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Verilogshuzixitongzonghesheji/DDS/DDS.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 655.664 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 655.664 ; gain = 410.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 655.664 ; gain = 410.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for rom/ip_rom. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 655.664 ; gain = 410.078
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element cnt_10k_reg was removed.  [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/f_div.v:41]
WARNING: [Synth 8-6014] Unused sequential element cnt_05_reg was removed.  [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/f_div.v:50]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/forever_adder.v:33]
INFO: [Synth 8-5546] ROM "li_lun_zhi" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element freq_m_reg was removed.  [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/measure_shiji_f.v:50]
WARNING: [Synth 8-6014] Unused sequential element lock_reg was removed.  [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/measure_shiji_f.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'wave_s_reg' [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/measure_shiji_f.v:39]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 655.664 ; gain = 410.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 50    
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 7     
+---Registers : 
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 42    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module f_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module forever_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module lilun_f 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module binary_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 25    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 21    
	   2 Input      2 Bit        Muxes := 1     
Module measure_shiji_f 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module show 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "lilun_f_inst/li_lun_zhi" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element fen_pin_qi/cnt_10k_reg was removed.  [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/f_div.v:41]
WARNING: [Synth 8-6014] Unused sequential element fen_pin_qi/cnt_05_reg was removed.  [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/f_div.v:50]
WARNING: [Synth 8-6014] Unused sequential element leijiaqi/address_reg was removed.  [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/forever_adder.v:33]
WARNING: [Synth 8-6014] Unused sequential element measure_shiji_f_inst/lock_reg was removed.  [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/measure_shiji_f.v:48]
WARNING: [Synth 8-6014] Unused sequential element measure_shiji_f_inst/freq_m_reg was removed.  [D:/Verilogshuzixitongzonghesheji/DDS/DDS.srcs/sources_1/new/measure_shiji_f.v:50]
DSP Report: Generating DSP lilun_f_inst/li_lun_zhi1, operation Mode is: (A:0x2710)*B.
DSP Report: operator lilun_f_inst/li_lun_zhi1 is absorbed into DSP lilun_f_inst/li_lun_zhi1.
WARNING: [Synth 8-3917] design DDS_top has port rst_n_AD[4] driven by constant 0
WARNING: [Synth 8-3917] design DDS_top has port rst_n_AD[3] driven by constant 0
WARNING: [Synth 8-3917] design DDS_top has port rst_n_AD[2] driven by constant 0
WARNING: [Synth 8-3917] design DDS_top has port rst_n_AD[1] driven by constant 0
WARNING: [Synth 8-3917] design DDS_top has port rst_n_AD[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 655.664 ; gain = 410.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|lilun_f     | (A:0x2710)*B | 8      | 14     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 669.203 ; gain = 423.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 669.203 ; gain = 423.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 697.258 ; gain = 451.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 697.258 ; gain = 451.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 697.258 ; gain = 451.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 697.258 ; gain = 451.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 697.258 ; gain = 451.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 697.258 ; gain = 451.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 697.258 ; gain = 451.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |rom_256x8b    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |rom_256x8b |     1|
|2     |BUFG       |     2|
|3     |CARRY4     |    32|
|4     |DSP48E1_1  |     1|
|5     |LUT1       |   111|
|6     |LUT2       |    15|
|7     |LUT3       |     2|
|8     |LUT4       |    14|
|9     |LUT5       |    28|
|10    |LUT6       |   104|
|11    |FDRE       |   110|
|12    |FDSE       |     1|
|13    |LDC        |     1|
|14    |IBUF       |    10|
|15    |OBUF       |    35|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------+----------------+------+
|      |Instance               |Module          |Cells |
+------+-----------------------+----------------+------+
|1     |top                    |                |   474|
|2     |  leijiaqi             |forever_adder   |    18|
|3     |  fen_pin_qi           |f_div           |   161|
|4     |  lilun_f_inst         |lilun_f         |    68|
|5     |  measure_shiji_f_inst |measure_shiji_f |   145|
|6     |  rom                  |ip_rom          |     9|
|7     |  show_inst            |show            |    26|
+------+-----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 697.258 ; gain = 451.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 697.258 ; gain = 155.973
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 697.258 ; gain = 451.672
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instances

36 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 697.258 ; gain = 459.016
INFO: [Common 17-1381] The checkpoint 'D:/Verilogshuzixitongzonghesheji/DDS/DDS.runs/synth_1/DDS_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 697.258 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec  5 10:20:37 2023...
