# do PBL4.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
<<<<<<< HEAD
# Start time: 18:34:11 on Jun 27,2022
# vlog -work work PBL4.vo 
# -- Compiling module validacao_entrada_cedula
# 
# Top level modules:
# 	validacao_entrada_cedula
# End time: 18:34:11 on Jun 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:34:11 on Jun 27,2022
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module validacao_entrada_cedula_vlg_vec_tst
# 
# Top level modules:
# 	validacao_entrada_cedula_vlg_vec_tst
# End time: 18:34:12 on Jun 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.validacao_entrada_cedula_vlg_vec_tst 
# Start time: 18:34:12 on Jun 27,2022
# Loading work.validacao_entrada_cedula_vlg_vec_tst
# Loading work.validacao_entrada_cedula
=======
# Start time: 16:41:13 on Jun 27,2022
# vlog -work work PBL4.vo 
# -- Compiling module modoLavagem
# 
# Top level modules:
# 	modoLavagem
# End time: 16:41:13 on Jun 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:41:14 on Jun 27,2022
# vlog -work work modoLavagemVWF.v.vwf.vt 
# -- Compiling module modoLavagem_vlg_vec_tst
# 
# Top level modules:
# 	modoLavagem_vlg_vec_tst
# End time: 16:41:14 on Jun 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.modoLavagem_vlg_vec_tst 
# Start time: 16:41:14 on Jun 27,2022
# Loading work.modoLavagem_vlg_vec_tst
# Loading work.modoLavagem
>>>>>>> daca1071302adbfce43ce2a29ac26739ca9480a8
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# after#25
<<<<<<< HEAD
# ** Note: $finish    : Waveform1.vwf.vt(57)
#    Time: 1 us  Iteration: 0  Instance: /validacao_entrada_cedula_vlg_vec_tst
# End time: 18:34:12 on Jun 27,2022, Elapsed time: 0:00:00
=======
# ** Note: $finish    : modoLavagemVWF.v.vwf.vt(47)
#    Time: 200 ns  Iteration: 0  Instance: /modoLavagem_vlg_vec_tst
# End time: 16:41:15 on Jun 27,2022, Elapsed time: 0:00:01
>>>>>>> daca1071302adbfce43ce2a29ac26739ca9480a8
# Errors: 0, Warnings: 0
