#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x171cc40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x171cdd0 .scope module, "tb" "tb" 3 71;
 .timescale -12 -12;
L_0x170e060 .functor NOT 1, L_0x1751a20, C4<0>, C4<0>, C4<0>;
L_0x170ed60 .functor XOR 2, L_0x1751590, L_0x1751770, C4<00>, C4<00>;
L_0x1724730 .functor XOR 2, L_0x170ed60, L_0x17518b0, C4<00>, C4<00>;
v0x17504e0_0 .net *"_ivl_10", 1 0, L_0x17518b0;  1 drivers
v0x17505e0_0 .net *"_ivl_12", 1 0, L_0x1724730;  1 drivers
v0x17506c0_0 .net *"_ivl_2", 1 0, L_0x17514d0;  1 drivers
v0x1750780_0 .net *"_ivl_4", 1 0, L_0x1751590;  1 drivers
v0x1750860_0 .net *"_ivl_6", 1 0, L_0x1751770;  1 drivers
v0x1750990_0 .net *"_ivl_8", 1 0, L_0x170ed60;  1 drivers
v0x1750a70_0 .net "a", 0 0, v0x174f6c0_0;  1 drivers
v0x1750b10_0 .net "b", 0 0, v0x174f760_0;  1 drivers
v0x1750bb0_0 .var "clk", 0 0;
v0x1750c50_0 .net "q_dut", 0 0, v0x1750090_0;  1 drivers
v0x1750cf0_0 .net "q_ref", 0 0, L_0x170e6e0;  1 drivers
v0x1750d90_0 .net "state_dut", 0 0, v0x1750130_0;  1 drivers
v0x1750e30_0 .net "state_ref", 0 0, L_0x170ea20;  1 drivers
v0x1750f00_0 .var/2u "stats1", 223 0;
v0x1750fa0_0 .var/2u "strobe", 0 0;
v0x1751040_0 .net "tb_match", 0 0, L_0x1751a20;  1 drivers
v0x17510e0_0 .net "tb_mismatch", 0 0, L_0x170e060;  1 drivers
v0x17511a0_0 .net "wavedrom_enable", 0 0, v0x174f8d0_0;  1 drivers
v0x1751270_0 .net "wavedrom_title", 511 0, v0x174f970_0;  1 drivers
L_0x17514d0 .concat [ 1 1 0 0], L_0x170ea20, L_0x170e6e0;
L_0x1751590 .concat [ 1 1 0 0], L_0x170ea20, L_0x170e6e0;
L_0x1751770 .concat [ 1 1 0 0], v0x1750130_0, v0x1750090_0;
L_0x17518b0 .concat [ 1 1 0 0], L_0x170ea20, L_0x170e6e0;
L_0x1751a20 .cmp/eeq 2, L_0x17514d0, L_0x1724730;
S_0x17239f0 .scope module, "good1" "reference_module" 3 116, 3 4 0, S_0x171cdd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "state";
L_0x170e380 .functor XOR 1, v0x174f6c0_0, v0x174f760_0, C4<0>, C4<0>;
L_0x170e6e0 .functor XOR 1, L_0x170e380, v0x170e490_0, C4<0>, C4<0>;
L_0x170ea20 .functor BUFZ 1, v0x170e490_0, C4<0>, C4<0>, C4<0>;
v0x170daf0_0 .net *"_ivl_0", 0 0, L_0x170e380;  1 drivers
v0x170de30_0 .net "a", 0 0, v0x174f6c0_0;  alias, 1 drivers
v0x170e170_0 .net "b", 0 0, v0x174f760_0;  alias, 1 drivers
v0x170e490_0 .var "c", 0 0;
v0x170e7f0_0 .net "clk", 0 0, v0x1750bb0_0;  1 drivers
v0x170eb30_0 .net "q", 0 0, L_0x170e6e0;  alias, 1 drivers
v0x170ee70_0 .net "state", 0 0, L_0x170ea20;  alias, 1 drivers
E_0x171b110 .event posedge, v0x170e7f0_0;
S_0x174eed0 .scope module, "stim1" "stimulus_gen" 3 111, 3 22 0, S_0x171cdd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x174f6c0_0 .var "a", 0 0;
v0x174f760_0 .var "b", 0 0;
v0x174f800_0 .net "clk", 0 0, v0x1750bb0_0;  alias, 1 drivers
v0x174f8d0_0 .var "wavedrom_enable", 0 0;
v0x174f970_0 .var "wavedrom_title", 511 0;
E_0x171b850/0 .event negedge, v0x170e7f0_0;
E_0x171b850/1 .event posedge, v0x170e7f0_0;
E_0x171b850 .event/or E_0x171b850/0, E_0x171b850/1;
E_0x171baa0 .event negedge, v0x170e7f0_0;
S_0x174f1c0 .scope task, "wavedrom_start" "wavedrom_start" 3 35, 3 35 0, S_0x174eed0;
 .timescale -12 -12;
v0x174f3c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x174f4c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 38, 3 38 0, S_0x174eed0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x174fae0 .scope module, "top_module1" "top_module" 3 123, 4 1 0, S_0x171cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "state";
v0x174fda0_0 .net "a", 0 0, v0x174f6c0_0;  alias, 1 drivers
v0x174fe90_0 .net "b", 0 0, v0x174f760_0;  alias, 1 drivers
v0x174ffa0_0 .net "clk", 0 0, v0x1750bb0_0;  alias, 1 drivers
v0x1750090_0 .var "q", 0 0;
v0x1750130_0 .var "state", 0 0;
S_0x17502c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 132, 3 132 0, S_0x171cdd0;
 .timescale -12 -12;
E_0x17059f0 .event anyedge, v0x1750fa0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1750fa0_0;
    %nor/r;
    %assign/vec4 v0x1750fa0_0, 0;
    %wait E_0x17059f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x174eed0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x174f6c0_0, 0;
    %wait E_0x171baa0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x174f760_0, 0;
    %assign/vec4 v0x174f6c0_0, 0;
    %wait E_0x171baa0;
    %pushi/vec4 3, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x171b110;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x174f760_0, 0;
    %assign/vec4 v0x174f6c0_0, 0;
    %wait E_0x171b110;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x174f760_0, 0;
    %assign/vec4 v0x174f6c0_0, 0;
    %wait E_0x171b110;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x174f760_0, 0;
    %assign/vec4 v0x174f6c0_0, 0;
    %wait E_0x171b110;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x174f760_0, 0;
    %assign/vec4 v0x174f6c0_0, 0;
    %wait E_0x171b110;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x174f760_0, 0;
    %assign/vec4 v0x174f6c0_0, 0;
    %wait E_0x171b110;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x174f760_0, 0;
    %assign/vec4 v0x174f6c0_0, 0;
    %wait E_0x171b110;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x174f760_0, 0;
    %assign/vec4 v0x174f6c0_0, 0;
    %wait E_0x171b110;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x174f760_0, 0;
    %assign/vec4 v0x174f6c0_0, 0;
    %wait E_0x171b110;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x174f760_0, 0;
    %assign/vec4 v0x174f6c0_0, 0;
    %wait E_0x171b110;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x174f760_0, 0;
    %assign/vec4 v0x174f6c0_0, 0;
    %wait E_0x171b110;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x174f760_0, 0;
    %assign/vec4 v0x174f6c0_0, 0;
    %wait E_0x171b110;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x174f760_0, 0;
    %assign/vec4 v0x174f6c0_0, 0;
    %wait E_0x171baa0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x174f4c0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x171b850;
    %vpi_func 3 65 "$urandom" 32 {0 0 0};
    %pad/u 5;
    %and/r;
    %assign/vec4 v0x174f6c0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 66 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17239f0;
T_4 ;
    %wait E_0x171b110;
    %load/vec4 v0x170de30_0;
    %load/vec4 v0x170e170_0;
    %and;
    %load/vec4 v0x170de30_0;
    %load/vec4 v0x170e490_0;
    %and;
    %or;
    %load/vec4 v0x170e170_0;
    %load/vec4 v0x170e490_0;
    %and;
    %or;
    %assign/vec4 v0x170e490_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x174fae0;
T_5 ;
    %wait E_0x171b110;
    %load/vec4 v0x174fda0_0;
    %load/vec4 v0x174fe90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1750130_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x174fda0_0;
    %load/vec4 v0x174fe90_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1750130_0;
    %assign/vec4 v0x1750130_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x174fda0_0;
    %inv;
    %load/vec4 v0x174fe90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1750130_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x1750130_0;
    %inv;
    %assign/vec4 v0x1750130_0, 0;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x174fae0;
T_6 ;
    %wait E_0x171b110;
    %load/vec4 v0x1750130_0;
    %assign/vec4 v0x1750090_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x171cdd0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1750bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1750fa0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x171cdd0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x1750bb0_0;
    %inv;
    %store/vec4 v0x1750bb0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x171cdd0;
T_9 ;
    %vpi_call/w 3 103 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 104 "$dumpvars", 32'sb00000000000000000000000000000001, v0x174f800_0, v0x17510e0_0, v0x1750bb0_0, v0x1750a70_0, v0x1750b10_0, v0x1750cf0_0, v0x1750c50_0, v0x1750e30_0, v0x1750d90_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x171cdd0;
T_10 ;
    %load/vec4 v0x1750f00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1750f00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1750f00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 141 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 142 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_10.1 ;
    %load/vec4 v0x1750f00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x1750f00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1750f00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 143 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 144 "$display", "Hint: Output '%s' has no mismatches.", "state" {0 0 0};
T_10.3 ;
    %load/vec4 v0x1750f00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1750f00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 146 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 147 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1750f00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1750f00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 148 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x171cdd0;
T_11 ;
    %wait E_0x171b850;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1750f00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1750f00_0, 4, 32;
    %load/vec4 v0x1751040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1750f00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1750f00_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1750f00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1750f00_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x1750cf0_0;
    %load/vec4 v0x1750cf0_0;
    %load/vec4 v0x1750c50_0;
    %xor;
    %load/vec4 v0x1750cf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x1750f00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 163 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1750f00_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x1750f00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1750f00_0, 4, 32;
T_11.4 ;
    %load/vec4 v0x1750e30_0;
    %load/vec4 v0x1750e30_0;
    %load/vec4 v0x1750d90_0;
    %xor;
    %load/vec4 v0x1750e30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0x1750f00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 166 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1750f00_0, 4, 32;
T_11.10 ;
    %load/vec4 v0x1750f00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1750f00_0, 4, 32;
T_11.8 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit10/circuit10_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/circuit10/iter0/response10/top_module.sv";
