# Loading project and_or_sim
# reading /home/naohisa/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini
file mkdir /hdd/CPU_design/FPGA/test_bench/7seg
# Loading project dec_7seg_sim
# Compile of dec_7seg_sim.vhd failed with 1 errors.
# Compile of dec_7seg.vhd failed with 1 errors.
# 2 compiles, 2 failed with 2 errors.
# Compile of dec_7seg_sim.vhd failed with 1 errors.
# Compile of dec_7seg.vhd failed with 1 errors.
# 2 compiles, 2 failed with 2 errors.
# Compile of dec_7seg_sim.vhd failed with 1 errors.
# Compile of dec_7seg.vhd was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of dec_7seg_sim.vhd failed with 1 errors.
# Compile of dec_7seg.vhd was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of dec_7seg_sim.vhd failed with 1 errors.
# Compile of dec_7seg.vhd was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of dec_7seg_sim.vhd was successful.
# Compile of dec_7seg.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim work.dec_7seg_sim
# vsim work.dec_7seg_sim 
# Start time: 18:25:50 on Aug 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.dec_7seg_sim(sim)
# Loading work.dec_7seg(rtl)
add wave -position end  sim:/dec_7seg_sim/DIN
add wave -position end  sim:/dec_7seg_sim/SEG7
run
# End time: 18:27:05 on Aug 05,2020, Elapsed time: 0:01:15
# Errors: 0, Warnings: 11
