{"Source Block": ["oh/elink/hdl/etx_protocol.v@83:94@HdlStmAssign", "\t  tx_access_reg     <= tx_enable & etx_access;\n       end\n  \n   //Clear out the access while in wait state\n   //the IO pipeline flushes out\n   assign tx_access = tx_access_reg  &\n\t\t      ~(tx_wr_wait | tx_rd_wait);\n\n   packet2emesh p2m1 (\n\t\t     .write_out\t\t(tx_write),\n\t\t     .datamode_out\t(tx_datamode[1:0]),\n\t\t     .ctrlmode_out\t(tx_ctrlmode[3:0]),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[88, "   assign tx_access = tx_access_reg  &\n"], [89, "\t\t      ~(tx_wr_wait | tx_rd_wait);\n"]], "Add": []}}