{"vcs1":{"timestamp_begin":1684267081.346646290, "rt":1.22, "ut":0.37, "st":0.20}}
{"vcselab":{"timestamp_begin":1684267082.660406277, "rt":1.23, "ut":0.44, "st":0.16}}
{"link":{"timestamp_begin":1684267083.962776312, "rt":0.42, "ut":0.21, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684267080.710238343}
{"VCS_COMP_START_TIME": 1684267080.710238343}
{"VCS_COMP_END_TIME": 1684267085.869459801}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330348}}
{"stitch_vcselab": {"peak_mem": 211884}}
