{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 26 12:36:37 2021 " "Info: Processing started: Fri Nov 26 12:36:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Number_Clock -c Number_Clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Number_Clock -c Number_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Number_Clock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Number_Clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Number_Clock " "Info: Found entity 1: Number_Clock" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "second.v(10) " "Warning (10268): Verilog HDL information at second.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "second.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/second.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file second.v" { { "Info" "ISGN_ENTITY_NAME" "1 second " "Info: Found entity 1: second" {  } { { "second.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/second.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "minute.v(10) " "Warning (10268): Verilog HDL information at minute.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "minute.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/minute.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file minute.v" { { "Info" "ISGN_ENTITY_NAME" "1 minute " "Info: Found entity 1: minute" {  } { { "minute.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/minute.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hour.v" { { "Info" "ISGN_ENTITY_NAME" "1 hour " "Info: Found entity 1: hour" {  } { { "hour.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/hour.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Number_Clock " "Info: Elaborating entity \"Number_Clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour hour:inst2 " "Info: Elaborating entity \"hour\" for hierarchy \"hour:inst2\"" {  } { { "Number_Clock.bdf" "inst2" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 264 312 432 360 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hour.v(29) " "Warning (10230): Verilog HDL assignment warning at hour.v(29): truncated value with size 32 to match size of target (4)" {  } { { "hour.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/hour.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hour.v(30) " "Warning (10230): Verilog HDL assignment warning at hour.v(30): truncated value with size 32 to match size of target (4)" {  } { { "hour.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/hour.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minute minute:inst1 " "Info: Elaborating entity \"minute\" for hierarchy \"minute:inst1\"" {  } { { "Number_Clock.bdf" "inst1" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 128 312 432 224 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 minute.v(33) " "Warning (10230): Verilog HDL assignment warning at minute.v(33): truncated value with size 32 to match size of target (4)" {  } { { "minute.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/minute.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 minute.v(34) " "Warning (10230): Verilog HDL assignment warning at minute.v(34): truncated value with size 32 to match size of target (4)" {  } { { "minute.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/minute.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second second:inst " "Info: Elaborating entity \"second\" for hierarchy \"second:inst\"" {  } { { "Number_Clock.bdf" "inst" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 0 312 432 96 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HH\[3\] GND " "Warning (13410): Pin \"HH\[3\]\" is stuck at GND" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 304 552 728 320 "HH\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HH\[2\] GND " "Warning (13410): Pin \"HH\[2\]\" is stuck at GND" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 304 552 728 320 "HH\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HH\[1\] GND " "Warning (13410): Pin \"HH\[1\]\" is stuck at GND" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 304 552 728 320 "HH\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HH\[0\] GND " "Warning (13410): Pin \"HH\[0\]\" is stuck at GND" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 304 552 728 320 "HH\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HL\[3\] GND " "Warning (13410): Pin \"HL\[3\]\" is stuck at GND" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 280 552 728 296 "HL\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HL\[2\] GND " "Warning (13410): Pin \"HL\[2\]\" is stuck at GND" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 280 552 728 296 "HL\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HL\[1\] GND " "Warning (13410): Pin \"HL\[1\]\" is stuck at GND" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 280 552 728 296 "HL\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HL\[0\] GND " "Warning (13410): Pin \"HL\[0\]\" is stuck at GND" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 280 552 728 296 "HL\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MH\[3\] GND " "Warning (13410): Pin \"MH\[3\]\" is stuck at GND" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 176 560 736 192 "MH\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MH\[2\] GND " "Warning (13410): Pin \"MH\[2\]\" is stuck at GND" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 176 560 736 192 "MH\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MH\[1\] GND " "Warning (13410): Pin \"MH\[1\]\" is stuck at GND" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 176 560 736 192 "MH\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MH\[0\] GND " "Warning (13410): Pin \"MH\[0\]\" is stuck at GND" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 176 560 736 192 "MH\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ML\[3\] GND " "Warning (13410): Pin \"ML\[3\]\" is stuck at GND" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 152 560 736 168 "ML\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ML\[2\] GND " "Warning (13410): Pin \"ML\[2\]\" is stuck at GND" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 152 560 736 168 "ML\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ML\[1\] GND " "Warning (13410): Pin \"ML\[1\]\" is stuck at GND" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 152 560 736 168 "ML\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ML\[0\] GND " "Warning (13410): Pin \"ML\[0\]\" is stuck at GND" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 152 560 736 168 "ML\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SH\[3\] GND " "Warning (13410): Pin \"SH\[3\]\" is stuck at GND" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 48 552 728 64 "SH\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SH\[2\] GND " "Warning (13410): Pin \"SH\[2\]\" is stuck at GND" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 48 552 728 64 "SH\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SH\[1\] GND " "Warning (13410): Pin \"SH\[1\]\" is stuck at GND" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 48 552 728 64 "SH\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SH\[0\] GND " "Warning (13410): Pin \"SH\[0\]\" is stuck at GND" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 48 552 728 64 "SH\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SL\[3\] GND " "Warning (13410): Pin \"SL\[3\]\" is stuck at GND" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 24 552 728 40 "SL\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SL\[2\] GND " "Warning (13410): Pin \"SL\[2\]\" is stuck at GND" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 24 552 728 40 "SL\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SL\[1\] GND " "Warning (13410): Pin \"SL\[1\]\" is stuck at GND" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 24 552 728 40 "SL\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SL\[0\] GND " "Warning (13410): Pin \"SL\[0\]\" is stuck at GND" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 24 552 728 40 "SL\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 7 " "Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "second:inst\|cnt~18 " "Info: Register \"second:inst\|cnt~18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "second:inst\|cnt~19 " "Info: Register \"second:inst\|cnt~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "second:inst\|cnt~20 " "Info: Register \"second:inst\|cnt~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "second:inst\|cnt~21 " "Info: Register \"second:inst\|cnt~21\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "second:inst\|cnt~22 " "Info: Register \"second:inst\|cnt~22\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "second:inst\|cnt~23 " "Info: Register \"second:inst\|cnt~23\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "second:inst\|cnt~24 " "Info: Register \"second:inst\|cnt~24\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.map.smsg " "Info: Generated suppressed messages file C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "Warning (15610): No output dependent on input pin \"reset\"" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 176 -56 112 192 "reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "Warning (15610): No output dependent on input pin \"start\"" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 304 -56 112 320 "start" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "Warning (15610): No output dependent on input pin \"CLK\"" {  } { { "Number_Clock.bdf" "" { Schematic "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.bdf" { { 24 -56 112 40 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Info: Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 26 12:36:37 2021 " "Info: Processing ended: Fri Nov 26 12:36:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
