time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
9,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]",[None]
9,2 added to ready queue,enqueue,2,,"['1', '2']",[],"[None, None]",[None]
9,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['2'],[],"['1', None]",[None]
9,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']",[None]
11,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '2']",[None]
11,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['1', '2']",[],"[None, None]",[None]
11,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['2'],[],"['1', None]",[None]
11,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']",[None]
12,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,['2'],[],"['1', None]",[None]
12,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']",[None]
13,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],[],"[None, '2']",[None]
13,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '2']",[None]
14,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],[],"['1', None]",[None]
14,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']",[None]
15,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],[],"[None, '2']",[None]
15,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '2']",[None]
16,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],[],"['1', None]",[None]
16,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']",[None]
17,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '2']",[None]
17,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '2']",[None]
18,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],[],"['1', None]",[None]
18,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']",[None]
19,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '2']",[None]
19,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '2']",[None]
20,3 added to ready queue,enqueue,3,,['3'],[],"['1', '2']",[None]
20,1 finished CPU → wait queue,cpu_to_io,1,CPU0,['3'],['1'],"[None, '2']",[None]
20,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '2']",['1'],"[None, None]",[None]
20,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['2'],['1'],"['3', None]",[None]
20,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],['1'],"['3', '2']",[None]
20,1 dispatched to IO0,dispatch_io,1,IO0,[],[],"['3', '2']",['1']
22,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, '2']",['1']
22,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '2']",[],"[None, None]",['1']
22,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['2'],[],"['3', None]",['1']
22,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['3', '2']",['1']
24,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, '2']",['1']
24,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '2']",[],"[None, None]",['1']
24,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['2'],[],"['3', None]",['1']
24,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['3', '2']",['1']
26,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, '2']",['1']
26,2 finished CPU → wait queue,cpu_to_io,2,CPU1,['3'],['2'],"[None, None]",['1']
26,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],['2'],"['3', None]",['1']
28,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,['3'],['2'],"[None, None]",['1']
28,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],['2'],"['3', None]",['1']
29,4 added to ready queue,enqueue,4,,['4'],['2'],"['3', None]",['1']
29,1 finished I/O → ready queue,io_to_ready,1,IO0,"['4', '1']",['2'],"['3', None]",[None]
29,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['1'],['2'],"['3', '4']",[None]
29,2 dispatched to IO0,dispatch_io,2,IO0,['1'],[],"['3', '4']",['2']
30,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['1', '3']",[],"[None, '4']",['2']
30,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['3'],[],"['1', '4']",['2']
31,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['3', '4']",[],"['1', None]",['2']
31,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['4'],[],"['1', '3']",['2']
32,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['4', '1']",[],"[None, '3']",['2']
32,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['1'],[],"['4', '3']",['2']
33,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['1', '3']",[],"['4', None]",['2']
33,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['3'],[],"['4', '1']",['2']
34,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['3', '4']",[],"[None, '1']",['2']
34,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['4'],[],"['3', '1']",['2']
35,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['4', '1']",[],"['3', None]",['2']
35,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['1'],[],"['3', '4']",['2']
36,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['1', '3']",[],"[None, '4']",['2']
36,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['1', '3']",['4'],"[None, None]",['2']
36,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['3'],['4'],"['1', None]",['2']
36,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],['4'],"['1', '3']",['2']
38,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],['4'],"[None, '3']",['2']
38,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['1', '3']",['4'],"[None, None]",['2']
38,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['3'],['4'],"['1', None]",['2']
38,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],['4'],"['1', '3']",['2']
39,1 finished CPU → wait queue,cpu_to_io,1,CPU0,[],"['4', '1']","[None, '3']",['2']
40,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],"['4', '1']","[None, None]",['2']
40,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['4', '1']","['3', None]",['2']
42,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['4', '1']","[None, None]",['2']
42,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['4', '1']","['3', None]",['2']
44,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,['3'],"['4', '1']","[None, None]",['2']
44,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['4', '1']","['3', None]",['2']
46,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['4', '1']","[None, None]",['2']
46,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['4', '1']","['3', None]",['2']
47,5 added to ready queue,enqueue,5,,['5'],"['4', '1']","['3', None]",['2']
47,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['4', '1']","['3', '5']",['2']
48,3 finished all bursts,finished,3,CPU0,[],"['4', '1']","[None, '5']",['2']
49,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['4', '1']","[None, None]",['2']
49,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['4', '1']","['5', None]",['2']
51,6 added to ready queue,enqueue,6,,['6'],"['4', '1']","['5', None]",['2']
51,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['6', '5']","['4', '1']","[None, None]",['2']
51,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['5'],"['4', '1']","['6', None]",['2']
51,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['4', '1']","['6', '5']",['2']
53,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['4', '1']","[None, '5']",['2']
53,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['6', '5']","['4', '1']","[None, None]",['2']
53,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['5'],"['4', '1']","['6', None]",['2']
53,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['4', '1']","['6', '5']",['2']
55,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['4', '1']","[None, '5']",['2']
55,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['6', '5']","['4', '1']","[None, None]",['2']
55,2 finished I/O → ready queue,io_to_ready,2,IO0,"['6', '5', '2']","['4', '1']","[None, None]",[None]
55,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '2']","['4', '1']","['6', None]",[None]
55,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['2'],"['4', '1']","['6', '5']",[None]
55,4 dispatched to IO0,dispatch_io,4,IO0,['2'],['1'],"['6', '5']",['4']
57,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['2', '6']",['1'],"[None, '5']",['4']
57,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['2', '6', '5']",['1'],"[None, None]",['4']
57,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['6', '5']",['1'],"['2', None]",['4']
57,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['5'],['1'],"['2', '6']",['4']
59,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['5', '2']",['1'],"[None, '6']",['4']
59,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['5', '2', '6']",['1'],"[None, None]",['4']
59,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['2', '6']",['1'],"['5', None]",['4']
59,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['6'],['1'],"['5', '2']",['4']
60,5 finished CPU → wait queue,cpu_to_io,5,CPU0,['6'],"['1', '5']","[None, '2']",['4']
60,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['1', '5']","['6', '2']",['4']
61,7 added to ready queue,enqueue,7,,['7'],"['1', '5']","['6', '2']",['4']
61,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['7', '2']","['1', '5']","['6', None]",['4']
61,7 dispatched to CPU1,dispatch_cpu,7,CPU1,['2'],"['1', '5']","['6', '7']",['4']
62,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['2', '6']","['1', '5']","[None, '7']",['4']
62,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['6'],"['1', '5']","['2', '7']",['4']
63,7 finished CPU → wait queue,cpu_to_io,7,CPU1,['6'],"['1', '5', '7']","['2', None]",['4']
63,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['1', '5', '7']","['2', '6']",['4']
64,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['1', '5', '7']","[None, '6']",['4']
64,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['1', '5', '7']","['2', '6']",['4']
65,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,['6'],"['1', '5', '7']","['2', None]",['4']
65,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['1', '5', '7']","['2', '6']",['4']
66,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['1', '5', '7']","[None, '6']",['4']
66,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['1', '5', '7']","['2', '6']",['4']
67,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,['2'],"['1', '5', '7']","[None, '6']",['4']
67,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['2', '6']","['1', '5', '7']","[None, None]",['4']
67,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['6'],"['1', '5', '7']","['2', None]",['4']
67,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['1', '5', '7']","['2', '6']",['4']
68,2 finished CPU → wait queue,cpu_to_io,2,CPU0,[],"['1', '5', '7', '2']","[None, '6']",['4']
69,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,['6'],"['1', '5', '7', '2']","[None, None]",['4']
69,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['1', '5', '7', '2']","['6', None]",['4']
71,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['1', '5', '7', '2']","[None, None]",['4']
71,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['1', '5', '7', '2']","['6', None]",['4']
73,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['1', '5', '7', '2']","[None, None]",['4']
73,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['1', '5', '7', '2']","['6', None]",['4']
75,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,['6'],"['1', '5', '7', '2']","[None, None]",['4']
75,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['1', '5', '7', '2']","['6', None]",['4']
77,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['1', '5', '7', '2']","[None, None]",['4']
77,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['1', '5', '7', '2']","['6', None]",['4']
78,4 finished I/O → ready queue,io_to_ready,4,IO0,['4'],"['1', '5', '7', '2']","['6', None]",[None]
78,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['1', '5', '7', '2']","['6', '4']",[None]
78,1 dispatched to IO0,dispatch_io,1,IO0,[],"['5', '7', '2']","['6', '4']",['1']
79,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['5', '7', '2']","[None, '4']",['1']
79,1 finished I/O → ready queue,io_to_ready,1,IO0,"['6', '1']","['5', '7', '2']","[None, '4']",[None]
79,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['1'],"['5', '7', '2']","['6', '4']",[None]
79,5 dispatched to IO0,dispatch_io,5,IO0,['1'],"['7', '2']","['6', '4']",['5']
80,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '4']","['7', '2']","['6', None]",['5']
80,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['4'],"['7', '2']","['6', '1']",['5']
81,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['4', '6']","['7', '2']","[None, '1']",['5']
81,1 finished all bursts,finished,1,CPU1,"['4', '6']","['7', '2']","[None, None]",['5']
81,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['6'],"['7', '2']","['4', None]",['5']
81,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['7', '2']","['4', '6']",['5']
82,8 added to ready queue,enqueue,8,,['8'],"['7', '2']","['4', '6']",['5']
83,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['8', '4']","['7', '2']","[None, '6']",['5']
83,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '4', '6']","['7', '2']","[None, None]",['5']
83,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '6']","['7', '2']","['8', None]",['5']
83,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['6'],"['7', '2']","['8', '4']",['5']
85,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['6', '8']","['7', '2']","[None, '4']",['5']
85,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['6', '8', '4']","['7', '2']","[None, None]",['5']
85,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['8', '4']","['7', '2']","['6', None]",['5']
85,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['4'],"['7', '2']","['6', '8']",['5']
86,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['4', '6']","['7', '2']","[None, '8']",['5']
86,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['6'],"['7', '2']","['4', '8']",['5']
87,8 finished CPU → wait queue,cpu_to_io,8,CPU1,['6'],"['7', '2', '8']","['4', None]",['5']
87,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['7', '2', '8']","['4', '6']",['5']
88,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['7', '2', '8']","[None, '6']",['5']
88,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['7', '2', '8']","['4', '6']",['5']
89,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,['6'],"['7', '2', '8']","['4', None]",['5']
89,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['7', '2', '8']","['4', '6']",['5']
90,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['7', '2', '8']","[None, '6']",['5']
90,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['7', '2', '8']","['4', '6']",['5']
91,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],"['7', '2', '8']","[None, '6']",['5']
91,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['4', '6']","['7', '2', '8']","[None, None]",['5']
91,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['6'],"['7', '2', '8']","['4', None]",['5']
91,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['7', '2', '8']","['4', '6']",['5']
92,5 finished I/O → ready queue,io_to_ready,5,IO0,['5'],"['7', '2', '8']","['4', '6']",[None]
92,7 dispatched to IO0,dispatch_io,7,IO0,['5'],"['2', '8']","['4', '6']",['7']
93,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['5', '4']","['2', '8']","[None, '6']",['7']
93,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['5', '4', '6']","['2', '8']","[None, None]",['7']
93,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['4', '6']","['2', '8']","['5', None]",['7']
93,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['6'],"['2', '8']","['5', '4']",['7']
95,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['6', '5']","['2', '8']","[None, '4']",['7']
95,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['6', '5', '4']","['2', '8']","[None, None]",['7']
95,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '4']","['2', '8']","['6', None]",['7']
95,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['4'],"['2', '8']","['6', '5']",['7']
97,9 added to ready queue,enqueue,9,,"['4', '9']","['2', '8']","['6', '5']",['7']
97,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['4', '9', '6']","['2', '8']","[None, '5']",['7']
97,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '9', '6', '5']","['2', '8']","[None, None]",['7']
97,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['9', '6', '5']","['2', '8']","['4', None]",['7']
97,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['6', '5']","['2', '8']","['4', '9']",['7']
98,10 added to ready queue,enqueue,10,,"['6', '5', '10']","['2', '8']","['4', '9']",['7']
99,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '5', '10', '4']","['2', '8']","[None, '9']",['7']
99,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['6', '5', '10', '4', '9']","['2', '8']","[None, None]",['7']
99,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '10', '4', '9']","['2', '8']","['6', None]",['7']
99,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['10', '4', '9']","['2', '8']","['6', '5']",['7']
100,11 added to ready queue,enqueue,11,,"['10', '4', '9', '11']","['2', '8']","['6', '5']",['7']
101,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['10', '4', '9', '11', '6']","['2', '8']","[None, '5']",['7']
101,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['10', '4', '9', '11', '6', '5']","['2', '8']","[None, None]",['7']
101,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['4', '9', '11', '6', '5']","['2', '8']","['10', None]",['7']
101,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['9', '11', '6', '5']","['2', '8']","['10', '4']",['7']
103,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['9', '11', '6', '5', '10']","['2', '8']","[None, '4']",['7']
103,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['9', '11', '6', '5', '10', '4']","['2', '8']","[None, None]",['7']
103,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['11', '6', '5', '10', '4']","['2', '8']","['9', None]",['7']
103,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['6', '5', '10', '4']","['2', '8']","['9', '11']",['7']
104,12 added to ready queue,enqueue,12,,"['6', '5', '10', '4', '12']","['2', '8']","['9', '11']",['7']
104,13 added to ready queue,enqueue,13,,"['6', '5', '10', '4', '12', '13']","['2', '8']","['9', '11']",['7']
104,14 added to ready queue,enqueue,14,,"['6', '5', '10', '4', '12', '13', '14']","['2', '8']","['9', '11']",['7']
105,15 added to ready queue,enqueue,15,,"['6', '5', '10', '4', '12', '13', '14', '15']","['2', '8']","['9', '11']",['7']
105,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['6', '5', '10', '4', '12', '13', '14', '15', '9']","['2', '8']","[None, '11']",['7']
105,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['6', '5', '10', '4', '12', '13', '14', '15', '9', '11']","['2', '8']","[None, None]",['7']
105,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '10', '4', '12', '13', '14', '15', '9', '11']","['2', '8']","['6', None]",['7']
105,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['10', '4', '12', '13', '14', '15', '9', '11']","['2', '8']","['6', '5']",['7']
107,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['10', '4', '12', '13', '14', '15', '9', '11', '6']","['2', '8']","[None, '5']",['7']
107,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['10', '4', '12', '13', '14', '15', '9', '11', '6', '5']","['2', '8']","[None, None]",['7']
107,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['4', '12', '13', '14', '15', '9', '11', '6', '5']","['2', '8']","['10', None]",['7']
107,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['12', '13', '14', '15', '9', '11', '6', '5']","['2', '8']","['10', '4']",['7']
109,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['12', '13', '14', '15', '9', '11', '6', '5', '10']","['2', '8']","[None, '4']",['7']
109,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['12', '13', '14', '15', '9', '11', '6', '5', '10']","['2', '8', '4']","[None, None]",['7']
109,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['13', '14', '15', '9', '11', '6', '5', '10']","['2', '8', '4']","['12', None]",['7']
109,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '15', '9', '11', '6', '5', '10']","['2', '8', '4']","['12', '13']",['7']
110,7 finished I/O → ready queue,io_to_ready,7,IO0,"['14', '15', '9', '11', '6', '5', '10', '7']","['2', '8', '4']","['12', '13']",[None]
110,2 dispatched to IO0,dispatch_io,2,IO0,"['14', '15', '9', '11', '6', '5', '10', '7']","['8', '4']","['12', '13']",['2']
111,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['14', '15', '9', '11', '6', '5', '10', '7', '12']","['8', '4']","[None, '13']",['2']
111,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['14', '15', '9', '11', '6', '5', '10', '7', '12', '13']","['8', '4']","[None, None]",['2']
111,2 finished I/O → ready queue,io_to_ready,2,IO0,"['14', '15', '9', '11', '6', '5', '10', '7', '12', '13', '2']","['8', '4']","[None, None]",[None]
111,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['15', '9', '11', '6', '5', '10', '7', '12', '13', '2']","['8', '4']","['14', None]",[None]
111,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['9', '11', '6', '5', '10', '7', '12', '13', '2']","['8', '4']","['14', '15']",[None]
111,8 dispatched to IO0,dispatch_io,8,IO0,"['9', '11', '6', '5', '10', '7', '12', '13', '2']",['4'],"['14', '15']",['8']
113,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['9', '11', '6', '5', '10', '7', '12', '13', '2', '14']",['4'],"[None, '15']",['8']
113,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['9', '11', '6', '5', '10', '7', '12', '13', '2', '14', '15']",['4'],"[None, None]",['8']
113,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['11', '6', '5', '10', '7', '12', '13', '2', '14', '15']",['4'],"['9', None]",['8']
113,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['6', '5', '10', '7', '12', '13', '2', '14', '15']",['4'],"['9', '11']",['8']
115,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['6', '5', '10', '7', '12', '13', '2', '14', '15', '9']",['4'],"[None, '11']",['8']
115,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['6', '5', '10', '7', '12', '13', '2', '14', '15', '9', '11']",['4'],"[None, None]",['8']
115,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '10', '7', '12', '13', '2', '14', '15', '9', '11']",['4'],"['6', None]",['8']
115,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['10', '7', '12', '13', '2', '14', '15', '9', '11']",['4'],"['6', '5']",['8']
117,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['10', '7', '12', '13', '2', '14', '15', '9', '11', '6']",['4'],"[None, '5']",['8']
117,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['10', '7', '12', '13', '2', '14', '15', '9', '11', '6', '5']",['4'],"[None, None]",['8']
117,8 finished I/O → ready queue,io_to_ready,8,IO0,"['10', '7', '12', '13', '2', '14', '15', '9', '11', '6', '5', '8']",['4'],"[None, None]",[None]
117,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['7', '12', '13', '2', '14', '15', '9', '11', '6', '5', '8']",['4'],"['10', None]",[None]
117,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['12', '13', '2', '14', '15', '9', '11', '6', '5', '8']",['4'],"['10', '7']",[None]
117,4 dispatched to IO0,dispatch_io,4,IO0,"['12', '13', '2', '14', '15', '9', '11', '6', '5', '8']",[],"['10', '7']",['4']
119,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['12', '13', '2', '14', '15', '9', '11', '6', '5', '8', '10']",[],"[None, '7']",['4']
119,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['12', '13', '2', '14', '15', '9', '11', '6', '5', '8', '10', '7']",[],"[None, None]",['4']
119,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['13', '2', '14', '15', '9', '11', '6', '5', '8', '10', '7']",[],"['12', None]",['4']
119,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['2', '14', '15', '9', '11', '6', '5', '8', '10', '7']",[],"['12', '13']",['4']
120,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['2', '14', '15', '9', '11', '6', '5', '8', '10', '7']",['12'],"[None, '13']",['4']
120,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['14', '15', '9', '11', '6', '5', '8', '10', '7']",['12'],"['2', '13']",['4']
121,16 added to ready queue,enqueue,16,,"['14', '15', '9', '11', '6', '5', '8', '10', '7', '16']",['12'],"['2', '13']",['4']
121,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['14', '15', '9', '11', '6', '5', '8', '10', '7', '16', '13']",['12'],"['2', None]",['4']
121,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['15', '9', '11', '6', '5', '8', '10', '7', '16', '13']",['12'],"['2', '14']",['4']
122,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['15', '9', '11', '6', '5', '8', '10', '7', '16', '13', '2']",['12'],"[None, '14']",['4']
122,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['9', '11', '6', '5', '8', '10', '7', '16', '13', '2']",['12'],"['15', '14']",['4']
123,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['9', '11', '6', '5', '8', '10', '7', '16', '13', '2', '14']",['12'],"['15', None]",['4']
123,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['11', '6', '5', '8', '10', '7', '16', '13', '2', '14']",['12'],"['15', '9']",['4']
124,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['11', '6', '5', '8', '10', '7', '16', '13', '2', '14', '15']",['12'],"[None, '9']",['4']
124,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['6', '5', '8', '10', '7', '16', '13', '2', '14', '15']",['12'],"['11', '9']",['4']
125,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['6', '5', '8', '10', '7', '16', '13', '2', '14', '15']","['12', '11']","[None, '9']",['4']
125,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['6', '5', '8', '10', '7', '16', '13', '2', '14', '15', '9']","['12', '11']","[None, None]",['4']
125,4 finished I/O → ready queue,io_to_ready,4,IO0,"['6', '5', '8', '10', '7', '16', '13', '2', '14', '15', '9', '4']","['12', '11']","[None, None]",[None]
125,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '8', '10', '7', '16', '13', '2', '14', '15', '9', '4']","['12', '11']","['6', None]",[None]
125,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '10', '7', '16', '13', '2', '14', '15', '9', '4']","['12', '11']","['6', '5']",[None]
125,12 dispatched to IO0,dispatch_io,12,IO0,"['8', '10', '7', '16', '13', '2', '14', '15', '9', '4']",['11'],"['6', '5']",['12']
127,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['8', '10', '7', '16', '13', '2', '14', '15', '9', '4', '6']",['11'],"[None, '5']",['12']
127,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['8', '10', '7', '16', '13', '2', '14', '15', '9', '4', '6', '5']",['11'],"[None, None]",['12']
127,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['10', '7', '16', '13', '2', '14', '15', '9', '4', '6', '5']",['11'],"['8', None]",['12']
127,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['7', '16', '13', '2', '14', '15', '9', '4', '6', '5']",['11'],"['8', '10']",['12']
128,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['7', '16', '13', '2', '14', '15', '9', '4', '6', '5']","['11', '10']","['8', None]",['12']
128,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['16', '13', '2', '14', '15', '9', '4', '6', '5']","['11', '10']","['8', '7']",['12']
129,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['16', '13', '2', '14', '15', '9', '4', '6', '5', '8']","['11', '10']","[None, '7']",['12']
129,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['13', '2', '14', '15', '9', '4', '6', '5', '8']","['11', '10']","['16', '7']",['12']
130,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['13', '2', '14', '15', '9', '4', '6', '5', '8', '7']","['11', '10']","['16', None]",['12']
130,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['2', '14', '15', '9', '4', '6', '5', '8', '7']","['11', '10']","['16', '13']",['12']
131,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['2', '14', '15', '9', '4', '6', '5', '8', '7', '16']","['11', '10']","[None, '13']",['12']
131,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['14', '15', '9', '4', '6', '5', '8', '7', '16']","['11', '10']","['2', '13']",['12']
132,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['14', '15', '9', '4', '6', '5', '8', '7', '16', '13']","['11', '10']","['2', None]",['12']
132,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['15', '9', '4', '6', '5', '8', '7', '16', '13']","['11', '10']","['2', '14']",['12']
133,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['15', '9', '4', '6', '5', '8', '7', '16', '13', '2']","['11', '10']","[None, '14']",['12']
133,12 finished I/O → ready queue,io_to_ready,12,IO0,"['15', '9', '4', '6', '5', '8', '7', '16', '13', '2', '12']","['11', '10']","[None, '14']",[None]
133,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['9', '4', '6', '5', '8', '7', '16', '13', '2', '12']","['11', '10']","['15', '14']",[None]
133,11 dispatched to IO0,dispatch_io,11,IO0,"['9', '4', '6', '5', '8', '7', '16', '13', '2', '12']",['10'],"['15', '14']",['11']
134,17 added to ready queue,enqueue,17,,"['9', '4', '6', '5', '8', '7', '16', '13', '2', '12', '17']",['10'],"['15', '14']",['11']
134,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['9', '4', '6', '5', '8', '7', '16', '13', '2', '12', '17', '14']",['10'],"['15', None]",['11']
134,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['4', '6', '5', '8', '7', '16', '13', '2', '12', '17', '14']",['10'],"['15', '9']",['11']
135,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['4', '6', '5', '8', '7', '16', '13', '2', '12', '17', '14', '15']",['10'],"[None, '9']",['11']
135,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '5', '8', '7', '16', '13', '2', '12', '17', '14', '15']",['10'],"['4', '9']",['11']
136,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['6', '5', '8', '7', '16', '13', '2', '12', '17', '14', '15', '9']",['10'],"['4', None]",['11']
136,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['5', '8', '7', '16', '13', '2', '12', '17', '14', '15', '9']",['10'],"['4', '6']",['11']
137,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['5', '8', '7', '16', '13', '2', '12', '17', '14', '15', '9', '4']",['10'],"[None, '6']",['11']
137,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['8', '7', '16', '13', '2', '12', '17', '14', '15', '9', '4']",['10'],"['5', '6']",['11']
138,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '7', '16', '13', '2', '12', '17', '14', '15', '9', '4', '6']",['10'],"['5', None]",['11']
138,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['7', '16', '13', '2', '12', '17', '14', '15', '9', '4', '6']",['10'],"['5', '8']",['11']
139,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['7', '16', '13', '2', '12', '17', '14', '15', '9', '4', '6', '5']",['10'],"[None, '8']",['11']
139,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['7', '16', '13', '2', '12', '17', '14', '15', '9', '4', '6', '5', '8']",['10'],"[None, None]",['11']
139,11 finished I/O → ready queue,io_to_ready,11,IO0,"['7', '16', '13', '2', '12', '17', '14', '15', '9', '4', '6', '5', '8', '11']",['10'],"[None, None]",[None]
139,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['16', '13', '2', '12', '17', '14', '15', '9', '4', '6', '5', '8', '11']",['10'],"['7', None]",[None]
139,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['13', '2', '12', '17', '14', '15', '9', '4', '6', '5', '8', '11']",['10'],"['7', '16']",[None]
139,10 dispatched to IO0,dispatch_io,10,IO0,"['13', '2', '12', '17', '14', '15', '9', '4', '6', '5', '8', '11']",[],"['7', '16']",['10']
141,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['13', '2', '12', '17', '14', '15', '9', '4', '6', '5', '8', '11', '7']",[],"[None, '16']",['10']
141,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['13', '2', '12', '17', '14', '15', '9', '4', '6', '5', '8', '11', '7', '16']",[],"[None, None]",['10']
141,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['2', '12', '17', '14', '15', '9', '4', '6', '5', '8', '11', '7', '16']",[],"['13', None]",['10']
141,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['12', '17', '14', '15', '9', '4', '6', '5', '8', '11', '7', '16']",[],"['13', '2']",['10']
142,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['12', '17', '14', '15', '9', '4', '6', '5', '8', '11', '7', '16', '13']",[],"[None, '2']",['10']
142,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['17', '14', '15', '9', '4', '6', '5', '8', '11', '7', '16', '13']",[],"['12', '2']",['10']
143,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['17', '14', '15', '9', '4', '6', '5', '8', '11', '7', '16', '13', '2']",[],"['12', None]",['10']
143,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['14', '15', '9', '4', '6', '5', '8', '11', '7', '16', '13', '2']",[],"['12', '17']",['10']
144,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['14', '15', '9', '4', '6', '5', '8', '11', '7', '16', '13', '2', '12']",[],"[None, '17']",['10']
144,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['15', '9', '4', '6', '5', '8', '11', '7', '16', '13', '2', '12']",[],"['14', '17']",['10']
145,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['15', '9', '4', '6', '5', '8', '11', '7', '16', '13', '2', '12', '17']",[],"['14', None]",['10']
145,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['9', '4', '6', '5', '8', '11', '7', '16', '13', '2', '12', '17']",[],"['14', '15']",['10']
146,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['9', '4', '6', '5', '8', '11', '7', '16', '13', '2', '12', '17', '14']",[],"[None, '15']",['10']
146,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['4', '6', '5', '8', '11', '7', '16', '13', '2', '12', '17', '14']",[],"['9', '15']",['10']
147,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['4', '6', '5', '8', '11', '7', '16', '13', '2', '12', '17', '14', '15']",[],"['9', None]",['10']
147,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '5', '8', '11', '7', '16', '13', '2', '12', '17', '14', '15']",[],"['9', '4']",['10']
148,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['6', '5', '8', '11', '7', '16', '13', '2', '12', '17', '14', '15', '9']",[],"[None, '4']",['10']
148,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '8', '11', '7', '16', '13', '2', '12', '17', '14', '15', '9']",[],"['6', '4']",['10']
149,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['5', '8', '11', '7', '16', '13', '2', '12', '17', '14', '15', '9', '4']",[],"['6', None]",['10']
149,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '11', '7', '16', '13', '2', '12', '17', '14', '15', '9', '4']",[],"['6', '5']",['10']
150,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['8', '11', '7', '16', '13', '2', '12', '17', '14', '15', '9', '4', '6']",[],"[None, '5']",['10']
150,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['11', '7', '16', '13', '2', '12', '17', '14', '15', '9', '4', '6']",[],"['8', '5']",['10']
151,18 added to ready queue,enqueue,18,,"['11', '7', '16', '13', '2', '12', '17', '14', '15', '9', '4', '6', '18']",[],"['8', '5']",['10']
151,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['11', '7', '16', '13', '2', '12', '17', '14', '15', '9', '4', '6', '18', '5']",[],"['8', None]",['10']
151,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['7', '16', '13', '2', '12', '17', '14', '15', '9', '4', '6', '18', '5']",[],"['8', '11']",['10']
152,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['7', '16', '13', '2', '12', '17', '14', '15', '9', '4', '6', '18', '5', '8']",[],"[None, '11']",['10']
152,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['16', '13', '2', '12', '17', '14', '15', '9', '4', '6', '18', '5', '8']",[],"['7', '11']",['10']
153,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['16', '13', '2', '12', '17', '14', '15', '9', '4', '6', '18', '5', '8', '7']",[],"[None, '11']",['10']
153,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['16', '13', '2', '12', '17', '14', '15', '9', '4', '6', '18', '5', '8', '7', '11']",[],"[None, None]",['10']
153,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['13', '2', '12', '17', '14', '15', '9', '4', '6', '18', '5', '8', '7', '11']",[],"['16', None]",['10']
153,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['2', '12', '17', '14', '15', '9', '4', '6', '18', '5', '8', '7', '11']",[],"['16', '13']",['10']
155,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['2', '12', '17', '14', '15', '9', '4', '6', '18', '5', '8', '7', '11', '16']",[],"[None, '13']",['10']
155,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['2', '12', '17', '14', '15', '9', '4', '6', '18', '5', '8', '7', '11', '16', '13']",[],"[None, None]",['10']
155,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['12', '17', '14', '15', '9', '4', '6', '18', '5', '8', '7', '11', '16', '13']",[],"['2', None]",['10']
155,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['17', '14', '15', '9', '4', '6', '18', '5', '8', '7', '11', '16', '13']",[],"['2', '12']",['10']
157,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['17', '14', '15', '9', '4', '6', '18', '5', '8', '7', '11', '16', '13', '2']",[],"[None, '12']",['10']
157,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['17', '14', '15', '9', '4', '6', '18', '5', '8', '7', '11', '16', '13', '2', '12']",[],"[None, None]",['10']
157,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['14', '15', '9', '4', '6', '18', '5', '8', '7', '11', '16', '13', '2', '12']",[],"['17', None]",['10']
157,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['15', '9', '4', '6', '18', '5', '8', '7', '11', '16', '13', '2', '12']",[],"['17', '14']",['10']
159,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['15', '9', '4', '6', '18', '5', '8', '7', '11', '16', '13', '2', '12', '17']",[],"[None, '14']",['10']
159,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['15', '9', '4', '6', '18', '5', '8', '7', '11', '16', '13', '2', '12', '17', '14']",[],"[None, None]",['10']
159,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['9', '4', '6', '18', '5', '8', '7', '11', '16', '13', '2', '12', '17', '14']",[],"['15', None]",['10']
159,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['4', '6', '18', '5', '8', '7', '11', '16', '13', '2', '12', '17', '14']",[],"['15', '9']",['10']
161,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['4', '6', '18', '5', '8', '7', '11', '16', '13', '2', '12', '17', '14', '15']",[],"[None, '9']",['10']
161,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['4', '6', '18', '5', '8', '7', '11', '16', '13', '2', '12', '17', '14', '15', '9']",[],"[None, None]",['10']
161,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '18', '5', '8', '7', '11', '16', '13', '2', '12', '17', '14', '15', '9']",[],"['4', None]",['10']
161,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['18', '5', '8', '7', '11', '16', '13', '2', '12', '17', '14', '15', '9']",[],"['4', '6']",['10']
163,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['18', '5', '8', '7', '11', '16', '13', '2', '12', '17', '14', '15', '9', '4']",[],"[None, '6']",['10']
163,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['18', '5', '8', '7', '11', '16', '13', '2', '12', '17', '14', '15', '9', '4', '6']",[],"[None, None]",['10']
163,10 finished I/O → ready queue,io_to_ready,10,IO0,"['18', '5', '8', '7', '11', '16', '13', '2', '12', '17', '14', '15', '9', '4', '6', '10']",[],"[None, None]",[None]
163,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['5', '8', '7', '11', '16', '13', '2', '12', '17', '14', '15', '9', '4', '6', '10']",[],"['18', None]",[None]
163,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '7', '11', '16', '13', '2', '12', '17', '14', '15', '9', '4', '6', '10']",[],"['18', '5']",[None]
164,19 added to ready queue,enqueue,19,,"['8', '7', '11', '16', '13', '2', '12', '17', '14', '15', '9', '4', '6', '10', '19']",[],"['18', '5']",[None]
164,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['8', '7', '11', '16', '13', '2', '12', '17', '14', '15', '9', '4', '6', '10', '19']",['5'],"['18', None]",[None]
164,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['7', '11', '16', '13', '2', '12', '17', '14', '15', '9', '4', '6', '10', '19']",['5'],"['18', '8']",[None]
164,5 dispatched to IO0,dispatch_io,5,IO0,"['7', '11', '16', '13', '2', '12', '17', '14', '15', '9', '4', '6', '10', '19']",[],"['18', '8']",['5']
165,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['7', '11', '16', '13', '2', '12', '17', '14', '15', '9', '4', '6', '10', '19', '18']",[],"[None, '8']",['5']
165,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['11', '16', '13', '2', '12', '17', '14', '15', '9', '4', '6', '10', '19', '18']",[],"['7', '8']",['5']
166,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['11', '16', '13', '2', '12', '17', '14', '15', '9', '4', '6', '10', '19', '18', '8']",[],"['7', None]",['5']
166,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['16', '13', '2', '12', '17', '14', '15', '9', '4', '6', '10', '19', '18', '8']",[],"['7', '11']",['5']
167,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['16', '13', '2', '12', '17', '14', '15', '9', '4', '6', '10', '19', '18', '8', '7']",[],"[None, '11']",['5']
167,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['13', '2', '12', '17', '14', '15', '9', '4', '6', '10', '19', '18', '8', '7']",[],"['16', '11']",['5']
168,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['13', '2', '12', '17', '14', '15', '9', '4', '6', '10', '19', '18', '8', '7', '11']",[],"['16', None]",['5']
168,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['2', '12', '17', '14', '15', '9', '4', '6', '10', '19', '18', '8', '7', '11']",[],"['16', '13']",['5']
169,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['2', '12', '17', '14', '15', '9', '4', '6', '10', '19', '18', '8', '7', '11', '16']",[],"[None, '13']",['5']
169,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['12', '17', '14', '15', '9', '4', '6', '10', '19', '18', '8', '7', '11', '16']",[],"['2', '13']",['5']
170,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['12', '17', '14', '15', '9', '4', '6', '10', '19', '18', '8', '7', '11', '16', '13']",[],"['2', None]",['5']
170,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['17', '14', '15', '9', '4', '6', '10', '19', '18', '8', '7', '11', '16', '13']",[],"['2', '12']",['5']
171,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['17', '14', '15', '9', '4', '6', '10', '19', '18', '8', '7', '11', '16', '13']",['2'],"[None, '12']",['5']
171,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['14', '15', '9', '4', '6', '10', '19', '18', '8', '7', '11', '16', '13']",['2'],"['17', '12']",['5']
172,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['14', '15', '9', '4', '6', '10', '19', '18', '8', '7', '11', '16', '13', '12']",['2'],"['17', None]",['5']
172,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['15', '9', '4', '6', '10', '19', '18', '8', '7', '11', '16', '13', '12']",['2'],"['17', '14']",['5']
173,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['15', '9', '4', '6', '10', '19', '18', '8', '7', '11', '16', '13', '12', '17']",['2'],"[None, '14']",['5']
173,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['9', '4', '6', '10', '19', '18', '8', '7', '11', '16', '13', '12', '17']",['2'],"['15', '14']",['5']
174,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['9', '4', '6', '10', '19', '18', '8', '7', '11', '16', '13', '12', '17', '14']",['2'],"['15', None]",['5']
174,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['4', '6', '10', '19', '18', '8', '7', '11', '16', '13', '12', '17', '14']",['2'],"['15', '9']",['5']
175,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['4', '6', '10', '19', '18', '8', '7', '11', '16', '13', '12', '17', '14', '15']",['2'],"[None, '9']",['5']
175,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '10', '19', '18', '8', '7', '11', '16', '13', '12', '17', '14', '15']",['2'],"['4', '9']",['5']
176,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['6', '10', '19', '18', '8', '7', '11', '16', '13', '12', '17', '14', '15']","['2', '9']","['4', None]",['5']
176,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['10', '19', '18', '8', '7', '11', '16', '13', '12', '17', '14', '15']","['2', '9']","['4', '6']",['5']
177,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['10', '19', '18', '8', '7', '11', '16', '13', '12', '17', '14', '15', '4']","['2', '9']","[None, '6']",['5']
177,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['10', '19', '18', '8', '7', '11', '16', '13', '12', '17', '14', '15', '4']","['2', '9', '6']","[None, None]",['5']
177,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['19', '18', '8', '7', '11', '16', '13', '12', '17', '14', '15', '4']","['2', '9', '6']","['10', None]",['5']
177,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['18', '8', '7', '11', '16', '13', '12', '17', '14', '15', '4']","['2', '9', '6']","['10', '19']",['5']
179,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['18', '8', '7', '11', '16', '13', '12', '17', '14', '15', '4', '10']","['2', '9', '6']","[None, '19']",['5']
179,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['18', '8', '7', '11', '16', '13', '12', '17', '14', '15', '4', '10', '19']","['2', '9', '6']","[None, None]",['5']
179,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['8', '7', '11', '16', '13', '12', '17', '14', '15', '4', '10', '19']","['2', '9', '6']","['18', None]",['5']
179,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['7', '11', '16', '13', '12', '17', '14', '15', '4', '10', '19']","['2', '9', '6']","['18', '8']",['5']
180,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['7', '11', '16', '13', '12', '17', '14', '15', '4', '10', '19']","['2', '9', '6', '8']","['18', None]",['5']
180,5 finished I/O → ready queue,io_to_ready,5,IO0,"['7', '11', '16', '13', '12', '17', '14', '15', '4', '10', '19', '5']","['2', '9', '6', '8']","['18', None]",[None]
180,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['11', '16', '13', '12', '17', '14', '15', '4', '10', '19', '5']","['2', '9', '6', '8']","['18', '7']",[None]
180,2 dispatched to IO0,dispatch_io,2,IO0,"['11', '16', '13', '12', '17', '14', '15', '4', '10', '19', '5']","['9', '6', '8']","['18', '7']",['2']
181,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['11', '16', '13', '12', '17', '14', '15', '4', '10', '19', '5', '18']","['9', '6', '8']","[None, '7']",['2']
181,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['16', '13', '12', '17', '14', '15', '4', '10', '19', '5', '18']","['9', '6', '8']","['11', '7']",['2']
182,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['16', '13', '12', '17', '14', '15', '4', '10', '19', '5', '18', '7']","['9', '6', '8']","['11', None]",['2']
182,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['13', '12', '17', '14', '15', '4', '10', '19', '5', '18', '7']","['9', '6', '8']","['11', '16']",['2']
183,20 added to ready queue,enqueue,20,,"['13', '12', '17', '14', '15', '4', '10', '19', '5', '18', '7', '20']","['9', '6', '8']","['11', '16']",['2']
183,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['13', '12', '17', '14', '15', '4', '10', '19', '5', '18', '7', '20', '11']","['9', '6', '8']","[None, '16']",['2']
183,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['12', '17', '14', '15', '4', '10', '19', '5', '18', '7', '20', '11']","['9', '6', '8']","['13', '16']",['2']
184,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['12', '17', '14', '15', '4', '10', '19', '5', '18', '7', '20', '11', '16']","['9', '6', '8']","['13', None]",['2']
184,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['17', '14', '15', '4', '10', '19', '5', '18', '7', '20', '11', '16']","['9', '6', '8']","['13', '12']",['2']
185,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['17', '14', '15', '4', '10', '19', '5', '18', '7', '20', '11', '16', '13']","['9', '6', '8']","[None, '12']",['2']
185,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['14', '15', '4', '10', '19', '5', '18', '7', '20', '11', '16', '13']","['9', '6', '8']","['17', '12']",['2']
186,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['14', '15', '4', '10', '19', '5', '18', '7', '20', '11', '16', '13', '12']","['9', '6', '8']","['17', None]",['2']
186,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['15', '4', '10', '19', '5', '18', '7', '20', '11', '16', '13', '12']","['9', '6', '8']","['17', '14']",['2']
187,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['15', '4', '10', '19', '5', '18', '7', '20', '11', '16', '13', '12', '17']","['9', '6', '8']","[None, '14']",['2']
187,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['4', '10', '19', '5', '18', '7', '20', '11', '16', '13', '12', '17']","['9', '6', '8']","['15', '14']",['2']
188,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['4', '10', '19', '5', '18', '7', '20', '11', '16', '13', '12', '17', '14']","['9', '6', '8']","['15', None]",['2']
188,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['10', '19', '5', '18', '7', '20', '11', '16', '13', '12', '17', '14']","['9', '6', '8']","['15', '4']",['2']
189,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['10', '19', '5', '18', '7', '20', '11', '16', '13', '12', '17', '14', '15']","['9', '6', '8']","[None, '4']",['2']
189,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['19', '5', '18', '7', '20', '11', '16', '13', '12', '17', '14', '15']","['9', '6', '8']","['10', '4']",['2']
190,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['19', '5', '18', '7', '20', '11', '16', '13', '12', '17', '14', '15']","['9', '6', '8', '4']","['10', None]",['2']
190,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['5', '18', '7', '20', '11', '16', '13', '12', '17', '14', '15']","['9', '6', '8', '4']","['10', '19']",['2']
191,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['5', '18', '7', '20', '11', '16', '13', '12', '17', '14', '15', '10']","['9', '6', '8', '4']","[None, '19']",['2']
191,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['18', '7', '20', '11', '16', '13', '12', '17', '14', '15', '10']","['9', '6', '8', '4']","['5', '19']",['2']
192,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['18', '7', '20', '11', '16', '13', '12', '17', '14', '15', '10', '19']","['9', '6', '8', '4']","['5', None]",['2']
192,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['7', '20', '11', '16', '13', '12', '17', '14', '15', '10', '19']","['9', '6', '8', '4']","['5', '18']",['2']
193,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['7', '20', '11', '16', '13', '12', '17', '14', '15', '10', '19', '5']","['9', '6', '8', '4']","[None, '18']",['2']
193,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['20', '11', '16', '13', '12', '17', '14', '15', '10', '19', '5']","['9', '6', '8', '4']","['7', '18']",['2']
194,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['20', '11', '16', '13', '12', '17', '14', '15', '10', '19', '5', '18']","['9', '6', '8', '4']","['7', None]",['2']
194,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['11', '16', '13', '12', '17', '14', '15', '10', '19', '5', '18']","['9', '6', '8', '4']","['7', '20']",['2']
195,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['11', '16', '13', '12', '17', '14', '15', '10', '19', '5', '18', '7']","['9', '6', '8', '4']","[None, '20']",['2']
195,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['16', '13', '12', '17', '14', '15', '10', '19', '5', '18', '7']","['9', '6', '8', '4']","['11', '20']",['2']
196,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['16', '13', '12', '17', '14', '15', '10', '19', '5', '18', '7', '20']","['9', '6', '8', '4']","['11', None]",['2']
196,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['13', '12', '17', '14', '15', '10', '19', '5', '18', '7', '20']","['9', '6', '8', '4']","['11', '16']",['2']
197,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['13', '12', '17', '14', '15', '10', '19', '5', '18', '7', '20', '11']","['9', '6', '8', '4']","[None, '16']",['2']
197,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['12', '17', '14', '15', '10', '19', '5', '18', '7', '20', '11']","['9', '6', '8', '4']","['13', '16']",['2']
198,21 added to ready queue,enqueue,21,,"['12', '17', '14', '15', '10', '19', '5', '18', '7', '20', '11', '21']","['9', '6', '8', '4']","['13', '16']",['2']
198,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['12', '17', '14', '15', '10', '19', '5', '18', '7', '20', '11', '21', '16']","['9', '6', '8', '4']","['13', None]",['2']
198,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['17', '14', '15', '10', '19', '5', '18', '7', '20', '11', '21', '16']","['9', '6', '8', '4']","['13', '12']",['2']
199,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['17', '14', '15', '10', '19', '5', '18', '7', '20', '11', '21', '16', '13']","['9', '6', '8', '4']","[None, '12']",['2']
199,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['14', '15', '10', '19', '5', '18', '7', '20', '11', '21', '16', '13']","['9', '6', '8', '4']","['17', '12']",['2']
200,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['14', '15', '10', '19', '5', '18', '7', '20', '11', '21', '16', '13', '12']","['9', '6', '8', '4']","['17', None]",['2']
200,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['15', '10', '19', '5', '18', '7', '20', '11', '21', '16', '13', '12']","['9', '6', '8', '4']","['17', '14']",['2']
201,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['15', '10', '19', '5', '18', '7', '20', '11', '21', '16', '13', '12', '17']","['9', '6', '8', '4']","[None, '14']",['2']
201,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['10', '19', '5', '18', '7', '20', '11', '21', '16', '13', '12', '17']","['9', '6', '8', '4']","['15', '14']",['2']
202,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['10', '19', '5', '18', '7', '20', '11', '21', '16', '13', '12', '17', '14']","['9', '6', '8', '4']","['15', None]",['2']
202,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['19', '5', '18', '7', '20', '11', '21', '16', '13', '12', '17', '14']","['9', '6', '8', '4']","['15', '10']",['2']
203,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['19', '5', '18', '7', '20', '11', '21', '16', '13', '12', '17', '14', '15']","['9', '6', '8', '4']","[None, '10']",['2']
203,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['5', '18', '7', '20', '11', '21', '16', '13', '12', '17', '14', '15']","['9', '6', '8', '4']","['19', '10']",['2']
204,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['5', '18', '7', '20', '11', '21', '16', '13', '12', '17', '14', '15', '19']","['9', '6', '8', '4']","[None, '10']",['2']
204,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['5', '18', '7', '20', '11', '21', '16', '13', '12', '17', '14', '15', '19', '10']","['9', '6', '8', '4']","[None, None]",['2']
204,2 finished I/O → ready queue,io_to_ready,2,IO0,"['5', '18', '7', '20', '11', '21', '16', '13', '12', '17', '14', '15', '19', '10', '2']","['9', '6', '8', '4']","[None, None]",[None]
204,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['18', '7', '20', '11', '21', '16', '13', '12', '17', '14', '15', '19', '10', '2']","['9', '6', '8', '4']","['5', None]",[None]
204,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['7', '20', '11', '21', '16', '13', '12', '17', '14', '15', '19', '10', '2']","['9', '6', '8', '4']","['5', '18']",[None]
204,9 dispatched to IO0,dispatch_io,9,IO0,"['7', '20', '11', '21', '16', '13', '12', '17', '14', '15', '19', '10', '2']","['6', '8', '4']","['5', '18']",['9']
206,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['7', '20', '11', '21', '16', '13', '12', '17', '14', '15', '19', '10', '2', '5']","['6', '8', '4']","[None, '18']",['9']
206,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['7', '20', '11', '21', '16', '13', '12', '17', '14', '15', '19', '10', '2', '5', '18']","['6', '8', '4']","[None, None]",['9']
206,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['20', '11', '21', '16', '13', '12', '17', '14', '15', '19', '10', '2', '5', '18']","['6', '8', '4']","['7', None]",['9']
206,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['11', '21', '16', '13', '12', '17', '14', '15', '19', '10', '2', '5', '18']","['6', '8', '4']","['7', '20']",['9']
208,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['11', '21', '16', '13', '12', '17', '14', '15', '19', '10', '2', '5', '18', '7']","['6', '8', '4']","[None, '20']",['9']
208,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['11', '21', '16', '13', '12', '17', '14', '15', '19', '10', '2', '5', '18', '7', '20']","['6', '8', '4']","[None, None]",['9']
208,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['21', '16', '13', '12', '17', '14', '15', '19', '10', '2', '5', '18', '7', '20']","['6', '8', '4']","['11', None]",['9']
208,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['16', '13', '12', '17', '14', '15', '19', '10', '2', '5', '18', '7', '20']","['6', '8', '4']","['11', '21']",['9']
210,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['16', '13', '12', '17', '14', '15', '19', '10', '2', '5', '18', '7', '20', '11']","['6', '8', '4']","[None, '21']",['9']
210,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['16', '13', '12', '17', '14', '15', '19', '10', '2', '5', '18', '7', '20', '11', '21']","['6', '8', '4']","[None, None]",['9']
210,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['13', '12', '17', '14', '15', '19', '10', '2', '5', '18', '7', '20', '11', '21']","['6', '8', '4']","['16', None]",['9']
210,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['12', '17', '14', '15', '19', '10', '2', '5', '18', '7', '20', '11', '21']","['6', '8', '4']","['16', '13']",['9']
212,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['12', '17', '14', '15', '19', '10', '2', '5', '18', '7', '20', '11', '21', '16']","['6', '8', '4']","[None, '13']",['9']
212,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['12', '17', '14', '15', '19', '10', '2', '5', '18', '7', '20', '11', '21', '16', '13']","['6', '8', '4']","[None, None]",['9']
212,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['17', '14', '15', '19', '10', '2', '5', '18', '7', '20', '11', '21', '16', '13']","['6', '8', '4']","['12', None]",['9']
212,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['14', '15', '19', '10', '2', '5', '18', '7', '20', '11', '21', '16', '13']","['6', '8', '4']","['12', '17']",['9']
214,22 added to ready queue,enqueue,22,,"['14', '15', '19', '10', '2', '5', '18', '7', '20', '11', '21', '16', '13', '22']","['6', '8', '4']","['12', '17']",['9']
214,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['14', '15', '19', '10', '2', '5', '18', '7', '20', '11', '21', '16', '13', '22', '12']","['6', '8', '4']","[None, '17']",['9']
214,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['14', '15', '19', '10', '2', '5', '18', '7', '20', '11', '21', '16', '13', '22', '12', '17']","['6', '8', '4']","[None, None]",['9']
214,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['15', '19', '10', '2', '5', '18', '7', '20', '11', '21', '16', '13', '22', '12', '17']","['6', '8', '4']","['14', None]",['9']
214,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['19', '10', '2', '5', '18', '7', '20', '11', '21', '16', '13', '22', '12', '17']","['6', '8', '4']","['14', '15']",['9']
215,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['19', '10', '2', '5', '18', '7', '20', '11', '21', '16', '13', '22', '12', '17']","['6', '8', '4', '15']","['14', None]",['9']
215,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['10', '2', '5', '18', '7', '20', '11', '21', '16', '13', '22', '12', '17']","['6', '8', '4', '15']","['14', '19']",['9']
216,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['10', '2', '5', '18', '7', '20', '11', '21', '16', '13', '22', '12', '17', '14']","['6', '8', '4', '15']","[None, '19']",['9']
216,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['2', '5', '18', '7', '20', '11', '21', '16', '13', '22', '12', '17', '14']","['6', '8', '4', '15']","['10', '19']",['9']
217,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['2', '5', '18', '7', '20', '11', '21', '16', '13', '22', '12', '17', '14', '19']","['6', '8', '4', '15']","['10', None]",['9']
217,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['5', '18', '7', '20', '11', '21', '16', '13', '22', '12', '17', '14', '19']","['6', '8', '4', '15']","['10', '2']",['9']
218,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['5', '18', '7', '20', '11', '21', '16', '13', '22', '12', '17', '14', '19', '10']","['6', '8', '4', '15']","[None, '2']",['9']
218,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['18', '7', '20', '11', '21', '16', '13', '22', '12', '17', '14', '19', '10']","['6', '8', '4', '15']","['5', '2']",['9']
219,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['18', '7', '20', '11', '21', '16', '13', '22', '12', '17', '14', '19', '10', '2']","['6', '8', '4', '15']","['5', None]",['9']
219,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['7', '20', '11', '21', '16', '13', '22', '12', '17', '14', '19', '10', '2']","['6', '8', '4', '15']","['5', '18']",['9']
220,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['7', '20', '11', '21', '16', '13', '22', '12', '17', '14', '19', '10', '2', '5']","['6', '8', '4', '15']","[None, '18']",['9']
220,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['7', '20', '11', '21', '16', '13', '22', '12', '17', '14', '19', '10', '2', '5', '18']","['6', '8', '4', '15']","[None, None]",['9']
220,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['20', '11', '21', '16', '13', '22', '12', '17', '14', '19', '10', '2', '5', '18']","['6', '8', '4', '15']","['7', None]",['9']
220,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['11', '21', '16', '13', '22', '12', '17', '14', '19', '10', '2', '5', '18']","['6', '8', '4', '15']","['7', '20']",['9']
221,7 finished all bursts,finished,7,CPU0,"['11', '21', '16', '13', '22', '12', '17', '14', '19', '10', '2', '5', '18']","['6', '8', '4', '15']","[None, '20']",['9']
221,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['21', '16', '13', '22', '12', '17', '14', '19', '10', '2', '5', '18']","['6', '8', '4', '15']","['11', '20']",['9']
222,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['21', '16', '13', '22', '12', '17', '14', '19', '10', '2', '5', '18', '20']","['6', '8', '4', '15']","['11', None]",['9']
222,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['16', '13', '22', '12', '17', '14', '19', '10', '2', '5', '18', '20']","['6', '8', '4', '15']","['11', '21']",['9']
223,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['16', '13', '22', '12', '17', '14', '19', '10', '2', '5', '18', '20', '11']","['6', '8', '4', '15']","[None, '21']",['9']
223,9 finished I/O → ready queue,io_to_ready,9,IO0,"['16', '13', '22', '12', '17', '14', '19', '10', '2', '5', '18', '20', '11', '9']","['6', '8', '4', '15']","[None, '21']",[None]
223,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['13', '22', '12', '17', '14', '19', '10', '2', '5', '18', '20', '11', '9']","['6', '8', '4', '15']","['16', '21']",[None]
223,6 dispatched to IO0,dispatch_io,6,IO0,"['13', '22', '12', '17', '14', '19', '10', '2', '5', '18', '20', '11', '9']","['8', '4', '15']","['16', '21']",['6']
224,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['13', '22', '12', '17', '14', '19', '10', '2', '5', '18', '20', '11', '9', '21']","['8', '4', '15']","['16', None]",['6']
224,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['22', '12', '17', '14', '19', '10', '2', '5', '18', '20', '11', '9', '21']","['8', '4', '15']","['16', '13']",['6']
225,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['22', '12', '17', '14', '19', '10', '2', '5', '18', '20', '11', '9', '21', '16']","['8', '4', '15']","[None, '13']",['6']
225,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['22', '12', '17', '14', '19', '10', '2', '5', '18', '20', '11', '9', '21', '16', '13']","['8', '4', '15']","[None, None]",['6']
225,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['12', '17', '14', '19', '10', '2', '5', '18', '20', '11', '9', '21', '16', '13']","['8', '4', '15']","['22', None]",['6']
225,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['17', '14', '19', '10', '2', '5', '18', '20', '11', '9', '21', '16', '13']","['8', '4', '15']","['22', '12']",['6']
226,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['17', '14', '19', '10', '2', '5', '18', '20', '11', '9', '21', '16', '13', '12']","['8', '4', '15']","['22', None]",['6']
226,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['14', '19', '10', '2', '5', '18', '20', '11', '9', '21', '16', '13', '12']","['8', '4', '15']","['22', '17']",['6']
227,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['14', '19', '10', '2', '5', '18', '20', '11', '9', '21', '16', '13', '12', '22']","['8', '4', '15']","[None, '17']",['6']
227,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['19', '10', '2', '5', '18', '20', '11', '9', '21', '16', '13', '12', '22']","['8', '4', '15']","['14', '17']",['6']
228,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['19', '10', '2', '5', '18', '20', '11', '9', '21', '16', '13', '12', '22']","['8', '4', '15', '17']","['14', None]",['6']
228,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['10', '2', '5', '18', '20', '11', '9', '21', '16', '13', '12', '22']","['8', '4', '15', '17']","['14', '19']",['6']
229,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['10', '2', '5', '18', '20', '11', '9', '21', '16', '13', '12', '22', '14']","['8', '4', '15', '17']","[None, '19']",['6']
229,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['2', '5', '18', '20', '11', '9', '21', '16', '13', '12', '22', '14']","['8', '4', '15', '17']","['10', '19']",['6']
230,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['2', '5', '18', '20', '11', '9', '21', '16', '13', '12', '22', '14', '19']","['8', '4', '15', '17']","['10', None]",['6']
230,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['5', '18', '20', '11', '9', '21', '16', '13', '12', '22', '14', '19']","['8', '4', '15', '17']","['10', '2']",['6']
231,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['5', '18', '20', '11', '9', '21', '16', '13', '12', '22', '14', '19', '10']","['8', '4', '15', '17']","[None, '2']",['6']
231,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['18', '20', '11', '9', '21', '16', '13', '12', '22', '14', '19', '10']","['8', '4', '15', '17']","['5', '2']",['6']
232,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['18', '20', '11', '9', '21', '16', '13', '12', '22', '14', '19', '10', '2']","['8', '4', '15', '17']","['5', None]",['6']
232,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['20', '11', '9', '21', '16', '13', '12', '22', '14', '19', '10', '2']","['8', '4', '15', '17']","['5', '18']",['6']
233,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['20', '11', '9', '21', '16', '13', '12', '22', '14', '19', '10', '2', '5']","['8', '4', '15', '17']","[None, '18']",['6']
233,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['11', '9', '21', '16', '13', '12', '22', '14', '19', '10', '2', '5']","['8', '4', '15', '17']","['20', '18']",['6']
234,23 added to ready queue,enqueue,23,,"['11', '9', '21', '16', '13', '12', '22', '14', '19', '10', '2', '5', '23']","['8', '4', '15', '17']","['20', '18']",['6']
234,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['11', '9', '21', '16', '13', '12', '22', '14', '19', '10', '2', '5', '23', '18']","['8', '4', '15', '17']","['20', None]",['6']
234,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['9', '21', '16', '13', '12', '22', '14', '19', '10', '2', '5', '23', '18']","['8', '4', '15', '17']","['20', '11']",['6']
235,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['9', '21', '16', '13', '12', '22', '14', '19', '10', '2', '5', '23', '18', '20']","['8', '4', '15', '17']","[None, '11']",['6']
235,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['21', '16', '13', '12', '22', '14', '19', '10', '2', '5', '23', '18', '20']","['8', '4', '15', '17']","['9', '11']",['6']
236,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['21', '16', '13', '12', '22', '14', '19', '10', '2', '5', '23', '18', '20', '11']","['8', '4', '15', '17']","['9', None]",['6']
236,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['16', '13', '12', '22', '14', '19', '10', '2', '5', '23', '18', '20', '11']","['8', '4', '15', '17']","['9', '21']",['6']
237,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['16', '13', '12', '22', '14', '19', '10', '2', '5', '23', '18', '20', '11', '9']","['8', '4', '15', '17']","[None, '21']",['6']
237,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['16', '13', '12', '22', '14', '19', '10', '2', '5', '23', '18', '20', '11', '9']","['8', '4', '15', '17', '21']","[None, None]",['6']
237,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['13', '12', '22', '14', '19', '10', '2', '5', '23', '18', '20', '11', '9']","['8', '4', '15', '17', '21']","['16', None]",['6']
237,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['12', '22', '14', '19', '10', '2', '5', '23', '18', '20', '11', '9']","['8', '4', '15', '17', '21']","['16', '13']",['6']
239,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['12', '22', '14', '19', '10', '2', '5', '23', '18', '20', '11', '9', '16']","['8', '4', '15', '17', '21']","[None, '13']",['6']
239,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['12', '22', '14', '19', '10', '2', '5', '23', '18', '20', '11', '9', '16', '13']","['8', '4', '15', '17', '21']","[None, None]",['6']
239,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['22', '14', '19', '10', '2', '5', '23', '18', '20', '11', '9', '16', '13']","['8', '4', '15', '17', '21']","['12', None]",['6']
239,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['14', '19', '10', '2', '5', '23', '18', '20', '11', '9', '16', '13']","['8', '4', '15', '17', '21']","['12', '22']",['6']
241,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['14', '19', '10', '2', '5', '23', '18', '20', '11', '9', '16', '13', '12']","['8', '4', '15', '17', '21']","[None, '22']",['6']
241,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['14', '19', '10', '2', '5', '23', '18', '20', '11', '9', '16', '13', '12']","['8', '4', '15', '17', '21', '22']","[None, None]",['6']
241,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['19', '10', '2', '5', '23', '18', '20', '11', '9', '16', '13', '12']","['8', '4', '15', '17', '21', '22']","['14', None]",['6']
241,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['10', '2', '5', '23', '18', '20', '11', '9', '16', '13', '12']","['8', '4', '15', '17', '21', '22']","['14', '19']",['6']
243,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['10', '2', '5', '23', '18', '20', '11', '9', '16', '13', '12', '14']","['8', '4', '15', '17', '21', '22']","[None, '19']",['6']
243,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['10', '2', '5', '23', '18', '20', '11', '9', '16', '13', '12', '14', '19']","['8', '4', '15', '17', '21', '22']","[None, None]",['6']
243,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['2', '5', '23', '18', '20', '11', '9', '16', '13', '12', '14', '19']","['8', '4', '15', '17', '21', '22']","['10', None]",['6']
243,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['5', '23', '18', '20', '11', '9', '16', '13', '12', '14', '19']","['8', '4', '15', '17', '21', '22']","['10', '2']",['6']
245,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['5', '23', '18', '20', '11', '9', '16', '13', '12', '14', '19', '10']","['8', '4', '15', '17', '21', '22']","[None, '2']",['6']
245,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['5', '23', '18', '20', '11', '9', '16', '13', '12', '14', '19', '10', '2']","['8', '4', '15', '17', '21', '22']","[None, None]",['6']
245,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['23', '18', '20', '11', '9', '16', '13', '12', '14', '19', '10', '2']","['8', '4', '15', '17', '21', '22']","['5', None]",['6']
245,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['18', '20', '11', '9', '16', '13', '12', '14', '19', '10', '2']","['8', '4', '15', '17', '21', '22']","['5', '23']",['6']
247,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['18', '20', '11', '9', '16', '13', '12', '14', '19', '10', '2', '5']","['8', '4', '15', '17', '21', '22']","[None, '23']",['6']
247,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['18', '20', '11', '9', '16', '13', '12', '14', '19', '10', '2', '5', '23']","['8', '4', '15', '17', '21', '22']","[None, None]",['6']
247,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['20', '11', '9', '16', '13', '12', '14', '19', '10', '2', '5', '23']","['8', '4', '15', '17', '21', '22']","['18', None]",['6']
247,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['11', '9', '16', '13', '12', '14', '19', '10', '2', '5', '23']","['8', '4', '15', '17', '21', '22']","['18', '20']",['6']
249,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['11', '9', '16', '13', '12', '14', '19', '10', '2', '5', '23', '18']","['8', '4', '15', '17', '21', '22']","[None, '20']",['6']
249,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['11', '9', '16', '13', '12', '14', '19', '10', '2', '5', '23', '18', '20']","['8', '4', '15', '17', '21', '22']","[None, None]",['6']
249,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['9', '16', '13', '12', '14', '19', '10', '2', '5', '23', '18', '20']","['8', '4', '15', '17', '21', '22']","['11', None]",['6']
249,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['16', '13', '12', '14', '19', '10', '2', '5', '23', '18', '20']","['8', '4', '15', '17', '21', '22']","['11', '9']",['6']
251,24 added to ready queue,enqueue,24,,"['16', '13', '12', '14', '19', '10', '2', '5', '23', '18', '20', '24']","['8', '4', '15', '17', '21', '22']","['11', '9']",['6']
251,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['16', '13', '12', '14', '19', '10', '2', '5', '23', '18', '20', '24', '11']","['8', '4', '15', '17', '21', '22']","[None, '9']",['6']
251,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['16', '13', '12', '14', '19', '10', '2', '5', '23', '18', '20', '24', '11', '9']","['8', '4', '15', '17', '21', '22']","[None, None]",['6']
251,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['13', '12', '14', '19', '10', '2', '5', '23', '18', '20', '24', '11', '9']","['8', '4', '15', '17', '21', '22']","['16', None]",['6']
251,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['12', '14', '19', '10', '2', '5', '23', '18', '20', '24', '11', '9']","['8', '4', '15', '17', '21', '22']","['16', '13']",['6']
253,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['12', '14', '19', '10', '2', '5', '23', '18', '20', '24', '11', '9', '16']","['8', '4', '15', '17', '21', '22']","[None, '13']",['6']
253,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['12', '14', '19', '10', '2', '5', '23', '18', '20', '24', '11', '9', '16', '13']","['8', '4', '15', '17', '21', '22']","[None, None]",['6']
253,6 finished I/O → ready queue,io_to_ready,6,IO0,"['12', '14', '19', '10', '2', '5', '23', '18', '20', '24', '11', '9', '16', '13', '6']","['8', '4', '15', '17', '21', '22']","[None, None]",[None]
253,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['14', '19', '10', '2', '5', '23', '18', '20', '24', '11', '9', '16', '13', '6']","['8', '4', '15', '17', '21', '22']","['12', None]",[None]
253,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['19', '10', '2', '5', '23', '18', '20', '24', '11', '9', '16', '13', '6']","['8', '4', '15', '17', '21', '22']","['12', '14']",[None]
253,8 dispatched to IO0,dispatch_io,8,IO0,"['19', '10', '2', '5', '23', '18', '20', '24', '11', '9', '16', '13', '6']","['4', '15', '17', '21', '22']","['12', '14']",['8']
255,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['19', '10', '2', '5', '23', '18', '20', '24', '11', '9', '16', '13', '6', '12']","['4', '15', '17', '21', '22']","[None, '14']",['8']
255,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['19', '10', '2', '5', '23', '18', '20', '24', '11', '9', '16', '13', '6', '12', '14']","['4', '15', '17', '21', '22']","[None, None]",['8']
255,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['10', '2', '5', '23', '18', '20', '24', '11', '9', '16', '13', '6', '12', '14']","['4', '15', '17', '21', '22']","['19', None]",['8']
255,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['2', '5', '23', '18', '20', '24', '11', '9', '16', '13', '6', '12', '14']","['4', '15', '17', '21', '22']","['19', '10']",['8']
257,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['2', '5', '23', '18', '20', '24', '11', '9', '16', '13', '6', '12', '14', '19']","['4', '15', '17', '21', '22']","[None, '10']",['8']
257,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['2', '5', '23', '18', '20', '24', '11', '9', '16', '13', '6', '12', '14', '19', '10']","['4', '15', '17', '21', '22']","[None, None]",['8']
257,8 finished I/O → ready queue,io_to_ready,8,IO0,"['2', '5', '23', '18', '20', '24', '11', '9', '16', '13', '6', '12', '14', '19', '10', '8']","['4', '15', '17', '21', '22']","[None, None]",[None]
257,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '23', '18', '20', '24', '11', '9', '16', '13', '6', '12', '14', '19', '10', '8']","['4', '15', '17', '21', '22']","['2', None]",[None]
257,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['23', '18', '20', '24', '11', '9', '16', '13', '6', '12', '14', '19', '10', '8']","['4', '15', '17', '21', '22']","['2', '5']",[None]
257,4 dispatched to IO0,dispatch_io,4,IO0,"['23', '18', '20', '24', '11', '9', '16', '13', '6', '12', '14', '19', '10', '8']","['15', '17', '21', '22']","['2', '5']",['4']
259,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['23', '18', '20', '24', '11', '9', '16', '13', '6', '12', '14', '19', '10', '8', '2']","['15', '17', '21', '22']","[None, '5']",['4']
259,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['23', '18', '20', '24', '11', '9', '16', '13', '6', '12', '14', '19', '10', '8', '2', '5']","['15', '17', '21', '22']","[None, None]",['4']
259,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['18', '20', '24', '11', '9', '16', '13', '6', '12', '14', '19', '10', '8', '2', '5']","['15', '17', '21', '22']","['23', None]",['4']
259,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['20', '24', '11', '9', '16', '13', '6', '12', '14', '19', '10', '8', '2', '5']","['15', '17', '21', '22']","['23', '18']",['4']
261,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['20', '24', '11', '9', '16', '13', '6', '12', '14', '19', '10', '8', '2', '5', '23']","['15', '17', '21', '22']","[None, '18']",['4']
261,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['20', '24', '11', '9', '16', '13', '6', '12', '14', '19', '10', '8', '2', '5', '23', '18']","['15', '17', '21', '22']","[None, None]",['4']
261,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['24', '11', '9', '16', '13', '6', '12', '14', '19', '10', '8', '2', '5', '23', '18']","['15', '17', '21', '22']","['20', None]",['4']
261,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['11', '9', '16', '13', '6', '12', '14', '19', '10', '8', '2', '5', '23', '18']","['15', '17', '21', '22']","['20', '24']",['4']
263,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['11', '9', '16', '13', '6', '12', '14', '19', '10', '8', '2', '5', '23', '18', '20']","['15', '17', '21', '22']","[None, '24']",['4']
263,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['11', '9', '16', '13', '6', '12', '14', '19', '10', '8', '2', '5', '23', '18', '20', '24']","['15', '17', '21', '22']","[None, None]",['4']
263,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['9', '16', '13', '6', '12', '14', '19', '10', '8', '2', '5', '23', '18', '20', '24']","['15', '17', '21', '22']","['11', None]",['4']
263,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['16', '13', '6', '12', '14', '19', '10', '8', '2', '5', '23', '18', '20', '24']","['15', '17', '21', '22']","['11', '9']",['4']
265,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['16', '13', '6', '12', '14', '19', '10', '8', '2', '5', '23', '18', '20', '24', '11']","['15', '17', '21', '22']","[None, '9']",['4']
265,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['16', '13', '6', '12', '14', '19', '10', '8', '2', '5', '23', '18', '20', '24', '11', '9']","['15', '17', '21', '22']","[None, None]",['4']
265,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['13', '6', '12', '14', '19', '10', '8', '2', '5', '23', '18', '20', '24', '11', '9']","['15', '17', '21', '22']","['16', None]",['4']
265,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['6', '12', '14', '19', '10', '8', '2', '5', '23', '18', '20', '24', '11', '9']","['15', '17', '21', '22']","['16', '13']",['4']
266,25 added to ready queue,enqueue,25,,"['6', '12', '14', '19', '10', '8', '2', '5', '23', '18', '20', '24', '11', '9', '25']","['15', '17', '21', '22']","['16', '13']",['4']
267,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['6', '12', '14', '19', '10', '8', '2', '5', '23', '18', '20', '24', '11', '9', '25']","['15', '17', '21', '22', '16']","[None, '13']",['4']
267,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['6', '12', '14', '19', '10', '8', '2', '5', '23', '18', '20', '24', '11', '9', '25', '13']","['15', '17', '21', '22', '16']","[None, None]",['4']
267,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['12', '14', '19', '10', '8', '2', '5', '23', '18', '20', '24', '11', '9', '25', '13']","['15', '17', '21', '22', '16']","['6', None]",['4']
267,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['14', '19', '10', '8', '2', '5', '23', '18', '20', '24', '11', '9', '25', '13']","['15', '17', '21', '22', '16']","['6', '12']",['4']
269,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['14', '19', '10', '8', '2', '5', '23', '18', '20', '24', '11', '9', '25', '13', '6']","['15', '17', '21', '22', '16']","[None, '12']",['4']
269,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['14', '19', '10', '8', '2', '5', '23', '18', '20', '24', '11', '9', '25', '13', '6', '12']","['15', '17', '21', '22', '16']","[None, None]",['4']
269,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['19', '10', '8', '2', '5', '23', '18', '20', '24', '11', '9', '25', '13', '6', '12']","['15', '17', '21', '22', '16']","['14', None]",['4']
269,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['10', '8', '2', '5', '23', '18', '20', '24', '11', '9', '25', '13', '6', '12']","['15', '17', '21', '22', '16']","['14', '19']",['4']
271,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['10', '8', '2', '5', '23', '18', '20', '24', '11', '9', '25', '13', '6', '12', '14']","['15', '17', '21', '22', '16']","[None, '19']",['4']
271,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['10', '8', '2', '5', '23', '18', '20', '24', '11', '9', '25', '13', '6', '12', '14', '19']","['15', '17', '21', '22', '16']","[None, None]",['4']
271,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['8', '2', '5', '23', '18', '20', '24', '11', '9', '25', '13', '6', '12', '14', '19']","['15', '17', '21', '22', '16']","['10', None]",['4']
271,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['2', '5', '23', '18', '20', '24', '11', '9', '25', '13', '6', '12', '14', '19']","['15', '17', '21', '22', '16']","['10', '8']",['4']
272,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['2', '5', '23', '18', '20', '24', '11', '9', '25', '13', '6', '12', '14', '19']","['15', '17', '21', '22', '16', '10']","[None, '8']",['4']
272,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '23', '18', '20', '24', '11', '9', '25', '13', '6', '12', '14', '19']","['15', '17', '21', '22', '16', '10']","['2', '8']",['4']
273,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['5', '23', '18', '20', '24', '11', '9', '25', '13', '6', '12', '14', '19', '8']","['15', '17', '21', '22', '16', '10']","['2', None]",['4']
273,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['23', '18', '20', '24', '11', '9', '25', '13', '6', '12', '14', '19', '8']","['15', '17', '21', '22', '16', '10']","['2', '5']",['4']
274,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['23', '18', '20', '24', '11', '9', '25', '13', '6', '12', '14', '19', '8', '2']","['15', '17', '21', '22', '16', '10']","[None, '5']",['4']
274,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['18', '20', '24', '11', '9', '25', '13', '6', '12', '14', '19', '8', '2']","['15', '17', '21', '22', '16', '10']","['23', '5']",['4']
275,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['18', '20', '24', '11', '9', '25', '13', '6', '12', '14', '19', '8', '2', '5']","['15', '17', '21', '22', '16', '10']","['23', None]",['4']
275,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['20', '24', '11', '9', '25', '13', '6', '12', '14', '19', '8', '2', '5']","['15', '17', '21', '22', '16', '10']","['23', '18']",['4']
276,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['20', '24', '11', '9', '25', '13', '6', '12', '14', '19', '8', '2', '5', '23']","['15', '17', '21', '22', '16', '10']","[None, '18']",['4']
276,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['20', '24', '11', '9', '25', '13', '6', '12', '14', '19', '8', '2', '5', '23', '18']","['15', '17', '21', '22', '16', '10']","[None, None]",['4']
276,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['24', '11', '9', '25', '13', '6', '12', '14', '19', '8', '2', '5', '23', '18']","['15', '17', '21', '22', '16', '10']","['20', None]",['4']
276,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['11', '9', '25', '13', '6', '12', '14', '19', '8', '2', '5', '23', '18']","['15', '17', '21', '22', '16', '10']","['20', '24']",['4']
278,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['11', '9', '25', '13', '6', '12', '14', '19', '8', '2', '5', '23', '18', '20']","['15', '17', '21', '22', '16', '10']","[None, '24']",['4']
278,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['11', '9', '25', '13', '6', '12', '14', '19', '8', '2', '5', '23', '18', '20', '24']","['15', '17', '21', '22', '16', '10']","[None, None]",['4']
278,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['9', '25', '13', '6', '12', '14', '19', '8', '2', '5', '23', '18', '20', '24']","['15', '17', '21', '22', '16', '10']","['11', None]",['4']
278,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['25', '13', '6', '12', '14', '19', '8', '2', '5', '23', '18', '20', '24']","['15', '17', '21', '22', '16', '10']","['11', '9']",['4']
280,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['25', '13', '6', '12', '14', '19', '8', '2', '5', '23', '18', '20', '24', '11']","['15', '17', '21', '22', '16', '10']","[None, '9']",['4']
280,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['25', '13', '6', '12', '14', '19', '8', '2', '5', '23', '18', '20', '24', '11', '9']","['15', '17', '21', '22', '16', '10']","[None, None]",['4']
280,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['13', '6', '12', '14', '19', '8', '2', '5', '23', '18', '20', '24', '11', '9']","['15', '17', '21', '22', '16', '10']","['25', None]",['4']
280,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['6', '12', '14', '19', '8', '2', '5', '23', '18', '20', '24', '11', '9']","['15', '17', '21', '22', '16', '10']","['25', '13']",['4']
282,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['6', '12', '14', '19', '8', '2', '5', '23', '18', '20', '24', '11', '9', '25']","['15', '17', '21', '22', '16', '10']","[None, '13']",['4']
282,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['6', '12', '14', '19', '8', '2', '5', '23', '18', '20', '24', '11', '9', '25', '13']","['15', '17', '21', '22', '16', '10']","[None, None]",['4']
282,4 finished I/O → ready queue,io_to_ready,4,IO0,"['6', '12', '14', '19', '8', '2', '5', '23', '18', '20', '24', '11', '9', '25', '13', '4']","['15', '17', '21', '22', '16', '10']","[None, None]",[None]
282,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['12', '14', '19', '8', '2', '5', '23', '18', '20', '24', '11', '9', '25', '13', '4']","['15', '17', '21', '22', '16', '10']","['6', None]",[None]
282,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['14', '19', '8', '2', '5', '23', '18', '20', '24', '11', '9', '25', '13', '4']","['15', '17', '21', '22', '16', '10']","['6', '12']",[None]
282,15 dispatched to IO0,dispatch_io,15,IO0,"['14', '19', '8', '2', '5', '23', '18', '20', '24', '11', '9', '25', '13', '4']","['17', '21', '22', '16', '10']","['6', '12']",['15']
284,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['14', '19', '8', '2', '5', '23', '18', '20', '24', '11', '9', '25', '13', '4', '6']","['17', '21', '22', '16', '10']","[None, '12']",['15']
284,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['14', '19', '8', '2', '5', '23', '18', '20', '24', '11', '9', '25', '13', '4', '6', '12']","['17', '21', '22', '16', '10']","[None, None]",['15']
284,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['19', '8', '2', '5', '23', '18', '20', '24', '11', '9', '25', '13', '4', '6', '12']","['17', '21', '22', '16', '10']","['14', None]",['15']
284,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['8', '2', '5', '23', '18', '20', '24', '11', '9', '25', '13', '4', '6', '12']","['17', '21', '22', '16', '10']","['14', '19']",['15']
285,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['8', '2', '5', '23', '18', '20', '24', '11', '9', '25', '13', '4', '6', '12', '14']","['17', '21', '22', '16', '10']","[None, '19']",['15']
285,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['2', '5', '23', '18', '20', '24', '11', '9', '25', '13', '4', '6', '12', '14']","['17', '21', '22', '16', '10']","['8', '19']",['15']
286,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['2', '5', '23', '18', '20', '24', '11', '9', '25', '13', '4', '6', '12', '14']","['17', '21', '22', '16', '10', '19']","['8', None]",['15']
286,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['5', '23', '18', '20', '24', '11', '9', '25', '13', '4', '6', '12', '14']","['17', '21', '22', '16', '10', '19']","['8', '2']",['15']
287,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['5', '23', '18', '20', '24', '11', '9', '25', '13', '4', '6', '12', '14', '8']","['17', '21', '22', '16', '10', '19']","[None, '2']",['15']
287,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['23', '18', '20', '24', '11', '9', '25', '13', '4', '6', '12', '14', '8']","['17', '21', '22', '16', '10', '19']","['5', '2']",['15']
288,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['23', '18', '20', '24', '11', '9', '25', '13', '4', '6', '12', '14', '8', '2']","['17', '21', '22', '16', '10', '19']","['5', None]",['15']
288,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['18', '20', '24', '11', '9', '25', '13', '4', '6', '12', '14', '8', '2']","['17', '21', '22', '16', '10', '19']","['5', '23']",['15']
289,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['18', '20', '24', '11', '9', '25', '13', '4', '6', '12', '14', '8', '2', '5']","['17', '21', '22', '16', '10', '19']","[None, '23']",['15']
289,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['20', '24', '11', '9', '25', '13', '4', '6', '12', '14', '8', '2', '5']","['17', '21', '22', '16', '10', '19']","['18', '23']",['15']
290,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['20', '24', '11', '9', '25', '13', '4', '6', '12', '14', '8', '2', '5', '23']","['17', '21', '22', '16', '10', '19']","['18', None]",['15']
290,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['24', '11', '9', '25', '13', '4', '6', '12', '14', '8', '2', '5', '23']","['17', '21', '22', '16', '10', '19']","['18', '20']",['15']
291,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['24', '11', '9', '25', '13', '4', '6', '12', '14', '8', '2', '5', '23', '18']","['17', '21', '22', '16', '10', '19']","[None, '20']",['15']
291,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['11', '9', '25', '13', '4', '6', '12', '14', '8', '2', '5', '23', '18']","['17', '21', '22', '16', '10', '19']","['24', '20']",['15']
292,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['11', '9', '25', '13', '4', '6', '12', '14', '8', '2', '5', '23', '18', '20']","['17', '21', '22', '16', '10', '19']","['24', None]",['15']
292,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['9', '25', '13', '4', '6', '12', '14', '8', '2', '5', '23', '18', '20']","['17', '21', '22', '16', '10', '19']","['24', '11']",['15']
293,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['9', '25', '13', '4', '6', '12', '14', '8', '2', '5', '23', '18', '20', '24']","['17', '21', '22', '16', '10', '19']","[None, '11']",['15']
293,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['25', '13', '4', '6', '12', '14', '8', '2', '5', '23', '18', '20', '24']","['17', '21', '22', '16', '10', '19']","['9', '11']",['15']
294,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['25', '13', '4', '6', '12', '14', '8', '2', '5', '23', '18', '20', '24']","['17', '21', '22', '16', '10', '19', '9']","[None, '11']",['15']
294,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['25', '13', '4', '6', '12', '14', '8', '2', '5', '23', '18', '20', '24', '11']","['17', '21', '22', '16', '10', '19', '9']","[None, None]",['15']
294,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['13', '4', '6', '12', '14', '8', '2', '5', '23', '18', '20', '24', '11']","['17', '21', '22', '16', '10', '19', '9']","['25', None]",['15']
294,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['4', '6', '12', '14', '8', '2', '5', '23', '18', '20', '24', '11']","['17', '21', '22', '16', '10', '19', '9']","['25', '13']",['15']
296,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['4', '6', '12', '14', '8', '2', '5', '23', '18', '20', '24', '11', '25']","['17', '21', '22', '16', '10', '19', '9']","[None, '13']",['15']
296,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['4', '6', '12', '14', '8', '2', '5', '23', '18', '20', '24', '11', '25', '13']","['17', '21', '22', '16', '10', '19', '9']","[None, None]",['15']
296,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '12', '14', '8', '2', '5', '23', '18', '20', '24', '11', '25', '13']","['17', '21', '22', '16', '10', '19', '9']","['4', None]",['15']
296,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['12', '14', '8', '2', '5', '23', '18', '20', '24', '11', '25', '13']","['17', '21', '22', '16', '10', '19', '9']","['4', '6']",['15']
298,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['12', '14', '8', '2', '5', '23', '18', '20', '24', '11', '25', '13', '4']","['17', '21', '22', '16', '10', '19', '9']","[None, '6']",['15']
298,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['12', '14', '8', '2', '5', '23', '18', '20', '24', '11', '25', '13', '4', '6']","['17', '21', '22', '16', '10', '19', '9']","[None, None]",['15']
298,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['14', '8', '2', '5', '23', '18', '20', '24', '11', '25', '13', '4', '6']","['17', '21', '22', '16', '10', '19', '9']","['12', None]",['15']
298,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['8', '2', '5', '23', '18', '20', '24', '11', '25', '13', '4', '6']","['17', '21', '22', '16', '10', '19', '9']","['12', '14']",['15']
300,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['8', '2', '5', '23', '18', '20', '24', '11', '25', '13', '4', '6', '12']","['17', '21', '22', '16', '10', '19', '9']","[None, '14']",['15']
300,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['8', '2', '5', '23', '18', '20', '24', '11', '25', '13', '4', '6', '12', '14']","['17', '21', '22', '16', '10', '19', '9']","[None, None]",['15']
300,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['2', '5', '23', '18', '20', '24', '11', '25', '13', '4', '6', '12', '14']","['17', '21', '22', '16', '10', '19', '9']","['8', None]",['15']
300,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['5', '23', '18', '20', '24', '11', '25', '13', '4', '6', '12', '14']","['17', '21', '22', '16', '10', '19', '9']","['8', '2']",['15']
302,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['5', '23', '18', '20', '24', '11', '25', '13', '4', '6', '12', '14', '8']","['17', '21', '22', '16', '10', '19', '9']","[None, '2']",['15']
302,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['5', '23', '18', '20', '24', '11', '25', '13', '4', '6', '12', '14', '8', '2']","['17', '21', '22', '16', '10', '19', '9']","[None, None]",['15']
302,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['23', '18', '20', '24', '11', '25', '13', '4', '6', '12', '14', '8', '2']","['17', '21', '22', '16', '10', '19', '9']","['5', None]",['15']
302,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['18', '20', '24', '11', '25', '13', '4', '6', '12', '14', '8', '2']","['17', '21', '22', '16', '10', '19', '9']","['5', '23']",['15']
304,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['18', '20', '24', '11', '25', '13', '4', '6', '12', '14', '8', '2', '5']","['17', '21', '22', '16', '10', '19', '9']","[None, '23']",['15']
304,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['18', '20', '24', '11', '25', '13', '4', '6', '12', '14', '8', '2', '5', '23']","['17', '21', '22', '16', '10', '19', '9']","[None, None]",['15']
304,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['20', '24', '11', '25', '13', '4', '6', '12', '14', '8', '2', '5', '23']","['17', '21', '22', '16', '10', '19', '9']","['18', None]",['15']
304,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['24', '11', '25', '13', '4', '6', '12', '14', '8', '2', '5', '23']","['17', '21', '22', '16', '10', '19', '9']","['18', '20']",['15']
306,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['24', '11', '25', '13', '4', '6', '12', '14', '8', '2', '5', '23', '18']","['17', '21', '22', '16', '10', '19', '9']","[None, '20']",['15']
306,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['24', '11', '25', '13', '4', '6', '12', '14', '8', '2', '5', '23', '18', '20']","['17', '21', '22', '16', '10', '19', '9']","[None, None]",['15']
306,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['11', '25', '13', '4', '6', '12', '14', '8', '2', '5', '23', '18', '20']","['17', '21', '22', '16', '10', '19', '9']","['24', None]",['15']
306,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['25', '13', '4', '6', '12', '14', '8', '2', '5', '23', '18', '20']","['17', '21', '22', '16', '10', '19', '9']","['24', '11']",['15']
308,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['25', '13', '4', '6', '12', '14', '8', '2', '5', '23', '18', '20', '24']","['17', '21', '22', '16', '10', '19', '9']","[None, '11']",['15']
308,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['25', '13', '4', '6', '12', '14', '8', '2', '5', '23', '18', '20', '24', '11']","['17', '21', '22', '16', '10', '19', '9']","[None, None]",['15']
308,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['13', '4', '6', '12', '14', '8', '2', '5', '23', '18', '20', '24', '11']","['17', '21', '22', '16', '10', '19', '9']","['25', None]",['15']
308,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['4', '6', '12', '14', '8', '2', '5', '23', '18', '20', '24', '11']","['17', '21', '22', '16', '10', '19', '9']","['25', '13']",['15']
309,15 finished I/O → ready queue,io_to_ready,15,IO0,"['4', '6', '12', '14', '8', '2', '5', '23', '18', '20', '24', '11', '15']","['17', '21', '22', '16', '10', '19', '9']","['25', '13']",[None]
309,17 dispatched to IO0,dispatch_io,17,IO0,"['4', '6', '12', '14', '8', '2', '5', '23', '18', '20', '24', '11', '15']","['21', '22', '16', '10', '19', '9']","['25', '13']",['17']
310,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['4', '6', '12', '14', '8', '2', '5', '23', '18', '20', '24', '11', '15', '25']","['21', '22', '16', '10', '19', '9']","[None, '13']",['17']
310,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['4', '6', '12', '14', '8', '2', '5', '23', '18', '20', '24', '11', '15', '25']","['21', '22', '16', '10', '19', '9', '13']","[None, None]",['17']
310,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '12', '14', '8', '2', '5', '23', '18', '20', '24', '11', '15', '25']","['21', '22', '16', '10', '19', '9', '13']","['4', None]",['17']
310,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['12', '14', '8', '2', '5', '23', '18', '20', '24', '11', '15', '25']","['21', '22', '16', '10', '19', '9', '13']","['4', '6']",['17']
312,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['12', '14', '8', '2', '5', '23', '18', '20', '24', '11', '15', '25', '4']","['21', '22', '16', '10', '19', '9', '13']","[None, '6']",['17']
312,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['12', '14', '8', '2', '5', '23', '18', '20', '24', '11', '15', '25', '4', '6']","['21', '22', '16', '10', '19', '9', '13']","[None, None]",['17']
312,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['14', '8', '2', '5', '23', '18', '20', '24', '11', '15', '25', '4', '6']","['21', '22', '16', '10', '19', '9', '13']","['12', None]",['17']
312,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['8', '2', '5', '23', '18', '20', '24', '11', '15', '25', '4', '6']","['21', '22', '16', '10', '19', '9', '13']","['12', '14']",['17']
313,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['8', '2', '5', '23', '18', '20', '24', '11', '15', '25', '4', '6', '12']","['21', '22', '16', '10', '19', '9', '13']","[None, '14']",['17']
313,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['2', '5', '23', '18', '20', '24', '11', '15', '25', '4', '6', '12']","['21', '22', '16', '10', '19', '9', '13']","['8', '14']",['17']
314,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['2', '5', '23', '18', '20', '24', '11', '15', '25', '4', '6', '12']","['21', '22', '16', '10', '19', '9', '13', '8']","[None, '14']",['17']
314,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['2', '5', '23', '18', '20', '24', '11', '15', '25', '4', '6', '12', '14']","['21', '22', '16', '10', '19', '9', '13', '8']","[None, None]",['17']
314,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '23', '18', '20', '24', '11', '15', '25', '4', '6', '12', '14']","['21', '22', '16', '10', '19', '9', '13', '8']","['2', None]",['17']
314,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['23', '18', '20', '24', '11', '15', '25', '4', '6', '12', '14']","['21', '22', '16', '10', '19', '9', '13', '8']","['2', '5']",['17']
316,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['23', '18', '20', '24', '11', '15', '25', '4', '6', '12', '14', '2']","['21', '22', '16', '10', '19', '9', '13', '8']","[None, '5']",['17']
316,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['23', '18', '20', '24', '11', '15', '25', '4', '6', '12', '14', '2', '5']","['21', '22', '16', '10', '19', '9', '13', '8']","[None, None]",['17']
316,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['18', '20', '24', '11', '15', '25', '4', '6', '12', '14', '2', '5']","['21', '22', '16', '10', '19', '9', '13', '8']","['23', None]",['17']
316,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['20', '24', '11', '15', '25', '4', '6', '12', '14', '2', '5']","['21', '22', '16', '10', '19', '9', '13', '8']","['23', '18']",['17']
317,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['20', '24', '11', '15', '25', '4', '6', '12', '14', '2', '5', '23']","['21', '22', '16', '10', '19', '9', '13', '8']","[None, '18']",['17']
317,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['24', '11', '15', '25', '4', '6', '12', '14', '2', '5', '23']","['21', '22', '16', '10', '19', '9', '13', '8']","['20', '18']",['17']
318,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['24', '11', '15', '25', '4', '6', '12', '14', '2', '5', '23', '18']","['21', '22', '16', '10', '19', '9', '13', '8']","['20', None]",['17']
318,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['11', '15', '25', '4', '6', '12', '14', '2', '5', '23', '18']","['21', '22', '16', '10', '19', '9', '13', '8']","['20', '24']",['17']
319,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['11', '15', '25', '4', '6', '12', '14', '2', '5', '23', '18', '20']","['21', '22', '16', '10', '19', '9', '13', '8']","[None, '24']",['17']
319,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['15', '25', '4', '6', '12', '14', '2', '5', '23', '18', '20']","['21', '22', '16', '10', '19', '9', '13', '8']","['11', '24']",['17']
320,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['15', '25', '4', '6', '12', '14', '2', '5', '23', '18', '20', '24']","['21', '22', '16', '10', '19', '9', '13', '8']","['11', None]",['17']
320,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['25', '4', '6', '12', '14', '2', '5', '23', '18', '20', '24']","['21', '22', '16', '10', '19', '9', '13', '8']","['11', '15']",['17']
321,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['25', '4', '6', '12', '14', '2', '5', '23', '18', '20', '24', '11']","['21', '22', '16', '10', '19', '9', '13', '8']","[None, '15']",['17']
321,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['4', '6', '12', '14', '2', '5', '23', '18', '20', '24', '11']","['21', '22', '16', '10', '19', '9', '13', '8']","['25', '15']",['17']
322,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['4', '6', '12', '14', '2', '5', '23', '18', '20', '24', '11', '15']","['21', '22', '16', '10', '19', '9', '13', '8']","['25', None]",['17']
322,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '12', '14', '2', '5', '23', '18', '20', '24', '11', '15']","['21', '22', '16', '10', '19', '9', '13', '8']","['25', '4']",['17']
323,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['6', '12', '14', '2', '5', '23', '18', '20', '24', '11', '15', '25']","['21', '22', '16', '10', '19', '9', '13', '8']","[None, '4']",['17']
323,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['12', '14', '2', '5', '23', '18', '20', '24', '11', '15', '25']","['21', '22', '16', '10', '19', '9', '13', '8']","['6', '4']",['17']
324,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['12', '14', '2', '5', '23', '18', '20', '24', '11', '15', '25', '4']","['21', '22', '16', '10', '19', '9', '13', '8']","['6', None]",['17']
324,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['14', '2', '5', '23', '18', '20', '24', '11', '15', '25', '4']","['21', '22', '16', '10', '19', '9', '13', '8']","['6', '12']",['17']
325,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['14', '2', '5', '23', '18', '20', '24', '11', '15', '25', '4']","['21', '22', '16', '10', '19', '9', '13', '8', '6']","[None, '12']",['17']
325,17 finished I/O → ready queue,io_to_ready,17,IO0,"['14', '2', '5', '23', '18', '20', '24', '11', '15', '25', '4', '17']","['21', '22', '16', '10', '19', '9', '13', '8', '6']","[None, '12']",[None]
325,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['2', '5', '23', '18', '20', '24', '11', '15', '25', '4', '17']","['21', '22', '16', '10', '19', '9', '13', '8', '6']","['14', '12']",[None]
325,21 dispatched to IO0,dispatch_io,21,IO0,"['2', '5', '23', '18', '20', '24', '11', '15', '25', '4', '17']","['22', '16', '10', '19', '9', '13', '8', '6']","['14', '12']",['21']
326,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['2', '5', '23', '18', '20', '24', '11', '15', '25', '4', '17', '12']","['22', '16', '10', '19', '9', '13', '8', '6']","['14', None]",['21']
326,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['5', '23', '18', '20', '24', '11', '15', '25', '4', '17', '12']","['22', '16', '10', '19', '9', '13', '8', '6']","['14', '2']",['21']
327,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['5', '23', '18', '20', '24', '11', '15', '25', '4', '17', '12', '14']","['22', '16', '10', '19', '9', '13', '8', '6']","[None, '2']",['21']
327,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['23', '18', '20', '24', '11', '15', '25', '4', '17', '12', '14']","['22', '16', '10', '19', '9', '13', '8', '6']","['5', '2']",['21']
328,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['23', '18', '20', '24', '11', '15', '25', '4', '17', '12', '14', '2']","['22', '16', '10', '19', '9', '13', '8', '6']","['5', None]",['21']
328,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['18', '20', '24', '11', '15', '25', '4', '17', '12', '14', '2']","['22', '16', '10', '19', '9', '13', '8', '6']","['5', '23']",['21']
329,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['18', '20', '24', '11', '15', '25', '4', '17', '12', '14', '2', '5']","['22', '16', '10', '19', '9', '13', '8', '6']","[None, '23']",['21']
329,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['20', '24', '11', '15', '25', '4', '17', '12', '14', '2', '5']","['22', '16', '10', '19', '9', '13', '8', '6']","['18', '23']",['21']
330,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['20', '24', '11', '15', '25', '4', '17', '12', '14', '2', '5', '23']","['22', '16', '10', '19', '9', '13', '8', '6']","['18', None]",['21']
330,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['24', '11', '15', '25', '4', '17', '12', '14', '2', '5', '23']","['22', '16', '10', '19', '9', '13', '8', '6']","['18', '20']",['21']
331,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['24', '11', '15', '25', '4', '17', '12', '14', '2', '5', '23', '18']","['22', '16', '10', '19', '9', '13', '8', '6']","[None, '20']",['21']
331,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['11', '15', '25', '4', '17', '12', '14', '2', '5', '23', '18']","['22', '16', '10', '19', '9', '13', '8', '6']","['24', '20']",['21']
332,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['11', '15', '25', '4', '17', '12', '14', '2', '5', '23', '18', '20']","['22', '16', '10', '19', '9', '13', '8', '6']","['24', None]",['21']
332,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['15', '25', '4', '17', '12', '14', '2', '5', '23', '18', '20']","['22', '16', '10', '19', '9', '13', '8', '6']","['24', '11']",['21']
333,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['15', '25', '4', '17', '12', '14', '2', '5', '23', '18', '20', '24']","['22', '16', '10', '19', '9', '13', '8', '6']","[None, '11']",['21']
333,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['25', '4', '17', '12', '14', '2', '5', '23', '18', '20', '24']","['22', '16', '10', '19', '9', '13', '8', '6']","['15', '11']",['21']
334,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['25', '4', '17', '12', '14', '2', '5', '23', '18', '20', '24', '11']","['22', '16', '10', '19', '9', '13', '8', '6']","['15', None]",['21']
334,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['4', '17', '12', '14', '2', '5', '23', '18', '20', '24', '11']","['22', '16', '10', '19', '9', '13', '8', '6']","['15', '25']",['21']
335,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['4', '17', '12', '14', '2', '5', '23', '18', '20', '24', '11', '15']","['22', '16', '10', '19', '9', '13', '8', '6']","[None, '25']",['21']
335,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['17', '12', '14', '2', '5', '23', '18', '20', '24', '11', '15']","['22', '16', '10', '19', '9', '13', '8', '6']","['4', '25']",['21']
336,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['17', '12', '14', '2', '5', '23', '18', '20', '24', '11', '15', '25']","['22', '16', '10', '19', '9', '13', '8', '6']","['4', None]",['21']
336,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['12', '14', '2', '5', '23', '18', '20', '24', '11', '15', '25']","['22', '16', '10', '19', '9', '13', '8', '6']","['4', '17']",['21']
337,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['12', '14', '2', '5', '23', '18', '20', '24', '11', '15', '25', '4']","['22', '16', '10', '19', '9', '13', '8', '6']","[None, '17']",['21']
337,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['14', '2', '5', '23', '18', '20', '24', '11', '15', '25', '4']","['22', '16', '10', '19', '9', '13', '8', '6']","['12', '17']",['21']
338,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['14', '2', '5', '23', '18', '20', '24', '11', '15', '25', '4', '17']","['22', '16', '10', '19', '9', '13', '8', '6']","['12', None]",['21']
338,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['2', '5', '23', '18', '20', '24', '11', '15', '25', '4', '17']","['22', '16', '10', '19', '9', '13', '8', '6']","['12', '14']",['21']
339,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['2', '5', '23', '18', '20', '24', '11', '15', '25', '4', '17', '12']","['22', '16', '10', '19', '9', '13', '8', '6']","[None, '14']",['21']
339,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '23', '18', '20', '24', '11', '15', '25', '4', '17', '12']","['22', '16', '10', '19', '9', '13', '8', '6']","['2', '14']",['21']
340,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['5', '23', '18', '20', '24', '11', '15', '25', '4', '17', '12', '2']","['22', '16', '10', '19', '9', '13', '8', '6']","[None, '14']",['21']
340,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['5', '23', '18', '20', '24', '11', '15', '25', '4', '17', '12', '2', '14']","['22', '16', '10', '19', '9', '13', '8', '6']","[None, None]",['21']
340,21 finished I/O → ready queue,io_to_ready,21,IO0,"['5', '23', '18', '20', '24', '11', '15', '25', '4', '17', '12', '2', '14', '21']","['22', '16', '10', '19', '9', '13', '8', '6']","[None, None]",[None]
340,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['23', '18', '20', '24', '11', '15', '25', '4', '17', '12', '2', '14', '21']","['22', '16', '10', '19', '9', '13', '8', '6']","['5', None]",[None]
340,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['18', '20', '24', '11', '15', '25', '4', '17', '12', '2', '14', '21']","['22', '16', '10', '19', '9', '13', '8', '6']","['5', '23']",[None]
340,22 dispatched to IO0,dispatch_io,22,IO0,"['18', '20', '24', '11', '15', '25', '4', '17', '12', '2', '14', '21']","['16', '10', '19', '9', '13', '8', '6']","['5', '23']",['22']
341,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['18', '20', '24', '11', '15', '25', '4', '17', '12', '2', '14', '21']","['16', '10', '19', '9', '13', '8', '6', '5']","[None, '23']",['22']
341,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['20', '24', '11', '15', '25', '4', '17', '12', '2', '14', '21']","['16', '10', '19', '9', '13', '8', '6', '5']","['18', '23']",['22']
342,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['20', '24', '11', '15', '25', '4', '17', '12', '2', '14', '21', '23']","['16', '10', '19', '9', '13', '8', '6', '5']","['18', None]",['22']
342,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['24', '11', '15', '25', '4', '17', '12', '2', '14', '21', '23']","['16', '10', '19', '9', '13', '8', '6', '5']","['18', '20']",['22']
343,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['24', '11', '15', '25', '4', '17', '12', '2', '14', '21', '23', '18']","['16', '10', '19', '9', '13', '8', '6', '5']","[None, '20']",['22']
343,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['24', '11', '15', '25', '4', '17', '12', '2', '14', '21', '23', '18']","['16', '10', '19', '9', '13', '8', '6', '5', '20']","[None, None]",['22']
343,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['11', '15', '25', '4', '17', '12', '2', '14', '21', '23', '18']","['16', '10', '19', '9', '13', '8', '6', '5', '20']","['24', None]",['22']
343,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['15', '25', '4', '17', '12', '2', '14', '21', '23', '18']","['16', '10', '19', '9', '13', '8', '6', '5', '20']","['24', '11']",['22']
345,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['15', '25', '4', '17', '12', '2', '14', '21', '23', '18', '24']","['16', '10', '19', '9', '13', '8', '6', '5', '20']","[None, '11']",['22']
345,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['15', '25', '4', '17', '12', '2', '14', '21', '23', '18', '24', '11']","['16', '10', '19', '9', '13', '8', '6', '5', '20']","[None, None]",['22']
345,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['25', '4', '17', '12', '2', '14', '21', '23', '18', '24', '11']","['16', '10', '19', '9', '13', '8', '6', '5', '20']","['15', None]",['22']
345,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['4', '17', '12', '2', '14', '21', '23', '18', '24', '11']","['16', '10', '19', '9', '13', '8', '6', '5', '20']","['15', '25']",['22']
347,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['4', '17', '12', '2', '14', '21', '23', '18', '24', '11', '15']","['16', '10', '19', '9', '13', '8', '6', '5', '20']","[None, '25']",['22']
347,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['4', '17', '12', '2', '14', '21', '23', '18', '24', '11', '15', '25']","['16', '10', '19', '9', '13', '8', '6', '5', '20']","[None, None]",['22']
347,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['17', '12', '2', '14', '21', '23', '18', '24', '11', '15', '25']","['16', '10', '19', '9', '13', '8', '6', '5', '20']","['4', None]",['22']
347,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['12', '2', '14', '21', '23', '18', '24', '11', '15', '25']","['16', '10', '19', '9', '13', '8', '6', '5', '20']","['4', '17']",['22']
349,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['12', '2', '14', '21', '23', '18', '24', '11', '15', '25']","['16', '10', '19', '9', '13', '8', '6', '5', '20', '4']","[None, '17']",['22']
349,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['12', '2', '14', '21', '23', '18', '24', '11', '15', '25', '17']","['16', '10', '19', '9', '13', '8', '6', '5', '20', '4']","[None, None]",['22']
349,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['2', '14', '21', '23', '18', '24', '11', '15', '25', '17']","['16', '10', '19', '9', '13', '8', '6', '5', '20', '4']","['12', None]",['22']
349,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['14', '21', '23', '18', '24', '11', '15', '25', '17']","['16', '10', '19', '9', '13', '8', '6', '5', '20', '4']","['12', '2']",['22']
351,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['14', '21', '23', '18', '24', '11', '15', '25', '17', '12']","['16', '10', '19', '9', '13', '8', '6', '5', '20', '4']","[None, '2']",['22']
351,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['14', '21', '23', '18', '24', '11', '15', '25', '17', '12', '2']","['16', '10', '19', '9', '13', '8', '6', '5', '20', '4']","[None, None]",['22']
351,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['21', '23', '18', '24', '11', '15', '25', '17', '12', '2']","['16', '10', '19', '9', '13', '8', '6', '5', '20', '4']","['14', None]",['22']
351,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['23', '18', '24', '11', '15', '25', '17', '12', '2']","['16', '10', '19', '9', '13', '8', '6', '5', '20', '4']","['14', '21']",['22']
353,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['23', '18', '24', '11', '15', '25', '17', '12', '2', '14']","['16', '10', '19', '9', '13', '8', '6', '5', '20', '4']","[None, '21']",['22']
353,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['23', '18', '24', '11', '15', '25', '17', '12', '2', '14', '21']","['16', '10', '19', '9', '13', '8', '6', '5', '20', '4']","[None, None]",['22']
353,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['18', '24', '11', '15', '25', '17', '12', '2', '14', '21']","['16', '10', '19', '9', '13', '8', '6', '5', '20', '4']","['23', None]",['22']
353,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['24', '11', '15', '25', '17', '12', '2', '14', '21']","['16', '10', '19', '9', '13', '8', '6', '5', '20', '4']","['23', '18']",['22']
355,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['24', '11', '15', '25', '17', '12', '2', '14', '21', '23']","['16', '10', '19', '9', '13', '8', '6', '5', '20', '4']","[None, '18']",['22']
355,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['24', '11', '15', '25', '17', '12', '2', '14', '21', '23', '18']","['16', '10', '19', '9', '13', '8', '6', '5', '20', '4']","[None, None]",['22']
355,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['11', '15', '25', '17', '12', '2', '14', '21', '23', '18']","['16', '10', '19', '9', '13', '8', '6', '5', '20', '4']","['24', None]",['22']
355,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['15', '25', '17', '12', '2', '14', '21', '23', '18']","['16', '10', '19', '9', '13', '8', '6', '5', '20', '4']","['24', '11']",['22']
356,22 finished I/O → ready queue,io_to_ready,22,IO0,"['15', '25', '17', '12', '2', '14', '21', '23', '18', '22']","['16', '10', '19', '9', '13', '8', '6', '5', '20', '4']","['24', '11']",[None]
356,16 dispatched to IO0,dispatch_io,16,IO0,"['15', '25', '17', '12', '2', '14', '21', '23', '18', '22']","['10', '19', '9', '13', '8', '6', '5', '20', '4']","['24', '11']",['16']
357,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['15', '25', '17', '12', '2', '14', '21', '23', '18', '22', '24']","['10', '19', '9', '13', '8', '6', '5', '20', '4']","[None, '11']",['16']
357,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['15', '25', '17', '12', '2', '14', '21', '23', '18', '22', '24']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11']","[None, None]",['16']
357,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['25', '17', '12', '2', '14', '21', '23', '18', '22', '24']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11']","['15', None]",['16']
357,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['17', '12', '2', '14', '21', '23', '18', '22', '24']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11']","['15', '25']",['16']
359,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['17', '12', '2', '14', '21', '23', '18', '22', '24', '15']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11']","[None, '25']",['16']
359,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['17', '12', '2', '14', '21', '23', '18', '22', '24', '15', '25']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11']","[None, None]",['16']
359,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['12', '2', '14', '21', '23', '18', '22', '24', '15', '25']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11']","['17', None]",['16']
359,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['2', '14', '21', '23', '18', '22', '24', '15', '25']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11']","['17', '12']",['16']
361,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['2', '14', '21', '23', '18', '22', '24', '15', '25', '17']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11']","[None, '12']",['16']
361,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['2', '14', '21', '23', '18', '22', '24', '15', '25', '17', '12']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11']","[None, None]",['16']
361,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['14', '21', '23', '18', '22', '24', '15', '25', '17', '12']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11']","['2', None]",['16']
361,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['21', '23', '18', '22', '24', '15', '25', '17', '12']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11']","['2', '14']",['16']
363,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['21', '23', '18', '22', '24', '15', '25', '17', '12', '2']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11']","[None, '14']",['16']
363,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['21', '23', '18', '22', '24', '15', '25', '17', '12', '2', '14']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11']","[None, None]",['16']
363,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['23', '18', '22', '24', '15', '25', '17', '12', '2', '14']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11']","['21', None]",['16']
363,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['18', '22', '24', '15', '25', '17', '12', '2', '14']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11']","['21', '23']",['16']
364,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['18', '22', '24', '15', '25', '17', '12', '2', '14', '23']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11']","['21', None]",['16']
364,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['22', '24', '15', '25', '17', '12', '2', '14', '23']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11']","['21', '18']",['16']
365,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['22', '24', '15', '25', '17', '12', '2', '14', '23', '21']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11']","[None, '18']",['16']
365,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['24', '15', '25', '17', '12', '2', '14', '23', '21']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11']","['22', '18']",['16']
366,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['24', '15', '25', '17', '12', '2', '14', '23', '21', '18']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11']","['22', None]",['16']
366,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['15', '25', '17', '12', '2', '14', '23', '21', '18']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11']","['22', '24']",['16']
367,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['15', '25', '17', '12', '2', '14', '23', '21', '18', '22']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11']","[None, '24']",['16']
367,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['25', '17', '12', '2', '14', '23', '21', '18', '22']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11']","['15', '24']",['16']
368,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['25', '17', '12', '2', '14', '23', '21', '18', '22', '24']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11']","['15', None]",['16']
368,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['17', '12', '2', '14', '23', '21', '18', '22', '24']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11']","['15', '25']",['16']
369,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['17', '12', '2', '14', '23', '21', '18', '22', '24']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","[None, '25']",['16']
369,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['12', '2', '14', '23', '21', '18', '22', '24']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['17', '25']",['16']
370,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['12', '2', '14', '23', '21', '18', '22', '24', '25']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['17', None]",['16']
370,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['2', '14', '23', '21', '18', '22', '24', '25']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['17', '12']",['16']
371,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['2', '14', '23', '21', '18', '22', '24', '25', '17']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","[None, '12']",['16']
371,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['14', '23', '21', '18', '22', '24', '25', '17']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['2', '12']",['16']
372,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['14', '23', '21', '18', '22', '24', '25', '17', '12']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['2', None]",['16']
372,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['23', '21', '18', '22', '24', '25', '17', '12']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['2', '14']",['16']
373,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['23', '21', '18', '22', '24', '25', '17', '12', '2']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","[None, '14']",['16']
373,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['21', '18', '22', '24', '25', '17', '12', '2']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['23', '14']",['16']
374,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['21', '18', '22', '24', '25', '17', '12', '2', '14']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['23', None]",['16']
374,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['18', '22', '24', '25', '17', '12', '2', '14']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['23', '21']",['16']
375,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['18', '22', '24', '25', '17', '12', '2', '14', '23']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","[None, '21']",['16']
375,16 finished I/O → ready queue,io_to_ready,16,IO0,"['18', '22', '24', '25', '17', '12', '2', '14', '23', '16']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","[None, '21']",[None]
375,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['22', '24', '25', '17', '12', '2', '14', '23', '16']","['10', '19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['18', '21']",[None]
375,10 dispatched to IO0,dispatch_io,10,IO0,"['22', '24', '25', '17', '12', '2', '14', '23', '16']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['18', '21']",['10']
376,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['22', '24', '25', '17', '12', '2', '14', '23', '16', '21']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['18', None]",['10']
376,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['24', '25', '17', '12', '2', '14', '23', '16', '21']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['18', '22']",['10']
377,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['24', '25', '17', '12', '2', '14', '23', '16', '21', '18']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","[None, '22']",['10']
377,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['25', '17', '12', '2', '14', '23', '16', '21', '18']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['24', '22']",['10']
378,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['25', '17', '12', '2', '14', '23', '16', '21', '18', '22']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['24', None]",['10']
378,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['17', '12', '2', '14', '23', '16', '21', '18', '22']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['24', '25']",['10']
379,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['17', '12', '2', '14', '23', '16', '21', '18', '22', '24']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","[None, '25']",['10']
379,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['12', '2', '14', '23', '16', '21', '18', '22', '24']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['17', '25']",['10']
380,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['12', '2', '14', '23', '16', '21', '18', '22', '24', '25']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['17', None]",['10']
380,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['2', '14', '23', '16', '21', '18', '22', '24', '25']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['17', '12']",['10']
381,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['2', '14', '23', '16', '21', '18', '22', '24', '25', '17']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","[None, '12']",['10']
381,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['14', '23', '16', '21', '18', '22', '24', '25', '17']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['2', '12']",['10']
382,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['14', '23', '16', '21', '18', '22', '24', '25', '17', '12']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['2', None]",['10']
382,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['23', '16', '21', '18', '22', '24', '25', '17', '12']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['2', '14']",['10']
383,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['23', '16', '21', '18', '22', '24', '25', '17', '12', '2']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","[None, '14']",['10']
383,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['16', '21', '18', '22', '24', '25', '17', '12', '2']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['23', '14']",['10']
384,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['16', '21', '18', '22', '24', '25', '17', '12', '2', '14']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['23', None]",['10']
384,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['21', '18', '22', '24', '25', '17', '12', '2', '14']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['23', '16']",['10']
385,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['21', '18', '22', '24', '25', '17', '12', '2', '14', '23']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","[None, '16']",['10']
385,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['18', '22', '24', '25', '17', '12', '2', '14', '23']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['21', '16']",['10']
386,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['18', '22', '24', '25', '17', '12', '2', '14', '23', '16']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['21', None]",['10']
386,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['22', '24', '25', '17', '12', '2', '14', '23', '16']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15']","['21', '18']",['10']
387,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['22', '24', '25', '17', '12', '2', '14', '23', '16']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21']","[None, '18']",['10']
387,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['24', '25', '17', '12', '2', '14', '23', '16']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21']","['22', '18']",['10']
388,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['24', '25', '17', '12', '2', '14', '23', '16', '18']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21']","['22', None]",['10']
388,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['25', '17', '12', '2', '14', '23', '16', '18']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21']","['22', '24']",['10']
389,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['25', '17', '12', '2', '14', '23', '16', '18']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22']","[None, '24']",['10']
389,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['17', '12', '2', '14', '23', '16', '18']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22']","['25', '24']",['10']
390,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['17', '12', '2', '14', '23', '16', '18']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25']","[None, '24']",['10']
390,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['17', '12', '2', '14', '23', '16', '18', '24']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25']","[None, None]",['10']
390,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['12', '2', '14', '23', '16', '18', '24']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25']","['17', None]",['10']
390,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['2', '14', '23', '16', '18', '24']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25']","['17', '12']",['10']
391,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['2', '14', '23', '16', '18', '24']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['17', None]",['10']
391,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['14', '23', '16', '18', '24']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['17', '2']",['10']
392,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['14', '23', '16', '18', '24', '17']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","[None, '2']",['10']
392,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['23', '16', '18', '24', '17']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['14', '2']",['10']
393,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['23', '16', '18', '24', '17', '14']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","[None, '2']",['10']
393,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['23', '16', '18', '24', '17', '14', '2']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","[None, None]",['10']
393,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['16', '18', '24', '17', '14', '2']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['23', None]",['10']
393,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['18', '24', '17', '14', '2']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['23', '16']",['10']
395,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['18', '24', '17', '14', '2', '23']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","[None, '16']",['10']
395,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['18', '24', '17', '14', '2', '23', '16']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","[None, None]",['10']
395,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['24', '17', '14', '2', '23', '16']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['18', None]",['10']
395,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['17', '14', '2', '23', '16']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['18', '24']",['10']
397,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['17', '14', '2', '23', '16', '18']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","[None, '24']",['10']
397,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['17', '14', '2', '23', '16', '18', '24']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","[None, None]",['10']
397,10 finished I/O → ready queue,io_to_ready,10,IO0,"['17', '14', '2', '23', '16', '18', '24', '10']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","[None, None]",[None]
397,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['14', '2', '23', '16', '18', '24', '10']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['17', None]",[None]
397,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['2', '23', '16', '18', '24', '10']","['19', '9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['17', '14']",[None]
397,19 dispatched to IO0,dispatch_io,19,IO0,"['2', '23', '16', '18', '24', '10']","['9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['17', '14']",['19']
399,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['2', '23', '16', '18', '24', '10', '17']","['9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","[None, '14']",['19']
399,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['2', '23', '16', '18', '24', '10', '17', '14']","['9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","[None, None]",['19']
399,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['23', '16', '18', '24', '10', '17', '14']","['9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['2', None]",['19']
399,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['16', '18', '24', '10', '17', '14']","['9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['2', '23']",['19']
401,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['16', '18', '24', '10', '17', '14', '2']","['9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","[None, '23']",['19']
401,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['16', '18', '24', '10', '17', '14', '2', '23']","['9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","[None, None]",['19']
401,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['18', '24', '10', '17', '14', '2', '23']","['9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['16', None]",['19']
401,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['24', '10', '17', '14', '2', '23']","['9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['16', '18']",['19']
403,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['24', '10', '17', '14', '2', '23', '16']","['9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","[None, '18']",['19']
403,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['24', '10', '17', '14', '2', '23', '16', '18']","['9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","[None, None]",['19']
403,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['10', '17', '14', '2', '23', '16', '18']","['9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['24', None]",['19']
403,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['17', '14', '2', '23', '16', '18']","['9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['24', '10']",['19']
405,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['17', '14', '2', '23', '16', '18', '24']","['9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","[None, '10']",['19']
405,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['17', '14', '2', '23', '16', '18', '24', '10']","['9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","[None, None]",['19']
405,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['14', '2', '23', '16', '18', '24', '10']","['9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['17', None]",['19']
405,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['2', '23', '16', '18', '24', '10']","['9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['17', '14']",['19']
406,19 finished I/O → ready queue,io_to_ready,19,IO0,"['2', '23', '16', '18', '24', '10', '19']","['9', '13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['17', '14']",[None]
406,9 dispatched to IO0,dispatch_io,9,IO0,"['2', '23', '16', '18', '24', '10', '19']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['17', '14']",['9']
407,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['2', '23', '16', '18', '24', '10', '19', '17']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","[None, '14']",['9']
407,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['2', '23', '16', '18', '24', '10', '19', '17', '14']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","[None, None]",['9']
407,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['23', '16', '18', '24', '10', '19', '17', '14']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['2', None]",['9']
407,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['16', '18', '24', '10', '19', '17', '14']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['2', '23']",['9']
408,2 finished all bursts,finished,2,CPU0,"['16', '18', '24', '10', '19', '17', '14']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","[None, '23']",['9']
408,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['18', '24', '10', '19', '17', '14']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['16', '23']",['9']
409,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['18', '24', '10', '19', '17', '14', '23']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['16', None]",['9']
409,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['24', '10', '19', '17', '14', '23']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['16', '18']",['9']
410,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['24', '10', '19', '17', '14', '23', '16']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","[None, '18']",['9']
410,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['10', '19', '17', '14', '23', '16']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['24', '18']",['9']
411,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['10', '19', '17', '14', '23', '16', '18']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['24', None]",['9']
411,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['19', '17', '14', '23', '16', '18']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['24', '10']",['9']
412,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['19', '17', '14', '23', '16', '18', '24']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","[None, '10']",['9']
412,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['17', '14', '23', '16', '18', '24']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12']","['19', '10']",['9']
413,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['17', '14', '23', '16', '18', '24']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","['19', None]",['9']
413,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['14', '23', '16', '18', '24']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","['19', '17']",['9']
414,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['14', '23', '16', '18', '24', '19']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","[None, '17']",['9']
414,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,"['14', '23', '16', '18', '24', '19', '17']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","[None, None]",['9']
414,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['23', '16', '18', '24', '19', '17']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","['14', None]",['9']
414,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['16', '18', '24', '19', '17']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","['14', '23']",['9']
415,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['16', '18', '24', '19', '17', '23']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","['14', None]",['9']
415,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['18', '24', '19', '17', '23']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","['14', '16']",['9']
416,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['18', '24', '19', '17', '23', '14']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","[None, '16']",['9']
416,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['18', '24', '19', '17', '23', '14', '16']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","[None, None]",['9']
416,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['24', '19', '17', '23', '14', '16']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","['18', None]",['9']
416,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['19', '17', '23', '14', '16']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","['18', '24']",['9']
418,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['19', '17', '23', '14', '16', '18']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","[None, '24']",['9']
418,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['19', '17', '23', '14', '16', '18', '24']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","[None, None]",['9']
418,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['17', '23', '14', '16', '18', '24']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","['19', None]",['9']
418,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['23', '14', '16', '18', '24']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","['19', '17']",['9']
420,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['23', '14', '16', '18', '24', '19']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","[None, '17']",['9']
420,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['23', '14', '16', '18', '24', '19', '17']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","[None, None]",['9']
420,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['14', '16', '18', '24', '19', '17']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","['23', None]",['9']
420,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['16', '18', '24', '19', '17']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","['23', '14']",['9']
421,9 finished I/O → ready queue,io_to_ready,9,IO0,"['16', '18', '24', '19', '17', '9']","['13', '8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","['23', '14']",[None]
421,13 dispatched to IO0,dispatch_io,13,IO0,"['16', '18', '24', '19', '17', '9']","['8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","['23', '14']",['13']
422,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['16', '18', '24', '19', '17', '9', '23']","['8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","[None, '14']",['13']
422,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['16', '18', '24', '19', '17', '9', '23', '14']","['8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","[None, None]",['13']
422,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['18', '24', '19', '17', '9', '23', '14']","['8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","['16', None]",['13']
422,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['24', '19', '17', '9', '23', '14']","['8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","['16', '18']",['13']
424,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['24', '19', '17', '9', '23', '14', '16']","['8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","[None, '18']",['13']
424,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['24', '19', '17', '9', '23', '14', '16', '18']","['8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","[None, None]",['13']
424,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['19', '17', '9', '23', '14', '16', '18']","['8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","['24', None]",['13']
424,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['17', '9', '23', '14', '16', '18']","['8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","['24', '19']",['13']
426,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['17', '9', '23', '14', '16', '18', '24']","['8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10']","[None, '19']",['13']
426,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['17', '9', '23', '14', '16', '18', '24']","['8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19']","[None, None]",['13']
426,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['9', '23', '14', '16', '18', '24']","['8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19']","['17', None]",['13']
426,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['23', '14', '16', '18', '24']","['8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19']","['17', '9']",['13']
428,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['23', '14', '16', '18', '24', '17']","['8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19']","[None, '9']",['13']
428,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['23', '14', '16', '18', '24', '17', '9']","['8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19']","[None, None]",['13']
428,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['14', '16', '18', '24', '17', '9']","['8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19']","['23', None]",['13']
428,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['16', '18', '24', '17', '9']","['8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19']","['23', '14']",['13']
429,13 finished I/O → ready queue,io_to_ready,13,IO0,"['16', '18', '24', '17', '9', '13']","['8', '6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19']","['23', '14']",[None]
429,8 dispatched to IO0,dispatch_io,8,IO0,"['16', '18', '24', '17', '9', '13']","['6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19']","['23', '14']",['8']
430,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['16', '18', '24', '17', '9', '13', '23']","['6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19']","[None, '14']",['8']
430,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['16', '18', '24', '17', '9', '13', '23', '14']","['6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19']","[None, None]",['8']
430,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['18', '24', '17', '9', '13', '23', '14']","['6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19']","['16', None]",['8']
430,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['24', '17', '9', '13', '23', '14']","['6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19']","['16', '18']",['8']
431,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['24', '17', '9', '13', '23', '14']","['6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['16', None]",['8']
431,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['17', '9', '13', '23', '14']","['6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['16', '24']",['8']
432,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['17', '9', '13', '23', '14', '16']","['6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","[None, '24']",['8']
432,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['9', '13', '23', '14', '16']","['6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['17', '24']",['8']
433,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['9', '13', '23', '14', '16', '24']","['6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['17', None]",['8']
433,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['13', '23', '14', '16', '24']","['6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['17', '9']",['8']
434,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['13', '23', '14', '16', '24', '17']","['6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","[None, '9']",['8']
434,8 finished I/O → ready queue,io_to_ready,8,IO0,"['13', '23', '14', '16', '24', '17', '8']","['6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","[None, '9']",[None]
434,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['23', '14', '16', '24', '17', '8']","['6', '5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['13', '9']",[None]
434,6 dispatched to IO0,dispatch_io,6,IO0,"['23', '14', '16', '24', '17', '8']","['5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['13', '9']",['6']
435,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['23', '14', '16', '24', '17', '8', '9']","['5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['13', None]",['6']
435,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['14', '16', '24', '17', '8', '9']","['5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['13', '23']",['6']
436,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['14', '16', '24', '17', '8', '9', '13']","['5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","[None, '23']",['6']
436,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['16', '24', '17', '8', '9', '13']","['5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['14', '23']",['6']
437,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['16', '24', '17', '8', '9', '13', '23']","['5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['14', None]",['6']
437,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['24', '17', '8', '9', '13', '23']","['5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['14', '16']",['6']
438,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['24', '17', '8', '9', '13', '23', '14']","['5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","[None, '16']",['6']
438,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['17', '8', '9', '13', '23', '14']","['5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['24', '16']",['6']
439,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['17', '8', '9', '13', '23', '14', '16']","['5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['24', None]",['6']
439,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['8', '9', '13', '23', '14', '16']","['5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['24', '17']",['6']
440,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['8', '9', '13', '23', '14', '16', '24']","['5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","[None, '17']",['6']
440,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '13', '23', '14', '16', '24']","['5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['8', '17']",['6']
441,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['9', '13', '23', '14', '16', '24', '17']","['5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['8', None]",['6']
441,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['13', '23', '14', '16', '24', '17']","['5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['8', '9']",['6']
442,8 finished all bursts,finished,8,CPU0,"['13', '23', '14', '16', '24', '17']","['5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","[None, '9']",['6']
442,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['23', '14', '16', '24', '17']","['5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['13', '9']",['6']
443,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['23', '14', '16', '24', '17', '9']","['5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['13', None]",['6']
443,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['14', '16', '24', '17', '9']","['5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['13', '23']",['6']
444,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['14', '16', '24', '17', '9', '13']","['5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","[None, '23']",['6']
444,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['14', '16', '24', '17', '9', '13', '23']","['5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","[None, None]",['6']
444,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['16', '24', '17', '9', '13', '23']","['5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['14', None]",['6']
444,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['24', '17', '9', '13', '23']","['5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['14', '16']",['6']
445,6 finished I/O → ready queue,io_to_ready,6,IO0,"['24', '17', '9', '13', '23', '6']","['5', '20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['14', '16']",[None]
445,5 dispatched to IO0,dispatch_io,5,IO0,"['24', '17', '9', '13', '23', '6']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['14', '16']",['5']
446,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['24', '17', '9', '13', '23', '6', '14']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","[None, '16']",['5']
446,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['24', '17', '9', '13', '23', '6', '14', '16']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","[None, None]",['5']
446,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['17', '9', '13', '23', '6', '14', '16']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['24', None]",['5']
446,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['9', '13', '23', '6', '14', '16']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['24', '17']",['5']
447,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['9', '13', '23', '6', '14', '16', '24']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","[None, '17']",['5']
447,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['13', '23', '6', '14', '16', '24']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18']","['9', '17']",['5']
448,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['13', '23', '6', '14', '16', '24']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9']","[None, '17']",['5']
448,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['13', '23', '6', '14', '16', '24']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17']","[None, None]",['5']
448,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['23', '6', '14', '16', '24']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17']","['13', None]",['5']
448,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['6', '14', '16', '24']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17']","['13', '23']",['5']
450,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['6', '14', '16', '24', '13']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17']","[None, '23']",['5']
450,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['6', '14', '16', '24', '13', '23']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17']","[None, None]",['5']
450,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['14', '16', '24', '13', '23']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17']","['6', None]",['5']
450,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['16', '24', '13', '23']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17']","['6', '14']",['5']
452,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['16', '24', '13', '23', '6']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17']","[None, '14']",['5']
452,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['16', '24', '13', '23', '6', '14']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17']","[None, None]",['5']
452,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['24', '13', '23', '6', '14']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17']","['16', None]",['5']
452,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['13', '23', '6', '14']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17']","['16', '24']",['5']
454,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['13', '23', '6', '14', '16']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17']","[None, '24']",['5']
454,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['13', '23', '6', '14', '16', '24']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17']","[None, None]",['5']
454,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['23', '6', '14', '16', '24']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17']","['13', None]",['5']
454,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['6', '14', '16', '24']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17']","['13', '23']",['5']
456,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['6', '14', '16', '24', '13']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17']","[None, '23']",['5']
456,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['6', '14', '16', '24', '13', '23']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17']","[None, None]",['5']
456,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['14', '16', '24', '13', '23']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17']","['6', None]",['5']
456,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['16', '24', '13', '23']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17']","['6', '14']",['5']
457,5 finished I/O → ready queue,io_to_ready,5,IO0,"['16', '24', '13', '23', '5']","['20', '4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17']","['6', '14']",[None]
457,20 dispatched to IO0,dispatch_io,20,IO0,"['16', '24', '13', '23', '5']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17']","['6', '14']",['20']
458,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['16', '24', '13', '23', '5', '6']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17']","[None, '14']",['20']
458,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['16', '24', '13', '23', '5', '6', '14']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17']","[None, None]",['20']
458,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['24', '13', '23', '5', '6', '14']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17']","['16', None]",['20']
458,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['13', '23', '5', '6', '14']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17']","['16', '24']",['20']
460,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['13', '23', '5', '6', '14']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16']","[None, '24']",['20']
460,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['13', '23', '5', '6', '14', '24']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16']","[None, None]",['20']
460,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['23', '5', '6', '14', '24']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16']","['13', None]",['20']
460,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['5', '6', '14', '24']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16']","['13', '23']",['20']
462,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['5', '6', '14', '24', '13']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16']","[None, '23']",['20']
462,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['5', '6', '14', '24', '13', '23']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16']","[None, None]",['20']
462,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '14', '24', '13', '23']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16']","['5', None]",['20']
462,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['14', '24', '13', '23']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16']","['5', '6']",['20']
464,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['14', '24', '13', '23', '5']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16']","[None, '6']",['20']
464,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['14', '24', '13', '23', '5', '6']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16']","[None, None]",['20']
464,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['24', '13', '23', '5', '6']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16']","['14', None]",['20']
464,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['13', '23', '5', '6']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16']","['14', '24']",['20']
466,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['13', '23', '5', '6', '14']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16']","[None, '24']",['20']
466,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['13', '23', '5', '6', '14', '24']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16']","[None, None]",['20']
466,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['23', '5', '6', '14', '24']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16']","['13', None]",['20']
466,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['5', '6', '14', '24']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16']","['13', '23']",['20']
467,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['5', '6', '14', '24', '13']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16']","[None, '23']",['20']
467,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['5', '6', '14', '24', '13', '23']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16']","[None, None]",['20']
467,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '14', '24', '13', '23']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16']","['5', None]",['20']
467,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['14', '24', '13', '23']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16']","['5', '6']",['20']
469,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['14', '24', '13', '23', '5']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16']","[None, '6']",['20']
469,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['14', '24', '13', '23', '5', '6']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16']","[None, None]",['20']
469,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['24', '13', '23', '5', '6']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16']","['14', None]",['20']
469,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['13', '23', '5', '6']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16']","['14', '24']",['20']
470,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['13', '23', '5', '6']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14']","[None, '24']",['20']
470,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['23', '5', '6']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14']","['13', '24']",['20']
471,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['23', '5', '6', '24']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14']","['13', None]",['20']
471,20 finished I/O → ready queue,io_to_ready,20,IO0,"['23', '5', '6', '24', '20']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14']","['13', None]",[None]
471,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['5', '6', '24', '20']","['4', '11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14']","['13', '23']",[None]
471,4 dispatched to IO0,dispatch_io,4,IO0,"['5', '6', '24', '20']","['11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14']","['13', '23']",['4']
472,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['5', '6', '24', '20', '13']","['11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14']","[None, '23']",['4']
472,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '24', '20', '13']","['11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14']","['5', '23']",['4']
473,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['6', '24', '20', '13', '23']","['11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14']","['5', None]",['4']
473,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['24', '20', '13', '23']","['11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14']","['5', '6']",['4']
474,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['24', '20', '13', '23', '5']","['11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14']","[None, '6']",['4']
474,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['20', '13', '23', '5']","['11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14']","['24', '6']",['4']
475,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['20', '13', '23', '5', '6']","['11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14']","['24', None]",['4']
475,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['13', '23', '5', '6']","['11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14']","['24', '20']",['4']
476,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['13', '23', '5', '6', '24']","['11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14']","[None, '20']",['4']
476,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['23', '5', '6', '24']","['11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14']","['13', '20']",['4']
477,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['23', '5', '6', '24', '20']","['11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14']","['13', None]",['4']
477,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['5', '6', '24', '20']","['11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14']","['13', '23']",['4']
478,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['5', '6', '24', '20', '13']","['11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14']","[None, '23']",['4']
478,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['5', '6', '24', '20', '13']","['11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23']","[None, None]",['4']
478,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '24', '20', '13']","['11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23']","['5', None]",['4']
478,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['24', '20', '13']","['11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23']","['5', '6']",['4']
480,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['24', '20', '13', '5']","['11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23']","[None, '6']",['4']
480,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['24', '20', '13', '5']","['11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6']","[None, None]",['4']
480,4 finished I/O → ready queue,io_to_ready,4,IO0,"['24', '20', '13', '5', '4']","['11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6']","[None, None]",[None]
480,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['20', '13', '5', '4']","['11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6']","['24', None]",[None]
480,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['13', '5', '4']","['11', '15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6']","['24', '20']",[None]
480,11 dispatched to IO0,dispatch_io,11,IO0,"['13', '5', '4']","['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6']","['24', '20']",['11']
482,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['13', '5', '4', '24']","['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6']","[None, '20']",['11']
482,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['13', '5', '4', '24']","['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20']","[None, None]",['11']
482,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['5', '4', '24']","['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20']","['13', None]",['11']
482,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '24']","['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20']","['13', '5']",['11']
484,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['4', '24', '13']","['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20']","[None, '5']",['11']
484,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '24', '13', '5']","['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20']","[None, None]",['11']
484,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['24', '13', '5']","['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20']","['4', None]",['11']
484,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['13', '5']","['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20']","['4', '24']",['11']
485,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['13', '5', '4']","['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20']","[None, '24']",['11']
485,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['5', '4']","['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20']","['13', '24']",['11']
486,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['5', '4', '24']","['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20']","['13', None]",['11']
486,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '24']","['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20']","['13', '5']",['11']
487,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['4', '24', '13']","['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20']","[None, '5']",['11']
487,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['24', '13']","['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20']","['4', '5']",['11']
488,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['24', '13', '5']","['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20']","['4', None]",['11']
488,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['13', '5']","['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20']","['4', '24']",['11']
489,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['13', '5', '4']","['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20']","[None, '24']",['11']
489,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['5', '4']","['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20']","['13', '24']",['11']
490,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['5', '4', '24']","['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20']","['13', None]",['11']
490,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '24']","['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20']","['13', '5']",['11']
491,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['4', '24', '13']","['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20']","[None, '5']",['11']
491,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['4', '24', '13']","['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5']","[None, None]",['11']
491,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['24', '13']","['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5']","['4', None]",['11']
491,24 dispatched to CPU1,dispatch_cpu,24,CPU1,['13'],"['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5']","['4', '24']",['11']
492,24 finished CPU → wait queue,cpu_to_io,24,CPU1,['13'],"['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24']","['4', None]",['11']
492,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24']","['4', '13']",['11']
493,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24']","[None, '13']",['11']
493,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24']","['4', '13']",['11']
494,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],"['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24']","[None, '13']",['11']
494,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['4', '13']","['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24']","[None, None]",['11']
494,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['13'],"['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24']","['4', None]",['11']
494,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24']","['4', '13']",['11']
495,4 finished CPU → wait queue,cpu_to_io,4,CPU0,[],"['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","[None, '13']",['11']
495,11 finished I/O → ready queue,io_to_ready,11,IO0,['11'],"['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","[None, '13']",[None]
495,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['15', '21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","['11', '13']",[None]
495,15 dispatched to IO0,dispatch_io,15,IO0,[],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","['11', '13']",['15']
496,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","['11', None]",['15']
496,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","['11', '13']",['15']
497,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","[None, '13']",['15']
497,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","['11', '13']",['15']
498,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","['11', None]",['15']
498,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","['11', '13']",['15']
499,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","[None, '13']",['15']
499,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","['11', '13']",['15']
500,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","['11', None]",['15']
500,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","['11', '13']",['15']
501,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","[None, '13']",['15']
501,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['11', '13']","['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","[None, None]",['15']
501,11 dispatched to CPU0,dispatch_cpu,11,CPU0,['13'],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","['11', None]",['15']
501,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","['11', '13']",['15']
503,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,['11'],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","[None, '13']",['15']
503,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['11', '13']","['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","[None, None]",['15']
503,11 dispatched to CPU0,dispatch_cpu,11,CPU0,['13'],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","['11', None]",['15']
503,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","['11', '13']",['15']
505,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","[None, '13']",['15']
505,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['11', '13']","['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","[None, None]",['15']
505,11 dispatched to CPU0,dispatch_cpu,11,CPU0,['13'],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","['11', None]",['15']
505,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","['11', '13']",['15']
507,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","[None, '13']",['15']
507,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['11', '13']","['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","[None, None]",['15']
507,11 dispatched to CPU0,dispatch_cpu,11,CPU0,['13'],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","['11', None]",['15']
507,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4']","['11', '13']",['15']
508,13 finished CPU → wait queue,cpu_to_io,13,CPU1,[],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13']","['11', None]",['15']
509,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13']","[None, None]",['15']
509,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13']","['11', None]",['15']
511,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13']","[None, None]",['15']
511,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13']","['11', None]",['15']
513,11 finished CPU → wait queue,cpu_to_io,11,CPU0,[],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, None]",['15']
515,15 finished I/O → ready queue,io_to_ready,15,IO0,['15'],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, None]",[None]
515,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['21', '22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', None]",[None]
515,21 dispatched to IO0,dispatch_io,21,IO0,[],"['22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', None]",['21']
517,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, None]",['21']
517,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', None]",['21']
519,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, None]",['21']
519,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', None]",['21']
521,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, None]",['21']
521,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', None]",['21']
523,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, None]",['21']
523,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', None]",['21']
525,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, None]",['21']
525,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', None]",['21']
527,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,['15'],"['22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, None]",['21']
527,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', None]",['21']
529,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, None]",['21']
529,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', None]",['21']
530,21 finished I/O → ready queue,io_to_ready,21,IO0,['21'],"['22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', None]",[None]
530,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['22', '25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', '21']",[None]
530,22 dispatched to IO0,dispatch_io,22,IO0,[],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', '21']",['22']
531,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, '21']",['22']
531,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', '21']",['22']
532,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,['21'],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', None]",['22']
532,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', '21']",['22']
533,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, '21']",['22']
533,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', '21']",['22']
534,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,['21'],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', None]",['22']
534,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', '21']",['22']
535,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, '21']",['22']
535,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', '21']",['22']
536,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,['21'],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', None]",['22']
536,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', '21']",['22']
537,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, '21']",['22']
537,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', '21']",['22']
538,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,['21'],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', None]",['22']
538,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', '21']",['22']
539,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, '21']",['22']
539,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', '21']",['22']
540,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,['21'],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', None]",['22']
540,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', '21']",['22']
541,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,['15'],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, '21']",['22']
541,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', '21']",['22']
542,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,['21'],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', None]",['22']
542,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', '21']",['22']
543,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, '21']",['22']
543,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', '21']",['22']
544,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,['15'],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, '21']",['22']
544,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['15', '21']","['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, None]",['22']
544,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['21'],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', None]",['22']
544,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', '21']",['22']
546,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, '21']",['22']
546,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['15', '21']","['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, None]",['22']
546,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['21'],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', None]",['22']
546,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', '21']",['22']
548,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, '21']",['22']
548,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['15', '21']","['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, None]",['22']
548,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['21'],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', None]",['22']
548,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', '21']",['22']
550,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, '21']",['22']
550,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['15', '21']","['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, None]",['22']
550,22 finished I/O → ready queue,io_to_ready,22,IO0,"['15', '21', '22']","['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, None]",[None]
550,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['21', '22']","['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', None]",[None]
550,21 dispatched to CPU1,dispatch_cpu,21,CPU1,['22'],"['25', '12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', '21']",[None]
550,25 dispatched to IO0,dispatch_io,25,IO0,['22'],"['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['15', '21']",['25']
552,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['22', '15']","['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, '21']",['25']
552,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['22', '15', '21']","['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, None]",['25']
552,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['15', '21']","['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['22', None]",['25']
552,15 dispatched to CPU1,dispatch_cpu,15,CPU1,['21'],"['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['22', '15']",['25']
554,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['21', '22']","['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, '15']",['25']
554,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['21', '22', '15']","['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","[None, None]",['25']
554,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['22', '15']","['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['21', None]",['25']
554,22 dispatched to CPU1,dispatch_cpu,22,CPU1,['15'],"['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11']","['21', '22']",['25']
556,21 finished CPU → wait queue,cpu_to_io,21,CPU0,['15'],"['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21']","[None, '22']",['25']
556,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['15', '22']","['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21']","[None, None]",['25']
556,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['22'],"['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21']","['15', None]",['25']
556,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21']","['15', '22']",['25']
558,15 finished all bursts,finished,15,CPU0,[],"['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21']","[None, '22']",['25']
558,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,['22'],"['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21']","[None, None]",['25']
558,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21']","['22', None]",['25']
560,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21']","[None, None]",['25']
560,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21']","['22', None]",['25']
561,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21']","[None, None]",['25']
561,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21']","['22', None]",['25']
563,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21']","[None, None]",['25']
563,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21']","['22', None]",['25']
565,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21']","[None, None]",['25']
565,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21']","['22', None]",['25']
567,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21']","[None, None]",['25']
567,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21']","['22', None]",['25']
569,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21']","[None, None]",['25']
569,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21']","['22', None]",['25']
571,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21']","[None, None]",['25']
571,25 finished I/O → ready queue,io_to_ready,25,IO0,"['22', '25']","['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21']","[None, None]",[None]
571,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['25'],"['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21']","['22', None]",[None]
571,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['12', '10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21']","['22', '25']",[None]
571,12 dispatched to IO0,dispatch_io,12,IO0,[],"['10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21']","['22', '25']",['12']
572,22 finished CPU → wait queue,cpu_to_io,22,CPU0,[],"['10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","[None, '25']",['12']
573,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,['25'],"['10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","[None, None]",['12']
573,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","['25', None]",['12']
575,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","[None, None]",['12']
575,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","['25', None]",['12']
577,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","[None, None]",['12']
577,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","['25', None]",['12']
579,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","[None, None]",['12']
579,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","['25', None]",['12']
581,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","[None, None]",['12']
581,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","['25', None]",['12']
583,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","[None, None]",['12']
583,12 finished I/O → ready queue,io_to_ready,12,IO0,"['25', '12']","['10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","[None, None]",[None]
583,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['12'],"['10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","['25', None]",[None]
583,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['10', '19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","['25', '12']",[None]
583,10 dispatched to IO0,dispatch_io,10,IO0,[],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","['25', '12']",['10']
585,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","[None, '12']",['10']
585,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['25', '12']","['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","[None, None]",['10']
585,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['12'],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","['25', None]",['10']
585,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","['25', '12']",['10']
586,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","[None, '12']",['10']
586,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","['25', '12']",['10']
587,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,['12'],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","['25', None]",['10']
587,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","['25', '12']",['10']
588,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","[None, '12']",['10']
588,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","['25', '12']",['10']
589,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,['12'],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","['25', None]",['10']
589,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","['25', '12']",['10']
590,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","[None, '12']",['10']
590,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['25', '12']","['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","[None, None]",['10']
590,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['12'],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","['25', None]",['10']
590,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","['25', '12']",['10']
592,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","[None, '12']",['10']
592,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['25', '12']","['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","[None, None]",['10']
592,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['12'],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","['25', None]",['10']
592,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","['25', '12']",['10']
594,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","[None, '12']",['10']
594,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['25', '12']","['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","[None, None]",['10']
594,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['12'],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","['25', None]",['10']
594,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","['25', '12']",['10']
596,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","[None, '12']",['10']
596,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['25', '12']","['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","[None, None]",['10']
596,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['12'],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","['25', None]",['10']
596,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","['25', '12']",['10']
598,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22']","[None, '12']",['10']
598,12 finished CPU → wait queue,cpu_to_io,12,CPU1,['25'],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12']","[None, None]",['10']
598,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12']","['25', None]",['10']
600,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12']","[None, None]",['10']
600,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12']","['25', None]",['10']
602,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12']","[None, None]",['10']
602,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12']","['25', None]",['10']
604,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12']","[None, None]",['10']
604,10 finished I/O → ready queue,io_to_ready,10,IO0,"['25', '10']","['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12']","[None, None]",[None]
604,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['10'],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12']","['25', None]",[None]
604,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['19', '18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12']","['25', '10']",[None]
604,19 dispatched to IO0,dispatch_io,19,IO0,[],"['18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12']","['25', '10']",['19']
606,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12']","[None, '10']",['19']
606,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['25', '10']","['18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12']","[None, None]",['19']
606,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['10'],"['18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12']","['25', None]",['19']
606,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12']","['25', '10']",['19']
608,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12']","[None, '10']",['19']
608,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['25', '10']","['18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12']","[None, None]",['19']
608,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['10'],"['18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12']","['25', None]",['19']
608,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12']","['25', '10']",['19']
610,25 finished CPU → wait queue,cpu_to_io,25,CPU0,[],"['18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25']","[None, '10']",['19']
610,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,['10'],"['18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25']","[None, None]",['19']
610,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25']","['10', None]",['19']
612,10 finished CPU → wait queue,cpu_to_io,10,CPU0,[],"['18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10']","[None, None]",['19']
621,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],"['18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10']","[None, None]",[None]
621,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['18', '9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10']","['19', None]",[None]
621,18 dispatched to IO0,dispatch_io,18,IO0,[],"['9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10']","['19', None]",['18']
623,19 finished CPU → wait queue,cpu_to_io,19,CPU0,[],"['9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","[None, None]",['18']
640,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","[None, None]",[None]
640,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['9', '17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","['18', None]",[None]
640,9 dispatched to IO0,dispatch_io,9,IO0,[],"['17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","['18', None]",['9']
642,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","[None, None]",['9']
642,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","['18', None]",['9']
644,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","[None, None]",['9']
644,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","['18', None]",['9']
646,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,['18'],"['17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","[None, None]",['9']
646,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","['18', None]",['9']
648,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","[None, None]",['9']
648,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","['18', None]",['9']
650,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","[None, None]",['9']
650,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","['18', None]",['9']
652,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","[None, None]",['9']
652,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","['18', None]",['9']
654,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","[None, None]",['9']
654,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","['18', None]",['9']
656,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","[None, None]",['9']
656,9 finished I/O → ready queue,io_to_ready,9,IO0,"['18', '9']","['17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","[None, None]",[None]
656,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['9'],"['17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","['18', None]",[None]
656,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['17', '16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","['18', '9']",[None]
656,17 dispatched to IO0,dispatch_io,17,IO0,[],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","['18', '9']",['17']
658,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","[None, '9']",['17']
658,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['18', '9']","['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","[None, None]",['17']
658,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['9'],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","['18', None]",['17']
658,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","['18', '9']",['17']
660,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","[None, '9']",['17']
660,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['18', '9']","['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","[None, None]",['17']
660,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['9'],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","['18', None]",['17']
660,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","['18', '9']",['17']
661,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,['18'],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","[None, '9']",['17']
661,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","['18', '9']",['17']
662,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,['9'],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","['18', None]",['17']
662,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","['18', '9']",['17']
663,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","[None, '9']",['17']
663,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","['18', '9']",['17']
664,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,['9'],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","['18', None]",['17']
664,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","['18', '9']",['17']
665,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","[None, '9']",['17']
665,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19']","['18', '9']",['17']
666,18 finished CPU → wait queue,cpu_to_io,18,CPU0,[],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18']","[None, '9']",['17']
666,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,['9'],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18']","[None, None]",['17']
666,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18']","['9', None]",['17']
668,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18']","[None, None]",['17']
668,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18']","['9', None]",['17']
670,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18']","[None, None]",['17']
670,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18']","['9', None]",['17']
672,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18']","[None, None]",['17']
672,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18']","['9', None]",['17']
673,9 finished CPU → wait queue,cpu_to_io,9,CPU0,[],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9']","[None, None]",['17']
677,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9']","[None, None]",[None]
677,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['16', '14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9']","['17', None]",[None]
677,16 dispatched to IO0,dispatch_io,16,IO0,[],"['14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9']","['17', None]",['16']
679,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9']","[None, None]",['16']
679,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9']","['17', None]",['16']
681,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9']","[None, None]",['16']
681,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9']","['17', None]",['16']
683,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9']","[None, None]",['16']
683,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9']","['17', None]",['16']
685,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9']","[None, None]",['16']
685,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9']","['17', None]",['16']
687,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9']","[None, None]",['16']
687,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9']","['17', None]",['16']
689,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9']","[None, None]",['16']
689,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9']","['17', None]",['16']
691,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9']","[None, None]",['16']
691,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9']","['17', None]",['16']
692,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17']","[None, None]",['16']
692,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17']","[None, None]",[None]
692,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['14', '23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17']","['16', None]",[None]
692,14 dispatched to IO0,dispatch_io,14,IO0,[],"['23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17']","['16', None]",['14']
694,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17']","[None, None]",['14']
694,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17']","['16', None]",['14']
696,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17']","[None, None]",['14']
696,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17']","['16', None]",['14']
697,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16']","[None, None]",['14']
701,14 finished I/O → ready queue,io_to_ready,14,IO0,['14'],"['23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16']","[None, None]",[None]
701,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['23', '6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16']","['14', None]",[None]
701,23 dispatched to IO0,dispatch_io,23,IO0,[],"['6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16']","['14', None]",['23']
703,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16']","[None, None]",['23']
703,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16']","['14', None]",['23']
704,14 finished all bursts,finished,14,CPU0,[],"['6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16']","[None, None]",['23']
714,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16']","[None, None]",[None]
714,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['6', '20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16']","['23', None]",[None]
714,6 dispatched to IO0,dispatch_io,6,IO0,[],"['20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16']","['23', None]",['6']
716,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16']","[None, None]",['6']
716,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16']","['23', None]",['6']
718,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16']","[None, None]",['6']
718,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16']","['23', None]",['6']
720,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16']","[None, None]",['6']
720,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16']","['23', None]",['6']
722,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16']","[None, None]",['6']
722,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16']","['23', None]",['6']
724,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23']","[None, None]",['6']
736,6 finished I/O → ready queue,io_to_ready,6,IO0,['6'],"['20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23']","[None, None]",[None]
736,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['20', '5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23']","['6', None]",[None]
736,20 dispatched to IO0,dispatch_io,20,IO0,[],"['5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23']","['6', None]",['20']
738,6 finished all bursts,finished,6,CPU0,[],"['5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23']","[None, None]",['20']
752,20 finished I/O → ready queue,io_to_ready,20,IO0,['20'],"['5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23']","[None, None]",[None]
752,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['5', '24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23']","['20', None]",[None]
752,5 dispatched to IO0,dispatch_io,5,IO0,[],"['24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23']","['20', None]",['5']
754,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23']","[None, None]",['5']
754,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23']","['20', None]",['5']
756,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23']","[None, None]",['5']
756,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23']","['20', None]",['5']
758,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23']","[None, None]",['5']
758,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23']","['20', None]",['5']
760,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23']","[None, None]",['5']
760,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23']","['20', None]",['5']
761,5 finished I/O → ready queue,io_to_ready,5,IO0,['5'],"['24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23']","['20', None]",[None]
761,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['24', '4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23']","['20', '5']",[None]
761,24 dispatched to IO0,dispatch_io,24,IO0,[],"['4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23']","['20', '5']",['24']
762,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23']","[None, '5']",['24']
762,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23']","['20', '5']",['24']
763,20 finished CPU → wait queue,cpu_to_io,20,CPU0,[],"['4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20']","[None, '5']",['24']
763,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20']","[None, None]",['24']
763,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20']","['5', None]",['24']
765,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20']","[None, None]",['24']
765,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20']","['5', None]",['24']
766,5 finished all bursts,finished,5,CPU0,[],"['4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20']","[None, None]",['24']
771,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20']","[None, None]",[None]
771,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['4', '13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20']","['24', None]",[None]
771,4 dispatched to IO0,dispatch_io,4,IO0,[],"['13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20']","['24', None]",['4']
773,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20']","[None, None]",['4']
773,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20']","['24', None]",['4']
775,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20']","[None, None]",['4']
775,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20']","['24', None]",['4']
777,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20']","[None, None]",['4']
777,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20']","['24', None]",['4']
779,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20']","[None, None]",['4']
779,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20']","['24', None]",['4']
781,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20']","[None, None]",['4']
781,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20']","['24', None]",['4']
783,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20']","[None, None]",['4']
783,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20']","['24', None]",['4']
785,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20']","[None, None]",['4']
785,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20']","['24', None]",['4']
787,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20']","[None, None]",['4']
787,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20']","['24', None]",['4']
788,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24']","[None, None]",['4']
792,4 finished I/O → ready queue,io_to_ready,4,IO0,['4'],"['13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24']","[None, None]",[None]
792,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['13', '11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24']","['4', None]",[None]
792,13 dispatched to IO0,dispatch_io,13,IO0,[],"['11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24']","['4', None]",['13']
794,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24']","[None, None]",['13']
794,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24']","['4', None]",['13']
796,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24']","[None, None]",['13']
796,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24']","['4', None]",['13']
798,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24']","[None, None]",['13']
798,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24']","['4', None]",['13']
799,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],"['11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24']","[None, None]",['13']
799,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24']","['4', None]",['13']
801,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24']","[None, None]",['13']
801,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24']","['4', None]",['13']
803,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24']","[None, None]",['13']
803,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24']","['4', None]",['13']
805,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24']","[None, None]",['13']
805,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24']","['4', None]",['13']
807,4 finished all bursts,finished,4,CPU0,[],"['11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24']","[None, None]",['13']
813,13 finished I/O → ready queue,io_to_ready,13,IO0,['13'],"['11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24']","[None, None]",[None]
813,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['11', '21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24']","['13', None]",[None]
813,11 dispatched to IO0,dispatch_io,11,IO0,[],"['21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24']","['13', None]",['11']
815,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24']","[None, None]",['11']
815,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24']","['13', None]",['11']
817,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24']","[None, None]",['11']
817,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24']","['13', None]",['11']
819,13 finished CPU → wait queue,cpu_to_io,13,CPU0,[],"['21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13']","[None, None]",['11']
830,11 finished I/O → ready queue,io_to_ready,11,IO0,['11'],"['21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13']","[None, None]",[None]
830,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['21', '22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13']","['11', None]",[None]
830,21 dispatched to IO0,dispatch_io,21,IO0,[],"['22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13']","['11', None]",['21']
832,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13']","[None, None]",['21']
832,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13']","['11', None]",['21']
834,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13']","[None, None]",['21']
834,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13']","['11', None]",['21']
836,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13']","[None, None]",['21']
836,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13']","['11', None]",['21']
838,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13']","[None, None]",['21']
838,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13']","['11', None]",['21']
840,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13']","[None, None]",['21']
840,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13']","['11', None]",['21']
841,11 finished CPU → wait queue,cpu_to_io,11,CPU0,[],"['22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['21']
842,21 finished I/O → ready queue,io_to_ready,21,IO0,['21'],"['22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",[None]
842,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['22', '12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', None]",[None]
842,22 dispatched to IO0,dispatch_io,22,IO0,[],"['12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', None]",['22']
844,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['22']
844,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', None]",['22']
846,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['22']
846,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', None]",['22']
848,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['22']
848,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', None]",['22']
850,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['22']
850,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', None]",['22']
852,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,['21'],"['12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['22']
852,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', None]",['22']
854,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['22']
854,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', None]",['22']
856,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['22']
856,22 finished I/O → ready queue,io_to_ready,22,IO0,"['21', '22']","['12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",[None]
856,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['22'],"['12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', None]",[None]
856,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['12', '25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', '22']",[None]
856,12 dispatched to IO0,dispatch_io,12,IO0,[],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', '22']",['12']
858,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, '22']",['12']
858,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['21', '22']","['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['12']
858,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['22'],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', None]",['12']
858,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', '22']",['12']
860,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, '22']",['12']
860,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['21', '22']","['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['12']
860,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['22'],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', None]",['12']
860,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', '22']",['12']
861,22 finished all bursts,finished,22,CPU1,[],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', None]",['12']
862,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['12']
862,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', None]",['12']
864,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['12']
864,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', None]",['12']
865,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,['21'],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['12']
865,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', None]",['12']
867,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['12']
867,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', None]",['12']
869,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['12']
869,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', None]",['12']
871,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['12']
871,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', None]",['12']
873,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['12']
873,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', None]",['12']
875,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,['21'],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['12']
875,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', None]",['12']
877,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['12']
877,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', None]",['12']
878,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', None]",[None]
878,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['25', '10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', '12']",[None]
878,25 dispatched to IO0,dispatch_io,25,IO0,[],"['10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', '12']",['25']
879,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, '12']",['25']
879,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', '12']",['25']
880,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,['12'],"['10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', None]",['25']
880,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', '12']",['25']
881,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, '12']",['25']
881,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['21', '12']",['25']
882,21 finished all bursts,finished,21,CPU0,[],"['10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, '12']",['25']
882,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,['12'],"['10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['25']
882,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['12', None]",['25']
884,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['25']
884,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['12', None]",['25']
886,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['25']
886,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['12', None]",['25']
888,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['25']
888,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['12', None]",['25']
890,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['25']
890,25 finished I/O → ready queue,io_to_ready,25,IO0,"['12', '25']","['10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",[None]
890,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['25'],"['10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['12', None]",[None]
890,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['10', '19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['12', '25']",[None]
890,10 dispatched to IO0,dispatch_io,10,IO0,[],"['19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['12', '25']",['10']
891,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,['12'],"['19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, '25']",['10']
891,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['12', '25']",['10']
892,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,['25'],"['19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['12', None]",['10']
892,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['12', '25']",['10']
893,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, '25']",['10']
893,25 finished all bursts,finished,25,CPU1,['12'],"['19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['10']
893,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['12', None]",['10']
895,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['10']
895,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['12', None]",['10']
897,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['10']
897,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['12', None]",['10']
899,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['10']
899,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['12', None]",['10']
901,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['10']
901,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['12', None]",['10']
903,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['10']
903,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['12', None]",['10']
904,12 finished all bursts,finished,12,CPU0,[],"['19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['10']
911,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],"['19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",[None]
911,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['19', '18', '9', '17', '16', '23', '20', '24', '13', '11']","['10', None]",[None]
911,19 dispatched to IO0,dispatch_io,19,IO0,[],"['18', '9', '17', '16', '23', '20', '24', '13', '11']","['10', None]",['19']
913,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['19']
913,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['18', '9', '17', '16', '23', '20', '24', '13', '11']","['10', None]",['19']
915,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['19']
915,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['18', '9', '17', '16', '23', '20', '24', '13', '11']","['10', None]",['19']
917,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['19']
917,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['18', '9', '17', '16', '23', '20', '24', '13', '11']","['10', None]",['19']
919,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,['10'],"['18', '9', '17', '16', '23', '20', '24', '13', '11']","[None, None]",['19']
919,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['18', '9', '17', '16', '23', '20', '24', '13', '11']","['10', None]",['19']
920,10 finished CPU → wait queue,cpu_to_io,10,CPU0,[],"['18', '9', '17', '16', '23', '20', '24', '13', '11', '10']","[None, None]",['19']
924,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],"['18', '9', '17', '16', '23', '20', '24', '13', '11', '10']","[None, None]",[None]
924,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['18', '9', '17', '16', '23', '20', '24', '13', '11', '10']","['19', None]",[None]
924,18 dispatched to IO0,dispatch_io,18,IO0,[],"['9', '17', '16', '23', '20', '24', '13', '11', '10']","['19', None]",['18']
926,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['9', '17', '16', '23', '20', '24', '13', '11', '10']","[None, None]",['18']
926,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['9', '17', '16', '23', '20', '24', '13', '11', '10']","['19', None]",['18']
928,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,['19'],"['9', '17', '16', '23', '20', '24', '13', '11', '10']","[None, None]",['18']
928,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['9', '17', '16', '23', '20', '24', '13', '11', '10']","['19', None]",['18']
930,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['9', '17', '16', '23', '20', '24', '13', '11', '10']","[None, None]",['18']
930,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['9', '17', '16', '23', '20', '24', '13', '11', '10']","['19', None]",['18']
932,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['9', '17', '16', '23', '20', '24', '13', '11', '10']","[None, None]",['18']
932,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['9', '17', '16', '23', '20', '24', '13', '11', '10']","['19', None]",['18']
934,19 finished CPU → wait queue,cpu_to_io,19,CPU0,[],"['9', '17', '16', '23', '20', '24', '13', '11', '10', '19']","[None, None]",['18']
934,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['9', '17', '16', '23', '20', '24', '13', '11', '10', '19']","[None, None]",[None]
934,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['9', '17', '16', '23', '20', '24', '13', '11', '10', '19']","['18', None]",[None]
934,9 dispatched to IO0,dispatch_io,9,IO0,[],"['17', '16', '23', '20', '24', '13', '11', '10', '19']","['18', None]",['9']
936,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['17', '16', '23', '20', '24', '13', '11', '10', '19']","[None, None]",['9']
936,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['17', '16', '23', '20', '24', '13', '11', '10', '19']","['18', None]",['9']
938,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['17', '16', '23', '20', '24', '13', '11', '10', '19']","[None, None]",['9']
938,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['17', '16', '23', '20', '24', '13', '11', '10', '19']","['18', None]",['9']
940,18 finished all bursts,finished,18,CPU0,[],"['17', '16', '23', '20', '24', '13', '11', '10', '19']","[None, None]",['9']
957,9 finished I/O → ready queue,io_to_ready,9,IO0,['9'],"['17', '16', '23', '20', '24', '13', '11', '10', '19']","[None, None]",[None]
957,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['17', '16', '23', '20', '24', '13', '11', '10', '19']","['9', None]",[None]
957,17 dispatched to IO0,dispatch_io,17,IO0,[],"['16', '23', '20', '24', '13', '11', '10', '19']","['9', None]",['17']
959,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['16', '23', '20', '24', '13', '11', '10', '19']","[None, None]",['17']
959,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['16', '23', '20', '24', '13', '11', '10', '19']","['9', None]",['17']
961,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['16', '23', '20', '24', '13', '11', '10', '19']","[None, None]",['17']
961,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['16', '23', '20', '24', '13', '11', '10', '19']","['9', None]",['17']
963,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['16', '23', '20', '24', '13', '11', '10', '19']","[None, None]",['17']
963,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['16', '23', '20', '24', '13', '11', '10', '19']","['9', None]",['17']
965,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['16', '23', '20', '24', '13', '11', '10', '19']","[None, None]",['17']
965,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['16', '23', '20', '24', '13', '11', '10', '19']","['9', None]",['17']
967,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['16', '23', '20', '24', '13', '11', '10', '19']","[None, None]",['17']
967,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['16', '23', '20', '24', '13', '11', '10', '19']","['9', None]",['17']
968,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['16', '23', '20', '24', '13', '11', '10', '19']","['9', None]",[None]
968,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['16', '23', '20', '24', '13', '11', '10', '19']","['9', '17']",[None]
968,16 dispatched to IO0,dispatch_io,16,IO0,[],"['23', '20', '24', '13', '11', '10', '19']","['9', '17']",['16']
969,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,['9'],"['23', '20', '24', '13', '11', '10', '19']","[None, '17']",['16']
969,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['23', '20', '24', '13', '11', '10', '19']","['9', '17']",['16']
970,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['23', '20', '24', '13', '11', '10', '19']","['9', None]",['16']
970,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['23', '20', '24', '13', '11', '10', '19']","['9', '17']",['16']
971,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['23', '20', '24', '13', '11', '10', '19']","[None, '17']",['16']
971,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['23', '20', '24', '13', '11', '10', '19']","['9', '17']",['16']
972,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['23', '20', '24', '13', '11', '10', '19']","['9', None]",['16']
972,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['23', '20', '24', '13', '11', '10', '19']","['9', '17']",['16']
973,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['23', '20', '24', '13', '11', '10', '19']","[None, '17']",['16']
973,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['23', '20', '24', '13', '11', '10', '19']","['9', '17']",['16']
974,17 finished CPU → wait queue,cpu_to_io,17,CPU1,[],"['23', '20', '24', '13', '11', '10', '19', '17']","['9', None]",['16']
975,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['23', '20', '24', '13', '11', '10', '19', '17']","[None, None]",['16']
975,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['23', '20', '24', '13', '11', '10', '19', '17']","['9', None]",['16']
977,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['23', '20', '24', '13', '11', '10', '19', '17']","[None, None]",['16']
977,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['23', '20', '24', '13', '11', '10', '19', '17']","['9', None]",['16']
979,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['23', '20', '24', '13', '11', '10', '19', '17']","[None, None]",['16']
979,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['23', '20', '24', '13', '11', '10', '19', '17']","['9', None]",['16']
981,9 finished CPU → wait queue,cpu_to_io,9,CPU0,[],"['23', '20', '24', '13', '11', '10', '19', '17', '9']","[None, None]",['16']
993,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['23', '20', '24', '13', '11', '10', '19', '17', '9']","[None, None]",[None]
993,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['23', '20', '24', '13', '11', '10', '19', '17', '9']","['16', None]",[None]
993,23 dispatched to IO0,dispatch_io,23,IO0,[],"['20', '24', '13', '11', '10', '19', '17', '9']","['16', None]",['23']
995,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['20', '24', '13', '11', '10', '19', '17', '9']","[None, None]",['23']
995,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['20', '24', '13', '11', '10', '19', '17', '9']","['16', None]",['23']
997,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['20', '24', '13', '11', '10', '19', '17', '9']","[None, None]",['23']
997,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['20', '24', '13', '11', '10', '19', '17', '9']","['16', None]",['23']
999,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['20', '24', '13', '11', '10', '19', '17', '9']","[None, None]",['23']
999,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['20', '24', '13', '11', '10', '19', '17', '9']","['16', None]",['23']
1001,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['20', '24', '13', '11', '10', '19', '17', '9']","[None, None]",['23']
1001,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['20', '24', '13', '11', '10', '19', '17', '9']","['16', None]",['23']
1003,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['20', '24', '13', '11', '10', '19', '17', '9']","[None, None]",['23']
1003,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['20', '24', '13', '11', '10', '19', '17', '9']","['16', None]",['23']
1005,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['20', '24', '13', '11', '10', '19', '17', '9']","[None, None]",['23']
1005,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['20', '24', '13', '11', '10', '19', '17', '9']","['16', None]",['23']
1006,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['20', '24', '13', '11', '10', '19', '17', '9']","['16', None]",[None]
1006,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['20', '24', '13', '11', '10', '19', '17', '9']","['16', '23']",[None]
1006,20 dispatched to IO0,dispatch_io,20,IO0,[],"['24', '13', '11', '10', '19', '17', '9']","['16', '23']",['20']
1007,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['24', '13', '11', '10', '19', '17', '9']","[None, '23']",['20']
1007,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['24', '13', '11', '10', '19', '17', '9']","['16', '23']",['20']
1008,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,['16'],"['24', '13', '11', '10', '19', '17', '9']","[None, '23']",['20']
1008,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['16', '23']","['24', '13', '11', '10', '19', '17', '9']","[None, None]",['20']
1008,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['23'],"['24', '13', '11', '10', '19', '17', '9']","['16', None]",['20']
1008,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['24', '13', '11', '10', '19', '17', '9']","['16', '23']",['20']
1009,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,['16'],"['24', '13', '11', '10', '19', '17', '9']","[None, '23']",['20']
1009,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['24', '13', '11', '10', '19', '17', '9']","['16', '23']",['20']
1010,23 finished all bursts,finished,23,CPU1,[],"['24', '13', '11', '10', '19', '17', '9']","['16', None]",['20']
1011,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['24', '13', '11', '10', '19', '17', '9']","[None, None]",['20']
1011,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['24', '13', '11', '10', '19', '17', '9']","['16', None]",['20']
1013,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['24', '13', '11', '10', '19', '17', '9']","[None, None]",['20']
1013,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['24', '13', '11', '10', '19', '17', '9']","['16', None]",['20']
1014,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,['16'],"['24', '13', '11', '10', '19', '17', '9']","[None, None]",['20']
1014,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['24', '13', '11', '10', '19', '17', '9']","['16', None]",['20']
1015,20 finished I/O → ready queue,io_to_ready,20,IO0,['20'],"['24', '13', '11', '10', '19', '17', '9']","['16', None]",[None]
1015,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['24', '13', '11', '10', '19', '17', '9']","['16', '20']",[None]
1015,24 dispatched to IO0,dispatch_io,24,IO0,[],"['13', '11', '10', '19', '17', '9']","['16', '20']",['24']
1016,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['13', '11', '10', '19', '17', '9']","[None, '20']",['24']
1016,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['13', '11', '10', '19', '17', '9']","['16', '20']",['24']
1017,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,['20'],"['13', '11', '10', '19', '17', '9']","['16', None]",['24']
1017,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['13', '11', '10', '19', '17', '9']","['16', '20']",['24']
1018,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['13', '11', '10', '19', '17', '9']","[None, '20']",['24']
1018,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['13', '11', '10', '19', '17', '9']","['16', '20']",['24']
1019,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,['20'],"['13', '11', '10', '19', '17', '9']","['16', None]",['24']
1019,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['13', '11', '10', '19', '17', '9']","['16', '20']",['24']
1020,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['13', '11', '10', '19', '17', '9']","[None, '20']",['24']
1020,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['13', '11', '10', '19', '17', '9']","['16', '20']",['24']
1021,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['13', '11', '10', '19', '17', '9', '16']","[None, '20']",['24']
1021,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,['20'],"['13', '11', '10', '19', '17', '9', '16']","[None, None]",['24']
1021,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['13', '11', '10', '19', '17', '9', '16']","['20', None]",['24']
1023,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,['20'],"['13', '11', '10', '19', '17', '9', '16']","[None, None]",['24']
1023,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['13', '11', '10', '19', '17', '9', '16']","['20', None]",['24']
1025,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['13', '11', '10', '19', '17', '9', '16']","[None, None]",['24']
1025,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['13', '11', '10', '19', '17', '9', '16']","['20', None]",['24']
1027,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['13', '11', '10', '19', '17', '9', '16']","[None, None]",['24']
1027,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['13', '11', '10', '19', '17', '9', '16']","['20', None]",['24']
1028,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['13', '11', '10', '19', '17', '9', '16']","['20', None]",[None]
1028,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['13', '11', '10', '19', '17', '9', '16']","['20', '24']",[None]
1028,13 dispatched to IO0,dispatch_io,13,IO0,[],"['11', '10', '19', '17', '9', '16']","['20', '24']",['13']
1029,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['11', '10', '19', '17', '9', '16']","[None, '24']",['13']
1029,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['11', '10', '19', '17', '9', '16']","['20', '24']",['13']
1030,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['11', '10', '19', '17', '9', '16']","['20', None]",['13']
1030,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['11', '10', '19', '17', '9', '16']","['20', '24']",['13']
1031,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['11', '10', '19', '17', '9', '16']","[None, '24']",['13']
1031,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['11', '10', '19', '17', '9', '16']","['20', '24']",['13']
1032,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['11', '10', '19', '17', '9', '16']","['20', None]",['13']
1032,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['11', '10', '19', '17', '9', '16']","['20', '24']",['13']
1033,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['11', '10', '19', '17', '9', '16']","[None, '24']",['13']
1033,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['11', '10', '19', '17', '9', '16']","['20', '24']",['13']
1034,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['11', '10', '19', '17', '9', '16']","['20', None]",['13']
1034,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['11', '10', '19', '17', '9', '16']","['20', '24']",['13']
1035,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['11', '10', '19', '17', '9', '16']","[None, '24']",['13']
1035,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['11', '10', '19', '17', '9', '16']","['20', '24']",['13']
1036,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,['20'],"['11', '10', '19', '17', '9', '16']","[None, '24']",['13']
1036,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['20', '24']","['11', '10', '19', '17', '9', '16']","[None, None]",['13']
1036,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['24'],"['11', '10', '19', '17', '9', '16']","['20', None]",['13']
1036,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['11', '10', '19', '17', '9', '16']","['20', '24']",['13']
1037,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,['24'],"['11', '10', '19', '17', '9', '16']","['20', None]",['13']
1037,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['11', '10', '19', '17', '9', '16']","['20', '24']",['13']
1038,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['11', '10', '19', '17', '9', '16']","[None, '24']",['13']
1038,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['11', '10', '19', '17', '9', '16']","['20', '24']",['13']
1039,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['11', '10', '19', '17', '9', '16']","['20', None]",['13']
1039,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['11', '10', '19', '17', '9', '16']","['20', '24']",['13']
1040,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['11', '10', '19', '17', '9', '16']","[None, '24']",['13']
1040,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['11', '10', '19', '17', '9', '16']","['20', '24']",['13']
1041,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['11', '10', '19', '17', '9', '16']","['20', None]",['13']
1041,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['11', '10', '19', '17', '9', '16']","['20', '24']",['13']
1042,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['11', '10', '19', '17', '9', '16']","[None, '24']",['13']
1042,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['11', '10', '19', '17', '9', '16']","['20', '24']",['13']
1043,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['11', '10', '19', '17', '9', '16']","['20', None]",['13']
1043,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['11', '10', '19', '17', '9', '16']","['20', '24']",['13']
1044,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['11', '10', '19', '17', '9', '16']","[None, '24']",['13']
1044,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['11', '10', '19', '17', '9', '16']","['20', '24']",['13']
1045,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,['20'],"['11', '10', '19', '17', '9', '16']","[None, '24']",['13']
1045,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['20', '24']","['11', '10', '19', '17', '9', '16']","[None, None]",['13']
1045,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['24'],"['11', '10', '19', '17', '9', '16']","['20', None]",['13']
1045,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['11', '10', '19', '17', '9', '16']","['20', '24']",['13']
1047,20 finished all bursts,finished,20,CPU0,[],"['11', '10', '19', '17', '9', '16']","[None, '24']",['13']
1047,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['11', '10', '19', '17', '9', '16']","[None, None]",['13']
1047,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['11', '10', '19', '17', '9', '16']","['24', None]",['13']
1048,24 finished all bursts,finished,24,CPU0,[],"['11', '10', '19', '17', '9', '16']","[None, None]",['13']
1051,13 finished I/O → ready queue,io_to_ready,13,IO0,['13'],"['11', '10', '19', '17', '9', '16']","[None, None]",[None]
1051,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['11', '10', '19', '17', '9', '16']","['13', None]",[None]
1051,11 dispatched to IO0,dispatch_io,11,IO0,[],"['10', '19', '17', '9', '16']","['13', None]",['11']
1053,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['10', '19', '17', '9', '16']","[None, None]",['11']
1053,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['10', '19', '17', '9', '16']","['13', None]",['11']
1054,13 finished all bursts,finished,13,CPU0,[],"['10', '19', '17', '9', '16']","[None, None]",['11']
1068,11 finished I/O → ready queue,io_to_ready,11,IO0,['11'],"['10', '19', '17', '9', '16']","[None, None]",[None]
1068,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['10', '19', '17', '9', '16']","['11', None]",[None]
1068,10 dispatched to IO0,dispatch_io,10,IO0,[],"['19', '17', '9', '16']","['11', None]",['10']
1070,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['19', '17', '9', '16']","[None, None]",['10']
1070,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['19', '17', '9', '16']","['11', None]",['10']
1072,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['19', '17', '9', '16']","[None, None]",['10']
1072,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['19', '17', '9', '16']","['11', None]",['10']
1074,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['19', '17', '9', '16']","[None, None]",['10']
1074,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['19', '17', '9', '16']","['11', None]",['10']
1076,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['19', '17', '9', '16']","[None, None]",['10']
1076,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['19', '17', '9', '16']","['11', None]",['10']
1078,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['19', '17', '9', '16']","[None, None]",['10']
1078,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['19', '17', '9', '16']","['11', None]",['10']
1080,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['19', '17', '9', '16']","[None, None]",['10']
1080,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['19', '17', '9', '16']","['11', None]",['10']
1082,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['19', '17', '9', '16']","[None, None]",['10']
1082,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['19', '17', '9', '16']","['11', None]",['10']
1084,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['19', '17', '9', '16']","[None, None]",['10']
1084,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['19', '17', '9', '16']","['11', None]",['10']
1085,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,['11'],"['19', '17', '9', '16']","[None, None]",['10']
1085,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['19', '17', '9', '16']","['11', None]",['10']
1087,11 finished all bursts,finished,11,CPU0,[],"['19', '17', '9', '16']","[None, None]",['10']
1088,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],"['19', '17', '9', '16']","[None, None]",[None]
1088,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['19', '17', '9', '16']","['10', None]",[None]
1088,19 dispatched to IO0,dispatch_io,19,IO0,[],"['17', '9', '16']","['10', None]",['19']
1090,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['17', '9', '16']","[None, None]",['19']
1090,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['17', '9', '16']","['10', None]",['19']
1092,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['17', '9', '16']","[None, None]",['19']
1092,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['17', '9', '16']","['10', None]",['19']
1094,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['17', '9', '16']","[None, None]",['19']
1094,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['17', '9', '16']","['10', None]",['19']
1096,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['17', '9', '16']","[None, None]",['19']
1096,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['17', '9', '16']","['10', None]",['19']
1097,10 finished all bursts,finished,10,CPU0,[],"['17', '9', '16']","[None, None]",['19']
1106,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],"['17', '9', '16']","[None, None]",[None]
1106,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['17', '9', '16']","['19', None]",[None]
1106,17 dispatched to IO0,dispatch_io,17,IO0,[],"['9', '16']","['19', None]",['17']
1108,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['9', '16']","[None, None]",['17']
1108,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['9', '16']","['19', None]",['17']
1110,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['9', '16']","[None, None]",['17']
1110,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['9', '16']","['19', None]",['17']
1112,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,['19'],"['9', '16']","[None, None]",['17']
1112,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['9', '16']","['19', None]",['17']
1114,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['9', '16']","[None, None]",['17']
1114,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['9', '16']","['19', None]",['17']
1116,19 finished CPU → wait queue,cpu_to_io,19,CPU0,[],"['9', '16', '19']","[None, None]",['17']
1128,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['9', '16', '19']","[None, None]",[None]
1128,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['9', '16', '19']","['17', None]",[None]
1128,9 dispatched to IO0,dispatch_io,9,IO0,[],"['16', '19']","['17', None]",['9']
1130,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['16', '19']","[None, None]",['9']
1130,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['16', '19']","['17', None]",['9']
1132,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['16', '19']","[None, None]",['9']
1132,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['16', '19']","['17', None]",['9']
1134,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['16', '19']","[None, None]",['9']
1134,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['16', '19']","['17', None]",['9']
1136,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,['17'],"['16', '19']","[None, None]",['9']
1136,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['16', '19']","['17', None]",['9']
1138,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['16', '19']","[None, None]",['9']
1138,9 finished I/O → ready queue,io_to_ready,9,IO0,"['17', '9']","['16', '19']","[None, None]",[None]
1138,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['9'],"['16', '19']","['17', None]",[None]
1138,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['16', '19']","['17', '9']",[None]
1138,16 dispatched to IO0,dispatch_io,16,IO0,[],['19'],"['17', '9']",['16']
1140,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],['19'],"[None, '9']",['16']
1140,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['17', '9']",['19'],"[None, None]",['16']
1140,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['9'],['19'],"['17', None]",['16']
1140,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],['19'],"['17', '9']",['16']
1142,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],['19'],"[None, '9']",['16']
1142,9 finished all bursts,finished,9,CPU1,['17'],['19'],"[None, None]",['16']
1142,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],['19'],"['17', None]",['16']
1144,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],['19'],"[None, None]",['16']
1144,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],['19'],"['17', None]",['16']
1146,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['19', '17']","[None, None]",['16']
1155,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['19', '17']","[None, None]",[None]
1155,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['19', '17']","['16', None]",[None]
1155,19 dispatched to IO0,dispatch_io,19,IO0,[],['17'],"['16', None]",['19']
1157,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],['17'],"[None, None]",['19']
1157,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],['17'],"['16', None]",['19']
1159,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],['17'],"[None, None]",['19']
1159,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],['17'],"['16', None]",['19']
1161,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],['17'],"[None, None]",['19']
1161,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],['17'],"['16', None]",['19']
1163,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],['17'],"[None, None]",['19']
1163,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],['17'],"['16', None]",['19']
1165,16 finished all bursts,finished,16,CPU0,[],['17'],"[None, None]",['19']
1177,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],['17'],"[None, None]",[None]
1177,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],['17'],"['19', None]",[None]
1177,17 dispatched to IO0,dispatch_io,17,IO0,[],[],"['19', None]",['17']
1179,19 finished all bursts,finished,19,CPU0,[],[],"[None, None]",['17']
1193,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],[],"[None, None]",[None]
1193,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]",[None]
1195,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]",[None]
1195,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]",[None]
1197,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]",[None]
1197,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]",[None]
1199,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]",[None]
1199,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]",[None]
1201,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]",[None]
1201,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]",[None]
1203,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,['17'],[],"[None, None]",[None]
1203,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]",[None]
1205,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]",[None]
1205,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]",[None]
1207,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]",[None]
1207,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]",[None]
1209,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]",[None]
1209,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]",[None]
1211,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]",[None]
1211,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]",[None]
1213,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]",[None]
1213,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]",[None]
1215,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]",[None]
1215,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]",[None]
1217,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]",[None]
1217,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]",[None]
1219,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]",[None]
1219,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]",[None]
1220,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],['17'],"[None, None]",[None]
1220,17 dispatched to IO0,dispatch_io,17,IO0,[],[],"[None, None]",['17']
1241,17 finished all bursts,finished,17,IO0,[],[],"[None, None]",[None]
