#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b631a3d020 .scope module, "jkff_tb" "jkff_tb" 2 3;
 .timescale 0 0;
v0x55b631a77740_0 .var "clk", 0 0;
v0x55b631a77800_0 .var "clrn", 0 0;
v0x55b631a778c0_0 .var "j", 0 0;
v0x55b631a77960_0 .var "k", 0 0;
v0x55b631a77a00_0 .var "prn", 0 0;
RS_0x7fb83bb43078 .resolv tri, v0x55b631a74160_0, v0x55b631a756b0_0;
v0x55b631a77aa0_0 .net8 "q", 0 0, RS_0x7fb83bb43078;  2 drivers
RS_0x7fb83bb430a8 .resolv tri, v0x55b631a74200_0, v0x55b631a757a0_0;
v0x55b631a77b40_0 .net8 "qn", 0 0, RS_0x7fb83bb430a8;  2 drivers
S_0x55b631a3d1a0 .scope module, "jkff" "jkff" 2 7, 3 4 0, S_0x55b631a3d020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j"
    .port_info 1 /INPUT 1 "k"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "clrn"
    .port_info 4 /INPUT 1 "prn"
    .port_info 5 /OUTPUT 1 "q"
    .port_info 6 /OUTPUT 1 "qn"
L_0x55b631a54750 .functor AND 1, RS_0x7fb83bb430a8, v0x55b631a778c0_0, C4<1>, C4<1>;
L_0x55b631a547c0 .functor NOT 1, v0x55b631a77740_0, C4<0>, C4<0>, C4<0>;
L_0x55b631a77be0 .functor AND 1, L_0x55b631a54750, L_0x55b631a547c0, C4<1>, C4<1>;
L_0x55b631a77ca0 .functor AND 1, L_0x55b631a77be0, v0x55b631a77800_0, C4<1>, C4<1>;
L_0x55b631a77d90 .functor NOT 1, L_0x55b631a77ca0, C4<0>, C4<0>, C4<0>;
L_0x55b631a77e50 .functor AND 1, RS_0x7fb83bb43078, v0x55b631a77960_0, C4<1>, C4<1>;
L_0x55b631a77f50 .functor NOT 1, v0x55b631a77740_0, C4<0>, C4<0>, C4<0>;
L_0x55b631a77fc0 .functor AND 1, L_0x55b631a77e50, L_0x55b631a77f50, C4<1>, C4<1>;
L_0x55b631a78120 .functor AND 1, L_0x55b631a77fc0, v0x55b631a77a00_0, C4<1>, C4<1>;
L_0x55b631a781e0 .functor NOT 1, L_0x55b631a78120, C4<0>, C4<0>, C4<0>;
v0x55b631a76680_0 .net *"_s0", 0 0, L_0x55b631a54750;  1 drivers
v0x55b631a76780_0 .net *"_s10", 0 0, L_0x55b631a77e50;  1 drivers
v0x55b631a76860_0 .net *"_s12", 0 0, L_0x55b631a77f50;  1 drivers
v0x55b631a76950_0 .net *"_s14", 0 0, L_0x55b631a77fc0;  1 drivers
v0x55b631a76a30_0 .net *"_s16", 0 0, L_0x55b631a78120;  1 drivers
v0x55b631a76b10_0 .net *"_s2", 0 0, L_0x55b631a547c0;  1 drivers
v0x55b631a76bf0_0 .net *"_s4", 0 0, L_0x55b631a77be0;  1 drivers
v0x55b631a76cd0_0 .net *"_s6", 0 0, L_0x55b631a77ca0;  1 drivers
v0x55b631a76db0_0 .net "clk", 0 0, v0x55b631a77740_0;  1 drivers
v0x55b631a76ee0_0 .net "clrn", 0 0, v0x55b631a77800_0;  1 drivers
v0x55b631a77010_0 .net "j", 0 0, v0x55b631a778c0_0;  1 drivers
v0x55b631a770d0_0 .net "k", 0 0, v0x55b631a77960_0;  1 drivers
v0x55b631a77190_0 .net "prn", 0 0, v0x55b631a77a00_0;  1 drivers
v0x55b631a772c0_0 .net8 "q", 0 0, RS_0x7fb83bb43078;  alias, 2 drivers
v0x55b631a773f0_0 .net8 "qn", 0 0, RS_0x7fb83bb430a8;  alias, 2 drivers
v0x55b631a77520_0 .net "r", 0 0, L_0x55b631a781e0;  1 drivers
v0x55b631a775c0_0 .net "s", 0 0, L_0x55b631a77d90;  1 drivers
S_0x55b631a3fb60 .scope module, "d_latch" "d_latch" 3 13, 4 2 0, S_0x55b631a3d1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s_"
    .port_info 1 /INPUT 1 "r_"
    .port_info 2 /INPUT 1 "clrn"
    .port_info 3 /INPUT 1 "prn"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 1 "q"
    .port_info 6 /OUTPUT 1 "qn"
L_0x55b631a789f0 .functor AND 1, v0x55b631a77740_0, L_0x55b631a77d90, C4<1>, C4<1>;
L_0x55b631a78b90 .functor AND 1, L_0x55b631a789f0, v0x55b631a77800_0, C4<1>, C4<1>;
L_0x55b631a78d80 .functor NOT 1, L_0x55b631a78b90, C4<0>, C4<0>, C4<0>;
L_0x55b631a78e90 .functor AND 1, v0x55b631a77740_0, L_0x55b631a781e0, C4<1>, C4<1>;
L_0x55b631a78f20 .functor AND 1, L_0x55b631a78e90, v0x55b631a77a00_0, C4<1>, C4<1>;
L_0x55b631a790f0 .functor NOT 1, L_0x55b631a78f20, C4<0>, C4<0>, C4<0>;
v0x55b631a74550_0 .net *"_s0", 0 0, L_0x55b631a789f0;  1 drivers
v0x55b631a74650_0 .net *"_s2", 0 0, L_0x55b631a78b90;  1 drivers
v0x55b631a74730_0 .net *"_s6", 0 0, L_0x55b631a78e90;  1 drivers
v0x55b631a747f0_0 .net *"_s8", 0 0, L_0x55b631a78f20;  1 drivers
v0x55b631a748d0_0 .net "clk", 0 0, v0x55b631a77740_0;  alias, 1 drivers
v0x55b631a749e0_0 .net "clrn", 0 0, v0x55b631a77800_0;  alias, 1 drivers
v0x55b631a74a80_0 .net "prn", 0 0, v0x55b631a77a00_0;  alias, 1 drivers
v0x55b631a74b20_0 .net8 "q", 0 0, RS_0x7fb83bb43078;  alias, 2 drivers
v0x55b631a74bc0_0 .net8 "qn", 0 0, RS_0x7fb83bb430a8;  alias, 2 drivers
v0x55b631a74c60_0 .net "r", 0 0, L_0x55b631a790f0;  1 drivers
v0x55b631a74d00_0 .net "r_", 0 0, L_0x55b631a781e0;  alias, 1 drivers
v0x55b631a74da0_0 .net "s", 0 0, L_0x55b631a78d80;  1 drivers
v0x55b631a74e70_0 .net "s_", 0 0, L_0x55b631a77d90;  alias, 1 drivers
S_0x55b631a3fde0 .scope module, "latch" "sr_latch" 4 10, 5 1 0, S_0x55b631a3fb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s"
    .port_info 1 /INPUT 1 "r"
    .port_info 2 /INPUT 1 "clrn"
    .port_info 3 /INPUT 1 "prn"
    .port_info 4 /OUTPUT 1 "q"
    .port_info 5 /OUTPUT 1 "qn"
v0x55b631a021f0_0 .net "clrn", 0 0, v0x55b631a77800_0;  alias, 1 drivers
v0x55b631a740a0_0 .net "prn", 0 0, v0x55b631a77a00_0;  alias, 1 drivers
v0x55b631a74160_0 .var "q", 0 0;
v0x55b631a74200_0 .var "qn", 0 0;
v0x55b631a742c0_0 .net "r", 0 0, L_0x55b631a790f0;  alias, 1 drivers
v0x55b631a743d0_0 .net "s", 0 0, L_0x55b631a78d80;  alias, 1 drivers
E_0x55b631a39300/0 .event edge, v0x55b631a743d0_0, v0x55b631a74200_0, v0x55b631a740a0_0, v0x55b631a742c0_0;
E_0x55b631a39300/1 .event edge, v0x55b631a74160_0, v0x55b631a021f0_0;
E_0x55b631a39300 .event/or E_0x55b631a39300/0, E_0x55b631a39300/1;
S_0x55b631a74f70 .scope module, "t_latch" "t_latch" 3 12, 6 1 0, S_0x55b631a3d1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j"
    .port_info 1 /INPUT 1 "k"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "clrn"
    .port_info 4 /INPUT 1 "prn"
    .port_info 5 /OUTPUT 1 "q"
    .port_info 6 /OUTPUT 1 "qn"
L_0x55b631a78300 .functor AND 1, L_0x55b631a77d90, v0x55b631a77740_0, C4<1>, C4<1>;
L_0x55b631a78400 .functor AND 1, L_0x55b631a78300, L_0x55b631a788e0, C4<1>, C4<1>;
L_0x55b631a78470 .functor AND 1, L_0x55b631a78400, v0x55b631a77800_0, C4<1>, C4<1>;
L_0x55b631a78530 .functor NOT 1, L_0x55b631a78470, C4<0>, C4<0>, C4<0>;
L_0x55b631a78670 .functor AND 1, L_0x55b631a781e0, v0x55b631a77740_0, C4<1>, C4<1>;
L_0x55b631a78770 .functor AND 1, L_0x55b631a78670, L_0x55b631a78530, C4<1>, C4<1>;
L_0x55b631a78820 .functor AND 1, L_0x55b631a78770, v0x55b631a77a00_0, C4<1>, C4<1>;
L_0x55b631a788e0 .functor NOT 1, L_0x55b631a78820, C4<0>, C4<0>, C4<0>;
v0x55b631a75ae0_0 .net *"_s0", 0 0, L_0x55b631a78300;  1 drivers
v0x55b631a75be0_0 .net *"_s10", 0 0, L_0x55b631a78770;  1 drivers
v0x55b631a75cc0_0 .net *"_s12", 0 0, L_0x55b631a78820;  1 drivers
v0x55b631a75d80_0 .net *"_s2", 0 0, L_0x55b631a78400;  1 drivers
v0x55b631a75e60_0 .net *"_s4", 0 0, L_0x55b631a78470;  1 drivers
v0x55b631a75f90_0 .net *"_s8", 0 0, L_0x55b631a78670;  1 drivers
v0x55b631a76070_0 .net "clk", 0 0, v0x55b631a77740_0;  alias, 1 drivers
v0x55b631a76110_0 .net "clrn", 0 0, v0x55b631a77800_0;  alias, 1 drivers
v0x55b631a761b0_0 .net "j", 0 0, L_0x55b631a77d90;  alias, 1 drivers
v0x55b631a76250_0 .net "k", 0 0, L_0x55b631a781e0;  alias, 1 drivers
v0x55b631a762f0_0 .net "prn", 0 0, v0x55b631a77a00_0;  alias, 1 drivers
v0x55b631a76390_0 .net8 "q", 0 0, RS_0x7fb83bb43078;  alias, 2 drivers
v0x55b631a76430_0 .net8 "qn", 0 0, RS_0x7fb83bb430a8;  alias, 2 drivers
v0x55b631a764d0_0 .net "r", 0 0, L_0x55b631a788e0;  1 drivers
v0x55b631a76570_0 .net "s", 0 0, L_0x55b631a78530;  1 drivers
S_0x55b631a751c0 .scope module, "latch" "sr_latch" 6 9, 5 1 0, S_0x55b631a74f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s"
    .port_info 1 /INPUT 1 "r"
    .port_info 2 /INPUT 1 "clrn"
    .port_info 3 /INPUT 1 "prn"
    .port_info 4 /OUTPUT 1 "q"
    .port_info 5 /OUTPUT 1 "qn"
v0x55b631a75490_0 .net "clrn", 0 0, v0x55b631a77800_0;  alias, 1 drivers
v0x55b631a755a0_0 .net "prn", 0 0, v0x55b631a77a00_0;  alias, 1 drivers
v0x55b631a756b0_0 .var "q", 0 0;
v0x55b631a757a0_0 .var "qn", 0 0;
v0x55b631a75890_0 .net "r", 0 0, L_0x55b631a788e0;  alias, 1 drivers
v0x55b631a75980_0 .net "s", 0 0, L_0x55b631a78530;  alias, 1 drivers
E_0x55b631a3b6f0/0 .event edge, v0x55b631a75980_0, v0x55b631a74200_0, v0x55b631a740a0_0, v0x55b631a75890_0;
E_0x55b631a3b6f0/1 .event edge, v0x55b631a74160_0, v0x55b631a021f0_0;
E_0x55b631a3b6f0 .event/or E_0x55b631a3b6f0/0, E_0x55b631a3b6f0/1;
    .scope S_0x55b631a751c0;
T_0 ;
    %wait E_0x55b631a3b6f0;
    %load/vec4 v0x55b631a75980_0;
    %load/vec4 v0x55b631a757a0_0;
    %and;
    %load/vec4 v0x55b631a755a0_0;
    %and;
    %inv;
    %assign/vec4 v0x55b631a756b0_0, 0;
    %load/vec4 v0x55b631a75890_0;
    %load/vec4 v0x55b631a756b0_0;
    %and;
    %load/vec4 v0x55b631a75490_0;
    %and;
    %inv;
    %assign/vec4 v0x55b631a757a0_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55b631a3fde0;
T_1 ;
    %wait E_0x55b631a39300;
    %load/vec4 v0x55b631a743d0_0;
    %load/vec4 v0x55b631a74200_0;
    %and;
    %load/vec4 v0x55b631a740a0_0;
    %and;
    %inv;
    %assign/vec4 v0x55b631a74160_0, 0;
    %load/vec4 v0x55b631a742c0_0;
    %load/vec4 v0x55b631a74160_0;
    %and;
    %load/vec4 v0x55b631a021f0_0;
    %and;
    %inv;
    %assign/vec4 v0x55b631a74200_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55b631a3d020;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b631a77740_0, 0;
T_2.0 ;
    %delay 1, 0;
    %load/vec4 v0x55b631a77740_0;
    %inv;
    %store/vec4 v0x55b631a77740_0, 0, 1;
    %jmp T_2.0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55b631a3d020;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b631a778c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b631a77960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b631a77800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b631a77a00_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b631a778c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b631a77960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b631a77800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b631a77a00_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b631a778c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b631a77960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b631a77800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b631a77a00_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b631a778c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b631a77960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b631a77800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b631a77a00_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b631a778c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b631a77960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b631a77800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b631a77a00_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b631a778c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b631a77960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b631a77800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b631a77a00_0, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55b631a3d020;
T_4 ;
    %vpi_call 2 30 "$monitor", "j=%4b,k=%4b,clk=%4b,clrn=%4b,prn=%4b,q=%4b,qn=%4b", v0x55b631a778c0_0, v0x55b631a77960_0, v0x55b631a77740_0, v0x55b631a77800_0, v0x55b631a77a00_0, v0x55b631a77aa0_0, v0x55b631a77b40_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55b631a3d020;
T_5 ;
    %vpi_call 2 34 "$dumpfile", "jkff.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "jkff_tb.v";
    "./jkff.v";
    "./d_latch.v";
    "./sr_latch.v";
    "./t_latch.v";
