<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: pcih                                Date:  6-24-2024,  8:03PM
Device Used: XC95144XL-10-TQ144
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
72 /144 ( 50%) 275 /720  ( 38%) 192/432 ( 44%)   22 /144 ( 15%) 84 /117 ( 72%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           6/18       20/54       24/90      13/15
FB2           3/18       35/54       55/90       6/15
FB3          15/18       29/54       39/90      14/15
FB4          12/18       22/54       47/90      11/15
FB5           4/18       12/54        6/90       6/14
FB6           7/18       12/54       17/90       6/13
FB7          16/18       27/54       42/90      13/15
FB8           9/18       35/54       45/90      15/15*
             -----       -----       -----      -----    
             72/144     192/432     275/720     84/117

* - Resource is exhausted

** Global Control Resources **

Signal 'I_PCICLK2' mapped onto global clock net GCK2.
Signal 'Z_NFCS' mapped onto global clock net GCK3.
Global output enable net(s) unused.
Signal 'Z_NIORST' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   32          32    |  I/O              :    80     109
Output        :   41          41    |  GCK/IO           :     3       3
Bidirectional :    8           8    |  GTS/IO           :     0       4
GCK           :    2           2    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     84          84

** Power Data **

There are 72 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'pcih.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'I_33M' based upon the LOC
   constraint 'P30'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'I_PCICLK2' based upon the LOC
   constraint 'P32'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'Z_NFCS' based upon the LOC
   constraint 'P38'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1007 - Removing unused input(s) 'P_NPERR'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'P_NSERR'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'Z_Z3SENSE'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'I_33M_IBUF'
   is ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
WARNING:Cpld:896 - Unable to map all desired signals into function block, FB4,
   because too many function block product terms are required. Buffering output
   signal DEBUG<7> to allow all signals assigned to this function block to be
   placed.
*************************  Summary of Mapped Logic  ************************

** 49 Outputs **

Signal                                                  Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                                    Pts   Inps          No.  Type    Use     Mode Rate State
Z_NDTACK                                                1     1     FB1_1   23   I/O     O       STD  FAST 
Z_ADA<31>                                               4     13    FB1_4   25   I/O     I/O     STD  FAST 
Z_ADA<29>                                               8     16    FB1_9   22   I/O     O       STD  FAST 
I_PCICLK                                                1     1     FB1_10  31   I/O     O       STD  FAST 
Z_ADA<30>                                               5     13    FB1_11  24   I/O     I/O     STD  FAST 
Z_ADA<28>                                               5     12    FB1_14  27   I/O     O       STD  FAST 
I_PCIENA                                                2     4     FB3_7   46   I/O     O       STD  FAST 
I_PCIDL                                                 1     4     FB3_10  48   I/O     O       STD  FAST 
I_DAOUT                                                 2     4     FB3_12  45   I/O     O       STD  FAST 
I_DATA                                                  3     8     FB3_14  49   I/O     O       STD  FAST 
I_CFLT                                                  1     9     FB3_15  50   I/O     O       STD  FAST 
I_PLA<1>                                                2     6     FB3_17  51   I/O     O       STD  FAST 
DEBUG<2>                                                3     5     FB4_1   118  I/O     O       STD  FAST RESET
DEBUG<11>                                               1     3     FB4_3   133  I/O     O       STD  FAST 
DEBUG<6>                                                16    13    FB4_5   128  I/O     O       STD  FAST RESET
DEBUG<7>                                                1     1     FB4_6   129  I/O     O       STD  FAST 
DEBUG<8>                                                2     3     FB4_8   130  I/O     O       STD  FAST 
DEBUG<9>                                                2     3     FB4_9   131  I/O     O       STD  FAST 
DEBUG<13>                                               0     0     FB4_10  135  I/O     O       STD  FAST 
DEBUG<10>                                               4     4     FB4_11  132  I/O     O       STD  FAST 
DEBUG<12>                                               0     0     FB4_12  134  I/O     O       STD  FAST 
DEBUG<15>                                               0     0     FB4_13  137  I/O     O       STD  FAST 
DEBUG<14>                                               0     0     FB4_14  136  I/O     O       STD  FAST 
I_PLA<0>                                                3     6     FB5_2   52   I/O     O       STD  FAST 
I_NINT6                                                 0     0     FB5_10  68   I/O     O       STD  FAST 
Z_NCFGOUT                                               1     1     FB5_13  70   I/O     O       STD  FAST RESET
I_NINT2                                                 2     5     FB5_17  69   I/O     O       STD  FAST 
P_PAR                                                   3     3     FB6_2   106  I/O     O       STD  FAST 
DEBUG<0>                                                2     3     FB6_9   116  I/O     O       STD  FAST RESET
DEBUG<3>                                                3     6     FB6_11  119  I/O     O       STD  FAST RESET
DEBUG<4>                                                2     2     FB6_12  120  I/O     O       STD  FAST 
DEBUG<5>                                                3     3     FB6_14  121  I/O     O       STD  FAST 
DEBUG<1>                                                3     4     FB6_16  117  I/O     O       STD  FAST RESET
P_CBE<1>                                                3     5     FB7_5   74   I/O     I/O     STD  FAST 
P_NLOCK                                                 0     0     FB7_7   77   I/O     O       STD  FAST 
P_CBE<2>                                                6     7     FB7_9   80   I/O     I/O     STD  FAST 
P_NIRDY                                                 2     4     FB7_10  79   I/O     I/O     STD  FAST 
P_CBE<3>                                                9     7     FB7_13  81   I/O     I/O     STD  FAST 
P_NGNT<0>                                               1     4     FB7_14  86   I/O     O       STD  FAST 
P_CLKOUT<0>                                             1     1     FB7_15  87   I/O     O       STD  FAST 

Signal                                                  Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                                    Pts   Inps          No.  Type    Use     Mode Rate State
P_NGNT<1>                                               1     4     FB7_16  83   I/O     O       STD  FAST 
P_CLKOUT<1>                                             1     1     FB7_17  88   I/O     O       STD  FAST 
P_NRESET                                                3     9     FB8_3   95   I/O     O       STD  FAST RESET
P_NGNT<3>                                               1     4     FB8_4   97   I/O     O       STD  FAST 
P_CLKOUT<3>                                             1     1     FB8_9   96   I/O     O       STD  FAST 
P_CLKOUT<2>                                             1     1     FB8_10  101  I/O     O       STD  FAST 
P_NGNT<2>                                               1     4     FB8_12  100  I/O     O       STD  FAST 
P_NFRAME                                                2     4     FB8_13  103  I/O     I/O     STD  FAST 
P_CBE<0>                                                6     6     FB8_16  107  I/O     I/O     STD  FAST 

** 23 Buried Nodes **

Signal                                                  Total Total Loc     Pwr  Reg Init
Name                                                    Pts   Inps          Mode State
$OpTx$FX_DC$1038                                        22    14    FB2_3   STD  
THE_PCI_ARB/CURRENT_STATE_FSM_FFd1                      18    16    FB2_14  STD  RESET
THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4                      15    22    FB2_17  STD  RESET
ncfg_x                                                  1     9     FB3_4   STD  RESET
p_par_ena                                               2     4     FB3_5   STD  RESET
cycend_x                                                2     3     FB3_6   STD  RESET
$OpTx$FX_DC$33                                          2     4     FB3_8   STD  
pci_int_ena_x                                           3     9     FB3_9   STD  RESET
DEBUG_12_OBUF/DEBUG_12_OBUF_TRST                        3     8     FB3_11  STD  
THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2                      4     7     FB3_13  STD  RESET
$OpTx$INV$27                                            5     10    FB3_16  STD  
$OpTx$$OpTx$FX_DC$1027_INV$1127                         6     12    FB3_18  STD  
THE_PCI_ARB/CURRENT_STATE_FSM_FFd4                      18    17    FB4_17  STD  RESET
$OpTx$FX_DC$40                                          1     4     FB6_18  STD  
dat_p                                                   2     2     FB7_3   STD  RESET
THE_PCI_SEQ/toc_ctr_x<1>                                2     2     FB7_4   STD  RESET
THE_PCI_SEQ/toc_ctr_x<0>/THE_PCI_SEQ/toc_ctr_x<0>_RSTF  2     3     FB7_6   STD  
THE_PCI_SEQ/toc_ctr_x<0>                                2     2     FB7_8   STD  RESET
DEBUG_3_OBUF/DEBUG_3_OBUF_RSTF                          2     3     FB7_11  STD  
THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1                      3     7     FB7_12  STD  RESET
cbe_p                                                   5     4     FB7_18  STD  RESET
DEBUG<7>_BUFR                                           16    13    FB8_1   STD  RESET
THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3                      14    20    FB8_14  STD  RESET

** 35 Inputs **

Signal                                                  Loc     Pin  Pin     Pin     
Name                                                            No.  Type    Use     
Z_AA<7>                                                 FB1_2   16   I/O     I
Z_NBERR                                                 FB1_6   20   I/O     I
Z_READ                                                  FB1_8   21   I/O     I
Z_NDS<0>                                                FB1_12  26   I/O     I
Z_NDS<2>                                                FB1_15  28   I/O     I
Z_DOE                                                   FB1_16  35   I/O     I
I_33M                                                   FB1_17  30   GCK/I/O I
Z_NIORST                                                FB2_2   143  GSR/I/O GSR/I
Z_AA<5>                                                 FB2_11  9    I/O     I
Z_AA<4>                                                 FB2_13  12   I/O     I
Z_AA<6>                                                 FB2_14  11   I/O     I
Z_AA<3>                                                 FB2_15  13   I/O     I
Z_AA<2>                                                 FB2_17  15   I/O     I
Z_NDS<1>                                                FB3_1   39   I/O     I
I_PCICLK2                                               FB3_2   32   GCK/I/O GCK
I_ACC<0>                                                FB3_3   41   I/O     I
I_DATPAR<0>                                             FB3_4   44   I/O     I
Z_NDS<3>                                                FB3_5   33   I/O     I
Z_NFCS                                                  FB3_8   38   GCK/I/O GCK/I
I_ACC<1>                                                FB3_9   40   I/O     I
I_DATPAR<1>                                             FB3_11  43   I/O     I
I_ZLA                                                   FB5_5   53   I/O     I
I_ZMA                                                   FB5_6   54   I/O     I
Z_NSLAVE                                                FB7_2   71   I/O     I
P_NDEVSEL                                               FB7_8   78   I/O     I
P_NREQ<0>                                               FB7_11  82   I/O     I
P_NREQ<1>                                               FB7_12  85   I/O     I
P_NINTC                                                 FB8_2   91   I/O     I
P_NINTD                                                 FB8_5   92   I/O     I
P_NINTA                                                 FB8_6   93   I/O     I
P_NINTB                                                 FB8_8   94   I/O     I
P_NREQ<3>                                               FB8_11  98   I/O     I
P_NREQ<2>                                               FB8_14  102  I/O     I
P_NTRDY                                                 FB8_15  104  I/O     I
P_NSTOP                                                 FB8_17  105  I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               20/34
Number of signals used by logic mapping into function block:  20
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
Z_NDTACK              1       0     0   4     FB1_1   23    I/O     O
(unused)              0       0     0   5     FB1_2   16    I/O     I
(unused)              0       0     0   5     FB1_3   17    I/O     
Z_ADA<31>             4       0     0   1     FB1_4   25    I/O     I/O
(unused)              0       0     0   5     FB1_5   19    I/O     
(unused)              0       0     0   5     FB1_6   20    I/O     I
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0   \/2   3     FB1_8   21    I/O     I
Z_ADA<29>             8       3<-   0   0     FB1_9   22    I/O     O
I_PCICLK              1       0   /\1   3     FB1_10  31    I/O     O
Z_ADA<30>             5       0     0   0     FB1_11  24    I/O     I/O
(unused)              0       0     0   5     FB1_12  26    I/O     I
(unused)              0       0     0   5     FB1_13        (b)     
Z_ADA<28>             5       0     0   0     FB1_14  27    I/O     O
(unused)              0       0     0   5     FB1_15  28    I/O     I
(unused)              0       0     0   5     FB1_16  35    I/O     I
(unused)              0       0     0   5     FB1_17  30    GCK/I/O I
(unused)              0       0     0   5     FB1_18        (b)     

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$33                     8: P_NINTD           15: Z_DOE 
  2: DEBUG_12_OBUF/DEBUG_12_OBUF_TRST   9: P_NRESET          16: Z_NBERR 
  3: I_33M                             10: Z_AA<2>           17: Z_NCFGOUT 
  4: I_ZLA                             11: Z_AA<3>           18: Z_NSLAVE 
  5: P_NINTA                           12: Z_AA<4>           19: Z_READ 
  6: P_NINTB                           13: Z_AA<5>           20: pci_int_ena_x 
  7: P_NINTC                           14: Z_AA<6>          

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Z_NDTACK             .X...................................... 1
Z_ADA<31>            X..X....XXXXXXXXXXX..................... 13
Z_ADA<29>            X..XXXXX.XXXXXXXXXX..................... 16
I_PCICLK             ..X..................................... 1
Z_ADA<30>            X..X.....XXXXXXXXXXX.................... 13
Z_ADA<28>            X..X.....XXXXXXXXXX..................... 12
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               35/19
Number of signals used by logic mapping into function block:  35
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB2_1   142   I/O     (b)
(unused)              0       0   \/5   0     FB2_2   143   GSR/I/O GSR/I
$OpTx$FX_DC$1038     22      17<-   0   0     FB2_3         (b)     (b)
(unused)              0       0   /\5   0     FB2_4   4     I/O     (b)
(unused)              0       0   /\2   3     FB2_5   2     GTS/I/O (b)
(unused)              0       0     0   5     FB2_6   3     GTS/I/O 
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   5     GTS/I/O 
(unused)              0       0     0   5     FB2_9   6     GTS/I/O 
(unused)              0       0     0   5     FB2_10  7     I/O     
(unused)              0       0     0   5     FB2_11  9     I/O     I
(unused)              0       0   \/3   2     FB2_12  10    I/O     (b)
(unused)              0       0   \/5   0     FB2_13  12    I/O     I
THE_PCI_ARB/CURRENT_STATE_FSM_FFd1
                     18      13<-   0   0     FB2_14  11    I/O     I
(unused)              0       0   /\5   0     FB2_15  13    I/O     I
(unused)              0       0   \/5   0     FB2_16  14    I/O     (b)
THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4
                     15      10<-   0   0     FB2_17  15    I/O     I
(unused)              0       0   /\5   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$1027_INV$1127  13: P_NFRAME.PIN                        25: THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 
  2: $OpTx$FX_DC$1038                 14: P_NIRDY.PIN                         26: THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 
  3: $OpTx$INV$27                     15: P_NREQ<0>                           27: THE_PCI_SEQ/toc_ctr_x<0> 
  4: DEBUG<0>                         16: P_NREQ<1>                           28: THE_PCI_SEQ/toc_ctr_x<1> 
  5: DEBUG<1>                         17: P_NREQ<2>                           29: Z_NCFGOUT 
  6: DEBUG<2>                         18: P_NREQ<3>                           30: Z_NDS<0> 
  7: DEBUG<3>                         19: P_NSTOP                             31: Z_NDS<1> 
  8: DEBUG<6>                         20: P_NTRDY                             32: Z_NDS<2> 
  9: DEBUG<7>_BUFR                    21: THE_PCI_ARB/CURRENT_STATE_FSM_FFd1  33: Z_NDS<3> 
 10: I_ACC<0>                         22: THE_PCI_ARB/CURRENT_STATE_FSM_FFd4  34: Z_NSLAVE 
 11: I_ACC<1>                         23: THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1  35: cycend_x 
 12: I_ZMA                            24: THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
$OpTx$FX_DC$1038     X.XXXXXXX.....XXXX..XX.................. 14
THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 
                     .XXXXXXXX...XXXXXX..XX.................. 16
THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 
                     .........XXXXX....XXXXXXXXXXXXXXXXX..... 22
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               29/25
Number of signals used by logic mapping into function block:  29
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1   39    I/O     I
(unused)              0       0     0   5     FB3_2   32    GCK/I/O GCK
(unused)              0       0     0   5     FB3_3   41    I/O     I
ncfg_x                1       0     0   4     FB3_4   44    I/O     I
p_par_ena             2       0     0   3     FB3_5   33    I/O     I
cycend_x              2       0     0   3     FB3_6   34    I/O     (b)
I_PCIENA              2       0     0   3     FB3_7   46    I/O     O
$OpTx$FX_DC$33        2       0     0   3     FB3_8   38    GCK/I/O GCK/I
pci_int_ena_x         3       0     0   2     FB3_9   40    I/O     I
I_PCIDL               1       0     0   4     FB3_10  48    I/O     O
DEBUG_12_OBUF/DEBUG_12_OBUF_TRST
                      3       0     0   2     FB3_11  43    I/O     I
I_DAOUT               2       0     0   3     FB3_12  45    I/O     O
THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2
                      4       0     0   1     FB3_13        (b)     (b)
I_DATA                3       0     0   2     FB3_14  49    I/O     O
I_CFLT                1       0     0   4     FB3_15  50    I/O     O
$OpTx$INV$27          5       0     0   0     FB3_16        (b)     (b)
I_PLA<1>              2       0   \/1   2     FB3_17  51    I/O     O
$OpTx$$OpTx$FX_DC$1027_INV$1127
                      6       1<-   0   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: I_ACC<0>                            11: THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3  21: Z_NCFGOUT 
  2: I_ACC<1>                            12: THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4  22: Z_NDS<0> 
  3: I_ZMA                               13: Z_AA<2>                             23: Z_NDS<1> 
  4: Z_ADA<30>.PIN                       14: Z_AA<3>                             24: Z_NDS<2> 
  5: P_NSTOP                             15: Z_AA<4>                             25: Z_NDS<3> 
  6: P_NTRDY                             16: Z_AA<5>                             26: Z_NFCS 
  7: THE_PCI_ARB/CURRENT_STATE_FSM_FFd1  17: Z_AA<6>                             27: Z_NSLAVE 
  8: THE_PCI_ARB/CURRENT_STATE_FSM_FFd4  18: Z_AA<7>                             28: Z_READ 
  9: THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1  19: Z_DOE                               29: cycend_x 
 10: THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2  20: Z_NBERR                            

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
ncfg_x               ............XXXXXX..X...X.X............. 9
p_par_ena            ........XXX................X............ 4
cycend_x             .........X.X..............X............. 3
I_PCIENA             ........XXX................X............ 4
$OpTx$FX_DC$33       XXX.................X................... 4
pci_int_ena_x        XXXX..............X.X...X.XX............ 9
I_PCIDL              .....X..X.XX............................ 4
DEBUG_12_OBUF/DEBUG_12_OBUF_TRST 
                     XXX.................X...XXX.X........... 8
I_DAOUT              ........XXXX............................ 4
THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 
                     ....XX..XXXX...............X............ 7
I_DATA               XXX...............XXX.....XX............ 8
I_CFLT               ............XXXXXX..X...X.X............. 9
$OpTx$INV$27         XXX.................XXXXX.X.X........... 10
I_PLA<1>             XX...................XXXX............... 6
$OpTx$$OpTx$FX_DC$1027_INV$1127 
                     XXX...XX............XXXXX.X.X........... 12
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               22/32
Number of signals used by logic mapping into function block:  22
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
DEBUG<2>              3       0     0   2     FB4_1   118   I/O     O
(unused)              0       0     0   5     FB4_2   126   I/O     
DEBUG<11>             1       0   \/1   3     FB4_3   133   I/O     O
(unused)              0       0   \/5   0     FB4_4         (b)     (b)
DEBUG<6>             16      11<-   0   0     FB4_5   128   I/O     O
DEBUG<7>              1       1<- /\5   0     FB4_6   129   I/O     O
(unused)              0       0   /\1   4     FB4_7         (b)     (b)
DEBUG<8>              2       0     0   3     FB4_8   130   I/O     O
DEBUG<9>              2       0     0   3     FB4_9   131   I/O     O
DEBUG<13>             0       0     0   5     FB4_10  135   I/O     O
DEBUG<10>             4       0     0   1     FB4_11  132   I/O     O
DEBUG<12>             0       0     0   5     FB4_12  134   I/O     O
DEBUG<15>             0       0     0   5     FB4_13  137   I/O     O
DEBUG<14>             0       0     0   5     FB4_14  136   I/O     O
(unused)              0       0   \/3   2     FB4_15  138   I/O     (b)
(unused)              0       0   \/5   0     FB4_16  139   I/O     (b)
THE_PCI_ARB/CURRENT_STATE_FSM_FFd4
                     18      13<-   0   0     FB4_17  140   I/O     (b)
(unused)              0       0   /\5   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$1038   9: DEBUG<7>_BUFR                   16: P_NREQ<3> 
  2: $OpTx$FX_DC$40    10: DEBUG_3_OBUF/DEBUG_3_OBUF_RSTF  17: THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 
  3: $OpTx$INV$27      11: P_NFRAME.PIN                    18: THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 
  4: DEBUG<0>          12: P_NIRDY.PIN                     19: THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 
  5: DEBUG<1>          13: P_NREQ<0>                       20: THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 
  6: DEBUG<2>          14: P_NREQ<1>                       21: THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 
  7: DEBUG<3>          15: P_NREQ<2>                       22: THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 
  8: DEBUG<6>         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
DEBUG<2>             ...XX....X......XX...................... 5
DEBUG<11>            ..................X.XX.................. 3
DEBUG<6>             ..XXXXXXX...XXXXXX...................... 13
DEBUG<7>             ........X............................... 1
DEBUG<8>             ..................X.XX.................. 3
DEBUG<9>             ..................X.XX.................. 3
DEBUG<13>            ........................................ 0
DEBUG<10>            ..................XXXX.................. 4
DEBUG<12>            ........................................ 0
DEBUG<15>            ........................................ 0
DEBUG<14>            ........................................ 0
THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 
                     XXXXXXXXX.XXXXXXXX...................... 17
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               12/42
Number of signals used by logic mapping into function block:  12
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB5_1         (b)     
I_PLA<0>              3       0     0   2     FB5_2   52    I/O     O
(unused)              0       0     0   5     FB5_3   59    I/O     
(unused)              0       0     0   5     FB5_4         (b)     
(unused)              0       0     0   5     FB5_5   53    I/O     I
(unused)              0       0     0   5     FB5_6   54    I/O     I
(unused)              0       0     0   5     FB5_7   66    I/O     
(unused)              0       0     0   5     FB5_8   56    I/O     
(unused)              0       0     0   5     FB5_9   57    I/O     
I_NINT6               0       0     0   5     FB5_10  68    I/O     O
(unused)              0       0     0   5     FB5_11  58    I/O     
(unused)              0       0     0   5     FB5_12  60    I/O     
Z_NCFGOUT             1       0     0   4     FB5_13  70    I/O     O
(unused)              0       0     0   5     FB5_14  61    I/O     
(unused)              0       0     0   5     FB5_15  64    I/O     
(unused)              0       0     0   5     FB5_16        (b)     
I_NINT2               2       0     0   3     FB5_17  69    I/O     O
(unused)              0       0     0   5     FB5_18        (b)     

Signals Used by Logic in Function Block
  1: I_ACC<0>           5: P_NINTC            9: Z_NDS<2> 
  2: I_ACC<1>           6: P_NINTD           10: Z_NDS<3> 
  3: P_NINTA            7: Z_NDS<0>          11: ncfg_x 
  4: P_NINTB            8: Z_NDS<1>          12: pci_int_ena_x 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
I_PLA<0>             XX....XXXX.............................. 6
I_NINT6              ........................................ 0
Z_NCFGOUT            ..........X............................. 1
I_NINT2              ..XXXX.....X............................ 5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               12/42
Number of signals used by logic mapping into function block:  12
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB6_1         (b)     
P_PAR                 3       0     0   2     FB6_2   106   I/O     O
(unused)              0       0     0   5     FB6_3         (b)     
(unused)              0       0     0   5     FB6_4   111   I/O     
(unused)              0       0     0   5     FB6_5   110   I/O     
(unused)              0       0     0   5     FB6_6   112   I/O     
(unused)              0       0     0   5     FB6_7         (b)     
(unused)              0       0     0   5     FB6_8   113   I/O     
DEBUG<0>              2       0     0   3     FB6_9   116   I/O     O
(unused)              0       0     0   5     FB6_10  115   I/O     
DEBUG<3>              3       0     0   2     FB6_11  119   I/O     O
DEBUG<4>              2       0     0   3     FB6_12  120   I/O     O
(unused)              0       0     0   5     FB6_13        (b)     
DEBUG<5>              3       0     0   2     FB6_14  121   I/O     O
(unused)              0       0     0   5     FB6_15  124   I/O     
DEBUG<1>              3       0     0   2     FB6_16  117   I/O     O
(unused)              0       0     0   5     FB6_17  125   I/O     
$OpTx$FX_DC$40        1       0     0   4     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: DEBUG<0>           5: DEBUG<6>                             9: THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 
  2: DEBUG<1>           6: DEBUG<7>_BUFR                       10: cbe_p 
  3: DEBUG<2>           7: DEBUG_3_OBUF/DEBUG_3_OBUF_RSTF      11: dat_p 
  4: DEBUG<3>           8: THE_PCI_ARB/CURRENT_STATE_FSM_FFd1  12: p_par_ena 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
P_PAR                .........XXX............................ 3
DEBUG<0>             ......XXX............................... 3
DEBUG<3>             XXX...XXX............................... 6
DEBUG<4>             .......XX............................... 2
DEBUG<5>             ....XX.X................................ 3
DEBUG<1>             X.....XXX............................... 4
$OpTx$FX_DC$40       XXXX.................................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               27/27
Number of signals used by logic mapping into function block:  27
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB7_1         (b)     
(unused)              0       0     0   5     FB7_2   71    I/O     I
dat_p                 2       0     0   3     FB7_3   75    I/O     (b)
THE_PCI_SEQ/toc_ctr_x<1>
                      2       0     0   3     FB7_4         (b)     (b)
P_CBE<1>              3       0     0   2     FB7_5   74    I/O     I/O
THE_PCI_SEQ/toc_ctr_x<0>/THE_PCI_SEQ/toc_ctr_x<0>_RSTF
                      2       0     0   3     FB7_6   76    I/O     (b)
P_NLOCK               0       0     0   5     FB7_7   77    I/O     O
THE_PCI_SEQ/toc_ctr_x<0>
                      2       0   \/1   2     FB7_8   78    I/O     I
P_CBE<2>              6       1<-   0   0     FB7_9   80    I/O     I/O
P_NIRDY               2       0     0   3     FB7_10  79    I/O     I/O
DEBUG_3_OBUF/DEBUG_3_OBUF_RSTF
                      2       0     0   3     FB7_11  82    I/O     I
THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1
                      3       0   \/1   1     FB7_12  85    I/O     I
P_CBE<3>              9       4<-   0   0     FB7_13  81    I/O     I/O
P_NGNT<0>             1       0   /\3   1     FB7_14  86    I/O     O
P_CLKOUT<0>           1       0     0   4     FB7_15  87    I/O     O
P_NGNT<1>             1       0     0   4     FB7_16  83    I/O     O
P_CLKOUT<1>           1       0     0   4     FB7_17  88    I/O     O
cbe_p                 5       0     0   0     FB7_18        (b)     (b)

Signals Used by Logic in Function Block
  1: DEBUG<6>          10: P_CBE<3>.PIN                        19: THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 
  2: DEBUG<7>_BUFR     11: P_CBE<2>.PIN                        20: THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 
  3: I_33M             12: P_CBE<1>.PIN                        21: THE_PCI_SEQ/toc_ctr_x<0> 
  4: I_ACC<0>          13: P_CBE<0>.PIN                        22: THE_PCI_SEQ/toc_ctr_x<0>/THE_PCI_SEQ/toc_ctr_x<0>_RSTF 
  5: I_ACC<1>          14: P_NDEVSEL                           23: THE_PCI_SEQ/toc_ctr_x<1> 
  6: I_DATPAR<0>       15: THE_PCI_ARB/CURRENT_STATE_FSM_FFd1  24: Z_NDS<0> 
  7: I_DATPAR<1>       16: THE_PCI_ARB/CURRENT_STATE_FSM_FFd4  25: Z_NDS<1> 
  8: P_NFRAME.PIN      17: THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1  26: Z_NDS<2> 
  9: P_NIRDY.PIN       18: THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2  27: Z_NIORST 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
dat_p                .....XX................................. 2
THE_PCI_SEQ/toc_ctr_x<1> 
                     ....................XX.................. 2
P_CBE<1>             ................XXXX.....X.............. 5
THE_PCI_SEQ/toc_ctr_x<0>/THE_PCI_SEQ/toc_ctr_x<0>_RSTF 
                     .............X..X..X.................... 3
P_NLOCK              ........................................ 0
THE_PCI_SEQ/toc_ctr_x<0> 
                     .....................XX................. 2
P_CBE<2>             ...XX...........XXXX....X............... 7
P_NIRDY              ................XXXX.................... 4
DEBUG_3_OBUF/DEBUG_3_OBUF_RSTF 
                     ..............XX..........X............. 3
THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 
                     .......XX.....XXX.XX.................... 7
P_CBE<3>             ...XX...........XXXX...X................ 7
P_NGNT<0>            XX............XX........................ 4
P_CLKOUT<0>          ..X..................................... 1
P_NGNT<1>            XX............XX........................ 4
P_CLKOUT<1>          ..X..................................... 1
cbe_p                .........XXXX........................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               35/19
Number of signals used by logic mapping into function block:  35
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
DEBUG<7>_BUFR        16      11<-   0   0     FB8_1         (b)     (b)
(unused)              0       0   /\5   0     FB8_2   91    I/O     I
P_NRESET              3       0   /\1   1     FB8_3   95    I/O     O
P_NGNT<3>             1       0     0   4     FB8_4   97    I/O     O
(unused)              0       0     0   5     FB8_5   92    I/O     I
(unused)              0       0     0   5     FB8_6   93    I/O     I
(unused)              0       0     0   5     FB8_7         (b)     
(unused)              0       0     0   5     FB8_8   94    I/O     I
P_CLKOUT<3>           1       0     0   4     FB8_9   96    I/O     O
P_CLKOUT<2>           1       0     0   4     FB8_10  101   I/O     O
(unused)              0       0     0   5     FB8_11  98    I/O     I
P_NGNT<2>             1       0     0   4     FB8_12  100   I/O     O
P_NFRAME              2       0   \/3   0     FB8_13  103   I/O     I/O
THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3
                     14       9<-   0   0     FB8_14  102   I/O     I
(unused)              0       0   /\5   0     FB8_15  104   I/O     I
P_CBE<0>              6       2<- /\1   0     FB8_16  107   I/O     I/O
(unused)              0       0   /\2   3     FB8_17  105   I/O     I
(unused)              0       0   \/5   0     FB8_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$INV$27      13: P_NIRDY.PIN                         25: THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 
  2: DEBUG<0>          14: Z_ADA<31>.PIN                       26: THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 
  3: DEBUG<1>          15: P_NREQ<0>                           27: Z_DOE 
  4: DEBUG<2>          16: P_NREQ<1>                           28: Z_NCFGOUT 
  5: DEBUG<3>          17: P_NREQ<2>                           29: Z_NDS<0> 
  6: DEBUG<6>          18: P_NREQ<3>                           30: Z_NDS<1> 
  7: DEBUG<7>_BUFR     19: P_NSTOP                             31: Z_NDS<2> 
  8: I_33M             20: P_NTRDY                             32: Z_NDS<3> 
  9: I_ACC<0>          21: THE_PCI_ARB/CURRENT_STATE_FSM_FFd1  33: Z_NSLAVE 
 10: I_ACC<1>          22: THE_PCI_ARB/CURRENT_STATE_FSM_FFd4  34: Z_READ 
 11: I_ZMA             23: THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1  35: cycend_x 
 12: P_NFRAME.PIN      24: THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
DEBUG<7>_BUFR        XXXXXXX.......XXXX..XX.................. 13
P_NRESET             ........XXX..X............XX...XXX...... 9
P_NGNT<3>            .....XX.............XX.................. 4
P_CLKOUT<3>          .......X................................ 1
P_CLKOUT<2>          .......X................................ 1
P_NGNT<2>            .....XX.............XX.................. 4
P_NFRAME             ......................XXXX.............. 4
THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 
                     ........XXXXX.....XXXXXXXX.XXXXXX.X..... 20
P_CBE<0>             ......................XXXX.....X.X...... 6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$$OpTx$FX_DC$1027_INV$1127 <= ((Z_NDS(3) AND Z_NDS(2) AND Z_NDS(1) AND Z_NDS(0) AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4)
	OR (Z_NSLAVE AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4)
	OR (Z_NCFGOUT AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4)
	OR (THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4)
	OR (NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT cycend_x)
	OR (NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT I_ACC(1) AND 
	I_ACC(0) AND I_ZMA));


$OpTx$FX_DC$1038 <= NOT (((EXP16_.EXP)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	NOT P_NREQ(1) AND DEBUG(7)_BUFR AND NOT DEBUG(6) AND 
	$OpTx$$OpTx$FX_DC$1027_INV$1127)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	NOT P_NREQ(1) AND DEBUG(7)_BUFR AND 
	THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$$OpTx$FX_DC$1027_INV$1127)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	NOT P_NREQ(0) AND DEBUG(7)_BUFR AND 
	THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$$OpTx$FX_DC$1027_INV$1127)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	DEBUG(7)_BUFR AND NOT DEBUG(6) AND NOT $OpTx$INV$27 AND 
	$OpTx$$OpTx$FX_DC$1027_INV$1127)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	DEBUG(7)_BUFR AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND NOT $OpTx$INV$27 AND 
	$OpTx$$OpTx$FX_DC$1027_INV$1127)
	OR (EXP19_.EXP)
	OR (NOT P_NREQ(3) AND P_NREQ(1) AND NOT DEBUG(7)_BUFR AND 
	DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (NOT P_NREQ(2) AND P_NREQ(1) AND NOT DEBUG(7)_BUFR AND 
	DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	DEBUG(7)_BUFR AND THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT $OpTx$INV$27 AND 
	$OpTx$$OpTx$FX_DC$1027_INV$1127)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	P_NREQ(3) AND NOT P_NREQ(1) AND DEBUG(7)_BUFR AND $OpTx$INV$27 AND 
	$OpTx$$OpTx$FX_DC$1027_INV$1127)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	P_NREQ(3) AND NOT P_NREQ(0) AND DEBUG(7)_BUFR AND $OpTx$INV$27 AND 
	$OpTx$$OpTx$FX_DC$1027_INV$1127)
	OR (P_NREQ(3) AND P_NREQ(2) AND NOT P_NREQ(1) AND 
	DEBUG(7)_BUFR AND $OpTx$INV$27 AND $OpTx$$OpTx$FX_DC$1027_INV$1127)
	OR (P_NREQ(3) AND P_NREQ(2) AND NOT P_NREQ(0) AND 
	DEBUG(7)_BUFR AND $OpTx$INV$27 AND $OpTx$$OpTx$FX_DC$1027_INV$1127)
	OR (P_NREQ(3) AND NOT P_NREQ(1) AND DEBUG(7)_BUFR AND 
	NOT DEBUG(6) AND $OpTx$INV$27 AND $OpTx$$OpTx$FX_DC$1027_INV$1127)
	OR (P_NREQ(3) AND NOT P_NREQ(0) AND DEBUG(7)_BUFR AND 
	NOT DEBUG(6) AND $OpTx$INV$27 AND $OpTx$$OpTx$FX_DC$1027_INV$1127)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	NOT P_NREQ(0) AND DEBUG(7)_BUFR AND NOT DEBUG(6) AND 
	$OpTx$$OpTx$FX_DC$1027_INV$1127)));


$OpTx$FX_DC$33 <= ((Z_NCFGOUT)
	OR (NOT I_ACC(1) AND I_ACC(0) AND I_ZMA));


$OpTx$FX_DC$40 <= (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3));


$OpTx$INV$27 <= ((Z_NSLAVE)
	OR (Z_NCFGOUT)
	OR (NOT cycend_x)
	OR (NOT I_ACC(1) AND I_ACC(0) AND I_ZMA)
	OR (Z_NDS(3) AND Z_NDS(2) AND Z_NDS(1) AND Z_NDS(0)));

FTCPE_DEBUG0: FTCPE port map (DEBUG(0),'1',I_PCICLK2,DEBUG_3_OBUF/DEBUG_3_OBUF_RSTF,'0',DEBUG_CE(0));
DEBUG_CE(0) <= (THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4);

FTCPE_DEBUG1: FTCPE port map (DEBUG(1),DEBUG(0),I_PCICLK2,DEBUG_3_OBUF/DEBUG_3_OBUF_RSTF,'0',DEBUG_CE(1));
DEBUG_CE(1) <= (THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4);

FTCPE_DEBUG2: FTCPE port map (DEBUG(2),DEBUG_T(2),I_PCICLK2,DEBUG_3_OBUF/DEBUG_3_OBUF_RSTF,'0',DEBUG_CE(2));
DEBUG_T(2) <= (DEBUG(0) AND DEBUG(1));
DEBUG_CE(2) <= (THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4);

FTCPE_DEBUG3: FTCPE port map (DEBUG(3),DEBUG_T(3),I_PCICLK2,DEBUG_3_OBUF/DEBUG_3_OBUF_RSTF,'0',DEBUG_CE(3));
DEBUG_T(3) <= (DEBUG(0) AND DEBUG(1) AND DEBUG(2));
DEBUG_CE(3) <= (THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4);


DEBUG(4) <= THE_PCI_ARB/CURRENT_STATE_FSM_FFd1
	 XOR 
DEBUG(4) <= THE_PCI_ARB/CURRENT_STATE_FSM_FFd4;


DEBUG(5) <= NOT (DEBUG(7)_BUFR
	 XOR 
DEBUG(5) <= NOT (((DEBUG(6) AND THE_PCI_ARB/CURRENT_STATE_FSM_FFd1)
	OR (NOT DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1)));

FTCPE_DEBUG6: FTCPE port map (DEBUG(6),DEBUG_T(6),I_PCICLK2,NOT Z_NIORST,'0');
DEBUG_T(6) <= ((DEBUG_11_OBUF.EXP)
	OR (P_NREQ(3) AND NOT P_NREQ(2) AND P_NREQ(0) AND NOT DEBUG(6) AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (NOT P_NREQ(3) AND P_NREQ(2) AND P_NREQ(1) AND DEBUG(6) AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (NOT P_NREQ(3) AND P_NREQ(2) AND DEBUG(7)_BUFR AND 
	DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (P_NREQ(2) AND P_NREQ(1) AND NOT P_NREQ(0) AND DEBUG(6) AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (NOT P_NREQ(2) AND P_NREQ(0) AND NOT DEBUG(7)_BUFR AND 
	NOT DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (P_NREQ(3) AND NOT P_NREQ(1) AND P_NREQ(0) AND NOT DEBUG(6) AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (NOT P_NREQ(1) AND P_NREQ(0) AND NOT DEBUG(7)_BUFR AND 
	NOT DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	NOT P_NREQ(0) AND DEBUG(7)_BUFR AND DEBUG(6) AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	DEBUG(7)_BUFR AND DEBUG(6) AND THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT $OpTx$INV$27)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	NOT DEBUG(7)_BUFR AND NOT DEBUG(6) AND THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT $OpTx$INV$27)
	OR (P_NREQ(2) AND NOT P_NREQ(0) AND DEBUG(7)_BUFR AND 
	DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	NOT P_NREQ(3) AND P_NREQ(2) AND DEBUG(6) AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	NOT P_NREQ(1) AND P_NREQ(0) AND NOT DEBUG(6) AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	NOT P_NREQ(3) AND NOT P_NREQ(2) AND P_NREQ(0) AND DEBUG(7)_BUFR AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	P_NREQ(2) AND NOT P_NREQ(1) AND NOT P_NREQ(0) AND NOT DEBUG(7)_BUFR AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27));

FTCPE_DEBUG7_BUFR: FTCPE port map (DEBUG(7)_BUFR,DEBUG_T(7)_BUFR,I_PCICLK2,NOT Z_NIORST,'0');
DEBUG_T(7)_BUFR <= ((p_nreset_x.EXP)
	OR (P_NREQ(3) AND P_NREQ(2) AND NOT P_NREQ(0) AND 
	DEBUG(7)_BUFR AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (P_NREQ(3) AND NOT P_NREQ(0) AND DEBUG(7)_BUFR AND 
	NOT DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	NOT P_NREQ(3) AND NOT DEBUG(7)_BUFR AND DEBUG(6) AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	NOT P_NREQ(1) AND DEBUG(7)_BUFR AND NOT DEBUG(6) AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	NOT DEBUG(7)_BUFR AND DEBUG(6) AND THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT $OpTx$INV$27)
	OR (P_NREQ(3) AND P_NREQ(2) AND NOT P_NREQ(1) AND 
	DEBUG(7)_BUFR AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (P_NREQ(3) AND NOT P_NREQ(1) AND DEBUG(7)_BUFR AND 
	NOT DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (NOT P_NREQ(3) AND P_NREQ(1) AND P_NREQ(0) AND 
	NOT DEBUG(7)_BUFR AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (NOT P_NREQ(2) AND P_NREQ(1) AND P_NREQ(0) AND 
	NOT DEBUG(7)_BUFR AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (NOT P_NREQ(2) AND P_NREQ(1) AND NOT DEBUG(7)_BUFR AND 
	DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (NOT P_NREQ(3) AND P_NREQ(1) AND NOT DEBUG(7)_BUFR AND 
	DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	P_NREQ(3) AND NOT P_NREQ(0) AND DEBUG(7)_BUFR AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	NOT P_NREQ(2) AND P_NREQ(1) AND NOT DEBUG(7)_BUFR AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	P_NREQ(3) AND NOT P_NREQ(2) AND NOT P_NREQ(1) AND DEBUG(6) AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	NOT P_NREQ(3) AND P_NREQ(1) AND NOT P_NREQ(0) AND NOT DEBUG(6) AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27));


DEBUG(7) <= DEBUG(7)_BUFR;


DEBUG(8) <= ((THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1)
	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3));


DEBUG(9) <= ((THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4)
	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3));


DEBUG(10) <= ((THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)
	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2)
	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2)
	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3));


DEBUG(11) <= (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3);


DEBUG(12) <= '0';


DEBUG(13) <= '0';


DEBUG(14) <= '0';


DEBUG(15) <= '0';


DEBUG_12_OBUF/DEBUG_12_OBUF_TRST <= ((NOT Z_NFCS AND NOT Z_NCFGOUT AND NOT cycend_x)
	OR (NOT Z_NSLAVE AND NOT Z_NDS(3) AND NOT Z_NFCS AND Z_NCFGOUT)
	OR (NOT Z_NFCS AND NOT Z_NCFGOUT AND NOT I_ACC(1) AND I_ACC(0) AND 
	I_ZMA));


DEBUG_3_OBUF/DEBUG_3_OBUF_RSTF <= ((NOT Z_NIORST)
	OR (NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
	THE_PCI_ARB/CURRENT_STATE_FSM_FFd4));








































I_CFLT <= (NOT Z_NSLAVE AND NOT Z_NDS(3) AND NOT Z_AA(4) AND NOT Z_AA(3) AND 
	Z_AA(2) AND Z_AA(6) AND NOT Z_AA(5) AND Z_NCFGOUT AND NOT Z_AA(7));


I_DAOUT <= ((THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2)
	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3));


I_DATA <= ((Z_DOE AND Z_READ AND NOT Z_NSLAVE AND NOT Z_NCFGOUT AND 
	I_ACC(1) AND Z_NBERR)
	OR (Z_DOE AND Z_READ AND NOT Z_NSLAVE AND NOT Z_NCFGOUT AND 
	NOT I_ACC(0) AND Z_NBERR)
	OR (Z_DOE AND Z_READ AND NOT Z_NSLAVE AND NOT Z_NCFGOUT AND 
	Z_NBERR AND NOT I_ZMA));


I_NINT2 <= ((NOT pci_int_ena_x)
	OR (P_NINTD AND P_NINTC AND P_NINTB AND P_NINTA));


I_NINT6 <= '1';


I_PCICLK <= NOT I_33M;


I_PCIDL <= (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT P_NTRDY);


I_PCIENA <= NOT (((Z_READ AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)
	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2)));


I_PLA(0) <= ((I_ACC(1) AND NOT I_ACC(0))
	OR (Z_NDS(3) AND NOT Z_NDS(2) AND I_ACC(1))
	OR (Z_NDS(3) AND Z_NDS(1) AND NOT Z_NDS(0) AND I_ACC(1)));


I_PLA(1) <= ((Z_NDS(3) AND Z_NDS(2) AND NOT Z_NDS(1) AND I_ACC(1) AND 
	I_ACC(0))
	OR (Z_NDS(3) AND Z_NDS(2) AND NOT Z_NDS(0) AND I_ACC(1) AND 
	I_ACC(0)));


P_CBE_I(0) <= ((NOT Z_READ AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2)
	OR (Z_NDS(3) AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)
	OR (Z_NDS(3) AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2)
	OR (NOT Z_READ AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2)
	OR (NOT Z_READ AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2));
P_CBE(0) <= P_CBE_I(0) when P_CBE_OE(0) = '1' else 'Z';
P_CBE_OE(0) <= NOT ((NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2));


P_CBE_I(1) <= NOT (((NOT Z_NDS(2) AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2)
	OR (NOT Z_NDS(2) AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)));
P_CBE(1) <= P_CBE_I(1) when P_CBE_OE(1) = '1' else 'Z';
P_CBE_OE(1) <= NOT ((NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2));


P_CBE_I(2) <= ((Z_NDS(1) AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)
	OR (Z_NDS(1) AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2)
	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND NOT I_ACC(1) AND NOT I_ACC(0))
	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND NOT I_ACC(1) AND NOT I_ACC(0))
	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND NOT I_ACC(1) AND NOT I_ACC(0)));
P_CBE(2) <= P_CBE_I(2) when P_CBE_OE(2) = '1' else 'Z';
P_CBE_OE(2) <= NOT ((NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2));


P_CBE_I(3) <= ((NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND I_ACC(1) AND NOT I_ACC(0))
	OR (Z_NDS(0) AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)
	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND I_ACC(1) AND NOT I_ACC(0))
	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND I_ACC(1) AND NOT I_ACC(0))
	OR (Z_NDS(0) AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2)
	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND NOT I_ACC(1) AND I_ACC(0))
	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND NOT I_ACC(1) AND I_ACC(0))
	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND NOT I_ACC(1) AND I_ACC(0)));
P_CBE(3) <= P_CBE_I(3) when P_CBE_OE(3) = '1' else 'Z';
P_CBE_OE(3) <= NOT ((NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2));


P_CLKOUT(0) <= NOT I_33M;


P_CLKOUT(1) <= NOT I_33M;


P_CLKOUT(2) <= NOT I_33M;


P_CLKOUT(3) <= NOT I_33M;


P_NFRAME_I <= NOT ((THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2));
P_NFRAME <= P_NFRAME_I when P_NFRAME_OE = '1' else 'Z';
P_NFRAME_OE <= NOT ((NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2));


P_NGNT(0) <= NOT ((NOT DEBUG(7)_BUFR AND NOT DEBUG(6) AND 
	THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4));


P_NGNT(1) <= NOT ((NOT DEBUG(7)_BUFR AND DEBUG(6) AND 
	THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4));


P_NGNT(2) <= NOT ((DEBUG(7)_BUFR AND DEBUG(6) AND 
	THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4));


P_NGNT(3) <= NOT ((DEBUG(7)_BUFR AND NOT DEBUG(6) AND 
	THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4));


P_NIRDY_I <= NOT ((THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3));
P_NIRDY <= P_NIRDY_I when P_NIRDY_OE = '1' else 'Z';
P_NIRDY_OE <= NOT ((NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2));


P_NLOCK <= '1';

FDCPE_P_NRESET: FDCPE port map (P_NRESET,Z_ADA(31).PIN,P_NRESET_C,'0',NOT Z_NIORST,P_NRESET_CE);
P_NRESET_C <= (Z_DOE AND NOT Z_READ AND NOT Z_NSLAVE AND NOT Z_NDS(3));
P_NRESET_CE <= (NOT Z_NCFGOUT AND NOT I_ACC(1) AND I_ACC(0) AND I_ZMA);


P_PAR_I <= dat_p
	 XOR 
P_PAR_I <= cbe_p;
P_PAR <= P_PAR_I when P_PAR_OE = '1' else 'Z';
P_PAR_OE <= p_par_ena;

FDCPE_THE_PCI_ARB/CURRENT_STATE_FSM_FFd1: FDCPE port map (THE_PCI_ARB/CURRENT_STATE_FSM_FFd1,THE_PCI_ARB/CURRENT_STATE_FSM_FFd1_D,I_PCICLK2,NOT Z_NIORST,'0');
THE_PCI_ARB/CURRENT_STATE_FSM_FFd1_D <= ((EXP20_.EXP)
	OR (NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4)
	OR (NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27 AND 
	NOT $OpTx$FX_DC$1038)
	OR (THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
	THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND P_NIRDY.PIN AND P_NFRAME.PIN AND NOT $OpTx$INV$27)
	OR (NOT P_NREQ(3) AND P_NREQ(2) AND DEBUG(7)_BUFR AND 
	DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (P_NREQ(2) AND NOT P_NREQ(0) AND DEBUG(7)_BUFR AND 
	DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (P_NREQ(3) AND NOT P_NREQ(2) AND P_NREQ(0) AND NOT DEBUG(6) AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (NOT P_NREQ(3) AND P_NREQ(2) AND P_NREQ(1) AND DEBUG(6) AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (P_NREQ(2) AND P_NREQ(1) AND NOT P_NREQ(0) AND DEBUG(6) AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (NOT P_NREQ(2) AND P_NREQ(0) AND NOT DEBUG(7)_BUFR AND 
	NOT DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (NOT P_NREQ(1) AND P_NREQ(0) AND NOT DEBUG(7)_BUFR AND 
	NOT DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND P_NIRDY.PIN AND 
	P_NFRAME.PIN AND $OpTx$INV$27 AND NOT $OpTx$FX_DC$1038)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	NOT P_NREQ(3) AND P_NREQ(2) AND DEBUG(6) AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	NOT P_NREQ(1) AND P_NREQ(0) AND NOT DEBUG(6) AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	NOT P_NREQ(3) AND NOT P_NREQ(2) AND P_NREQ(0) AND DEBUG(7)_BUFR AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
	P_NREQ(2) AND NOT P_NREQ(1) AND NOT P_NREQ(0) AND NOT DEBUG(7)_BUFR AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27));

FDCPE_THE_PCI_ARB/CURRENT_STATE_FSM_FFd4: FDCPE port map (THE_PCI_ARB/CURRENT_STATE_FSM_FFd4,THE_PCI_ARB/CURRENT_STATE_FSM_FFd4_D,I_PCICLK2,NOT Z_NIORST,'0');
THE_PCI_ARB/CURRENT_STATE_FSM_FFd4_D <= ((EXP27_.EXP)
	OR (P_NREQ(3) AND P_NREQ(2) AND P_NREQ(1) AND P_NREQ(0) AND 
	$OpTx$INV$27)
	OR (THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
	THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND P_NIRDY.PIN AND P_NFRAME.PIN AND NOT $OpTx$INV$27)
	OR (P_NREQ(3) AND P_NREQ(0) AND DEBUG(6) AND 
	THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND $OpTx$INV$27 AND $OpTx$FX_DC$1038)
	OR (NOT P_NREQ(0) AND DEBUG(7)_BUFR AND NOT DEBUG(6) AND 
	THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND $OpTx$INV$27 AND $OpTx$FX_DC$1038)
	OR (NOT P_NREQ(0) AND NOT DEBUG(6) AND 
	THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND $OpTx$INV$27 AND $OpTx$FX_DC$1038 AND NOT $OpTx$FX_DC$40)
	OR (P_NREQ(2) AND P_NREQ(1) AND NOT DEBUG(6) AND 
	THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND $OpTx$INV$27 AND $OpTx$FX_DC$1038)
	OR (NOT P_NREQ(2) AND NOT DEBUG(7)_BUFR AND DEBUG(6) AND 
	THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND $OpTx$INV$27 AND $OpTx$FX_DC$1038)
	OR (NOT P_NREQ(2) AND DEBUG(6) AND 
	THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND $OpTx$INV$27 AND $OpTx$FX_DC$1038 AND NOT $OpTx$FX_DC$40)
	OR (NOT DEBUG(0) AND NOT P_NREQ(3) AND DEBUG(7)_BUFR AND NOT DEBUG(6) AND 
	THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND $OpTx$INV$27 AND $OpTx$FX_DC$1038)
	OR (NOT P_NREQ(1) AND NOT DEBUG(7)_BUFR AND DEBUG(6) AND 
	THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND $OpTx$INV$27 AND $OpTx$FX_DC$1038 AND NOT $OpTx$FX_DC$40)
	OR (NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
	THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
	OR (NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT $OpTx$INV$27)
	OR (THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT P_NIRDY.PIN AND 
	$OpTx$INV$27)
	OR (THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT P_NFRAME.PIN AND 
	$OpTx$INV$27)
	OR (THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27 AND 
	$OpTx$FX_DC$1038));

FDCPE_THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1: FDCPE port map (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1,THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1_D,I_PCICLK2,NOT Z_NIORST,'0');
THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1_D <= ((NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)
	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)
	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND P_NIRDY.PIN AND 
	P_NFRAME.PIN));

FDCPE_THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2: FDCPE port map (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2,THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2_D,I_PCICLK2,NOT Z_NIORST,'0');
THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2_D <= ((NOT Z_READ AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1)
	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND P_NSTOP)
	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND NOT P_NTRDY)
	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2));

FDCPE_THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3: FDCPE port map (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3,THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3_D,I_PCICLK2,NOT Z_NIORST,'0');
THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3_D <= ((NOT Z_NSLAVE AND NOT Z_NDS(3) AND NOT Z_NCFGOUT AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND P_NIRDY.PIN AND 
	P_NFRAME.PIN AND cycend_x AND NOT I_ZMA)
	OR (NOT Z_NSLAVE AND NOT Z_NDS(2) AND NOT Z_NCFGOUT AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND NOT I_ACC(0) AND 
	P_NIRDY.PIN AND P_NFRAME.PIN AND cycend_x)
	OR (NOT Z_NSLAVE AND NOT Z_NDS(0) AND NOT Z_NCFGOUT AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND P_NIRDY.PIN AND 
	P_NFRAME.PIN AND cycend_x AND NOT I_ZMA)
	OR (cbp_x(0).EXP)
	OR (NOT Z_NSLAVE AND NOT Z_NDS(3) AND NOT Z_NCFGOUT AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND I_ACC(1) AND 
	P_NIRDY.PIN AND P_NFRAME.PIN AND cycend_x)
	OR (NOT Z_NSLAVE AND NOT Z_NDS(2) AND NOT Z_NCFGOUT AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND P_NIRDY.PIN AND 
	P_NFRAME.PIN AND cycend_x AND NOT I_ZMA)
	OR (NOT Z_NSLAVE AND NOT Z_NDS(1) AND NOT Z_NCFGOUT AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND I_ACC(1) AND 
	P_NIRDY.PIN AND P_NFRAME.PIN AND cycend_x)
	OR (NOT Z_NSLAVE AND NOT Z_NDS(1) AND NOT Z_NCFGOUT AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND P_NIRDY.PIN AND 
	P_NFRAME.PIN AND cycend_x AND NOT I_ZMA)
	OR (NOT Z_NSLAVE AND NOT Z_NDS(0) AND NOT Z_NCFGOUT AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND I_ACC(1) AND 
	P_NIRDY.PIN AND P_NFRAME.PIN AND cycend_x)
	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)
	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND NOT P_NSTOP AND P_NTRDY)
	OR (NOT Z_NSLAVE AND NOT Z_NDS(3) AND NOT Z_NCFGOUT AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND NOT I_ACC(0) AND 
	P_NIRDY.PIN AND P_NFRAME.PIN AND cycend_x)
	OR (NOT Z_NSLAVE AND NOT Z_NDS(1) AND NOT Z_NCFGOUT AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND NOT I_ACC(0) AND 
	P_NIRDY.PIN AND P_NFRAME.PIN AND cycend_x)
	OR (NOT Z_NSLAVE AND NOT Z_NDS(0) AND NOT Z_NCFGOUT AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND NOT I_ACC(0) AND 
	P_NIRDY.PIN AND P_NFRAME.PIN AND cycend_x));

FDCPE_THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4: FDCPE port map (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4,THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4_D,I_PCICLK2,NOT Z_NIORST,'0');
THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4_D <= ((NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)
	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND THE_PCI_ARB/CURRENT_STATE_FSM_FFd1)
	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND THE_PCI_ARB/CURRENT_STATE_FSM_FFd4)
	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT P_NIRDY.PIN)
	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT P_NFRAME.PIN)
	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2)
	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND NOT P_NTRDY)
	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT I_ACC(1) AND I_ACC(0) AND I_ZMA)
	OR (Z_NDS(3) AND Z_NDS(2) AND Z_NDS(1) AND Z_NDS(0) AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)
	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND 
	THE_PCI_SEQ/toc_ctr_x(0) AND THE_PCI_SEQ/toc_ctr_x(1) AND P_NSTOP)
	OR (Z_NSLAVE AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)
	OR (Z_NCFGOUT AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)
	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT P_NSTOP)
	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT P_NTRDY)
	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT cycend_x));

FDCPE_THE_PCI_SEQ/toc_ctr_x0: FDCPE port map (THE_PCI_SEQ/toc_ctr_x(0),THE_PCI_SEQ/toc_ctr_x(1),I_PCICLK2,THE_PCI_SEQ/toc_ctr_x(0)/THE_PCI_SEQ/toc_ctr_x(0)_RSTF,'0');


THE_PCI_SEQ/toc_ctr_x(0)/THE_PCI_SEQ/toc_ctr_x(0)_RSTF <= ((NOT P_NDEVSEL)
	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1));

FDCPE_THE_PCI_SEQ/toc_ctr_x1: FDCPE port map (THE_PCI_SEQ/toc_ctr_x(1),NOT THE_PCI_SEQ/toc_ctr_x(0),I_PCICLK2,THE_PCI_SEQ/toc_ctr_x(0)/THE_PCI_SEQ/toc_ctr_x(0)_RSTF,'0');


Z_ADA_I(28) <= NOT (((NOT Z_NCFGOUT)
	OR (Z_AA(4) AND NOT Z_AA(3) AND Z_AA(2) AND NOT Z_AA(6) AND 
	NOT Z_AA(5))
	OR (NOT Z_AA(4) AND NOT Z_AA(2) AND NOT I_ZLA AND NOT Z_AA(6) AND NOT Z_AA(5))
	OR (NOT Z_AA(4) AND Z_AA(3) AND Z_AA(2) AND I_ZLA AND NOT Z_AA(6) AND 
	Z_AA(5))));
Z_ADA(28) <= Z_ADA_I(28) when Z_ADA_OE(28) = '1' else 'Z';
Z_ADA_OE(28) <= (Z_DOE AND Z_READ AND NOT Z_NSLAVE AND Z_NBERR AND 
	$OpTx$FX_DC$33);


Z_ADA_I(29) <= ((Z_AA(3) AND I_ZLA AND Z_NCFGOUT)
	OR (Z_AA(4) AND NOT Z_AA(2) AND NOT I_ZLA AND Z_NCFGOUT)
	OR (P_NINTD AND P_NINTC AND P_NINTB AND P_NINTA AND 
	NOT Z_NCFGOUT)
	OR (Z_AA(6) AND Z_NCFGOUT)
	OR (Z_AA(5) AND Z_NCFGOUT)
	OR (Z_AA(4) AND Z_AA(3) AND Z_NCFGOUT)
	OR (NOT Z_AA(4) AND Z_AA(2) AND Z_NCFGOUT));
Z_ADA(29) <= Z_ADA_I(29) when Z_ADA_OE(29) = '1' else 'Z';
Z_ADA_OE(29) <= (Z_DOE AND Z_READ AND NOT Z_NSLAVE AND Z_NBERR AND 
	$OpTx$FX_DC$33);


Z_ADA_I(30) <= NOT (((NOT pci_int_ena_x AND NOT Z_NCFGOUT)
	OR (NOT Z_AA(4) AND NOT Z_AA(3) AND NOT I_ZLA AND NOT Z_AA(6) AND NOT Z_AA(5) AND 
	Z_NCFGOUT)
	OR (Z_AA(4) AND NOT Z_AA(3) AND NOT Z_AA(2) AND I_ZLA AND NOT Z_AA(6) AND 
	NOT Z_AA(5) AND Z_NCFGOUT)
	OR (NOT Z_AA(4) AND Z_AA(3) AND Z_AA(2) AND I_ZLA AND NOT Z_AA(6) AND 
	Z_AA(5) AND Z_NCFGOUT)));
Z_ADA(30) <= Z_ADA_I(30) when Z_ADA_OE(30) = '1' else 'Z';
Z_ADA_OE(30) <= (Z_DOE AND Z_READ AND NOT Z_NSLAVE AND Z_NBERR AND 
	$OpTx$FX_DC$33);


Z_ADA_I(31) <= NOT (((NOT P_NRESET AND NOT Z_NCFGOUT)
	OR (NOT Z_AA(3) AND I_ZLA AND NOT Z_AA(6) AND NOT Z_AA(5) AND 
	Z_NCFGOUT)
	OR (NOT Z_AA(4) AND NOT Z_AA(3) AND Z_AA(2) AND NOT Z_AA(6) AND 
	NOT Z_AA(5) AND Z_NCFGOUT)));
Z_ADA(31) <= Z_ADA_I(31) when Z_ADA_OE(31) = '1' else 'Z';
Z_ADA_OE(31) <= (Z_DOE AND Z_READ AND NOT Z_NSLAVE AND Z_NBERR AND 
	$OpTx$FX_DC$33);

FDCPE_Z_NCFGOUT: FDCPE port map (Z_NCFGOUT,ncfg_x,Z_NFCS,'0',NOT Z_NIORST);


Z_NDTACK_I <= '0';
Z_NDTACK <= Z_NDTACK_I when Z_NDTACK_OE = '1' else 'Z';
Z_NDTACK_OE <= DEBUG_12_OBUF/DEBUG_12_OBUF_TRST;

FDCPE_cbe_p: FDCPE port map (cbe_p,cbe_p_D,I_PCICLK2,'0','0');
cbe_p_D <= P_CBE(3).PIN
	 XOR 
cbe_p_D <= ((P_CBE(1).PIN AND P_CBE(0).PIN AND NOT P_CBE(2).PIN)
	OR (P_CBE(1).PIN AND NOT P_CBE(0).PIN AND P_CBE(2).PIN)
	OR (NOT P_CBE(1).PIN AND P_CBE(0).PIN AND P_CBE(2).PIN)
	OR (NOT P_CBE(1).PIN AND NOT P_CBE(0).PIN AND NOT P_CBE(2).PIN));

FDCPE_cycend_x: FDCPE port map (cycend_x,'0',cycend_x_C,'0',Z_NSLAVE);
cycend_x_C <= (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2);

FDCPE_dat_p: FDCPE port map (dat_p,dat_p_D,NOT I_PCICLK2,'0','0');
dat_p_D <= I_DATPAR(0)
	 XOR 
dat_p_D <= I_DATPAR(1);

FDCPE_ncfg_x: FDCPE port map (ncfg_x,'0',ncfg_x_C,'0',NOT Z_NIORST);
ncfg_x_C <= (NOT Z_NSLAVE AND NOT Z_NDS(3) AND NOT Z_AA(4) AND NOT Z_AA(3) AND 
	Z_AA(2) AND Z_AA(6) AND NOT Z_AA(5) AND Z_NCFGOUT AND NOT Z_AA(7));

FDCPE_p_par_ena: FDCPE port map (p_par_ena,p_par_ena_D,I_PCICLK2,'0','0');
p_par_ena_D <= ((Z_READ AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)
	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2));

FDCPE_pci_int_ena_x: FDCPE port map (pci_int_ena_x,Z_ADA(30).PIN,pci_int_ena_x_C,NOT Z_NIORST,'0',pci_int_ena_x_CE);
pci_int_ena_x_C <= (Z_DOE AND NOT Z_READ AND NOT Z_NSLAVE AND NOT Z_NDS(3));
pci_int_ena_x_CE <= (NOT Z_NCFGOUT AND NOT I_ACC(1) AND I_ACC(0) AND I_ZMA);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC95144XL-10-TQ144


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 VCC                              73 VCC                           
  2 KPR                              74 P_CBE<1>                      
  3 KPR                              75 KPR                           
  4 KPR                              76 KPR                           
  5 KPR                              77 P_NLOCK                       
  6 KPR                              78 P_NDEVSEL                     
  7 KPR                              79 P_NIRDY                       
  8 VCC                              80 P_CBE<2>                      
  9 Z_AA<5>                          81 P_CBE<3>                      
 10 KPR                              82 P_NREQ<0>                     
 11 Z_AA<6>                          83 P_NGNT<1>                     
 12 Z_AA<4>                          84 VCC                           
 13 Z_AA<3>                          85 P_NREQ<1>                     
 14 KPR                              86 P_NGNT<0>                     
 15 Z_AA<2>                          87 P_CLKOUT<0>                   
 16 Z_AA<7>                          88 P_CLKOUT<1>                   
 17 KPR                              89 GND                           
 18 GND                              90 GND                           
 19 KPR                              91 P_NINTC                       
 20 Z_NBERR                          92 P_NINTD                       
 21 Z_READ                           93 P_NINTA                       
 22 Z_ADA<29>                        94 P_NINTB                       
 23 Z_NDTACK                         95 P_NRESET                      
 24 Z_ADA<30>                        96 P_CLKOUT<3>                   
 25 Z_ADA<31>                        97 P_NGNT<3>                     
 26 Z_NDS<0>                         98 P_NREQ<3>                     
 27 Z_ADA<28>                        99 GND                           
 28 Z_NDS<2>                        100 P_NGNT<2>                     
 29 GND                             101 P_CLKOUT<2>                   
 30 I_33M                           102 P_NREQ<2>                     
 31 I_PCICLK                        103 P_NFRAME                      
 32 I_PCICLK2                       104 P_NTRDY                       
 33 Z_NDS<3>                        105 P_NSTOP                       
 34 KPR                             106 P_PAR                         
 35 Z_DOE                           107 P_CBE<0>                      
 36 GND                             108 GND                           
 37 VCC                             109 VCC                           
 38 Z_NFCS                          110 KPR                           
 39 Z_NDS<1>                        111 KPR                           
 40 I_ACC<1>                        112 KPR                           
 41 I_ACC<0>                        113 KPR                           
 42 VCC                             114 GND                           
 43 I_DATPAR<1>                     115 KPR                           
 44 I_DATPAR<0>                     116 DEBUG<0>                      
 45 I_DAOUT                         117 DEBUG<1>                      
 46 I_PCIENA                        118 DEBUG<2>                      
 47 GND                             119 DEBUG<3>                      
 48 I_PCIDL                         120 DEBUG<4>                      
 49 I_DATA                          121 DEBUG<5>                      
 50 I_CFLT                          122 TDO                           
 51 I_PLA<1>                        123 GND                           
 52 I_PLA<0>                        124 KPR                           
 53 I_ZLA                           125 KPR                           
 54 I_ZMA                           126 KPR                           
 55 VCC                             127 VCC                           
 56 KPR                             128 DEBUG<6>                      
 57 KPR                             129 DEBUG<7>                      
 58 KPR                             130 DEBUG<8>                      
 59 KPR                             131 DEBUG<9>                      
 60 KPR                             132 DEBUG<10>                     
 61 KPR                             133 DEBUG<11>                     
 62 GND                             134 DEBUG<12>                     
 63 TDI                             135 DEBUG<13>                     
 64 KPR                             136 DEBUG<14>                     
 65 TMS                             137 DEBUG<15>                     
 66 KPR                             138 KPR                           
 67 TCK                             139 KPR                           
 68 I_NINT6                         140 KPR                           
 69 I_NINT2                         141 VCC                           
 70 Z_NCFGOUT                       142 KPR                           
 71 Z_NSLAVE                        143 Z_NIORST                      
 72 GND                             144 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95144xl-10-TQ144
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
