
trace_clk_sync_2
################



.. rubric:: Entity Declaration:

.. literalinclude:: ../../../../src/cvs_trace/rtl/trace_clk_sync_2.vhdl
   :language: vhdl
   :tab-width: 2
   :linenos:
   :lines: 27-36

Source file: `cvs_trace/rtl/trace_clk_sync_2.vhdl <https://github.com/VLSI-EDA/PoC/blob/master/src/cvs_trace/rtl/trace_clk_sync_2.vhdl>`_


	 