#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* DC */
DC__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
DC__0__MASK EQU 0x04
DC__0__PC EQU CYREG_IO_PC_PRT15_PC2
DC__0__PORT EQU 15
DC__0__SHIFT EQU 2
DC__AG EQU CYREG_PRT15_AG
DC__AMUX EQU CYREG_PRT15_AMUX
DC__BIE EQU CYREG_PRT15_BIE
DC__BIT_MASK EQU CYREG_PRT15_BIT_MASK
DC__BYP EQU CYREG_PRT15_BYP
DC__CTL EQU CYREG_PRT15_CTL
DC__DM0 EQU CYREG_PRT15_DM0
DC__DM1 EQU CYREG_PRT15_DM1
DC__DM2 EQU CYREG_PRT15_DM2
DC__DR EQU CYREG_PRT15_DR
DC__INP_DIS EQU CYREG_PRT15_INP_DIS
DC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
DC__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
DC__LCD_EN EQU CYREG_PRT15_LCD_EN
DC__MASK EQU 0x04
DC__PORT EQU 15
DC__PRT EQU CYREG_PRT15_PRT
DC__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
DC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
DC__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
DC__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
DC__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
DC__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
DC__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
DC__PS EQU CYREG_PRT15_PS
DC__SHIFT EQU 2
DC__SLW EQU CYREG_PRT15_SLW

/* SS */
SS__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
SS__0__MASK EQU 0x08
SS__0__PC EQU CYREG_IO_PC_PRT15_PC3
SS__0__PORT EQU 15
SS__0__SHIFT EQU 3
SS__AG EQU CYREG_PRT15_AG
SS__AMUX EQU CYREG_PRT15_AMUX
SS__BIE EQU CYREG_PRT15_BIE
SS__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SS__BYP EQU CYREG_PRT15_BYP
SS__CTL EQU CYREG_PRT15_CTL
SS__DM0 EQU CYREG_PRT15_DM0
SS__DM1 EQU CYREG_PRT15_DM1
SS__DM2 EQU CYREG_PRT15_DM2
SS__DR EQU CYREG_PRT15_DR
SS__INP_DIS EQU CYREG_PRT15_INP_DIS
SS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SS__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SS__LCD_EN EQU CYREG_PRT15_LCD_EN
SS__MASK EQU 0x08
SS__PORT EQU 15
SS__PRT EQU CYREG_PRT15_PRT
SS__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SS__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SS__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SS__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SS__PS EQU CYREG_PRT15_PS
SS__SHIFT EQU 3
SS__SLW EQU CYREG_PRT15_SLW

/* RST */
RST__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
RST__0__MASK EQU 0x10
RST__0__PC EQU CYREG_IO_PC_PRT15_PC4
RST__0__PORT EQU 15
RST__0__SHIFT EQU 4
RST__AG EQU CYREG_PRT15_AG
RST__AMUX EQU CYREG_PRT15_AMUX
RST__BIE EQU CYREG_PRT15_BIE
RST__BIT_MASK EQU CYREG_PRT15_BIT_MASK
RST__BYP EQU CYREG_PRT15_BYP
RST__CTL EQU CYREG_PRT15_CTL
RST__DM0 EQU CYREG_PRT15_DM0
RST__DM1 EQU CYREG_PRT15_DM1
RST__DM2 EQU CYREG_PRT15_DM2
RST__DR EQU CYREG_PRT15_DR
RST__INP_DIS EQU CYREG_PRT15_INP_DIS
RST__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
RST__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
RST__LCD_EN EQU CYREG_PRT15_LCD_EN
RST__MASK EQU 0x10
RST__PORT EQU 15
RST__PRT EQU CYREG_PRT15_PRT
RST__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
RST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
RST__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
RST__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
RST__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
RST__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
RST__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
RST__PS EQU CYREG_PRT15_PS
RST__SHIFT EQU 4
RST__SLW EQU CYREG_PRT15_SLW

/* SPI_BSPIM */
SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPI_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB04_CTL
SPI_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
SPI_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB04_CTL
SPI_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPI_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB04_MSK
SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
SPI_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB04_MSK
SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
SPI_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB04_ST
SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPI_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
SPI_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI_BSPIM_RxStsReg__4__POS EQU 4
SPI_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI_BSPIM_RxStsReg__5__POS EQU 5
SPI_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI_BSPIM_RxStsReg__6__POS EQU 6
SPI_BSPIM_RxStsReg__MASK EQU 0x70
SPI_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB04_MSK
SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPI_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB04_ST
SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
SPI_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
SPI_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB04_A0
SPI_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB04_A1
SPI_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
SPI_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB04_D0
SPI_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB04_D1
SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPI_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
SPI_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB04_F0
SPI_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB04_F1
SPI_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPI_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPI_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI_BSPIM_TxStsReg__0__POS EQU 0
SPI_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI_BSPIM_TxStsReg__1__POS EQU 1
SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPI_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
SPI_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI_BSPIM_TxStsReg__2__POS EQU 2
SPI_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI_BSPIM_TxStsReg__3__POS EQU 3
SPI_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI_BSPIM_TxStsReg__4__POS EQU 4
SPI_BSPIM_TxStsReg__MASK EQU 0x1F
SPI_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB07_MSK
SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPI_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB07_ST

/* SPI_IntClock */
SPI_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPI_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPI_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPI_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPI_IntClock__INDEX EQU 0x00
SPI_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPI_IntClock__PM_ACT_MSK EQU 0x01
SPI_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPI_IntClock__PM_STBY_MSK EQU 0x01

/* MISO */
MISO__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
MISO__0__MASK EQU 0x20
MISO__0__PC EQU CYREG_IO_PC_PRT15_PC5
MISO__0__PORT EQU 15
MISO__0__SHIFT EQU 5
MISO__AG EQU CYREG_PRT15_AG
MISO__AMUX EQU CYREG_PRT15_AMUX
MISO__BIE EQU CYREG_PRT15_BIE
MISO__BIT_MASK EQU CYREG_PRT15_BIT_MASK
MISO__BYP EQU CYREG_PRT15_BYP
MISO__CTL EQU CYREG_PRT15_CTL
MISO__DM0 EQU CYREG_PRT15_DM0
MISO__DM1 EQU CYREG_PRT15_DM1
MISO__DM2 EQU CYREG_PRT15_DM2
MISO__DR EQU CYREG_PRT15_DR
MISO__INP_DIS EQU CYREG_PRT15_INP_DIS
MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
MISO__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT15_LCD_EN
MISO__MASK EQU 0x20
MISO__PORT EQU 15
MISO__PRT EQU CYREG_PRT15_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
MISO__PS EQU CYREG_PRT15_PS
MISO__SHIFT EQU 5
MISO__SLW EQU CYREG_PRT15_SLW

/* MOSI */
MOSI__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
MOSI__0__MASK EQU 0x02
MOSI__0__PC EQU CYREG_IO_PC_PRT15_PC1
MOSI__0__PORT EQU 15
MOSI__0__SHIFT EQU 1
MOSI__AG EQU CYREG_PRT15_AG
MOSI__AMUX EQU CYREG_PRT15_AMUX
MOSI__BIE EQU CYREG_PRT15_BIE
MOSI__BIT_MASK EQU CYREG_PRT15_BIT_MASK
MOSI__BYP EQU CYREG_PRT15_BYP
MOSI__CTL EQU CYREG_PRT15_CTL
MOSI__DM0 EQU CYREG_PRT15_DM0
MOSI__DM1 EQU CYREG_PRT15_DM1
MOSI__DM2 EQU CYREG_PRT15_DM2
MOSI__DR EQU CYREG_PRT15_DR
MOSI__INP_DIS EQU CYREG_PRT15_INP_DIS
MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
MOSI__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT15_LCD_EN
MOSI__MASK EQU 0x02
MOSI__PORT EQU 15
MOSI__PRT EQU CYREG_PRT15_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
MOSI__PS EQU CYREG_PRT15_PS
MOSI__SHIFT EQU 1
MOSI__SLW EQU CYREG_PRT15_SLW

/* SCLK */
SCLK__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
SCLK__0__MASK EQU 0x01
SCLK__0__PC EQU CYREG_IO_PC_PRT15_PC0
SCLK__0__PORT EQU 15
SCLK__0__SHIFT EQU 0
SCLK__AG EQU CYREG_PRT15_AG
SCLK__AMUX EQU CYREG_PRT15_AMUX
SCLK__BIE EQU CYREG_PRT15_BIE
SCLK__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SCLK__BYP EQU CYREG_PRT15_BYP
SCLK__CTL EQU CYREG_PRT15_CTL
SCLK__DM0 EQU CYREG_PRT15_DM0
SCLK__DM1 EQU CYREG_PRT15_DM1
SCLK__DM2 EQU CYREG_PRT15_DM2
SCLK__DR EQU CYREG_PRT15_DR
SCLK__INP_DIS EQU CYREG_PRT15_INP_DIS
SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SCLK__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT15_LCD_EN
SCLK__MASK EQU 0x01
SCLK__PORT EQU 15
SCLK__PRT EQU CYREG_PRT15_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SCLK__PS EQU CYREG_PRT15_PS
SCLK__SHIFT EQU 0
SCLK__SLW EQU CYREG_PRT15_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
