// Seed: 889998294
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output id_20;
  input id_19;
  output id_18;
  inout id_17;
  inout id_16;
  input id_15;
  inout id_14;
  inout id_13;
  inout id_12;
  output id_11;
  output id_10;
  output id_9;
  inout id_8;
  inout id_7;
  output id_6;
  inout id_5;
  output id_4;
  input id_3;
  output id_2;
  inout id_1;
  type_21(
      id_18, id_1, !id_1
  );
  assign id_7 = id_7;
  always @(posedge 1) begin
    id_8 = id_7;
  end
  always @(id_15 < id_1 or posedge 1) begin
    #1
    if (1) id_1 = 1;
    else if (1) id_8 <= 1'b0;
    if ((1) & 1 && 1 == id_16 && 1) begin
      if (1 && id_5) begin
        if (id_7) begin
          SystemTFIdentifier(1, 1);
        end else begin
          if (id_15) begin
            id_7 <= id_5;
          end else begin
            id_11 <= 1;
          end
        end
      end
    end
  end
  logic id_20;
  always @(posedge 1) begin
    if ({id_1, id_1}) begin
      if (1) begin
        id_12 <= id_8;
      end
      if (1) begin
        id_14 <= 1;
      end
      id_5 = id_17;
    end
  end
endmodule
