{"files":[{"patch":"@@ -3852,2 +3852,2 @@\n-instruct vcountLeadingZeros_masked(vReg dst, vReg src, vRegMask_V0 v0) %{\n-  match(Set dst (CountLeadingZerosV src v0));\n+instruct vcountLeadingZeros_masked(vReg dst_src, vRegMask_V0 v0) %{\n+  match(Set dst_src (CountLeadingZerosV dst_src v0));\n@@ -3855,1 +3855,1 @@\n-  format %{ \"vcount_leading_zeros_masked $dst, $src, v0\" %}\n+  format %{ \"vcount_leading_zeros_masked $dst_src, $dst_src, v0\" %}\n@@ -3860,1 +3860,1 @@\n-    __ vclz_v(as_VectorRegister($dst$$reg), as_VectorRegister($src$$reg), Assembler::v0_t);\n+    __ vclz_v(as_VectorRegister($dst_src$$reg), as_VectorRegister($dst_src$$reg), Assembler::v0_t);\n@@ -3880,2 +3880,2 @@\n-instruct vcountTrailingZeros_masked(vReg dst, vReg src, vRegMask_V0 v0) %{\n-  match(Set dst (CountTrailingZerosV src v0));\n+instruct vcountTrailingZeros_masked(vReg dst_src, vRegMask_V0 v0) %{\n+  match(Set dst_src (CountTrailingZerosV dst_src v0));\n@@ -3883,1 +3883,1 @@\n-  format %{ \"vcount_trailing_zeros_masked $dst, $src, v0\" %}\n+  format %{ \"vcount_trailing_zeros_masked $dst_src, $dst_src, v0\" %}\n@@ -3888,1 +3888,1 @@\n-    __ vctz_v(as_VectorRegister($dst$$reg), as_VectorRegister($src$$reg), Assembler::v0_t);\n+    __ vctz_v(as_VectorRegister($dst_src$$reg), as_VectorRegister($dst_src$$reg), Assembler::v0_t);\n","filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad","additions":8,"deletions":8,"binary":false,"changes":16,"status":"modified"}]}