
*** Running vivado
    with args -log top_VGA.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top_VGA.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_VGA.tcl -notrace
Command: synth_design -top top_VGA -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8756 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1107.910 ; gain = 124.078 ; free physical = 2270 ; free virtual = 8453
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_VGA' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:28]
INFO: [Synth 8-3491] module 'rom1' declared at '/home/helmutresch/WorkDir/VHDL_VGA_controller/impl/VGA_controller.runs/synth_1/.Xil/Vivado-8714-localhost.localdomain/realtime/rom1_stub.vhdl:5' bound to instance 'i_rom1' of component 'rom1' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:266]
INFO: [Synth 8-638] synthesizing module 'rom1' [/home/helmutresch/WorkDir/VHDL_VGA_controller/impl/VGA_controller.runs/synth_1/.Xil/Vivado-8714-localhost.localdomain/realtime/rom1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'rom2' declared at '/home/helmutresch/WorkDir/VHDL_VGA_controller/impl/VGA_controller.runs/synth_1/.Xil/Vivado-8714-localhost.localdomain/realtime/rom2_stub.vhdl:5' bound to instance 'i_rom2' of component 'rom2' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:276]
INFO: [Synth 8-638] synthesizing module 'rom2' [/home/helmutresch/WorkDir/VHDL_VGA_controller/impl/VGA_controller.runs/synth_1/.Xil/Vivado-8714-localhost.localdomain/realtime/rom2_stub.vhdl:14]
INFO: [Synth 8-3491] module 'iologic' declared at '/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/iologic_.vhd:31' bound to instance 'i_iologic' of component 'iologic' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:286]
INFO: [Synth 8-638] synthesizing module 'iologic' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/iologic_rtl.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'iologic' (1#1) [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/iologic_rtl.vhd:31]
INFO: [Synth 8-3491] module 'prescaler' declared at '/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/prescaler_.vhd:31' bound to instance 'i_prescaler' of component 'prescaler' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:298]
INFO: [Synth 8-638] synthesizing module 'prescaler' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/prescaler_rtl.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'prescaler' (2#1) [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/prescaler_rtl.vhd:31]
INFO: [Synth 8-3491] module 'pattern1' declared at '/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/pattern1_.vhd:28' bound to instance 'i_pattern1' of component 'pattern1' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:309]
INFO: [Synth 8-638] synthesizing module 'pattern1' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/pattern1_rtl.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'pattern1' (3#1) [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/pattern1_rtl.vhd:28]
INFO: [Synth 8-3491] module 'pattern2' declared at '/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/pattern2_.vhd:28' bound to instance 'i_pattern2' of component 'pattern2' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:323]
INFO: [Synth 8-638] synthesizing module 'pattern2' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/pattern2_rtl.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'pattern2' (4#1) [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/pattern2_rtl.vhd:28]
INFO: [Synth 8-3491] module 'memory1' declared at '/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/memory1_.vhd:27' bound to instance 'i_memory1' of component 'memory1' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:337]
INFO: [Synth 8-638] synthesizing module 'memory1' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/memory1_rtl.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'memory1' (5#1) [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/memory1_rtl.vhd:27]
INFO: [Synth 8-3491] module 'memory2' declared at '/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/memory2_.vhd:27' bound to instance 'i_memory2' of component 'memory2' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:354]
INFO: [Synth 8-638] synthesizing module 'memory2' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/memory2_rtl.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'memory2' (6#1) [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/memory2_rtl.vhd:27]
INFO: [Synth 8-3491] module 'sourcemultiplexer' declared at '/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/sourcemultiplexer_.vhd:31' bound to instance 'i_sourcemultiplexer' of component 'sourcemultiplexer' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:372]
INFO: [Synth 8-638] synthesizing module 'sourcemultiplexer' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/sourcemultiplexer_rtl.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'sourcemultiplexer' (7#1) [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/sourcemultiplexer_rtl.vhd:31]
INFO: [Synth 8-3491] module 'vgacontroller' declared at '/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/vgacontroller_.vhd:28' bound to instance 'i_vgacontroller' of component 'vgacontroller' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:402]
INFO: [Synth 8-638] synthesizing module 'vgacontroller' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/vgacontroller_rtl.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'vgacontroller' (8#1) [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/vgacontroller_rtl.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'top_VGA' (9#1) [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1151.348 ; gain = 167.516 ; free physical = 2224 ; free virtual = 8408
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1151.348 ; gain = 167.516 ; free physical = 2223 ; free virtual = 8408
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'rom1' instantiated as 'i_rom1' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:266]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'rom2' instantiated as 'i_rom2' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:276]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/helmutresch/WorkDir/VHDL_VGA_controller/impl/VGA_controller.runs/synth_1/.Xil/Vivado-8714-localhost.localdomain/dcp/rom1_in_context.xdc] for cell 'i_rom1'
Finished Parsing XDC File [/home/helmutresch/WorkDir/VHDL_VGA_controller/impl/VGA_controller.runs/synth_1/.Xil/Vivado-8714-localhost.localdomain/dcp/rom1_in_context.xdc] for cell 'i_rom1'
Parsing XDC File [/home/helmutresch/WorkDir/VHDL_VGA_controller/impl/VGA_controller.runs/synth_1/.Xil/Vivado-8714-localhost.localdomain/dcp_2/rom2_in_context.xdc] for cell 'i_rom2'
Finished Parsing XDC File [/home/helmutresch/WorkDir/VHDL_VGA_controller/impl/VGA_controller.runs/synth_1/.Xil/Vivado-8714-localhost.localdomain/dcp_2/rom2_in_context.xdc] for cell 'i_rom2'
Parsing XDC File [/home/helmutresch/WorkDir/VHDL_VGA_controller/impl/VGA_controller.srcs/constrs_1/new/vga_constrs.xdc]
Finished Parsing XDC File [/home/helmutresch/WorkDir/VHDL_VGA_controller/impl/VGA_controller.srcs/constrs_1/new/vga_constrs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/helmutresch/WorkDir/VHDL_VGA_controller/impl/VGA_controller.srcs/constrs_1/new/vga_constrs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_VGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_VGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1449.832 ; gain = 0.000 ; free physical = 2011 ; free virtual = 8239
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_rom1' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_rom2' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1449.832 ; gain = 466.000 ; free physical = 2009 ; free virtual = 8238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1449.832 ; gain = 466.000 ; free physical = 2009 ; free virtual = 8238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1449.832 ; gain = 466.000 ; free physical = 2009 ; free virtual = 8238
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "s_10khzen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_button" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_swsync" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pattern2_r_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pattern2_r_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/sourcemultiplexer_rtl.vhd:95]
INFO: [Synth 8-5544] ROM "v_tempspeed" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_speed" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_tempspeed" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_speed" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_pixelvertical" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1449.832 ; gain = 466.000 ; free physical = 1994 ; free virtual = 8223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 5     
	   3 Input     21 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 20    
	   5 Input     10 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 44    
	   3 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 126   
	  10 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 29    
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module iologic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module prescaler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module pattern1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module pattern2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 122   
Module memory1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module memory2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sourcemultiplexer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 14    
+---Registers : 
	               21 Bit    Registers := 2     
	               10 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 5     
	   3 Input     21 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 20    
	   5 Input     10 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 27    
	   3 Input      4 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module vgacontroller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1449.832 ; gain = 466.000 ; free physical = 1993 ; free virtual = 8222
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "s_10khzen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_pixelvertical" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1449.832 ; gain = 466.000 ; free physical = 1993 ; free virtual = 8222
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1449.832 ; gain = 466.000 ; free physical = 1993 ; free virtual = 8222

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_pattern2/pattern2_b_o_reg[0]' (FDC) to 'i_pattern2/pattern2_b_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_pattern1/pattern1_b_o_reg[0]' (FDCE) to 'i_pattern1/pattern1_b_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_pattern2/pattern2_b_o_reg[1]' (FDC) to 'i_pattern2/pattern2_b_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_pattern1/pattern1_b_o_reg[1]' (FDCE) to 'i_pattern1/pattern1_b_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_pattern2/pattern2_b_o_reg[2]' (FDC) to 'i_pattern2/pattern2_b_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_pattern1/pattern1_b_o_reg[2]' (FDCE) to 'i_pattern1/pattern1_b_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_pattern2/pattern2_g_o_reg[0]' (FDC) to 'i_pattern2/pattern2_g_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_pattern1/pattern1_g_o_reg[0]' (FDCE) to 'i_pattern1/pattern1_g_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_pattern2/pattern2_g_o_reg[1]' (FDC) to 'i_pattern2/pattern2_g_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_pattern1/pattern1_g_o_reg[1]' (FDCE) to 'i_pattern1/pattern1_g_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_pattern2/pattern2_g_o_reg[2]' (FDC) to 'i_pattern2/pattern2_g_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_pattern1/pattern1_g_o_reg[2]' (FDCE) to 'i_pattern1/pattern1_g_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_pattern2/pattern2_r_o_reg[0]' (FDC) to 'i_pattern2/pattern2_r_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_pattern1/pattern1_r_o_reg[0]' (FDCE) to 'i_pattern1/pattern1_r_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_pattern2/pattern2_r_o_reg[1]' (FDC) to 'i_pattern2/pattern2_r_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_pattern1/pattern1_r_o_reg[1]' (FDCE) to 'i_pattern1/pattern1_r_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_pattern2/pattern2_r_o_reg[2]' (FDC) to 'i_pattern2/pattern2_r_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_pattern1/pattern1_r_o_reg[2]' (FDCE) to 'i_pattern1/pattern1_r_o_reg[3]'
WARNING: [Synth 8-3332] Sequential element (i_pattern1/pattern1_r_o_reg[2]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_pattern1/pattern1_r_o_reg[1]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_pattern1/pattern1_r_o_reg[0]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_pattern1/pattern1_g_o_reg[2]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_pattern1/pattern1_g_o_reg[1]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_pattern1/pattern1_g_o_reg[0]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_pattern1/pattern1_b_o_reg[2]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_pattern1/pattern1_b_o_reg[1]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_pattern1/pattern1_b_o_reg[0]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_pattern2/pattern2_r_o_reg[2]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_pattern2/pattern2_r_o_reg[1]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_pattern2/pattern2_r_o_reg[0]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_pattern2/pattern2_g_o_reg[2]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_pattern2/pattern2_g_o_reg[1]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_pattern2/pattern2_g_o_reg[0]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_pattern2/pattern2_b_o_reg[2]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_pattern2/pattern2_b_o_reg[1]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_pattern2/pattern2_b_o_reg[0]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_sourcemultiplexer/s_y_reg[0]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_sourcemultiplexer/s_position_vertical1_reg[0]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_sourcemultiplexer/s_position_vertical2_reg[0]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_pattern1/v_count_reg[2]) is unused and will be removed from module top_VGA.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1449.832 ; gain = 466.000 ; free physical = 1959 ; free virtual = 8190
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1449.832 ; gain = 466.000 ; free physical = 1959 ; free virtual = 8190

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1449.832 ; gain = 466.000 ; free physical = 1910 ; free virtual = 8148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1490.316 ; gain = 506.484 ; free physical = 1859 ; free virtual = 8095
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (i_sourcemultiplexer/v_tempspeed_reg[2]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_sourcemultiplexer/v_tempspeed_reg[1]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_sourcemultiplexer/v_tempspeed_reg[0]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_sourcemultiplexer/s_speed_reg[2]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_sourcemultiplexer/s_speed_reg[1]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_sourcemultiplexer/s_speed_reg[0]) is unused and will be removed from module top_VGA.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1506.332 ; gain = 522.500 ; free physical = 1842 ; free virtual = 8078
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1506.332 ; gain = 522.500 ; free physical = 1842 ; free virtual = 8078

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1506.332 ; gain = 522.500 ; free physical = 1842 ; free virtual = 8078
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1506.332 ; gain = 522.500 ; free physical = 1840 ; free virtual = 8076
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1506.332 ; gain = 522.500 ; free physical = 1840 ; free virtual = 8076
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1506.332 ; gain = 522.500 ; free physical = 1840 ; free virtual = 8076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1506.332 ; gain = 522.500 ; free physical = 1840 ; free virtual = 8076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1506.332 ; gain = 522.500 ; free physical = 1840 ; free virtual = 8076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1506.332 ; gain = 522.500 ; free physical = 1840 ; free virtual = 8076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |rom1          |         1|
|2     |rom2          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |rom1_bbox |     1|
|2     |rom2_bbox |     1|
|3     |BUFG      |     1|
|4     |CARRY4    |    49|
|5     |LUT1      |    56|
|6     |LUT2      |   107|
|7     |LUT3      |    89|
|8     |LUT4      |    89|
|9     |LUT5      |    79|
|10    |LUT6      |   191|
|11    |MUXF7     |     1|
|12    |FDCE      |   224|
|13    |FDPE      |    29|
|14    |FDRE      |    73|
|15    |IBUF      |    22|
|16    |OBUF      |    14|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+------------------+------+
|      |Instance              |Module            |Cells |
+------+----------------------+------------------+------+
|1     |top                   |                  |  1048|
|2     |  i_iologic           |iologic           |   128|
|3     |  i_memory1           |memory1           |   132|
|4     |  i_memory2           |memory2           |    71|
|5     |  i_pattern1          |pattern1          |     7|
|6     |  i_pattern2          |pattern2          |     8|
|7     |  i_prescaler         |prescaler         |     7|
|8     |  i_sourcemultiplexer |sourcemultiplexer |   481|
|9     |  i_vgacontroller     |vgacontroller     |   153|
+------+----------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1506.332 ; gain = 522.500 ; free physical = 1840 ; free virtual = 8076
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1506.332 ; gain = 136.938 ; free physical = 1840 ; free virtual = 8076
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1506.340 ; gain = 522.508 ; free physical = 1840 ; free virtual = 8076
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1506.340 ; gain = 448.012 ; free physical = 1840 ; free virtual = 8078
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1538.348 ; gain = 0.000 ; free physical = 1839 ; free virtual = 8078
INFO: [Common 17-206] Exiting Vivado at Sat May  5 12:32:40 2018...
