<DOC>
<DOCNO>
EP-0012653
</DOCNO>
<TEXT>
<DATE>
19800625
</DATE>
<IPC-CLASSIFICATIONS>
H03K-19/20 G11C-11/39 H03K-3/352 <main>H03K-3/35</main> H03K-3/286 G11C-11/34 G11C-11/411 H03K-3/288 H03K-3/00 
</IPC-CLASSIFICATIONS>
<TITLE>
sequential-logic element.
</TITLE>
<APPLICANT>
thomson csffr<sep>"thomson-csf"- scpi<sep>thomson-csf173, boulevard haussmann75008 parisfr<sep>thomson-csf <sep>
</APPLICANT>
<INVENTOR>
pham ngu tung<sep>pham, ngu tung<sep>pham, ngu tung"thomson-csf" - scpi 173, bld haussmannf-75360 paris cedex 08fr<sep>pham, ngu tung<sep>pham, ngu tung"thomson-csf" - scpi 173, bld haussmannf-75360 paris cedex 08fr<sep>
</INVENTOR>
<ABSTRACT>
The invention relates to an integrated equential logic element.This structure comprises a PNPN structure (TT₂), comprising two complementary transistors and forming a bistable rocker.The input of this rocker is connected to the output of an analog door (TT₁) having an input controlled by a clock (H) for blocking it, or from the flow and an input (E) receiving a voltage to twoNeither calves capable of passing the rocker from a state to the TRE if the clock inlet is not grounded.The invention applies to integrated logic circuits.
</ABSTRACT>
</TEXT>
</DOC>
