$date
	Fri Feb 27 16:37:39 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$scope module stim1 $end
$var wire 1 ! clk $end
$upscope $end
$upscope $end
$scope module tb $end
$var wire 1 " tb_mismatch $end
$upscope $end
$scope module tb $end
$var wire 3 # vec [2:0] $end
$upscope $end
$scope module tb $end
$var wire 3 $ outv_ref [2:0] $end
$upscope $end
$scope module tb $end
$var wire 3 % outv_dut [2:0] $end
$upscope $end
$scope module tb $end
$var wire 1 & o2_ref $end
$upscope $end
$scope module tb $end
$var wire 1 ' o2_dut $end
$upscope $end
$scope module tb $end
$var wire 1 ( o1_ref $end
$upscope $end
$scope module tb $end
$var wire 1 ) o1_dut $end
$upscope $end
$scope module tb $end
$var wire 1 * o0_ref $end
$upscope $end
$scope module tb $end
$var wire 1 + o0_dut $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
b0 %
b0 $
b0 #
0"
0!
$end
#5
1!
#10
0!
#15
1!
#20
0!
#25
1+
1*
0"
b1 %
b1 $
b1 #
1!
#30
0!
#35
1)
0+
1(
0*
0"
b10 %
b10 $
b10 #
1!
#40
0!
#45
1+
1*
0"
b11 %
b11 $
b11 #
1!
#50
0!
#55
1'
0)
0+
1&
0(
0*
0"
b100 %
b100 $
b100 #
1!
#60
0!
#65
1+
1*
0"
b101 %
b101 $
b101 #
1!
#70
0!
#75
1)
0+
1(
0*
0"
b110 %
b110 $
b110 #
1!
#80
0!
#85
1+
1*
0"
b111 %
b111 $
b111 #
1!
#90
0!
#95
0'
0)
0+
0&
0(
0*
0"
b0 %
b0 $
b0 #
1!
#100
0!
#105
1+
1*
0"
b1 %
b1 $
b1 #
1!
#107
