Protel Design System Design Rule Check
PCB File : C:\Users\malcolm\Documents\GitHub\Umbrella\PCB\Smart_Umbrella_Altium\Smart_Umbrella\Smart_Umbrella.PcbDoc
Date     : 1/27/2017
Time     : 9:38:21 PM

Processing Rule : Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella'))
   Violation between Room Definition: Between SOIC Component X1-ESP-12 (3195mil,2585mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between Component SW2-DHT-4235A (2606mil,3048mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component Q2-MMBT3904L (4072mil,2749mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component Q1-MMBT3904L (4223mil,2733mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between Component J1-JSTPH (3769mil,3323mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between Small Component D7-LED (3483.54mil,4622.99mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between Small Component D6-LED (3198.54mil,4622.99mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between Small Component D5-LED (2913.54mil,4622.99mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between Component D3-WS2812B5050 (3448.54mil,4047.99mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between Component D2-WS2812B5050 (3123.54mil,4047.99mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between Component D1-WS2812B5050 (2793.54mil,4047.99mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component C11-22µF (5273mil,3783mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component C10-4.7µF (5152mil,3785mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component C9-22µF (4973mil,4477mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component C8-22µF (4574mil,4391mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component C7-4.7µF (4790mil,4487mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component C4-0.1µF (4444mil,3280mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component C1-10µF (3085mil,4344mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component C2-1µF (2860mil,4354mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component C3-1µF (2958mil,4353mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component C5-1µF (4289mil,3267mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component C6-2.2nF (4811mil,4310mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component D4-Red (1952mil,2487mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component D8-Yellow (5393mil,3362mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component D9-Green (5583mil,3362mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component L1-6.8µH (4412mil,4499mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SIP Component P1-Header 10 (2763mil,2169mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SIP Component P2-Header 10 (2767mil,2995mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SIP Component P3-Header 6 (3770mil,2300mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component R1-Res3 (2587mil,3254mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component R2-Res3 (2292mil,4087mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component R3-Res3 (2264.857mil,2633.378mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component R4-Res3 (2146.432mil,2633.378mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component R5-Res3 (1939mil,2390mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component R6-Res3 (2390mil,2627mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component R7-Res3 (3427mil,1856.527mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component R8-Res3 (3494mil,4938.528mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component R9-Res3 (3351mil,4962.528mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component R10-Res3 (2901mil,4904mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component R11-Res3 (3305mil,1724mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component R12-Res3 (4207mil,2548mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component R13-Res3 (3224mil,1869.527mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component R14-Res3 (4044mil,2535mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component R15-Res3 (3421mil,3273mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component R16-Res3 (5397mil,3633mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between SMT Small Component R17-Res3 (5197mil,3368mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between Component SW1-MK-12C02 (3832mil,3751mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between Component U1-XC6204B332MR (4410mil,3108mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between Component U2-ETA1036-50S2F (4458mil,4228mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
   Violation between Room Definition: Between Component U3-CN3065 (5227mil,3607mil) on Top Layer And Room Smart_Umbrella (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Smart_Umbrella')) 
Rule Violations :50

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad R4-2(2175.959mil,2633.378mil) on Top Layer And Pad R3-2(2294.385mil,2633.378mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad P1-8(3463mil,2169mil) on Multi-Layer And Pad X1-8(3569.02mil,2289.72mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad C5-2(4289mil,3237mil) on Top Layer And Pad U1-4(4447.4mil,3159.19mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad D4-+(1922mil,2487mil) on Top Layer And Pad R4-2(2175.959mil,2633.378mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad P2-9(3567mil,2995mil) on Multi-Layer And Pad X1-8(3569.02mil,2289.72mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad R3-2(2294.385mil,2633.378mil) on Top Layer And Pad R1-2(2616.528mil,3254mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad P2-9(3567mil,2995mil) on Multi-Layer And Pad C5-2(4289mil,3237mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad R1-2(2616.528mil,3254mil) on Top Layer And Pad P2-9(3567mil,2995mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net ADC Between Pad P1-2(2863mil,2169mil) on Multi-Layer And Pad X1-2(3096.57mil,2289.72mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net ADC Between Pad X1-2(3096.57mil,2289.72mil) on Top Layer And Pad R11-2(3275.472mil,1724mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net CH_PD Between Pad P1-3(2963mil,2169mil) on Multi-Layer And Pad X1-3(3175.31mil,2289.72mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net CH_PD Between Pad R4-1(2116.904mil,2633.378mil) on Top Layer And Pad P1-3(2963mil,2169mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DTR Between Pad R14-1(4073.528mil,2535mil) on Top Layer And Pad Q2-2(4109.4mil,2709.63mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DTR Between Pad P3-1(3770mil,2300mil) on Multi-Layer And Pad R14-1(4073.528mil,2535mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U3-1(5197.47mil,3551.35mil) on Top Layer And Pad U3-3(5236.84mil,3551.35mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C2-1(2860mil,4384mil) on Top Layer And Pad C3-1(2958mil,4383mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C3-1(2958mil,4383mil) on Top Layer And Pad C1-2(3085mil,4379.43mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad SW2-1(2637.5mil,2969.26mil) on Top Layer And Pad SW2-3(2637.5mil,3126.74mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R9-1(3321.473mil,4962.528mil) on Top Layer And Pad R8-1(3464.473mil,4938.528mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C7-2(4825.43mil,4487mil) on Top Layer And Pad C9-2(5008.43mil,4477mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C10-2(5152mil,3820.43mil) on Top Layer And Pad C11-2(5308.43mil,3783mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C5-1(4289mil,3297mil) on Top Layer And Pad C4-2(4479.43mil,3280mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad X1-9(3569.02mil,2880.28mil) on Top Layer And Pad P2-10(3667mil,2995mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C11-2(5308.43mil,3783mil) on Top Layer And Pad R16-1(5426.528mil,3633mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad X1-9(3569.02mil,2880.28mil) on Top Layer And Pad P3-6(3770mil,2800mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U1-2(4410mil,3056.81mil) on Top Layer And Pad C4-2(4479.43mil,3280mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C8-2(4609.43mil,4391mil) on Top Layer And Pad C7-2(4825.43mil,4487mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D2-3(3022.08mil,4110.98mil) on Top Layer And Pad D3-3(3347.08mil,4110.98mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D1-3(2692.08mil,4110.98mil) on Top Layer And Pad D2-3(3022.08mil,4110.98mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U2-2(4458mil,4176.81mil) on Top Layer And Pad C8-2(4609.43mil,4391mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad J1-1(3623.33mil,3362.37mil) on Top Layer And Pad P2-10(3667mil,2995mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R10-1(2901mil,4874.472mil) on Top Layer And Pad R9-1(3321.473mil,4962.528mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R6-1(2360.472mil,2627mil) on Top Layer And Pad SW2-1(2637.5mil,2969.26mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R13-2(3224mil,1899.055mil) on Top Layer And Pad P1-10(3663mil,2169mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U3-3(5236.84mil,3551.35mil) on Top Layer And Pad R16-1(5426.528mil,3633mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D2-3(3022.08mil,4110.98mil) on Top Layer And Pad C1-2(3085mil,4379.43mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C2-1(2860mil,4384mil) on Top Layer And Pad R10-1(2901mil,4874.472mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad J1-1(3623.33mil,3362.37mil) on Top Layer And Pad C5-1(4289mil,3297mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad P1-10(3663mil,2169mil) on Multi-Layer And Pad P3-6(3770mil,2800mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C9-2(5008.43mil,4477mil) on Top Layer And Pad C10-2(5152mil,3820.43mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad SW2-1(2637.5mil,2969.26mil) on Top Layer And Pad X1-9(3569.02mil,2880.28mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U2-2(4458mil,4176.81mil) on Top Layer And Pad C4-2(4479.43mil,3280mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D3-3(3347.08mil,4110.98mil) on Top Layer And Pad J1-1(3623.33mil,3362.37mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO0 Between Pad P2-5(3167mil,2995mil) on Multi-Layer And Pad X1-12(3332.8mil,2880.28mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO0 Between Pad X1-12(3332.8mil,2880.28mil) on Top Layer And Pad Q2-3(4072mil,2792.31mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO0 Between Pad R5-1(1909.473mil,2390mil) on Top Layer And Pad P2-5(3167mil,2995mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GPIO2 Between Pad P2-6(3267mil,2995mil) on Multi-Layer And Pad X1-11(3411.54mil,2880.28mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO2 Between Pad R3-1(2235.329mil,2633.378mil) on Top Layer And Pad P2-6(3267mil,2995mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GPIO4/SDA Between Pad P2-4(3067mil,2995mil) on Multi-Layer And Pad X1-13(3254.06mil,2880.28mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO4/SDA Between Pad X1-13(3254.06mil,2880.28mil) on Top Layer And Pad U2-3(4495.4mil,4176.81mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO5/SCL Between Pad P2-3(2967mil,2995mil) on Multi-Layer And Pad X1-14(3175.31mil,2880.28mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO5/SCL Between Pad R2-1(2262.472mil,4087mil) on Top Layer And Pad P2-3(2967mil,2995mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GPIO12/MISO Between Pad P1-6(3263mil,2169mil) on Multi-Layer And Pad X1-6(3411.54mil,2289.72mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO13/MOSI Between Pad P1-7(3363mil,2169mil) on Multi-Layer And Pad X1-7(3490.28mil,2289.72mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO14/SCK Between Pad P1-5(3163mil,2169mil) on Multi-Layer And Pad X1-5(3332.8mil,2289.72mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO15 Between Pad P2-7(3367mil,2995mil) on Multi-Layer And Pad X1-10(3490.28mil,2880.28mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO15 Between Pad R6-2(2419.528mil,2627mil) on Top Layer And Pad P2-7(3367mil,2995mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GPIO16 Between Pad P1-4(3063mil,2169mil) on Multi-Layer And Pad X1-4(3254.06mil,2289.72mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VBAT Between Pad R15-2(3391.472mil,3273mil) on Top Layer And Pad J1-2(3623.33mil,3283.63mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VBAT Between Pad R7-2(3456.528mil,1856.528mil) on Top Layer And Pad P1-9(3563mil,2169mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VBAT Between Pad J1-2(3623.33mil,3283.63mil) on Top Layer And Pad SW1-B(3754.13mil,3841mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VBAT Between Pad SW1-B(3754.13mil,3841mil) on Top Layer And Pad C10-1(5152mil,3749.57mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VBAT Between Pad P1-9(3563mil,2169mil) on Multi-Layer And Pad J1-2(3623.33mil,3283.63mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC6_2 Between Pad U2-5(4420.6mil,4279.19mil) on Top Layer And Pad L1-2(4442mil,4499mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC6_2 Between Pad U2-5(4420.6mil,4279.19mil) on Top Layer And Pad C6-2(4811mil,4280mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC6_1 Between Pad C6-1(4811mil,4340mil) on Top Layer And Pad C9-1(4937.57mil,4477mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC6_1 Between Pad D6-A(3148.54mil,4622.99mil) on Multi-Layer And Pad D7-A(3433.54mil,4622.99mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetC6_1 Between Pad D5-A(2863.54mil,4622.99mil) on Multi-Layer And Pad D6-A(3148.54mil,4622.99mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetC6_1 Between Pad C8-1(4538.57mil,4391mil) on Top Layer And Pad C6-1(4811mil,4340mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC6_1 Between Pad U2-1(4420.6mil,4176.81mil) on Top Layer And Pad C8-1(4538.57mil,4391mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC6_1 Between Pad D7-A(3433.54mil,4622.99mil) on Multi-Layer And Pad C8-1(4538.57mil,4391mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_2 Between Pad D1-2(2895mil,4110.98mil) on Top Layer And Pad D2-4(3022.08mil,3985mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_4 Between Pad R2-2(2321.528mil,4087mil) on Top Layer And Pad D1-4(2692.08mil,3985mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD2_2 Between Pad D2-2(3225mil,4110.98mil) on Top Layer And Pad D3-4(3347.08mil,3985mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD4_- Between Pad R5-2(1968.528mil,2390mil) on Top Layer And Pad D4--(1982mil,2487mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD5_K Between Pad D5-K(2963.54mil,4622.99mil) on Multi-Layer And Pad R8-2(3523.528mil,4938.528mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD6_K Between Pad D6-K(3248.54mil,4622.99mil) on Multi-Layer And Pad R9-2(3380.528mil,4962.528mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD7_K Between Pad R10-2(2901mil,4933.528mil) on Top Layer And Pad D7-K(3533.54mil,4622.99mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetD8_+ Between Pad D8-+(5363mil,3362mil) on Top Layer And Pad D9-+(5553mil,3362mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD8_+ Between Pad R17-2(5167.472mil,3368mil) on Top Layer And Pad D8-+(5363mil,3362mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD8_- Between Pad U3-6(5236.84mil,3662.65mil) on Top Layer And Pad D8--(5423mil,3362mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD9_- Between Pad U3-7(5217.16mil,3662.65mil) on Top Layer And Pad D9--(5613mil,3362mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetQ1_1 Between Pad R14-2(4014.472mil,2535mil) on Top Layer And Pad Q1-1(4185.6mil,2693.63mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetQ2_1 Between Pad Q2-1(4034.6mil,2709.63mil) on Top Layer And Pad R12-2(4177.472mil,2548mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR7_1 Between Pad R13-1(3224mil,1840mil) on Top Layer And Pad R7-1(3397.473mil,1856.528mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR7_1 Between Pad R11-1(3334.528mil,1724mil) on Top Layer And Pad R7-1(3397.473mil,1856.528mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR15_1 Between Pad U3-8(5197.47mil,3662.65mil) on Top Layer And Pad U3-5(5256.53mil,3662.65mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR15_1 Between Pad R15-1(3450.528mil,3273mil) on Top Layer And Pad U3-8(5197.47mil,3662.65mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR16_2 Between Pad U3-2(5217.16mil,3551.35mil) on Top Layer And Pad R16-2(5367.472mil,3633mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RESET Between Pad R1-1(2557.472mil,3254mil) on Top Layer And Pad SW2-4(2574.5mil,3126.74mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RESET Between Pad SW2-2(2574.5mil,2969.26mil) on Top Layer And Pad SW2-4(2574.5mil,3126.74mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RESET Between Pad P1-1(2763mil,2169mil) on Multi-Layer And Pad X1-1(3017.83mil,2289.72mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RESET Between Pad X1-1(3017.83mil,2289.72mil) on Top Layer And Pad Q1-3(4223mil,2776.31mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RESET Between Pad SW2-2(2574.5mil,2969.26mil) on Top Layer And Pad P1-1(2763mil,2169mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net RTS Between Pad R12-1(4236.528mil,2548mil) on Top Layer And Pad Q1-2(4260.4mil,2693.63mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RXD Between Pad P2-2(2867mil,2995mil) on Multi-Layer And Pad X1-15(3096.57mil,2880.28mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RXD Between Pad X1-15(3096.57mil,2880.28mil) on Top Layer And Pad P3-3(3770mil,2500mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net TXD Between Pad P2-1(2767mil,2995mil) on Multi-Layer And Pad X1-16(3017.83mil,2880.28mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net TXD Between Pad X1-16(3017.83mil,2880.28mil) on Top Layer And Pad P3-2(3770mil,2400mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VIN Between Pad U1-1(4372.6mil,3056.81mil) on Top Layer And Pad U1-3(4447.4mil,3056.81mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VIN Between Pad C2-2(2860mil,4324mil) on Top Layer And Pad C3-2(2958mil,4323mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VIN Between Pad C3-2(2958mil,4323mil) on Top Layer And Pad C1-1(3085mil,4308.57mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VIN Between Pad U1-1(4372.6mil,3056.81mil) on Top Layer And Pad C4-1(4408.57mil,3280mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VIN Between Pad D2-1(3225mil,3985mil) on Top Layer And Pad D3-1(3550mil,3985mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VIN Between Pad D1-1(2895mil,3985mil) on Top Layer And Pad D2-1(3225mil,3985mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VIN Between Pad L1-1(4382mil,4499mil) on Top Layer And Pad U2-4(4495.4mil,4279.19mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VIN Between Pad L1-1(4382mil,4499mil) on Top Layer And Pad C7-1(4754.57mil,4487mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VIN Between Pad D3-1(3550mil,3985mil) on Top Layer And Pad SW1-COM(3754.13mil,3781mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VIN Between Pad C2-2(2860mil,4324mil) on Top Layer And Pad D1-1(2895mil,3985mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VIN Between Pad C4-1(4408.57mil,3280mil) on Top Layer And Pad U2-4(4495.4mil,4279.19mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VIN Between Pad SW1-COM(3754.13mil,3781mil) on Top Layer And Pad C4-1(4408.57mil,3280mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VBUS Between Pad R17-1(5226.528mil,3368mil) on Top Layer And Pad U3-4(5256.53mil,3551.35mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VBUS Between Pad C11-1(5237.57mil,3783mil) on Top Layer And Pad U3-4(5256.53mil,3551.35mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VBUS Between Pad P2-8(3467mil,2995mil) on Multi-Layer And Pad P3-4(3770mil,2600mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VBUS Between Pad P2-8(3467mil,2995mil) on Multi-Layer And Pad SW1-A(3754.13mil,3661mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VBUS Between Pad SW1-A(3754.13mil,3661mil) on Top Layer And Pad C11-1(5237.57mil,3783mil) on Top Layer 
Rule Violations :116

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (7.88mil < 10mil) Between Pad U3-2(5217.16mil,3551.35mil) on Top Layer And Pad U3-1(5197.47mil,3551.35mil) on Top Layer 
   Violation between Clearance Constraint: (7.87mil < 10mil) Between Pad U3-3(5236.84mil,3551.35mil) on Top Layer And Pad U3-2(5217.16mil,3551.35mil) on Top Layer 
   Violation between Clearance Constraint: (7.88mil < 10mil) Between Pad U3-4(5256.53mil,3551.35mil) on Top Layer And Pad U3-3(5236.84mil,3551.35mil) on Top Layer 
   Violation between Clearance Constraint: (7.88mil < 10mil) Between Pad U3-6(5236.84mil,3662.65mil) on Top Layer And Pad U3-5(5256.53mil,3662.65mil) on Top Layer 
   Violation between Clearance Constraint: (7.87mil < 10mil) Between Pad U3-7(5217.16mil,3662.65mil) on Top Layer And Pad U3-6(5236.84mil,3662.65mil) on Top Layer 
   Violation between Clearance Constraint: (7.88mil < 10mil) Between Pad U3-8(5197.47mil,3662.65mil) on Top Layer And Pad U3-7(5217.16mil,3662.65mil) on Top Layer 
Rule Violations :6

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (133.858mil > 100mil) Pad Free-1(2637.11mil,2131.11mil) on Multi-Layer Actual Hole Size = 133.858mil
   Violation between Hole Size Constraint: (133.858mil > 100mil) Pad Free-1(3778.842mil,2131.11mil) on Multi-Layer Actual Hole Size = 133.858mil
   Violation between Hole Size Constraint: (133.858mil > 100mil) Pad Free-1(2637.11mil,4650.795mil) on Multi-Layer Actual Hole Size = 133.858mil
   Violation between Hole Size Constraint: (133.858mil > 100mil) Pad Free-1(3778.842mil,4650.795mil) on Multi-Layer Actual Hole Size = 133.858mil
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (5.84mil < 10mil) Between Pad U3-4(5256.53mil,3551.35mil) on Top Layer And Pad U3-HEAT(5227mil,3607mil) on Top Layer [Top Solder] Mask Sliver [5.84mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.84mil < 10mil) Between Pad U3-3(5236.84mil,3551.35mil) on Top Layer And Pad U3-HEAT(5227mil,3607mil) on Top Layer [Top Solder] Mask Sliver [5.84mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.84mil < 10mil) Between Pad U3-2(5217.16mil,3551.35mil) on Top Layer And Pad U3-HEAT(5227mil,3607mil) on Top Layer [Top Solder] Mask Sliver [5.84mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.84mil < 10mil) Between Pad U3-7(5217.16mil,3662.65mil) on Top Layer And Pad U3-HEAT(5227mil,3607mil) on Top Layer [Top Solder] Mask Sliver [5.84mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.84mil < 10mil) Between Pad U3-6(5236.84mil,3662.65mil) on Top Layer And Pad U3-HEAT(5227mil,3607mil) on Top Layer [Top Solder] Mask Sliver [5.84mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.84mil < 10mil) Between Pad U3-5(5256.53mil,3662.65mil) on Top Layer And Pad U3-HEAT(5227mil,3607mil) on Top Layer [Top Solder] Mask Sliver [5.84mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.84mil < 10mil) Between Pad U3-1(5197.47mil,3551.35mil) on Top Layer And Pad U3-HEAT(5227mil,3607mil) on Top Layer [Top Solder] Mask Sliver [5.84mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.84mil < 10mil) Between Pad U3-8(5197.47mil,3662.65mil) on Top Layer And Pad U3-HEAT(5227mil,3607mil) on Top Layer [Top Solder] Mask Sliver [5.84mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.23mil < 10mil) Between Pad U2-2(4458mil,4176.81mil) on Top Layer And Pad U2-1(4420.6mil,4176.81mil) on Top Layer [Top Solder] Mask Sliver [2.23mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.23mil < 10mil) Between Pad U2-3(4495.4mil,4176.81mil) on Top Layer And Pad U2-2(4458mil,4176.81mil) on Top Layer [Top Solder] Mask Sliver [2.23mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.23mil < 10mil) Between Pad U1-2(4410mil,3056.81mil) on Top Layer And Pad U1-1(4372.6mil,3056.81mil) on Top Layer [Top Solder] Mask Sliver [2.23mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.23mil < 10mil) Between Pad U1-3(4447.4mil,3056.81mil) on Top Layer And Pad U1-2(4410mil,3056.81mil) on Top Layer [Top Solder] Mask Sliver [2.23mil]
Rule Violations :12

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.886mil < 10mil) Between Arc (3483.54mil,4622.99mil) on Top Overlay And Pad D7-A(3433.54mil,4622.99mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.886mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.886mil < 10mil) Between Arc (3483.54mil,4622.99mil) on Top Overlay And Pad D7-K(3533.54mil,4622.99mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.886mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.886mil < 10mil) Between Arc (3198.54mil,4622.99mil) on Top Overlay And Pad D6-A(3148.54mil,4622.99mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.886mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.886mil < 10mil) Between Arc (3198.54mil,4622.99mil) on Top Overlay And Pad D6-K(3248.54mil,4622.99mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.886mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.886mil < 10mil) Between Arc (2913.54mil,4622.99mil) on Top Overlay And Pad D5-A(2863.54mil,4622.99mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.886mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.886mil < 10mil) Between Arc (2913.54mil,4622.99mil) on Top Overlay And Pad D5-K(2963.54mil,4622.99mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.886mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.625mil < 10mil) Between Track (3547.34mil,4139.29mil)(3547.34mil,4149.99mil) on Top Overlay And Pad D3-2(3550mil,4110.98mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.625mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.305mil < 10mil) Between Track (3548.54mil,4015.99mil)(3548.54mil,4082.99mil) on Top Overlay And Pad D3-2(3550mil,4110.98mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.525mil < 10mil) Between Track (3349.74mil,4141.19mil)(3349.74mil,4150.09mil) on Top Overlay And Pad D3-3(3347.08mil,4110.98mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.525mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.305mil < 10mil) Between Track (3348.54mil,4047.99mil)(3348.54mil,4081.99mil) on Top Overlay And Pad D3-3(3347.08mil,4110.98mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.673mil < 10mil) Between Track (3348.54mil,4047.99mil)(3448.54mil,4147.99mil) on Top Overlay And Pad D3-3(3347.08mil,4110.98mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.025mil < 10mil) Between Track (3349.64mil,3945.19mil)(3349.64mil,3954.29mil) on Top Overlay And Pad D3-4(3347.08mil,3985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.305mil < 10mil) Between Track (3348.54mil,4013.99mil)(3348.54mil,4047.99mil) on Top Overlay And Pad D3-4(3347.08mil,3985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.325mil < 10mil) Between Track (3546.54mil,3944.99mil)(3546.54mil,3954.99mil) on Top Overlay And Pad D3-1(3550mil,3985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.325mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.305mil < 10mil) Between Track (3548.54mil,4015.99mil)(3548.54mil,4082.99mil) on Top Overlay And Pad D3-1(3550mil,3985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.625mil < 10mil) Between Track (3222.34mil,4139.29mil)(3222.34mil,4149.99mil) on Top Overlay And Pad D2-2(3225mil,4110.98mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.625mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.305mil < 10mil) Between Track (3223.54mil,4015.99mil)(3223.54mil,4082.99mil) on Top Overlay And Pad D2-2(3225mil,4110.98mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.525mil < 10mil) Between Track (3024.74mil,4141.19mil)(3024.74mil,4150.09mil) on Top Overlay And Pad D2-3(3022.08mil,4110.98mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.525mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.305mil < 10mil) Between Track (3023.54mil,4047.99mil)(3023.54mil,4081.99mil) on Top Overlay And Pad D2-3(3022.08mil,4110.98mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.673mil < 10mil) Between Track (3023.54mil,4047.99mil)(3123.54mil,4147.99mil) on Top Overlay And Pad D2-3(3022.08mil,4110.98mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.025mil < 10mil) Between Track (3024.64mil,3945.19mil)(3024.64mil,3954.29mil) on Top Overlay And Pad D2-4(3022.08mil,3985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.305mil < 10mil) Between Track (3023.54mil,4013.99mil)(3023.54mil,4047.99mil) on Top Overlay And Pad D2-4(3022.08mil,3985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.325mil < 10mil) Between Track (3221.54mil,3944.99mil)(3221.54mil,3954.99mil) on Top Overlay And Pad D2-1(3225mil,3985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.325mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.305mil < 10mil) Between Track (3223.54mil,4015.99mil)(3223.54mil,4082.99mil) on Top Overlay And Pad D2-1(3225mil,3985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.625mil < 10mil) Between Track (2892.34mil,4139.29mil)(2892.34mil,4149.99mil) on Top Overlay And Pad D1-2(2895mil,4110.98mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.625mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.305mil < 10mil) Between Track (2893.54mil,4015.99mil)(2893.54mil,4082.99mil) on Top Overlay And Pad D1-2(2895mil,4110.98mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.525mil < 10mil) Between Track (2694.74mil,4141.19mil)(2694.74mil,4150.09mil) on Top Overlay And Pad D1-3(2692.08mil,4110.98mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.525mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.305mil < 10mil) Between Track (2693.54mil,4047.99mil)(2693.54mil,4081.99mil) on Top Overlay And Pad D1-3(2692.08mil,4110.98mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.673mil < 10mil) Between Track (2693.54mil,4047.99mil)(2793.54mil,4147.99mil) on Top Overlay And Pad D1-3(2692.08mil,4110.98mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.025mil < 10mil) Between Track (2694.64mil,3945.19mil)(2694.64mil,3954.29mil) on Top Overlay And Pad D1-4(2692.08mil,3985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.305mil < 10mil) Between Track (2693.54mil,4013.99mil)(2693.54mil,4047.99mil) on Top Overlay And Pad D1-4(2692.08mil,3985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.325mil < 10mil) Between Track (2891.54mil,3944.99mil)(2891.54mil,3954.99mil) on Top Overlay And Pad D1-1(2895mil,3985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.325mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.305mil < 10mil) Between Track (2893.54mil,4015.99mil)(2893.54mil,4082.99mil) on Top Overlay And Pad D1-1(2895mil,3985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "U1" (4359.5mil,3216.5mil) on Top Overlay And Pad C4-1(4408.57mil,3280mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.435mil < 10mil) Between Track (2661.12mil,2965.32mil)(2661.12mil,3130.68mil) on Top Overlay And Pad SW2-3(2637.5mil,3126.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.435mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2550.88mil,3130.68mil)(2661.12mil,3130.68mil) on Top Overlay And Pad SW2-3(2637.5mil,3126.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.435mil < 10mil) Between Track (2550.88mil,2965.32mil)(2550.88mil,3130.68mil) on Top Overlay And Pad SW2-4(2574.5mil,3126.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.435mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2550.88mil,3130.68mil)(2661.12mil,3130.68mil) on Top Overlay And Pad SW2-4(2574.5mil,3126.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.435mil < 10mil) Between Track (2550.88mil,2965.32mil)(2550.88mil,3130.68mil) on Top Overlay And Pad SW2-2(2574.5mil,2969.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.435mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2550.88mil,2965.32mil)(2661.12mil,2965.32mil) on Top Overlay And Pad SW2-2(2574.5mil,2969.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.435mil < 10mil) Between Track (2661.12mil,2965.32mil)(2661.12mil,3130.68mil) on Top Overlay And Pad SW2-1(2637.5mil,2969.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.435mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2550.88mil,2965.32mil)(2661.12mil,2965.32mil) on Top Overlay And Pad SW2-1(2637.5mil,2969.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2683.19mil,2899.96mil)(3628.07mil,2899.96mil) on Top Overlay And Pad X1-16(3017.83mil,2880.28mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2683.19mil,2899.96mil)(3628.07mil,2899.96mil) on Top Overlay And Pad X1-15(3096.57mil,2880.28mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2683.19mil,2899.96mil)(3628.07mil,2899.96mil) on Top Overlay And Pad X1-14(3175.31mil,2880.28mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2683.19mil,2899.96mil)(3628.07mil,2899.96mil) on Top Overlay And Pad X1-13(3254.06mil,2880.28mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2683.19mil,2899.96mil)(3628.07mil,2899.96mil) on Top Overlay And Pad X1-12(3332.8mil,2880.28mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2683.19mil,2899.96mil)(3628.07mil,2899.96mil) on Top Overlay And Pad X1-11(3411.54mil,2880.28mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2683.19mil,2899.96mil)(3628.07mil,2899.96mil) on Top Overlay And Pad X1-10(3490.28mil,2880.28mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2683.19mil,2899.96mil)(3628.07mil,2899.96mil) on Top Overlay And Pad X1-9(3569.02mil,2880.28mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2683.19mil,2270.04mil)(3628.07mil,2270.04mil) on Top Overlay And Pad X1-8(3569.02mil,2289.72mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2683.19mil,2270.04mil)(3628.07mil,2270.04mil) on Top Overlay And Pad X1-7(3490.28mil,2289.72mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2683.19mil,2270.04mil)(3628.07mil,2270.04mil) on Top Overlay And Pad X1-6(3411.54mil,2289.72mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2683.19mil,2270.04mil)(3628.07mil,2270.04mil) on Top Overlay And Pad X1-5(3332.8mil,2289.72mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2683.19mil,2270.04mil)(3628.07mil,2270.04mil) on Top Overlay And Pad X1-4(3254.06mil,2289.72mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2683.19mil,2270.04mil)(3628.07mil,2270.04mil) on Top Overlay And Pad X1-3(3175.31mil,2289.72mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2683.19mil,2270.04mil)(3628.07mil,2270.04mil) on Top Overlay And Pad X1-2(3096.57mil,2289.72mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2683.19mil,2270.04mil)(3628.07mil,2270.04mil) on Top Overlay And Pad X1-1(3017.83mil,2289.72mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.94mil < 10mil) Between Text "U2" (4407.5mil,4336.5mil) on Top Overlay And Pad C8-1(4538.57mil,4391mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.94mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.522mil < 10mil) Between Text "R12" (4168mil,2602mil) on Top Overlay And Pad Q1-1(4185.6mil,2693.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.522mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "U3" (5171.5mil,3710.5mil) on Top Overlay And Pad C10-1(5152mil,3749.57mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R15" (3382mil,3327mil) on Top Overlay And Pad J1-1(3623.33mil,3362.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "U3" (5171.5mil,3710.5mil) on Top Overlay And Pad C11-1(5237.57mil,3783mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5189.126mil,3354.22mil)(5204.874mil,3354.22mil) on Top Overlay And Pad R17-2(5167.472mil,3368mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5189.126mil,3381.78mil)(5204.874mil,3381.78mil) on Top Overlay And Pad R17-2(5167.472mil,3368mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5189.126mil,3354.22mil)(5204.874mil,3354.22mil) on Top Overlay And Pad R17-1(5226.528mil,3368mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5189.126mil,3381.78mil)(5204.874mil,3381.78mil) on Top Overlay And Pad R17-1(5226.528mil,3368mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.505mil < 10mil) Between Track (5388mil,3347mil)(5393mil,3354.5mil) on Top Overlay And Pad D8-+(5363mil,3362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.505mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.505mil < 10mil) Between Track (5388mil,3377mil)(5393mil,3369.5mil) on Top Overlay And Pad D8-+(5363mil,3362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.505mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.926mil < 10mil) Between Track (5340.5mil,3337mil)(5340.5mil,3387mil) on Top Overlay And Pad D8-+(5363mil,3362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.927mil < 10mil) Between Track (5390.5mil,3352mil)(5390.5mil,3372mil) on Top Overlay And Pad D8-+(5363mil,3362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.927mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.426mil < 10mil) Between Track (5388mil,3347mil)(5388mil,3377mil) on Top Overlay And Pad D8-+(5363mil,3362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.426mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.926mil < 10mil) Between Track (5340.5mil,3337mil)(5445.5mil,3337mil) on Top Overlay And Pad D8-+(5363mil,3362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.926mil < 10mil) Between Track (5340.5mil,3387mil)(5445.5mil,3387mil) on Top Overlay And Pad D8-+(5363mil,3362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.426mil < 10mil) Between Track (5393mil,3369.5mil)(5398mil,3362mil) on Top Overlay And Pad D8--(5423mil,3362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.426mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.426mil < 10mil) Between Track (5393mil,3354.5mil)(5398mil,3362mil) on Top Overlay And Pad D8--(5423mil,3362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.426mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.926mil < 10mil) Between Track (5445.5mil,3337mil)(5445.5mil,3387mil) on Top Overlay And Pad D8--(5423mil,3362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.926mil < 10mil) Between Track (5340.5mil,3337mil)(5445.5mil,3337mil) on Top Overlay And Pad D8--(5423mil,3362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.926mil < 10mil) Between Track (5340.5mil,3387mil)(5445.5mil,3387mil) on Top Overlay And Pad D8--(5423mil,3362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.505mil < 10mil) Between Track (5578mil,3347mil)(5583mil,3354.5mil) on Top Overlay And Pad D9-+(5553mil,3362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.505mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.505mil < 10mil) Between Track (5578mil,3377mil)(5583mil,3369.5mil) on Top Overlay And Pad D9-+(5553mil,3362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.505mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.927mil < 10mil) Between Track (5580.5mil,3352mil)(5580.5mil,3372mil) on Top Overlay And Pad D9-+(5553mil,3362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.927mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.426mil < 10mil) Between Track (5578mil,3347mil)(5578mil,3377mil) on Top Overlay And Pad D9-+(5553mil,3362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.426mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.926mil < 10mil) Between Track (5530.5mil,3337mil)(5530.5mil,3387mil) on Top Overlay And Pad D9-+(5553mil,3362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.926mil < 10mil) Between Track (5530.5mil,3337mil)(5635.5mil,3337mil) on Top Overlay And Pad D9-+(5553mil,3362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.926mil < 10mil) Between Track (5530.5mil,3387mil)(5635.5mil,3387mil) on Top Overlay And Pad D9-+(5553mil,3362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.426mil < 10mil) Between Track (5583mil,3369.5mil)(5588mil,3362mil) on Top Overlay And Pad D9--(5613mil,3362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.426mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.426mil < 10mil) Between Track (5583mil,3354.5mil)(5588mil,3362mil) on Top Overlay And Pad D9--(5613mil,3362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.426mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.926mil < 10mil) Between Track (5635.5mil,3337mil)(5635.5mil,3387mil) on Top Overlay And Pad D9--(5613mil,3362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.926mil < 10mil) Between Track (5530.5mil,3337mil)(5635.5mil,3337mil) on Top Overlay And Pad D9--(5613mil,3362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.926mil < 10mil) Between Track (5530.5mil,3387mil)(5635.5mil,3387mil) on Top Overlay And Pad D9--(5613mil,3362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5389.126mil,3619.22mil)(5404.874mil,3619.22mil) on Top Overlay And Pad R16-2(5367.472mil,3633mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5389.126mil,3646.78mil)(5404.874mil,3646.78mil) on Top Overlay And Pad R16-2(5367.472mil,3633mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5389.126mil,3619.22mil)(5404.874mil,3619.22mil) on Top Overlay And Pad R16-1(5426.528mil,3633mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5389.126mil,3646.78mil)(5404.874mil,3646.78mil) on Top Overlay And Pad R16-1(5426.528mil,3633mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (5167.94mil,3560.75mil)(5167.94mil,3666.06mil) on Top Overlay And Pad U3-HEAT(5227mil,3607mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (5286.06mil,3547.94mil)(5286.06mil,3666.06mil) on Top Overlay And Pad U3-HEAT(5227mil,3607mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.435mil < 10mil) Between Track (5181.72mil,3547.94mil)(5187.63mil,3547.94mil) on Top Overlay And Pad U3-1(5197.47mil,3551.35mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.435mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Track (5167.94mil,3560.75mil)(5180.75mil,3547.94mil) on Top Overlay And Pad U3-1(5197.47mil,3551.35mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.435mil < 10mil) Between Track (5266.37mil,3547.94mil)(5286.06mil,3547.94mil) on Top Overlay And Pad U3-4(5256.53mil,3551.35mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.435mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.435mil < 10mil) Between Track (5266.37mil,3666.06mil)(5286.06mil,3666.06mil) on Top Overlay And Pad U3-5(5256.53mil,3662.65mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.435mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.435mil < 10mil) Between Track (5167.94mil,3666.06mil)(5187.63mil,3666.06mil) on Top Overlay And Pad U3-8(5197.47mil,3662.65mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.435mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3413.126mil,3259.22mil)(3428.874mil,3259.22mil) on Top Overlay And Pad R15-2(3391.472mil,3273mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3413.126mil,3286.78mil)(3428.874mil,3286.78mil) on Top Overlay And Pad R15-2(3391.472mil,3273mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3413.126mil,3259.22mil)(3428.874mil,3259.22mil) on Top Overlay And Pad R15-1(3450.528mil,3273mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3413.126mil,3286.78mil)(3428.874mil,3286.78mil) on Top Overlay And Pad R15-1(3450.528mil,3273mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4036.126mil,2521.22mil)(4051.874mil,2521.22mil) on Top Overlay And Pad R14-2(4014.472mil,2535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4036.126mil,2548.78mil)(4051.874mil,2548.78mil) on Top Overlay And Pad R14-2(4014.472mil,2535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4036.126mil,2521.22mil)(4051.874mil,2521.22mil) on Top Overlay And Pad R14-1(4073.528mil,2535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4036.126mil,2548.78mil)(4051.874mil,2548.78mil) on Top Overlay And Pad R14-1(4073.528mil,2535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3210.22mil,1861.653mil)(3210.22mil,1877.402mil) on Top Overlay And Pad R13-2(3224mil,1899.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3237.78mil,1861.653mil)(3237.78mil,1877.402mil) on Top Overlay And Pad R13-2(3224mil,1899.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3210.22mil,1861.653mil)(3210.22mil,1877.402mil) on Top Overlay And Pad R13-1(3224mil,1840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3237.78mil,1861.653mil)(3237.78mil,1877.402mil) on Top Overlay And Pad R13-1(3224mil,1840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4199.126mil,2534.22mil)(4214.874mil,2534.22mil) on Top Overlay And Pad R12-2(4177.472mil,2548mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4199.126mil,2561.78mil)(4214.874mil,2561.78mil) on Top Overlay And Pad R12-2(4177.472mil,2548mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4199.126mil,2534.22mil)(4214.874mil,2534.22mil) on Top Overlay And Pad R12-1(4236.528mil,2548mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4199.126mil,2561.78mil)(4214.874mil,2561.78mil) on Top Overlay And Pad R12-1(4236.528mil,2548mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3297.126mil,1710.22mil)(3312.874mil,1710.22mil) on Top Overlay And Pad R11-2(3275.472mil,1724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3297.126mil,1737.78mil)(3312.874mil,1737.78mil) on Top Overlay And Pad R11-2(3275.472mil,1724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3297.126mil,1710.22mil)(3312.874mil,1710.22mil) on Top Overlay And Pad R11-1(3334.528mil,1724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3297.126mil,1737.78mil)(3312.874mil,1737.78mil) on Top Overlay And Pad R11-1(3334.528mil,1724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3486.126mil,4952.307mil)(3501.874mil,4952.307mil) on Top Overlay And Pad R8-2(3523.528mil,4938.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3486.126mil,4924.748mil)(3501.874mil,4924.748mil) on Top Overlay And Pad R8-2(3523.528mil,4938.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3486.126mil,4952.307mil)(3501.874mil,4952.307mil) on Top Overlay And Pad R8-1(3464.473mil,4938.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3486.126mil,4924.748mil)(3501.874mil,4924.748mil) on Top Overlay And Pad R8-1(3464.473mil,4938.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3343.126mil,4948.748mil)(3358.874mil,4948.748mil) on Top Overlay And Pad R9-2(3380.528mil,4962.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3343.126mil,4976.307mil)(3358.874mil,4976.307mil) on Top Overlay And Pad R9-2(3380.528mil,4962.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3343.126mil,4948.748mil)(3358.874mil,4948.748mil) on Top Overlay And Pad R9-1(3321.473mil,4962.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3343.126mil,4976.307mil)(3358.874mil,4976.307mil) on Top Overlay And Pad R9-1(3321.473mil,4962.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2887.22mil,4896.126mil)(2887.22mil,4911.874mil) on Top Overlay And Pad R10-2(2901mil,4933.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2914.78mil,4896.126mil)(2914.78mil,4911.874mil) on Top Overlay And Pad R10-2(2901mil,4933.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2887.22mil,4896.126mil)(2887.22mil,4911.874mil) on Top Overlay And Pad R10-1(2901mil,4874.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2914.78mil,4896.126mil)(2914.78mil,4911.874mil) on Top Overlay And Pad R10-1(2901mil,4874.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3419.126mil,1870.307mil)(3434.874mil,1870.307mil) on Top Overlay And Pad R7-2(3456.528mil,1856.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3419.126mil,1842.748mil)(3434.874mil,1842.748mil) on Top Overlay And Pad R7-2(3456.528mil,1856.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3419.126mil,1870.307mil)(3434.874mil,1870.307mil) on Top Overlay And Pad R7-1(3397.473mil,1856.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3419.126mil,1842.748mil)(3434.874mil,1842.748mil) on Top Overlay And Pad R7-1(3397.473mil,1856.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R11" (3266mil,1778mil) on Top Overlay And Pad R7-1(3397.473mil,1856.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2382.126mil,2613.22mil)(2397.874mil,2613.22mil) on Top Overlay And Pad R6-2(2419.528mil,2627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2382.126mil,2640.78mil)(2397.874mil,2640.78mil) on Top Overlay And Pad R6-2(2419.528mil,2627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2382.126mil,2613.22mil)(2397.874mil,2613.22mil) on Top Overlay And Pad R6-1(2360.472mil,2627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2382.126mil,2640.78mil)(2397.874mil,2640.78mil) on Top Overlay And Pad R6-1(2360.472mil,2627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (1931.126mil,2376.22mil)(1946.874mil,2376.22mil) on Top Overlay And Pad R5-2(1968.528mil,2390mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (1931.126mil,2403.78mil)(1946.874mil,2403.78mil) on Top Overlay And Pad R5-2(1968.528mil,2390mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (1931.126mil,2376.22mil)(1946.874mil,2376.22mil) on Top Overlay And Pad R5-1(1909.473mil,2390mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (1931.126mil,2403.78mil)(1946.874mil,2403.78mil) on Top Overlay And Pad R5-1(1909.473mil,2390mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mil < 10mil) Between Track (4437.43mil,4196.09mil)(4441.17mil,4196.09mil) on Top Overlay And Pad U2-1(4420.6mil,4176.81mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4400.91mil,4196.09mil)(4405.73mil,4196.09mil) on Top Overlay And Pad U2-1(4420.6mil,4176.81mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.105mil < 10mil) Between Track (4400.91mil,4196.09mil)(4400.91mil,4259.91mil) on Top Overlay And Pad U2-1(4420.6mil,4176.81mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.105mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mil < 10mil) Between Track (4437.43mil,4196.09mil)(4441.17mil,4196.09mil) on Top Overlay And Pad U2-2(4458mil,4176.81mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mil < 10mil) Between Track (4474.83mil,4196.09mil)(4478.57mil,4196.09mil) on Top Overlay And Pad U2-2(4458mil,4176.81mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4510.27mil,4196.09mil)(4515.09mil,4196.09mil) on Top Overlay And Pad U2-3(4495.4mil,4176.81mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.105mil < 10mil) Between Track (4515.09mil,4196.09mil)(4515.09mil,4259.91mil) on Top Overlay And Pad U2-3(4495.4mil,4176.81mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.105mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mil < 10mil) Between Track (4474.83mil,4196.09mil)(4478.57mil,4196.09mil) on Top Overlay And Pad U2-3(4495.4mil,4176.81mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4510.27mil,4259.91mil)(4515.09mil,4259.91mil) on Top Overlay And Pad U2-4(4495.4mil,4279.19mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.105mil < 10mil) Between Track (4515.09mil,4196.09mil)(4515.09mil,4259.91mil) on Top Overlay And Pad U2-4(4495.4mil,4279.19mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.105mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mil < 10mil) Between Track (4437.43mil,4259.91mil)(4478.57mil,4259.91mil) on Top Overlay And Pad U2-4(4495.4mil,4279.19mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4400.91mil,4259.91mil)(4405.73mil,4259.91mil) on Top Overlay And Pad U2-5(4420.6mil,4279.19mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mil < 10mil) Between Track (4437.43mil,4259.91mil)(4478.57mil,4259.91mil) on Top Overlay And Pad U2-5(4420.6mil,4279.19mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.105mil < 10mil) Between Track (4400.91mil,4196.09mil)(4400.91mil,4259.91mil) on Top Overlay And Pad U2-5(4420.6mil,4279.19mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.105mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2256.983mil,2619.598mil)(2272.731mil,2619.598mil) on Top Overlay And Pad R3-2(2294.385mil,2633.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2256.983mil,2647.157mil)(2272.731mil,2647.157mil) on Top Overlay And Pad R3-2(2294.385mil,2633.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2256.983mil,2619.598mil)(2272.731mil,2619.598mil) on Top Overlay And Pad R3-1(2235.329mil,2633.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2256.983mil,2647.157mil)(2272.731mil,2647.157mil) on Top Overlay And Pad R3-1(2235.329mil,2633.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2138.558mil,2619.598mil)(2154.306mil,2619.598mil) on Top Overlay And Pad R4-2(2175.959mil,2633.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2138.558mil,2647.157mil)(2154.306mil,2647.157mil) on Top Overlay And Pad R4-2(2175.959mil,2633.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2138.558mil,2619.598mil)(2154.306mil,2619.598mil) on Top Overlay And Pad R4-1(2116.904mil,2633.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2138.558mil,2647.157mil)(2154.306mil,2647.157mil) on Top Overlay And Pad R4-1(2116.904mil,2633.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.505mil < 10mil) Between Track (1947mil,2502mil)(1952mil,2494.5mil) on Top Overlay And Pad D4-+(1922mil,2487mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.505mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.926mil < 10mil) Between Track (1899.5mil,2462mil)(1899.5mil,2512mil) on Top Overlay And Pad D4-+(1922mil,2487mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.927mil < 10mil) Between Track (1949.5mil,2477mil)(1949.5mil,2497mil) on Top Overlay And Pad D4-+(1922mil,2487mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.927mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.505mil < 10mil) Between Track (1947mil,2472mil)(1952mil,2479.5mil) on Top Overlay And Pad D4-+(1922mil,2487mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.505mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.426mil < 10mil) Between Track (1947mil,2472mil)(1947mil,2502mil) on Top Overlay And Pad D4-+(1922mil,2487mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.426mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.926mil < 10mil) Between Track (1899.5mil,2462mil)(2004.5mil,2462mil) on Top Overlay And Pad D4-+(1922mil,2487mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.926mil < 10mil) Between Track (1899.5mil,2512mil)(2004.5mil,2512mil) on Top Overlay And Pad D4-+(1922mil,2487mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R5" (1899.5mil,2443.5mil) on Top Overlay And Pad D4-+(1922mil,2487mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.426mil < 10mil) Between Track (1952mil,2494.5mil)(1957mil,2487mil) on Top Overlay And Pad D4--(1982mil,2487mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.426mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.426mil < 10mil) Between Track (1952mil,2479.5mil)(1957mil,2487mil) on Top Overlay And Pad D4--(1982mil,2487mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.426mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.926mil < 10mil) Between Track (2004.5mil,2462mil)(2004.5mil,2512mil) on Top Overlay And Pad D4--(1982mil,2487mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.926mil < 10mil) Between Track (1899.5mil,2462mil)(2004.5mil,2462mil) on Top Overlay And Pad D4--(1982mil,2487mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.926mil < 10mil) Between Track (1899.5mil,2512mil)(2004.5mil,2512mil) on Top Overlay And Pad D4--(1982mil,2487mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R5" (1899.5mil,2443.5mil) on Top Overlay And Pad D4--(1982mil,2487mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (4357mil,4474mil)(4357mil,4524mil) on Top Overlay And Pad L1-1(4382mil,4499mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (4357mil,4474mil)(4467mil,4474mil) on Top Overlay And Pad L1-1(4382mil,4499mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (4357mil,4524mil)(4467mil,4524mil) on Top Overlay And Pad L1-1(4382mil,4499mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (4467mil,4474mil)(4467mil,4524mil) on Top Overlay And Pad L1-2(4442mil,4499mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (4357mil,4474mil)(4467mil,4474mil) on Top Overlay And Pad L1-2(4442mil,4499mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (4357mil,4524mil)(4467mil,4524mil) on Top Overlay And Pad L1-2(4442mil,4499mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2284.126mil,4073.22mil)(2299.874mil,4073.22mil) on Top Overlay And Pad R2-2(2321.528mil,4087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2284.126mil,4100.78mil)(2299.874mil,4100.78mil) on Top Overlay And Pad R2-2(2321.528mil,4087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2284.126mil,4073.22mil)(2299.874mil,4073.22mil) on Top Overlay And Pad R2-1(2262.472mil,4087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2284.126mil,4100.78mil)(2299.874mil,4100.78mil) on Top Overlay And Pad R2-1(2262.472mil,4087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4352.91mil,3076.09mil)(4357.73mil,3076.09mil) on Top Overlay And Pad U1-1(4372.6mil,3056.81mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mil < 10mil) Between Track (4389.43mil,3076.09mil)(4393.17mil,3076.09mil) on Top Overlay And Pad U1-1(4372.6mil,3056.81mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.105mil < 10mil) Between Track (4352.91mil,3076.09mil)(4352.91mil,3139.91mil) on Top Overlay And Pad U1-1(4372.6mil,3056.81mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.105mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mil < 10mil) Between Track (4389.43mil,3076.09mil)(4393.17mil,3076.09mil) on Top Overlay And Pad U1-2(4410mil,3056.81mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mil < 10mil) Between Track (4426.83mil,3076.09mil)(4430.57mil,3076.09mil) on Top Overlay And Pad U1-2(4410mil,3056.81mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4462.27mil,3076.09mil)(4467.09mil,3076.09mil) on Top Overlay And Pad U1-3(4447.4mil,3056.81mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mil < 10mil) Between Track (4426.83mil,3076.09mil)(4430.57mil,3076.09mil) on Top Overlay And Pad U1-3(4447.4mil,3056.81mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.105mil < 10mil) Between Track (4467.09mil,3076.09mil)(4467.09mil,3139.91mil) on Top Overlay And Pad U1-3(4447.4mil,3056.81mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.105mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4462.27mil,3139.91mil)(4467.09mil,3139.91mil) on Top Overlay And Pad U1-4(4447.4mil,3159.19mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.105mil < 10mil) Between Track (4467.09mil,3076.09mil)(4467.09mil,3139.91mil) on Top Overlay And Pad U1-4(4447.4mil,3159.19mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.105mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mil < 10mil) Between Track (4389.43mil,3139.91mil)(4430.57mil,3139.91mil) on Top Overlay And Pad U1-4(4447.4mil,3159.19mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4352.91mil,3139.91mil)(4357.73mil,3139.91mil) on Top Overlay And Pad U1-5(4372.6mil,3159.19mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.105mil < 10mil) Between Track (4352.91mil,3076.09mil)(4352.91mil,3139.91mil) on Top Overlay And Pad U1-5(4372.6mil,3159.19mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.105mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mil < 10mil) Between Track (4389.43mil,3139.91mil)(4430.57mil,3139.91mil) on Top Overlay And Pad U1-5(4372.6mil,3159.19mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3777mil,3621mil)(3777mil,3881mil) on Top Overlay And Pad SW1-A(3754.13mil,3661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3887mil,3621mil)(3887mil,3881mil) on Top Overlay And Pad SW1-SS4(3877.28mil,3606mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3777mil,3621mil)(3887mil,3621mil) on Top Overlay And Pad SW1-SS4(3877.28mil,3606mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3777mil,3621mil)(3777mil,3881mil) on Top Overlay And Pad SW1-SS3(3786.72mil,3606mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3777mil,3621mil)(3887mil,3621mil) on Top Overlay And Pad SW1-SS3(3786.72mil,3606mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3887mil,3621mil)(3887mil,3881mil) on Top Overlay And Pad SW1-SS1(3877.28mil,3896mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3777mil,3881mil)(3887mil,3881mil) on Top Overlay And Pad SW1-SS1(3877.28mil,3896mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3777mil,3621mil)(3777mil,3881mil) on Top Overlay And Pad SW1-SS2(3786.72mil,3896mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3777mil,3881mil)(3887mil,3881mil) on Top Overlay And Pad SW1-SS2(3786.72mil,3896mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3777mil,3621mil)(3777mil,3881mil) on Top Overlay And Pad SW1-B(3754.13mil,3841mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3777mil,3621mil)(3777mil,3881mil) on Top Overlay And Pad SW1-COM(3754.13mil,3781mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2579.126mil,3267.78mil)(2594.874mil,3267.78mil) on Top Overlay And Pad R1-2(2616.528mil,3254mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2579.126mil,3240.22mil)(2594.874mil,3240.22mil) on Top Overlay And Pad R1-2(2616.528mil,3254mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "SW2" (2558mil,3180mil) on Top Overlay And Pad R1-2(2616.528mil,3254mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2579.126mil,3267.78mil)(2594.874mil,3267.78mil) on Top Overlay And Pad R1-1(2557.472mil,3254mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2579.126mil,3240.22mil)(2594.874mil,3240.22mil) on Top Overlay And Pad R1-1(2557.472mil,3254mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "SW2" (2558mil,3180mil) on Top Overlay And Pad R1-1(2557.472mil,3254mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (4786mil,4255mil)(4786mil,4365mil) on Top Overlay And Pad C6-1(4811mil,4340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (4836mil,4255mil)(4836mil,4365mil) on Top Overlay And Pad C6-1(4811mil,4340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (4786mil,4365mil)(4836mil,4365mil) on Top Overlay And Pad C6-1(4811mil,4340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C6" (4781.5mil,4351.5mil) on Top Overlay And Pad C6-1(4811mil,4340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (4786mil,4255mil)(4786mil,4365mil) on Top Overlay And Pad C6-2(4811mil,4280mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (4836mil,4255mil)(4836mil,4365mil) on Top Overlay And Pad C6-2(4811mil,4280mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (4786mil,4255mil)(4836mil,4255mil) on Top Overlay And Pad C6-2(4811mil,4280mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (2835mil,4299mil)(2835mil,4409mil) on Top Overlay And Pad C2-1(2860mil,4384mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (2885mil,4299mil)(2885mil,4409mil) on Top Overlay And Pad C2-1(2860mil,4384mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (2835mil,4409mil)(2885mil,4409mil) on Top Overlay And Pad C2-1(2860mil,4384mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C2" (2830.5mil,4395.5mil) on Top Overlay And Pad C2-1(2860mil,4384mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (2835mil,4299mil)(2835mil,4409mil) on Top Overlay And Pad C2-2(2860mil,4324mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (2885mil,4299mil)(2885mil,4409mil) on Top Overlay And Pad C2-2(2860mil,4324mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (2835mil,4299mil)(2885mil,4299mil) on Top Overlay And Pad C2-2(2860mil,4324mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (2933mil,4298mil)(2933mil,4408mil) on Top Overlay And Pad C3-1(2958mil,4383mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (2983mil,4298mil)(2983mil,4408mil) on Top Overlay And Pad C3-1(2958mil,4383mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (2933mil,4408mil)(2983mil,4408mil) on Top Overlay And Pad C3-1(2958mil,4383mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C3" (2928.5mil,4394.5mil) on Top Overlay And Pad C3-1(2958mil,4383mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.535mil < 10mil) Between Text "C2" (2830.5mil,4395.5mil) on Top Overlay And Pad C3-1(2958mil,4383mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (2933mil,4298mil)(2933mil,4408mil) on Top Overlay And Pad C3-2(2958mil,4323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (2983mil,4298mil)(2983mil,4408mil) on Top Overlay And Pad C3-2(2958mil,4323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (2933mil,4298mil)(2983mil,4298mil) on Top Overlay And Pad C3-2(2958mil,4323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (4264mil,3322mil)(4314mil,3322mil) on Top Overlay And Pad C5-1(4289mil,3297mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (4264mil,3212mil)(4264mil,3322mil) on Top Overlay And Pad C5-1(4289mil,3297mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (4314mil,3212mil)(4314mil,3322mil) on Top Overlay And Pad C5-1(4289mil,3297mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C5" (4259.5mil,3308.5mil) on Top Overlay And Pad C5-1(4289mil,3297mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (4264mil,3212mil)(4314mil,3212mil) on Top Overlay And Pad C5-2(4289mil,3237mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (4264mil,3212mil)(4264mil,3322mil) on Top Overlay And Pad C5-2(4289mil,3237mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.914mil < 10mil) Between Track (4314mil,3212mil)(4314mil,3322mil) on Top Overlay And Pad C5-2(4289mil,3237mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.886mil < 10mil) Between Track (3583.54mil,4547.99mil)(3583.54mil,4697.99mil) on Top Overlay And Pad D7-K(3533.54mil,4622.99mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.886mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.886mil < 10mil) Between Track (3583.54mil,4547.99mil)(3583.54mil,4697.99mil) on Bottom Overlay And Pad D7-K(3533.54mil,4622.99mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.886mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.886mil < 10mil) Between Track (3298.54mil,4547.99mil)(3298.54mil,4697.99mil) on Top Overlay And Pad D6-K(3248.54mil,4622.99mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.886mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.886mil < 10mil) Between Track (3298.54mil,4547.99mil)(3298.54mil,4697.99mil) on Bottom Overlay And Pad D6-K(3248.54mil,4622.99mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.886mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.886mil < 10mil) Between Track (3013.54mil,4547.99mil)(3013.54mil,4697.99mil) on Top Overlay And Pad D5-K(2963.54mil,4622.99mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.886mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.886mil < 10mil) Between Track (3013.54mil,4547.99mil)(3013.54mil,4697.99mil) on Bottom Overlay And Pad D5-K(2963.54mil,4622.99mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.886mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "X1" (2691mil,2954mil) on Top Overlay And Pad P2-1(2767mil,2995mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :260

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P1" (2719mil,2253mil) on Top Overlay And Track (2683.19mil,2270.04mil)(3628.07mil,2270.04mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P3" (3726mil,2884mil) on Top Overlay And Track (3717mil,2945mil)(3717mil,3045mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "X1" (2691mil,2954mil) on Top Overlay And Track (2717mil,2945mil)(3717mil,2945mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P3" (3726mil,2884mil) on Top Overlay And Track (2717mil,2945mil)(3717mil,2945mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "X1" (2691mil,2954mil) on Top Overlay And Track (2717mil,2945mil)(2717mil,3045mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.607mil < 10mil) Between Text "R5" (1899.5mil,2443.5mil) on Top Overlay And Track (1899.5mil,2512mil)(2004.5mil,2512mil) on Top Overlay Silk Text to Silk Clearance [0.607mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5" (1899.5mil,2443.5mil) on Top Overlay And Track (2004.5mil,2462mil)(2004.5mil,2512mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5" (1899.5mil,2443.5mil) on Top Overlay And Track (1899.5mil,2462mil)(2004.5mil,2462mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5" (1899.5mil,2443.5mil) on Top Overlay And Track (1899.5mil,2462mil)(1899.5mil,2512mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5" (1899.5mil,2443.5mil) on Top Overlay And Track (1947mil,2472mil)(1947mil,2502mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5" (1899.5mil,2443.5mil) on Top Overlay And Track (1947mil,2472mil)(1952mil,2479.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5" (1899.5mil,2443.5mil) on Top Overlay And Track (1952mil,2479.5mil)(1957mil,2487mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5" (1899.5mil,2443.5mil) on Top Overlay And Track (1952mil,2494.5mil)(1957mil,2487mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5" (1899.5mil,2443.5mil) on Top Overlay And Track (1947mil,2502mil)(1952mil,2494.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.069mil < 10mil) Between Text "R5" (1899.5mil,2443.5mil) on Top Overlay And Track (1949.5mil,2477mil)(1949.5mil,2497mil) on Top Overlay Silk Text to Silk Clearance [2.069mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5" (1899.5mil,2443.5mil) on Top Overlay And Track (1952mil,2479.5mil)(1952mil,2494.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW2" (2558mil,3180mil) on Top Overlay And Track (2579.126mil,3240.22mil)(2594.874mil,3240.22mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C6" (4781.5mil,4351.5mil) on Top Overlay And Track (4836mil,4255mil)(4836mil,4365mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C6" (4781.5mil,4351.5mil) on Top Overlay And Track (4786mil,4255mil)(4786mil,4365mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C6" (4781.5mil,4351.5mil) on Top Overlay And Track (4786mil,4365mil)(4836mil,4365mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C2" (2830.5mil,4395.5mil) on Top Overlay And Track (2885mil,4299mil)(2885mil,4409mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C2" (2830.5mil,4395.5mil) on Top Overlay And Track (2835mil,4299mil)(2835mil,4409mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C2" (2830.5mil,4395.5mil) on Top Overlay And Track (2835mil,4409mil)(2885mil,4409mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C3" (2928.5mil,4394.5mil) on Top Overlay And Track (2983mil,4298mil)(2983mil,4408mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C3" (2928.5mil,4394.5mil) on Top Overlay And Track (2933mil,4298mil)(2933mil,4408mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C2" (2830.5mil,4395.5mil) on Top Overlay And Track (2933mil,4298mil)(2933mil,4408mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C3" (2928.5mil,4394.5mil) on Top Overlay And Track (2933mil,4408mil)(2983mil,4408mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.027mil < 10mil) Between Text "C2" (2830.5mil,4395.5mil) on Top Overlay And Track (2933mil,4408mil)(2983mil,4408mil) on Top Overlay Silk Text to Silk Clearance [5.027mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C5" (4259.5mil,3308.5mil) on Top Overlay And Track (4314mil,3212mil)(4314mil,3322mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C5" (4259.5mil,3308.5mil) on Top Overlay And Track (4264mil,3212mil)(4264mil,3322mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C5" (4259.5mil,3308.5mil) on Top Overlay And Track (4264mil,3322mil)(4314mil,3322mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (5129.5mil,3875.5mil) on Top Overlay And Text "C11" (5222.5mil,3845.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C3" (2928.5mil,4394.5mil) on Top Overlay And Text "C2" (2830.5mil,4395.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.633mil < 10mil) Between Text "R4" (2106.932mil,2686.878mil) on Top Overlay And Text "R3" (2225.357mil,2686.878mil) on Top Overlay Silk Text to Silk Clearance [7.633mil]
   Violation between Silk To Silk Clearance Constraint: (2.224mil < 10mil) Between Text "R14" (4005mil,2589mil) on Top Overlay And Text "R12" (4168mil,2602mil) on Top Overlay Silk Text to Silk Clearance [2.224mil]
Rule Violations :35

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0


Violations Detected : 483
Time Elapsed        : 00:00:01