Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_uartlite_1'

1. Summary
----------

SUCCESS in the conversion of base_uartlite_1 (xilinx.com:ip:axi_uartlite:2.0 (Rev. 26)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_uartlite_0'

1. Summary
----------

SUCCESS in the conversion of base_uartlite_0 (xilinx.com:ip:axi_uartlite:2.0 (Rev. 26)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_switches_gpio_0'

1. Summary
----------

SUCCESS in the conversion of base_switches_gpio_0 (xilinx.com:ip:axi_gpio:2.0 (Rev. 24)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_spi_shared_0'

1. Summary
----------

SUCCESS in the conversion of base_spi_shared_0 (xilinx.com:ip:axi_quad_spi:3.2 (Rev. 21)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_spi_direct_0'

1. Summary
----------

SUCCESS in the conversion of base_spi_direct_0 (xilinx.com:ip:axi_quad_spi:3.2 (Rev. 21)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_spi_1_0'

1. Summary
----------

SUCCESS in the conversion of base_spi_1_0 (xilinx.com:ip:axi_quad_spi:3.2 (Rev. 21)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_spi_1'

1. Summary
----------

SUCCESS in the conversion of base_spi_1 (xilinx.com:ip:axi_quad_spi:3.2 (Rev. 21)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_spi_0_0'

1. Summary
----------

SUCCESS in the conversion of base_spi_0_0 (xilinx.com:ip:axi_quad_spi:3.2 (Rev. 21)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_spi_0'

1. Summary
----------

SUCCESS in the conversion of base_spi_0 (xilinx.com:ip:axi_quad_spi:3.2 (Rev. 21)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_rst_ps7_0_fclk3_0'

1. Summary
----------

SUCCESS in the conversion of base_rst_ps7_0_fclk3_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_rst_ps7_0_fclk1_0'

1. Summary
----------

SUCCESS in the conversion of base_rst_ps7_0_fclk1_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_rst_ps7_0_fclk0_0'

1. Summary
----------

SUCCESS in the conversion of base_rst_ps7_0_fclk0_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_rst_clk_wiz_1_100M_3'

1. Summary
----------

SUCCESS in the conversion of base_rst_clk_wiz_1_100M_3 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_rst_clk_wiz_1_100M_2'

1. Summary
----------

SUCCESS in the conversion of base_rst_clk_wiz_1_100M_2 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_rst_clk_wiz_1_100M_1'

1. Summary
----------

SUCCESS in the conversion of base_rst_clk_wiz_1_100M_1 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_rst_clk_wiz_1_100M_0'

1. Summary
----------

SUCCESS in the conversion of base_rst_clk_wiz_1_100M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_rpi_gpio_0'

1. Summary
----------

SUCCESS in the conversion of base_rpi_gpio_0 (xilinx.com:ip:axi_gpio:2.0 (Rev. 24)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_rgbleds_gpio_0'

1. Summary
----------

SUCCESS in the conversion of base_rgbleds_gpio_0 (xilinx.com:ip:axi_gpio:2.0 (Rev. 24)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_rgb2dvi_0_0'

1. Summary
----------

SUCCESS in the conversion of base_rgb2dvi_0_0 (digilentinc.com:ip:rgb2dvi:1.2 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_ps7_0_0'

1. Summary
----------

SUCCESS in the conversion of base_ps7_0_0 (xilinx.com:ip:processing_system7:5.5 (Rev. 6)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter PCW_TRACE_INTERNAL_WIDTH with default value 32 : a parameter called PCW_TRACE_INTERNAL_WIDTH already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_USE_AXI_NONSECURE with default value 0 : a parameter called PCW_USE_AXI_NONSECURE already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP0_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP0_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP1_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP1_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP0_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP1_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_proc_sys_reset_pixelclk_0'

1. Summary
----------

SUCCESS in the conversion of base_proc_sys_reset_pixelclk_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_leds_gpio_0'

1. Summary
----------

SUCCESS in the conversion of base_leds_gpio_0 (xilinx.com:ip:axi_gpio:2.0 (Rev. 24)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_intr_3'

1. Summary
----------

SUCCESS in the conversion of base_intr_3 (xilinx.com:ip:axi_gpio:2.0 (Rev. 24)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_intr_2'

1. Summary
----------

SUCCESS in the conversion of base_intr_2 (xilinx.com:ip:axi_gpio:2.0 (Rev. 24)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_intr_1'

1. Summary
----------

SUCCESS in the conversion of base_intr_1 (xilinx.com:ip:axi_gpio:2.0 (Rev. 24)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_intr_0'

1. Summary
----------

SUCCESS in the conversion of base_intr_0 (xilinx.com:ip:axi_gpio:2.0 (Rev. 24)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_iic_direct_0'

1. Summary
----------

SUCCESS in the conversion of base_iic_direct_0 (xilinx.com:ip:axi_iic:2.0 (Rev. 25)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_iic_1_0'

1. Summary
----------

SUCCESS in the conversion of base_iic_1_0 (xilinx.com:ip:axi_iic:2.0 (Rev. 25)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_iic_1'

1. Summary
----------

SUCCESS in the conversion of base_iic_1 (xilinx.com:ip:axi_iic:2.0 (Rev. 25)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_iic_0_0'

1. Summary
----------

SUCCESS in the conversion of base_iic_0_0 (xilinx.com:ip:axi_iic:2.0 (Rev. 25)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_iic_0'

1. Summary
----------

SUCCESS in the conversion of base_iic_0 (xilinx.com:ip:axi_iic:2.0 (Rev. 25)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_hdmi_out_hpd_video_0'

1. Summary
----------

SUCCESS in the conversion of base_hdmi_out_hpd_video_0 (xilinx.com:ip:axi_gpio:2.0 (Rev. 24)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_gpio_1'

1. Summary
----------

SUCCESS in the conversion of base_gpio_1 (xilinx.com:ip:axi_gpio:2.0 (Rev. 24)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_gpio_0'

1. Summary
----------

SUCCESS in the conversion of base_gpio_0 (xilinx.com:ip:axi_gpio:2.0 (Rev. 24)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_dvi2rgb_0_0'

1. Summary
----------

SUCCESS in the conversion of base_dvi2rgb_0_0 (digilentinc.com:ip:dvi2rgb:1.7 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_clk_wiz_10MHz_0'

1. Summary
----------

SUCCESS in the conversion of base_clk_wiz_10MHz_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_btns_gpio_0'

1. Summary
----------

SUCCESS in the conversion of base_btns_gpio_0 (xilinx.com:ip:axi_gpio:2.0 (Rev. 24)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_axi_gpio_hdmiin_0'

1. Summary
----------

SUCCESS in the conversion of base_axi_gpio_hdmiin_0 (xilinx.com:ip:axi_gpio:2.0 (Rev. 24)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 13:58:37 2024
| Host         : LAPTOP-TVH4GVK9 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_arduino_gpio_0'

1. Summary
----------

SUCCESS in the conversion of base_arduino_gpio_0 (xilinx.com:ip:axi_gpio:2.0 (Rev. 24)) to Vivado generation flows.

