#! /classes/ece2300/install/pkgs/iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/va_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2009.vpi";
S_0x10e9ea0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x10ba7a0 .scope module, "Top" "Top" 3 278;
 .timescale 0 0;
v0x116a550_0 .net "clk", 0 0, v0x115c380_0;  1 drivers
v0x116a640_0 .net "reset", 0 0, v0x115c6c0_0;  1 drivers
S_0x10ba930 .scope module, "t" "ece2300_TestUtils" 3 289, 4 26 0, S_0x10ba7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x115c380_0 .var "clk", 0 0;
v0x115c460_0 .var/2s "cycles", 31 0;
v0x115c540_0 .var "failed", 0 0;
v0x115c5e0_0 .var/2s "n", 31 0;
v0x115c6c0_0 .var "reset", 0 0;
v0x115c7d0_0 .var/2s "seed", 31 0;
v0x115c8b0_0 .var/2s "test_case", 31 0;
v0x115c990_0 .var/2s "test_suite", 31 0;
v0x115ca70_0 .var/str "vcd_filename";
E_0x10b8740 .event posedge, v0x115c380_0;
S_0x10d9c00 .scope task, "test_bench_begin" "test_bench_begin" 4 100, 4 100 0, S_0x10ba930;
 .timescale 0 0;
v0x11209a0_0 .var/str "filename";
TD_Top.t.test_bench_begin ;
    %pushi/str "\012";
    %load/str v0x11209a0_0;
    %concat/str;
    %vpi_call/w 4 101 "$write", S<0,str> {0 0 1};
    %delay 1, 0;
    %end;
S_0x115bb50 .scope task, "test_bench_end" "test_bench_end" 4 109, 4 109 0, S_0x10ba930;
 .timescale 0 0;
TD_Top.t.test_bench_end ;
    %vpi_call/w 4 110 "$write", "\012" {0 0 0};
    %load/vec4 v0x115c5e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %vpi_call/w 4 112 "$write", "\012" {0 0 0};
T_1.0 ;
    %vpi_call/w 4 113 "$finish" {0 0 0};
    %end;
S_0x115bd50 .scope task, "test_case_begin" "test_case_begin" 4 135, 4 135 0, S_0x10ba930;
 .timescale 0 0;
v0x113b930_0 .var/str "taskname";
TD_Top.t.test_case_begin ;
    %pushi/str "\012  ";
    %load/str v0x113b930_0;
    %concat/str;
    %concati/str " ";
    %vpi_call/w 4 136 "$write", S<0,str> {0 0 1};
    %load/vec4 v0x115c5e0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %vpi_call/w 4 138 "$write", "\012" {0 0 0};
T_2.2 ;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x115c7d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115c540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115c6c0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115c6c0_0, 0, 1;
    %end;
S_0x115bf30 .scope task, "test_suite_begin" "test_suite_begin" 4 120, 4 120 0, S_0x10ba930;
 .timescale 0 0;
v0x1106710_0 .var/str "suite_name";
TD_Top.t.test_suite_begin ;
    %pushi/str "\012\012";
    %load/str v0x1106710_0;
    %concat/str;
    %vpi_call/w 4 121 "$write", S<0,str> {0 0 1};
    %end;
S_0x115c150 .scope task, "test_suite_end" "test_suite_end" 4 128, 4 128 0, S_0x10ba930;
 .timescale 0 0;
TD_Top.t.test_suite_end ;
    %end;
S_0x115cb90 .scope module, "test_suite_register_nbits_1" "TestSuiteRegister" 3 300, 3 12 0, S_0x10ba7a0;
 .timescale 0 0;
P_0x115cd20 .param/l "p_nbits" 0 3 15, +C4<00000000000000000000000000000001>;
P_0x115cd60 .param/l "p_test_suite" 0 3 14, +C4<00000000000000000000000000000001>;
L_0x1120880 .functor OR 1, v0x115f150_0, v0x1160ac0_0, C4<0>, C4<0>;
v0x1160780_0 .net "clk", 0 0, v0x115ee20_0;  1 drivers
v0x1160890_0 .var "dut_d", 0 0;
v0x1160950_0 .var "dut_en", 0 0;
v0x11609f0_0 .net "dut_q", 0 0, v0x115d9a0_0;  1 drivers
v0x1160ac0_0 .var "dut_rst", 0 0;
v0x1160bb0_0 .var "rand_d", 0 0;
v0x1160c50_0 .var "rand_en", 0 0;
v0x1160d10_0 .var "rand_q", 0 0;
v0x1160df0_0 .var "rand_reset_d", 0 0;
v0x1160f60_0 .var "rand_reset_en", 0 0;
v0x1161020_0 .var "rand_reset_q", 0 0;
v0x1161100_0 .var "rand_reset_rst", 0 0;
v0x11611c0_0 .net "reset", 0 0, v0x115f150_0;  1 drivers
v0x1161260_0 .var/str "test_suite_name";
S_0x115cee0 .scope task, "check" "check" 3 56, 3 56 0, S_0x115cb90;
 .timescale 0 0;
v0x115d0c0_0 .var "d", 0 0;
v0x115d1c0_0 .var "en", 0 0;
v0x115d280_0 .var "q", 0 0;
v0x115d340_0 .var "rst", 0 0;
TD_Top.test_suite_register_nbits_1.check ;
    %load/vec4 v0x115efa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x115d340_0;
    %store/vec4 v0x1160ac0_0, 0, 1;
    %load/vec4 v0x115d1c0_0;
    %store/vec4 v0x1160950_0, 0, 1;
    %load/vec4 v0x115d0c0_0;
    %store/vec4 v0x1160890_0, 0, 1;
    %delay 8, 0;
    %load/vec4 v0x115f070_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %vpi_call/w 3 73 "$display", "%3d: %b %b %b > %b", v0x115eee0_0, v0x1160ac0_0, v0x1160950_0, v0x1160890_0, v0x11609f0_0 {0 0 0};
T_5.6 ;
    %load/vec4 v0x115d280_0;
    %load/vec4 v0x115d280_0;
    %load/vec4 v0x11609f0_0;
    %xor;
    %load/vec4 v0x115d280_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_5.8, 6;
    %load/vec4 v0x115f070_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %vpi_call/w 3 83 "$display", "\012\033[31mERROR\033[0m (cycle=%0d): %s != %s (%b != %b)", v0x115eee0_0, "dut_q", "q", v0x11609f0_0, v0x115d280_0 {0 0 0};
    %jmp T_5.11;
T_5.10 ;
    %vpi_call/w 3 86 "$write", "\033[31mFAILED\033[0m" {0 0 0};
T_5.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115efa0_0, 0, 1;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x115f070_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %vpi_call/w 3 91 "$write", "\033[32m", ".", "\033[0m" {0 0 0};
T_5.12 ;
T_5.9 ;
    %delay 2, 0;
T_5.4 ;
    %end;
S_0x115d400 .scope module, "dut" "Register_RTL" 3 40, 5 8 0, S_0x115cb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_0x115d600 .param/l "p_nbits" 0 5 10, +C4<00000000000000000000000000000001>;
v0x115d740_0 .net "clk", 0 0, v0x115ee20_0;  alias, 1 drivers
v0x115d820_0 .net "d", 0 0, v0x1160890_0;  1 drivers
v0x115d900_0 .net "en", 0 0, v0x1160950_0;  1 drivers
v0x115d9a0_0 .var "q", 0 0;
v0x115da80_0 .net "rst", 0 0, L_0x1120880;  1 drivers
E_0x109d100 .event posedge, v0x115d740_0;
S_0x115dc30 .scope task, "run_test_suite" "run_test_suite" 3 256, 3 256 0, S_0x115cb90;
 .timescale 0 0;
v0x115de10_0 .var/2s "n", 31 0;
v0x115def0_0 .var/2s "test_suite", 31 0;
TD_Top.test_suite_register_nbits_1.run_test_suite ;
    %load/vec4 v0x115def0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_6.16, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x115def0_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_6.16;
    %jmp/0xz  T_6.14, 5;
    %vpi_call/w 3 258 "$sformat", v0x1161260_0, "TestSuite: %0d\012Register(.p_nbits(%0d))", P_0x115cd60, P_0x115cd20 {0 0 0};
    %load/str v0x1161260_0;
    %store/str v0x115eb10_0;
    %fork TD_Top.test_suite_register_nbits_1.t.test_suite_begin, S_0x115e930;
    %join;
    %load/vec4 v0x115de10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_6.19, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x115de10_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_6.19;
    %jmp/0xz  T_6.17, 5;
    %fork TD_Top.test_suite_register_nbits_1.test_case_1_basic, S_0x115f620;
    %join;
T_6.17 ;
    %load/vec4 v0x115de10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_6.22, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x115de10_0;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_6.22;
    %jmp/0xz  T_6.20, 5;
    %fork TD_Top.test_suite_register_nbits_1.test_case_2_directed_4bit, S_0x115f800;
    %join;
T_6.20 ;
    %load/vec4 v0x115de10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_6.25, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x115de10_0;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_6.25;
    %jmp/0xz  T_6.23, 5;
    %fork TD_Top.test_suite_register_nbits_1.test_case_3_directed_4bit_enable, S_0x115f9e0;
    %join;
T_6.23 ;
    %load/vec4 v0x115de10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_6.28, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x115de10_0;
    %cmpi/e 4, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_6.28;
    %jmp/0xz  T_6.26, 5;
    %fork TD_Top.test_suite_register_nbits_1.test_case_4_directed_4bit_reset, S_0x115fbc0;
    %join;
T_6.26 ;
    %load/vec4 v0x115de10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_6.31, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x115de10_0;
    %cmpi/e 5, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_6.31;
    %jmp/0xz  T_6.29, 5;
    %fork TD_Top.test_suite_register_nbits_1.test_case_5_random, S_0x115fda0;
    %join;
T_6.29 ;
    %load/vec4 v0x115de10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_6.34, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x115de10_0;
    %cmpi/e 6, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_6.34;
    %jmp/0xz  T_6.32, 5;
    %fork TD_Top.test_suite_register_nbits_1.test_case_6_random_reset, S_0x11602a0;
    %join;
T_6.32 ;
    %fork TD_Top.test_suite_register_nbits_1.t.test_suite_end, S_0x115ebf0;
    %join;
T_6.14 ;
    %end;
S_0x115dfd0 .scope module, "t" "ece2300_TestUtils" 3 25, 4 26 0, S_0x115cb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x115ee20_0 .var "clk", 0 0;
v0x115eee0_0 .var/2s "cycles", 31 0;
v0x115efa0_0 .var "failed", 0 0;
v0x115f070_0 .var/2s "n", 31 0;
v0x115f150_0 .var "reset", 0 0;
v0x115f260_0 .var/2s "seed", 31 0;
v0x115f340_0 .var/2s "test_case", 31 0;
v0x115f420_0 .var/2s "test_suite", 31 0;
v0x115f500_0 .var/str "vcd_filename";
S_0x115e1d0 .scope task, "test_bench_begin" "test_bench_begin" 4 100, 4 100 0, S_0x115dfd0;
 .timescale 0 0;
v0x115e3d0_0 .var/str "filename";
TD_Top.test_suite_register_nbits_1.t.test_bench_begin ;
    %pushi/str "\012";
    %load/str v0x115e3d0_0;
    %concat/str;
    %vpi_call/w 4 101 "$write", S<0,str> {0 0 1};
    %delay 1, 0;
    %end;
S_0x115e4b0 .scope task, "test_bench_end" "test_bench_end" 4 109, 4 109 0, S_0x115dfd0;
 .timescale 0 0;
TD_Top.test_suite_register_nbits_1.t.test_bench_end ;
    %vpi_call/w 4 110 "$write", "\012" {0 0 0};
    %load/vec4 v0x115f070_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.35, 4;
    %vpi_call/w 4 112 "$write", "\012" {0 0 0};
T_8.35 ;
    %vpi_call/w 4 113 "$finish" {0 0 0};
    %end;
S_0x115e6b0 .scope task, "test_case_begin" "test_case_begin" 4 135, 4 135 0, S_0x115dfd0;
 .timescale 0 0;
v0x115e890_0 .var/str "taskname";
TD_Top.test_suite_register_nbits_1.t.test_case_begin ;
    %pushi/str "\012  ";
    %load/str v0x115e890_0;
    %concat/str;
    %concati/str " ";
    %vpi_call/w 4 136 "$write", S<0,str> {0 0 1};
    %load/vec4 v0x115f070_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.37, 4;
    %vpi_call/w 4 138 "$write", "\012" {0 0 0};
T_9.37 ;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x115f260_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115efa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115f150_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115f150_0, 0, 1;
    %end;
S_0x115e930 .scope task, "test_suite_begin" "test_suite_begin" 4 120, 4 120 0, S_0x115dfd0;
 .timescale 0 0;
v0x115eb10_0 .var/str "suite_name";
TD_Top.test_suite_register_nbits_1.t.test_suite_begin ;
    %pushi/str "\012\012";
    %load/str v0x115eb10_0;
    %concat/str;
    %vpi_call/w 4 121 "$write", S<0,str> {0 0 1};
    %end;
S_0x115ebf0 .scope task, "test_suite_end" "test_suite_end" 4 128, 4 128 0, S_0x115dfd0;
 .timescale 0 0;
TD_Top.test_suite_register_nbits_1.t.test_suite_end ;
    %end;
S_0x115f620 .scope task, "test_case_1_basic" "test_case_1_basic" 3 91, 3 91 0, S_0x115cb90;
 .timescale 0 0;
TD_Top.test_suite_register_nbits_1.test_case_1_basic ;
    %pushi/str "test_case_1_basic";
    %store/str v0x115e890_0;
    %fork TD_Top.test_suite_register_nbits_1.t.test_case_begin, S_0x115e6b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %end;
S_0x115f800 .scope task, "test_case_2_directed_4bit" "test_case_2_directed_4bit" 3 107, 3 107 0, S_0x115cb90;
 .timescale 0 0;
TD_Top.test_suite_register_nbits_1.test_case_2_directed_4bit ;
    %pushi/str "test_case_2_directed_4bit";
    %store/str v0x115e890_0;
    %fork TD_Top.test_suite_register_nbits_1.t.test_case_begin, S_0x115e6b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %end;
S_0x115f9e0 .scope task, "test_case_3_directed_4bit_enable" "test_case_3_directed_4bit_enable" 3 140, 3 140 0, S_0x115cb90;
 .timescale 0 0;
TD_Top.test_suite_register_nbits_1.test_case_3_directed_4bit_enable ;
    %pushi/str "test_case_3_directed_4bit_enable";
    %store/str v0x115e890_0;
    %fork TD_Top.test_suite_register_nbits_1.t.test_case_begin, S_0x115e6b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %end;
S_0x115fbc0 .scope task, "test_case_4_directed_4bit_reset" "test_case_4_directed_4bit_reset" 3 163, 3 163 0, S_0x115cb90;
 .timescale 0 0;
TD_Top.test_suite_register_nbits_1.test_case_4_directed_4bit_reset ;
    %pushi/str "test_case_4_directed_4bit_reset";
    %store/str v0x115e890_0;
    %fork TD_Top.test_suite_register_nbits_1.t.test_case_begin, S_0x115e6b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %end;
S_0x115fda0 .scope task, "test_case_5_random" "test_case_5_random" 3 197, 3 197 0, S_0x115cb90;
 .timescale 0 0;
TD_Top.test_suite_register_nbits_1.test_case_5_random ;
    %pushi/str "test_case_5_random";
    %store/str v0x115e890_0;
    %fork TD_Top.test_suite_register_nbits_1.t.test_case_begin, S_0x115e6b0;
    %join;
    %fork t_1, S_0x1160010;
    %jmp t_0;
    .scope S_0x1160010;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11601a0_0, 0, 32;
T_16.39 ;
    %load/vec4 v0x11601a0_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_16.40, 5;
    %vpi_func 3 202 "$urandom" 32, v0x115f260_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x1160c50_0, 0, 1;
    %vpi_func 3 203 "$urandom" 32, v0x115f260_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x1160bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115d340_0, 0, 1;
    %load/vec4 v0x1160c50_0;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %load/vec4 v0x1160bb0_0;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %load/vec4 v0x1160d10_0;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %load/vec4 v0x1160c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.41, 8;
    %load/vec4 v0x1160bb0_0;
    %store/vec4 v0x1160d10_0, 0, 1;
T_16.41 ;
    %load/vec4 v0x11601a0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x11601a0_0, 0, 32;
    %jmp T_16.39;
T_16.40 ;
    %end;
    .scope S_0x115fda0;
t_0 %join;
    %end;
S_0x1160010 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 200, 3 200 0, S_0x115fda0;
 .timescale 0 0;
v0x11601a0_0 .var/2s "i", 31 0;
S_0x11602a0 .scope task, "test_case_6_random_reset" "test_case_6_random_reset" 3 224, 3 224 0, S_0x115cb90;
 .timescale 0 0;
TD_Top.test_suite_register_nbits_1.test_case_6_random_reset ;
    %pushi/str "test_case_6_random_reset";
    %store/str v0x115e890_0;
    %fork TD_Top.test_suite_register_nbits_1.t.test_case_begin, S_0x115e6b0;
    %join;
    %fork t_3, S_0x1160480;
    %jmp t_2;
    .scope S_0x1160480;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1160680_0, 0, 32;
T_17.43 ;
    %load/vec4 v0x1160680_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_17.44, 5;
    %vpi_func 3 231 "$urandom" 32, v0x115f260_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x1161100_0, 0, 1;
    %vpi_func 3 232 "$urandom" 32, v0x115f260_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x1160f60_0, 0, 1;
    %vpi_func 3 233 "$urandom" 32, v0x115f260_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x1160df0_0, 0, 1;
    %load/vec4 v0x1161100_0;
    %store/vec4 v0x115d340_0, 0, 1;
    %load/vec4 v0x1160f60_0;
    %store/vec4 v0x115d1c0_0, 0, 1;
    %load/vec4 v0x1160df0_0;
    %store/vec4 v0x115d0c0_0, 0, 1;
    %load/vec4 v0x1161020_0;
    %store/vec4 v0x115d280_0, 0, 1;
    %fork TD_Top.test_suite_register_nbits_1.check, S_0x115cee0;
    %join;
    %load/vec4 v0x1161100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.45, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161020_0, 0, 1;
    %jmp T_17.46;
T_17.45 ;
    %load/vec4 v0x1160f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.47, 8;
    %load/vec4 v0x1160df0_0;
    %store/vec4 v0x1161020_0, 0, 1;
T_17.47 ;
T_17.46 ;
    %load/vec4 v0x1160680_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x1160680_0, 0, 32;
    %jmp T_17.43;
T_17.44 ;
    %end;
    .scope S_0x11602a0;
t_2 %join;
    %end;
S_0x1160480 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 227, 3 227 0, S_0x11602a0;
 .timescale 0 0;
v0x1160680_0 .var/2s "i", 31 0;
S_0x1161300 .scope module, "test_suite_register_nbits_13" "TestSuiteRegister" 3 314, 3 12 0, S_0x10ba7a0;
 .timescale 0 0;
P_0x11614c0 .param/l "p_nbits" 0 3 15, +C4<00000000000000000000000000001101>;
P_0x1161500 .param/l "p_test_suite" 0 3 14, +C4<00000000000000000000000000000011>;
L_0x11065f0 .functor OR 1, v0x1163a40_0, v0x11653b0_0, C4<0>, C4<0>;
v0x1165070_0 .net "clk", 0 0, v0x1163710_0;  1 drivers
v0x1165180_0 .var "dut_d", 12 0;
v0x1165240_0 .var "dut_en", 0 0;
v0x11652e0_0 .net "dut_q", 12 0, v0x1162260_0;  1 drivers
v0x11653b0_0 .var "dut_rst", 0 0;
v0x11654a0_0 .var "rand_d", 12 0;
v0x1165540_0 .var "rand_en", 0 0;
v0x1165600_0 .var "rand_q", 12 0;
v0x11656e0_0 .var "rand_reset_d", 12 0;
v0x1165850_0 .var "rand_reset_en", 0 0;
v0x1165910_0 .var "rand_reset_q", 12 0;
v0x11659f0_0 .var "rand_reset_rst", 0 0;
v0x1165ab0_0 .net "reset", 0 0, v0x1163a40_0;  1 drivers
v0x1165b50_0 .var/str "test_suite_name";
S_0x11616e0 .scope task, "check" "check" 3 56, 3 56 0, S_0x1161300;
 .timescale 0 0;
v0x11618c0_0 .var "d", 12 0;
v0x11619c0_0 .var "en", 0 0;
v0x1161a80_0 .var "q", 12 0;
v0x1161b70_0 .var "rst", 0 0;
TD_Top.test_suite_register_nbits_13.check ;
    %load/vec4 v0x1163890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.49, 8;
    %load/vec4 v0x1161b70_0;
    %store/vec4 v0x11653b0_0, 0, 1;
    %load/vec4 v0x11619c0_0;
    %store/vec4 v0x1165240_0, 0, 1;
    %load/vec4 v0x11618c0_0;
    %store/vec4 v0x1165180_0, 0, 13;
    %delay 8, 0;
    %load/vec4 v0x1163960_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.51, 4;
    %vpi_call/w 3 76 "$display", "%3d: %b %b %h > %h", v0x11637d0_0, v0x11653b0_0, v0x1165240_0, v0x1165180_0, v0x11652e0_0 {0 0 0};
T_18.51 ;
    %load/vec4 v0x1161a80_0;
    %load/vec4 v0x1161a80_0;
    %load/vec4 v0x11652e0_0;
    %xor;
    %load/vec4 v0x1161a80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_18.53, 6;
    %load/vec4 v0x1163960_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.55, 4;
    %vpi_call/w 3 83 "$display", "\012\033[31mERROR\033[0m (cycle=%0d): %s != %s (%b != %b)", v0x11637d0_0, "dut_q", "q", v0x11652e0_0, v0x1161a80_0 {0 0 0};
    %jmp T_18.56;
T_18.55 ;
    %vpi_call/w 3 86 "$write", "\033[31mFAILED\033[0m" {0 0 0};
T_18.56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1163890_0, 0, 1;
    %jmp T_18.54;
T_18.53 ;
    %load/vec4 v0x1163960_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.57, 4;
    %vpi_call/w 3 91 "$write", "\033[32m", ".", "\033[0m" {0 0 0};
T_18.57 ;
T_18.54 ;
    %delay 2, 0;
T_18.49 ;
    %end;
S_0x1161c30 .scope module, "dut" "Register_RTL" 3 40, 5 8 0, S_0x1161300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 13 "d";
    .port_info 4 /OUTPUT 13 "q";
P_0x1161e30 .param/l "p_nbits" 0 5 10, +C4<00000000000000000000000000001101>;
v0x1161fd0_0 .net "clk", 0 0, v0x1163710_0;  alias, 1 drivers
v0x11620b0_0 .net "d", 12 0, v0x1165180_0;  1 drivers
v0x1162190_0 .net "en", 0 0, v0x1165240_0;  1 drivers
v0x1162260_0 .var "q", 12 0;
v0x1162340_0 .net "rst", 0 0, L_0x11065f0;  1 drivers
E_0x113d980 .event posedge, v0x1161fd0_0;
S_0x11624f0 .scope task, "run_test_suite" "run_test_suite" 3 256, 3 256 0, S_0x1161300;
 .timescale 0 0;
v0x11626d0_0 .var/2s "n", 31 0;
v0x11627b0_0 .var/2s "test_suite", 31 0;
TD_Top.test_suite_register_nbits_13.run_test_suite ;
    %load/vec4 v0x11627b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_19.61, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x11627b0_0;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_19.61;
    %jmp/0xz  T_19.59, 5;
    %vpi_call/w 3 258 "$sformat", v0x1165b50_0, "TestSuite: %0d\012Register(.p_nbits(%0d))", P_0x1161500, P_0x11614c0 {0 0 0};
    %load/str v0x1165b50_0;
    %store/str v0x1163400_0;
    %fork TD_Top.test_suite_register_nbits_13.t.test_suite_begin, S_0x1163220;
    %join;
    %load/vec4 v0x11626d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_19.64, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x11626d0_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_19.64;
    %jmp/0xz  T_19.62, 5;
    %fork TD_Top.test_suite_register_nbits_13.test_case_1_basic, S_0x1163f10;
    %join;
T_19.62 ;
    %load/vec4 v0x11626d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_19.67, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x11626d0_0;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_19.67;
    %jmp/0xz  T_19.65, 5;
    %fork TD_Top.test_suite_register_nbits_13.test_case_2_directed_4bit, S_0x11640f0;
    %join;
T_19.65 ;
    %load/vec4 v0x11626d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_19.70, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x11626d0_0;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_19.70;
    %jmp/0xz  T_19.68, 5;
    %fork TD_Top.test_suite_register_nbits_13.test_case_3_directed_4bit_enable, S_0x11642d0;
    %join;
T_19.68 ;
    %load/vec4 v0x11626d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_19.73, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x11626d0_0;
    %cmpi/e 4, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_19.73;
    %jmp/0xz  T_19.71, 5;
    %fork TD_Top.test_suite_register_nbits_13.test_case_4_directed_4bit_reset, S_0x11644b0;
    %join;
T_19.71 ;
    %load/vec4 v0x11626d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_19.76, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x11626d0_0;
    %cmpi/e 5, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_19.76;
    %jmp/0xz  T_19.74, 5;
    %fork TD_Top.test_suite_register_nbits_13.test_case_5_random, S_0x1164690;
    %join;
T_19.74 ;
    %load/vec4 v0x11626d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_19.79, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x11626d0_0;
    %cmpi/e 6, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_19.79;
    %jmp/0xz  T_19.77, 5;
    %fork TD_Top.test_suite_register_nbits_13.test_case_6_random_reset, S_0x1164b90;
    %join;
T_19.77 ;
    %fork TD_Top.test_suite_register_nbits_13.t.test_suite_end, S_0x11634e0;
    %join;
T_19.59 ;
    %end;
S_0x1162890 .scope module, "t" "ece2300_TestUtils" 3 25, 4 26 0, S_0x1161300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x1163710_0 .var "clk", 0 0;
v0x11637d0_0 .var/2s "cycles", 31 0;
v0x1163890_0 .var "failed", 0 0;
v0x1163960_0 .var/2s "n", 31 0;
v0x1163a40_0 .var "reset", 0 0;
v0x1163b50_0 .var/2s "seed", 31 0;
v0x1163c30_0 .var/2s "test_case", 31 0;
v0x1163d10_0 .var/2s "test_suite", 31 0;
v0x1163df0_0 .var/str "vcd_filename";
S_0x1162a90 .scope task, "test_bench_begin" "test_bench_begin" 4 100, 4 100 0, S_0x1162890;
 .timescale 0 0;
v0x1162c90_0 .var/str "filename";
TD_Top.test_suite_register_nbits_13.t.test_bench_begin ;
    %pushi/str "\012";
    %load/str v0x1162c90_0;
    %concat/str;
    %vpi_call/w 4 101 "$write", S<0,str> {0 0 1};
    %delay 1, 0;
    %end;
S_0x1162d70 .scope task, "test_bench_end" "test_bench_end" 4 109, 4 109 0, S_0x1162890;
 .timescale 0 0;
TD_Top.test_suite_register_nbits_13.t.test_bench_end ;
    %vpi_call/w 4 110 "$write", "\012" {0 0 0};
    %load/vec4 v0x1163960_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.80, 4;
    %vpi_call/w 4 112 "$write", "\012" {0 0 0};
T_21.80 ;
    %vpi_call/w 4 113 "$finish" {0 0 0};
    %end;
S_0x1162f70 .scope task, "test_case_begin" "test_case_begin" 4 135, 4 135 0, S_0x1162890;
 .timescale 0 0;
v0x1163180_0 .var/str "taskname";
TD_Top.test_suite_register_nbits_13.t.test_case_begin ;
    %pushi/str "\012  ";
    %load/str v0x1163180_0;
    %concat/str;
    %concati/str " ";
    %vpi_call/w 4 136 "$write", S<0,str> {0 0 1};
    %load/vec4 v0x1163960_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_22.82, 4;
    %vpi_call/w 4 138 "$write", "\012" {0 0 0};
T_22.82 ;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x1163b50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1163890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1163a40_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1163a40_0, 0, 1;
    %end;
S_0x1163220 .scope task, "test_suite_begin" "test_suite_begin" 4 120, 4 120 0, S_0x1162890;
 .timescale 0 0;
v0x1163400_0 .var/str "suite_name";
TD_Top.test_suite_register_nbits_13.t.test_suite_begin ;
    %pushi/str "\012\012";
    %load/str v0x1163400_0;
    %concat/str;
    %vpi_call/w 4 121 "$write", S<0,str> {0 0 1};
    %end;
S_0x11634e0 .scope task, "test_suite_end" "test_suite_end" 4 128, 4 128 0, S_0x1162890;
 .timescale 0 0;
TD_Top.test_suite_register_nbits_13.t.test_suite_end ;
    %end;
S_0x1163f10 .scope task, "test_case_1_basic" "test_case_1_basic" 3 91, 3 91 0, S_0x1161300;
 .timescale 0 0;
TD_Top.test_suite_register_nbits_13.test_case_1_basic ;
    %pushi/str "test_case_1_basic";
    %store/str v0x1163180_0;
    %fork TD_Top.test_suite_register_nbits_13.t.test_case_begin, S_0x1162f70;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 1, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 1, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %end;
S_0x11640f0 .scope task, "test_case_2_directed_4bit" "test_case_2_directed_4bit" 3 107, 3 107 0, S_0x1161300;
 .timescale 0 0;
TD_Top.test_suite_register_nbits_13.test_case_2_directed_4bit ;
    %pushi/str "test_case_2_directed_4bit";
    %store/str v0x1163180_0;
    %fork TD_Top.test_suite_register_nbits_13.t.test_case_begin, S_0x1162f70;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 1, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 2, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 1, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 3, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 2, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 4, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 3, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 5, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 4, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 6, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 5, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 7, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 6, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 8, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 7, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 9, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 8, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 10, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 9, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 11, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 10, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 12, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 11, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 13, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 12, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 14, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 13, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 15, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 14, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 15, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %end;
S_0x11642d0 .scope task, "test_case_3_directed_4bit_enable" "test_case_3_directed_4bit_enable" 3 140, 3 140 0, S_0x1161300;
 .timescale 0 0;
TD_Top.test_suite_register_nbits_13.test_case_3_directed_4bit_enable ;
    %pushi/str "test_case_3_directed_4bit_enable";
    %store/str v0x1163180_0;
    %fork TD_Top.test_suite_register_nbits_13.t.test_case_begin, S_0x1162f70;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 3, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 12, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 3, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 15, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 12, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 12, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 15, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 12, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 15, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 12, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 15, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %end;
S_0x11644b0 .scope task, "test_case_4_directed_4bit_reset" "test_case_4_directed_4bit_reset" 3 163, 3 163 0, S_0x1161300;
 .timescale 0 0;
TD_Top.test_suite_register_nbits_13.test_case_4_directed_4bit_reset ;
    %pushi/str "test_case_4_directed_4bit_reset";
    %store/str v0x1163180_0;
    %fork TD_Top.test_suite_register_nbits_13.t.test_case_begin, S_0x1162f70;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 3, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 12, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 3, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 15, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 12, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 15, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 15, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 3, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 12, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 3, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 15, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 12, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 15, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 15, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 3, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11619c0_0, 0, 1;
    %pushi/vec4 12, 0, 13;
    %store/vec4 v0x11618c0_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %end;
S_0x1164690 .scope task, "test_case_5_random" "test_case_5_random" 3 197, 3 197 0, S_0x1161300;
 .timescale 0 0;
TD_Top.test_suite_register_nbits_13.test_case_5_random ;
    %pushi/str "test_case_5_random";
    %store/str v0x1163180_0;
    %fork TD_Top.test_suite_register_nbits_13.t.test_case_begin, S_0x1162f70;
    %join;
    %fork t_5, S_0x1164900;
    %jmp t_4;
    .scope S_0x1164900;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1164a90_0, 0, 32;
T_29.84 ;
    %load/vec4 v0x1164a90_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_29.85, 5;
    %vpi_func 3 202 "$urandom" 32, v0x1163b50_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x1165540_0, 0, 1;
    %vpi_func 3 203 "$urandom" 32, v0x1163b50_0 {0 0 0};
    %pad/u 13;
    %store/vec4 v0x11654a0_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161b70_0, 0, 1;
    %load/vec4 v0x1165540_0;
    %store/vec4 v0x11619c0_0, 0, 1;
    %load/vec4 v0x11654a0_0;
    %store/vec4 v0x11618c0_0, 0, 13;
    %load/vec4 v0x1165600_0;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %load/vec4 v0x1165540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.86, 8;
    %load/vec4 v0x11654a0_0;
    %store/vec4 v0x1165600_0, 0, 13;
T_29.86 ;
    %load/vec4 v0x1164a90_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x1164a90_0, 0, 32;
    %jmp T_29.84;
T_29.85 ;
    %end;
    .scope S_0x1164690;
t_4 %join;
    %end;
S_0x1164900 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 200, 3 200 0, S_0x1164690;
 .timescale 0 0;
v0x1164a90_0 .var/2s "i", 31 0;
S_0x1164b90 .scope task, "test_case_6_random_reset" "test_case_6_random_reset" 3 224, 3 224 0, S_0x1161300;
 .timescale 0 0;
TD_Top.test_suite_register_nbits_13.test_case_6_random_reset ;
    %pushi/str "test_case_6_random_reset";
    %store/str v0x1163180_0;
    %fork TD_Top.test_suite_register_nbits_13.t.test_case_begin, S_0x1162f70;
    %join;
    %fork t_7, S_0x1164d70;
    %jmp t_6;
    .scope S_0x1164d70;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1164f70_0, 0, 32;
T_30.88 ;
    %load/vec4 v0x1164f70_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_30.89, 5;
    %vpi_func 3 231 "$urandom" 32, v0x1163b50_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x11659f0_0, 0, 1;
    %vpi_func 3 232 "$urandom" 32, v0x1163b50_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x1165850_0, 0, 1;
    %vpi_func 3 233 "$urandom" 32, v0x1163b50_0 {0 0 0};
    %pad/u 13;
    %store/vec4 v0x11656e0_0, 0, 13;
    %load/vec4 v0x11659f0_0;
    %store/vec4 v0x1161b70_0, 0, 1;
    %load/vec4 v0x1165850_0;
    %store/vec4 v0x11619c0_0, 0, 1;
    %load/vec4 v0x11656e0_0;
    %store/vec4 v0x11618c0_0, 0, 13;
    %load/vec4 v0x1165910_0;
    %store/vec4 v0x1161a80_0, 0, 13;
    %fork TD_Top.test_suite_register_nbits_13.check, S_0x11616e0;
    %join;
    %load/vec4 v0x11659f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.90, 8;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x1165910_0, 0, 13;
    %jmp T_30.91;
T_30.90 ;
    %load/vec4 v0x1165850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.92, 8;
    %load/vec4 v0x11656e0_0;
    %store/vec4 v0x1165910_0, 0, 13;
T_30.92 ;
T_30.91 ;
    %load/vec4 v0x1164f70_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x1164f70_0, 0, 32;
    %jmp T_30.88;
T_30.89 ;
    %end;
    .scope S_0x1164b90;
t_6 %join;
    %end;
S_0x1164d70 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 227, 3 227 0, S_0x1164b90;
 .timescale 0 0;
v0x1164f70_0 .var/2s "i", 31 0;
S_0x1165bf0 .scope module, "test_suite_register_nbits_5" "TestSuiteRegister" 3 307, 3 12 0, S_0x10ba7a0;
 .timescale 0 0;
P_0x1165d80 .param/l "p_nbits" 0 3 15, +C4<00000000000000000000000000000101>;
P_0x1165dc0 .param/l "p_test_suite" 0 3 14, +C4<00000000000000000000000000000010>;
L_0x113b810 .functor OR 1, v0x11683a0_0, v0x1169d10_0, C4<0>, C4<0>;
v0x11699d0_0 .net "clk", 0 0, v0x1168070_0;  1 drivers
v0x1169ae0_0 .var "dut_d", 4 0;
v0x1169ba0_0 .var "dut_en", 0 0;
v0x1169c40_0 .net "dut_q", 4 0, v0x1166b80_0;  1 drivers
v0x1169d10_0 .var "dut_rst", 0 0;
v0x1169e00_0 .var "rand_d", 4 0;
v0x1169ea0_0 .var "rand_en", 0 0;
v0x1169f60_0 .var "rand_q", 4 0;
v0x116a040_0 .var "rand_reset_d", 4 0;
v0x116a1b0_0 .var "rand_reset_en", 0 0;
v0x116a270_0 .var "rand_reset_q", 4 0;
v0x116a350_0 .var "rand_reset_rst", 0 0;
v0x116a410_0 .net "reset", 0 0, v0x11683a0_0;  1 drivers
v0x116a4b0_0 .var/str "test_suite_name";
S_0x1165fa0 .scope task, "check" "check" 3 56, 3 56 0, S_0x1165bf0;
 .timescale 0 0;
v0x11661a0_0 .var "d", 4 0;
v0x11662a0_0 .var "en", 0 0;
v0x1166360_0 .var "q", 4 0;
v0x1166450_0 .var "rst", 0 0;
TD_Top.test_suite_register_nbits_5.check ;
    %load/vec4 v0x11681f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.94, 8;
    %load/vec4 v0x1166450_0;
    %store/vec4 v0x1169d10_0, 0, 1;
    %load/vec4 v0x11662a0_0;
    %store/vec4 v0x1169ba0_0, 0, 1;
    %load/vec4 v0x11661a0_0;
    %store/vec4 v0x1169ae0_0, 0, 5;
    %delay 8, 0;
    %load/vec4 v0x11682c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_31.96, 4;
    %vpi_call/w 3 73 "$display", "%3d: %b %b %b > %b", v0x1168130_0, v0x1169d10_0, v0x1169ba0_0, v0x1169ae0_0, v0x1169c40_0 {0 0 0};
T_31.96 ;
    %load/vec4 v0x1166360_0;
    %load/vec4 v0x1166360_0;
    %load/vec4 v0x1169c40_0;
    %xor;
    %load/vec4 v0x1166360_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_31.98, 6;
    %load/vec4 v0x11682c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_31.100, 4;
    %vpi_call/w 3 83 "$display", "\012\033[31mERROR\033[0m (cycle=%0d): %s != %s (%b != %b)", v0x1168130_0, "dut_q", "q", v0x1169c40_0, v0x1166360_0 {0 0 0};
    %jmp T_31.101;
T_31.100 ;
    %vpi_call/w 3 86 "$write", "\033[31mFAILED\033[0m" {0 0 0};
T_31.101 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11681f0_0, 0, 1;
    %jmp T_31.99;
T_31.98 ;
    %load/vec4 v0x11682c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.102, 4;
    %vpi_call/w 3 91 "$write", "\033[32m", ".", "\033[0m" {0 0 0};
T_31.102 ;
T_31.99 ;
    %delay 2, 0;
T_31.94 ;
    %end;
S_0x1166510 .scope module, "dut" "Register_RTL" 3 40, 5 8 0, S_0x1165bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 5 "d";
    .port_info 4 /OUTPUT 5 "q";
P_0x1166710 .param/l "p_nbits" 0 5 10, +C4<00000000000000000000000000000101>;
v0x11668f0_0 .net "clk", 0 0, v0x1168070_0;  alias, 1 drivers
v0x11669d0_0 .net "d", 4 0, v0x1169ae0_0;  1 drivers
v0x1166ab0_0 .net "en", 0 0, v0x1169ba0_0;  1 drivers
v0x1166b80_0 .var "q", 4 0;
v0x1166c60_0 .net "rst", 0 0, L_0x113b810;  1 drivers
E_0x1166890 .event posedge, v0x11668f0_0;
S_0x1166e10 .scope task, "run_test_suite" "run_test_suite" 3 256, 3 256 0, S_0x1165bf0;
 .timescale 0 0;
v0x1166ff0_0 .var/2s "n", 31 0;
v0x11670d0_0 .var/2s "test_suite", 31 0;
TD_Top.test_suite_register_nbits_5.run_test_suite ;
    %load/vec4 v0x11670d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_32.106, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x11670d0_0;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_32.106;
    %jmp/0xz  T_32.104, 5;
    %vpi_call/w 3 258 "$sformat", v0x116a4b0_0, "TestSuite: %0d\012Register(.p_nbits(%0d))", P_0x1165dc0, P_0x1165d80 {0 0 0};
    %load/str v0x116a4b0_0;
    %store/str v0x1167d60_0;
    %fork TD_Top.test_suite_register_nbits_5.t.test_suite_begin, S_0x1167b80;
    %join;
    %load/vec4 v0x1166ff0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_32.109, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1166ff0_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_32.109;
    %jmp/0xz  T_32.107, 5;
    %fork TD_Top.test_suite_register_nbits_5.test_case_1_basic, S_0x1168870;
    %join;
T_32.107 ;
    %load/vec4 v0x1166ff0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_32.112, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1166ff0_0;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_32.112;
    %jmp/0xz  T_32.110, 5;
    %fork TD_Top.test_suite_register_nbits_5.test_case_2_directed_4bit, S_0x1168a50;
    %join;
T_32.110 ;
    %load/vec4 v0x1166ff0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_32.115, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1166ff0_0;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_32.115;
    %jmp/0xz  T_32.113, 5;
    %fork TD_Top.test_suite_register_nbits_5.test_case_3_directed_4bit_enable, S_0x1168c30;
    %join;
T_32.113 ;
    %load/vec4 v0x1166ff0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_32.118, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1166ff0_0;
    %cmpi/e 4, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_32.118;
    %jmp/0xz  T_32.116, 5;
    %fork TD_Top.test_suite_register_nbits_5.test_case_4_directed_4bit_reset, S_0x1168e10;
    %join;
T_32.116 ;
    %load/vec4 v0x1166ff0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_32.121, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1166ff0_0;
    %cmpi/e 5, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_32.121;
    %jmp/0xz  T_32.119, 5;
    %fork TD_Top.test_suite_register_nbits_5.test_case_5_random, S_0x1168ff0;
    %join;
T_32.119 ;
    %load/vec4 v0x1166ff0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_32.124, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1166ff0_0;
    %cmpi/e 6, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_32.124;
    %jmp/0xz  T_32.122, 5;
    %fork TD_Top.test_suite_register_nbits_5.test_case_6_random_reset, S_0x11694f0;
    %join;
T_32.122 ;
    %fork TD_Top.test_suite_register_nbits_5.t.test_suite_end, S_0x1167e40;
    %join;
T_32.104 ;
    %end;
S_0x11671b0 .scope module, "t" "ece2300_TestUtils" 3 25, 4 26 0, S_0x1165bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x1168070_0 .var "clk", 0 0;
v0x1168130_0 .var/2s "cycles", 31 0;
v0x11681f0_0 .var "failed", 0 0;
v0x11682c0_0 .var/2s "n", 31 0;
v0x11683a0_0 .var "reset", 0 0;
v0x11684b0_0 .var/2s "seed", 31 0;
v0x1168590_0 .var/2s "test_case", 31 0;
v0x1168670_0 .var/2s "test_suite", 31 0;
v0x1168750_0 .var/str "vcd_filename";
S_0x11673f0 .scope task, "test_bench_begin" "test_bench_begin" 4 100, 4 100 0, S_0x11671b0;
 .timescale 0 0;
v0x11675f0_0 .var/str "filename";
TD_Top.test_suite_register_nbits_5.t.test_bench_begin ;
    %pushi/str "\012";
    %load/str v0x11675f0_0;
    %concat/str;
    %vpi_call/w 4 101 "$write", S<0,str> {0 0 1};
    %delay 1, 0;
    %end;
S_0x11676d0 .scope task, "test_bench_end" "test_bench_end" 4 109, 4 109 0, S_0x11671b0;
 .timescale 0 0;
TD_Top.test_suite_register_nbits_5.t.test_bench_end ;
    %vpi_call/w 4 110 "$write", "\012" {0 0 0};
    %load/vec4 v0x11682c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.125, 4;
    %vpi_call/w 4 112 "$write", "\012" {0 0 0};
T_34.125 ;
    %vpi_call/w 4 113 "$finish" {0 0 0};
    %end;
S_0x11678d0 .scope task, "test_case_begin" "test_case_begin" 4 135, 4 135 0, S_0x11671b0;
 .timescale 0 0;
v0x1167ae0_0 .var/str "taskname";
TD_Top.test_suite_register_nbits_5.t.test_case_begin ;
    %pushi/str "\012  ";
    %load/str v0x1167ae0_0;
    %concat/str;
    %concati/str " ";
    %vpi_call/w 4 136 "$write", S<0,str> {0 0 1};
    %load/vec4 v0x11682c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_35.127, 4;
    %vpi_call/w 4 138 "$write", "\012" {0 0 0};
T_35.127 ;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x11684b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11681f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11683a0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11683a0_0, 0, 1;
    %end;
S_0x1167b80 .scope task, "test_suite_begin" "test_suite_begin" 4 120, 4 120 0, S_0x11671b0;
 .timescale 0 0;
v0x1167d60_0 .var/str "suite_name";
TD_Top.test_suite_register_nbits_5.t.test_suite_begin ;
    %pushi/str "\012\012";
    %load/str v0x1167d60_0;
    %concat/str;
    %vpi_call/w 4 121 "$write", S<0,str> {0 0 1};
    %end;
S_0x1167e40 .scope task, "test_suite_end" "test_suite_end" 4 128, 4 128 0, S_0x11671b0;
 .timescale 0 0;
TD_Top.test_suite_register_nbits_5.t.test_suite_end ;
    %end;
S_0x1168870 .scope task, "test_case_1_basic" "test_case_1_basic" 3 91, 3 91 0, S_0x1165bf0;
 .timescale 0 0;
TD_Top.test_suite_register_nbits_5.test_case_1_basic ;
    %pushi/str "test_case_1_basic";
    %store/str v0x1167ae0_0;
    %fork TD_Top.test_suite_register_nbits_5.t.test_case_begin, S_0x11678d0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %end;
S_0x1168a50 .scope task, "test_case_2_directed_4bit" "test_case_2_directed_4bit" 3 107, 3 107 0, S_0x1165bf0;
 .timescale 0 0;
TD_Top.test_suite_register_nbits_5.test_case_2_directed_4bit ;
    %pushi/str "test_case_2_directed_4bit";
    %store/str v0x1167ae0_0;
    %fork TD_Top.test_suite_register_nbits_5.t.test_case_begin, S_0x11678d0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %end;
S_0x1168c30 .scope task, "test_case_3_directed_4bit_enable" "test_case_3_directed_4bit_enable" 3 140, 3 140 0, S_0x1165bf0;
 .timescale 0 0;
TD_Top.test_suite_register_nbits_5.test_case_3_directed_4bit_enable ;
    %pushi/str "test_case_3_directed_4bit_enable";
    %store/str v0x1167ae0_0;
    %fork TD_Top.test_suite_register_nbits_5.t.test_case_begin, S_0x11678d0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %end;
S_0x1168e10 .scope task, "test_case_4_directed_4bit_reset" "test_case_4_directed_4bit_reset" 3 163, 3 163 0, S_0x1165bf0;
 .timescale 0 0;
TD_Top.test_suite_register_nbits_5.test_case_4_directed_4bit_reset ;
    %pushi/str "test_case_4_directed_4bit_reset";
    %store/str v0x1167ae0_0;
    %fork TD_Top.test_suite_register_nbits_5.t.test_case_begin, S_0x11678d0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11662a0_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x11661a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %end;
S_0x1168ff0 .scope task, "test_case_5_random" "test_case_5_random" 3 197, 3 197 0, S_0x1165bf0;
 .timescale 0 0;
TD_Top.test_suite_register_nbits_5.test_case_5_random ;
    %pushi/str "test_case_5_random";
    %store/str v0x1167ae0_0;
    %fork TD_Top.test_suite_register_nbits_5.t.test_case_begin, S_0x11678d0;
    %join;
    %fork t_9, S_0x1169260;
    %jmp t_8;
    .scope S_0x1169260;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11693f0_0, 0, 32;
T_42.129 ;
    %load/vec4 v0x11693f0_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_42.130, 5;
    %vpi_func 3 202 "$urandom" 32, v0x11684b0_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x1169ea0_0, 0, 1;
    %vpi_func 3 203 "$urandom" 32, v0x11684b0_0 {0 0 0};
    %pad/u 5;
    %store/vec4 v0x1169e00_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1166450_0, 0, 1;
    %load/vec4 v0x1169ea0_0;
    %store/vec4 v0x11662a0_0, 0, 1;
    %load/vec4 v0x1169e00_0;
    %store/vec4 v0x11661a0_0, 0, 5;
    %load/vec4 v0x1169f60_0;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %load/vec4 v0x1169ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.131, 8;
    %load/vec4 v0x1169e00_0;
    %store/vec4 v0x1169f60_0, 0, 5;
T_42.131 ;
    %load/vec4 v0x11693f0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x11693f0_0, 0, 32;
    %jmp T_42.129;
T_42.130 ;
    %end;
    .scope S_0x1168ff0;
t_8 %join;
    %end;
S_0x1169260 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 200, 3 200 0, S_0x1168ff0;
 .timescale 0 0;
v0x11693f0_0 .var/2s "i", 31 0;
S_0x11694f0 .scope task, "test_case_6_random_reset" "test_case_6_random_reset" 3 224, 3 224 0, S_0x1165bf0;
 .timescale 0 0;
TD_Top.test_suite_register_nbits_5.test_case_6_random_reset ;
    %pushi/str "test_case_6_random_reset";
    %store/str v0x1167ae0_0;
    %fork TD_Top.test_suite_register_nbits_5.t.test_case_begin, S_0x11678d0;
    %join;
    %fork t_11, S_0x11696d0;
    %jmp t_10;
    .scope S_0x11696d0;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11698d0_0, 0, 32;
T_43.133 ;
    %load/vec4 v0x11698d0_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_43.134, 5;
    %vpi_func 3 231 "$urandom" 32, v0x11684b0_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x116a350_0, 0, 1;
    %vpi_func 3 232 "$urandom" 32, v0x11684b0_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x116a1b0_0, 0, 1;
    %vpi_func 3 233 "$urandom" 32, v0x11684b0_0 {0 0 0};
    %pad/u 5;
    %store/vec4 v0x116a040_0, 0, 5;
    %load/vec4 v0x116a350_0;
    %store/vec4 v0x1166450_0, 0, 1;
    %load/vec4 v0x116a1b0_0;
    %store/vec4 v0x11662a0_0, 0, 1;
    %load/vec4 v0x116a040_0;
    %store/vec4 v0x11661a0_0, 0, 5;
    %load/vec4 v0x116a270_0;
    %store/vec4 v0x1166360_0, 0, 5;
    %fork TD_Top.test_suite_register_nbits_5.check, S_0x1165fa0;
    %join;
    %load/vec4 v0x116a350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.135, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x116a270_0, 0, 5;
    %jmp T_43.136;
T_43.135 ;
    %load/vec4 v0x116a1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.137, 8;
    %load/vec4 v0x116a040_0;
    %store/vec4 v0x116a270_0, 0, 5;
T_43.137 ;
T_43.136 ;
    %load/vec4 v0x11698d0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x11698d0_0, 0, 32;
    %jmp T_43.133;
T_43.134 ;
    %end;
    .scope S_0x11694f0;
t_10 %join;
    %end;
S_0x11696d0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 227, 3 227 0, S_0x11694f0;
 .timescale 0 0;
v0x11698d0_0 .var/2s "i", 31 0;
    .scope S_0x10ba930;
T_44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115c540_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x115c5e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x115c8b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x115c990_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x115c7d0_0, 0, 32;
    %end;
    .thread T_44, $init;
    .scope S_0x10ba930;
T_45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115c380_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_0x10ba930;
T_46 ;
    %delay 5, 0;
    %load/vec4 v0x115c380_0;
    %inv;
    %store/vec4 v0x115c380_0, 0, 1;
    %jmp T_46;
    .thread T_46;
    .scope S_0x10ba930;
T_47 ;
    %vpi_func 4 53 "$value$plusargs" 32, "test-suite=%d", v0x115c990_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x115c990_0, 0, 32;
T_47.0 ;
    %vpi_func 4 56 "$value$plusargs" 32, "test-case=%d", v0x115c8b0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x115c8b0_0, 0, 32;
T_47.2 ;
    %load/vec4 v0x115c8b0_0;
    %store/vec4 v0x115c5e0_0, 0, 32;
    %vpi_func 4 61 "$value$plusargs" 32, "dump-vcd=%s", v0x115ca70_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_47.4, 4;
    %vpi_call/w 4 62 "$dumpfile", v0x115ca70_0 {0 0 0};
    %vpi_call/w 4 63 "$dumpvars" {0 0 0};
T_47.4 ;
    %end;
    .thread T_47;
    .scope S_0x10ba930;
T_48 ;
    %wait E_0x10b8740;
    %load/vec4 v0x115c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x115c460_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x115c460_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x115c460_0, 0;
T_48.1 ;
    %load/vec4 v0x115c460_0;
    %cmpi/s 10000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_48.2, 5;
    %vpi_call/w 4 87 "$display", "\012ERROR (cycles=%0d): timeout!", v0x115c460_0 {0 0 0};
    %vpi_call/w 4 88 "$finish" {0 0 0};
T_48.2 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x115dfd0;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115efa0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x115f070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x115f340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x115f420_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x115f260_0, 0, 32;
    %end;
    .thread T_49, $init;
    .scope S_0x115dfd0;
T_50 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115ee20_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_0x115dfd0;
T_51 ;
    %delay 5, 0;
    %load/vec4 v0x115ee20_0;
    %inv;
    %store/vec4 v0x115ee20_0, 0, 1;
    %jmp T_51;
    .thread T_51;
    .scope S_0x115dfd0;
T_52 ;
    %vpi_func 4 53 "$value$plusargs" 32, "test-suite=%d", v0x115f420_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x115f420_0, 0, 32;
T_52.0 ;
    %vpi_func 4 56 "$value$plusargs" 32, "test-case=%d", v0x115f340_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x115f340_0, 0, 32;
T_52.2 ;
    %load/vec4 v0x115f340_0;
    %store/vec4 v0x115f070_0, 0, 32;
    %vpi_func 4 61 "$value$plusargs" 32, "dump-vcd=%s", v0x115f500_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_52.4, 4;
    %vpi_call/w 4 62 "$dumpfile", v0x115f500_0 {0 0 0};
    %vpi_call/w 4 63 "$dumpvars" {0 0 0};
T_52.4 ;
    %end;
    .thread T_52;
    .scope S_0x115dfd0;
T_53 ;
    %wait E_0x109d100;
    %load/vec4 v0x115f150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x115eee0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x115eee0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x115eee0_0, 0;
T_53.1 ;
    %load/vec4 v0x115eee0_0;
    %cmpi/s 10000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_53.2, 5;
    %vpi_call/w 4 87 "$display", "\012ERROR (cycles=%0d): timeout!", v0x115eee0_0 {0 0 0};
    %vpi_call/w 4 88 "$finish" {0 0 0};
T_53.2 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x115d400;
T_54 ;
    %wait E_0x109d100;
    %load/vec4 v0x115da80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x115d9a0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x115d900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x115d820_0;
    %assign/vec4 v0x115d9a0_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x11671b0;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11681f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11682c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1168590_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1168670_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x11684b0_0, 0, 32;
    %end;
    .thread T_55, $init;
    .scope S_0x11671b0;
T_56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1168070_0, 0, 1;
    %end;
    .thread T_56;
    .scope S_0x11671b0;
T_57 ;
    %delay 5, 0;
    %load/vec4 v0x1168070_0;
    %inv;
    %store/vec4 v0x1168070_0, 0, 1;
    %jmp T_57;
    .thread T_57;
    .scope S_0x11671b0;
T_58 ;
    %vpi_func 4 53 "$value$plusargs" 32, "test-suite=%d", v0x1168670_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1168670_0, 0, 32;
T_58.0 ;
    %vpi_func 4 56 "$value$plusargs" 32, "test-case=%d", v0x1168590_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1168590_0, 0, 32;
T_58.2 ;
    %load/vec4 v0x1168590_0;
    %store/vec4 v0x11682c0_0, 0, 32;
    %vpi_func 4 61 "$value$plusargs" 32, "dump-vcd=%s", v0x1168750_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_58.4, 4;
    %vpi_call/w 4 62 "$dumpfile", v0x1168750_0 {0 0 0};
    %vpi_call/w 4 63 "$dumpvars" {0 0 0};
T_58.4 ;
    %end;
    .thread T_58;
    .scope S_0x11671b0;
T_59 ;
    %wait E_0x1166890;
    %load/vec4 v0x11683a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1168130_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x1168130_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x1168130_0, 0;
T_59.1 ;
    %load/vec4 v0x1168130_0;
    %cmpi/s 10000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_59.2, 5;
    %vpi_call/w 4 87 "$display", "\012ERROR (cycles=%0d): timeout!", v0x1168130_0 {0 0 0};
    %vpi_call/w 4 88 "$finish" {0 0 0};
T_59.2 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x1166510;
T_60 ;
    %wait E_0x1166890;
    %load/vec4 v0x1166c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1166b80_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x1166ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x11669d0_0;
    %assign/vec4 v0x1166b80_0, 0;
T_60.2 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x1162890;
T_61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1163890_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1163960_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1163c30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1163d10_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x1163b50_0, 0, 32;
    %end;
    .thread T_61, $init;
    .scope S_0x1162890;
T_62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1163710_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_0x1162890;
T_63 ;
    %delay 5, 0;
    %load/vec4 v0x1163710_0;
    %inv;
    %store/vec4 v0x1163710_0, 0, 1;
    %jmp T_63;
    .thread T_63;
    .scope S_0x1162890;
T_64 ;
    %vpi_func 4 53 "$value$plusargs" 32, "test-suite=%d", v0x1163d10_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1163d10_0, 0, 32;
T_64.0 ;
    %vpi_func 4 56 "$value$plusargs" 32, "test-case=%d", v0x1163c30_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1163c30_0, 0, 32;
T_64.2 ;
    %load/vec4 v0x1163c30_0;
    %store/vec4 v0x1163960_0, 0, 32;
    %vpi_func 4 61 "$value$plusargs" 32, "dump-vcd=%s", v0x1163df0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_64.4, 4;
    %vpi_call/w 4 62 "$dumpfile", v0x1163df0_0 {0 0 0};
    %vpi_call/w 4 63 "$dumpvars" {0 0 0};
T_64.4 ;
    %end;
    .thread T_64;
    .scope S_0x1162890;
T_65 ;
    %wait E_0x113d980;
    %load/vec4 v0x1163a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11637d0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x11637d0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x11637d0_0, 0;
T_65.1 ;
    %load/vec4 v0x11637d0_0;
    %cmpi/s 10000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_65.2, 5;
    %vpi_call/w 4 87 "$display", "\012ERROR (cycles=%0d): timeout!", v0x11637d0_0 {0 0 0};
    %vpi_call/w 4 88 "$finish" {0 0 0};
T_65.2 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x1161c30;
T_66 ;
    %wait E_0x113d980;
    %load/vec4 v0x1162340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x1162260_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x1162190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x11620b0_0;
    %assign/vec4 v0x1162260_0, 0;
T_66.2 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x10ba7a0;
T_67 ;
    %pushi/str "../test/Register_RTL-test.v";
    %store/str v0x11209a0_0;
    %fork TD_Top.t.test_bench_begin, S_0x10d9c00;
    %join;
    %load/vec4 v0x115c990_0;
    %store/vec4 v0x115def0_0, 0, 32;
    %load/vec4 v0x115c8b0_0;
    %store/vec4 v0x115de10_0, 0, 32;
    %fork TD_Top.test_suite_register_nbits_1.run_test_suite, S_0x115dc30;
    %join;
    %load/vec4 v0x115c990_0;
    %store/vec4 v0x11670d0_0, 0, 32;
    %load/vec4 v0x115c8b0_0;
    %store/vec4 v0x1166ff0_0, 0, 32;
    %fork TD_Top.test_suite_register_nbits_5.run_test_suite, S_0x1166e10;
    %join;
    %load/vec4 v0x115c990_0;
    %store/vec4 v0x11627b0_0, 0, 32;
    %load/vec4 v0x115c8b0_0;
    %store/vec4 v0x11626d0_0, 0, 32;
    %fork TD_Top.test_suite_register_nbits_13.run_test_suite, S_0x11624f0;
    %join;
    %fork TD_Top.t.test_bench_end, S_0x115bb50;
    %join;
    %end;
    .thread T_67;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "../test/Register_RTL-test.v";
    "../test/ece2300-test.v";
    "../hw/Register_RTL.v";
