// Seed: 1776879832
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  id_13 :
  assert property (@(posedge id_11) id_1)
  else $display(id_4, id_11);
  assign id_6 = 1 == 1 + 1'b0;
endmodule
module module_1 ();
  wor id_2;
  assign id_2 = 1;
  wire id_3;
  module_0(
      id_3, id_2, id_2, id_3, id_3, id_2, id_3, id_3, id_3, id_3, id_2, id_2
  );
  assign id_1 = id_1 == 1'h0;
endmodule
