// Seed: 3562088825
module module_0;
  assign id_1 = id_1;
  id_2 :
  assert property (@(posedge id_2 or posedge id_2) 1);
  assign id_1 = 1 == id_2;
  assign id_2 = id_2;
  assign id_1 = 1'b0;
  always_comb if (-1) id_2 <= 1;
  supply1 id_4 = id_1;
  assign id_2 = 1'b0;
  wire id_5, id_6;
endmodule
module module_1 (
    output tri0  id_0,
    id_3 = 1,
    output uwire id_1
);
  assign id_0 = -1;
  assign id_0 = -1;
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
