# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:41 on Oct 20,2018
# vlog -reportprogress 300 ./or_64.sv 
# -- Compiling module or_64
# 
# Top level modules:
# 	or_64
# End time: 12:15:41 on Oct 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:41 on Oct 20,2018
# vlog -reportprogress 300 ./D_FF.sv 
# ** Error: (vlog-7) Failed to open design unit file "./D_FF.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 12:15:41 on Oct 20,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./D_FF.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:09 on Oct 20,2018
# vlog -reportprogress 300 ./or_64.sv 
# -- Compiling module or_64
# 
# Top level modules:
# 	or_64
# End time: 12:16:10 on Oct 20,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:10 on Oct 20,2018
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 12:16:10 on Oct 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:10 on Oct 20,2018
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 12:16:10 on Oct 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:10 on Oct 20,2018
# vlog -reportprogress 300 ./fulladder_1.sv 
# -- Compiling module fulladder_1
# 
# Top level modules:
# 	fulladder_1
# End time: 12:16:10 on Oct 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:10 on Oct 20,2018
# vlog -reportprogress 300 ./fulladdsub_1.sv 
# -- Compiling module fulladdsub_1
# 
# Top level modules:
# 	fulladdsub_1
# End time: 12:16:10 on Oct 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:10 on Oct 20,2018
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 12:16:10 on Oct 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:10 on Oct 20,2018
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 12:16:10 on Oct 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:10 on Oct 20,2018
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 12:16:10 on Oct 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:10 on Oct 20,2018
# vlog -reportprogress 300 ./ALU_1.sv 
# -- Compiling module ALU_1
# 
# Top level modules:
# 	ALU_1
# End time: 12:16:11 on Oct 20,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:11 on Oct 20,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# ** Warning: ./alu.sv(53): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./alu.sv(58): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./alu.sv(60): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./alu.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	alu_testbench
# End time: 12:16:11 on Oct 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:11 on Oct 20,2018
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 12:16:11 on Oct 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 12:16:11 on Oct 20,2018
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.ALU_1
# Loading work.fulladdsub_1
# Loading work.mux2_1
# Loading work.fulladder_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.or_64
# ** Error: Cannot open macro file: alustim_wave.do
# Error in macro ./runlab.do line 28
# Cannot open macro file: alustim_wave.do
#     while executing
# "do alustim_wave.do"
add wave -position end  sim:/alustim/A
add wave -position end  sim:/alustim/B
add wave -position end  sim:/alustim/cntrl
add wave -position end  sim:/alustim/result
add wave -position end  sim:/alustim/negative
add wave -position end  sim:/alustim/zero
add wave -position end  sim:/alustim/overflow
add wave -position end  sim:/alustim/carry_out
add wave -position 0  sim:/alustim/test_val
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/micha/GitHub/ECE469/lab2/alustim_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:16 on Oct 20,2018
# vlog -reportprogress 300 ./or_64.sv 
# -- Compiling module or_64
# 
# Top level modules:
# 	or_64
# End time: 12:21:17 on Oct 20,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:17 on Oct 20,2018
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 12:21:17 on Oct 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:17 on Oct 20,2018
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 12:21:17 on Oct 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:17 on Oct 20,2018
# vlog -reportprogress 300 ./fulladder_1.sv 
# -- Compiling module fulladder_1
# 
# Top level modules:
# 	fulladder_1
# End time: 12:21:17 on Oct 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:17 on Oct 20,2018
# vlog -reportprogress 300 ./fulladdsub_1.sv 
# -- Compiling module fulladdsub_1
# 
# Top level modules:
# 	fulladdsub_1
# End time: 12:21:17 on Oct 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:17 on Oct 20,2018
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 12:21:17 on Oct 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:17 on Oct 20,2018
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 12:21:17 on Oct 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:17 on Oct 20,2018
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 12:21:17 on Oct 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:17 on Oct 20,2018
# vlog -reportprogress 300 ./ALU_1.sv 
# -- Compiling module ALU_1
# 
# Top level modules:
# 	ALU_1
# End time: 12:21:18 on Oct 20,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:18 on Oct 20,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 12:21:18 on Oct 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:18 on Oct 20,2018
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 12:21:18 on Oct 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:21:19 on Oct 20,2018, Elapsed time: 0:05:08
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 12:21:19 on Oct 20,2018
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.ALU_1
# Loading work.fulladdsub_1
# Loading work.mux2_1
# Loading work.fulladder_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.or_64
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# End time: 12:25:21 on Oct 20,2018, Elapsed time: 0:04:02
# Errors: 0, Warnings: 0
