Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Jan 24 18:48:07 2026
| Host         : icarus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file divby13_wrapper_control_sets_placed.rpt
| Design       : divby13_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             218 |           56 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              96 |           21 |
| Yes          | No                    | No                     |             365 |           63 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              91 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal               |                                                                    Enable Signal                                                                   |                                                          Set/Reset Signal                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0            | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                2 |              2 |         1.00 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                           | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                1 |              2 |         2.00 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/divby13_0/inst/control_s_axi_U/waddr                                                                                                     |                                                                                                                                   |                2 |              3 |         1.50 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                    | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_0_[1] |                2 |              4 |         2.00 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                    | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_0_[0] |                2 |              4 |         2.00 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                    | divby13_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                     |                2 |              4 |         2.00 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                        |                                                                                                                                   |                4 |              5 |         1.25 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]            |                                                                                                                                   |                2 |              5 |         2.50 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]          |                                                                                                                                   |                3 |              5 |         1.67 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0 | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                1 |              5 |         5.00 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                        |                                                                                                                                   |                4 |              5 |         1.25 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0        | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                2 |              5 |         2.50 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/divby13_0/inst/srem_32ns_5ns_5_36_seq_1_U1/divby13_srem_32ns_5ns_5_36_seq_1_divseq_u/r_stage_reg[32]_0[0]                                |                                                                                                                                   |                1 |              5 |         5.00 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                       | divby13_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                         |                1 |              6 |         6.00 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                    | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                3 |              6 |         2.00 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                              | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]         |                2 |              8 |         4.00 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                          |                                                                                                                                   |                5 |             16 |         3.20 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                   |                                                                                                                                   |                3 |             16 |         5.33 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]            |                                                                                                                                   |                7 |             17 |         2.43 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]            |                                                                                                                                   |                9 |             17 |         1.89 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                  |                                                                                                                                   |                3 |             17 |         5.67 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]             |                                                                                                                                   |                2 |             24 |        12.00 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/divby13_0/inst/control_s_axi_U/ar_hs                                                                                                     | divby13_i/divby13_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                        |                8 |             31 |         3.88 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                     |                                                                                                                                   |                5 |             32 |         6.40 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/divby13_0/inst/control_s_axi_U/int_a[31]_i_1_n_0                                                                                         | divby13_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                               |                7 |             32 |         4.57 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/divby13_0/inst/srem_32ns_5ns_5_36_seq_1_U1/start0                                                                                        |                                                                                                                                   |                7 |             33 |         4.71 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                        |                                                                                                                                   |               11 |             35 |         3.18 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                        |                                                                                                                                   |                8 |             35 |         4.38 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]          |                                                                                                                                   |               10 |             35 |         3.50 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]          |                                                                                                                                   |                8 |             35 |         4.38 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                   |                                                                                                                                   |                8 |             49 |         6.12 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 | divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                             |                                                                                                                                   |               10 |             49 |         4.90 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                    | divby13_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                               |               14 |             78 |         5.57 |
|  divby13_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                    |                                                                                                                                   |               56 |            219 |         3.91 |
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


