[12/23 00:13:45      0s] 
[12/23 00:13:45      0s] Cadence Innovus(TM) Implementation System.
[12/23 00:13:45      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/23 00:13:45      0s] 
[12/23 00:13:45      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[12/23 00:13:45      0s] Options:	
[12/23 00:13:45      0s] Date:		Fri Dec 23 00:13:45 2022
[12/23 00:13:45      0s] Host:		vlsicad9 (x86_64 w/Linux 3.10.0-957.21.3.el7.x86_64) (4cores*16cpus*Intel(R) Xeon(R) CPU E5520 @ 2.27GHz 8192KB)
[12/23 00:13:45      0s] OS:		CentOS Linux release 7.6.1810 (Core) 
[12/23 00:13:45      0s] 
[12/23 00:13:45      0s] License:
[12/23 00:13:45      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[12/23 00:13:45      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/23 00:14:06     20s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[12/23 00:14:08     22s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/23 00:14:08     22s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[12/23 00:14:08     22s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/23 00:14:08     22s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[12/23 00:14:08     22s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[12/23 00:14:08     22s] @(#)CDS: CPE v20.10-p006
[12/23 00:14:08     22s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/23 00:14:08     22s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[12/23 00:14:08     22s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[12/23 00:14:08     22s] @(#)CDS: RCDB 11.15.0
[12/23 00:14:08     22s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[12/23 00:14:08     22s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_25528_vlsicad9_Vsd22113_YAFgHR.

[12/23 00:14:08     22s] Change the soft stacksize limit to 0.2%RAM (47 mbytes). Set global soft_stack_size_limit to change the value.
[12/23 00:14:09     24s] 
[12/23 00:14:09     24s] **INFO:  MMMC transition support version v31-84 
[12/23 00:14:09     24s] 
[12/23 00:14:09     24s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/23 00:14:09     24s] <CMD> suppressMessage ENCEXT-2799
[12/23 00:14:10     24s] <CMD> win
[12/23 00:14:35     28s] <CMD> set init_design_uniquify 1
[12/23 00:14:48     30s] <CMD> set init_no_new_assigns 1
[12/23 00:15:04     33s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[12/23 00:15:04     33s] <CMD> set conf_qxconf_file NULL
[12/23 00:15:04     33s] <CMD> set conf_qxlib_file NULL
[12/23 00:15:04     33s] <CMD> set defHierChar /
[12/23 00:15:04     33s] <CMD> set distributed_client_message_echo 1
[12/23 00:15:04     33s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[12/23 00:15:04     33s] <CMD> set eco_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[12/23 00:15:04     33s] <CMD> set enc_enable_print_mode_command_reset_options 1
[12/23 00:15:04     33s] <CMD> set init_design_uniquify 1
[12/23 00:15:04     33s] <CMD> set init_gnd_net GND
[12/23 00:15:04     33s] <CMD> set init_lef_file {/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/header6_V55_20ka_cic.lef /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_generic_core.lef /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef  ../sim/SRAM/SRAM.lef ../sim/data_array/data_array.lef ../sim/tag_array/tag_array.lef /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef}
[12/23 00:15:04     33s] <CMD> set init_mmmc_file ../script/MMMC.view
[12/23 00:15:04     33s] <CMD> set init_pwr_net VCC
[12/23 00:15:04     33s] <CMD> set init_remove_assigns 1
[12/23 00:15:04     33s] <CMD> set init_top_cell top
[12/23 00:15:04     33s] <CMD> set init_verilog ../syn/top_syn.v
[12/23 00:15:04     33s] <CMD> get_message -id GLOBAL-100 -suppress
[12/23 00:15:04     33s] <CMD> get_message -id GLOBAL-100 -suppress
[12/23 00:15:04     33s] <CMD> set latch_time_borrow_mode max_borrow
[12/23 00:15:04     33s] <CMD> set pegDefaultResScaleFactor 1
[12/23 00:15:04     33s] <CMD> set pegDetailResScaleFactor 1
[12/23 00:15:04     33s] <CMD> get_message -id GLOBAL-100 -suppress
[12/23 00:15:04     33s] <CMD> get_message -id GLOBAL-100 -suppress
[12/23 00:15:04     33s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[12/23 00:15:04     33s] <CMD> set soft_stack_size_limit 192
[12/23 00:15:04     33s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[12/23 00:15:07     33s] <CMD> init_design
[12/23 00:15:07     33s] #% Begin Load MMMC data ... (date=12/23 00:15:07, mem=518.0M)
[12/23 00:15:07     34s] #% End Load MMMC data ... (date=12/23 00:15:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=518.2M, current mem=518.2M)
[12/23 00:15:07     34s] 
[12/23 00:15:07     34s] Loading LEF file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/header6_V55_20ka_cic.lef ...
[12/23 00:15:07     34s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[12/23 00:15:07     34s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[12/23 00:15:07     34s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/header6_V55_20ka_cic.lef at line 1290.
[12/23 00:15:07     34s] 
[12/23 00:15:07     34s] Loading LEF file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_generic_core.lef ...
[12/23 00:15:07     34s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_generic_core.lef at line 1.
[12/23 00:15:07     34s] Set DBUPerIGU to M2 pitch 620.
[12/23 00:15:07     34s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_generic_core.lef at line 40071.
[12/23 00:15:07     34s] 
[12/23 00:15:07     34s] Loading LEF file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef ...
[12/23 00:15:07     34s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef at line 1.
[12/23 00:15:07     34s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef at line 2034.
[12/23 00:15:07     34s] 
[12/23 00:15:07     34s] Loading LEF file ../sim/SRAM/SRAM.lef ...
[12/23 00:15:07     34s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../sim/SRAM/SRAM.lef at line 37.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9157.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9171.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9185.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9199.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9213.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9227.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9241.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9255.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9269.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9283.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9297.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9311.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9325.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9339.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9353.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9367.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9381.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9395.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9409.
[12/23 00:15:07     34s] **ERROR: (IMPLF-40):	Macro 'SRAM' references a site 'core' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[12/23 00:15:07     34s] 
[12/23 00:15:07     34s] Loading LEF file ../sim/data_array/data_array.lef ...
[12/23 00:15:07     34s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../sim/data_array/data_array.lef at line 37.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4117.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4131.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4145.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4159.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4173.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4187.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4201.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4215.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4229.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4243.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4257.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4271.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4285.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4299.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4313.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4327.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4341.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4355.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4369.
[12/23 00:15:07     34s] **ERROR: (IMPLF-40):	Macro 'data_array' references a site 'core' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[12/23 00:15:07     34s] 
[12/23 00:15:07     34s] Loading LEF file ../sim/tag_array/tag_array.lef ...
[12/23 00:15:07     34s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../sim/tag_array/tag_array.lef at line 37.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1327.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1341.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1355.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1369.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1383.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1397.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1411.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1425.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1439.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1453.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1467.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1481.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1495.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1509.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1523.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1537.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1551.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1565.
[12/23 00:15:07     34s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/23 00:15:07     34s] The LEF parser will ignore this statement.
[12/23 00:15:07     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1579.
[12/23 00:15:07     34s] **ERROR: (IMPLF-40):	Macro 'tag_array' references a site 'core' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[12/23 00:15:07     34s] 
[12/23 00:15:07     34s] Loading LEF file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef ...
[12/23 00:15:07     34s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-119' for more detail.
[12/23 00:15:07     34s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-119' for more detail.
[12/23 00:15:07     34s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-119' for more detail.
[12/23 00:15:07     34s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-119' for more detail.
[12/23 00:15:07     34s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-119' for more detail.
[12/23 00:15:07     34s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-119' for more detail.
[12/23 00:15:07     34s] **WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-58' for more detail.
[12/23 00:15:07     34s] **WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-58' for more detail.
[12/23 00:15:07     34s] **WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-58' for more detail.
[12/23 00:15:07     34s] **WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-58' for more detail.
[12/23 00:15:07     34s] **WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-58' for more detail.
[12/23 00:15:07     34s] **WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-58' for more detail.
[12/23 00:15:07     34s] **WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-58' for more detail.
[12/23 00:15:07     34s] **WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-58' for more detail.
[12/23 00:15:07     34s] **WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-58' for more detail.
[12/23 00:15:07     34s] **WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-58' for more detail.
[12/23 00:15:07     34s] **WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-58' for more detail.
[12/23 00:15:07     34s] **WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-58' for more detail.
[12/23 00:15:07     34s] **WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-58' for more detail.
[12/23 00:15:07     34s] **WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-58' for more detail.
[12/23 00:15:07     34s] **WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-58' for more detail.
[12/23 00:15:07     34s] **WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-58' for more detail.
[12/23 00:15:07     34s] **WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-58' for more detail.
[12/23 00:15:07     34s] **WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-58' for more detail.
[12/23 00:15:07     34s] **WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-58' for more detail.
[12/23 00:15:07     34s] **WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-58' for more detail.
[12/23 00:15:07     34s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[12/23 00:15:07     34s] To increase the message display limit, refer to the product command reference manual.
[12/23 00:15:07     34s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[12/23 00:15:07     34s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[12/23 00:15:07     34s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
[12/23 00:15:07     34s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[12/23 00:15:07     34s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[12/23 00:15:07     34s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
[12/23 00:15:07     34s] **WARN: (IMPLF-61):	382 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[12/23 00:15:07     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/23 00:15:07     34s] Type 'man IMPLF-61' for more detail.
[12/23 00:15:07     34s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/23 00:15:07     34s] Type 'man IMPLF-200' for more detail.
[12/23 00:15:07     34s] 
[12/23 00:15:07     34s] viaInitial starts at Fri Dec 23 00:15:07 2022
viaInitial ends at Fri Dec 23 00:15:07 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[12/23 00:15:07     34s] Loading view definition file from ../script/MMMC.view
[12/23 00:15:07     34s] Reading lib_max timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.lib' ...
[12/23 00:15:09     35s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.lib)
[12/23 00:15:09     35s] Read 382 cells in library 'fsa0m_a_generic_core_ss1p62v125c' 
[12/23 00:15:09     35s] Reading lib_max timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_ss1p62v125c.lib' ...
[12/23 00:15:09     36s] Read 6 cells in library 'fsa0m_a_t33_generic_io_ss1p62v125c' 
[12/23 00:15:09     36s] Reading lib_max timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/SRAM/SRAM_WC.lib' ...
[12/23 00:15:09     36s] Read 1 cells in library 'SRAM_WC' 
[12/23 00:15:09     36s] Reading lib_max timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/data_array/data_array_WC.lib' ...
[12/23 00:15:09     36s] Read 1 cells in library 'data_array_WC' 
[12/23 00:15:09     36s] Reading lib_max timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/tag_array/tag_array_WC.lib' ...
[12/23 00:15:09     36s] Read 1 cells in library 'tag_array_WC' 
[12/23 00:15:09     36s] Reading lib_min timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ff1p98vm40c.lib' ...
[12/23 00:15:11     38s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ff1p98vm40c.lib)
[12/23 00:15:11     38s] Read 382 cells in library 'fsa0m_a_generic_core_ff1p98vm40c' 
[12/23 00:15:11     38s] Reading lib_min timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_ff1p98vm40c.lib' ...
[12/23 00:15:11     38s] Read 6 cells in library 'fsa0m_a_t33_generic_io_ff1p98vm40c' 
[12/23 00:15:11     38s] Reading lib_min timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/SRAM/SRAM_BC.lib' ...
[12/23 00:15:11     38s] Read 1 cells in library 'SRAM_BC' 
[12/23 00:15:11     38s] Reading lib_min timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/data_array/data_array_BC.lib' ...
[12/23 00:15:11     38s] Read 1 cells in library 'data_array_BC' 
[12/23 00:15:11     38s] Reading lib_min timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/tag_array/tag_array_BC.lib' ...
[12/23 00:15:11     38s] Read 1 cells in library 'tag_array_BC' 
[12/23 00:15:12     38s] Ending "PreSetAnalysisView" (total cpu=0:00:04.4, real=0:00:05.0, peak res=635.4M, current mem=543.2M)
[12/23 00:15:12     38s] *** End library_loading (cpu=0.07min, real=0.08min, mem=18.9M, fe_cpu=0.64min, fe_real=1.45min, fe_mem=820.9M) ***
[12/23 00:15:12     38s] #% Begin Load netlist data ... (date=12/23 00:15:12, mem=543.2M)
[12/23 00:15:12     38s] *** Begin netlist parsing (mem=820.9M) ***
[12/23 00:15:12     38s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
[12/23 00:15:12     38s] Type 'man IMPVL-159' for more detail.
[12/23 00:15:12     38s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
[12/23 00:15:12     38s] Type 'man IMPVL-159' for more detail.
[12/23 00:15:12     38s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
[12/23 00:15:12     38s] Type 'man IMPVL-159' for more detail.
[12/23 00:15:12     38s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
[12/23 00:15:12     38s] Type 'man IMPVL-159' for more detail.
[12/23 00:15:12     38s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
[12/23 00:15:12     38s] Type 'man IMPVL-159' for more detail.
[12/23 00:15:12     38s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
[12/23 00:15:12     38s] Type 'man IMPVL-159' for more detail.
[12/23 00:15:12     38s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
[12/23 00:15:12     38s] Type 'man IMPVL-159' for more detail.
[12/23 00:15:12     38s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
[12/23 00:15:12     38s] Type 'man IMPVL-159' for more detail.
[12/23 00:15:12     38s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
[12/23 00:15:12     38s] Type 'man IMPVL-159' for more detail.
[12/23 00:15:12     38s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
[12/23 00:15:12     38s] Type 'man IMPVL-159' for more detail.
[12/23 00:15:12     38s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
[12/23 00:15:12     38s] Type 'man IMPVL-159' for more detail.
[12/23 00:15:12     38s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
[12/23 00:15:12     38s] Type 'man IMPVL-159' for more detail.
[12/23 00:15:12     38s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
[12/23 00:15:12     38s] Type 'man IMPVL-159' for more detail.
[12/23 00:15:12     38s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
[12/23 00:15:12     38s] Type 'man IMPVL-159' for more detail.
[12/23 00:15:12     38s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
[12/23 00:15:12     38s] Type 'man IMPVL-159' for more detail.
[12/23 00:15:12     38s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
[12/23 00:15:12     38s] Type 'man IMPVL-159' for more detail.
[12/23 00:15:12     38s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[12/23 00:15:12     38s] Type 'man IMPVL-159' for more detail.
[12/23 00:15:12     38s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[12/23 00:15:12     38s] Type 'man IMPVL-159' for more detail.
[12/23 00:15:12     38s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[12/23 00:15:12     38s] Type 'man IMPVL-159' for more detail.
[12/23 00:15:12     38s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[12/23 00:15:12     38s] Type 'man IMPVL-159' for more detail.
[12/23 00:15:12     38s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/23 00:15:12     38s] To increase the message display limit, refer to the product command reference manual.
[12/23 00:15:12     38s] Created 391 new cells from 10 timing libraries.
[12/23 00:15:12     38s] Reading netlist ...
[12/23 00:15:12     38s] Backslashed names will retain backslash and a trailing blank character.
[12/23 00:15:12     38s] Reading verilog netlist '../syn/top_syn.v'
[12/23 00:15:12     39s] 
[12/23 00:15:12     39s] *** Memory Usage v#1 (Current mem = 828.859M, initial mem = 268.250M) ***
[12/23 00:15:12     39s] *** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=828.9M) ***
[12/23 00:15:12     39s] #% End Load netlist data ... (date=12/23 00:15:12, total cpu=0:00:00.4, real=0:00:00.0, peak res=564.2M, current mem=564.2M)
[12/23 00:15:12     39s] Set top cell to top.
[12/23 00:15:12     39s] Hooked 782 DB cells to tlib cells.
[12/23 00:15:12     39s] Ending "BindLib:" (total cpu=0:00:00.3, real=0:00:00.0, peak res=586.5M, current mem=586.5M)
[12/23 00:15:12     39s] Starting recursive module instantiation check.
[12/23 00:15:12     39s] No recursion found.
[12/23 00:15:12     39s] Building hierarchical netlist for Cell top ...
[12/23 00:15:13     39s] *** Netlist is unique.
[12/23 00:15:13     39s] Setting Std. cell height to 5040 DBU (smallest netlist inst).
[12/23 00:15:13     39s] ** info: there are 876 modules.
[12/23 00:15:13     39s] ** info: there are 23739 stdCell insts.
[12/23 00:15:13     39s] ** info: there are 6 macros.
[12/23 00:15:13     39s] 
[12/23 00:15:13     39s] *** Memory Usage v#1 (Current mem = 887.785M, initial mem = 268.250M) ***
[12/23 00:15:13     39s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/23 00:15:13     39s] Type 'man IMPFP-3961' for more detail.
[12/23 00:15:13     39s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/23 00:15:13     39s] Type 'man IMPFP-3961' for more detail.
[12/23 00:15:13     39s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/23 00:15:13     39s] Type 'man IMPFP-3961' for more detail.
[12/23 00:15:13     39s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/23 00:15:13     39s] Type 'man IMPFP-3961' for more detail.
[12/23 00:15:13     39s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/23 00:15:13     39s] Type 'man IMPFP-3961' for more detail.
[12/23 00:15:13     39s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/23 00:15:13     39s] Type 'man IMPFP-3961' for more detail.
[12/23 00:15:13     39s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/23 00:15:13     39s] Type 'man IMPFP-3961' for more detail.
[12/23 00:15:13     39s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/23 00:15:13     39s] Type 'man IMPFP-3961' for more detail.
[12/23 00:15:13     39s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[12/23 00:15:13     39s] Set Default Net Delay as 1000 ps.
[12/23 00:15:13     39s] Set Default Net Load as 0.5 pF. 
[12/23 00:15:13     39s] Set Default Input Pin Transition as 0.1 ps.
[12/23 00:15:13     40s] Extraction setup Started 
[12/23 00:15:13     40s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/23 00:15:13     40s] Reading Capacitance Table File /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/u18_Faraday.CapTbl ...
[12/23 00:15:13     40s] Cap table was created using Encounter 13.13-s017_1.
[12/23 00:15:13     40s] Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
[12/23 00:15:13     40s] Importing multi-corner RC tables ... 
[12/23 00:15:13     40s] Summary of Active RC-Corners : 
[12/23 00:15:13     40s]  
[12/23 00:15:13     40s]  Analysis View: AV_max
[12/23 00:15:13     40s]     RC-Corner Name        : RC
[12/23 00:15:13     40s]     RC-Corner Index       : 0
[12/23 00:15:13     40s]     RC-Corner Temperature : 25 Celsius
[12/23 00:15:13     40s]     RC-Corner Cap Table   : '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/u18_Faraday.CapTbl'
[12/23 00:15:13     40s]     RC-Corner PreRoute Res Factor         : 1
[12/23 00:15:13     40s]     RC-Corner PreRoute Cap Factor         : 1
[12/23 00:15:13     40s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/23 00:15:13     40s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/23 00:15:13     40s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/23 00:15:13     40s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/23 00:15:13     40s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/23 00:15:13     40s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/23 00:15:13     40s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/23 00:15:13     40s]  
[12/23 00:15:13     40s]  Analysis View: AV_typ
[12/23 00:15:13     40s]     RC-Corner Name        : RC
[12/23 00:15:13     40s]     RC-Corner Index       : 0
[12/23 00:15:13     40s]     RC-Corner Temperature : 25 Celsius
[12/23 00:15:13     40s]     RC-Corner Cap Table   : '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/u18_Faraday.CapTbl'
[12/23 00:15:13     40s]     RC-Corner PreRoute Res Factor         : 1
[12/23 00:15:13     40s]     RC-Corner PreRoute Cap Factor         : 1
[12/23 00:15:13     40s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/23 00:15:13     40s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/23 00:15:13     40s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/23 00:15:13     40s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/23 00:15:13     40s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/23 00:15:13     40s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/23 00:15:13     40s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/23 00:15:13     40s]  
[12/23 00:15:13     40s]  Analysis View: AV_min
[12/23 00:15:13     40s]     RC-Corner Name        : RC
[12/23 00:15:13     40s]     RC-Corner Index       : 0
[12/23 00:15:13     40s]     RC-Corner Temperature : 25 Celsius
[12/23 00:15:13     40s]     RC-Corner Cap Table   : '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/u18_Faraday.CapTbl'
[12/23 00:15:13     40s]     RC-Corner PreRoute Res Factor         : 1
[12/23 00:15:13     40s]     RC-Corner PreRoute Cap Factor         : 1
[12/23 00:15:13     40s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/23 00:15:13     40s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/23 00:15:13     40s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/23 00:15:13     40s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/23 00:15:13     40s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/23 00:15:13     40s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/23 00:15:13     40s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/23 00:15:13     40s] LayerId::1 widthSet size::4
[12/23 00:15:13     40s] LayerId::2 widthSet size::4
[12/23 00:15:13     40s] LayerId::3 widthSet size::4
[12/23 00:15:13     40s] LayerId::4 widthSet size::4
[12/23 00:15:13     40s] LayerId::5 widthSet size::4
[12/23 00:15:13     40s] LayerId::6 widthSet size::2
[12/23 00:15:13     40s] Updating RC grid for preRoute extraction ...
[12/23 00:15:13     40s] Initializing multi-corner capacitance tables ... 
[12/23 00:15:13     40s] Initializing multi-corner resistance tables ...
[12/23 00:15:13     40s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:15:13     40s] {RT RC 0 6 6 {5 0} 1}
[12/23 00:15:13     40s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[12/23 00:15:13     40s] *Info: initialize multi-corner CTS.
[12/23 00:15:13     40s] Reading lib_typ timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_tt1p8v25c.lib' ...
[12/23 00:15:15     41s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_tt1p8v25c.lib)
[12/23 00:15:15     41s] Read 382 cells in library 'fsa0m_a_generic_core_tt1p8v25c' 
[12/23 00:15:15     41s] Reading lib_typ timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_tt1p8v25c.lib' ...
[12/23 00:15:15     42s] Read 6 cells in library 'fsa0m_a_t33_generic_io_tt1p8v25c' 
[12/23 00:15:15     42s] Reading lib_typ timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/SRAM/SRAM_TC.lib' ...
[12/23 00:15:15     42s] Read 1 cells in library 'SRAM_TC' 
[12/23 00:15:15     42s] Reading lib_typ timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/data_array/data_array_TC.lib' ...
[12/23 00:15:15     42s] Read 1 cells in library 'data_array_TC' 
[12/23 00:15:15     42s] Reading lib_typ timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/tag_array/tag_array_TC.lib' ...
[12/23 00:15:15     42s] Read 1 cells in library 'tag_array_TC' 
[12/23 00:15:15     42s] Ending "SetAnalysisView" (total cpu=0:00:02.4, real=0:00:02.0, peak res=785.0M, current mem=620.5M)
[12/23 00:15:16     42s] Reading timing constraints file '../script/APR.sdc' ...
[12/23 00:15:16     42s] Current (total cpu=0:00:42.9, real=0:01:31, peak res=813.8M, current mem=813.8M)
[12/23 00:15:16     43s] **WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
[12/23 00:15:16     43s] Type 'man IMPCTE-290' for more detail.
[12/23 00:15:16     43s] **WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
[12/23 00:15:16     43s] Type 'man IMPCTE-290' for more detail.
[12/23 00:15:16     43s] **WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
[12/23 00:15:16     43s] Type 'man IMPCTE-290' for more detail.
[12/23 00:15:16     43s] **WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
[12/23 00:15:16     43s] Type 'man IMPCTE-290' for more detail.
[12/23 00:15:16     43s] **WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
[12/23 00:15:16     43s] Type 'man IMPCTE-290' for more detail.
[12/23 00:15:16     43s] **WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
[12/23 00:15:16     43s] Type 'man IMPCTE-290' for more detail.
[12/23 00:15:16     43s] **WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
[12/23 00:15:16     43s] Type 'man IMPCTE-290' for more detail.
[12/23 00:15:16     43s] **WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
[12/23 00:15:16     43s] Type 'man IMPCTE-290' for more detail.
[12/23 00:15:16     43s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../script/APR.sdc, Line 18).
[12/23 00:15:16     43s] 
[12/23 00:15:16     43s] INFO (CTE): Reading of timing constraints file ../script/APR.sdc completed, with 1 WARNING
[12/23 00:15:16     43s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=832.3M, current mem=832.3M)
[12/23 00:15:16     43s] Current (total cpu=0:00:43.1, real=0:01:31, peak res=832.3M, current mem=832.3M)
[12/23 00:15:16     43s] Creating Cell Server ...(0, 1, 1, 1)
[12/23 00:15:16     43s] Summary for sequential cells identification: 
[12/23 00:15:16     43s]   Identified SBFF number: 42
[12/23 00:15:16     43s]   Identified MBFF number: 0
[12/23 00:15:16     43s]   Identified SB Latch number: 0
[12/23 00:15:16     43s]   Identified MB Latch number: 0
[12/23 00:15:16     43s]   Not identified SBFF number: 10
[12/23 00:15:16     43s]   Not identified MBFF number: 0
[12/23 00:15:16     43s]   Not identified SB Latch number: 0
[12/23 00:15:16     43s]   Not identified MB Latch number: 0
[12/23 00:15:16     43s]   Number of sequential cells which are not FFs: 27
[12/23 00:15:16     43s] Total number of combinational cells: 290
[12/23 00:15:16     43s] Total number of sequential cells: 79
[12/23 00:15:16     43s] Total number of tristate cells: 13
[12/23 00:15:16     43s] Total number of level shifter cells: 0
[12/23 00:15:16     43s] Total number of power gating cells: 0
[12/23 00:15:16     43s] Total number of isolation cells: 0
[12/23 00:15:16     43s] Total number of power switch cells: 0
[12/23 00:15:16     43s] Total number of pulse generator cells: 0
[12/23 00:15:16     43s] Total number of always on buffers: 0
[12/23 00:15:16     43s] Total number of retention cells: 0
[12/23 00:15:16     43s] List of usable buffers: BUF1 BUF12CK BUF1S BUF1CK BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK
[12/23 00:15:16     43s] Total number of usable buffers: 14
[12/23 00:15:16     43s] List of unusable buffers:
[12/23 00:15:16     43s] Total number of unusable buffers: 0
[12/23 00:15:16     43s] List of usable inverters: INV1 INV12 INV12CK INV1CK INV1S INV2 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK
[12/23 00:15:16     43s] Total number of usable inverters: 15
[12/23 00:15:16     43s] List of unusable inverters:
[12/23 00:15:16     43s] Total number of unusable inverters: 0
[12/23 00:15:16     43s] List of identified usable delay cells: DELA DELC DELB
[12/23 00:15:16     43s] Total number of identified usable delay cells: 3
[12/23 00:15:16     43s] List of identified unusable delay cells:
[12/23 00:15:16     43s] Total number of identified unusable delay cells: 0
[12/23 00:15:16     43s] Creating Cell Server, finished. 
[12/23 00:15:16     43s] 
[12/23 00:15:16     43s] Deleting Cell Server ...
[12/23 00:15:16     43s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=854.1M, current mem=854.1M)
[12/23 00:15:16     43s] Creating Cell Server ...(0, 0, 0, 0)
[12/23 00:15:16     43s] Summary for sequential cells identification: 
[12/23 00:15:16     43s]   Identified SBFF number: 42
[12/23 00:15:16     43s]   Identified MBFF number: 0
[12/23 00:15:16     43s]   Identified SB Latch number: 0
[12/23 00:15:16     43s]   Identified MB Latch number: 0
[12/23 00:15:16     43s]   Not identified SBFF number: 10
[12/23 00:15:16     43s]   Not identified MBFF number: 0
[12/23 00:15:16     43s]   Not identified SB Latch number: 0
[12/23 00:15:16     43s]   Not identified MB Latch number: 0
[12/23 00:15:16     43s]   Number of sequential cells which are not FFs: 27
[12/23 00:15:16     43s]  Visiting view : AV_max
[12/23 00:15:16     43s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/23 00:15:16     43s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/23 00:15:16     43s]  Visiting view : AV_typ
[12/23 00:15:16     43s]    : PowerDomain = none : Weighted F : unweighted  = 32.70 (1.000) with rcCorner = 0
[12/23 00:15:16     43s]    : PowerDomain = none : Weighted F : unweighted  = 30.70 (1.000) with rcCorner = -1
[12/23 00:15:16     43s]  Visiting view : AV_min
[12/23 00:15:16     43s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[12/23 00:15:16     43s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[12/23 00:15:16     43s]  Setting StdDelay to 53.60
[12/23 00:15:16     43s] Creating Cell Server, finished. 
[12/23 00:15:16     43s] 
[12/23 00:15:16     43s] 
[12/23 00:15:16     43s] *** Summary of all messages that are not suppressed in this session:
[12/23 00:15:16     43s] Severity  ID               Count  Summary                                  
[12/23 00:15:16     43s] ERROR     IMPLF-40             3  Macro '%s' references a site '%s' that h...
[12/23 00:15:16     43s] WARNING   IMPLF-58           382  MACRO '%s' has been found in the databas...
[12/23 00:15:16     43s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/23 00:15:16     43s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/23 00:15:16     43s] WARNING   IMPLF-119            6  LAYER '%s' has been found in the databas...
[12/23 00:15:16     43s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[12/23 00:15:16     43s] WARNING   IMPVL-159          770  Pin '%s' of cell '%s' is defined in LEF ...
[12/23 00:15:16     43s] WARNING   IMPCTE-290           8  Could not locate cell %s in any library ...
[12/23 00:15:16     43s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[12/23 00:15:16     43s] WARNING   TECHLIB-302          3  No function defined for cell '%s'. The c...
[12/23 00:15:16     43s] *** Message Summary: 1180 warning(s), 3 error(s)
[12/23 00:15:16     43s] 
[12/23 00:15:40     47s] <CMD> saveIoFile -locations -temp ../pr/top.io
[12/23 00:15:40     47s] ** Writing IO pins constraint template file, all existing constraints are ignored.
[12/23 00:15:40     47s] Dumping FTerm of cell top to file
[12/23 00:15:48     49s] <CMD> loadIoFile ../pr/top.io
[12/23 00:15:48     49s] Reading IO assignment file "../pr/top.io" ...
[12/23 00:15:49     49s] <CMD> zoomBox -901.98900 -433.54100 3564.21100 3564.66100
[12/23 00:16:04     52s] <CMD> remove_assigns
[12/23 00:16:17     54s] <CMD> setDesignMode -process 180
[12/23 00:16:17     54s] ##  Process: 180           (User Set)               
[12/23 00:16:17     54s] ##     Node: (not set)                           
[12/23 00:16:17     54s] 
##  Check design process and node:  
##  Design tech node is not set.

[12/23 00:16:17     54s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[12/23 00:16:17     54s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[12/23 00:16:17     54s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[12/23 00:16:17     54s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[12/23 00:16:17     54s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[12/23 00:16:44     58s] <CMD> clearGlobalNets
[12/23 00:16:44     58s] <CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
[12/23 00:16:44     58s] <CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
[12/23 00:16:58     61s] <CMD> getIoFlowFlag
[12/23 00:17:19     64s] <CMD> setIoFlowFlag 0
[12/23 00:17:19     64s] <CMD> floorPlan -site core_5040 -r 1 0.7 35 35 35 35
[12/23 00:17:19     64s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/23 00:17:19     64s] Type 'man IMPFP-3961' for more detail.
[12/23 00:17:19     64s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/23 00:17:19     64s] Type 'man IMPFP-3961' for more detail.
[12/23 00:17:19     64s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/23 00:17:19     64s] Type 'man IMPFP-3961' for more detail.
[12/23 00:17:19     64s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/23 00:17:19     64s] Type 'man IMPFP-3961' for more detail.
[12/23 00:17:19     64s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/23 00:17:19     64s] Type 'man IMPFP-3961' for more detail.
[12/23 00:17:19     64s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/23 00:17:19     64s] Type 'man IMPFP-3961' for more detail.
[12/23 00:17:19     64s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/23 00:17:19     64s] Type 'man IMPFP-3961' for more detail.
[12/23 00:17:19     64s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/23 00:17:19     64s] Type 'man IMPFP-3961' for more detail.
[12/23 00:17:19     64s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[12/23 00:17:19     64s] <CMD> uiSetTool select
[12/23 00:17:19     64s] <CMD> getIoFlowFlag
[12/23 00:17:19     64s] <CMD> fit
[12/23 00:17:33     67s] <CMD> ::mp::clearAllSeed
[12/23 00:17:33     67s] <CMD> setPlanDesignMode -effort high -incremental false -boundaryPlace true -fixPlacedMacros false -noColorize false
[12/23 00:17:33     67s] <CMD> planDesign
[12/23 00:17:33     67s] **WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
[12/23 00:17:33     67s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1161.2M
[12/23 00:17:33     67s] Deleted 0 physical inst  (cell - / prefix -).
[12/23 00:17:33     67s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1161.2M
[12/23 00:17:33     67s] ***** New seed flow = 1. *****  
[12/23 00:17:33     67s] Auto Seed: CPU_wrapper
[12/23 00:17:33     67s] Auto Seed: IM1
[12/23 00:17:33     67s] Auto Seed: DM1
[12/23 00:17:33     67s] Auto Macro Seed: DM1
[12/23 00:17:33     67s] Auto Macro Seed: IM1
[12/23 00:17:33     67s] Ignore PD Guides: numIgnoredGuide = 0 
[12/23 00:17:33     67s] INFO: #ExclusiveGroups=0
[12/23 00:17:33     67s] INFO: There are no Exclusive Groups.
[12/23 00:17:33     67s] Extracting standard cell pins and blockage ...... 
[12/23 00:17:33     67s] Pin and blockage extraction finished
[12/23 00:17:33     67s] Extracting macro/IO cell pins and blockage ...... 
[12/23 00:17:33     67s] Pin and blockage extraction finished
[12/23 00:17:33     67s] *** Starting "NanoPlace(TM) placement v#2 (mem=1162.2M)" ...
[12/23 00:17:33     67s] Wait...
[12/23 00:17:50     84s] *** Build Buffered Sizing Timing Model
[12/23 00:17:50     84s] (cpu=0:00:16.8 mem=1251.6M) ***
[12/23 00:17:50     84s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[12/23 00:17:50     84s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[12/23 00:17:50     84s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[12/23 00:17:50     84s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[12/23 00:17:51     85s] *** Build Virtual Sizing Timing Model
[12/23 00:17:51     85s] (cpu=0:00:17.7 mem=1266.6M) ***
[12/23 00:17:51     85s] No user-set net weight.
[12/23 00:17:51     85s] Net fanout histogram:
[12/23 00:17:51     85s] 2		: 13527 (57.3%) nets
[12/23 00:17:51     85s] 3		: 5325 (22.6%) nets
[12/23 00:17:51     85s] 4     -	14	: 4550 (19.3%) nets
[12/23 00:17:51     85s] 15    -	39	: 168 (0.7%) nets
[12/23 00:17:51     85s] 40    -	79	: 15 (0.1%) nets
[12/23 00:17:51     85s] 80    -	159	: 5 (0.0%) nets
[12/23 00:17:51     85s] 160   -	319	: 0 (0.0%) nets
[12/23 00:17:51     85s] 320   -	639	: 0 (0.0%) nets
[12/23 00:17:51     85s] 640   -	1279	: 0 (0.0%) nets
[12/23 00:17:51     85s] 1280  -	2559	: 0 (0.0%) nets
[12/23 00:17:51     85s] 2560  -	5119	: 1 (0.0%) nets
[12/23 00:17:51     85s] 5120+		: 0 (0.0%) nets
[12/23 00:17:51     85s] no activity file in design. spp won't run.
[12/23 00:17:51     85s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/23 00:17:51     85s] #spOpts: N=180 
[12/23 00:17:51     85s] #std cell=23739 (0 fixed + 23739 movable) #buf cell=3786 #inv cell=2380 #block=6 (6 floating + 0 preplaced)
[12/23 00:17:51     85s] #ioInst=0 #net=23591 #term=86013 #term/net=3.65, #fixedIo=167, #floatIo=0, #fixedPin=0, #floatPin=167
[12/23 00:17:51     85s] stdCell: 23739 single + 0 double + 0 multi
[12/23 00:17:51     85s] Total standard cell length = 116.7782 (mm), area = 0.5886 (mm^2)
[12/23 00:17:51     85s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1277.6M
[12/23 00:17:51     85s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1277.6M
[12/23 00:17:51     85s] Core basic site is core_5040
[12/23 00:17:51     85s] Use non-trimmed site array because memory saving is not enough.
[12/23 00:17:51     85s] SiteArray: non-trimmed site array dimensions = 613 x 4986
[12/23 00:17:51     85s] SiteArray: use 12,554,240 bytes
[12/23 00:17:51     85s] SiteArray: current memory after site array memory allocation 1321.6M
[12/23 00:17:51     85s] SiteArray: FP blocked sites are writable
[12/23 00:17:51     85s] Estimated cell power/ground rail width = 0.630 um
[12/23 00:17:51     85s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/23 00:17:51     85s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1321.6M
[12/23 00:17:51     85s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1321.6M
[12/23 00:17:51     85s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.115, MEM:1321.6M
[12/23 00:17:51     85s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.210, REAL:0.204, MEM:1321.6M
[12/23 00:17:51     85s] OPERPROF: Starting pre-place ADS at level 1, MEM:1321.6M
[12/23 00:17:51     86s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1322.6M
[12/23 00:17:51     86s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1322.6M
[12/23 00:17:51     86s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.001, MEM:1323.6M
[12/23 00:17:51     86s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1323.6M
[12/23 00:17:51     86s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1323.6M
[12/23 00:17:51     86s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.002, MEM:1323.6M
[12/23 00:17:51     86s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1323.6M
[12/23 00:17:51     86s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.001, MEM:1323.6M
[12/23 00:17:51     86s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.003, MEM:1323.6M
[12/23 00:17:51     86s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.007, MEM:1323.6M
[12/23 00:17:52     86s] ADSU 0.062 -> 0.062. GS 40.320
[12/23 00:17:52     86s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.330, REAL:0.332, MEM:1323.6M
[12/23 00:17:52     86s] Average module density = 0.696.
[12/23 00:17:52     86s] Density for the design = 0.696.
[12/23 00:17:52     86s]        = (stdcell_area 188352 sites (588562 um^2) + block_area 1939023 sites (6059060 um^2)) / alloc_area 3056418 sites (9550695 um^2).
[12/23 00:17:52     86s] Pin Density = 0.02814.
[12/23 00:17:52     86s]             = total # of pins 86013 / total area 3056418.
[12/23 00:17:52     86s] OPERPROF: Starting spMPad at level 1, MEM:1323.6M
[12/23 00:17:52     86s] OPERPROF:   Starting spContextMPad at level 2, MEM:1323.6M
[12/23 00:17:52     86s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1323.6M
[12/23 00:17:52     86s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.003, MEM:1323.6M
[12/23 00:17:52     86s] Initial padding reaches pin density 0.163 for top
[12/23 00:17:52     86s] InitPadU 0.696 -> 0.823 for top
[12/23 00:17:52     86s] Fence Initialization: numPrefixFence = 0,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
[12/23 00:17:52     86s] Identified 5 spare or floating instances, with no clusters.
[12/23 00:17:52     86s] === lastAutoLevel = 10 
[12/23 00:17:52     86s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1323.6M
[12/23 00:17:52     86s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.090, REAL:0.091, MEM:1325.6M
[12/23 00:17:52     86s] OPERPROF: Starting spInitNetWt at level 1, MEM:1325.6M
[12/23 00:17:52     86s] 0 delay mode for cte enabled initNetWt.
[12/23 00:17:52     86s] no activity file in design. spp won't run.
[12/23 00:17:52     86s] [spp] 0
[12/23 00:17:52     86s] [adp] 0:1:1:3
[12/23 00:17:52     86s] 0 delay mode for cte disabled initNetWt.
[12/23 00:17:52     86s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.140, REAL:0.131, MEM:1327.6M
[12/23 00:17:52     86s] OPERPROF: Starting npMain at level 1, MEM:1327.6M
[12/23 00:17:55     88s] Iteration  1: Total net bbox = 2.264e+06 (6.78e+05 1.59e+06)
[12/23 00:17:55     88s]               Est.  stn bbox = 2.360e+06 (7.06e+05 1.65e+06)
[12/23 00:17:55     88s]               cpu = 0:00:01.6 real = 0:00:02.0 mem = 1438.7M
[12/23 00:17:55     88s] OPERPROF: Finished npMain at level 1, CPU:1.810, REAL:2.811, MEM:1425.7M
[12/23 00:17:55     88s] User specified -module_cluster_mode =  0 
[12/23 00:17:55     88s] OPERPROF: Starting npMain at level 1, MEM:1425.7M
[12/23 00:17:56     89s] Iteration  2: Total net bbox = 2.264e+06 (6.78e+05 1.59e+06)
[12/23 00:17:56     89s]               Est.  stn bbox = 2.360e+06 (7.06e+05 1.65e+06)
[12/23 00:17:56     89s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1439.7M
[12/23 00:17:56     89s] Iteration  3: Total net bbox = 1.999e+06 (7.59e+05 1.24e+06)
[12/23 00:17:56     89s]               Est.  stn bbox = 2.102e+06 (8.02e+05 1.30e+06)
[12/23 00:17:56     89s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1479.4M
[12/23 00:17:56     89s] OPERPROF: Finished npMain at level 1, CPU:0.850, REAL:0.856, MEM:1479.4M
[12/23 00:17:56     89s] OPERPROF: Starting npMain at level 1, MEM:1479.4M
[12/23 00:17:57     90s] exp_mt_sequential is set from setPlaceMode option to 1
[12/23 00:17:57     90s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/23 00:17:57     90s] place_exp_mt_interval set to default 32
[12/23 00:17:57     90s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/23 00:18:01     94s] Iteration  4: Total net bbox = 1.547e+06 (6.72e+05 8.75e+05)
[12/23 00:18:01     94s]               Est.  stn bbox = 1.697e+06 (7.31e+05 9.67e+05)
[12/23 00:18:01     94s]               cpu = 0:00:04.2 real = 0:00:04.0 mem = 1459.4M
[12/23 00:18:01     94s] OPERPROF: Finished npMain at level 1, CPU:4.860, REAL:4.858, MEM:1459.4M
[12/23 00:18:01     94s] OPERPROF: Starting npMain at level 1, MEM:1459.4M
[12/23 00:18:07    100s] Iteration  5: Total net bbox = 1.618e+06 (8.40e+05 7.78e+05)
[12/23 00:18:07    100s]               Est.  stn bbox = 1.784e+06 (9.21e+05 8.63e+05)
[12/23 00:18:07    100s]               cpu = 0:00:05.1 real = 0:00:05.0 mem = 1459.5M
[12/23 00:18:07    100s] OPERPROF: Finished npMain at level 1, CPU:5.760, REAL:5.742, MEM:1459.5M
[12/23 00:18:23    116s] nrCritNet: 2.00% ( 471 / 23591 ) cutoffSlk: -299.6ps stdDelay: 53.6ps
[12/23 00:18:23    117s] Iteration  6: Total net bbox = 1.669e+06 (8.81e+05 7.88e+05)
[12/23 00:18:23    117s]               Est.  stn bbox = 1.835e+06 (9.63e+05 8.73e+05)
[12/23 00:18:23    117s]               cpu = 0:00:30.1 real = 0:00:31.0 mem = 1476.1M
[12/23 00:18:23    117s] OPERPROF: Starting npMain at level 1, MEM:1476.1M
[12/23 00:18:25    118s] OPERPROF: Finished npMain at level 1, CPU:1.520, REAL:1.519, MEM:1510.9M
[12/23 00:18:25    118s] Iteration  7: Total net bbox = 2.385e+06 (1.22e+06 1.16e+06)
[12/23 00:18:25    118s]               Est.  stn bbox = 2.597e+06 (1.33e+06 1.27e+06)
[12/23 00:18:25    118s]               cpu = 0:00:01.6 real = 0:00:02.0 mem = 1510.9M
[12/23 00:18:42    135s] nrCritNet: 1.98% ( 468 / 23591 ) cutoffSlk: -683.3ps stdDelay: 53.6ps
[12/23 00:18:42    136s] Iteration  8: Total net bbox = 2.385e+06 (1.22e+06 1.16e+06)
[12/23 00:18:42    136s]               Est.  stn bbox = 2.597e+06 (1.33e+06 1.27e+06)
[12/23 00:18:42    136s]               cpu = 0:00:17.3 real = 0:00:17.0 mem = 1510.9M
[12/23 00:18:42    136s] OPERPROF: Starting npMain at level 1, MEM:1510.9M
[12/23 00:18:44    137s] OPERPROF: Finished npMain at level 1, CPU:1.500, REAL:1.518, MEM:1510.9M
[12/23 00:18:44    137s] Iteration  9: Total net bbox = 2.462e+06 (1.28e+06 1.18e+06)
[12/23 00:18:44    137s]               Est.  stn bbox = 2.678e+06 (1.39e+06 1.29e+06)
[12/23 00:18:44    137s]               cpu = 0:00:01.6 real = 0:00:02.0 mem = 1510.9M
[12/23 00:18:44    137s]  RelinkConst: Total constraint = 3, Relinked 3 constraints . 
[12/23 00:18:44    137s] User specified -fenceSpacing =  -1.0000 
[12/23 00:18:44    137s] User specified fence spacing: -1.0000 um
[12/23 00:18:44    137s] *** The nonConstraint instance area ratio is 0.665283 
[12/23 00:18:44    137s] *** The prefixed-fenceArea/coreBoxArea is 0.000000, The auto-ConstraintArea/coreBoxArea is 0.871040 
[12/23 00:18:44    137s] *** Total utilization of core box is 1.536323 
[12/23 00:18:44    137s] Start Auto fence creation, hasNoConInst = 1  .
[12/23 00:18:44    137s] 
[12/23 00:18:44    137s] ================== Start Auto-Fence Creation ==================
[12/23 00:18:44    137s] User define fence spacing: -1.0000 um
[12/23 00:18:44    137s] Number of Movable Guide      : 0
[12/23 00:18:44    137s] Number of Movable Region     : 0
[12/23 00:18:44    137s] Number of Movable Fence      : 0
[12/23 00:18:44    137s] Number of Movable Soft Guide : 0
[12/23 00:18:44    137s] Total Movable Objects        : 0 (non-group: 0, group: 0)
[12/23 00:18:44    137s] Total Prefixed Objects       : 0
[12/23 00:18:44    137s] Total Partition Cut Objects  : 0
[12/23 00:18:44    137s] 
[12/23 00:18:44    137s] 
[12/23 00:18:44    137s] 
[12/23 00:18:44    137s] Number of Nested Objects    : 0
[12/23 00:18:44    137s] Number of Non-Nested Objects: 0
[12/23 00:18:44    137s] Number of Nested Sets       : 0
[12/23 00:18:44    137s] Number of Master&Clone Pairs: 0
[12/23 00:18:44    137s] 
[12/23 00:18:44    137s] Fence Spacing: 2.0000 um
[12/23 00:18:44    137s] Snap Spacing: X(0.6200 um), Y(5.0400 um)
[12/23 00:18:44    137s] Fence2Core Spaceing: 0.0000 um
[12/23 00:18:44    137s] 
[12/23 00:18:44    137s] ==== Design Information ====
[12/23 00:18:44    137s] Core site: (35340, 35280) - (3126660, 3124800)
[12/23 00:18:44    137s] Design Whitespace% : 100.00%
[12/23 00:18:44    137s] Maximum Logical Level: 0
[12/23 00:18:44    137s] Has Non-constraint Instance: 1
[12/23 00:18:44    137s] Allow Disjoint Whitespace: 0
[12/23 00:18:44    137s] 
[12/23 00:18:44    137s] ==To Place Non-Nested Objects==
[12/23 00:18:44    137s] Targets: 
[12/23 00:18:44    137s] Number of Total Targets: 0
[12/23 00:18:44    137s] 
[12/23 00:18:44    137s] ================== Finished Auto-Fence Creation ===============
[12/23 00:18:44    137s] *** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 1510.9M, mem_delta = 0.0M) ***
[12/23 00:18:44    137s] End Auto fence creation 1.
[12/23 00:18:44    137s] New Seed Flow: add CPU_wrapper as hinst seed
[12/23 00:18:44    137s] New Seed Flow: add IM1 as hinst seed
[12/23 00:18:44    137s] New Seed Flow: add DM1 as hinst seed
[12/23 00:18:44    137s] MacroPlacer: Options: -pathConnWeight 1.000000 -bp 6 
[12/23 00:18:44    137s] MacroPlacer: Reading Data for Block Placer
[12/23 00:18:44    137s] MacroPlacer: total number of seeds contain macros: 3
[12/23 00:18:44    137s] MacroPlacer: total number of seeds:                3
[12/23 00:18:44    137s] MacroPlacer: total number of macros:               6
[12/23 00:18:44    137s] MacroPlacer: total number of clusters:             4
[12/23 00:18:44    137s] MacroPlacer: total number of ios:                  167
[12/23 00:18:44    137s] MacroPlacer: total number of nets:                 819
[12/23 00:18:44    137s] MacroPlacer: total number of keepouts:             0
[12/23 00:18:44    137s] MacroPlacer: total number of fences:               0
[12/23 00:18:44    137s] MacroPlacer: total number of fixed macros:         0
[12/23 00:18:44    137s] MacroPlacer:            805 2-pins nets
[12/23 00:18:44    137s] MacroPlacer:             13 3-pins nets
[12/23 00:18:44    137s] MacroPlacer:              1 4-pins nets
[12/23 00:18:44    137s] MacroPlacer:              0 5-pins nets
[12/23 00:18:44    137s] MacroPlacer: Merging nets.
[12/23 00:18:44    137s] MacroPlacer: total number of merged nets: 28
[12/23 00:18:44    137s] -maxRouteLayer is specified which turned on auto macro spacing estimation.
[12/23 00:18:44    137s] Macro spacing is determined by auto spacing estimation, ..., see documentation for details.
[12/23 00:18:44    137s] MacroPlacer: Finished data reading for Block Placer
[12/23 00:18:45    138s] ... in Multi-Level Module Mode...
[12/23 00:18:45    138s] Start generating contour.
[12/23 00:18:45    138s] Completed data preparation.
[12/23 00:18:45    138s] 
[12/23 00:18:45    138s] ================== Start to Place This Module ===============
[12/23 00:18:45    138s] 
[12/23 00:18:45    138s] ==== Design Information ====
[12/23 00:18:45    138s] Core site: (35340, 35280) - (3126660, 3124800)
[12/23 00:18:45    138s] Num of Blocks 6 (M: 6, F: 0, O: 0)
[12/23 00:18:45    138s] ...
[12/23 00:18:45    138s] Calling Macro Packer
[12/23 00:18:45    138s] ...
[12/23 00:18:45    138s] 	 Packing whole design.
[12/23 00:18:45    138s] 
[12/23 00:18:45    138s] == Macro Placement Stage 0 (5)==
[12/23 00:18:45    138s] 
[12/23 00:18:45    138s] == Macro Placement Stage 0 (2)==
[12/23 00:18:45    138s] 
[12/23 00:18:45    138s] == Macro Placement Stage 1 (2)==
[12/23 00:18:45    138s] 
[12/23 00:18:45    138s] == Macro Placement Stage 1 (1)==
[12/23 00:18:45    138s] 
[12/23 00:18:45    138s] == Macro Placement Stage 2 (1)==
[12/23 00:18:45    138s] 
[12/23 00:18:45    138s] ---Succeed on placing blocks!
[12/23 00:18:45    138s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1510.9M, mem_delta = 0.0M) ***
[12/23 00:18:45    138s] Num of placed blocks:   6 / 6
[12/23 00:18:45    138s] Num of unplaced blocks: 0
[12/23 00:18:45    138s] 
[12/23 00:18:45    138s] ================== Done Placing This Module ===============
[12/23 00:18:45    138s] Placing Macro with -bp mode 6.
[12/23 00:18:45    138s] *** Done refineMacro, (cpu = 0:00:00.9, mem = 1510.9M, mem_delta = 0.0M) ***
[12/23 00:18:45    138s] $$$$ RefineAll Successacros
[12/23 00:18:45    138s] Iteration 10: Total net bbox = 3.556e+06 (1.92e+06 1.64e+06)
[12/23 00:18:45    138s]               Est.  stn bbox = 3.784e+06 (2.04e+06 1.75e+06)
[12/23 00:18:45    138s]               cpu = 0:00:52.0 real = 0:00:53.0 mem = 1510.9M
[12/23 00:18:45    138s] *** cost = 3.556e+06 (1.92e+06 1.64e+06) (cpu for global=0:00:52.0) real=464368:18:45***
[12/23 00:18:45    138s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1510.9M
[12/23 00:18:45    138s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.003, MEM:1510.9M
[12/23 00:18:45    138s] Solver runtime cpu: 0:00:10.5 real: 0:00:10.5
[12/23 00:18:45    138s] Core Placement runtime cpu: 0:00:16.3 real: 0:00:19.0
[12/23 00:18:45    138s] *** Free Virtual Timing Model ...(mem=1510.9M)
[12/23 00:18:46    139s] checkFence: found no fence violation.
[12/23 00:18:46    139s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/23 00:18:46    139s] Checking routing tracks.....
[12/23 00:18:46    139s] Checking other grids.....
[12/23 00:18:46    139s] Checking FINFET Grid is on Manufacture Grid.....
[12/23 00:18:46    139s] Checking core/die box is on Grid.....
[12/23 00:18:46    139s] Checking snap rule ......
[12/23 00:18:46    139s] Checking Row is on grid......
[12/23 00:18:46    139s] Checking AreaIO row.....
[12/23 00:18:46    139s] Checking row out of die ...
[12/23 00:18:46    139s] Checking routing blockage.....
[12/23 00:18:46    139s] Checking components.....
[12/23 00:18:46    139s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/23 00:18:46    139s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:18:46    139s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:18:46    139s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/23 00:18:46    139s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:18:46    139s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:18:46    139s] **WARN: (IMPFP-10013):	Halo should be created around block IM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:18:46    139s] **WARN: (IMPFP-10013):	Halo should be created around block DM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:18:46    139s] Checking IO Pads out of die...
[12/23 00:18:46    139s] Checking constraints (guide/region/fence).....
[12/23 00:18:46    139s] Checking groups.....
[12/23 00:18:46    139s] 
[12/23 00:18:46    139s] Checking Preroutes.....
[12/23 00:18:46    139s] No. of regular pre-routes not on tracks : 0 
[12/23 00:18:46    139s] 
[12/23 00:18:46    139s] Reporting Utilizations.....
[12/23 00:18:46    139s] 
[12/23 00:18:46    139s] Core utilization  = 69.603547
[12/23 00:18:46    139s] Effective Utilizations
[12/23 00:18:46    139s] #spOpts: N=180 
[12/23 00:18:46    139s] All LLGs are deleted
[12/23 00:18:46    139s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1496.3M
[12/23 00:18:46    139s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1496.3M
[12/23 00:18:46    139s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1496.3M
[12/23 00:18:46    139s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1496.3M
[12/23 00:18:46    139s] Core basic site is core_5040
[12/23 00:18:46    139s] Fast DP-INIT is on for default
[12/23 00:18:46    139s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/23 00:18:46    139s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.087, MEM:1512.3M
[12/23 00:18:46    139s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.110, MEM:1512.3M
[12/23 00:18:46    139s] Average module density = 0.696.
[12/23 00:18:46    139s] Density for the design = 0.696.
[12/23 00:18:46    139s]        = (stdcell_area 188352 sites (588562 um^2) + block_area 1939023 sites (6059060 um^2)) / alloc_area 3056418 sites (9550695 um^2).
[12/23 00:18:46    139s] Pin Density = 0.02844.
[12/23 00:18:46    139s]             = total # of pins 86914 / total area 3056418.
[12/23 00:18:46    139s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1512.3M
[12/23 00:18:46    139s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1512.3M
[12/23 00:18:46    139s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/23 00:18:46    139s] 
[12/23 00:18:46    139s] *** Summary of all messages that are not suppressed in this session:
[12/23 00:18:46    139s] Severity  ID               Count  Summary                                  
[12/23 00:18:46    139s] WARNING   IMPFP-10013          8  Halo should be created around block %s a...
[12/23 00:18:46    139s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[12/23 00:18:46    139s] *** Message Summary: 12 warning(s), 0 error(s)
[12/23 00:18:46    139s] 
[12/23 00:19:05    142s] <CMD> uiSetTool move
[12/23 00:19:06    142s] <CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
[12/23 00:19:07    142s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 896.284 2390.327 1288.124 2547.127
[12/23 00:19:08    143s] <CMD> deselectAll
[12/23 00:19:08    143s] <CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
[12/23 00:19:08    143s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 735.567 2691.721 1127.407 2848.521
[12/23 00:19:09    143s] <CMD> deselectAll
[12/23 00:19:09    143s] <CMD> selectInst IM1/i_SRAM
[12/23 00:19:13    144s] <CMD> setObjFPlanBox Instance IM1/i_SRAM 1195.67 1723.153 3115.81 3114.753
[12/23 00:19:14    144s] <CMD> deselectAll
[12/23 00:19:14    144s] <CMD> selectInst DM1/i_SRAM
[12/23 00:19:17    144s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 1192.93 45.336 3113.07 1436.936
[12/23 00:19:20    145s] <CMD> deselectAll
[12/23 00:19:20    145s] <CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
[12/23 00:19:21    145s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 683.319 1256.993 840.119 3144.893
[12/23 00:19:22    145s] <CMD> deselectAll
[12/23 00:19:22    145s] <CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
[12/23 00:19:24    146s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 72.502 345.863 464.342 502.663
[12/23 00:19:26    146s] <CMD> deselectAll
[12/23 00:19:26    146s] <CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
[12/23 00:19:29    147s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 688.343 1236.897 845.143 3124.797
[12/23 00:19:33    148s] <CMD> deselectAll
[12/23 00:19:33    148s] <CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
[12/23 00:19:35    148s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 569.769 39.449 961.609 196.249
[12/23 00:19:36    148s] <CMD> deselectAll
[12/23 00:19:36    148s] <CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
[12/23 00:19:39    149s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 47.384 39.442 439.224 196.242
[12/23 00:19:43    150s] <CMD> deselectAll
[12/23 00:19:43    150s] <CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
[12/23 00:19:44    150s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 620.003 39.45 1011.843 196.25
[12/23 00:19:50    151s] <CMD> uiSetTool select
[12/23 00:20:05    154s] <CMD> ::mp::clearAllSeed
[12/23 00:20:06    154s] <CMD> setPlanDesignMode -effort high -incremental true -boundaryPlace true -fixPlacedMacros false -noColorize false
[12/23 00:20:06    154s] <CMD> planDesign
[12/23 00:20:06    154s] **WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
[12/23 00:20:06    154s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1322.3M
[12/23 00:20:06    154s] Deleted 0 physical inst  (cell - / prefix -).
[12/23 00:20:06    154s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.010, REAL:0.003, MEM:1322.3M
[12/23 00:20:06    154s] ***** New seed flow = 1. *****  
[12/23 00:20:06    154s] Ignore PD Guides: numIgnoredGuide = 0 
[12/23 00:20:06    154s] INFO: #ExclusiveGroups=0
[12/23 00:20:06    154s] INFO: There are no Exclusive Groups.
[12/23 00:20:06    154s] *** Starting "NanoPlace(TM) placement v#2 (mem=1322.3M)" ...
[12/23 00:20:23    172s] *** Build Buffered Sizing Timing Model
[12/23 00:20:23    172s] (cpu=0:00:17.3 mem=1322.3M) ***
[12/23 00:20:23    172s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[12/23 00:20:23    172s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[12/23 00:20:23    172s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[12/23 00:20:23    172s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[12/23 00:20:24    173s] *** Build Virtual Sizing Timing Model
[12/23 00:20:24    173s] (cpu=0:00:18.2 mem=1322.3M) ***
[12/23 00:20:24    173s] No user-set net weight.
[12/23 00:20:24    173s] Net fanout histogram:
[12/23 00:20:24    173s] 2		: 13527 (57.3%) nets
[12/23 00:20:24    173s] 3		: 5325 (22.6%) nets
[12/23 00:20:24    173s] 4     -	14	: 4550 (19.3%) nets
[12/23 00:20:24    173s] 15    -	39	: 168 (0.7%) nets
[12/23 00:20:24    173s] 40    -	79	: 15 (0.1%) nets
[12/23 00:20:24    173s] 80    -	159	: 5 (0.0%) nets
[12/23 00:20:24    173s] 160   -	319	: 0 (0.0%) nets
[12/23 00:20:24    173s] 320   -	639	: 0 (0.0%) nets
[12/23 00:20:24    173s] 640   -	1279	: 0 (0.0%) nets
[12/23 00:20:24    173s] 1280  -	2559	: 0 (0.0%) nets
[12/23 00:20:24    173s] 2560  -	5119	: 1 (0.0%) nets
[12/23 00:20:24    173s] 5120+		: 0 (0.0%) nets
[12/23 00:20:24    173s] no activity file in design. spp won't run.
[12/23 00:20:24    173s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/23 00:20:24    173s] #spOpts: N=180 
[12/23 00:20:24    173s] All LLGs are deleted
[12/23 00:20:24    173s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1329.3M
[12/23 00:20:24    173s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1329.3M
[12/23 00:20:24    173s] #std cell=23739 (0 fixed + 23739 movable) #buf cell=3786 #inv cell=2380 #block=6 (1 floating + 5 preplaced)
[12/23 00:20:24    173s] #ioInst=0 #net=23591 #term=86013 #term/net=3.65, #fixedIo=167, #floatIo=0, #fixedPin=0, #floatPin=167
[12/23 00:20:24    173s] stdCell: 23739 single + 0 double + 0 multi
[12/23 00:20:24    173s] Total standard cell length = 116.7782 (mm), area = 0.5886 (mm^2)
[12/23 00:20:24    173s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1330.3M
[12/23 00:20:24    173s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1330.3M
[12/23 00:20:24    173s] Core basic site is core_5040
[12/23 00:20:24    173s] SiteArray: non-trimmed site array dimensions = 613 x 4986
[12/23 00:20:24    173s] SiteArray: use 12,554,240 bytes
[12/23 00:20:24    173s] SiteArray: current memory after site array memory allocation 1331.3M
[12/23 00:20:24    173s] SiteArray: FP blocked sites are writable
[12/23 00:20:24    173s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/23 00:20:24    173s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1331.3M
[12/23 00:20:24    173s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1331.3M
[12/23 00:20:24    173s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.130, REAL:0.099, MEM:1331.3M
[12/23 00:20:25    174s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.880, REAL:0.856, MEM:1331.3M
[12/23 00:20:25    174s] OPERPROF: Starting pre-place ADS at level 1, MEM:1331.3M
[12/23 00:20:25    174s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1331.3M
[12/23 00:20:25    174s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1331.3M
[12/23 00:20:25    174s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.001, MEM:1332.3M
[12/23 00:20:25    174s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1332.3M
[12/23 00:20:25    174s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1332.3M
[12/23 00:20:25    174s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.008, MEM:1333.3M
[12/23 00:20:25    174s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1333.3M
[12/23 00:20:25    174s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.010, REAL:0.004, MEM:1333.3M
[12/23 00:20:25    174s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.013, MEM:1333.3M
[12/23 00:20:25    174s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.016, MEM:1333.3M
[12/23 00:20:25    174s] ADSU 0.159 -> 0.163. GS 40.320
[12/23 00:20:25    174s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.270, REAL:0.268, MEM:1333.3M
[12/23 00:20:25    174s] Average module density = 0.246.
[12/23 00:20:25    174s] Density for the design = 0.246.
[12/23 00:20:25    174s]        = (stdcell_area 188352 sites (588562 um^2) + block_area 94733 sites (296023 um^2)) / alloc_area 1152547 sites (3601480 um^2).
[12/23 00:20:25    174s] Pin Density = 0.02814.
[12/23 00:20:25    174s]             = total # of pins 86013 / total area 3056418.
[12/23 00:20:25    174s] OPERPROF: Starting spMPad at level 1, MEM:1333.3M
[12/23 00:20:25    174s] OPERPROF:   Starting spContextMPad at level 2, MEM:1333.3M
[12/23 00:20:25    174s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.010, REAL:0.000, MEM:1333.3M
[12/23 00:20:25    174s] OPERPROF: Finished spMPad at level 1, CPU:0.010, REAL:0.003, MEM:1333.3M
[12/23 00:20:25    174s] Initial padding reaches pin density 0.377 for top
[12/23 00:20:25    174s] InitPadU 0.246 -> 0.366 for top
[12/23 00:20:25    174s] Identified 5 spare or floating instances, with no clusters.
[12/23 00:20:25    174s] === lastAutoLevel = 10 
[12/23 00:20:25    174s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1333.3M
[12/23 00:20:26    174s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.090, REAL:0.085, MEM:1340.3M
[12/23 00:20:26    174s] OPERPROF: Starting spInitNetWt at level 1, MEM:1340.3M
[12/23 00:20:26    174s] 0 delay mode for cte enabled initNetWt.
[12/23 00:20:26    174s] no activity file in design. spp won't run.
[12/23 00:20:26    174s] [spp] 0
[12/23 00:20:26    174s] [adp] 0:1:1:3
[12/23 00:20:26    175s] 0 delay mode for cte disabled initNetWt.
[12/23 00:20:26    175s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.200, REAL:0.192, MEM:1340.3M
[12/23 00:20:26    175s] User specified -module_cluster_mode =  0 
[12/23 00:20:26    175s] OPERPROF: Starting npMain at level 1, MEM:1340.3M
[12/23 00:20:26    175s] OPERPROF: Finished npMain at level 1, CPU:0.500, REAL:0.503, MEM:1444.4M
[12/23 00:20:26    175s] Iteration  7: Total net bbox = 6.493e+07 (3.26e+07 3.24e+07)
[12/23 00:20:26    175s]               Est.  stn bbox = 7.069e+07 (3.54e+07 3.53e+07)
[12/23 00:20:26    175s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1444.4M
[12/23 00:20:44    192s] nrCritNet: 1.98% ( 467 / 23591 ) cutoffSlk: -20341.8ps stdDelay: 53.6ps
[12/23 00:20:44    193s] Iteration  8: Total net bbox = 6.493e+07 (3.26e+07 3.24e+07)
[12/23 00:20:44    193s]               Est.  stn bbox = 7.069e+07 (3.54e+07 3.53e+07)
[12/23 00:20:44    193s]               cpu = 0:00:17.3 real = 0:00:18.0 mem = 1459.1M
[12/23 00:20:44    193s] OPERPROF: Starting npMain at level 1, MEM:1459.1M
[12/23 00:20:44    193s] OPERPROF: Finished npMain at level 1, CPU:0.480, REAL:0.479, MEM:1499.1M
[12/23 00:20:44    193s] Iteration  9: Total net bbox = 6.493e+07 (3.26e+07 3.24e+07)
[12/23 00:20:44    193s]               Est.  stn bbox = 7.069e+07 (3.54e+07 3.53e+07)
[12/23 00:20:44    193s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1499.1M
[12/23 00:20:44    193s]  RelinkConst: Total constraint = 0, Relinked 0 constraints . 
[12/23 00:20:45    193s] MacroPlacer: Options: -pathConnWeight 1.000000 -constraints {} -bp 6 
[12/23 00:20:45    193s] MacroPlacer: Reading Data for Block Placer
[12/23 00:20:45    193s] MacroPlacer: total number of seeds contain macros: 1
[12/23 00:20:45    193s] MacroPlacer: total number of seeds:                6
[12/23 00:20:45    193s] MacroPlacer: total number of macros:               6
[12/23 00:20:45    193s] MacroPlacer: total number of clusters:             1
[12/23 00:20:45    193s] MacroPlacer: total number of ios:                  167
[12/23 00:20:45    193s] MacroPlacer: total number of nets:                 819
[12/23 00:20:45    193s] MacroPlacer: total number of keepouts:             0
[12/23 00:20:45    193s] MacroPlacer: total number of fences:               0
[12/23 00:20:45    193s] MacroPlacer: total number of fixed macros:         5
[12/23 00:20:45    193s] MacroPlacer:            805 2-pins nets
[12/23 00:20:45    193s] MacroPlacer:             13 3-pins nets
[12/23 00:20:45    193s] MacroPlacer:              1 4-pins nets
[12/23 00:20:45    193s] MacroPlacer:              0 5-pins nets
[12/23 00:20:45    193s] MacroPlacer: Merging nets.
[12/23 00:20:45    193s] MacroPlacer: total number of merged nets: 26
[12/23 00:20:45    193s] -maxRouteLayer is specified which turned on auto macro spacing estimation.
[12/23 00:20:45    193s] Macro spacing is determined by auto spacing estimation, ..., see documentation for details.
[12/23 00:20:45    193s] MacroPlacer: Finished data reading for Block Placer
[12/23 00:20:46    195s] ... in Multi-Level Module Mode...
[12/23 00:20:46    195s] Start generating contour.
[12/23 00:20:46    195s] Completed data preparation.
[12/23 00:20:46    195s] 
[12/23 00:20:46    195s] ================== Start to Place This Module ===============
[12/23 00:20:46    195s] 
[12/23 00:20:46    195s] ==== Design Information ====
[12/23 00:20:46    195s] Core site: (35340, 35280) - (3126660, 3124800)
[12/23 00:20:46    195s] Num of Blocks 6 (M: 1, F: 5, O: 0)
[12/23 00:20:46    195s] ...
[12/23 00:20:46    195s] Calling Macro Packer
[12/23 00:20:46    195s] ...
[12/23 00:20:46    195s] 	 Packing whole design.
[12/23 00:20:46    195s] 
[12/23 00:20:46    195s] == Macro Placement Stage 0 (1)==
[12/23 00:20:46    195s] 
[12/23 00:20:46    195s] ---Place failed!
[12/23 00:20:46    195s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1531.1M, mem_delta = 0.0M) ***
[12/23 00:20:46    195s] 
[12/23 00:20:46    195s] == Macro Placement Stage 2 (1)==
[12/23 00:20:46    195s] 
[12/23 00:20:46    195s] ---Place failed!
[12/23 00:20:46    195s] *** Done Packing ALL Macros as one group, (cpu = 0:00:00.0, mem = 1531.1M, mem_delta = 0.0M) ***
[12/23 00:20:46    195s]  Calling Refine Macro to legalize non-constrained macros ...
[12/23 00:20:46    195s] MacroPlacer: Options: -exclusiveSpacing -pathConnWeight 1.000000 
[12/23 00:20:46    195s] MacroPlacer: fixing overlap at ( 1984.1800 1236.9000 ).
[12/23 00:20:46    195s] MacroPlacer: Start Search and Repair.  Iteration:1
[12/23 00:20:46    195s] MacroPlacer:  number of overlaps: 5
[12/23 00:20:46    195s] .
[12/23 00:20:46    195s] MacroPlacer: End Search and Repair.
[12/23 00:20:46    195s] MacroPlacer: Start final net length optimize.
[12/23 00:20:46    195s] MacroPlacer: Finished final net length optimize.
[12/23 00:20:46    195s] MacroPlacer: incr step:1   weightedSeedWireLength: 3794689638
[12/23 00:20:46    195s] MacroPlacer: Program completes.
[12/23 00:20:46    195s] Num of placed blocks:   0 / 1
[12/23 00:20:46    195s] Num of unplaced blocks: 1
[12/23 00:20:46    195s] 
[12/23 00:20:46    195s] ================== Done Placing This Module ===============
[12/23 00:20:46    195s] Placing Macro with -bp mode 6.
[12/23 00:20:46    195s] *** Done refineMacro, (cpu = 0:00:01.6, mem = 1531.1M, mem_delta = 32.0M) ***
[12/23 00:20:46    195s] $$$$ RefineAll Successacros
[12/23 00:20:46    195s] Iteration 10: Total net bbox = 6.493e+07 (3.26e+07 3.23e+07)
[12/23 00:20:46    195s]               Est.  stn bbox = 7.069e+07 (3.55e+07 3.52e+07)
[12/23 00:20:46    195s]               cpu = 0:00:20.6 real = 0:00:21.0 mem = 1531.1M
[12/23 00:20:46    195s] *** cost = 6.493e+07 (3.26e+07 3.23e+07) (cpu for global=0:00:20.6) real=464368:20:46***
[12/23 00:20:46    195s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1531.1M
[12/23 00:20:46    195s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1531.1M
[12/23 00:20:46    195s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[12/23 00:20:46    195s] Core Placement runtime cpu: 0:00:01.0 real: 0:00:00.0
[12/23 00:20:46    195s] *** Free Virtual Timing Model ...(mem=1531.1M)
[12/23 00:20:47    195s] checkFence: found no fence violation.
[12/23 00:20:47    195s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/23 00:20:47    195s] Checking routing tracks.....
[12/23 00:20:47    195s] Checking other grids.....
[12/23 00:20:47    195s] Checking FINFET Grid is on Manufacture Grid.....
[12/23 00:20:47    195s] Checking core/die box is on Grid.....
[12/23 00:20:47    195s] Checking snap rule ......
[12/23 00:20:47    195s] Checking Row is on grid......
[12/23 00:20:47    195s] Checking AreaIO row.....
[12/23 00:20:47    195s] Checking row out of die ...
[12/23 00:20:47    195s] Checking routing blockage.....
[12/23 00:20:47    195s] Checking components.....
[12/23 00:20:47    195s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:20:47    195s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:20:47    195s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/23 00:20:47    195s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:20:47    195s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:20:47    195s] **WARN: (IMPFP-10013):	Halo should be created around block IM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:20:47    195s] **WARN: (IMPFP-10013):	Halo should be created around block DM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:20:47    195s] Checking IO Pads out of die...
[12/23 00:20:47    195s] Checking constraints (guide/region/fence).....
[12/23 00:20:47    195s] Checking groups.....
[12/23 00:20:47    195s] 
[12/23 00:20:47    195s] Checking Preroutes.....
[12/23 00:20:47    195s] No. of regular pre-routes not on tracks : 0 
[12/23 00:20:47    195s] 
[12/23 00:20:47    195s] Reporting Utilizations.....
[12/23 00:20:47    195s] 
[12/23 00:20:47    195s] Core utilization  = 69.603547
[12/23 00:20:47    195s] Effective Utilizations
[12/23 00:20:47    195s] #spOpts: N=180 
[12/23 00:20:47    195s] All LLGs are deleted
[12/23 00:20:47    195s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1516.5M
[12/23 00:20:47    195s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1516.5M
[12/23 00:20:47    196s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1516.5M
[12/23 00:20:47    196s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1516.5M
[12/23 00:20:47    196s] Core basic site is core_5040
[12/23 00:20:47    196s] Fast DP-INIT is on for default
[12/23 00:20:47    196s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/23 00:20:47    196s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.093, MEM:1516.5M
[12/23 00:20:47    196s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.150, REAL:0.133, MEM:1516.5M
[12/23 00:20:47    196s] Average module density = 0.236.
[12/23 00:20:47    196s] Density for the design = 0.236.
[12/23 00:20:47    196s]        = (stdcell_area 188352 sites (588562 um^2) + block_area 94733 sites (296023 um^2)) / alloc_area 1198200 sites (3744135 um^2).
[12/23 00:20:47    196s] Pin Density = 0.02844.
[12/23 00:20:47    196s]             = total # of pins 86914 / total area 3056418.
[12/23 00:20:47    196s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1516.5M
[12/23 00:20:47    196s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1516.5M
[12/23 00:20:47    196s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/23 00:20:47    196s] 
[12/23 00:20:47    196s] *** Summary of all messages that are not suppressed in this session:
[12/23 00:20:47    196s] Severity  ID               Count  Summary                                  
[12/23 00:20:47    196s] WARNING   IMPFP-10013          7  Halo should be created around block %s a...
[12/23 00:20:47    196s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[12/23 00:20:47    196s] *** Message Summary: 11 warning(s), 0 error(s)
[12/23 00:20:47    196s] 
[12/23 00:20:51    197s] <CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
[12/23 00:20:57    198s] <CMD> uiSetTool copy
[12/23 00:21:13    201s] <CMD> zoomBox 454.97500 361.14900 3260.42200 2872.62300
[12/23 00:21:14    201s] <CMD> zoomBox 809.37600 603.40400 3194.00600 2738.15700
[12/23 00:21:15    202s] <CMD> zoomBox 1859.26400 1159.31400 3104.05700 2273.66900
[12/23 00:21:19    203s] <CMD> zoomBox 2628.96000 1354.38000 3528.32300 2159.50200
[12/23 00:21:37    206s] <CMD> zoomBox 1885.30200 694.20800 6245.97700 2881.10100
[12/23 00:21:38    206s] <CMD> zoomBox 1373.67900 259.12700 7409.21500 3285.96800
[12/23 00:21:40    207s] <CMD> zoomBox 547.92900 -13.33500 8901.61300 4176.06500
[12/23 00:21:41    207s] <CMD> zoomBox -1184.87000 -761.37500 12417.71000 6060.36400
[12/23 00:21:41    207s] <CMD> zoomBox -557.90900 -427.65000 11004.28600 5370.82900
[12/23 00:21:44    208s] <CMD> uiSetTool move
[12/23 00:21:51    209s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 1148.691 1409.319 3036.591 1566.119
[12/23 00:22:06    212s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 1044.401 1444.083 2932.301 1600.883
[12/23 00:22:08    213s] <CMD> uiSetTool select
[12/23 00:22:10    213s] <CMD> deselectAll
[12/23 00:22:10    213s] <CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
[12/23 00:22:20    216s] <CMD> flipOrRotateObject -flip MY -group
[12/23 00:22:22    216s] <CMD> flipOrRotateObject -rotate R270 -group
[12/23 00:22:24    217s] <CMD> deselectAll
[12/23 00:22:24    217s] <CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
[12/23 00:22:49    222s] <CMD> deselectAll
[12/23 00:22:49    222s] <CMD> selectInst IM1/i_SRAM
[12/23 00:22:50    222s] <CMD> deselectAll
[12/23 00:22:50    222s] <CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
[12/23 00:22:53    223s] <CMD> flipOrRotateObject -rotate R270 -group
[12/23 00:22:54    223s] <CMD> flipOrRotateObject -rotate R270 -group
[12/23 00:23:08    226s] <CMD> deselectAll
[12/23 00:23:08    226s] <CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
[12/23 00:23:09    226s] <CMD> uiSetTool move
[12/23 00:23:13    227s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 2970.274 1200.738 3127.074 3088.638
[12/23 00:23:16    228s] <CMD> deselectAll
[12/23 00:23:16    228s] <CMD> selectInst IM1/i_SRAM
[12/23 00:23:18    228s] <CMD> setObjFPlanBox Instance IM1/i_SRAM 111.063 1695.34 2031.203 3086.94
[12/23 00:23:21    229s] <CMD> deselectAll
[12/23 00:23:21    229s] <CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
[12/23 00:23:23    230s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2308.299 1264.711 2465.099 3152.611
[12/23 00:23:24    230s] <CMD> deselectAll
[12/23 00:23:24    230s] <CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
[12/23 00:23:25    230s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 2717.183 67.251 3109.023 224.051
[12/23 00:23:26    230s] <CMD> deselectAll
[12/23 00:23:26    230s] <CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
[12/23 00:23:27    231s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 2156.527 74.214 2548.367 231.014
[12/23 00:23:28    231s] <CMD> deselectAll
[12/23 00:23:28    231s] <CMD> selectInst DM1/i_SRAM
[12/23 00:23:29    231s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 38.796 38.387 1958.936 1429.987
[12/23 00:23:30    231s] <CMD> zoomBox -254.55000 596.44100 6846.08300 4157.43200
[12/23 00:23:31    231s] <CMD> zoomBox 89.50600 1357.31200 3796.08000 3216.17100
[12/23 00:23:35    233s] <CMD> zoomBox -616.13700 2575.45200 1318.71800 3545.78800
[12/23 00:23:39    233s] <CMD> zoomBox -616.13700 2769.52000 1318.71800 3739.85600
[12/23 00:23:39    233s] <CMD> zoomBox -616.13700 2575.45200 1318.71800 3545.78800
[12/23 00:23:41    234s] <CMD> zoomBox -1003.10900 2575.45200 931.74600 3545.78800
[12/23 00:23:41    234s] <CMD> zoomBox -809.62300 2575.45200 1125.23200 3545.78800
[12/23 00:23:42    234s] <CMD> zoomBox -616.13700 2575.45200 1318.71800 3545.78800
[12/23 00:23:42    234s] <CMD> zoomBox -238.62600 2851.64400 619.88100 3282.18800
[12/23 00:23:43    234s] <CMD> zoomBox -71.64400 2988.95600 309.28300 3179.99200
[12/23 00:23:43    234s] <CMD> zoomBox -5.27300 3061.80500 163.74700 3146.56900
[12/23 00:23:45    235s] <CMD> deselectAll
[12/23 00:23:45    235s] <CMD> selectInst IM1/i_SRAM
[12/23 00:23:47    235s] <CMD> setObjFPlanBox Instance IM1/i_SRAM 46.42 1728.473 1966.56 3120.073
[12/23 00:23:48    235s] <CMD> zoomBox 24.50600 3095.61300 99.50300 3133.22400
[12/23 00:23:48    236s] <CMD> zoomBox 31.33700 3109.68700 70.48700 3129.32100
[12/23 00:23:50    236s] <CMD> setObjFPlanBox Instance IM1/i_SRAM 41.452 1729.482 1961.592 3121.082
[12/23 00:23:51    236s] <CMD> zoomBox 32.07000 3114.99200 56.11400 3127.05000
[12/23 00:23:51    236s] <CMD> zoomBox 33.00500 3120.00700 43.67600 3125.35900
[12/23 00:23:53    237s] <CMD> setObjFPlanBox Instance IM1/i_SRAM 42.335 1729.063 1962.475 3120.663
[12/23 00:23:55    237s] <CMD> setObjFPlanBox Instance IM1/i_SRAM 35.63 1732.635 1955.77 3124.235
[12/23 00:23:56    237s] <CMD> zoomBox 34.02400 3122.15700 39.59700 3124.95200
[12/23 00:23:56    237s] <CMD> zoomBox 34.42800 3122.83800 38.45600 3124.85800
[12/23 00:23:57    238s] <CMD> zoomBox 34.84800 3123.56000 37.32300 3124.80100
[12/23 00:23:58    238s] <CMD> zoomBox 34.84800 3123.68400 37.32300 3124.92500
[12/23 00:23:59    238s] <CMD> zoomBox 34.94300 3123.83700 37.04700 3124.89200
[12/23 00:23:59    238s] <CMD> zoomBox 35.02100 3123.97100 36.81000 3124.86800
[12/23 00:24:02    239s] <CMD> setObjFPlanBox Instance IM1/i_SRAM 35.412 1733.164 1955.552 3124.764
[12/23 00:24:03    239s] <CMD> zoomBox 35.16200 3124.35500 36.09800 3124.82400
[12/23 00:24:04    239s] <CMD> zoomBox 35.16200 3124.40200 36.09800 3124.87100
[12/23 00:24:04    239s] <CMD> zoomBox 35.16200 3124.49600 36.09800 3124.96500
[12/23 00:24:05    239s] <CMD> zoomBox 35.24200 3124.65400 35.73300 3124.90000
[12/23 00:24:07    240s] <CMD> setObjFPlanBox Instance IM1/i_SRAM 35.367 1733.197 1955.507 3124.797
[12/23 00:24:08    240s] <CMD> zoomBox 35.28200 3124.70900 35.58500 3124.86100
[12/23 00:24:08    240s] <CMD> zoomBox 35.30300 3124.75000 35.46200 3124.83000
[12/23 00:24:10    240s] <CMD> setObjFPlanBox Instance IM1/i_SRAM 35.352 1733.2 1955.492 3124.8
[12/23 00:24:11    240s] <CMD> setObjFPlanBox Instance IM1/i_SRAM 35.346 1733.2 1955.486 3124.8
[12/23 00:24:13    241s] <CMD> setObjFPlanBox Instance IM1/i_SRAM 35.341 1733.201 1955.481 3124.801
[12/23 00:24:15    241s] <CMD> zoomBox 35.26400 3124.72200 35.57000 3124.87500
[12/23 00:24:16    241s] <CMD> zoomBox 35.25200 3124.70900 35.61200 3124.89000
[12/23 00:24:16    241s] <CMD> zoomBox 35.22600 3124.63500 35.81400 3124.93000
[12/23 00:24:16    242s] <CMD> zoomBox 35.19700 3124.56300 36.01300 3124.97200
[12/23 00:24:18    242s] <CMD> zoomBox 34.65100 3124.13200 37.19900 3125.41000
[12/23 00:24:18    242s] <CMD> zoomBox 33.28700 3123.01400 40.04600 3126.40400
[12/23 00:24:19    242s] <CMD> zoomBox 31.42600 3121.96000 42.43500 3127.48100
[12/23 00:24:19    242s] <CMD> zoomBox 27.05400 3119.52000 48.14300 3130.09600
[12/23 00:24:20    243s] <CMD> zoomBox 16.43900 3110.13500 72.36300 3138.18100
[12/23 00:24:20    243s] <CMD> zoomBox -19.18300 3078.80700 155.27100 3166.29600
[12/23 00:24:21    243s] <CMD> zoomBox -130.13000 2981.20000 414.06500 3254.11600
[12/23 00:24:21    243s] <CMD> zoomBox -566.09700 2597.65400 1431.02700 3599.21800
[12/23 00:24:22    243s] <CMD> zoomBox -4350.31900 1827.48700 2978.83600 5503.08200
[12/23 00:24:29    245s] <CMD> setObjFPlanBox Instance IM1/i_SRAM -2926.291 3117.057 -1006.151 4508.657
[12/23 00:24:32    245s] <CMD> viewLast
[12/23 00:24:34    246s] <CMD> viewLast
[12/23 00:24:36    246s] <CMD> undo
[12/23 00:24:38    247s] <CMD> zoomBox -6976.69800 1560.35600 3167.46100 6647.68500
[12/23 00:24:40    247s] <CMD> uiSetTool select
[12/23 00:24:45    249s] <CMD> zoomBox -623.65200 1468.13800 4671.66500 4123.75700
[12/23 00:24:48    249s] <CMD> zoomBox 1514.23100 2161.60900 3511.36000 3163.17600
[12/23 00:24:52    250s] <CMD> zoomBox 1977.96000 2931.77400 2731.17900 3309.51600
[12/23 00:24:53    251s] <CMD> zoomBox 2189.97800 3019.13800 2474.05500 3161.60400
[12/23 00:24:55    251s] <CMD> uiSetTool move
[12/23 00:24:56    251s] <CMD> deselectAll
[12/23 00:24:56    251s] <CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
[12/23 00:25:00    252s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2307.617 1236.012 2464.417 3123.912
[12/23 00:25:02    252s] <CMD> zoomBox 2276.47200 3067.15000 2424.76300 3141.51800
[12/23 00:25:03    253s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2307.174 1237.08 2463.974 3124.98
[12/23 00:25:04    253s] <CMD> zoomBox 2306.86100 3092.34000 2384.27000 3131.16100
[12/23 00:25:06    253s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2307.31 1236.289 2464.11 3124.189
[12/23 00:25:07    254s] <CMD> zoomBox 2319.50500 3102.88300 2367.04400 3126.72400
[12/23 00:25:09    254s] <CMD> zoomBox 2319.50500 3105.26700 2367.04400 3129.10800
[12/23 00:25:10    254s] <CMD> zoomBox 2319.50500 3107.65100 2367.04400 3131.49200
[12/23 00:25:12    255s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2307.224 1236.776 2464.024 3124.676
[12/23 00:25:14    255s] <CMD> zoomBox 2319.50500 3110.03500 2367.04400 3133.87600
[12/23 00:25:14    255s] <CMD> zoomBox 2319.50500 3112.41900 2367.04400 3136.26000
[12/23 00:25:15    255s] <CMD> zoomBox 2331.50000 3118.32000 2356.31900 3130.76700
[12/23 00:25:16    256s] <CMD> zoomBox 2337.77200 3121.40200 2350.72800 3127.89900
[12/23 00:25:20    256s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2307.157 1236.819 2463.957 3124.719
[12/23 00:25:22    256s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2307.168 1236.859 2463.968 3124.759
[12/23 00:25:23    257s] <CMD> zoomBox 2341.01300 3122.91300 2347.77900 3126.30600
[12/23 00:25:24    257s] <CMD> zoomBox 2342.98300 3123.83100 2345.98800 3125.33800
[12/23 00:25:27    257s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2307.163 1236.887 2463.963 3124.787
[12/23 00:25:28    257s] <CMD> zoomBox 2343.58600 3124.13400 2345.43200 3125.06000
[12/23 00:25:30    258s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2307.16 1236.894 2463.96 3124.794
[12/23 00:25:33    258s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2307.16 1236.895 2463.96 3124.795
[12/23 00:25:35    258s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2307.163 1236.898 2463.963 3124.798
[12/23 00:25:36    258s] <CMD> zoomBox 2344.03100 3124.40700 2344.99500 3124.89000
[12/23 00:25:37    258s] <CMD> zoomBox 2344.26200 3124.54800 2344.76600 3124.80100
[12/23 00:25:38    259s] <CMD> zoomBox 2344.26200 3124.59800 2344.76600 3124.85100
[12/23 00:25:39    259s] <CMD> zoomBox 2344.26200 3124.62300 2344.76600 3124.87600
[12/23 00:25:40    259s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2307.16 1236.897 2463.96 3124.797
[12/23 00:25:42    260s] <CMD> zoomBox 2343.96700 3124.46300 2345.10600 3125.03400
[12/23 00:25:42    260s] <CMD> zoomBox 2343.09200 3123.98700 2346.11700 3125.50400
[12/23 00:25:43    260s] <CMD> zoomBox 2340.96600 3123.14100 2347.78500 3126.56100
[12/23 00:25:44    260s] <CMD> zoomBox 2336.02700 3121.14000 2351.40100 3128.85000
[12/23 00:25:44    260s] <CMD> zoomBox 2315.52500 3114.72300 2363.48700 3138.77600
[12/23 00:25:45    260s] <CMD> zoomBox 2250.54300 3106.23700 2377.71700 3170.01500
[12/23 00:25:45    260s] <CMD> zoomBox 2038.32600 3075.14400 2435.03500 3274.09500
[12/23 00:25:46    260s] <CMD> zoomBox 1760.90900 3031.01800 2520.88000 3412.14600
[12/23 00:25:52    262s] <CMD> deselectAll
[12/23 00:25:52    262s] <CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
[12/23 00:25:57    263s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 2967.071 1233.643 3123.871 3121.543
[12/23 00:25:58    263s] <CMD> zoomBox 2937.91100 2964.88700 3275.11500 3133.99600
[12/23 00:25:59    263s] <CMD> zoomBox 3013.66300 3029.83600 3189.68600 3118.11200
[12/23 00:26:01    264s] <CMD> zoomBox 3013.66300 3073.97600 3189.68600 3162.25200
[12/23 00:26:03    264s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 2968.763 1236.18 3125.563 3124.08
[12/23 00:26:04    264s] <CMD> zoomBox 3086.43800 3094.81900 3164.54300 3133.98900
[12/23 00:26:05    264s] <CMD> zoomBox 3114.99300 3104.64200 3149.65100 3122.02300
[12/23 00:26:06    265s] <CMD> zoomBox 3114.99300 3106.38000 3149.65100 3123.76100
[12/23 00:26:07    265s] <CMD> zoomBox 3114.99300 3111.59400 3149.65100 3128.97500
[12/23 00:26:08    265s] <CMD> zoomBox 3111.52700 3111.59400 3146.18500 3128.97500
[12/23 00:26:11    266s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 2969.656 1236.701 3126.456 3124.601
[12/23 00:26:12    266s] <CMD> zoomBox 3113.14900 3113.16900 3142.60900 3127.94300
[12/23 00:26:12    266s] <CMD> zoomBox 3117.54200 3117.43500 3132.92200 3125.14800
[12/23 00:26:15    266s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 2969.762 1236.876 3126.562 3124.776
[12/23 00:26:16    267s] <CMD> zoomBox 3119.62000 3118.91100 3130.73300 3124.48400
[12/23 00:26:17    267s] <CMD> zoomBox 3119.62000 3120.58200 3130.73300 3126.15500
[12/23 00:26:22    268s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 2969.834 1236.88 3126.634 3124.78
[12/23 00:26:22    268s] <CMD> zoomBox 3123.06100 3122.31700 3127.99200 3124.79000
[12/23 00:26:24    268s] <CMD> zoomBox 3123.06100 3122.56400 3127.99200 3125.03700
[12/23 00:26:24    268s] <CMD> zoomBox 3123.06100 3122.81100 3127.99200 3125.28400
[12/23 00:26:24    268s] <CMD> zoomBox 3123.06100 3123.05800 3127.99200 3125.53100
[12/23 00:26:26    269s] <CMD> zoomBox 3122.56800 3123.05800 3127.49900 3125.53100
[12/23 00:26:26    269s] <CMD> zoomBox 3123.06100 3123.05800 3127.99200 3125.53100
[12/23 00:26:26    269s] <CMD> zoomBox 3123.55400 3123.05800 3128.48500 3125.53100
[12/23 00:26:27    269s] <CMD> zoomBox 3124.54000 3123.05800 3129.47100 3125.53100
[12/23 00:26:28    269s] <CMD> zoomBox 3125.54600 3123.75800 3128.12100 3125.04900
[12/23 00:26:28    269s] <CMD> zoomBox 3126.15600 3124.18300 3127.30100 3124.75700
[12/23 00:26:29    269s] <CMD> zoomBox 3126.38800 3124.34500 3126.98600 3124.64500
[12/23 00:26:30    269s] <CMD> zoomBox 3126.38800 3124.37500 3126.98600 3124.67500
[12/23 00:26:30    269s] <CMD> zoomBox 3126.38800 3124.40500 3126.98600 3124.70500
[12/23 00:26:30    270s] <CMD> zoomBox 3126.38800 3124.49500 3126.98600 3124.79500
[12/23 00:26:31    270s] <CMD> zoomBox 3126.38800 3124.55500 3126.98600 3124.85500
[12/23 00:26:31    270s] <CMD> zoomBox 3126.38800 3124.61500 3126.98600 3124.91500
[12/23 00:26:34    270s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 2969.851 1236.889 3126.651 3124.789
[12/23 00:26:36    271s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 2969.856 1236.894 3126.656 3124.794
[12/23 00:26:38    271s] <CMD> zoomBox 3126.51800 3124.67800 3126.88600 3124.86300
[12/23 00:26:42    272s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 2969.86 1236.896 3126.66 3124.796
[12/23 00:26:44    272s] <CMD> zoomBox 3126.51700 3124.60200 3126.88600 3124.78700
[12/23 00:26:44    272s] <CMD> zoomBox 3126.51700 3124.48800 3126.88600 3124.67300
[12/23 00:26:45    272s] <CMD> zoomBox 3126.70200 3124.48800 3127.07100 3124.67300
[12/23 00:26:45    272s] <CMD> zoomBox 3126.38800 3124.32100 3127.37100 3124.81400
[12/23 00:26:46    272s] <CMD> zoomBox 3125.32400 3123.75300 3128.39500 3125.29300
[12/23 00:26:46    272s] <CMD> zoomBox 3122.02100 3121.98400 3131.60300 3126.78900
[12/23 00:26:46    273s] <CMD> zoomBox 3114.00500 3118.00500 3139.41200 3130.74700
[12/23 00:26:47    273s] <CMD> zoomBox 3092.87000 3107.38600 3160.24200 3141.17300
[12/23 00:26:48    273s] <CMD> uiSetTool select
[12/23 00:26:49    273s] <CMD> zoomBox 2971.96700 3096.64700 3182.13300 3202.04600
[12/23 00:26:50    273s] <CMD> zoomBox 2791.07700 3071.61200 3264.74000 3309.15600
[12/23 00:26:50    274s] <CMD> zoomBox 2097.97200 2971.26300 3575.51800 3712.25700
[12/23 00:26:51    274s] <CMD> zoomBox 1916.09400 2943.19700 3654.38400 3814.95500
[12/23 00:26:54    275s] <CMD> zoomBox -466.00200 1096.61100 4143.02400 3408.05300
[12/23 00:26:54    275s] <CMD> zoomBox -1678.94700 820.10200 4700.32900 4019.33000
[12/23 00:26:55    275s] <CMD> zoomBox -2234.03900 647.48200 5270.99100 4411.27900
[12/23 00:26:58    276s] <CMD> zoomBox -719.24100 48.39800 3198.43200 2013.12400
[12/23 00:27:01    277s] <CMD> zoomBox -398.42500 -244.41000 1079.12500 496.58600
[12/23 00:27:02    277s] <CMD> zoomBox 41.55300 -64.34300 812.84400 322.46200
[12/23 00:27:04    277s] <CMD> uiSetTool move
[12/23 00:27:05    277s] <CMD> deselectAll
[12/23 00:27:05    277s] <CMD> selectInst DM1/i_SRAM
[12/23 00:27:06    278s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 42.974 42.564 1963.114 1434.164
[12/23 00:27:09    279s] <CMD> zoomBox -112.70500 -64.34300 658.58600 322.46200
[12/23 00:27:10    279s] <CMD> zoomBox -189.83400 -64.34300 581.45700 322.46200
[12/23 00:27:11    279s] <CMD> zoomBox -100.71100 -25.15000 372.96100 212.39800
[12/23 00:27:12    279s] <CMD> zoomBox -12.36500 13.70100 166.28100 103.29300
[12/23 00:27:12    279s] <CMD> zoomBox 17.39500 26.78900 96.66100 66.54100
[12/23 00:27:13    279s] <CMD> zoomBox 30.59800 32.59400 65.77200 50.23400
[12/23 00:27:17    280s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 35.906 35.664 1956.046 1427.264
[12/23 00:27:18    280s] <CMD> zoomBox 36.27600 35.92600 49.54400 42.58000
[12/23 00:27:20    281s] <CMD> zoomBox 36.27600 37.92100 49.54400 44.57500
[12/23 00:27:20    281s] <CMD> zoomBox 36.27600 39.91600 49.54400 46.57000
[12/23 00:27:21    281s] <CMD> zoomBox 36.27600 35.92600 49.54400 42.58000
[12/23 00:27:21    281s] <CMD> zoomBox 36.27600 33.93100 49.54400 40.58500
[12/23 00:27:22    281s] <CMD> zoomBox 36.27600 32.60100 49.54400 39.25500
[12/23 00:27:23    282s] <CMD> zoomBox 32.29500 32.60100 45.56300 39.25500
[12/23 00:27:26    282s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 35.399 35.357 1955.539 1426.957
[12/23 00:27:28    283s] <CMD> zoomBox 34.20900 34.34800 41.13600 37.82200
[12/23 00:27:29    283s] <CMD> zoomBox 35.03900 35.09900 38.65600 36.91300
[12/23 00:27:31    283s] <CMD> zoomBox 35.03900 34.91800 38.65600 36.73200
[12/23 00:27:32    283s] <CMD> zoomBox 34.67700 34.91800 38.29400 36.73200
[12/23 00:27:32    284s] <CMD> zoomBox 34.31500 34.91800 37.93200 36.73200
[12/23 00:27:32    284s] <CMD> zoomBox 33.95300 34.91800 37.57000 36.73200
[12/23 00:27:33    284s] <CMD> zoomBox 34.64600 35.17800 36.86800 36.29200
[12/23 00:27:36    284s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 35.348 35.289 1955.488 1426.889
[12/23 00:27:37    285s] <CMD> zoomBox 35.29300 35.39100 36.13200 35.81200
[12/23 00:27:39    285s] <CMD> zoomBox 35.29300 35.26500 36.13200 35.68600
[12/23 00:27:39    285s] <CMD> zoomBox 35.29300 35.18100 36.13200 35.60200
[12/23 00:27:40    285s] <CMD> zoomBox 35.40500 35.27500 35.77800 35.46200
[12/23 00:27:41    286s] <CMD> zoomBox 35.29400 35.27500 35.66700 35.46200
[12/23 00:27:43    286s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 35.341 35.282 1955.481 1426.882
[12/23 00:27:45    287s] <CMD> zoomBox 35.19600 35.24100 35.80300 35.54500
[12/23 00:27:45    287s] <CMD> zoomBox 34.77500 35.09400 36.38700 35.90200
[12/23 00:27:46    287s] <CMD> zoomBox 34.15700 34.87700 37.24700 36.42700
[12/23 00:27:47    287s] <CMD> uiSetTool select
[12/23 00:27:47    287s] <CMD> zoomBox 32.27400 33.78500 39.24500 37.28100
[12/23 00:27:48    287s] <CMD> zoomBox 26.29700 30.80900 44.78300 40.08000
[12/23 00:27:51    288s] <CMD> zoomBox 1328.68100 944.14100 1377.70100 968.72500
[12/23 00:27:51    288s] <CMD> zoomBox 1241.58900 931.20700 1394.50800 1007.89600
[12/23 00:27:51    288s] <CMD> zoomBox 969.48900 889.77900 1446.50000 1129.00200
[12/23 00:27:52    288s] <CMD> zoomBox -360.51600 682.98700 1698.97400 1715.82800
[12/23 00:27:52    288s] <CMD> zoomBox -3219.22400 234.86700 2241.44600 2973.41100
[12/23 00:27:53    289s] <CMD> zoomBox -10914.18600 -844.27300 3564.61000 6416.89100
[12/23 00:28:03    291s] <CMD> zoomBox -1251.29700 -1671.80800 6306.72700 2118.56600
[12/23 00:28:03    291s] <CMD> zoomBox 948.28200 -723.71300 4301.81900 958.09700
[12/23 00:28:04    291s] <CMD> zoomBox 1904.05500 -286.21200 3392.03900 460.01700
[12/23 00:28:10    293s] <CMD> deselectAll
[12/23 00:28:10    293s] <CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
[12/23 00:28:13    293s] <CMD> flipOrRotateObject -rotate R270 -group
[12/23 00:28:14    294s] <CMD> flipOrRotateObject -rotate R270 -group
[12/23 00:28:14    294s] <CMD> flipOrRotateObject -rotate R270 -group
[12/23 00:28:16    294s] <CMD> deselectAll
[12/23 00:28:16    294s] <CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
[12/23 00:28:18    294s] <CMD> flipOrRotateObject -rotate R270 -group
[12/23 00:28:21    295s] <CMD> uiSetTool move
[12/23 00:28:24    296s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 2965.028 38.617 3121.828 430.457
[12/23 00:28:27    296s] <CMD> deselectAll
[12/23 00:28:27    296s] <CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
[12/23 00:28:29    297s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 2270.164 36.63 2426.964 428.47
[12/23 00:28:32    297s] <CMD> uiSetTool select
[12/23 00:28:33    298s] <CMD> zoomBox 2097.95900 -123.60800 2874.70000 265.93000
[12/23 00:28:36    299s] <CMD> zoomBox 2163.50400 -73.32100 2568.97000 130.02200
[12/23 00:28:37    299s] <CMD> zoomBox 2304.95800 12.45100 2434.94400 77.63900
[12/23 00:28:40    300s] <CMD> zoomBox 2304.95800 5.93200 2434.94400 71.12000
[12/23 00:28:41    300s] <CMD> zoomBox 2336.30400 19.49400 2404.15800 53.52300
[12/23 00:28:41    300s] <CMD> zoomBox 2355.11400 28.34300 2385.22200 43.44200
[12/23 00:28:43    300s] <CMD> uiSetTool move
[12/23 00:28:46    301s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 2270.052 35.398 2426.852 427.238
[12/23 00:28:47    301s] <CMD> zoomBox 2359.47600 32.14000 2375.19500 40.02300
[12/23 00:28:48    302s] <CMD> zoomBox 2362.44100 34.72300 2368.37200 37.69700
[12/23 00:28:51    302s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 2270.061 35.314 2426.861 427.154
[12/23 00:28:52    303s] <CMD> zoomBox 2363.72300 35.43900 2365.62400 36.39200
[12/23 00:28:54    303s] <CMD> zoomBox 2363.72300 35.34400 2365.62400 36.29700
[12/23 00:28:54    303s] <CMD> zoomBox 2363.72300 35.05900 2365.62400 36.01200
[12/23 00:28:54    303s] <CMD> zoomBox 2363.72300 34.86900 2365.62400 35.82200
[12/23 00:28:56    304s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 2270.063 35.287 2426.863 427.127
[12/23 00:28:58    304s] <CMD> zoomBox 2363.83300 34.94000 2365.44900 35.75000
[12/23 00:28:58    304s] <CMD> zoomBox 2364.13200 35.13200 2364.97600 35.55500
[12/23 00:28:59    304s] <CMD> zoomBox 2364.31300 35.24800 2364.68800 35.43600
[12/23 00:28:59    304s] <CMD> zoomBox 2364.39200 35.29900 2364.56100 35.38400
[12/23 00:29:00    304s] <CMD> zoomBox 2364.39200 35.29000 2364.56100 35.37500
[12/23 00:29:01    304s] <CMD> zoomBox 2364.39200 35.28100 2364.56100 35.36600
[12/23 00:29:01    305s] <CMD> zoomBox 2364.39200 35.26300 2364.56100 35.34800
[12/23 00:29:05    305s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 2270.059 35.283 2426.859 427.123
[12/23 00:29:06    306s] <CMD> zoomBox 2364.36600 35.25000 2364.60100 35.36800
[12/23 00:29:06    306s] <CMD> zoomBox 2364.32900 35.23200 2364.65600 35.39600
[12/23 00:29:07    306s] <CMD> zoomBox 2363.81300 34.97400 2365.47600 35.80800
[12/23 00:29:07    306s] <CMD> zoomBox 2363.00600 34.57000 2366.76100 36.45300
[12/23 00:29:08    306s] <CMD> zoomBox 2358.20900 32.15600 2374.42600 40.28900
[12/23 00:29:08    306s] <CMD> zoomBox 2337.51900 21.73700 2407.54400 56.85500
[12/23 00:29:08    306s] <CMD> zoomBox 2303.72900 4.73600 2461.55200 83.88500
[12/23 00:29:09    306s] <CMD> zoomBox 2265.56500 -14.46500 2522.55500 114.41600
[12/23 00:29:10    307s] <CMD> uiSetTool select
[12/23 00:29:11    307s] <CMD> zoomBox 2091.60400 -135.80000 2773.01100 205.92800
[12/23 00:29:11    307s] <CMD> zoomBox 1212.77500 -428.45400 3338.34200 637.52500
[12/23 00:29:14    308s] <CMD> zoomBox 1212.77500 -535.05200 3338.34200 530.92700
[12/23 00:29:15    308s] <CMD> zoomBox 575.10400 -535.05200 2700.67100 530.92700
[12/23 00:29:15    308s] <CMD> zoomBox 1212.77500 -535.05200 3338.34200 530.92700
[12/23 00:29:15    308s] <CMD> zoomBox 149.99000 -535.05200 2275.55700 530.92700
[12/23 00:29:16    309s] <CMD> zoomBox 1850.44600 -535.05200 3976.01300 530.92700
[12/23 00:29:17    309s] <CMD> zoomBox 2063.00300 -535.05200 4188.57000 530.92700
[12/23 00:29:18    309s] <CMD> zoomBox 2426.55600 -355.22600 3962.28100 414.94500
[12/23 00:29:19    309s] <CMD> zoomBox 2833.02200 -134.52200 3634.68200 267.51300
[12/23 00:29:19    309s] <CMD> zoomBox 3134.01000 29.23700 3391.00600 158.12100
[12/23 00:29:21    310s] <CMD> zoomBox 3185.41000 29.23700 3442.40600 158.12100
[12/23 00:29:21    310s] <CMD> zoomBox 3313.91000 29.23700 3570.90600 158.12100
[12/23 00:29:22    310s] <CMD> zoomBox 3159.71000 29.23700 3416.70600 158.12100
[12/23 00:29:22    310s] <CMD> zoomBox 3005.51000 29.23700 3262.50600 158.12100
[12/23 00:29:22    310s] <CMD> zoomBox 2851.31000 29.23700 3108.30600 158.12100
[12/23 00:29:23    310s] <CMD> zoomBox 2877.01000 29.23700 3134.00600 158.12100
[12/23 00:29:23    310s] <CMD> zoomBox 2902.71000 29.23700 3159.70600 158.12100
[12/23 00:29:23    310s] <CMD> zoomBox 2928.41000 29.23700 3185.40600 158.12100
[12/23 00:29:24    311s] <CMD> zoomBox 2954.11000 29.23700 3211.10600 158.12100
[12/23 00:29:24    311s] <CMD> zoomBox 2979.81000 29.23700 3236.80600 158.12100
[12/23 00:29:25    311s] <CMD> zoomBox 2979.81000 16.34900 3236.80600 145.23300
[12/23 00:29:25    311s] <CMD> zoomBox 2979.81000 3.46100 3236.80600 132.34500
[12/23 00:29:25    311s] <CMD> zoomBox 2979.81000 -9.42700 3236.80600 119.45700
[12/23 00:29:26    311s] <CMD> zoomBox 2979.81000 -22.31500 3236.80600 106.56900
[12/23 00:29:27    311s] <CMD> zoomBox 3034.91500 9.96400 3169.06900 77.24300
[12/23 00:29:28    312s] <CMD> zoomBox 3048.33000 9.96400 3182.48500 77.24300
[12/23 00:29:29    312s] <CMD> zoomBox 3061.74600 9.96400 3195.90100 77.24300
[12/23 00:29:30    312s] <CMD> zoomBox 3061.74600 3.23600 3195.90100 70.51500
[12/23 00:29:31    312s] <CMD> zoomBox 3039.87100 -11.24800 3225.55300 81.87200
[12/23 00:29:32    313s] <CMD> zoomBox 3077.51200 13.67400 3174.44100 62.28400
[12/23 00:29:32    313s] <CMD> zoomBox 3103.19900 30.97200 3139.75700 49.30600
[12/23 00:29:33    313s] <CMD> zoomBox 3105.53600 32.54500 3136.61100 48.12900
[12/23 00:29:33    313s] <CMD> zoomBox 3109.21200 35.01800 3131.66400 46.27800
[12/23 00:29:34    313s] <CMD> zoomBox 3107.52200 33.93900 3133.93700 47.18600
[12/23 00:29:36    313s] <CMD> zoomBox 3110.64700 35.93500 3129.73200 45.50600
[12/23 00:29:36    314s] <CMD> zoomBox 3110.64700 34.97800 3129.73200 44.54900
[12/23 00:29:37    314s] <CMD> zoomBox 3110.64700 34.02100 3129.73200 43.59200
[12/23 00:29:37    314s] <CMD> zoomBox 3110.64700 33.06400 3129.73200 42.63500
[12/23 00:29:39    314s] <CMD> uiSetTool move
[12/23 00:29:40    314s] <CMD> deselectAll
[12/23 00:29:40    314s] <CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
[12/23 00:29:42    315s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 2969.598 35.728 3126.398 427.568
[12/23 00:29:45    315s] <CMD> zoomBox 3112.55600 33.06400 3131.64100 42.63500
[12/23 00:29:45    315s] <CMD> zoomBox 3114.46500 33.06400 3133.55000 42.63500
[12/23 00:29:46    315s] <CMD> zoomBox 3116.37400 33.06400 3135.45900 42.63500
[12/23 00:29:46    316s] <CMD> zoomBox 3120.43300 35.00000 3130.39700 39.99700
[12/23 00:29:49    316s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 2969.738 35.376 3126.538 427.216
[12/23 00:29:50    316s] <CMD> zoomBox 3121.50100 35.18100 3129.97200 39.42900
[12/23 00:29:51    317s] <CMD> zoomBox 3121.50100 34.75600 3129.97200 39.00400
[12/23 00:29:51    317s] <CMD> zoomBox 3121.50100 34.33100 3129.97200 38.57900
[12/23 00:29:52    317s] <CMD> zoomBox 3123.59200 35.11400 3128.01500 37.33200
[12/23 00:29:53    317s] <CMD> zoomBox 3123.11000 34.97500 3128.31400 37.58500
[12/23 00:29:55    318s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 2969.834 35.308 3126.634 427.148
[12/23 00:29:57    318s] <CMD> zoomBox 3124.63100 35.20900 3127.82900 36.81300
[12/23 00:29:57    318s] <CMD> zoomBox 3126.26500 35.47400 3127.29100 35.98900
[12/23 00:29:58    318s] <CMD> zoomBox 3126.21300 35.43800 3127.42100 36.04400
[12/23 00:29:59    318s] <CMD> zoomBox 3126.15200 35.39600 3127.57400 36.10900
[12/23 00:29:59    319s] <CMD> zoomBox 3126.34300 35.52900 3127.08700 35.90200
[12/23 00:30:00    319s] <CMD> zoomBox 3126.34300 35.45500 3127.08700 35.82800
[12/23 00:30:01    319s] <CMD> zoomBox 3126.34300 35.34400 3127.08700 35.71700
[12/23 00:30:01    319s] <CMD> zoomBox 3126.34300 35.15900 3127.08700 35.53200
[12/23 00:30:04    320s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 2969.849 35.289 3126.649 427.129
[12/23 00:30:06    320s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 2969.856 35.284 3126.656 427.124
[12/23 00:30:09    320s] <CMD> uiSetTool select
[12/23 00:30:09    321s] <CMD> zoomBox 3126.13500 34.87400 3127.81500 35.71700
[12/23 00:30:10    321s] <CMD> zoomBox 3125.50600 34.02500 3129.96800 36.26300
[12/23 00:30:10    321s] <CMD> zoomBox 3124.18400 32.24800 3134.24400 37.29300
[12/23 00:30:11    321s] <CMD> zoomBox 3122.04800 29.35100 3141.32200 39.01700
[12/23 00:30:11    321s] <CMD> zoomBox 3114.65800 19.25400 3165.76600 44.88500
[12/23 00:30:11    321s] <CMD> zoomBox 3103.90800 4.50900 3201.81400 53.60900
[12/23 00:30:14    322s] <CMD> zoomBox 3069.44900 -23.09800 3290.10700 87.56300
[12/23 00:30:14    322s] <CMD> zoomBox 2905.32900 -165.18600 3715.12200 240.92800
[12/23 00:30:14    322s] <CMD> zoomBox 2427.19300 -585.29100 4953.24400 681.53200
[12/23 00:30:15    322s] <CMD> zoomBox 927.42100 -1910.43500 8807.12700 2041.26400
[12/23 00:30:15    322s] <CMD> zoomBox -1834.94700 -4375.77300 15923.93100 4530.36300
[12/23 00:30:19    323s] <CMD> zoomBox -372.12200 -276.18200 7507.58900 3675.51900
[12/23 00:30:19    323s] <CMD> zoomBox 2045.55200 1481.54200 4571.60800 2748.36700
[12/23 00:30:20    324s] <CMD> zoomBox 525.33600 492.22200 6218.43100 3347.32800
[12/23 00:30:21    324s] <CMD> zoomBox -1889.58300 -1091.76200 9016.60300 4377.72600
[12/23 00:30:23    324s] <CMD> zoomBox -1132.11800 -588.09700 8138.14000 4060.96800
[12/23 00:30:23    324s] <CMD> zoomBox -488.27400 -159.98200 7391.44700 3791.72400
[12/23 00:30:24    325s] <CMD> zoomBox 919.57400 776.14500 5758.70900 3202.98700
[12/23 00:30:26    325s] <CMD> zoomBox -1132.12200 -588.09900 8138.14200 4060.96900
[12/23 00:30:26    325s] <CMD> zoomBox -1889.58800 -1091.76500 9016.60500 4377.72700
[12/23 00:30:29    326s] <CMD> setDrawView place
[12/23 00:30:29    326s] <CMD> zoomBox -2712.44300 -1626.44700 10118.37400 4808.25000
[12/23 00:31:16    335s] <CMD> addHaloToBlock {15 15 15 15} -allBlock
[12/23 00:31:20    336s] <CMD> redraw
[12/23 00:31:35    340s] <CMD> addRoutingHalo -allBlocks -space 5 -bottom metal1 -top metal6
[12/23 00:31:38    340s] <CMD> redraw
[12/23 00:31:46    342s] <CMD> set sprCreateIeRingOffset 1.0
[12/23 00:31:46    342s] <CMD> set sprCreateIeRingThreshold 1.0
[12/23 00:31:46    342s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/23 00:31:46    342s] <CMD> set sprCreateIeRingLayers {}
[12/23 00:31:46    342s] <CMD> set sprCreateIeRingOffset 1.0
[12/23 00:31:46    342s] <CMD> set sprCreateIeRingThreshold 1.0
[12/23 00:31:46    342s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/23 00:31:46    342s] <CMD> set sprCreateIeRingLayers {}
[12/23 00:31:46    342s] <CMD> set sprCreateIeStripeWidth 10.0
[12/23 00:31:46    342s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/23 00:31:46    342s] <CMD> set sprCreateIeStripeWidth 10.0
[12/23 00:31:46    342s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/23 00:31:46    342s] <CMD> set sprCreateIeRingOffset 1.0
[12/23 00:31:46    342s] <CMD> set sprCreateIeRingThreshold 1.0
[12/23 00:31:46    342s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/23 00:31:46    342s] <CMD> set sprCreateIeRingLayers {}
[12/23 00:31:46    342s] <CMD> set sprCreateIeStripeWidth 10.0
[12/23 00:31:46    342s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/23 00:32:13    347s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:32:13    347s] The ring targets are set to core/block ring wires.
[12/23 00:32:13    347s] addRing command will consider rows while creating rings.
[12/23 00:32:13    347s] addRing command will disallow rings to go over rows.
[12/23 00:32:13    347s] addRing command will ignore shorts while creating rings.
[12/23 00:32:13    347s] <CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 3 -use_interleaving_wire_group 1
[12/23 00:32:13    347s] 
[12/23 00:32:13    347s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1498.5M)
[12/23 00:32:13    347s] Ring generation is complete.
[12/23 00:32:13    347s] vias are now being generated.
[12/23 00:32:13    347s] addRing created 24 wires.
[12/23 00:32:13    347s] ViaGen created 72 vias, deleted 0 via to avoid violation.
[12/23 00:32:13    347s] +--------+----------------+----------------+
[12/23 00:32:13    347s] |  Layer |     Created    |     Deleted    |
[12/23 00:32:13    347s] +--------+----------------+----------------+
[12/23 00:32:13    347s] | metal1 |       12       |       NA       |
[12/23 00:32:13    347s] |   via  |       72       |        0       |
[12/23 00:32:13    347s] | metal2 |       12       |       NA       |
[12/23 00:32:13    347s] +--------+----------------+----------------+
[12/23 00:32:39    352s] <CMD> deselectAll
[12/23 00:32:39    352s] <CMD> selectInst IM1/i_SRAM
[12/23 00:33:10    358s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:33:10    358s] The ring targets are set to core/block ring wires.
[12/23 00:33:10    358s] addRing command will consider rows while creating rings.
[12/23 00:33:10    358s] addRing command will disallow rings to go over rows.
[12/23 00:33:10    358s] addRing command will ignore shorts while creating rings.
[12/23 00:33:10    358s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {rt bl } -skip_side {top left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:33:10    358s] 
[12/23 00:33:10    358s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1498.5M)
[12/23 00:33:10    358s] Ring generation is complete.
[12/23 00:33:10    358s] vias are now being generated.
[12/23 00:33:10    358s] addRing created 4 wires.
[12/23 00:33:10    358s] ViaGen created 6 vias, deleted 0 via to avoid violation.
[12/23 00:33:10    358s] +--------+----------------+----------------+
[12/23 00:33:10    358s] |  Layer |     Created    |     Deleted    |
[12/23 00:33:10    358s] +--------+----------------+----------------+
[12/23 00:33:10    358s] | metal1 |        2       |       NA       |
[12/23 00:33:10    358s] |   via  |        6       |        0       |
[12/23 00:33:10    358s] | metal2 |        2       |       NA       |
[12/23 00:33:10    358s] +--------+----------------+----------------+
[12/23 00:33:12    358s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:33:12    358s] The ring targets are set to core/block ring wires.
[12/23 00:33:12    358s] addRing command will consider rows while creating rings.
[12/23 00:33:12    358s] addRing command will disallow rings to go over rows.
[12/23 00:33:12    358s] addRing command will ignore shorts while creating rings.
[12/23 00:33:12    358s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {rt bl } -skip_side {top left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:33:12    358s] 
[12/23 00:33:12    358s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1498.5M)
[12/23 00:33:13    358s] Ring generation is complete.
[12/23 00:33:14    358s] <CMD> deselectAll
[12/23 00:33:14    358s] <CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
[12/23 00:33:28    361s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:33:28    361s] The ring targets are set to core/block ring wires.
[12/23 00:33:28    361s] addRing command will consider rows while creating rings.
[12/23 00:33:28    361s] addRing command will disallow rings to go over rows.
[12/23 00:33:28    361s] addRing command will ignore shorts while creating rings.
[12/23 00:33:28    361s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lt rt } -skip_side {top } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:33:28    361s] 
[12/23 00:33:28    361s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1496.5M)
[12/23 00:33:28    361s] Ring generation is complete.
[12/23 00:33:28    361s] vias are now being generated.
[12/23 00:33:28    361s] addRing created 6 wires.
[12/23 00:33:28    361s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/23 00:33:28    361s] +--------+----------------+----------------+
[12/23 00:33:28    361s] |  Layer |     Created    |     Deleted    |
[12/23 00:33:28    361s] +--------+----------------+----------------+
[12/23 00:33:28    361s] | metal1 |        2       |       NA       |
[12/23 00:33:28    361s] |   via  |        8       |        0       |
[12/23 00:33:28    361s] | metal2 |        4       |       NA       |
[12/23 00:33:28    361s] +--------+----------------+----------------+
[12/23 00:33:30    361s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:33:30    361s] The ring targets are set to core/block ring wires.
[12/23 00:33:30    361s] addRing command will consider rows while creating rings.
[12/23 00:33:30    361s] addRing command will disallow rings to go over rows.
[12/23 00:33:30    361s] addRing command will ignore shorts while creating rings.
[12/23 00:33:30    361s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lt rt } -skip_side {top } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:33:30    361s] 
[12/23 00:33:30    361s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1496.5M)
[12/23 00:33:30    361s] Ring generation is complete.
[12/23 00:33:32    361s] <CMD> deselectAll
[12/23 00:33:32    361s] <CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
[12/23 00:33:40    363s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:33:40    363s] The ring targets are set to core/block ring wires.
[12/23 00:33:40    363s] addRing command will consider rows while creating rings.
[12/23 00:33:40    363s] addRing command will disallow rings to go over rows.
[12/23 00:33:40    363s] addRing command will ignore shorts while creating rings.
[12/23 00:33:40    363s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lt br } -skip_side {top right } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:33:40    363s] 
[12/23 00:33:40    363s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1496.5M)
[12/23 00:33:40    363s] Ring generation is complete.
[12/23 00:33:40    363s] vias are now being generated.
[12/23 00:33:40    363s] addRing created 4 wires.
[12/23 00:33:40    363s] ViaGen created 6 vias, deleted 0 via to avoid violation.
[12/23 00:33:40    363s] +--------+----------------+----------------+
[12/23 00:33:40    363s] |  Layer |     Created    |     Deleted    |
[12/23 00:33:40    363s] +--------+----------------+----------------+
[12/23 00:33:40    363s] | metal1 |        2       |       NA       |
[12/23 00:33:40    363s] |   via  |        6       |        0       |
[12/23 00:33:40    363s] | metal2 |        2       |       NA       |
[12/23 00:33:40    363s] +--------+----------------+----------------+
[12/23 00:33:42    363s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:33:42    363s] The ring targets are set to core/block ring wires.
[12/23 00:33:42    363s] addRing command will consider rows while creating rings.
[12/23 00:33:42    363s] addRing command will disallow rings to go over rows.
[12/23 00:33:42    363s] addRing command will ignore shorts while creating rings.
[12/23 00:33:42    363s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lt br } -skip_side {top right } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:33:42    363s] 
[12/23 00:33:42    363s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1496.5M)
[12/23 00:33:42    363s] Ring generation is complete.
[12/23 00:33:43    363s] <CMD> deselectAll
[12/23 00:33:43    363s] <CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
[12/23 00:33:55    366s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:33:55    366s] The ring targets are set to core/block ring wires.
[12/23 00:33:55    366s] addRing command will consider rows while creating rings.
[12/23 00:33:55    366s] addRing command will disallow rings to go over rows.
[12/23 00:33:55    366s] addRing command will ignore shorts while creating rings.
[12/23 00:33:55    366s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb tr } -skip_side {bottom right } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:33:55    366s] 
[12/23 00:33:55    366s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1496.5M)
[12/23 00:33:55    366s] Ring generation is complete.
[12/23 00:33:55    366s] vias are now being generated.
[12/23 00:33:55    366s] addRing created 4 wires.
[12/23 00:33:55    366s] ViaGen created 6 vias, deleted 0 via to avoid violation.
[12/23 00:33:55    366s] +--------+----------------+----------------+
[12/23 00:33:55    366s] |  Layer |     Created    |     Deleted    |
[12/23 00:33:55    366s] +--------+----------------+----------------+
[12/23 00:33:55    366s] | metal1 |        2       |       NA       |
[12/23 00:33:55    366s] |   via  |        6       |        0       |
[12/23 00:33:55    366s] | metal2 |        2       |       NA       |
[12/23 00:33:55    366s] +--------+----------------+----------------+
[12/23 00:33:56    366s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:33:56    366s] The ring targets are set to core/block ring wires.
[12/23 00:33:56    366s] addRing command will consider rows while creating rings.
[12/23 00:33:56    366s] addRing command will disallow rings to go over rows.
[12/23 00:33:56    366s] addRing command will ignore shorts while creating rings.
[12/23 00:33:56    366s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb tr } -skip_side {bottom right } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:33:56    366s] 
[12/23 00:33:56    366s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1496.5M)
[12/23 00:33:56    366s] Ring generation is complete.
[12/23 00:33:57    366s] <CMD> deselectAll
[12/23 00:33:57    366s] <CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
[12/23 00:34:07    368s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:34:07    368s] The ring targets are set to core/block ring wires.
[12/23 00:34:07    368s] addRing command will consider rows while creating rings.
[12/23 00:34:07    368s] addRing command will disallow rings to go over rows.
[12/23 00:34:07    368s] addRing command will ignore shorts while creating rings.
[12/23 00:34:07    368s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb rb } -skip_side {bottom } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:34:07    368s] 
[12/23 00:34:07    368s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1494.5M)
[12/23 00:34:07    368s] Ring generation is complete.
[12/23 00:34:07    368s] vias are now being generated.
[12/23 00:34:07    368s] addRing created 6 wires.
[12/23 00:34:07    368s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/23 00:34:07    368s] +--------+----------------+----------------+
[12/23 00:34:07    368s] |  Layer |     Created    |     Deleted    |
[12/23 00:34:07    368s] +--------+----------------+----------------+
[12/23 00:34:07    368s] | metal1 |        2       |       NA       |
[12/23 00:34:07    368s] |   via  |        8       |        0       |
[12/23 00:34:07    368s] | metal2 |        4       |       NA       |
[12/23 00:34:07    368s] +--------+----------------+----------------+
[12/23 00:34:09    368s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:34:09    368s] The ring targets are set to core/block ring wires.
[12/23 00:34:09    368s] addRing command will consider rows while creating rings.
[12/23 00:34:09    368s] addRing command will disallow rings to go over rows.
[12/23 00:34:09    368s] addRing command will ignore shorts while creating rings.
[12/23 00:34:09    368s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb rb } -skip_side {bottom } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:34:09    368s] 
[12/23 00:34:09    368s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1494.5M)
[12/23 00:34:09    368s] Ring generation is complete.
[12/23 00:34:10    369s] <CMD> deselectAll
[12/23 00:34:10    369s] <CMD> selectInst DM1/i_SRAM
[12/23 00:34:17    370s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:34:17    370s] The ring targets are set to core/block ring wires.
[12/23 00:34:17    370s] addRing command will consider rows while creating rings.
[12/23 00:34:17    370s] addRing command will disallow rings to go over rows.
[12/23 00:34:17    370s] addRing command will ignore shorts while creating rings.
[12/23 00:34:17    370s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {tl rb } -skip_side {bottom left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:34:17    370s] 
[12/23 00:34:17    370s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1494.5M)
[12/23 00:34:17    370s] Ring generation is complete.
[12/23 00:34:17    370s] vias are now being generated.
[12/23 00:34:17    370s] addRing created 4 wires.
[12/23 00:34:17    370s] ViaGen created 6 vias, deleted 0 via to avoid violation.
[12/23 00:34:17    370s] +--------+----------------+----------------+
[12/23 00:34:17    370s] |  Layer |     Created    |     Deleted    |
[12/23 00:34:17    370s] +--------+----------------+----------------+
[12/23 00:34:17    370s] | metal1 |        2       |       NA       |
[12/23 00:34:17    370s] |   via  |        6       |        0       |
[12/23 00:34:17    370s] | metal2 |        2       |       NA       |
[12/23 00:34:17    370s] +--------+----------------+----------------+
[12/23 00:34:19    370s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:34:19    370s] The ring targets are set to core/block ring wires.
[12/23 00:34:19    370s] addRing command will consider rows while creating rings.
[12/23 00:34:19    370s] addRing command will disallow rings to go over rows.
[12/23 00:34:19    370s] addRing command will ignore shorts while creating rings.
[12/23 00:34:19    370s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {tl rb } -skip_side {bottom left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:34:19    370s] 
[12/23 00:34:19    370s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1494.5M)
[12/23 00:34:19    370s] Ring generation is complete.
[12/23 00:34:52    376s] <CMD> setSrouteMode -viaConnectToShape { ring blockring blockpin }
[12/23 00:34:52    376s] <CMD> sroute -connect { blockPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
[12/23 00:34:52    376s] *** Begin SPECIAL ROUTE on Fri Dec 23 00:34:52 2022 ***
[12/23 00:34:52    376s] SPECIAL ROUTE ran on directory: /home/user2/Vsd22/Vsd22113/Desktop/HW4_4/build
[12/23 00:34:52    376s] SPECIAL ROUTE ran on machine: vlsicad9 (Linux 3.10.0-957.21.3.el7.x86_64 Xeon 1.60Ghz)
[12/23 00:34:52    376s] 
[12/23 00:34:52    376s] Begin option processing ...
[12/23 00:34:52    376s] srouteConnectPowerBump set to false
[12/23 00:34:52    376s] routeSelectNet set to "GND VCC"
[12/23 00:34:52    376s] routeSpecial set to true
[12/23 00:34:52    376s] srouteBlockPin set to "useLef"
[12/23 00:34:52    376s] srouteBottomLayerLimit set to 1
[12/23 00:34:52    376s] srouteBottomTargetLayerLimit set to 1
[12/23 00:34:52    376s] srouteConnectConverterPin set to false
[12/23 00:34:52    376s] srouteConnectCorePin set to false
[12/23 00:34:52    376s] srouteConnectPadPin set to false
[12/23 00:34:52    376s] srouteConnectStripe set to false
[12/23 00:34:52    376s] srouteCrossoverViaBottomLayer set to 1
[12/23 00:34:52    376s] srouteCrossoverViaTopLayer set to 6
[12/23 00:34:52    376s] srouteFollowCorePinEnd set to 3
[12/23 00:34:52    376s] srouteFollowPadPin set to false
[12/23 00:34:52    376s] srouteJogControl set to "preferWithChanges differentLayer"
[12/23 00:34:52    376s] srouteNoViaOnWireShape set to "padring stripe coverpin noshape blockwire corewire followpin iowire"
[12/23 00:34:52    376s] sroutePadPinAllPorts set to true
[12/23 00:34:52    376s] sroutePreserveExistingRoutes set to true
[12/23 00:34:52    376s] srouteRoutePowerBarPortOnBothDir set to true
[12/23 00:34:52    376s] srouteStopBlockPin set to "nearestTarget"
[12/23 00:34:52    376s] srouteTopLayerLimit set to 6
[12/23 00:34:52    376s] srouteTopTargetLayerLimit set to 6
[12/23 00:34:52    376s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2489.00 megs.
[12/23 00:34:52    376s] 
[12/23 00:34:52    376s] Reading DB technology information...
[12/23 00:34:52    376s] Finished reading DB technology information.
[12/23 00:34:52    376s] Reading floorplan and netlist information...
[12/23 00:34:52    376s] Finished reading floorplan and netlist information.
[12/23 00:34:52    376s] Read in 12 layers, 6 routing layers, 1 overlap layer
[12/23 00:34:52    376s] Read in 178 macros, 178 used
[12/23 00:34:52    376s] Read in 181 components
[12/23 00:34:52    376s]   175 core components: 175 unplaced, 0 placed, 0 fixed
[12/23 00:34:52    376s]   6 block/ring components: 0 unplaced, 0 placed, 6 fixed
[12/23 00:34:52    376s] Read in 167 physical pins
[12/23 00:34:52    376s]   167 physical pins: 0 unplaced, 167 placed, 0 fixed
[12/23 00:34:52    376s] Read in 7 blockages
[12/23 00:34:52    376s] Read in 167 nets
[12/23 00:34:52    376s] Read in 2 special nets, 2 routed
[12/23 00:34:52    376s] Read in 529 terminals
[12/23 00:34:52    376s] 2 nets selected.
[12/23 00:34:52    376s] 
[12/23 00:34:52    376s] Begin power routing ...
[12/23 00:34:56    379s]   Number of Block ports routed: 2886
[12/23 00:34:56    379s]   Number of Power Bump ports routed: 0
[12/23 00:34:56    379s] End power routing: cpu: 0:00:03, real: 0:00:04, peak: 2492.00 megs.
[12/23 00:34:56    379s] 
[12/23 00:34:56    379s] 
[12/23 00:34:56    379s] 
[12/23 00:34:56    379s]  Begin updating DB with routing results ...
[12/23 00:34:56    379s]  Updating DB with 167 io pins ...
[12/23 00:34:56    379s]  Updating DB with 0 via definition ...
[12/23 00:34:56    380s] sroute created 2886 wires.
[12/23 00:34:56    380s] ViaGen created 5630 vias, deleted 0 via to avoid violation.
[12/23 00:34:56    380s] +--------+----------------+----------------+
[12/23 00:34:56    380s] |  Layer |     Created    |     Deleted    |
[12/23 00:34:56    380s] +--------+----------------+----------------+
[12/23 00:34:56    380s] | metal1 |      1482      |       NA       |
[12/23 00:34:56    380s] |   via  |      5218      |        0       |
[12/23 00:34:56    380s] | metal2 |      1152      |       NA       |
[12/23 00:34:56    380s] |  via2  |       412      |        0       |
[12/23 00:34:56    380s] | metal3 |       252      |       NA       |
[12/23 00:34:56    380s] +--------+----------------+----------------+
[12/23 00:35:08    382s] <CMD> set sprCreateIeRingOffset 1.0
[12/23 00:35:08    382s] <CMD> set sprCreateIeRingThreshold 1.0
[12/23 00:35:08    382s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/23 00:35:08    382s] <CMD> set sprCreateIeRingLayers {}
[12/23 00:35:08    382s] <CMD> set sprCreateIeRingOffset 1.0
[12/23 00:35:08    382s] <CMD> set sprCreateIeRingThreshold 1.0
[12/23 00:35:08    382s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/23 00:35:08    382s] <CMD> set sprCreateIeRingLayers {}
[12/23 00:35:08    382s] <CMD> set sprCreateIeStripeWidth 10.0
[12/23 00:35:08    382s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/23 00:35:08    382s] <CMD> set sprCreateIeStripeWidth 10.0
[12/23 00:35:08    382s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/23 00:35:08    382s] <CMD> set sprCreateIeRingOffset 1.0
[12/23 00:35:08    382s] <CMD> set sprCreateIeRingThreshold 1.0
[12/23 00:35:08    382s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/23 00:35:08    382s] <CMD> set sprCreateIeRingLayers {}
[12/23 00:35:08    382s] <CMD> set sprCreateIeStripeWidth 10.0
[12/23 00:35:08    382s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/23 00:36:00    390s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal5 -stacked_via_bottom_layer metal4 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/23 00:36:00    390s] addStripe will allow jog to connect padcore ring and block ring.
[12/23 00:36:00    390s] 
[12/23 00:36:00    390s] Stripes will stop at the boundary of the specified area.
[12/23 00:36:00    390s] When breaking rings, the power planner will consider the existence of blocks.
[12/23 00:36:00    390s] Stripes will not extend to closest target.
[12/23 00:36:00    390s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/23 00:36:00    390s] Stripes will not be created over regions without power planning wires.
[12/23 00:36:00    390s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/23 00:36:00    390s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/23 00:36:00    390s] Offset for stripe breaking is set to 0.
[12/23 00:36:00    390s] <CMD> addStripe -nets {GND VCC} -layer metal4 -direction vertical -width 1.2 -spacing 0.28 -set_to_set_distance 20 -start_from left -start_offset 10 -stop_offset 10 -switch_layer_over_obs true -merge_stripes_value auto -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/23 00:36:00    390s] 
[12/23 00:36:00    390s] Initialize fgc environment(mem: 1418.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:00    390s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:00    390s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:00    390s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:00    390s] Starting stripe generation ...
[12/23 00:36:00    390s] Auto merging with block rings is ON.
[12/23 00:36:00    390s] Non-Default Mode Option Settings :
[12/23 00:36:00    390s]   NONE
[12/23 00:36:00    390s] The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/23 00:36:00    390s] The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/23 00:36:00    390s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:00    390s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:00    390s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:00    390s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:00    390s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:00    391s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:00    391s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:00    391s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:00    391s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:00    391s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:00    391s] Stripe generation is complete.
[12/23 00:36:00    391s] vias are now being generated.
[12/23 00:36:00    391s] addStripe created 308 wires.
[12/23 00:36:00    391s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/23 00:36:00    391s] +--------+----------------+----------------+
[12/23 00:36:00    391s] |  Layer |     Created    |     Deleted    |
[12/23 00:36:00    391s] +--------+----------------+----------------+
[12/23 00:36:00    391s] | metal4 |       308      |       NA       |
[12/23 00:36:00    391s] +--------+----------------+----------------+
[12/23 00:36:21    394s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal5 -stacked_via_bottom_layer metal4 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/23 00:36:21    394s] addStripe will allow jog to connect padcore ring and block ring.
[12/23 00:36:21    394s] 
[12/23 00:36:21    394s] Stripes will stop at the boundary of the specified area.
[12/23 00:36:21    394s] When breaking rings, the power planner will consider the existence of blocks.
[12/23 00:36:21    394s] Stripes will not extend to closest target.
[12/23 00:36:21    394s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/23 00:36:21    394s] Stripes will not be created over regions without power planning wires.
[12/23 00:36:21    394s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/23 00:36:21    394s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/23 00:36:21    394s] Offset for stripe breaking is set to 0.
[12/23 00:36:21    394s] <CMD> addStripe -nets {GND VCC} -layer metal5 -direction horizontal -width 1.2 -spacing 0.28 -set_to_set_distance 20 -start_from bottom -start_offset 10 -stop_offset 10 -switch_layer_over_obs true -merge_stripes_value auto -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/23 00:36:21    394s] 
[12/23 00:36:21    394s] Initialize fgc environment(mem: 1418.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:21    394s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:21    394s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:21    394s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:21    394s] Starting stripe generation ...
[12/23 00:36:21    394s] Auto merging with block rings is ON.
[12/23 00:36:21    394s] Non-Default Mode Option Settings :
[12/23 00:36:21    394s]   NONE
[12/23 00:36:21    394s] The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/23 00:36:21    394s] The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/23 00:36:21    394s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:21    394s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:21    394s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:21    394s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:21    394s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:21    394s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:21    394s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:21    394s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:21    394s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:21    394s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:21    394s] Stripe generation is complete.
[12/23 00:36:21    394s] vias are now being generated.
[12/23 00:36:21    394s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2395.84, 426.00) (2399.08, 427.12)
[12/23 00:36:21    394s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2403.68, 426.00) (2406.92, 427.12)
[12/23 00:36:21    394s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2411.52, 426.00) (2414.76, 427.12)
[12/23 00:36:21    394s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2372.32, 426.00) (2375.56, 427.12)
[12/23 00:36:21    394s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2380.16, 426.00) (2383.40, 427.12)
[12/23 00:36:21    394s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2388.00, 426.00) (2391.24, 427.12)
[12/23 00:36:21    394s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2333.12, 426.00) (2336.36, 427.12)
[12/23 00:36:21    394s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2309.60, 426.00) (2312.84, 427.12)
[12/23 00:36:21    394s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2317.44, 426.00) (2320.68, 427.12)
[12/23 00:36:21    394s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2325.28, 426.00) (2328.52, 427.12)
[12/23 00:36:21    394s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2293.92, 426.00) (2297.16, 427.12)
[12/23 00:36:21    394s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2301.76, 426.00) (2305.00, 427.12)
[12/23 00:36:21    394s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2997.64, 426.00) (3000.88, 427.12)
[12/23 00:36:21    394s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2989.80, 426.00) (2993.04, 427.12)
[12/23 00:36:21    394s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2981.96, 426.00) (2985.20, 427.12)
[12/23 00:36:21    394s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (3021.16, 426.00) (3024.40, 427.12)
[12/23 00:36:21    394s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (3013.32, 426.00) (3016.56, 427.12)
[12/23 00:36:21    394s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (3005.48, 426.00) (3008.72, 427.12)
[12/23 00:36:21    394s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (3060.36, 426.00) (3063.60, 427.12)
[12/23 00:36:21    394s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (3083.88, 426.00) (3087.12, 427.12)
[12/23 00:36:21    394s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[12/23 00:36:21    394s] To increase the message display limit, refer to the product command reference manual.
[12/23 00:36:21    395s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (35.34, 1085.28) (36.46, 1085.50).
[12/23 00:36:21    395s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1954.36, 1085.28) (1955.48, 1085.50).
[12/23 00:36:21    395s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (2307.16, 1266.44) (2308.28, 1266.48).
[12/23 00:36:21    395s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (3125.54, 1266.44) (3126.66, 1266.48).
[12/23 00:36:21    395s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (2307.16, 1365.28) (2308.28, 1365.46).
[12/23 00:36:21    395s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (3125.54, 1365.28) (3126.66, 1365.46).
[12/23 00:36:21    395s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (35.34, 1905.28) (36.46, 1905.34).
[12/23 00:36:21    395s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1954.36, 1905.28) (1955.48, 1905.34).
[12/23 00:36:21    395s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (2462.84, 2145.28) (2463.96, 2145.42).
[12/23 00:36:21    395s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (2969.86, 2145.28) (2970.98, 2145.42).
[12/23 00:36:21    395s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (35.34, 2485.28) (36.46, 2485.50).
[12/23 00:36:21    395s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1954.36, 2485.28) (1955.48, 2485.50).
[12/23 00:36:21    395s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (35.34, 2866.42) (36.46, 2866.48).
[12/23 00:36:21    395s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1954.36, 2866.42) (1955.48, 2866.48).
[12/23 00:36:21    395s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (35.34, 2885.28) (36.46, 2885.34).
[12/23 00:36:21    395s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1954.36, 2885.28) (1955.48, 2885.34).
[12/23 00:36:21    395s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (2462.84, 3065.28) (2463.96, 3065.50).
[12/23 00:36:21    395s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (2969.86, 3065.28) (2970.98, 3065.50).
[12/23 00:36:21    395s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (35.34, 226.76) (36.46, 227.02).
[12/23 00:36:21    395s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1954.36, 226.76) (1955.48, 227.02).
[12/23 00:36:21    395s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[12/23 00:36:21    395s] To increase the message display limit, refer to the product command reference manual.
[12/23 00:36:22    396s] addStripe created 308 wires.
[12/23 00:36:22    396s] ViaGen created 17796 vias, deleted 0 via to avoid violation.
[12/23 00:36:22    396s] +--------+----------------+----------------+
[12/23 00:36:22    396s] |  Layer |     Created    |     Deleted    |
[12/23 00:36:22    396s] +--------+----------------+----------------+
[12/23 00:36:22    396s] |  via4  |      17796     |        0       |
[12/23 00:36:22    396s] | metal5 |       308      |       NA       |
[12/23 00:36:22    396s] +--------+----------------+----------------+
[12/23 00:36:27    397s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal5 -stacked_via_bottom_layer metal4 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/23 00:36:27    397s] addStripe will allow jog to connect padcore ring and block ring.
[12/23 00:36:27    397s] 
[12/23 00:36:27    397s] Stripes will stop at the boundary of the specified area.
[12/23 00:36:27    397s] When breaking rings, the power planner will consider the existence of blocks.
[12/23 00:36:27    397s] Stripes will not extend to closest target.
[12/23 00:36:27    397s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/23 00:36:27    397s] Stripes will not be created over regions without power planning wires.
[12/23 00:36:27    397s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/23 00:36:27    397s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/23 00:36:27    397s] Offset for stripe breaking is set to 0.
[12/23 00:36:27    397s] <CMD> addStripe -nets {GND VCC} -layer metal5 -direction horizontal -width 1.2 -spacing 0.28 -set_to_set_distance 20 -start_from bottom -start_offset 10 -stop_offset 10 -switch_layer_over_obs true -merge_stripes_value auto -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/23 00:36:27    397s] 
[12/23 00:36:27    397s] Initialize fgc environment(mem: 1418.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:27    397s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:27    397s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:27    397s] Loading via instances (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:27    397s] Starting stripe generation ...
[12/23 00:36:27    397s] Auto merging with block rings is ON.
[12/23 00:36:27    397s] Non-Default Mode Option Settings :
[12/23 00:36:27    397s]   NONE
[12/23 00:36:27    397s] The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/23 00:36:27    397s] The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/23 00:36:27    397s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:27    397s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:27    397s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:27    397s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:27    397s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:27    397s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:27    397s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:27    397s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:27    397s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:27    397s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
[12/23 00:36:27    397s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 45.880001) (3126.659912, 45.880001) because same wire already exists.
[12/23 00:36:27    397s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 65.879997) (3126.659912, 65.879997) because same wire already exists.
[12/23 00:36:27    397s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 85.879997) (3126.659912, 85.879997) because same wire already exists.
[12/23 00:36:27    397s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 105.879997) (3126.659912, 105.879997) because same wire already exists.
[12/23 00:36:27    397s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 125.879997) (3126.659912, 125.879997) because same wire already exists.
[12/23 00:36:27    397s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 145.880005) (3126.659912, 145.880005) because same wire already exists.
[12/23 00:36:27    397s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 165.880005) (3126.659912, 165.880005) because same wire already exists.
[12/23 00:36:27    397s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 185.880005) (3126.659912, 185.880005) because same wire already exists.
[12/23 00:36:27    397s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 205.880005) (3126.659912, 205.880005) because same wire already exists.
[12/23 00:36:27    397s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 225.880005) (3126.659912, 225.880005) because same wire already exists.
[12/23 00:36:27    397s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 245.880005) (3126.659912, 245.880005) because same wire already exists.
[12/23 00:36:27    397s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 265.880005) (3126.659912, 265.880005) because same wire already exists.
[12/23 00:36:27    397s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 285.880005) (3126.659912, 285.880005) because same wire already exists.
[12/23 00:36:27    397s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 305.880005) (3126.659912, 305.880005) because same wire already exists.
[12/23 00:36:27    397s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 325.880005) (3126.659912, 325.880005) because same wire already exists.
[12/23 00:36:27    397s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 345.880005) (3126.659912, 345.880005) because same wire already exists.
[12/23 00:36:27    397s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 365.880005) (3126.659912, 365.880005) because same wire already exists.
[12/23 00:36:27    397s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 385.880005) (3126.659912, 385.880005) because same wire already exists.
[12/23 00:36:27    397s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 405.880005) (3126.659912, 405.880005) because same wire already exists.
[12/23 00:36:27    397s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 425.880005) (3126.659912, 425.880005) because same wire already exists.
[12/23 00:36:27    397s] **WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
[12/23 00:36:27    397s] To increase the message display limit, refer to the product command reference manual.
[12/23 00:36:27    397s] Stripe generation is complete.
[12/23 00:36:51    401s] <CMD> setSrouteMode -viaConnectToShape { ring stripe blockring blockpin }
[12/23 00:36:51    401s] <CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
[12/23 00:36:51    401s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/23 00:36:51    401s] *** Begin SPECIAL ROUTE on Fri Dec 23 00:36:51 2022 ***
[12/23 00:36:51    401s] SPECIAL ROUTE ran on directory: /home/user2/Vsd22/Vsd22113/Desktop/HW4_4/build
[12/23 00:36:51    401s] SPECIAL ROUTE ran on machine: vlsicad9 (Linux 3.10.0-957.21.3.el7.x86_64 Xeon 1.60Ghz)
[12/23 00:36:51    401s] 
[12/23 00:36:51    401s] Begin option processing ...
[12/23 00:36:51    401s] srouteConnectPowerBump set to false
[12/23 00:36:51    401s] routeSelectNet set to "GND VCC"
[12/23 00:36:51    401s] routeSpecial set to true
[12/23 00:36:51    401s] srouteBottomLayerLimit set to 1
[12/23 00:36:51    401s] srouteBottomTargetLayerLimit set to 1
[12/23 00:36:51    401s] srouteConnectBlockPin set to false
[12/23 00:36:51    401s] srouteConnectConverterPin set to false
[12/23 00:36:51    401s] srouteConnectPadPin set to false
[12/23 00:36:51    401s] srouteConnectStripe set to false
[12/23 00:36:51    401s] srouteCrossoverViaBottomLayer set to 1
[12/23 00:36:51    401s] srouteCrossoverViaTopLayer set to 6
[12/23 00:36:51    401s] srouteFollowCorePinEnd set to 3
[12/23 00:36:51    401s] srouteFollowPadPin set to false
[12/23 00:36:51    401s] srouteJogControl set to "preferWithChanges differentLayer"
[12/23 00:36:51    401s] srouteNoViaOnWireShape set to "padring coverpin noshape blockwire corewire followpin iowire"
[12/23 00:36:51    401s] sroutePadPinAllPorts set to true
[12/23 00:36:51    401s] sroutePreserveExistingRoutes set to true
[12/23 00:36:51    401s] srouteRoutePowerBarPortOnBothDir set to true
[12/23 00:36:51    401s] srouteStopBlockPin set to "nearestTarget"
[12/23 00:36:51    401s] srouteTopLayerLimit set to 6
[12/23 00:36:51    401s] srouteTopTargetLayerLimit set to 6
[12/23 00:36:51    401s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2492.00 megs.
[12/23 00:36:51    401s] 
[12/23 00:36:51    401s] Reading DB technology information...
[12/23 00:36:51    401s] Finished reading DB technology information.
[12/23 00:36:51    401s] Reading floorplan and netlist information...
[12/23 00:36:51    401s] Finished reading floorplan and netlist information.
[12/23 00:36:51    401s] Read in 12 layers, 6 routing layers, 1 overlap layer
[12/23 00:36:51    401s] Read in 398 macros, 179 used
[12/23 00:36:51    401s] Read in 181 components
[12/23 00:36:51    401s]   175 core components: 175 unplaced, 0 placed, 0 fixed
[12/23 00:36:51    401s]   6 block/ring components: 0 unplaced, 0 placed, 6 fixed
[12/23 00:36:51    401s] Read in 167 physical pins
[12/23 00:36:51    401s]   167 physical pins: 0 unplaced, 167 placed, 0 fixed
[12/23 00:36:51    401s] Read in 7 blockages
[12/23 00:36:51    401s] Read in 167 nets
[12/23 00:36:51    401s] Read in 2 special nets, 2 routed
[12/23 00:36:51    401s] Read in 529 terminals
[12/23 00:36:51    401s] 2 nets selected.
[12/23 00:36:51    401s] 
[12/23 00:36:51    401s] Begin power routing ...
[12/23 00:36:55    406s] CPU time for FollowPin 4 seconds
[12/23 00:36:59    410s] CPU time for FollowPin 4 seconds
[12/23 00:37:00    410s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal3 at (2305.21, 1361.13) (2305.49, 1361.18).
[12/23 00:37:00    410s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal3 at (2305.21, 3023.62) (2305.49, 3024.13).
[12/23 00:37:00    410s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal3 at (2305.21, 2923.53) (2305.49, 2923.58).
[12/23 00:37:00    410s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (2465.76, 1632.58) (2466.54, 1632.85).
[12/23 00:37:00    411s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal3 at (2465.76, 2852.85) (2466.54, 2853.02).
[12/23 00:37:00    411s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (2965.34, 1632.58) (2966.54, 1632.85).
[12/23 00:37:00    411s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (2965.34, 2852.85) (2966.54, 2853.02).
[12/23 00:37:01    411s]   Number of Core ports routed: 2146
[12/23 00:37:01    411s]   Number of Followpin connections: 1073
[12/23 00:37:01    411s] End power routing: cpu: 0:00:09, real: 0:00:10, peak: 2493.00 megs.
[12/23 00:37:01    411s] 
[12/23 00:37:01    411s] 
[12/23 00:37:01    411s] 
[12/23 00:37:01    411s]  Begin updating DB with routing results ...
[12/23 00:37:01    411s]  Updating DB with 167 io pins ...
[12/23 00:37:01    411s]  Updating DB with 0 via definition ...
[12/23 00:37:01    411s] sroute created 3325 wires.
[12/23 00:37:01    411s] ViaGen created 102074 vias, deleted 64 vias to avoid violation.
[12/23 00:37:01    411s] +--------+----------------+----------------+
[12/23 00:37:01    411s] |  Layer |     Created    |     Deleted    |
[12/23 00:37:01    411s] +--------+----------------+----------------+
[12/23 00:37:01    411s] | metal1 |      3219      |       NA       |
[12/23 00:37:01    411s] |   via  |      34742     |       59       |
[12/23 00:37:01    411s] |  via2  |      33717     |        5       |
[12/23 00:37:01    411s] | metal3 |       106      |       NA       |
[12/23 00:37:01    411s] |  via3  |      33615     |        0       |
[12/23 00:37:01    411s] +--------+----------------+----------------+
[12/23 00:37:07    412s] <CMD> getMultiCpuUsage -localCpu
[12/23 00:37:07    412s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/23 00:37:07    412s] <CMD> get_verify_drc_mode -quiet -area
[12/23 00:37:07    412s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/23 00:37:07    412s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/23 00:37:07    412s] <CMD> get_verify_drc_mode -check_only -quiet
[12/23 00:37:07    412s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/23 00:37:07    412s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/23 00:37:07    412s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/23 00:37:07    412s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/23 00:37:07    412s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/23 00:37:07    412s] <CMD> get_verify_drc_mode -limit -quiet
[12/23 00:37:11    413s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report top.drc.rpt -limit 1000
[12/23 00:37:11    413s] <CMD> verify_drc
[12/23 00:37:11    413s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[12/23 00:37:11    413s] #-report top.drc.rpt                     # string, default="", user setting
[12/23 00:37:11    413s]  *** Starting Verify DRC (MEM: 1414.5) ***
[12/23 00:37:11    413s] 
[12/23 00:37:11    413s] #create default rule from bind_ndr_rule rule=0x7f46ff1648a0 0x7f46d0664018
[12/23 00:37:11    413s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[12/23 00:37:11    413s]   VERIFY DRC ...... Starting Verification
[12/23 00:37:11    413s]   VERIFY DRC ...... Initializing
[12/23 00:37:11    413s]   VERIFY DRC ...... Deleting Existing Violations
[12/23 00:37:11    413s]   VERIFY DRC ...... Creating Sub-Areas
[12/23 00:37:11    413s]   VERIFY DRC ...... Using new threading
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 264.960 264.960} 1 of 144
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area: {264.960 0.000 529.920 264.960} 2 of 144
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area: {529.920 0.000 794.880 264.960} 3 of 144
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area: {794.880 0.000 1059.840 264.960} 4 of 144
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area: {1059.840 0.000 1324.800 264.960} 5 of 144
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area: {1324.800 0.000 1589.760 264.960} 6 of 144
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area: {1589.760 0.000 1854.720 264.960} 7 of 144
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area: {1854.720 0.000 2119.680 264.960} 8 of 144
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area: {2119.680 0.000 2384.640 264.960} 9 of 144
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area: {2384.640 0.000 2649.600 264.960} 10 of 144
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area: {2649.600 0.000 2914.560 264.960} 11 of 144
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area: {2914.560 0.000 3162.000 264.960} 12 of 144
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area: {0.000 264.960 264.960 529.920} 13 of 144
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area: {264.960 264.960 529.920 529.920} 14 of 144
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area: {529.920 264.960 794.880 529.920} 15 of 144
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area: {794.880 264.960 1059.840 529.920} 16 of 144
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area: {1059.840 264.960 1324.800 529.920} 17 of 144
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area: {1324.800 264.960 1589.760 529.920} 18 of 144
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area: {1589.760 264.960 1854.720 529.920} 19 of 144
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area: {1854.720 264.960 2119.680 529.920} 20 of 144
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/23 00:37:11    413s]   VERIFY DRC ...... Sub-Area: {2119.680 264.960 2384.640 529.920} 21 of 144
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area: {2384.640 264.960 2649.600 529.920} 22 of 144
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area: {2649.600 264.960 2914.560 529.920} 23 of 144
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area: {2914.560 264.960 3162.000 529.920} 24 of 144
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area: {0.000 529.920 264.960 794.880} 25 of 144
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area: {264.960 529.920 529.920 794.880} 26 of 144
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area: {529.920 529.920 794.880 794.880} 27 of 144
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area: {794.880 529.920 1059.840 794.880} 28 of 144
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area: {1059.840 529.920 1324.800 794.880} 29 of 144
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area: {1324.800 529.920 1589.760 794.880} 30 of 144
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area: {1589.760 529.920 1854.720 794.880} 31 of 144
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area: {1854.720 529.920 2119.680 794.880} 32 of 144
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area: {2119.680 529.920 2384.640 794.880} 33 of 144
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area: {2384.640 529.920 2649.600 794.880} 34 of 144
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area: {2649.600 529.920 2914.560 794.880} 35 of 144
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area: {2914.560 529.920 3162.000 794.880} 36 of 144
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area: {0.000 794.880 264.960 1059.840} 37 of 144
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area: {264.960 794.880 529.920 1059.840} 38 of 144
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[12/23 00:37:11    414s]   VERIFY DRC ...... Sub-Area: {529.920 794.880 794.880 1059.840} 39 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {794.880 794.880 1059.840 1059.840} 40 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {1059.840 794.880 1324.800 1059.840} 41 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {1324.800 794.880 1589.760 1059.840} 42 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {1589.760 794.880 1854.720 1059.840} 43 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {1854.720 794.880 2119.680 1059.840} 44 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {2119.680 794.880 2384.640 1059.840} 45 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {2384.640 794.880 2649.600 1059.840} 46 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {2649.600 794.880 2914.560 1059.840} 47 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {2914.560 794.880 3162.000 1059.840} 48 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {0.000 1059.840 264.960 1324.800} 49 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {264.960 1059.840 529.920 1324.800} 50 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {529.920 1059.840 794.880 1324.800} 51 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {794.880 1059.840 1059.840 1324.800} 52 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {1059.840 1059.840 1324.800 1324.800} 53 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {1324.800 1059.840 1589.760 1324.800} 54 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {1589.760 1059.840 1854.720 1324.800} 55 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {1854.720 1059.840 2119.680 1324.800} 56 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {2119.680 1059.840 2384.640 1324.800} 57 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {2384.640 1059.840 2649.600 1324.800} 58 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {2649.600 1059.840 2914.560 1324.800} 59 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {2914.560 1059.840 3162.000 1324.800} 60 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {0.000 1324.800 264.960 1589.760} 61 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {264.960 1324.800 529.920 1589.760} 62 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {529.920 1324.800 794.880 1589.760} 63 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {794.880 1324.800 1059.840 1589.760} 64 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {1059.840 1324.800 1324.800 1589.760} 65 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {1324.800 1324.800 1589.760 1589.760} 66 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {1589.760 1324.800 1854.720 1589.760} 67 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {1854.720 1324.800 2119.680 1589.760} 68 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {2119.680 1324.800 2384.640 1589.760} 69 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {2384.640 1324.800 2649.600 1589.760} 70 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {2649.600 1324.800 2914.560 1589.760} 71 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {2914.560 1324.800 3162.000 1589.760} 72 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {0.000 1589.760 264.960 1854.720} 73 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {264.960 1589.760 529.920 1854.720} 74 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {529.920 1589.760 794.880 1854.720} 75 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {794.880 1589.760 1059.840 1854.720} 76 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {1059.840 1589.760 1324.800 1854.720} 77 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {1324.800 1589.760 1589.760 1854.720} 78 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {1589.760 1589.760 1854.720 1854.720} 79 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {1854.720 1589.760 2119.680 1854.720} 80 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {2119.680 1589.760 2384.640 1854.720} 81 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {2384.640 1589.760 2649.600 1854.720} 82 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {2649.600 1589.760 2914.560 1854.720} 83 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {2914.560 1589.760 3162.000 1854.720} 84 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {0.000 1854.720 264.960 2119.680} 85 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {264.960 1854.720 529.920 2119.680} 86 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {529.920 1854.720 794.880 2119.680} 87 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {794.880 1854.720 1059.840 2119.680} 88 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {1059.840 1854.720 1324.800 2119.680} 89 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {1324.800 1854.720 1589.760 2119.680} 90 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {1589.760 1854.720 1854.720 2119.680} 91 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {1854.720 1854.720 2119.680 2119.680} 92 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {2119.680 1854.720 2384.640 2119.680} 93 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {2384.640 1854.720 2649.600 2119.680} 94 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {2649.600 1854.720 2914.560 2119.680} 95 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {2914.560 1854.720 3162.000 2119.680} 96 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {0.000 2119.680 264.960 2384.640} 97 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {264.960 2119.680 529.920 2384.640} 98 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {529.920 2119.680 794.880 2384.640} 99 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {794.880 2119.680 1059.840 2384.640} 100 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {1059.840 2119.680 1324.800 2384.640} 101 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {1324.800 2119.680 1589.760 2384.640} 102 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {1589.760 2119.680 1854.720 2384.640} 103 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {1854.720 2119.680 2119.680 2384.640} 104 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {2119.680 2119.680 2384.640 2384.640} 105 of 144
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[12/23 00:37:12    414s]   VERIFY DRC ...... Sub-Area: {2384.640 2119.680 2649.600 2384.640} 106 of 144
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area: {2649.600 2119.680 2914.560 2384.640} 107 of 144
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area: {2914.560 2119.680 3162.000 2384.640} 108 of 144
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area: {0.000 2384.640 264.960 2649.600} 109 of 144
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area: {264.960 2384.640 529.920 2649.600} 110 of 144
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area: {529.920 2384.640 794.880 2649.600} 111 of 144
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area: {794.880 2384.640 1059.840 2649.600} 112 of 144
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area: {1059.840 2384.640 1324.800 2649.600} 113 of 144
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area: {1324.800 2384.640 1589.760 2649.600} 114 of 144
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area: {1589.760 2384.640 1854.720 2649.600} 115 of 144
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area: {1854.720 2384.640 2119.680 2649.600} 116 of 144
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area: {2119.680 2384.640 2384.640 2649.600} 117 of 144
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area: {2384.640 2384.640 2649.600 2649.600} 118 of 144
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area: {2649.600 2384.640 2914.560 2649.600} 119 of 144
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area: {2914.560 2384.640 3162.000 2649.600} 120 of 144
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area: {0.000 2649.600 264.960 2914.560} 121 of 144
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area: {264.960 2649.600 529.920 2914.560} 122 of 144
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area : 122 complete 0 Viols.
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area: {529.920 2649.600 794.880 2914.560} 123 of 144
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area: {794.880 2649.600 1059.840 2914.560} 124 of 144
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area: {1059.840 2649.600 1324.800 2914.560} 125 of 144
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area: {1324.800 2649.600 1589.760 2914.560} 126 of 144
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area: {1589.760 2649.600 1854.720 2914.560} 127 of 144
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[12/23 00:37:12    415s]   VERIFY DRC ...... Sub-Area: {1854.720 2649.600 2119.680 2914.560} 128 of 144
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area: {2119.680 2649.600 2384.640 2914.560} 129 of 144
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area: {2384.640 2649.600 2649.600 2914.560} 130 of 144
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area: {2649.600 2649.600 2914.560 2914.560} 131 of 144
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area: {2914.560 2649.600 3162.000 2914.560} 132 of 144
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area: {0.000 2914.560 264.960 3160.080} 133 of 144
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area : 133 complete 0 Viols.
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area: {264.960 2914.560 529.920 3160.080} 134 of 144
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area : 134 complete 0 Viols.
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area: {529.920 2914.560 794.880 3160.080} 135 of 144
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area : 135 complete 0 Viols.
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area: {794.880 2914.560 1059.840 3160.080} 136 of 144
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area : 136 complete 0 Viols.
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area: {1059.840 2914.560 1324.800 3160.080} 137 of 144
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area : 137 complete 0 Viols.
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area: {1324.800 2914.560 1589.760 3160.080} 138 of 144
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area : 138 complete 0 Viols.
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area: {1589.760 2914.560 1854.720 3160.080} 139 of 144
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area : 139 complete 0 Viols.
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area: {1854.720 2914.560 2119.680 3160.080} 140 of 144
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area : 140 complete 0 Viols.
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area: {2119.680 2914.560 2384.640 3160.080} 141 of 144
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area : 141 complete 0 Viols.
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area: {2384.640 2914.560 2649.600 3160.080} 142 of 144
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area : 142 complete 0 Viols.
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area: {2649.600 2914.560 2914.560 3160.080} 143 of 144
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area : 143 complete 0 Viols.
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area: {2914.560 2914.560 3162.000 3160.080} 144 of 144
[12/23 00:37:13    415s]   VERIFY DRC ...... Sub-Area : 144 complete 0 Viols.
[12/23 00:37:13    415s] 
[12/23 00:37:13    415s]   Verification Complete : 0 Viols.
[12/23 00:37:13    415s] 
[12/23 00:37:13    415s]  *** End Verify DRC (CPU: 0:00:01.6  ELAPSED TIME: 2.00  MEM: 0.0M) ***
[12/23 00:37:13    415s] 
[12/23 00:37:13    415s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/23 00:37:38    419s] <CMD> verifyConnectivity -net {VCC GND} -type special -noAntenna -error 1000 -warning 50
[12/23 00:37:38    419s] VERIFY_CONNECTIVITY use new engine.
[12/23 00:37:38    419s] 
[12/23 00:37:38    419s] ******** Start: VERIFY CONNECTIVITY ********
[12/23 00:37:38    419s] Start Time: Fri Dec 23 00:37:38 2022
[12/23 00:37:38    419s] 
[12/23 00:37:38    419s] Design Name: top
[12/23 00:37:38    419s] Database Units: 1000
[12/23 00:37:38    419s] Design Boundary: (0.0000, 0.0000) (3162.0000, 3160.0800)
[12/23 00:37:38    419s] Error Limit = 1000; Warning Limit = 50
[12/23 00:37:38    419s] Check specified nets
[12/23 00:37:38    419s] *** Checking Net VCC
[12/23 00:37:38    419s] *** Checking Net GND
[12/23 00:37:38    420s] 
[12/23 00:37:38    420s] Begin Summary 
[12/23 00:37:38    420s]   Found no problems or warnings.
[12/23 00:37:38    420s] End Summary
[12/23 00:37:38    420s] 
[12/23 00:37:38    420s] End Time: Fri Dec 23 00:37:38 2022
[12/23 00:37:38    420s] Time Elapsed: 0:00:00.0
[12/23 00:37:38    420s] 
[12/23 00:37:38    420s] ******** End: VERIFY CONNECTIVITY ********
[12/23 00:37:38    420s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/23 00:37:38    420s]   (CPU Time: 0:00:00.5  MEM: -0.121M)
[12/23 00:37:38    420s] 
[12/23 00:38:03    424s] <CMD> place_opt_design
[12/23 00:38:03    424s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/23 00:38:03    424s] *** Starting GigaPlace ***
[12/23 00:38:03    424s] **INFO: User settings:
[12/23 00:38:03    424s] setDesignMode -process                    180
[12/23 00:38:03    424s] setExtractRCMode -coupling_c_th           3
[12/23 00:38:03    424s] setExtractRCMode -relative_c_th           0.03
[12/23 00:38:03    424s] setExtractRCMode -total_c_th              5
[12/23 00:38:03    424s] setDelayCalMode -engine                   aae
[12/23 00:38:03    424s] setPlaceMode -MXPBoundaryLevel            7
[12/23 00:38:03    424s] setPlaceMode -MXPConstraintFile           {}
[12/23 00:38:03    424s] setPlaceMode -MXPControlSetting           0
[12/23 00:38:03    424s] setPlaceMode -MXPLogicHierAware           0
[12/23 00:38:03    424s] setPlaceMode -MXPPreplaceSetting          5
[12/23 00:38:03    424s] setPlaceMode -MXPRefineSetting            17
[12/23 00:38:03    424s] setPlaceMode -place_global_place_io_pins  false
[12/23 00:38:03    424s] setPlaceMode -timingDriven                true
[12/23 00:38:03    424s] setAnalysisMode -virtualIPO               false
[12/23 00:38:03    424s] 
[12/23 00:38:03    424s] #optDebug: fT-E <X 2 3 1 0>
[12/23 00:38:03    424s] OPERPROF: Starting DPlace-Init at level 1, MEM:1420.4M
[12/23 00:38:03    424s] #spOpts: N=180 mergeVia=F 
[12/23 00:38:03    424s] All LLGs are deleted
[12/23 00:38:03    424s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1420.4M
[12/23 00:38:03    424s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1408.4M
[12/23 00:38:03    424s] # Building top llgBox search-tree.
[12/23 00:38:03    424s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1408.4M
[12/23 00:38:03    424s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1408.4M
[12/23 00:38:03    424s] Core basic site is core_5040
[12/23 00:38:03    424s] SiteArray: non-trimmed site array dimensions = 613 x 4986
[12/23 00:38:03    424s] SiteArray: use 12,554,240 bytes
[12/23 00:38:03    424s] SiteArray: current memory after site array memory allocation 1436.4M
[12/23 00:38:03    424s] SiteArray: FP blocked sites are writable
[12/23 00:38:03    424s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/23 00:38:03    424s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1436.4M
[12/23 00:38:03    424s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.290, REAL:0.289, MEM:1436.4M
[12/23 00:38:03    424s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.610, REAL:0.427, MEM:1436.4M
[12/23 00:38:03    424s] OPERPROF:     Starting CMU at level 3, MEM:1436.4M
[12/23 00:38:03    424s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:1436.4M
[12/23 00:38:03    424s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.650, REAL:0.474, MEM:1436.4M
[12/23 00:38:03    424s] [CPU] DPlace-Init (cpu=0:00:00.8, real=0:00:00.0, mem=1436.4MB).
[12/23 00:38:03    424s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.760, REAL:0.586, MEM:1436.4M
[12/23 00:38:03    425s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1436.4M
[12/23 00:38:03    425s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1436.4M
[12/23 00:38:03    425s] All LLGs are deleted
[12/23 00:38:03    425s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1436.4M
[12/23 00:38:03    425s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1436.4M
[12/23 00:38:03    425s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/23 00:38:03    425s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 4847, percentage of missing scan cell = 0.00% (0 / 4847)
[12/23 00:38:03    425s] no activity file in design. spp won't run.
[12/23 00:38:04    425s] 
[12/23 00:38:04    425s] pdi colorize_geometry "" ""
[12/23 00:38:04    425s] 
[12/23 00:38:04    425s] ### Time Record (colorize_geometry) is installed.
[12/23 00:38:04    425s] #Start colorize_geometry on Fri Dec 23 00:38:04 2022
[12/23 00:38:04    425s] #
[12/23 00:38:04    425s] ### Time Record (Pre Callback) is installed.
[12/23 00:38:04    425s] ### Time Record (Pre Callback) is uninstalled.
[12/23 00:38:04    425s] ### Time Record (DB Import) is installed.
[12/23 00:38:04    425s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=2064418083 placement=709334263 pin_access=1
[12/23 00:38:04    425s] ### Time Record (DB Import) is uninstalled.
[12/23 00:38:04    425s] ### Time Record (DB Export) is installed.
[12/23 00:38:04    425s] Extracting standard cell pins and blockage ...... 
[12/23 00:38:04    425s] Pin and blockage extraction finished
[12/23 00:38:04    425s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=2064418083 placement=709334263 pin_access=1
[12/23 00:38:04    425s] ### Time Record (DB Export) is uninstalled.
[12/23 00:38:04    425s] ### Time Record (Post Callback) is installed.
[12/23 00:38:04    425s] ### Time Record (Post Callback) is uninstalled.
[12/23 00:38:04    425s] #
[12/23 00:38:04    425s] #colorize_geometry statistics:
[12/23 00:38:04    425s] #Cpu time = 00:00:00
[12/23 00:38:04    425s] #Elapsed time = 00:00:00
[12/23 00:38:04    425s] #Increased memory = -32.18 (MB)
[12/23 00:38:04    425s] #Total memory = 1079.09 (MB)
[12/23 00:38:04    425s] #Peak memory = 1209.00 (MB)
[12/23 00:38:04    425s] #Number of warnings = 0
[12/23 00:38:04    425s] #Total number of warnings = 0
[12/23 00:38:04    425s] #Number of fails = 0
[12/23 00:38:04    425s] #Total number of fails = 0
[12/23 00:38:04    425s] #Complete colorize_geometry on Fri Dec 23 00:38:04 2022
[12/23 00:38:04    425s] #
[12/23 00:38:04    425s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[12/23 00:38:04    425s] ### Time Record (colorize_geometry) is uninstalled.
[12/23 00:38:04    425s] ### 
[12/23 00:38:04    425s] ###   Scalability Statistics
[12/23 00:38:04    425s] ### 
[12/23 00:38:04    425s] ### ------------------------+----------------+----------------+----------------+
[12/23 00:38:04    425s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/23 00:38:04    425s] ### ------------------------+----------------+----------------+----------------+
[12/23 00:38:04    425s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/23 00:38:04    425s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/23 00:38:04    425s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/23 00:38:04    425s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/23 00:38:04    425s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[12/23 00:38:04    425s] ### ------------------------+----------------+----------------+----------------+
[12/23 00:38:04    425s] ### 
[12/23 00:38:04    425s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:38:04    425s] ### Creating LA Mngr. totSessionCpu=0:07:06 mem=1421.4M
[12/23 00:38:04    425s] ### Creating LA Mngr, finished. totSessionCpu=0:07:06 mem=1421.4M
[12/23 00:38:04    425s] *** Start deleteBufferTree ***
[12/23 00:38:06    427s] Info: Detect buffers to remove automatically.
[12/23 00:38:06    427s] Analyzing netlist ...
[12/23 00:38:07    428s] Updating netlist
[12/23 00:38:07    429s] AAE DB initialization (MEM=1466.43 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/23 00:38:07    429s] AAE_INFO: Cdb files are: 
[12/23 00:38:07    429s]  	/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/celtic/u18_ss.cdb
[12/23 00:38:07    429s] 	/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/celtic/u18_tt.cdb
[12/23 00:38:07    429s] 	/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/celtic/u18_ff.cdb
[12/23 00:38:07    429s]  
[12/23 00:38:07    429s] Start AAE Lib Loading. (MEM=1466.43)
[12/23 00:38:10    431s] End AAE Lib Loading. (MEM=1600.64 CPU=0:00:02.7 Real=0:00:03.0)
[12/23 00:38:10    432s] 
[12/23 00:38:11    432s] *summary: 3111 instances (buffers/inverters) removed
[12/23 00:38:11    432s] *** Finish deleteBufferTree (0:00:07.2) ***
[12/23 00:38:11    432s] Deleting Cell Server ...
[12/23 00:38:11    432s] Effort level <high> specified for tdgp_reg2reg_default path_group
[12/23 00:38:11    432s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1600.6M
[12/23 00:38:11    432s] Deleted 0 physical inst  (cell - / prefix -).
[12/23 00:38:11    432s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1600.6M
[12/23 00:38:11    432s] INFO: #ExclusiveGroups=0
[12/23 00:38:11    432s] INFO: There are no Exclusive Groups.
[12/23 00:38:11    432s] No user-set net weight.
[12/23 00:38:11    432s] Net fanout histogram:
[12/23 00:38:11    432s] 2		: 13060 (63.6%) nets
[12/23 00:38:11    432s] 3		: 4409 (21.5%) nets
[12/23 00:38:11    432s] 4     -	14	: 2624 (12.8%) nets
[12/23 00:38:11    432s] 15    -	39	: 233 (1.1%) nets
[12/23 00:38:11    432s] 40    -	79	: 161 (0.8%) nets
[12/23 00:38:11    432s] 80    -	159	: 32 (0.2%) nets
[12/23 00:38:11    432s] 160   -	319	: 10 (0.0%) nets
[12/23 00:38:11    432s] 320   -	639	: 0 (0.0%) nets
[12/23 00:38:11    432s] 640   -	1279	: 1 (0.0%) nets
[12/23 00:38:11    432s] 1280  -	2559	: 0 (0.0%) nets
[12/23 00:38:11    432s] 2560  -	5119	: 1 (0.0%) nets
[12/23 00:38:11    432s] 5120+		: 0 (0.0%) nets
[12/23 00:38:11    432s] no activity file in design. spp won't run.
[12/23 00:38:11    432s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/23 00:38:11    432s] Scan chains were not defined.
[12/23 00:38:11    432s] #spOpts: N=180 minPadR=1.1 
[12/23 00:38:11    432s] #std cell=20679 (0 fixed + 20679 movable) #buf cell=962 #inv cell=2144 #block=6 (0 floating + 6 preplaced)
[12/23 00:38:11    432s] #ioInst=0 #net=20531 #term=79893 #term/net=3.89, #fixedIo=167, #floatIo=0, #fixedPin=0, #floatPin=167
[12/23 00:38:11    432s] stdCell: 20679 single + 0 double + 0 multi
[12/23 00:38:11    432s] Total standard cell length = 109.2018 (mm), area = 0.5504 (mm^2)
[12/23 00:38:11    432s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1600.6M
[12/23 00:38:11    432s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1600.6M
[12/23 00:38:11    432s] Core basic site is core_5040
[12/23 00:38:11    433s] SiteArray: non-trimmed site array dimensions = 613 x 4986
[12/23 00:38:11    433s] SiteArray: use 12,554,240 bytes
[12/23 00:38:11    433s] SiteArray: current memory after site array memory allocation 1600.6M
[12/23 00:38:11    433s] SiteArray: FP blocked sites are writable
[12/23 00:38:11    433s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/23 00:38:11    433s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1600.6M
[12/23 00:38:12    433s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.280, REAL:0.283, MEM:1600.6M
[12/23 00:38:12    433s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.560, REAL:0.419, MEM:1600.6M
[12/23 00:38:12    434s] OPERPROF: Finished spInitSiteArr at level 1, CPU:1.350, REAL:1.206, MEM:1600.6M
[12/23 00:38:12    434s] OPERPROF: Starting pre-place ADS at level 1, MEM:1600.6M
[12/23 00:38:13    434s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1600.6M
[12/23 00:38:13    434s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1600.6M
[12/23 00:38:13    434s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1600.6M
[12/23 00:38:13    434s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1600.6M
[12/23 00:38:13    434s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1600.6M
[12/23 00:38:13    434s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.060, REAL:0.062, MEM:1600.6M
[12/23 00:38:13    434s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1600.6M
[12/23 00:38:13    434s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.030, REAL:0.023, MEM:1600.6M
[12/23 00:38:13    434s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.090, REAL:0.086, MEM:1600.6M
[12/23 00:38:13    434s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.090, REAL:0.089, MEM:1600.6M
[12/23 00:38:13    434s] ADSU 0.169 -> 0.171. GS 40.320
[12/23 00:38:13    434s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.340, REAL:0.339, MEM:1600.6M
[12/23 00:38:13    434s] Average module density = 0.171.
[12/23 00:38:13    434s] Density for the design = 0.171.
[12/23 00:38:13    434s]        = stdcell_area 176132 sites (550377 um^2) / alloc_area 1032407 sites (3226066 um^2).
[12/23 00:38:13    434s] Pin Density = 0.02614.
[12/23 00:38:13    434s]             = total # of pins 79893 / total area 3056418.
[12/23 00:38:13    434s] OPERPROF: Starting spMPad at level 1, MEM:1600.6M
[12/23 00:38:13    434s] OPERPROF:   Starting spContextMPad at level 2, MEM:1600.6M
[12/23 00:38:13    434s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1600.6M
[12/23 00:38:13    434s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.002, MEM:1600.6M
[12/23 00:38:13    434s] Initial padding reaches pin density 0.376 for top
[12/23 00:38:13    434s] InitPadU 0.171 -> 0.290 for top
[12/23 00:38:13    434s] Identified 5 spare or floating instances, with no clusters.
[12/23 00:38:13    434s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1600.6M
[12/23 00:38:13    435s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.090, REAL:0.086, MEM:1600.6M
[12/23 00:38:13    435s] === lastAutoLevel = 10 
[12/23 00:38:13    435s] OPERPROF: Starting spInitNetWt at level 1, MEM:1600.6M
[12/23 00:38:13    435s] 0 delay mode for cte enabled initNetWt.
[12/23 00:38:13    435s] no activity file in design. spp won't run.
[12/23 00:38:13    435s] [spp] 0
[12/23 00:38:13    435s] [adp] 0:1:1:3
[12/23 00:38:17    439s] 0 delay mode for cte disabled initNetWt.
[12/23 00:38:17    439s] OPERPROF: Finished spInitNetWt at level 1, CPU:4.330, REAL:4.288, MEM:1596.7M
[12/23 00:38:17    439s] Clock gating cells determined by native netlist tracing.
[12/23 00:38:17    439s] no activity file in design. spp won't run.
[12/23 00:38:17    439s] no activity file in design. spp won't run.
[12/23 00:38:17    439s] Init WL Bound For Global Placement... 
[12/23 00:38:17    439s] OPERPROF: Starting npMain at level 1, MEM:1596.7M
[12/23 00:38:18    439s] OPERPROF:   Starting npPlace at level 2, MEM:1596.7M
[12/23 00:38:19    440s] Iteration  1: Total net bbox = 1.786e+06 (8.43e+05 9.43e+05)
[12/23 00:38:19    440s]               Est.  stn bbox = 1.933e+06 (9.15e+05 1.02e+06)
[12/23 00:38:19    440s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1648.7M
[12/23 00:38:19    440s] Iteration  2: Total net bbox = 1.786e+06 (8.43e+05 9.43e+05)
[12/23 00:38:19    440s]               Est.  stn bbox = 1.933e+06 (9.15e+05 1.02e+06)
[12/23 00:38:19    440s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1649.7M
[12/23 00:38:19    440s] OPERPROF:     Starting InitSKP at level 3, MEM:1670.1M
[12/23 00:38:45    467s] *** Finished SKP initialization (cpu=0:00:26.6, real=0:00:26.0)***
[12/23 00:38:45    467s] OPERPROF:     Finished InitSKP at level 3, CPU:26.580, REAL:26.610, MEM:1949.3M
[12/23 00:38:47    468s] 
[12/23 00:38:47    468s] Active views After View pruning: 
[12/23 00:38:47    468s] AV_max
[12/23 00:38:58    479s] Iteration  3: Total net bbox = 1.303e+06 (5.47e+05 7.57e+05)
[12/23 00:38:58    479s]               Est.  stn bbox = 1.554e+06 (6.73e+05 8.80e+05)
[12/23 00:38:58    479s]               cpu = 0:00:39.0 real = 0:00:39.0 mem = 2002.6M
[12/23 00:39:07    489s] Iteration  4: Total net bbox = 1.222e+06 (5.10e+05 7.12e+05)
[12/23 00:39:07    489s]               Est.  stn bbox = 1.446e+06 (6.23e+05 8.23e+05)
[12/23 00:39:07    489s]               cpu = 0:00:09.4 real = 0:00:09.0 mem = 2051.8M
[12/23 00:39:07    489s] Iteration  5: Total net bbox = 1.222e+06 (5.10e+05 7.12e+05)
[12/23 00:39:07    489s]               Est.  stn bbox = 1.446e+06 (6.23e+05 8.23e+05)
[12/23 00:39:07    489s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2051.8M
[12/23 00:39:07    489s] OPERPROF:   Finished npPlace at level 2, CPU:49.590, REAL:49.904, MEM:2051.8M
[12/23 00:39:08    489s] OPERPROF: Finished npMain at level 1, CPU:49.770, REAL:50.083, MEM:2051.8M
[12/23 00:39:08    489s] OPERPROF: Starting npMain at level 1, MEM:2051.8M
[12/23 00:39:08    489s] OPERPROF:   Starting npPlace at level 2, MEM:2051.8M
[12/23 00:39:31    512s] Iteration  6: Total net bbox = 1.415e+06 (5.66e+05 8.49e+05)
[12/23 00:39:31    512s]               Est.  stn bbox = 1.753e+06 (7.24e+05 1.03e+06)
[12/23 00:39:31    512s]               cpu = 0:00:22.6 real = 0:00:23.0 mem = 2001.8M
[12/23 00:39:31    512s] OPERPROF:   Finished npPlace at level 2, CPU:22.900, REAL:23.019, MEM:2001.8M
[12/23 00:39:31    512s] OPERPROF: Finished npMain at level 1, CPU:23.220, REAL:23.346, MEM:2001.8M
[12/23 00:39:31    512s] Iteration  7: Total net bbox = 1.470e+06 (6.14e+05 8.56e+05)
[12/23 00:39:31    512s]               Est.  stn bbox = 1.820e+06 (7.78e+05 1.04e+06)
[12/23 00:39:31    512s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2001.8M
[12/23 00:39:31    512s] Iteration  8: Total net bbox = 1.470e+06 (6.14e+05 8.56e+05)
[12/23 00:39:31    512s]               Est.  stn bbox = 1.820e+06 (7.78e+05 1.04e+06)
[12/23 00:39:31    512s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2001.8M
[12/23 00:39:31    512s] OPERPROF: Starting npMain at level 1, MEM:2001.8M
[12/23 00:39:31    512s] OPERPROF:   Starting npPlace at level 2, MEM:2001.8M
[12/23 00:39:54    535s] OPERPROF:   Finished npPlace at level 2, CPU:22.910, REAL:22.893, MEM:1992.8M
[12/23 00:39:54    535s] OPERPROF: Finished npMain at level 1, CPU:23.230, REAL:23.213, MEM:1992.8M
[12/23 00:39:54    535s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1992.8M
[12/23 00:39:54    535s] Starting Early Global Route rough congestion estimation: mem = 1992.8M
[12/23 00:39:54    535s] (I)       Started Loading and Dumping File ( Curr Mem: 1992.81 MB )
[12/23 00:39:54    535s] (I)       Reading DB...
[12/23 00:39:54    535s] (I)       Read data from FE... (mem=1992.8M)
[12/23 00:39:54    535s] (I)       Read nodes and places... (mem=1992.8M)
[12/23 00:39:54    535s] (I)       Done Read nodes and places (cpu=0.030s, mem=1992.8M)
[12/23 00:39:54    535s] (I)       Read nets... (mem=1992.8M)
[12/23 00:39:54    536s] (I)       Done Read nets (cpu=0.080s, mem=1992.8M)
[12/23 00:39:54    536s] (I)       Done Read data from FE (cpu=0.110s, mem=1992.8M)
[12/23 00:39:54    536s] (I)       before initializing RouteDB syMemory usage = 1992.8 MB
[12/23 00:39:54    536s] (I)       == Non-default Options ==
[12/23 00:39:54    536s] (I)       Print mode                                         : 2
[12/23 00:39:54    536s] (I)       Stop if highly congested                           : false
[12/23 00:39:54    536s] (I)       Maximum routing layer                              : 6
[12/23 00:39:54    536s] (I)       Assign partition pins                              : false
[12/23 00:39:54    536s] (I)       Support large GCell                                : true
[12/23 00:39:54    536s] (I)       Number of rows per GCell                           : 20
[12/23 00:39:54    536s] (I)       Max num rows per GCell                             : 32
[12/23 00:39:54    536s] (I)       Counted 132591 PG shapes. We will not process PG shapes layer by layer.
[12/23 00:39:54    536s] (I)       Use row-based GCell size
[12/23 00:39:54    536s] (I)       GCell unit size  : 5040
[12/23 00:39:54    536s] (I)       GCell multiplier : 20
[12/23 00:39:54    536s] (I)       build grid graph
[12/23 00:39:54    536s] (I)       build grid graph start
[12/23 00:39:54    536s] [NR-eGR] Track table information for default rule: 
[12/23 00:39:54    536s] [NR-eGR] metal1 has no routable track
[12/23 00:39:54    536s] [NR-eGR] metal2 has single uniform track structure
[12/23 00:39:54    536s] [NR-eGR] metal3 has single uniform track structure
[12/23 00:39:54    536s] [NR-eGR] metal4 has single uniform track structure
[12/23 00:39:54    536s] [NR-eGR] metal5 has single uniform track structure
[12/23 00:39:54    536s] [NR-eGR] metal6 has single uniform track structure
[12/23 00:39:54    536s] (I)       build grid graph end
[12/23 00:39:54    536s] (I)       ===========================================================================
[12/23 00:39:54    536s] (I)       == Report All Rule Vias ==
[12/23 00:39:54    536s] (I)       ===========================================================================
[12/23 00:39:54    536s] (I)        Via Rule : (Default)
[12/23 00:39:54    536s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/23 00:39:54    536s] (I)       ---------------------------------------------------------------------------
[12/23 00:39:54    536s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[12/23 00:39:54    536s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[12/23 00:39:54    536s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[12/23 00:39:54    536s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[12/23 00:39:54    536s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[12/23 00:39:54    536s] (I)       ===========================================================================
[12/23 00:39:54    536s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1992.81 MB )
[12/23 00:39:54    536s] (I)       Num PG vias on layer 2 : 0
[12/23 00:39:54    536s] (I)       Num PG vias on layer 3 : 0
[12/23 00:39:54    536s] (I)       Num PG vias on layer 4 : 0
[12/23 00:39:54    536s] (I)       Num PG vias on layer 5 : 0
[12/23 00:39:54    536s] (I)       Num PG vias on layer 6 : 0
[12/23 00:39:54    536s] [NR-eGR] Read 213401 PG shapes
[12/23 00:39:54    536s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1992.81 MB )
[12/23 00:39:54    536s] [NR-eGR] #Routing Blockages  : 0
[12/23 00:39:54    536s] [NR-eGR] #Instance Blockages : 11196
[12/23 00:39:54    536s] [NR-eGR] #PG Blockages       : 213401
[12/23 00:39:54    536s] [NR-eGR] #Halo Blockages     : 0
[12/23 00:39:54    536s] [NR-eGR] #Boundary Blockages : 0
[12/23 00:39:54    536s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/23 00:39:54    536s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/23 00:39:54    536s] (I)       readDataFromPlaceDB
[12/23 00:39:54    536s] (I)       Read net information..
[12/23 00:39:55    536s] [NR-eGR] Read numTotalNets=20531  numIgnoredNets=0
[12/23 00:39:55    536s] (I)       Read testcase time = 0.010 seconds
[12/23 00:39:55    536s] 
[12/23 00:39:55    536s] (I)       early_global_route_priority property id does not exist.
[12/23 00:39:55    536s] (I)       Start initializing grid graph
[12/23 00:39:55    536s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/23 00:39:55    536s] (I)       End initializing grid graph
[12/23 00:39:55    536s] (I)       Model blockages into capacity
[12/23 00:39:55    536s] (I)       Read Num Blocks=224597  Num Prerouted Wires=0  Num CS=0
[12/23 00:39:55    536s] (I)       Started Modeling ( Curr Mem: 1992.81 MB )
[12/23 00:39:55    536s] (I)       Layer 1 (V) : #blockages 79213 : #preroutes 0
[12/23 00:39:55    536s] (I)       Layer 2 (H) : #blockages 71829 : #preroutes 0
[12/23 00:39:55    536s] (I)       Layer 3 (V) : #blockages 55451 : #preroutes 0
[12/23 00:39:55    536s] (I)       Layer 4 (H) : #blockages 18104 : #preroutes 0
[12/23 00:39:55    536s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/23 00:39:55    536s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1992.81 MB )
[12/23 00:39:55    536s] (I)       -- layer congestion ratio --
[12/23 00:39:55    536s] (I)       Layer 1 : 0.100000
[12/23 00:39:55    536s] (I)       Layer 2 : 0.700000
[12/23 00:39:55    536s] (I)       Layer 3 : 0.700000
[12/23 00:39:55    536s] (I)       Layer 4 : 0.700000
[12/23 00:39:55    536s] (I)       Layer 5 : 0.700000
[12/23 00:39:55    536s] (I)       Layer 6 : 0.700000
[12/23 00:39:55    536s] (I)       ----------------------------
[12/23 00:39:55    536s] (I)       Number of ignored nets = 0
[12/23 00:39:55    536s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/23 00:39:55    536s] (I)       Number of clock nets = 2.  Ignored: No
[12/23 00:39:55    536s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/23 00:39:55    536s] (I)       Number of special nets = 0.  Ignored: Yes
[12/23 00:39:55    536s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/23 00:39:55    536s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/23 00:39:55    536s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/23 00:39:55    536s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/23 00:39:55    536s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/23 00:39:55    536s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/23 00:39:55    536s] (I)       Before initializing Early Global Route syMemory usage = 1992.8 MB
[12/23 00:39:55    536s] (I)       Ndr track 0 does not exist
[12/23 00:39:55    536s] (I)       ---------------------Grid Graph Info--------------------
[12/23 00:39:55    536s] (I)       Routing area        : (0, 0) - (3162000, 3160080)
[12/23 00:39:55    536s] (I)       Core area           : (35340, 35280) - (3126660, 3124800)
[12/23 00:39:55    536s] (I)       Site width          :   620  (dbu)
[12/23 00:39:55    536s] (I)       Row height          :  5040  (dbu)
[12/23 00:39:55    536s] (I)       GCell width         : 100800  (dbu)
[12/23 00:39:55    536s] (I)       GCell height        : 100800  (dbu)
[12/23 00:39:55    536s] (I)       Grid                :    32    32     6
[12/23 00:39:55    536s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/23 00:39:55    536s] (I)       Vertical capacity   :     0 100800     0 100800     0 100800
[12/23 00:39:55    536s] (I)       Horizontal capacity :     0     0 100800     0 100800     0
[12/23 00:39:55    536s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/23 00:39:55    536s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/23 00:39:55    536s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/23 00:39:55    536s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/23 00:39:55    536s] (I)       First track coord   :     0   310   280   310   280  3410
[12/23 00:39:55    536s] (I)       Num tracks per GCell: 210.00 162.58 180.00 162.58 180.00 40.65
[12/23 00:39:55    536s] (I)       Total num of tracks :     0  5100  5643  5100  5643  1274
[12/23 00:39:55    536s] (I)       Num of masks        :     1     1     1     1     1     1
[12/23 00:39:55    536s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/23 00:39:55    536s] (I)       --------------------------------------------------------
[12/23 00:39:55    536s] 
[12/23 00:39:55    536s] [NR-eGR] ============ Routing rule table ============
[12/23 00:39:55    536s] [NR-eGR] Rule id: 0  Nets: 20531 
[12/23 00:39:55    536s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/23 00:39:55    536s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/23 00:39:55    536s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/23 00:39:55    536s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/23 00:39:55    536s] [NR-eGR] ========================================
[12/23 00:39:55    536s] [NR-eGR] 
[12/23 00:39:55    536s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/23 00:39:55    536s] (I)       blocked tracks on layer2 : = 115436 / 163200 (70.73%)
[12/23 00:39:55    536s] (I)       blocked tracks on layer3 : = 129360 / 180576 (71.64%)
[12/23 00:39:55    536s] (I)       blocked tracks on layer4 : = 111583 / 163200 (68.37%)
[12/23 00:39:55    536s] (I)       blocked tracks on layer5 : = 30976 / 180576 (17.15%)
[12/23 00:39:55    536s] (I)       blocked tracks on layer6 : = 0 / 40768 (0.00%)
[12/23 00:39:55    536s] (I)       After initializing Early Global Route syMemory usage = 1992.8 MB
[12/23 00:39:55    536s] (I)       Finished Loading and Dumping File ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1992.81 MB )
[12/23 00:39:55    536s] (I)       Reset routing kernel
[12/23 00:39:55    536s] (I)       ============= Initialization =============
[12/23 00:39:55    536s] (I)       numLocalWires=101359  numGlobalNetBranches=27239  numLocalNetBranches=24080
[12/23 00:39:55    536s] (I)       totalPins=79893  totalGlobalPin=12710 (15.91%)
[12/23 00:39:55    536s] (I)       Started Build MST ( Curr Mem: 1992.81 MB )
[12/23 00:39:55    536s] (I)       Generate topology with single threads
[12/23 00:39:55    536s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1992.81 MB )
[12/23 00:39:55    536s] (I)       total 2D Cap : 374232 = (219133 H, 155099 V)
[12/23 00:39:55    536s] (I)       
[12/23 00:39:55    536s] (I)       ============  Phase 1a Route ============
[12/23 00:39:55    536s] (I)       Started Phase 1a ( Curr Mem: 1992.81 MB )
[12/23 00:39:55    536s] (I)       Started Pattern routing ( Curr Mem: 1992.81 MB )
[12/23 00:39:55    536s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1992.81 MB )
[12/23 00:39:55    536s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1992.81 MB )
[12/23 00:39:55    536s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/23 00:39:55    536s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1992.81 MB )
[12/23 00:39:55    536s] (I)       Usage: 16163 = (6755 H, 9408 V) = (3.08% H, 6.07% V) = (6.809e+05um H, 9.483e+05um V)
[12/23 00:39:55    536s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1992.81 MB )
[12/23 00:39:55    536s] (I)       
[12/23 00:39:55    536s] (I)       ============  Phase 1b Route ============
[12/23 00:39:55    536s] (I)       Started Phase 1b ( Curr Mem: 1992.81 MB )
[12/23 00:39:55    536s] (I)       Started Monotonic routing ( Curr Mem: 1992.81 MB )
[12/23 00:39:55    536s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1992.81 MB )
[12/23 00:39:55    536s] (I)       Usage: 16175 = (6767 H, 9408 V) = (3.09% H, 6.07% V) = (6.821e+05um H, 9.483e+05um V)
[12/23 00:39:55    536s] (I)       eGR overflow: 0.00% H + 0.66% V
[12/23 00:39:55    536s] 
[12/23 00:39:55    536s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1992.81 MB )
[12/23 00:39:55    536s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.20% V
[12/23 00:39:55    536s] Finished Early Global Route rough congestion estimation: mem = 1992.8M
[12/23 00:39:55    536s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.250, REAL:0.254, MEM:1992.8M
[12/23 00:39:55    536s] earlyGlobalRoute rough estimation gcell size 20 row height
[12/23 00:39:55    536s] OPERPROF: Starting CDPad at level 1, MEM:1992.8M
[12/23 00:39:55    536s] CDPadU 0.290 -> 0.290. R=0.171, N=20679, GS=100.800
[12/23 00:39:55    536s] OPERPROF: Finished CDPad at level 1, CPU:0.280, REAL:0.274, MEM:1992.8M
[12/23 00:39:55    536s] OPERPROF: Starting npMain at level 1, MEM:1992.8M
[12/23 00:39:55    536s] OPERPROF:   Starting npPlace at level 2, MEM:1992.8M
[12/23 00:39:56    537s] OPERPROF:   Finished npPlace at level 2, CPU:0.440, REAL:0.439, MEM:1994.6M
[12/23 00:39:56    537s] OPERPROF: Finished npMain at level 1, CPU:0.710, REAL:0.706, MEM:1994.6M
[12/23 00:39:56    537s] Global placement CDP skipped at cutLevel 9.
[12/23 00:39:56    537s] Iteration  9: Total net bbox = 1.529e+06 (6.48e+05 8.82e+05)
[12/23 00:39:56    537s]               Est.  stn bbox = 1.922e+06 (8.28e+05 1.09e+06)
[12/23 00:39:56    537s]               cpu = 0:00:24.5 real = 0:00:25.0 mem = 1994.6M
[12/23 00:39:56    537s] Iteration 10: Total net bbox = 1.529e+06 (6.48e+05 8.82e+05)
[12/23 00:39:56    537s]               Est.  stn bbox = 1.922e+06 (8.28e+05 1.09e+06)
[12/23 00:39:56    537s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1994.6M
[12/23 00:39:56    537s] OPERPROF: Starting npMain at level 1, MEM:1994.6M
[12/23 00:39:56    537s] OPERPROF:   Starting npPlace at level 2, MEM:1994.6M
[12/23 00:40:11    552s] OPERPROF:   Finished npPlace at level 2, CPU:14.940, REAL:14.940, MEM:1992.6M
[12/23 00:40:11    552s] OPERPROF: Finished npMain at level 1, CPU:15.230, REAL:15.220, MEM:1992.6M
[12/23 00:40:11    552s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1992.6M
[12/23 00:40:11    552s] Starting Early Global Route rough congestion estimation: mem = 1992.6M
[12/23 00:40:11    552s] (I)       Started Loading and Dumping File ( Curr Mem: 1992.63 MB )
[12/23 00:40:11    552s] (I)       Reading DB...
[12/23 00:40:11    552s] (I)       Read data from FE... (mem=1992.6M)
[12/23 00:40:11    552s] (I)       Read nodes and places... (mem=1992.6M)
[12/23 00:40:11    552s] (I)       Done Read nodes and places (cpu=0.030s, mem=1992.6M)
[12/23 00:40:11    552s] (I)       Read nets... (mem=1992.6M)
[12/23 00:40:11    552s] (I)       Done Read nets (cpu=0.070s, mem=1992.6M)
[12/23 00:40:11    552s] (I)       Done Read data from FE (cpu=0.100s, mem=1992.6M)
[12/23 00:40:11    552s] (I)       before initializing RouteDB syMemory usage = 1992.6 MB
[12/23 00:40:11    552s] (I)       == Non-default Options ==
[12/23 00:40:11    552s] (I)       Print mode                                         : 2
[12/23 00:40:11    552s] (I)       Stop if highly congested                           : false
[12/23 00:40:11    552s] (I)       Maximum routing layer                              : 6
[12/23 00:40:11    552s] (I)       Assign partition pins                              : false
[12/23 00:40:11    552s] (I)       Support large GCell                                : true
[12/23 00:40:11    552s] (I)       Number of rows per GCell                           : 10
[12/23 00:40:11    552s] (I)       Max num rows per GCell                             : 32
[12/23 00:40:11    552s] (I)       Counted 132591 PG shapes. We will not process PG shapes layer by layer.
[12/23 00:40:11    552s] (I)       Use row-based GCell size
[12/23 00:40:11    552s] (I)       GCell unit size  : 5040
[12/23 00:40:11    552s] (I)       GCell multiplier : 10
[12/23 00:40:11    552s] (I)       build grid graph
[12/23 00:40:11    552s] (I)       build grid graph start
[12/23 00:40:11    552s] [NR-eGR] Track table information for default rule: 
[12/23 00:40:11    552s] [NR-eGR] metal1 has no routable track
[12/23 00:40:11    552s] [NR-eGR] metal2 has single uniform track structure
[12/23 00:40:11    552s] [NR-eGR] metal3 has single uniform track structure
[12/23 00:40:11    552s] [NR-eGR] metal4 has single uniform track structure
[12/23 00:40:11    552s] [NR-eGR] metal5 has single uniform track structure
[12/23 00:40:11    552s] [NR-eGR] metal6 has single uniform track structure
[12/23 00:40:11    552s] (I)       build grid graph end
[12/23 00:40:11    552s] (I)       ===========================================================================
[12/23 00:40:11    552s] (I)       == Report All Rule Vias ==
[12/23 00:40:11    552s] (I)       ===========================================================================
[12/23 00:40:11    552s] (I)        Via Rule : (Default)
[12/23 00:40:11    552s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/23 00:40:11    552s] (I)       ---------------------------------------------------------------------------
[12/23 00:40:11    552s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[12/23 00:40:11    552s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[12/23 00:40:11    552s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[12/23 00:40:11    552s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[12/23 00:40:11    552s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[12/23 00:40:11    552s] (I)       ===========================================================================
[12/23 00:40:11    552s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1992.63 MB )
[12/23 00:40:11    552s] (I)       Num PG vias on layer 2 : 0
[12/23 00:40:11    552s] (I)       Num PG vias on layer 3 : 0
[12/23 00:40:11    552s] (I)       Num PG vias on layer 4 : 0
[12/23 00:40:11    552s] (I)       Num PG vias on layer 5 : 0
[12/23 00:40:11    552s] (I)       Num PG vias on layer 6 : 0
[12/23 00:40:11    552s] [NR-eGR] Read 213401 PG shapes
[12/23 00:40:11    552s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1992.63 MB )
[12/23 00:40:11    552s] [NR-eGR] #Routing Blockages  : 0
[12/23 00:40:11    552s] [NR-eGR] #Instance Blockages : 11196
[12/23 00:40:11    552s] [NR-eGR] #PG Blockages       : 213401
[12/23 00:40:11    552s] [NR-eGR] #Halo Blockages     : 0
[12/23 00:40:11    552s] [NR-eGR] #Boundary Blockages : 0
[12/23 00:40:11    552s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/23 00:40:11    552s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/23 00:40:11    552s] (I)       readDataFromPlaceDB
[12/23 00:40:11    552s] (I)       Read net information..
[12/23 00:40:11    552s] [NR-eGR] Read numTotalNets=20531  numIgnoredNets=0
[12/23 00:40:11    552s] (I)       Read testcase time = 0.010 seconds
[12/23 00:40:11    552s] 
[12/23 00:40:11    552s] (I)       early_global_route_priority property id does not exist.
[12/23 00:40:11    552s] (I)       Start initializing grid graph
[12/23 00:40:11    552s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/23 00:40:11    552s] (I)       End initializing grid graph
[12/23 00:40:11    552s] (I)       Model blockages into capacity
[12/23 00:40:11    552s] (I)       Read Num Blocks=224597  Num Prerouted Wires=0  Num CS=0
[12/23 00:40:11    552s] (I)       Started Modeling ( Curr Mem: 1992.63 MB )
[12/23 00:40:11    552s] (I)       Layer 1 (V) : #blockages 79213 : #preroutes 0
[12/23 00:40:11    552s] (I)       Layer 2 (H) : #blockages 71829 : #preroutes 0
[12/23 00:40:11    552s] (I)       Layer 3 (V) : #blockages 55451 : #preroutes 0
[12/23 00:40:11    552s] (I)       Layer 4 (H) : #blockages 18104 : #preroutes 0
[12/23 00:40:11    552s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/23 00:40:11    552s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1992.63 MB )
[12/23 00:40:11    552s] (I)       -- layer congestion ratio --
[12/23 00:40:11    552s] (I)       Layer 1 : 0.100000
[12/23 00:40:11    552s] (I)       Layer 2 : 0.700000
[12/23 00:40:11    552s] (I)       Layer 3 : 0.700000
[12/23 00:40:11    552s] (I)       Layer 4 : 0.700000
[12/23 00:40:11    552s] (I)       Layer 5 : 0.700000
[12/23 00:40:11    552s] (I)       Layer 6 : 0.700000
[12/23 00:40:11    552s] (I)       ----------------------------
[12/23 00:40:11    552s] (I)       Number of ignored nets = 0
[12/23 00:40:11    552s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/23 00:40:11    552s] (I)       Number of clock nets = 2.  Ignored: No
[12/23 00:40:11    552s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/23 00:40:11    552s] (I)       Number of special nets = 0.  Ignored: Yes
[12/23 00:40:11    552s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/23 00:40:11    552s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/23 00:40:11    552s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/23 00:40:11    552s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/23 00:40:11    552s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/23 00:40:11    552s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/23 00:40:11    552s] (I)       Before initializing Early Global Route syMemory usage = 1992.6 MB
[12/23 00:40:11    552s] (I)       Ndr track 0 does not exist
[12/23 00:40:11    552s] (I)       ---------------------Grid Graph Info--------------------
[12/23 00:40:11    552s] (I)       Routing area        : (0, 0) - (3162000, 3160080)
[12/23 00:40:11    552s] (I)       Core area           : (35340, 35280) - (3126660, 3124800)
[12/23 00:40:11    552s] (I)       Site width          :   620  (dbu)
[12/23 00:40:11    552s] (I)       Row height          :  5040  (dbu)
[12/23 00:40:11    552s] (I)       GCell width         : 50400  (dbu)
[12/23 00:40:11    552s] (I)       GCell height        : 50400  (dbu)
[12/23 00:40:11    552s] (I)       Grid                :    63    63     6
[12/23 00:40:11    552s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/23 00:40:11    552s] (I)       Vertical capacity   :     0 50400     0 50400     0 50400
[12/23 00:40:11    552s] (I)       Horizontal capacity :     0     0 50400     0 50400     0
[12/23 00:40:11    552s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/23 00:40:11    552s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/23 00:40:11    552s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/23 00:40:11    552s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/23 00:40:11    552s] (I)       First track coord   :     0   310   280   310   280  3410
[12/23 00:40:11    552s] (I)       Num tracks per GCell: 105.00 81.29 90.00 81.29 90.00 20.32
[12/23 00:40:11    552s] (I)       Total num of tracks :     0  5100  5643  5100  5643  1274
[12/23 00:40:11    552s] (I)       Num of masks        :     1     1     1     1     1     1
[12/23 00:40:11    552s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/23 00:40:11    552s] (I)       --------------------------------------------------------
[12/23 00:40:11    552s] 
[12/23 00:40:11    552s] [NR-eGR] ============ Routing rule table ============
[12/23 00:40:11    552s] [NR-eGR] Rule id: 0  Nets: 20531 
[12/23 00:40:11    552s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/23 00:40:11    552s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/23 00:40:11    552s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/23 00:40:11    552s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/23 00:40:11    552s] [NR-eGR] ========================================
[12/23 00:40:11    552s] [NR-eGR] 
[12/23 00:40:11    552s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/23 00:40:11    552s] (I)       blocked tracks on layer2 : = 225486 / 321300 (70.18%)
[12/23 00:40:11    552s] (I)       blocked tracks on layer3 : = 252839 / 355509 (71.12%)
[12/23 00:40:11    552s] (I)       blocked tracks on layer4 : = 219869 / 321300 (68.43%)
[12/23 00:40:11    552s] (I)       blocked tracks on layer5 : = 60984 / 355509 (17.15%)
[12/23 00:40:11    552s] (I)       blocked tracks on layer6 : = 0 / 80262 (0.00%)
[12/23 00:40:11    552s] (I)       After initializing Early Global Route syMemory usage = 1992.6 MB
[12/23 00:40:11    552s] (I)       Finished Loading and Dumping File ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1992.63 MB )
[12/23 00:40:11    552s] (I)       Reset routing kernel
[12/23 00:40:11    552s] (I)       ============= Initialization =============
[12/23 00:40:11    552s] (I)       numLocalWires=88461  numGlobalNetBranches=25649  numLocalNetBranches=19867
[12/23 00:40:11    552s] (I)       totalPins=79893  totalGlobalPin=20802 (26.04%)
[12/23 00:40:11    552s] (I)       Started Build MST ( Curr Mem: 1992.63 MB )
[12/23 00:40:11    552s] (I)       Generate topology with single threads
[12/23 00:40:11    552s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1992.63 MB )
[12/23 00:40:11    552s] (I)       total 2D Cap : 725987 = (427339 H, 298648 V)
[12/23 00:40:11    552s] (I)       
[12/23 00:40:11    552s] (I)       ============  Phase 1a Route ============
[12/23 00:40:11    552s] (I)       Started Phase 1a ( Curr Mem: 1992.63 MB )
[12/23 00:40:11    552s] (I)       Started Pattern routing ( Curr Mem: 1992.63 MB )
[12/23 00:40:11    552s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1992.63 MB )
[12/23 00:40:11    552s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1992.63 MB )
[12/23 00:40:11    552s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/23 00:40:11    552s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1992.63 MB )
[12/23 00:40:11    552s] (I)       Usage: 34230 = (14921 H, 19309 V) = (3.49% H, 6.47% V) = (7.520e+05um H, 9.732e+05um V)
[12/23 00:40:11    552s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1992.63 MB )
[12/23 00:40:11    552s] (I)       
[12/23 00:40:11    552s] (I)       ============  Phase 1b Route ============
[12/23 00:40:11    552s] (I)       Started Phase 1b ( Curr Mem: 1992.63 MB )
[12/23 00:40:11    552s] (I)       Started Monotonic routing ( Curr Mem: 1992.63 MB )
[12/23 00:40:11    552s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1992.63 MB )
[12/23 00:40:11    552s] (I)       Usage: 34243 = (14934 H, 19309 V) = (3.49% H, 6.47% V) = (7.527e+05um H, 9.732e+05um V)
[12/23 00:40:11    552s] (I)       eGR overflow: 0.00% H + 2.13% V
[12/23 00:40:11    552s] 
[12/23 00:40:11    552s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1992.63 MB )
[12/23 00:40:11    552s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.68% V
[12/23 00:40:11    552s] Finished Early Global Route rough congestion estimation: mem = 1992.6M
[12/23 00:40:11    552s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.260, REAL:0.260, MEM:1992.6M
[12/23 00:40:11    552s] earlyGlobalRoute rough estimation gcell size 10 row height
[12/23 00:40:11    552s] OPERPROF: Starting CDPad at level 1, MEM:1992.6M
[12/23 00:40:11    553s] CDPadU 0.290 -> 0.289. R=0.171, N=20679, GS=50.400
[12/23 00:40:11    553s] OPERPROF: Finished CDPad at level 1, CPU:0.280, REAL:0.286, MEM:1992.6M
[12/23 00:40:11    553s] OPERPROF: Starting npMain at level 1, MEM:1992.6M
[12/23 00:40:12    553s] OPERPROF:   Starting npPlace at level 2, MEM:1992.6M
[12/23 00:40:12    553s] OPERPROF:   Finished npPlace at level 2, CPU:0.410, REAL:0.404, MEM:1992.4M
[12/23 00:40:12    553s] OPERPROF: Finished npMain at level 1, CPU:0.670, REAL:0.671, MEM:1992.4M
[12/23 00:40:12    553s] Global placement CDP skipped at cutLevel 11.
[12/23 00:40:12    553s] Iteration 11: Total net bbox = 1.554e+06 (6.57e+05 8.96e+05)
[12/23 00:40:12    553s]               Est.  stn bbox = 1.962e+06 (8.45e+05 1.12e+06)
[12/23 00:40:12    553s]               cpu = 0:00:16.5 real = 0:00:16.0 mem = 1992.4M
[12/23 00:40:12    553s] Iteration 12: Total net bbox = 1.554e+06 (6.57e+05 8.96e+05)
[12/23 00:40:12    553s]               Est.  stn bbox = 1.962e+06 (8.45e+05 1.12e+06)
[12/23 00:40:12    553s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1992.4M
[12/23 00:40:12    553s] OPERPROF: Starting npMain at level 1, MEM:1992.4M
[12/23 00:40:12    554s] OPERPROF:   Starting npPlace at level 2, MEM:1992.4M
[12/23 00:40:31    572s] OPERPROF:   Finished npPlace at level 2, CPU:18.900, REAL:18.849, MEM:1992.4M
[12/23 00:40:31    573s] OPERPROF: Finished npMain at level 1, CPU:19.170, REAL:19.123, MEM:1992.4M
[12/23 00:40:31    573s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1992.4M
[12/23 00:40:31    573s] Starting Early Global Route rough congestion estimation: mem = 1992.4M
[12/23 00:40:31    573s] (I)       Started Loading and Dumping File ( Curr Mem: 1992.45 MB )
[12/23 00:40:31    573s] (I)       Reading DB...
[12/23 00:40:31    573s] (I)       Read data from FE... (mem=1992.4M)
[12/23 00:40:31    573s] (I)       Read nodes and places... (mem=1992.4M)
[12/23 00:40:31    573s] (I)       Done Read nodes and places (cpu=0.030s, mem=1992.4M)
[12/23 00:40:31    573s] (I)       Read nets... (mem=1992.4M)
[12/23 00:40:32    573s] (I)       Done Read nets (cpu=0.080s, mem=1992.4M)
[12/23 00:40:32    573s] (I)       Done Read data from FE (cpu=0.110s, mem=1992.4M)
[12/23 00:40:32    573s] (I)       before initializing RouteDB syMemory usage = 1992.4 MB
[12/23 00:40:32    573s] (I)       == Non-default Options ==
[12/23 00:40:32    573s] (I)       Print mode                                         : 2
[12/23 00:40:32    573s] (I)       Stop if highly congested                           : false
[12/23 00:40:32    573s] (I)       Maximum routing layer                              : 6
[12/23 00:40:32    573s] (I)       Assign partition pins                              : false
[12/23 00:40:32    573s] (I)       Support large GCell                                : true
[12/23 00:40:32    573s] (I)       Number of rows per GCell                           : 5
[12/23 00:40:32    573s] (I)       Max num rows per GCell                             : 32
[12/23 00:40:32    573s] (I)       Counted 132591 PG shapes. We will not process PG shapes layer by layer.
[12/23 00:40:32    573s] (I)       Use row-based GCell size
[12/23 00:40:32    573s] (I)       GCell unit size  : 5040
[12/23 00:40:32    573s] (I)       GCell multiplier : 5
[12/23 00:40:32    573s] (I)       build grid graph
[12/23 00:40:32    573s] (I)       build grid graph start
[12/23 00:40:32    573s] [NR-eGR] Track table information for default rule: 
[12/23 00:40:32    573s] [NR-eGR] metal1 has no routable track
[12/23 00:40:32    573s] [NR-eGR] metal2 has single uniform track structure
[12/23 00:40:32    573s] [NR-eGR] metal3 has single uniform track structure
[12/23 00:40:32    573s] [NR-eGR] metal4 has single uniform track structure
[12/23 00:40:32    573s] [NR-eGR] metal5 has single uniform track structure
[12/23 00:40:32    573s] [NR-eGR] metal6 has single uniform track structure
[12/23 00:40:32    573s] (I)       build grid graph end
[12/23 00:40:32    573s] (I)       ===========================================================================
[12/23 00:40:32    573s] (I)       == Report All Rule Vias ==
[12/23 00:40:32    573s] (I)       ===========================================================================
[12/23 00:40:32    573s] (I)        Via Rule : (Default)
[12/23 00:40:32    573s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/23 00:40:32    573s] (I)       ---------------------------------------------------------------------------
[12/23 00:40:32    573s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[12/23 00:40:32    573s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[12/23 00:40:32    573s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[12/23 00:40:32    573s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[12/23 00:40:32    573s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[12/23 00:40:32    573s] (I)       ===========================================================================
[12/23 00:40:32    573s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1992.45 MB )
[12/23 00:40:32    573s] (I)       Num PG vias on layer 2 : 0
[12/23 00:40:32    573s] (I)       Num PG vias on layer 3 : 0
[12/23 00:40:32    573s] (I)       Num PG vias on layer 4 : 0
[12/23 00:40:32    573s] (I)       Num PG vias on layer 5 : 0
[12/23 00:40:32    573s] (I)       Num PG vias on layer 6 : 0
[12/23 00:40:32    573s] [NR-eGR] Read 213401 PG shapes
[12/23 00:40:32    573s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1992.45 MB )
[12/23 00:40:32    573s] [NR-eGR] #Routing Blockages  : 0
[12/23 00:40:32    573s] [NR-eGR] #Instance Blockages : 11196
[12/23 00:40:32    573s] [NR-eGR] #PG Blockages       : 213401
[12/23 00:40:32    573s] [NR-eGR] #Halo Blockages     : 0
[12/23 00:40:32    573s] [NR-eGR] #Boundary Blockages : 0
[12/23 00:40:32    573s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/23 00:40:32    573s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/23 00:40:32    573s] (I)       readDataFromPlaceDB
[12/23 00:40:32    573s] (I)       Read net information..
[12/23 00:40:32    573s] [NR-eGR] Read numTotalNets=20531  numIgnoredNets=0
[12/23 00:40:32    573s] (I)       Read testcase time = 0.010 seconds
[12/23 00:40:32    573s] 
[12/23 00:40:32    573s] (I)       early_global_route_priority property id does not exist.
[12/23 00:40:32    573s] (I)       Start initializing grid graph
[12/23 00:40:32    573s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/23 00:40:32    573s] (I)       End initializing grid graph
[12/23 00:40:32    573s] (I)       Model blockages into capacity
[12/23 00:40:32    573s] (I)       Read Num Blocks=224597  Num Prerouted Wires=0  Num CS=0
[12/23 00:40:32    573s] (I)       Started Modeling ( Curr Mem: 1992.45 MB )
[12/23 00:40:32    573s] (I)       Layer 1 (V) : #blockages 79213 : #preroutes 0
[12/23 00:40:32    573s] (I)       Layer 2 (H) : #blockages 71829 : #preroutes 0
[12/23 00:40:32    573s] (I)       Layer 3 (V) : #blockages 55451 : #preroutes 0
[12/23 00:40:32    573s] (I)       Layer 4 (H) : #blockages 18104 : #preroutes 0
[12/23 00:40:32    573s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/23 00:40:32    573s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1992.45 MB )
[12/23 00:40:32    573s] (I)       -- layer congestion ratio --
[12/23 00:40:32    573s] (I)       Layer 1 : 0.100000
[12/23 00:40:32    573s] (I)       Layer 2 : 0.700000
[12/23 00:40:32    573s] (I)       Layer 3 : 0.700000
[12/23 00:40:32    573s] (I)       Layer 4 : 0.700000
[12/23 00:40:32    573s] (I)       Layer 5 : 0.700000
[12/23 00:40:32    573s] (I)       Layer 6 : 0.700000
[12/23 00:40:32    573s] (I)       ----------------------------
[12/23 00:40:32    573s] (I)       Number of ignored nets = 0
[12/23 00:40:32    573s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/23 00:40:32    573s] (I)       Number of clock nets = 2.  Ignored: No
[12/23 00:40:32    573s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/23 00:40:32    573s] (I)       Number of special nets = 0.  Ignored: Yes
[12/23 00:40:32    573s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/23 00:40:32    573s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/23 00:40:32    573s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/23 00:40:32    573s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/23 00:40:32    573s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/23 00:40:32    573s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/23 00:40:32    573s] (I)       Before initializing Early Global Route syMemory usage = 1992.4 MB
[12/23 00:40:32    573s] (I)       Ndr track 0 does not exist
[12/23 00:40:32    573s] (I)       ---------------------Grid Graph Info--------------------
[12/23 00:40:32    573s] (I)       Routing area        : (0, 0) - (3162000, 3160080)
[12/23 00:40:32    573s] (I)       Core area           : (35340, 35280) - (3126660, 3124800)
[12/23 00:40:32    573s] (I)       Site width          :   620  (dbu)
[12/23 00:40:32    573s] (I)       Row height          :  5040  (dbu)
[12/23 00:40:32    573s] (I)       GCell width         : 25200  (dbu)
[12/23 00:40:32    573s] (I)       GCell height        : 25200  (dbu)
[12/23 00:40:32    573s] (I)       Grid                :   126   126     6
[12/23 00:40:32    573s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/23 00:40:32    573s] (I)       Vertical capacity   :     0 25200     0 25200     0 25200
[12/23 00:40:32    573s] (I)       Horizontal capacity :     0     0 25200     0 25200     0
[12/23 00:40:32    573s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/23 00:40:32    573s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/23 00:40:32    573s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/23 00:40:32    573s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/23 00:40:32    573s] (I)       First track coord   :     0   310   280   310   280  3410
[12/23 00:40:32    573s] (I)       Num tracks per GCell: 52.50 40.65 45.00 40.65 45.00 10.16
[12/23 00:40:32    573s] (I)       Total num of tracks :     0  5100  5643  5100  5643  1274
[12/23 00:40:32    573s] (I)       Num of masks        :     1     1     1     1     1     1
[12/23 00:40:32    573s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/23 00:40:32    573s] (I)       --------------------------------------------------------
[12/23 00:40:32    573s] 
[12/23 00:40:32    573s] [NR-eGR] ============ Routing rule table ============
[12/23 00:40:32    573s] [NR-eGR] Rule id: 0  Nets: 20531 
[12/23 00:40:32    573s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/23 00:40:32    573s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/23 00:40:32    573s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/23 00:40:32    573s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/23 00:40:32    573s] [NR-eGR] ========================================
[12/23 00:40:32    573s] [NR-eGR] 
[12/23 00:40:32    573s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/23 00:40:32    573s] (I)       blocked tracks on layer2 : = 446846 / 642600 (69.54%)
[12/23 00:40:32    573s] (I)       blocked tracks on layer3 : = 498316 / 711018 (70.08%)
[12/23 00:40:32    573s] (I)       blocked tracks on layer4 : = 435435 / 642600 (67.76%)
[12/23 00:40:32    573s] (I)       blocked tracks on layer5 : = 120032 / 711018 (16.88%)
[12/23 00:40:32    573s] (I)       blocked tracks on layer6 : = 0 / 160524 (0.00%)
[12/23 00:40:32    573s] (I)       After initializing Early Global Route syMemory usage = 1992.4 MB
[12/23 00:40:32    573s] (I)       Finished Loading and Dumping File ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 1992.45 MB )
[12/23 00:40:32    573s] (I)       Reset routing kernel
[12/23 00:40:32    573s] (I)       ============= Initialization =============
[12/23 00:40:32    573s] (I)       numLocalWires=68412  numGlobalNetBranches=20604  numLocalNetBranches=15181
[12/23 00:40:32    573s] (I)       totalPins=79893  totalGlobalPin=33158 (41.50%)
[12/23 00:40:32    573s] (I)       Started Build MST ( Curr Mem: 1992.45 MB )
[12/23 00:40:32    573s] (I)       Generate topology with single threads
[12/23 00:40:32    573s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1992.45 MB )
[12/23 00:40:32    573s] (I)       total 2D Cap : 1453086 = (854645 H, 598441 V)
[12/23 00:40:32    573s] (I)       
[12/23 00:40:32    573s] (I)       ============  Phase 1a Route ============
[12/23 00:40:32    573s] (I)       Started Phase 1a ( Curr Mem: 1992.45 MB )
[12/23 00:40:32    573s] (I)       Started Pattern routing ( Curr Mem: 1992.45 MB )
[12/23 00:40:32    573s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1992.45 MB )
[12/23 00:40:32    573s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1992.45 MB )
[12/23 00:40:32    573s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/23 00:40:32    573s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1992.45 MB )
[12/23 00:40:32    573s] (I)       Usage: 72091 = (31165 H, 40926 V) = (3.65% H, 6.84% V) = (7.854e+05um H, 1.031e+06um V)
[12/23 00:40:32    573s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1992.45 MB )
[12/23 00:40:32    573s] (I)       
[12/23 00:40:32    573s] (I)       ============  Phase 1b Route ============
[12/23 00:40:32    573s] (I)       Started Phase 1b ( Curr Mem: 1992.45 MB )
[12/23 00:40:32    573s] (I)       Started Monotonic routing ( Curr Mem: 1992.45 MB )
[12/23 00:40:32    573s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1992.45 MB )
[12/23 00:40:32    573s] (I)       Usage: 72159 = (31233 H, 40926 V) = (3.65% H, 6.84% V) = (7.871e+05um H, 1.031e+06um V)
[12/23 00:40:32    573s] (I)       eGR overflow: 0.00% H + 2.83% V
[12/23 00:40:32    573s] 
[12/23 00:40:32    573s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1992.45 MB )
[12/23 00:40:32    573s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.77% V
[12/23 00:40:32    573s] Finished Early Global Route rough congestion estimation: mem = 1992.4M
[12/23 00:40:32    573s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.300, REAL:0.301, MEM:1992.4M
[12/23 00:40:32    573s] earlyGlobalRoute rough estimation gcell size 5 row height
[12/23 00:40:32    573s] OPERPROF: Starting CDPad at level 1, MEM:1992.4M
[12/23 00:40:32    573s] CDPadU 0.289 -> 0.289. R=0.171, N=20679, GS=25.200
[12/23 00:40:32    573s] OPERPROF: Finished CDPad at level 1, CPU:0.330, REAL:0.334, MEM:1992.4M
[12/23 00:40:32    573s] OPERPROF: Starting npMain at level 1, MEM:1992.4M
[12/23 00:40:32    573s] OPERPROF:   Starting npPlace at level 2, MEM:1992.4M
[12/23 00:40:33    574s] OPERPROF:   Finished npPlace at level 2, CPU:0.440, REAL:0.434, MEM:1990.4M
[12/23 00:40:33    574s] OPERPROF: Finished npMain at level 1, CPU:0.700, REAL:0.702, MEM:1990.4M
[12/23 00:40:33    574s] Global placement CDP skipped at cutLevel 13.
[12/23 00:40:33    574s] Iteration 13: Total net bbox = 1.596e+06 (6.81e+05 9.15e+05)
[12/23 00:40:33    574s]               Est.  stn bbox = 2.019e+06 (8.78e+05 1.14e+06)
[12/23 00:40:33    574s]               cpu = 0:00:20.6 real = 0:00:21.0 mem = 1990.4M
[12/23 00:40:33    574s] Iteration 14: Total net bbox = 1.596e+06 (6.81e+05 9.15e+05)
[12/23 00:40:33    574s]               Est.  stn bbox = 2.019e+06 (8.78e+05 1.14e+06)
[12/23 00:40:33    574s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1990.4M
[12/23 00:40:33    574s] OPERPROF: Starting npMain at level 1, MEM:1990.4M
[12/23 00:40:33    574s] OPERPROF:   Starting npPlace at level 2, MEM:1990.4M
[12/23 00:40:46    587s] OPERPROF:   Finished npPlace at level 2, CPU:12.650, REAL:12.640, MEM:1990.4M
[12/23 00:40:46    587s] OPERPROF: Finished npMain at level 1, CPU:12.910, REAL:12.913, MEM:1990.4M
[12/23 00:40:46    587s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1990.4M
[12/23 00:40:46    587s] Starting Early Global Route rough congestion estimation: mem = 1990.4M
[12/23 00:40:46    587s] (I)       Started Loading and Dumping File ( Curr Mem: 1990.45 MB )
[12/23 00:40:46    587s] (I)       Reading DB...
[12/23 00:40:46    587s] (I)       Read data from FE... (mem=1990.4M)
[12/23 00:40:46    587s] (I)       Read nodes and places... (mem=1990.4M)
[12/23 00:40:46    587s] (I)       Done Read nodes and places (cpu=0.030s, mem=1990.4M)
[12/23 00:40:46    587s] (I)       Read nets... (mem=1990.4M)
[12/23 00:40:46    587s] (I)       Done Read nets (cpu=0.070s, mem=1990.4M)
[12/23 00:40:46    587s] (I)       Done Read data from FE (cpu=0.100s, mem=1990.4M)
[12/23 00:40:46    587s] (I)       before initializing RouteDB syMemory usage = 1990.4 MB
[12/23 00:40:46    587s] (I)       == Non-default Options ==
[12/23 00:40:46    587s] (I)       Print mode                                         : 2
[12/23 00:40:46    587s] (I)       Stop if highly congested                           : false
[12/23 00:40:46    587s] (I)       Maximum routing layer                              : 6
[12/23 00:40:46    587s] (I)       Assign partition pins                              : false
[12/23 00:40:46    587s] (I)       Support large GCell                                : true
[12/23 00:40:46    587s] (I)       Number of rows per GCell                           : 3
[12/23 00:40:46    587s] (I)       Max num rows per GCell                             : 32
[12/23 00:40:46    587s] (I)       Counted 132591 PG shapes. We will not process PG shapes layer by layer.
[12/23 00:40:46    587s] (I)       Use row-based GCell size
[12/23 00:40:46    587s] (I)       GCell unit size  : 5040
[12/23 00:40:46    587s] (I)       GCell multiplier : 3
[12/23 00:40:46    587s] (I)       build grid graph
[12/23 00:40:46    587s] (I)       build grid graph start
[12/23 00:40:46    587s] [NR-eGR] Track table information for default rule: 
[12/23 00:40:46    587s] [NR-eGR] metal1 has no routable track
[12/23 00:40:46    587s] [NR-eGR] metal2 has single uniform track structure
[12/23 00:40:46    587s] [NR-eGR] metal3 has single uniform track structure
[12/23 00:40:46    587s] [NR-eGR] metal4 has single uniform track structure
[12/23 00:40:46    587s] [NR-eGR] metal5 has single uniform track structure
[12/23 00:40:46    587s] [NR-eGR] metal6 has single uniform track structure
[12/23 00:40:46    587s] (I)       build grid graph end
[12/23 00:40:46    587s] (I)       ===========================================================================
[12/23 00:40:46    587s] (I)       == Report All Rule Vias ==
[12/23 00:40:46    587s] (I)       ===========================================================================
[12/23 00:40:46    587s] (I)        Via Rule : (Default)
[12/23 00:40:46    587s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/23 00:40:46    587s] (I)       ---------------------------------------------------------------------------
[12/23 00:40:46    587s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[12/23 00:40:46    587s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[12/23 00:40:46    587s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[12/23 00:40:46    587s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[12/23 00:40:46    587s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[12/23 00:40:46    587s] (I)       ===========================================================================
[12/23 00:40:46    587s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1990.45 MB )
[12/23 00:40:46    587s] (I)       Num PG vias on layer 2 : 0
[12/23 00:40:46    587s] (I)       Num PG vias on layer 3 : 0
[12/23 00:40:46    587s] (I)       Num PG vias on layer 4 : 0
[12/23 00:40:46    587s] (I)       Num PG vias on layer 5 : 0
[12/23 00:40:46    587s] (I)       Num PG vias on layer 6 : 0
[12/23 00:40:46    587s] [NR-eGR] Read 213401 PG shapes
[12/23 00:40:46    587s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1990.45 MB )
[12/23 00:40:46    587s] [NR-eGR] #Routing Blockages  : 0
[12/23 00:40:46    587s] [NR-eGR] #Instance Blockages : 11196
[12/23 00:40:46    587s] [NR-eGR] #PG Blockages       : 213401
[12/23 00:40:46    587s] [NR-eGR] #Halo Blockages     : 0
[12/23 00:40:46    587s] [NR-eGR] #Boundary Blockages : 0
[12/23 00:40:46    587s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/23 00:40:46    587s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/23 00:40:46    587s] (I)       readDataFromPlaceDB
[12/23 00:40:46    587s] (I)       Read net information..
[12/23 00:40:46    587s] [NR-eGR] Read numTotalNets=20531  numIgnoredNets=0
[12/23 00:40:46    587s] (I)       Read testcase time = 0.010 seconds
[12/23 00:40:46    587s] 
[12/23 00:40:46    587s] (I)       early_global_route_priority property id does not exist.
[12/23 00:40:46    587s] (I)       Start initializing grid graph
[12/23 00:40:46    587s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/23 00:40:46    587s] (I)       End initializing grid graph
[12/23 00:40:46    587s] (I)       Model blockages into capacity
[12/23 00:40:46    587s] (I)       Read Num Blocks=224597  Num Prerouted Wires=0  Num CS=0
[12/23 00:40:46    587s] (I)       Started Modeling ( Curr Mem: 1990.45 MB )
[12/23 00:40:46    587s] (I)       Layer 1 (V) : #blockages 79213 : #preroutes 0
[12/23 00:40:46    587s] (I)       Layer 2 (H) : #blockages 71829 : #preroutes 0
[12/23 00:40:46    587s] (I)       Layer 3 (V) : #blockages 55451 : #preroutes 0
[12/23 00:40:46    587s] (I)       Layer 4 (H) : #blockages 18104 : #preroutes 0
[12/23 00:40:46    587s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/23 00:40:46    587s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1990.45 MB )
[12/23 00:40:46    587s] (I)       -- layer congestion ratio --
[12/23 00:40:46    587s] (I)       Layer 1 : 0.100000
[12/23 00:40:46    587s] (I)       Layer 2 : 0.700000
[12/23 00:40:46    587s] (I)       Layer 3 : 0.700000
[12/23 00:40:46    587s] (I)       Layer 4 : 0.700000
[12/23 00:40:46    587s] (I)       Layer 5 : 0.700000
[12/23 00:40:46    587s] (I)       Layer 6 : 0.700000
[12/23 00:40:46    587s] (I)       ----------------------------
[12/23 00:40:46    587s] (I)       Number of ignored nets = 0
[12/23 00:40:46    587s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/23 00:40:46    587s] (I)       Number of clock nets = 2.  Ignored: No
[12/23 00:40:46    587s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/23 00:40:46    587s] (I)       Number of special nets = 0.  Ignored: Yes
[12/23 00:40:46    587s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/23 00:40:46    587s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/23 00:40:46    587s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/23 00:40:46    587s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/23 00:40:46    587s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/23 00:40:46    587s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/23 00:40:46    587s] (I)       Before initializing Early Global Route syMemory usage = 1990.4 MB
[12/23 00:40:46    587s] (I)       Ndr track 0 does not exist
[12/23 00:40:46    587s] (I)       ---------------------Grid Graph Info--------------------
[12/23 00:40:46    587s] (I)       Routing area        : (0, 0) - (3162000, 3160080)
[12/23 00:40:46    587s] (I)       Core area           : (35340, 35280) - (3126660, 3124800)
[12/23 00:40:46    587s] (I)       Site width          :   620  (dbu)
[12/23 00:40:46    587s] (I)       Row height          :  5040  (dbu)
[12/23 00:40:46    587s] (I)       GCell width         : 15120  (dbu)
[12/23 00:40:46    587s] (I)       GCell height        : 15120  (dbu)
[12/23 00:40:46    587s] (I)       Grid                :   210   209     6
[12/23 00:40:46    587s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/23 00:40:46    587s] (I)       Vertical capacity   :     0 15120     0 15120     0 15120
[12/23 00:40:46    587s] (I)       Horizontal capacity :     0     0 15120     0 15120     0
[12/23 00:40:46    587s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/23 00:40:46    587s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/23 00:40:46    587s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/23 00:40:46    587s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/23 00:40:46    587s] (I)       First track coord   :     0   310   280   310   280  3410
[12/23 00:40:46    587s] (I)       Num tracks per GCell: 31.50 24.39 27.00 24.39 27.00  6.10
[12/23 00:40:46    587s] (I)       Total num of tracks :     0  5100  5643  5100  5643  1274
[12/23 00:40:46    587s] (I)       Num of masks        :     1     1     1     1     1     1
[12/23 00:40:46    587s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/23 00:40:46    587s] (I)       --------------------------------------------------------
[12/23 00:40:46    587s] 
[12/23 00:40:46    587s] [NR-eGR] ============ Routing rule table ============
[12/23 00:40:46    587s] [NR-eGR] Rule id: 0  Nets: 20531 
[12/23 00:40:46    587s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/23 00:40:46    587s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/23 00:40:46    587s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/23 00:40:46    587s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/23 00:40:46    587s] [NR-eGR] ========================================
[12/23 00:40:46    587s] [NR-eGR] 
[12/23 00:40:46    587s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/23 00:40:46    587s] (I)       blocked tracks on layer2 : = 739924 / 1065900 (69.42%)
[12/23 00:40:46    587s] (I)       blocked tracks on layer3 : = 807768 / 1185030 (68.16%)
[12/23 00:40:46    587s] (I)       blocked tracks on layer4 : = 717028 / 1065900 (67.27%)
[12/23 00:40:46    587s] (I)       blocked tracks on layer5 : = 198440 / 1185030 (16.75%)
[12/23 00:40:46    587s] (I)       blocked tracks on layer6 : = 0 / 266266 (0.00%)
[12/23 00:40:46    587s] (I)       After initializing Early Global Route syMemory usage = 1990.4 MB
[12/23 00:40:46    587s] (I)       Finished Loading and Dumping File ( CPU: 0.25 sec, Real: 0.24 sec, Curr Mem: 1990.45 MB )
[12/23 00:40:46    587s] (I)       Reset routing kernel
[12/23 00:40:46    587s] (I)       ============= Initialization =============
[12/23 00:40:46    587s] (I)       numLocalWires=47383  numGlobalNetBranches=16027  numLocalNetBranches=9505
[12/23 00:40:46    587s] (I)       totalPins=79893  totalGlobalPin=47029 (58.86%)
[12/23 00:40:46    587s] (I)       Started Build MST ( Curr Mem: 1990.45 MB )
[12/23 00:40:46    587s] (I)       Generate topology with single threads
[12/23 00:40:46    587s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1990.45 MB )
[12/23 00:40:46    587s] (I)       total 2D Cap : 2406983 = (1420717 H, 986266 V)
[12/23 00:40:46    587s] (I)       
[12/23 00:40:46    587s] (I)       ============  Phase 1a Route ============
[12/23 00:40:46    587s] (I)       Started Phase 1a ( Curr Mem: 1990.45 MB )
[12/23 00:40:46    587s] (I)       Started Pattern routing ( Curr Mem: 1990.45 MB )
[12/23 00:40:46    587s] (I)       Finished Pattern routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1990.45 MB )
[12/23 00:40:46    587s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1990.45 MB )
[12/23 00:40:46    587s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/23 00:40:46    587s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1990.45 MB )
[12/23 00:40:46    587s] (I)       Usage: 124525 = (54867 H, 69658 V) = (3.86% H, 7.06% V) = (8.296e+05um H, 1.053e+06um V)
[12/23 00:40:46    587s] (I)       Finished Phase 1a ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1990.45 MB )
[12/23 00:40:46    587s] (I)       
[12/23 00:40:46    587s] (I)       ============  Phase 1b Route ============
[12/23 00:40:46    587s] (I)       Started Phase 1b ( Curr Mem: 1990.45 MB )
[12/23 00:40:46    587s] (I)       Started Monotonic routing ( Curr Mem: 1990.45 MB )
[12/23 00:40:46    587s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1990.45 MB )
[12/23 00:40:46    587s] (I)       Usage: 124586 = (54928 H, 69658 V) = (3.87% H, 7.06% V) = (8.305e+05um H, 1.053e+06um V)
[12/23 00:40:46    587s] (I)       eGR overflow: 0.00% H + 2.18% V
[12/23 00:40:46    587s] 
[12/23 00:40:46    587s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1990.45 MB )
[12/23 00:40:46    587s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.92% V
[12/23 00:40:46    587s] Finished Early Global Route rough congestion estimation: mem = 1990.4M
[12/23 00:40:46    587s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.370, REAL:0.358, MEM:1990.4M
[12/23 00:40:46    587s] earlyGlobalRoute rough estimation gcell size 3 row height
[12/23 00:40:46    587s] OPERPROF: Starting CDPad at level 1, MEM:1990.4M
[12/23 00:40:47    588s] CDPadU 0.289 -> 0.289. R=0.171, N=20679, GS=15.120
[12/23 00:40:47    588s] OPERPROF: Finished CDPad at level 1, CPU:0.450, REAL:0.454, MEM:1990.4M
[12/23 00:40:47    588s] OPERPROF: Starting npMain at level 1, MEM:1990.4M
[12/23 00:40:47    588s] OPERPROF:   Starting npPlace at level 2, MEM:1990.4M
[12/23 00:40:47    588s] AB param 41.9% (8659/20679).
[12/23 00:40:47    589s] OPERPROF:   Finished npPlace at level 2, CPU:0.550, REAL:0.501, MEM:1992.5M
[12/23 00:40:47    589s] OPERPROF: Finished npMain at level 1, CPU:0.820, REAL:0.771, MEM:1992.5M
[12/23 00:40:47    589s] Global placement CDP is working on the selected area.
[12/23 00:40:47    589s] OPERPROF: Starting npMain at level 1, MEM:1992.5M
[12/23 00:40:48    589s] OPERPROF:   Starting npPlace at level 2, MEM:1992.5M
[12/23 00:40:52    594s] OPERPROF:   Finished npPlace at level 2, CPU:4.880, REAL:4.853, MEM:1988.5M
[12/23 00:40:52    594s] OPERPROF: Finished npMain at level 1, CPU:5.100, REAL:5.083, MEM:1988.5M
[12/23 00:40:53    594s] Iteration 15: Total net bbox = 1.631e+06 (6.98e+05 9.33e+05)
[12/23 00:40:53    594s]               Est.  stn bbox = 2.053e+06 (8.94e+05 1.16e+06)
[12/23 00:40:53    594s]               cpu = 0:00:19.7 real = 0:00:20.0 mem = 1988.5M
[12/23 00:40:53    594s] Iteration 16: Total net bbox = 1.631e+06 (6.98e+05 9.33e+05)
[12/23 00:40:53    594s]               Est.  stn bbox = 2.053e+06 (8.94e+05 1.16e+06)
[12/23 00:40:53    594s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1988.5M
[12/23 00:40:53    594s] OPERPROF: Starting npMain at level 1, MEM:1988.5M
[12/23 00:40:53    594s] OPERPROF:   Starting npPlace at level 2, MEM:1988.5M
[12/23 00:41:15    616s] OPERPROF:   Finished npPlace at level 2, CPU:22.260, REAL:22.257, MEM:2000.5M
[12/23 00:41:15    616s] OPERPROF: Finished npMain at level 1, CPU:22.530, REAL:22.543, MEM:2000.5M
[12/23 00:41:15    616s] Iteration 17: Total net bbox = 1.707e+06 (7.21e+05 9.86e+05)
[12/23 00:41:15    616s]               Est.  stn bbox = 2.122e+06 (9.13e+05 1.21e+06)
[12/23 00:41:15    616s]               cpu = 0:00:22.6 real = 0:00:22.0 mem = 2000.5M
[12/23 00:41:15    617s] Iteration 18: Total net bbox = 1.707e+06 (7.21e+05 9.86e+05)
[12/23 00:41:15    617s]               Est.  stn bbox = 2.122e+06 (9.13e+05 1.21e+06)
[12/23 00:41:15    617s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2000.5M
[12/23 00:41:15    617s] [adp] clock
[12/23 00:41:15    617s] [adp] weight, nr nets, wire length
[12/23 00:41:15    617s] [adp]      0        2  9144.280000
[12/23 00:41:15    617s] [adp] data
[12/23 00:41:15    617s] [adp] weight, nr nets, wire length
[12/23 00:41:15    617s] [adp]      0    20529  1697548.992000
[12/23 00:41:15    617s] [adp] 0.000000|0.000000|0.000000
[12/23 00:41:15    617s] Iteration 19: Total net bbox = 1.707e+06 (7.21e+05 9.86e+05)
[12/23 00:41:15    617s]               Est.  stn bbox = 2.122e+06 (9.13e+05 1.21e+06)
[12/23 00:41:15    617s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2000.5M
[12/23 00:41:15    617s] Clear WL Bound Manager after Global Placement... 
[12/23 00:41:15    617s] Finished Global Placement (cpu=0:02:58, real=0:02:58, mem=2000.5M)
[12/23 00:41:15    617s] Keep Tdgp Graph and DB for later use
[12/23 00:41:15    617s] Info: 0 clock gating cells identified, 0 (on average) moved 0/10
[12/23 00:41:15    617s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2000.5M
[12/23 00:41:15    617s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2000.5M
[12/23 00:41:15    617s] Solver runtime cpu: 0:02:09 real: 0:02:09
[12/23 00:41:15    617s] Core Placement runtime cpu: 0:02:54 real: 0:02:54
[12/23 00:41:15    617s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/23 00:41:15    617s] Type 'man IMPSP-9025' for more detail.
[12/23 00:41:15    617s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2000.5M
[12/23 00:41:15    617s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2000.5M
[12/23 00:41:15    617s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[12/23 00:41:15    617s] All LLGs are deleted
[12/23 00:41:15    617s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2000.5M
[12/23 00:41:15    617s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:2000.5M
[12/23 00:41:15    617s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2000.5M
[12/23 00:41:15    617s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2000.5M
[12/23 00:41:15    617s] Core basic site is core_5040
[12/23 00:41:16    617s] Fast DP-INIT is on for default
[12/23 00:41:16    617s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/23 00:41:16    617s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.320, REAL:0.131, MEM:2000.5M
[12/23 00:41:16    617s] # Found 4 fixed insts to be non-legal.
[12/23 00:41:16    617s] OPERPROF:       Starting CMU at level 4, MEM:2000.5M
[12/23 00:41:16    617s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.006, MEM:2000.5M
[12/23 00:41:16    617s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.380, REAL:0.180, MEM:2000.5M
[12/23 00:41:16    617s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=2000.5MB).
[12/23 00:41:16    617s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.460, REAL:0.265, MEM:2000.5M
[12/23 00:41:16    617s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.460, REAL:0.266, MEM:2000.5M
[12/23 00:41:16    617s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25528.1
[12/23 00:41:16    617s] OPERPROF: Starting RefinePlace at level 1, MEM:2000.5M
[12/23 00:41:16    617s] *** Starting refinePlace (0:10:18 mem=2000.5M) ***
[12/23 00:41:16    617s] Total net bbox length = 1.707e+06 (7.209e+05 9.858e+05) (ext = 2.245e+05)
[12/23 00:41:16    617s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/23 00:41:16    617s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2000.5M
[12/23 00:41:16    617s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:2000.5M
[12/23 00:41:16    617s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2000.5M
[12/23 00:41:16    617s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:2000.5M
[12/23 00:41:16    617s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2000.5M
[12/23 00:41:16    617s] Starting refinePlace ...
[12/23 00:41:16    617s] ** Cut row section cpu time 0:00:00.0.
[12/23 00:41:16    617s]    Spread Effort: high, standalone mode, useDDP on.
[12/23 00:41:17    618s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=2000.5MB) @(0:10:18 - 0:10:18).
[12/23 00:41:17    618s] Move report: preRPlace moves 20679 insts, mean move: 1.54 um, max move: 37.41 um
[12/23 00:41:17    618s] 	Max move on inst (CPU_wrapper/CPU/IF/U135): (2442.35, 1703.13) --> (2479.38, 1703.52)
[12/23 00:41:17    618s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: TIE0
[12/23 00:41:17    618s] 	Violation at original loc: Placement Blockage Violation
[12/23 00:41:17    618s] wireLenOptFixPriorityInst 0 inst fixed
[12/23 00:41:17    618s] Placement tweakage begins.
[12/23 00:41:17    618s] wire length = 2.025e+06
[12/23 00:41:19    621s] wire length = 1.984e+06
[12/23 00:41:19    621s] Placement tweakage ends.
[12/23 00:41:19    621s] Move report: tweak moves 3153 insts, mean move: 9.51 um, max move: 49.54 um
[12/23 00:41:19    621s] 	Max move on inst (AXI/WA/U262): (2108.62, 1582.56) --> (2122.88, 1547.28)
[12/23 00:41:19    621s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.6, real=0:00:02.0, mem=2000.5MB) @(0:10:18 - 0:10:21).
[12/23 00:41:19    621s] 
[12/23 00:41:19    621s] Running Spiral with 1 thread in Normal Mode  fetchWidth=900 
[12/23 00:41:20    622s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/23 00:41:20    622s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=2000.5MB) @(0:10:21 - 0:10:22).
[12/23 00:41:20    622s] Move report: Detail placement moves 20679 insts, mean move: 2.84 um, max move: 49.33 um
[12/23 00:41:20    622s] 	Max move on inst (AXI/WA/U262): (2108.21, 1581.94) --> (2122.88, 1547.28)
[12/23 00:41:20    622s] 	Runtime: CPU: 0:00:04.5 REAL: 0:00:04.0 MEM: 2000.5MB
[12/23 00:41:20    622s] Statistics of distance of Instance movement in refine placement:
[12/23 00:41:20    622s]   maximum (X+Y) =        49.33 um
[12/23 00:41:20    622s]   inst (AXI/WA/U262) with max move: (2108.21, 1581.94) -> (2122.88, 1547.28)
[12/23 00:41:20    622s]   mean    (X+Y) =         2.84 um
[12/23 00:41:20    622s] Summary Report:
[12/23 00:41:20    622s] Instances move: 20679 (out of 20679 movable)
[12/23 00:41:20    622s] Instances flipped: 0
[12/23 00:41:20    622s] Mean displacement: 2.84 um
[12/23 00:41:20    622s] Max displacement: 49.33 um (Instance: AXI/WA/U262) (2108.21, 1581.94) -> (2122.88, 1547.28)
[12/23 00:41:20    622s] 	Length: 4 sites, height: 1 rows, site name: core_5040, cell type: BUF1CK
[12/23 00:41:20    622s] Total instances moved : 20679
[12/23 00:41:20    622s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:4.550, REAL:4.501, MEM:2000.5M
[12/23 00:41:20    622s] Total net bbox length = 1.672e+06 (6.864e+05 9.856e+05) (ext = 2.242e+05)
[12/23 00:41:20    622s] Runtime: CPU: 0:00:04.6 REAL: 0:00:04.0 MEM: 2000.5MB
[12/23 00:41:20    622s] [CPU] RefinePlace/total (cpu=0:00:04.6, real=0:00:04.0, mem=2000.5MB) @(0:10:18 - 0:10:22).
[12/23 00:41:20    622s] *** Finished refinePlace (0:10:22 mem=2000.5M) ***
[12/23 00:41:20    622s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25528.1
[12/23 00:41:20    622s] OPERPROF: Finished RefinePlace at level 1, CPU:4.630, REAL:4.590, MEM:2000.5M
[12/23 00:41:20    622s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2000.5M
[12/23 00:41:20    622s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.007, MEM:2000.5M
[12/23 00:41:20    622s] All LLGs are deleted
[12/23 00:41:20    622s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2000.5M
[12/23 00:41:20    622s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2000.5M
[12/23 00:41:20    622s] *** Finished Initial Placement (cpu=0:03:09, real=0:03:09, mem=2000.5M) ***
[12/23 00:41:20    622s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[12/23 00:41:20    622s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2000.5M
[12/23 00:41:20    622s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2000.5M
[12/23 00:41:20    622s] Core basic site is core_5040
[12/23 00:41:20    622s] Fast DP-INIT is on for default
[12/23 00:41:20    622s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/23 00:41:20    622s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.260, REAL:0.105, MEM:2000.5M
[12/23 00:41:21    622s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.300, REAL:0.144, MEM:2000.5M
[12/23 00:41:21    622s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:2000.5M
[12/23 00:41:21    622s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.060, REAL:0.065, MEM:2000.5M
[12/23 00:41:21    622s] default core: bins with density > 0.750 = 62.64 % ( 2408 / 3844 )
[12/23 00:41:21    622s] Density distribution unevenness ratio = 24.854%
[12/23 00:41:21    622s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2000.5M
[12/23 00:41:21    622s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2000.5M
[12/23 00:41:21    622s] All LLGs are deleted
[12/23 00:41:21    622s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2000.5M
[12/23 00:41:21    622s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2000.5M
[12/23 00:41:21    622s] Effort level <high> specified for tdgp_reg2reg_default path_group
[12/23 00:41:21    622s] 
[12/23 00:41:21    622s] *** Start incrementalPlace ***
[12/23 00:41:21    622s] User Input Parameters:
[12/23 00:41:21    622s] - Congestion Driven    : On
[12/23 00:41:21    622s] - Timing Driven        : On
[12/23 00:41:21    622s] - Area-Violation Based : On
[12/23 00:41:21    622s] - Start Rollback Level : -5
[12/23 00:41:21    622s] - Legalized            : On
[12/23 00:41:21    622s] - Window Based         : Off
[12/23 00:41:21    622s] - eDen incr mode       : Off
[12/23 00:41:21    622s] - Small incr mode      : Off
[12/23 00:41:21    622s] 
[12/23 00:41:21    622s] Init WL Bound for IncrIp in placeDesign ... 
[12/23 00:41:21    622s] SKP will enable view:
[12/23 00:41:21    622s]   AV_max
[12/23 00:41:21    622s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2000.5M
[12/23 00:41:21    622s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.016, MEM:2000.5M
[12/23 00:41:21    622s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2000.5M
[12/23 00:41:21    622s] Starting Early Global Route congestion estimation: mem = 2000.5M
[12/23 00:41:21    622s] (I)       Started Loading and Dumping File ( Curr Mem: 2000.46 MB )
[12/23 00:41:21    622s] (I)       Reading DB...
[12/23 00:41:21    622s] (I)       Read data from FE... (mem=2000.5M)
[12/23 00:41:21    622s] (I)       Read nodes and places... (mem=2000.5M)
[12/23 00:41:21    622s] (I)       Done Read nodes and places (cpu=0.030s, mem=2000.5M)
[12/23 00:41:21    622s] (I)       Read nets... (mem=2000.5M)
[12/23 00:41:21    622s] (I)       Done Read nets (cpu=0.070s, mem=2000.5M)
[12/23 00:41:21    622s] (I)       Done Read data from FE (cpu=0.100s, mem=2000.5M)
[12/23 00:41:21    622s] (I)       before initializing RouteDB syMemory usage = 2000.5 MB
[12/23 00:41:21    622s] (I)       == Non-default Options ==
[12/23 00:41:21    622s] (I)       Maximum routing layer                              : 6
[12/23 00:41:21    622s] (I)       Use non-blocking free Dbs wires                    : false
[12/23 00:41:21    622s] (I)       Counted 132591 PG shapes. We will not process PG shapes layer by layer.
[12/23 00:41:21    622s] (I)       Use row-based GCell size
[12/23 00:41:21    622s] (I)       GCell unit size  : 5040
[12/23 00:41:21    622s] (I)       GCell multiplier : 1
[12/23 00:41:21    622s] (I)       build grid graph
[12/23 00:41:21    622s] (I)       build grid graph start
[12/23 00:41:21    622s] [NR-eGR] Track table information for default rule: 
[12/23 00:41:21    622s] [NR-eGR] metal1 has no routable track
[12/23 00:41:21    622s] [NR-eGR] metal2 has single uniform track structure
[12/23 00:41:21    622s] [NR-eGR] metal3 has single uniform track structure
[12/23 00:41:21    622s] [NR-eGR] metal4 has single uniform track structure
[12/23 00:41:21    622s] [NR-eGR] metal5 has single uniform track structure
[12/23 00:41:21    622s] [NR-eGR] metal6 has single uniform track structure
[12/23 00:41:21    622s] (I)       build grid graph end
[12/23 00:41:21    622s] (I)       ===========================================================================
[12/23 00:41:21    622s] (I)       == Report All Rule Vias ==
[12/23 00:41:21    622s] (I)       ===========================================================================
[12/23 00:41:21    622s] (I)        Via Rule : (Default)
[12/23 00:41:21    622s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/23 00:41:21    622s] (I)       ---------------------------------------------------------------------------
[12/23 00:41:21    622s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[12/23 00:41:21    622s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[12/23 00:41:21    622s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[12/23 00:41:21    622s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[12/23 00:41:21    622s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[12/23 00:41:21    622s] (I)       ===========================================================================
[12/23 00:41:21    622s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2000.46 MB )
[12/23 00:41:21    623s] (I)       Num PG vias on layer 2 : 0
[12/23 00:41:21    623s] (I)       Num PG vias on layer 3 : 0
[12/23 00:41:21    623s] (I)       Num PG vias on layer 4 : 0
[12/23 00:41:21    623s] (I)       Num PG vias on layer 5 : 0
[12/23 00:41:21    623s] (I)       Num PG vias on layer 6 : 0
[12/23 00:41:21    623s] [NR-eGR] Read 213401 PG shapes
[12/23 00:41:21    623s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:21    623s] [NR-eGR] #Routing Blockages  : 0
[12/23 00:41:21    623s] [NR-eGR] #Instance Blockages : 11196
[12/23 00:41:21    623s] [NR-eGR] #PG Blockages       : 213401
[12/23 00:41:21    623s] [NR-eGR] #Halo Blockages     : 0
[12/23 00:41:21    623s] [NR-eGR] #Boundary Blockages : 0
[12/23 00:41:21    623s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/23 00:41:21    623s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/23 00:41:21    623s] (I)       readDataFromPlaceDB
[12/23 00:41:21    623s] (I)       Read net information..
[12/23 00:41:21    623s] [NR-eGR] Read numTotalNets=20531  numIgnoredNets=0
[12/23 00:41:21    623s] (I)       Read testcase time = 0.010 seconds
[12/23 00:41:21    623s] 
[12/23 00:41:21    623s] (I)       early_global_route_priority property id does not exist.
[12/23 00:41:21    623s] (I)       Start initializing grid graph
[12/23 00:41:21    623s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/23 00:41:21    623s] (I)       End initializing grid graph
[12/23 00:41:21    623s] (I)       Model blockages into capacity
[12/23 00:41:21    623s] (I)       Read Num Blocks=224597  Num Prerouted Wires=0  Num CS=0
[12/23 00:41:21    623s] (I)       Started Modeling ( Curr Mem: 2000.46 MB )
[12/23 00:41:21    623s] (I)       Layer 1 (V) : #blockages 79213 : #preroutes 0
[12/23 00:41:21    623s] (I)       Layer 2 (H) : #blockages 71829 : #preroutes 0
[12/23 00:41:21    623s] (I)       Layer 3 (V) : #blockages 55451 : #preroutes 0
[12/23 00:41:21    623s] (I)       Layer 4 (H) : #blockages 18104 : #preroutes 0
[12/23 00:41:21    623s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/23 00:41:21    623s] (I)       Finished Modeling ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:21    623s] (I)       -- layer congestion ratio --
[12/23 00:41:21    623s] (I)       Layer 1 : 0.100000
[12/23 00:41:21    623s] (I)       Layer 2 : 0.700000
[12/23 00:41:21    623s] (I)       Layer 3 : 0.700000
[12/23 00:41:21    623s] (I)       Layer 4 : 0.700000
[12/23 00:41:21    623s] (I)       Layer 5 : 0.700000
[12/23 00:41:21    623s] (I)       Layer 6 : 0.700000
[12/23 00:41:21    623s] (I)       ----------------------------
[12/23 00:41:21    623s] (I)       Number of ignored nets = 0
[12/23 00:41:21    623s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/23 00:41:21    623s] (I)       Number of clock nets = 2.  Ignored: No
[12/23 00:41:21    623s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/23 00:41:21    623s] (I)       Number of special nets = 0.  Ignored: Yes
[12/23 00:41:21    623s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/23 00:41:21    623s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/23 00:41:21    623s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/23 00:41:21    623s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/23 00:41:21    623s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/23 00:41:21    623s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/23 00:41:21    623s] (I)       Before initializing Early Global Route syMemory usage = 2000.5 MB
[12/23 00:41:21    623s] (I)       Ndr track 0 does not exist
[12/23 00:41:21    623s] (I)       ---------------------Grid Graph Info--------------------
[12/23 00:41:21    623s] (I)       Routing area        : (0, 0) - (3162000, 3160080)
[12/23 00:41:21    623s] (I)       Core area           : (35340, 35280) - (3126660, 3124800)
[12/23 00:41:21    623s] (I)       Site width          :   620  (dbu)
[12/23 00:41:21    623s] (I)       Row height          :  5040  (dbu)
[12/23 00:41:21    623s] (I)       GCell width         :  5040  (dbu)
[12/23 00:41:21    623s] (I)       GCell height        :  5040  (dbu)
[12/23 00:41:21    623s] (I)       Grid                :   628   627     6
[12/23 00:41:21    623s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/23 00:41:21    623s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/23 00:41:21    623s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/23 00:41:21    623s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/23 00:41:21    623s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/23 00:41:21    623s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/23 00:41:21    623s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/23 00:41:21    623s] (I)       First track coord   :     0   310   280   310   280  3410
[12/23 00:41:21    623s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/23 00:41:21    623s] (I)       Total num of tracks :     0  5100  5643  5100  5643  1274
[12/23 00:41:21    623s] (I)       Num of masks        :     1     1     1     1     1     1
[12/23 00:41:21    623s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/23 00:41:21    623s] (I)       --------------------------------------------------------
[12/23 00:41:21    623s] 
[12/23 00:41:21    623s] [NR-eGR] ============ Routing rule table ============
[12/23 00:41:21    623s] [NR-eGR] Rule id: 0  Nets: 20531 
[12/23 00:41:21    623s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/23 00:41:21    623s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/23 00:41:21    623s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/23 00:41:21    623s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/23 00:41:21    623s] [NR-eGR] ========================================
[12/23 00:41:21    623s] [NR-eGR] 
[12/23 00:41:21    623s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/23 00:41:21    623s] (I)       blocked tracks on layer2 : = 2225263 / 3197700 (69.59%)
[12/23 00:41:21    623s] (I)       blocked tracks on layer3 : = 2271681 / 3543804 (64.10%)
[12/23 00:41:21    623s] (I)       blocked tracks on layer4 : = 2152311 / 3197700 (67.31%)
[12/23 00:41:21    623s] (I)       blocked tracks on layer5 : = 595320 / 3543804 (16.80%)
[12/23 00:41:21    623s] (I)       blocked tracks on layer6 : = 0 / 798798 (0.00%)
[12/23 00:41:21    623s] (I)       After initializing Early Global Route syMemory usage = 2000.5 MB
[12/23 00:41:21    623s] (I)       Finished Loading and Dumping File ( CPU: 0.37 sec, Real: 0.38 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:21    623s] (I)       Reset routing kernel
[12/23 00:41:21    623s] (I)       Started Global Routing ( Curr Mem: 2000.46 MB )
[12/23 00:41:21    623s] (I)       ============= Initialization =============
[12/23 00:41:21    623s] (I)       totalPins=79893  totalGlobalPin=76274 (95.47%)
[12/23 00:41:21    623s] (I)       Started Net group 1 ( Curr Mem: 2000.46 MB )
[12/23 00:41:21    623s] (I)       Started Build MST ( Curr Mem: 2000.46 MB )
[12/23 00:41:21    623s] (I)       Generate topology with single threads
[12/23 00:41:21    623s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:21    623s] (I)       total 2D Cap : 7140944 = (4229316 H, 2911628 V)
[12/23 00:41:21    623s] [NR-eGR] Layer group 1: route 20531 net(s) in layer range [2, 6]
[12/23 00:41:21    623s] (I)       
[12/23 00:41:21    623s] (I)       ============  Phase 1a Route ============
[12/23 00:41:21    623s] (I)       Started Phase 1a ( Curr Mem: 2000.46 MB )
[12/23 00:41:21    623s] (I)       Started Pattern routing ( Curr Mem: 2000.46 MB )
[12/23 00:41:21    623s] (I)       Finished Pattern routing ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:21    623s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2000.46 MB )
[12/23 00:41:21    623s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/23 00:41:21    623s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:21    623s] (I)       Usage: 386060 = (164186 H, 221874 V) = (3.88% H, 7.62% V) = (8.275e+05um H, 1.118e+06um V)
[12/23 00:41:21    623s] (I)       Finished Phase 1a ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:21    623s] (I)       
[12/23 00:41:21    623s] (I)       ============  Phase 1b Route ============
[12/23 00:41:21    623s] (I)       Started Phase 1b ( Curr Mem: 2000.46 MB )
[12/23 00:41:21    623s] (I)       Started Monotonic routing ( Curr Mem: 2000.46 MB )
[12/23 00:41:21    623s] (I)       Finished Monotonic routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:21    623s] (I)       Usage: 386198 = (164296 H, 221902 V) = (3.88% H, 7.62% V) = (8.281e+05um H, 1.118e+06um V)
[12/23 00:41:22    623s] (I)       Overflow of layer group 1: 0.02% H + 0.25% V. EstWL: 1.946438e+06um
[12/23 00:41:22    623s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:22    623s] (I)       
[12/23 00:41:22    623s] (I)       ============  Phase 1c Route ============
[12/23 00:41:22    623s] (I)       Started Phase 1c ( Curr Mem: 2000.46 MB )
[12/23 00:41:22    623s] (I)       Started Two level routing ( Curr Mem: 2000.46 MB )
[12/23 00:41:22    623s] (I)       Level2 Grid: 126 x 126
[12/23 00:41:22    623s] (I)       Started Two Level Routing ( Curr Mem: 2000.46 MB )
[12/23 00:41:22    623s] (I)       Finished Two Level Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:22    623s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2000.46 MB )
[12/23 00:41:22    623s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:22    623s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:22    623s] (I)       Finished Two level routing ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:22    623s] (I)       Usage: 386504 = (164594 H, 221910 V) = (3.89% H, 7.62% V) = (8.296e+05um H, 1.118e+06um V)
[12/23 00:41:22    623s] (I)       Finished Phase 1c ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:22    623s] (I)       
[12/23 00:41:22    623s] (I)       ============  Phase 1d Route ============
[12/23 00:41:22    623s] (I)       Started Phase 1d ( Curr Mem: 2000.46 MB )
[12/23 00:41:22    623s] (I)       Started Detoured routing ( Curr Mem: 2000.46 MB )
[12/23 00:41:22    623s] (I)       Finished Detoured routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:22    623s] (I)       Usage: 386537 = (164627 H, 221910 V) = (3.89% H, 7.62% V) = (8.297e+05um H, 1.118e+06um V)
[12/23 00:41:22    623s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:22    623s] (I)       
[12/23 00:41:22    623s] (I)       ============  Phase 1e Route ============
[12/23 00:41:22    623s] (I)       Started Phase 1e ( Curr Mem: 2000.46 MB )
[12/23 00:41:22    623s] (I)       Started Route legalization ( Curr Mem: 2000.46 MB )
[12/23 00:41:22    623s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:22    623s] (I)       Usage: 386537 = (164627 H, 221910 V) = (3.89% H, 7.62% V) = (8.297e+05um H, 1.118e+06um V)
[12/23 00:41:22    623s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 1.948146e+06um
[12/23 00:41:22    623s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:22    623s] (I)       Started Layer assignment ( Curr Mem: 2000.46 MB )
[12/23 00:41:22    623s] (I)       Current Layer assignment [Initialization] ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:22    623s] (I)       Running layer assignment with 1 threads
[12/23 00:41:22    623s] (I)       Finished Layer assignment ( CPU: 0.31 sec, Real: 0.32 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:22    623s] (I)       Finished Net group 1 ( CPU: 0.71 sec, Real: 0.72 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:22    623s] (I)       
[12/23 00:41:22    623s] (I)       ============  Phase 1l Route ============
[12/23 00:41:22    623s] (I)       Started Phase 1l ( Curr Mem: 2000.46 MB )
[12/23 00:41:22    623s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:22    624s] (I)       
[12/23 00:41:22    624s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/23 00:41:22    624s] [NR-eGR]                        OverCon           OverCon            
[12/23 00:41:22    624s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/23 00:41:22    624s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[12/23 00:41:22    624s] [NR-eGR] ---------------------------------------------------------------
[12/23 00:41:22    624s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 00:41:22    624s] [NR-eGR]  metal2  (2)       417( 0.28%)        32( 0.02%)   ( 0.30%) 
[12/23 00:41:22    624s] [NR-eGR]  metal3  (3)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 00:41:22    624s] [NR-eGR]  metal4  (4)       143( 0.09%)         0( 0.00%)   ( 0.09%) 
[12/23 00:41:22    624s] [NR-eGR]  metal5  (5)         3( 0.00%)         1( 0.00%)   ( 0.00%) 
[12/23 00:41:22    624s] [NR-eGR]  metal6  (6)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 00:41:22    624s] [NR-eGR] ---------------------------------------------------------------
[12/23 00:41:22    624s] [NR-eGR] Total              569( 0.05%)        33( 0.00%)   ( 0.05%) 
[12/23 00:41:22    624s] [NR-eGR] 
[12/23 00:41:22    624s] (I)       Finished Global Routing ( CPU: 0.81 sec, Real: 0.80 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:22    624s] (I)       total 2D Cap : 7221235 = (4282489 H, 2938746 V)
[12/23 00:41:22    624s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.04% V
[12/23 00:41:22    624s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.05% V
[12/23 00:41:22    624s] Early Global Route congestion estimation runtime: 1.28 seconds, mem = 2000.5M
[12/23 00:41:22    624s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.280, REAL:1.279, MEM:2000.5M
[12/23 00:41:22    624s] OPERPROF: Starting HotSpotCal at level 1, MEM:2000.5M
[12/23 00:41:22    624s] [hotspot] +------------+---------------+---------------+
[12/23 00:41:22    624s] [hotspot] |            |   max hotspot | total hotspot |
[12/23 00:41:22    624s] [hotspot] +------------+---------------+---------------+
[12/23 00:41:22    624s] [hotspot] | normalized |          0.17 |          0.35 |
[12/23 00:41:22    624s] [hotspot] +------------+---------------+---------------+
[12/23 00:41:22    624s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.17, normalized total congestion hotspot area = 0.35 (area is in unit of 4 std-cell row bins)
[12/23 00:41:22    624s] [hotspot] max/total 0.17/0.35, big hotspot (>10) total 0.00
[12/23 00:41:22    624s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/23 00:41:22    624s] [hotspot] +-----+-------------------------------------+---------------+
[12/23 00:41:22    624s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/23 00:41:22    624s] [hotspot] +-----+-------------------------------------+---------------+
[12/23 00:41:22    624s] [hotspot] |  1  |  2822.46  2096.64  2983.74  2257.92 |        0.35   |
[12/23 00:41:22    624s] [hotspot] +-----+-------------------------------------+---------------+
[12/23 00:41:22    624s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.035, MEM:2000.5M
[12/23 00:41:22    624s] Skipped repairing congestion.
[12/23 00:41:22    624s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2000.5M
[12/23 00:41:22    624s] Starting Early Global Route wiring: mem = 2000.5M
[12/23 00:41:22    624s] (I)       ============= track Assignment ============
[12/23 00:41:22    624s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2000.46 MB )
[12/23 00:41:22    624s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:22    624s] (I)       Started Track Assignment ( Curr Mem: 2000.46 MB )
[12/23 00:41:22    624s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/23 00:41:22    624s] (I)       Running track assignment with 1 threads
[12/23 00:41:22    624s] (I)       Current Track Assignment [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:22    624s] (I)       Run Multi-thread track assignment
[12/23 00:41:23    624s] (I)       Finished Track Assignment ( CPU: 0.60 sec, Real: 0.59 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:23    624s] [NR-eGR] Started Export DB wires ( Curr Mem: 2000.46 MB )
[12/23 00:41:23    624s] [NR-eGR] Started Export all nets ( Curr Mem: 2000.46 MB )
[12/23 00:41:23    624s] [NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:23    624s] [NR-eGR] Started Set wire vias ( Curr Mem: 2000.46 MB )
[12/23 00:41:23    624s] [NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:23    624s] [NR-eGR] Finished Export DB wires ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2000.46 MB )
[12/23 00:41:23    625s] [NR-eGR] --------------------------------------------------------------------------
[12/23 00:41:23    625s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 79726
[12/23 00:41:23    625s] [NR-eGR] metal2  (2V) length: 5.744709e+05um, number of vias: 121047
[12/23 00:41:23    625s] [NR-eGR] metal3  (3H) length: 6.047175e+05um, number of vias: 9723
[12/23 00:41:23    625s] [NR-eGR] metal4  (4V) length: 4.068228e+05um, number of vias: 2475
[12/23 00:41:23    625s] [NR-eGR] metal5  (5H) length: 2.462432e+05um, number of vias: 909
[12/23 00:41:23    625s] [NR-eGR] metal6  (6V) length: 1.616040e+05um, number of vias: 0
[12/23 00:41:23    625s] [NR-eGR] Total length: 1.993858e+06um, number of vias: 213880
[12/23 00:41:23    625s] [NR-eGR] --------------------------------------------------------------------------
[12/23 00:41:23    625s] [NR-eGR] Total eGR-routed clock nets wire length: 6.250523e+04um 
[12/23 00:41:23    625s] [NR-eGR] --------------------------------------------------------------------------
[12/23 00:41:23    625s] Early Global Route wiring runtime: 0.88 seconds, mem = 1980.5M
[12/23 00:41:23    625s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.880, REAL:0.877, MEM:1980.5M
[12/23 00:41:23    625s] 0 delay mode for cte disabled.
[12/23 00:41:23    625s] SKP cleared!
[12/23 00:41:23    625s] 
[12/23 00:41:23    625s] *** Finished incrementalPlace (cpu=0:00:02.3, real=0:00:02.0)***
[12/23 00:41:23    625s] Tdgp not successfully inited but do clear! skip clearing
[12/23 00:41:23    625s] **placeDesign ... cpu = 0: 3:20, real = 0: 3:20, mem = 1817.5M **
[12/23 00:41:23    625s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/23 00:41:23    625s] VSMManager cleared!
[12/23 00:41:23    625s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1370.3M, totSessionCpu=0:10:25 **
[12/23 00:41:23    625s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/23 00:41:23    625s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:41:23    625s] GigaOpt running with 1 threads.
[12/23 00:41:23    625s] Info: 1 threads available for lower-level modules during optimization.
[12/23 00:41:23    625s] OPERPROF: Starting DPlace-Init at level 1, MEM:1817.5M
[12/23 00:41:23    625s] #spOpts: N=180 minPadR=1.1 
[12/23 00:41:23    625s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1817.5M
[12/23 00:41:23    625s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1817.5M
[12/23 00:41:23    625s] Core basic site is core_5040
[12/23 00:41:23    625s] Fast DP-INIT is on for default
[12/23 00:41:24    625s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/23 00:41:24    625s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.270, REAL:0.107, MEM:1825.5M
[12/23 00:41:24    625s] OPERPROF:     Starting CMU at level 3, MEM:1825.5M
[12/23 00:41:24    625s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1825.5M
[12/23 00:41:24    625s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.310, REAL:0.150, MEM:1825.5M
[12/23 00:41:24    625s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=1825.5MB).
[12/23 00:41:24    625s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.400, REAL:0.239, MEM:1825.5M
[12/23 00:41:24    625s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:41:24    625s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:41:24    626s] LayerId::1 widthSet size::4
[12/23 00:41:24    626s] LayerId::2 widthSet size::4
[12/23 00:41:24    626s] LayerId::3 widthSet size::4
[12/23 00:41:24    626s] LayerId::4 widthSet size::4
[12/23 00:41:24    626s] LayerId::5 widthSet size::4
[12/23 00:41:24    626s] LayerId::6 widthSet size::2
[12/23 00:41:24    626s] Updating RC grid for preRoute extraction ...
[12/23 00:41:24    626s] Initializing multi-corner capacitance tables ... 
[12/23 00:41:24    626s] Initializing multi-corner resistance tables ...
[12/23 00:41:24    626s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:41:24    626s] {RT RC 0 6 6 {5 0} 1}
[12/23 00:41:24    626s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.320290 ; uaWl: 1.000000 ; uaWlH: 0.408590 ; aWlH: 0.000000 ; Pmax: 0.882000 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[12/23 00:41:24    626s] 
[12/23 00:41:24    626s] Creating Lib Analyzer ...
[12/23 00:41:24    626s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:41:24    626s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/23 00:41:24    626s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/23 00:41:24    626s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/23 00:41:24    626s] 
[12/23 00:41:24    626s] {RT RC 0 6 6 {5 0} 1}
[12/23 00:41:29    630s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:31 mem=1831.5M
[12/23 00:41:29    630s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:31 mem=1831.5M
[12/23 00:41:29    630s] Creating Lib Analyzer, finished. 
[12/23 00:41:29    631s] #optDebug: fT-S <1 2 3 1 0>
[12/23 00:41:29    631s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/23 00:41:29    631s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/23 00:41:29    631s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[12/23 00:41:29    631s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[12/23 00:41:29    631s] 			Cell tag_array is dont_touch but not dont_use
[12/23 00:41:29    631s] 			Cell tag_array is dont_touch but not dont_use
[12/23 00:41:29    631s] 			Cell tag_array is dont_touch but not dont_use
[12/23 00:41:29    631s] 			Cell data_array is dont_touch but not dont_use
[12/23 00:41:29    631s] 			Cell data_array is dont_touch but not dont_use
[12/23 00:41:29    631s] 			Cell data_array is dont_touch but not dont_use
[12/23 00:41:29    631s] 			Cell SRAM is dont_touch but not dont_use
[12/23 00:41:29    631s] 			Cell SRAM is dont_touch but not dont_use
[12/23 00:41:29    631s] 			Cell SRAM is dont_touch but not dont_use
[12/23 00:41:29    631s] 			Cell ZMA2GSD is dont_touch but not dont_use
[12/23 00:41:29    631s] 			Cell ZMA2GSD is dont_touch but not dont_use
[12/23 00:41:29    631s] 			Cell ZMA2GSD is dont_touch but not dont_use
[12/23 00:41:29    631s] 			Cell ZMA2GSC is dont_touch but not dont_use
[12/23 00:41:29    631s] 			Cell ZMA2GSC is dont_touch but not dont_use
[12/23 00:41:29    631s] 			Cell ZMA2GSC is dont_touch but not dont_use
[12/23 00:41:29    631s] 			Cell YA2GSD is dont_touch but not dont_use
[12/23 00:41:29    631s] 			Cell YA2GSD is dont_touch but not dont_use
[12/23 00:41:29    631s] 			Cell YA2GSD is dont_touch but not dont_use
[12/23 00:41:29    631s] 			Cell YA2GSC is dont_touch but not dont_use
[12/23 00:41:29    631s] 			Cell YA2GSC is dont_touch but not dont_use
[12/23 00:41:29    631s] 	...
[12/23 00:41:29    631s] 	Reporting only the 20 first cells found...
[12/23 00:41:29    631s] 
[12/23 00:41:29    631s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1376.8M, totSessionCpu=0:10:31 **
[12/23 00:41:29    631s] *** optDesign -preCTS ***
[12/23 00:41:29    631s] DRC Margin: user margin 0.0; extra margin 0.2
[12/23 00:41:29    631s] Setup Target Slack: user slack 0; extra slack 0.0
[12/23 00:41:29    631s] Hold Target Slack: user slack 0
[12/23 00:41:29    631s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/23 00:41:29    631s] Type 'man IMPOPT-3195' for more detail.
[12/23 00:41:29    631s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1831.5M
[12/23 00:41:29    631s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.073, MEM:1831.5M
[12/23 00:41:29    631s] Deleting Cell Server ...
[12/23 00:41:29    631s] Deleting Lib Analyzer.
[12/23 00:41:29    631s] Multi-VT timing optimization disabled based on library information.
[12/23 00:41:29    631s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/23 00:41:29    631s] Creating Cell Server ...(0, 0, 0, 0)
[12/23 00:41:29    631s] Summary for sequential cells identification: 
[12/23 00:41:29    631s]   Identified SBFF number: 42
[12/23 00:41:29    631s]   Identified MBFF number: 0
[12/23 00:41:29    631s]   Identified SB Latch number: 0
[12/23 00:41:29    631s]   Identified MB Latch number: 0
[12/23 00:41:29    631s]   Not identified SBFF number: 10
[12/23 00:41:29    631s]   Not identified MBFF number: 0
[12/23 00:41:29    631s]   Not identified SB Latch number: 0
[12/23 00:41:29    631s]   Not identified MB Latch number: 0
[12/23 00:41:29    631s]   Number of sequential cells which are not FFs: 27
[12/23 00:41:29    631s]  Visiting view : AV_max
[12/23 00:41:29    631s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/23 00:41:29    631s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/23 00:41:29    631s]  Visiting view : AV_typ
[12/23 00:41:29    631s]    : PowerDomain = none : Weighted F : unweighted  = 32.70 (1.000) with rcCorner = 0
[12/23 00:41:29    631s]    : PowerDomain = none : Weighted F : unweighted  = 30.70 (1.000) with rcCorner = -1
[12/23 00:41:29    631s]  Visiting view : AV_min
[12/23 00:41:29    631s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[12/23 00:41:29    631s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[12/23 00:41:29    631s]  Setting StdDelay to 53.60
[12/23 00:41:29    631s] Creating Cell Server, finished. 
[12/23 00:41:29    631s] 
[12/23 00:41:29    631s] Deleting Cell Server ...
[12/23 00:41:29    631s] 
[12/23 00:41:29    631s] Creating Lib Analyzer ...
[12/23 00:41:29    631s] Creating Cell Server ...(0, 0, 0, 0)
[12/23 00:41:29    631s] Summary for sequential cells identification: 
[12/23 00:41:29    631s]   Identified SBFF number: 42
[12/23 00:41:29    631s]   Identified MBFF number: 0
[12/23 00:41:29    631s]   Identified SB Latch number: 0
[12/23 00:41:29    631s]   Identified MB Latch number: 0
[12/23 00:41:29    631s]   Not identified SBFF number: 10
[12/23 00:41:29    631s]   Not identified MBFF number: 0
[12/23 00:41:29    631s]   Not identified SB Latch number: 0
[12/23 00:41:29    631s]   Not identified MB Latch number: 0
[12/23 00:41:29    631s]   Number of sequential cells which are not FFs: 27
[12/23 00:41:29    631s]  Visiting view : AV_max
[12/23 00:41:29    631s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/23 00:41:29    631s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/23 00:41:29    631s]  Visiting view : AV_typ
[12/23 00:41:29    631s]    : PowerDomain = none : Weighted F : unweighted  = 32.70 (1.000) with rcCorner = 0
[12/23 00:41:29    631s]    : PowerDomain = none : Weighted F : unweighted  = 30.70 (1.000) with rcCorner = -1
[12/23 00:41:29    631s]  Visiting view : AV_min
[12/23 00:41:29    631s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[12/23 00:41:29    631s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[12/23 00:41:29    631s]  Setting StdDelay to 53.60
[12/23 00:41:29    631s] Creating Cell Server, finished. 
[12/23 00:41:29    631s] 
[12/23 00:41:29    631s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:41:30    631s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/23 00:41:30    631s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/23 00:41:30    631s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/23 00:41:30    631s] 
[12/23 00:41:30    631s] {RT RC 0 6 6 {5 0} 1}
[12/23 00:41:33    635s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:36 mem=1831.5M
[12/23 00:41:33    635s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:36 mem=1831.5M
[12/23 00:41:33    635s] Creating Lib Analyzer, finished. 
[12/23 00:41:33    635s] All LLGs are deleted
[12/23 00:41:33    635s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1831.5M
[12/23 00:41:33    635s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1831.5M
[12/23 00:41:33    635s] ### Creating LA Mngr. totSessionCpu=0:10:36 mem=1831.5M
[12/23 00:41:33    635s] ### Creating LA Mngr, finished. totSessionCpu=0:10:36 mem=1831.5M
[12/23 00:41:34    635s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1831.47 MB )
[12/23 00:41:34    635s] (I)       Started Loading and Dumping File ( Curr Mem: 1831.47 MB )
[12/23 00:41:34    635s] (I)       Reading DB...
[12/23 00:41:34    635s] (I)       Read data from FE... (mem=1831.5M)
[12/23 00:41:34    635s] (I)       Read nodes and places... (mem=1831.5M)
[12/23 00:41:34    635s] (I)       Number of ignored instance 0
[12/23 00:41:34    635s] (I)       Number of inbound cells 6
[12/23 00:41:34    635s] (I)       numMoveCells=20679, numMacros=6  numPads=167  numMultiRowHeightInsts=0
[12/23 00:41:34    635s] (I)       cell height: 5040, count: 20679
[12/23 00:41:34    635s] (I)       Done Read nodes and places (cpu=0.030s, mem=1837.8M)
[12/23 00:41:34    635s] (I)       Read nets... (mem=1837.8M)
[12/23 00:41:34    635s] (I)       Number of nets = 20531 ( 901 ignored )
[12/23 00:41:34    635s] (I)       Done Read nets (cpu=0.090s, mem=1844.3M)
[12/23 00:41:34    635s] (I)       Read rows... (mem=1844.3M)
[12/23 00:41:34    635s] (I)       Done Read rows (cpu=0.000s, mem=1844.3M)
[12/23 00:41:34    635s] (I)       Identified Clock instances: Flop 4853, Clock buffer/inverter 0, Gate 0, Logic 0
[12/23 00:41:34    635s] (I)       Read module constraints... (mem=1844.3M)
[12/23 00:41:34    635s] (I)       Done Read module constraints (cpu=0.000s, mem=1844.3M)
[12/23 00:41:34    635s] (I)       Done Read data from FE (cpu=0.130s, mem=1844.3M)
[12/23 00:41:34    635s] (I)       before initializing RouteDB syMemory usage = 1844.3 MB
[12/23 00:41:34    635s] (I)       == Non-default Options ==
[12/23 00:41:34    635s] (I)       Maximum routing layer                              : 6
[12/23 00:41:34    635s] (I)       Buffering-aware routing                            : true
[12/23 00:41:34    635s] (I)       Spread congestion away from blockages              : true
[12/23 00:41:34    635s] (I)       Overflow penalty cost                              : 10
[12/23 00:41:34    635s] (I)       Punch through distance                             : 4642.740000
[12/23 00:41:34    635s] (I)       Source-to-sink ratio                               : 0.300000
[12/23 00:41:34    635s] (I)       Counted 132591 PG shapes. We will not process PG shapes layer by layer.
[12/23 00:41:34    635s] (I)       Use row-based GCell size
[12/23 00:41:34    635s] (I)       GCell unit size  : 5040
[12/23 00:41:34    635s] (I)       GCell multiplier : 1
[12/23 00:41:34    635s] (I)       build grid graph
[12/23 00:41:34    635s] (I)       build grid graph start
[12/23 00:41:34    635s] [NR-eGR] Track table information for default rule: 
[12/23 00:41:34    635s] [NR-eGR] metal1 has no routable track
[12/23 00:41:34    635s] [NR-eGR] metal2 has single uniform track structure
[12/23 00:41:34    635s] [NR-eGR] metal3 has single uniform track structure
[12/23 00:41:34    635s] [NR-eGR] metal4 has single uniform track structure
[12/23 00:41:34    635s] [NR-eGR] metal5 has single uniform track structure
[12/23 00:41:34    635s] [NR-eGR] metal6 has single uniform track structure
[12/23 00:41:34    635s] (I)       build grid graph end
[12/23 00:41:34    635s] (I)       ===========================================================================
[12/23 00:41:34    635s] (I)       == Report All Rule Vias ==
[12/23 00:41:34    635s] (I)       ===========================================================================
[12/23 00:41:34    635s] (I)        Via Rule : (Default)
[12/23 00:41:34    635s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/23 00:41:34    635s] (I)       ---------------------------------------------------------------------------
[12/23 00:41:34    635s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[12/23 00:41:34    635s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[12/23 00:41:34    635s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[12/23 00:41:34    635s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[12/23 00:41:34    635s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[12/23 00:41:34    635s] (I)       ===========================================================================
[12/23 00:41:34    635s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1844.34 MB )
[12/23 00:41:34    635s] (I)       Num PG vias on layer 2 : 0
[12/23 00:41:34    635s] (I)       Num PG vias on layer 3 : 0
[12/23 00:41:34    635s] (I)       Num PG vias on layer 4 : 0
[12/23 00:41:34    635s] (I)       Num PG vias on layer 5 : 0
[12/23 00:41:34    635s] (I)       Num PG vias on layer 6 : 0
[12/23 00:41:34    635s] [NR-eGR] Read 213401 PG shapes
[12/23 00:41:34    635s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1849.34 MB )
[12/23 00:41:34    635s] [NR-eGR] #Routing Blockages  : 0
[12/23 00:41:34    635s] [NR-eGR] #Instance Blockages : 11196
[12/23 00:41:34    635s] [NR-eGR] #PG Blockages       : 213401
[12/23 00:41:34    635s] [NR-eGR] #Halo Blockages     : 0
[12/23 00:41:34    635s] [NR-eGR] #Boundary Blockages : 0
[12/23 00:41:34    635s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/23 00:41:34    635s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/23 00:41:34    635s] (I)       readDataFromPlaceDB
[12/23 00:41:34    635s] (I)       Read net information..
[12/23 00:41:34    635s] [NR-eGR] Read numTotalNets=20531  numIgnoredNets=0
[12/23 00:41:34    635s] (I)       Read testcase time = 0.010 seconds
[12/23 00:41:34    635s] 
[12/23 00:41:34    635s] (I)       early_global_route_priority property id does not exist.
[12/23 00:41:34    635s] (I)       Start initializing grid graph
[12/23 00:41:34    635s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/23 00:41:34    635s] (I)       End initializing grid graph
[12/23 00:41:34    635s] (I)       Model blockages into capacity
[12/23 00:41:34    635s] (I)       Read Num Blocks=224597  Num Prerouted Wires=0  Num CS=0
[12/23 00:41:34    635s] (I)       Started Modeling ( Curr Mem: 1853.89 MB )
[12/23 00:41:34    635s] (I)       Layer 1 (V) : #blockages 79213 : #preroutes 0
[12/23 00:41:34    636s] (I)       Layer 2 (H) : #blockages 71829 : #preroutes 0
[12/23 00:41:34    636s] (I)       Layer 3 (V) : #blockages 55451 : #preroutes 0
[12/23 00:41:34    636s] (I)       Layer 4 (H) : #blockages 18104 : #preroutes 0
[12/23 00:41:34    636s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/23 00:41:34    636s] (I)       Finished Modeling ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1853.89 MB )
[12/23 00:41:34    636s] (I)       -- layer congestion ratio --
[12/23 00:41:34    636s] (I)       Layer 1 : 0.100000
[12/23 00:41:34    636s] (I)       Layer 2 : 0.700000
[12/23 00:41:34    636s] (I)       Layer 3 : 0.700000
[12/23 00:41:34    636s] (I)       Layer 4 : 0.700000
[12/23 00:41:34    636s] (I)       Layer 5 : 0.700000
[12/23 00:41:34    636s] (I)       Layer 6 : 0.700000
[12/23 00:41:34    636s] (I)       ----------------------------
[12/23 00:41:34    636s] (I)       Number of ignored nets = 0
[12/23 00:41:34    636s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/23 00:41:34    636s] (I)       Number of clock nets = 2.  Ignored: No
[12/23 00:41:34    636s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/23 00:41:34    636s] (I)       Number of special nets = 0.  Ignored: Yes
[12/23 00:41:34    636s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/23 00:41:34    636s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/23 00:41:34    636s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/23 00:41:34    636s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/23 00:41:34    636s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/23 00:41:34    636s] (I)       Constructing bin map
[12/23 00:41:34    636s] (I)       Initialize bin information with width=10080 height=10080
[12/23 00:41:34    636s] (I)       Done constructing bin map
[12/23 00:41:34    636s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/23 00:41:34    636s] (I)       Before initializing Early Global Route syMemory usage = 1859.6 MB
[12/23 00:41:34    636s] (I)       Ndr track 0 does not exist
[12/23 00:41:34    636s] (I)       ---------------------Grid Graph Info--------------------
[12/23 00:41:34    636s] (I)       Routing area        : (0, 0) - (3162000, 3160080)
[12/23 00:41:34    636s] (I)       Core area           : (35340, 35280) - (3126660, 3124800)
[12/23 00:41:34    636s] (I)       Site width          :   620  (dbu)
[12/23 00:41:34    636s] (I)       Row height          :  5040  (dbu)
[12/23 00:41:34    636s] (I)       GCell width         :  5040  (dbu)
[12/23 00:41:34    636s] (I)       GCell height        :  5040  (dbu)
[12/23 00:41:34    636s] (I)       Grid                :   628   627     6
[12/23 00:41:34    636s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/23 00:41:34    636s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/23 00:41:34    636s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/23 00:41:34    636s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/23 00:41:34    636s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/23 00:41:34    636s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/23 00:41:34    636s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/23 00:41:34    636s] (I)       First track coord   :     0   310   280   310   280  3410
[12/23 00:41:34    636s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/23 00:41:34    636s] (I)       Total num of tracks :     0  5100  5643  5100  5643  1274
[12/23 00:41:34    636s] (I)       Num of masks        :     1     1     1     1     1     1
[12/23 00:41:34    636s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/23 00:41:34    636s] (I)       --------------------------------------------------------
[12/23 00:41:34    636s] 
[12/23 00:41:34    636s] [NR-eGR] ============ Routing rule table ============
[12/23 00:41:34    636s] [NR-eGR] Rule id: 0  Nets: 20531 
[12/23 00:41:34    636s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/23 00:41:34    636s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/23 00:41:34    636s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/23 00:41:34    636s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/23 00:41:34    636s] [NR-eGR] ========================================
[12/23 00:41:34    636s] [NR-eGR] 
[12/23 00:41:34    636s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/23 00:41:34    636s] (I)       blocked tracks on layer2 : = 2225263 / 3197700 (69.59%)
[12/23 00:41:34    636s] (I)       blocked tracks on layer3 : = 2271681 / 3543804 (64.10%)
[12/23 00:41:34    636s] (I)       blocked tracks on layer4 : = 2152311 / 3197700 (67.31%)
[12/23 00:41:34    636s] (I)       blocked tracks on layer5 : = 595320 / 3543804 (16.80%)
[12/23 00:41:34    636s] (I)       blocked tracks on layer6 : = 0 / 798798 (0.00%)
[12/23 00:41:34    636s] (I)       After initializing Early Global Route syMemory usage = 1878.4 MB
[12/23 00:41:34    636s] (I)       Finished Loading and Dumping File ( CPU: 0.46 sec, Real: 0.46 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Reset routing kernel
[12/23 00:41:34    636s] (I)       Started Global Routing ( Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       ============= Initialization =============
[12/23 00:41:34    636s] (I)       totalPins=79893  totalGlobalPin=76274 (95.47%)
[12/23 00:41:34    636s] (I)       Started Net group 1 ( Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Started Build MST ( Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Generate topology with single threads
[12/23 00:41:34    636s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       total 2D Cap : 7140944 = (4229316 H, 2911628 V)
[12/23 00:41:34    636s] (I)       #blocked areas for congestion spreading : 9
[12/23 00:41:34    636s] [NR-eGR] Layer group 1: route 20531 net(s) in layer range [2, 6]
[12/23 00:41:34    636s] (I)       
[12/23 00:41:34    636s] (I)       ============  Phase 1a Route ============
[12/23 00:41:34    636s] (I)       Started Phase 1a ( Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Started Pattern routing ( Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Finished Pattern routing ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/23 00:41:34    636s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Usage: 389484 = (165650 H, 223834 V) = (3.92% H, 7.69% V) = (8.349e+05um H, 1.128e+06um V)
[12/23 00:41:34    636s] (I)       Finished Phase 1a ( CPU: 0.18 sec, Real: 0.17 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       
[12/23 00:41:34    636s] (I)       ============  Phase 1b Route ============
[12/23 00:41:34    636s] (I)       Started Phase 1b ( Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Started Monotonic routing ( Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Finished Monotonic routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Usage: 389591 = (165735 H, 223856 V) = (3.92% H, 7.69% V) = (8.353e+05um H, 1.128e+06um V)
[12/23 00:41:34    636s] (I)       Overflow of layer group 1: 0.02% H + 0.19% V. EstWL: 1.963539e+06um
[12/23 00:41:34    636s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       
[12/23 00:41:34    636s] (I)       ============  Phase 1c Route ============
[12/23 00:41:34    636s] (I)       Started Phase 1c ( Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Started Two level routing ( Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Level2 Grid: 126 x 126
[12/23 00:41:34    636s] (I)       Started Two Level Routing ( Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Finished Two Level Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Finished Two level routing ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Usage: 389828 = (165965 H, 223863 V) = (3.92% H, 7.69% V) = (8.365e+05um H, 1.128e+06um V)
[12/23 00:41:34    636s] (I)       Finished Phase 1c ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       
[12/23 00:41:34    636s] (I)       ============  Phase 1d Route ============
[12/23 00:41:34    636s] (I)       Started Phase 1d ( Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Started Detoured routing ( Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Finished Detoured routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Usage: 389898 = (166035 H, 223863 V) = (3.93% H, 7.69% V) = (8.368e+05um H, 1.128e+06um V)
[12/23 00:41:34    636s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       
[12/23 00:41:34    636s] (I)       ============  Phase 1e Route ============
[12/23 00:41:34    636s] (I)       Started Phase 1e ( Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Started Route legalization ( Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Usage: 389898 = (166035 H, 223863 V) = (3.93% H, 7.69% V) = (8.368e+05um H, 1.128e+06um V)
[12/23 00:41:34    636s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 1.965086e+06um
[12/23 00:41:34    636s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Started Layer assignment ( Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Current Layer assignment [Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:34    636s] (I)       Running layer assignment with 1 threads
[12/23 00:41:35    636s] (I)       Finished Layer assignment ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:35    636s] (I)       Finished Net group 1 ( CPU: 0.70 sec, Real: 0.70 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:35    636s] (I)       
[12/23 00:41:35    636s] (I)       ============  Phase 1l Route ============
[12/23 00:41:35    636s] (I)       Started Phase 1l ( Curr Mem: 1878.43 MB )
[12/23 00:41:35    636s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:35    636s] (I)       
[12/23 00:41:35    636s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/23 00:41:35    636s] [NR-eGR]                        OverCon           OverCon            
[12/23 00:41:35    636s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/23 00:41:35    636s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[12/23 00:41:35    636s] [NR-eGR] ---------------------------------------------------------------
[12/23 00:41:35    636s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 00:41:35    636s] [NR-eGR]  metal2  (2)       410( 0.28%)        20( 0.01%)   ( 0.29%) 
[12/23 00:41:35    636s] [NR-eGR]  metal3  (3)         6( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 00:41:35    636s] [NR-eGR]  metal4  (4)        99( 0.06%)         0( 0.00%)   ( 0.06%) 
[12/23 00:41:35    636s] [NR-eGR]  metal5  (5)         3( 0.00%)         1( 0.00%)   ( 0.00%) 
[12/23 00:41:35    636s] [NR-eGR]  metal6  (6)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 00:41:35    636s] [NR-eGR] ---------------------------------------------------------------
[12/23 00:41:35    636s] [NR-eGR] Total              520( 0.04%)        21( 0.00%)   ( 0.04%) 
[12/23 00:41:35    636s] [NR-eGR] 
[12/23 00:41:35    636s] (I)       Finished Global Routing ( CPU: 0.80 sec, Real: 0.80 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:35    637s] (I)       total 2D Cap : 7221235 = (4282489 H, 2938746 V)
[12/23 00:41:35    637s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.02% V
[12/23 00:41:35    637s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.02% V
[12/23 00:41:35    637s] (I)       ============= track Assignment ============
[12/23 00:41:35    637s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1878.43 MB )
[12/23 00:41:35    637s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:35    637s] (I)       Started Track Assignment ( Curr Mem: 1878.43 MB )
[12/23 00:41:35    637s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/23 00:41:35    637s] (I)       Running track assignment with 1 threads
[12/23 00:41:35    637s] (I)       Current Track Assignment [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:35    637s] (I)       Run Multi-thread track assignment
[12/23 00:41:36    637s] (I)       Finished Track Assignment ( CPU: 0.63 sec, Real: 0.63 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:36    637s] [NR-eGR] Started Export DB wires ( Curr Mem: 1878.43 MB )
[12/23 00:41:36    637s] [NR-eGR] Started Export all nets ( Curr Mem: 1878.43 MB )
[12/23 00:41:36    637s] [NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:36    637s] [NR-eGR] Started Set wire vias ( Curr Mem: 1878.43 MB )
[12/23 00:41:36    637s] [NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:36    637s] [NR-eGR] Finished Export DB wires ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1878.43 MB )
[12/23 00:41:36    637s] [NR-eGR] --------------------------------------------------------------------------
[12/23 00:41:36    637s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 79726
[12/23 00:41:36    637s] [NR-eGR] metal2  (2V) length: 5.815789e+05um, number of vias: 120984
[12/23 00:41:36    637s] [NR-eGR] metal3  (3H) length: 6.065781e+05um, number of vias: 9942
[12/23 00:41:36    637s] [NR-eGR] metal4  (4V) length: 4.094808e+05um, number of vias: 2640
[12/23 00:41:36    637s] [NR-eGR] metal5  (5H) length: 2.513829e+05um, number of vias: 962
[12/23 00:41:36    637s] [NR-eGR] metal6  (6V) length: 1.619042e+05um, number of vias: 0
[12/23 00:41:36    637s] [NR-eGR] Total length: 2.010925e+06um, number of vias: 214254
[12/23 00:41:36    637s] [NR-eGR] --------------------------------------------------------------------------
[12/23 00:41:36    637s] [NR-eGR] Total eGR-routed clock nets wire length: 6.597875e+04um 
[12/23 00:41:36    637s] [NR-eGR] --------------------------------------------------------------------------
[12/23 00:41:36    638s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.29 sec, Real: 2.29 sec, Curr Mem: 1849.43 MB )
[12/23 00:41:36    638s] Extraction called for design 'top' of instances=20685 and nets=21613 using extraction engine 'preRoute' .
[12/23 00:41:36    638s] PreRoute RC Extraction called for design top.
[12/23 00:41:36    638s] RC Extraction called in multi-corner(1) mode.
[12/23 00:41:36    638s] RCMode: PreRoute
[12/23 00:41:36    638s]       RC Corner Indexes            0   
[12/23 00:41:36    638s] Capacitance Scaling Factor   : 1.00000 
[12/23 00:41:36    638s] Resistance Scaling Factor    : 1.00000 
[12/23 00:41:36    638s] Clock Cap. Scaling Factor    : 1.00000 
[12/23 00:41:36    638s] Clock Res. Scaling Factor    : 1.00000 
[12/23 00:41:36    638s] Shrink Factor                : 1.00000
[12/23 00:41:36    638s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/23 00:41:36    638s] Using capacitance table file ...
[12/23 00:41:36    638s] LayerId::1 widthSet size::4
[12/23 00:41:36    638s] LayerId::2 widthSet size::4
[12/23 00:41:36    638s] LayerId::3 widthSet size::4
[12/23 00:41:36    638s] LayerId::4 widthSet size::4
[12/23 00:41:36    638s] LayerId::5 widthSet size::4
[12/23 00:41:36    638s] LayerId::6 widthSet size::2
[12/23 00:41:36    638s] Updating RC grid for preRoute extraction ...
[12/23 00:41:36    638s] Initializing multi-corner capacitance tables ... 
[12/23 00:41:36    638s] Initializing multi-corner resistance tables ...
[12/23 00:41:36    638s] {RT RC 0 6 6 {5 0} 1}
[12/23 00:41:36    638s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.320855 ; uaWl: 1.000000 ; uaWlH: 0.409149 ; aWlH: 0.000000 ; Pmax: 0.882100 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[12/23 00:41:36    638s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1829.430M)
[12/23 00:41:36    638s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1829.4M
[12/23 00:41:36    638s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1829.4M
[12/23 00:41:36    638s] Fast DP-INIT is on for default
[12/23 00:41:36    638s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.310, REAL:0.115, MEM:1829.4M
[12/23 00:41:36    638s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.350, REAL:0.155, MEM:1829.4M
[12/23 00:41:36    638s] Starting delay calculation for Setup views
[12/23 00:41:37    638s] #################################################################################
[12/23 00:41:37    638s] # Design Stage: PreRoute
[12/23 00:41:37    638s] # Design Name: top
[12/23 00:41:37    638s] # Design Mode: 180nm
[12/23 00:41:37    638s] # Analysis Mode: MMMC Non-OCV 
[12/23 00:41:37    638s] # Parasitics Mode: No SPEF/RCDB
[12/23 00:41:37    638s] # Signoff Settings: SI Off 
[12/23 00:41:37    638s] #################################################################################
[12/23 00:41:39    640s] Calculate delays in BcWc mode...
[12/23 00:41:39    640s] Calculate delays in BcWc mode...
[12/23 00:41:39    641s] Topological Sorting (REAL = 0:00:00.0, MEM = 1842.6M, InitMEM = 1839.5M)
[12/23 00:41:39    641s] Start delay calculation (fullDC) (1 T). (MEM=1842.63)
[12/23 00:41:39    641s] End AAE Lib Interpolated Model. (MEM=1859.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/23 00:41:39    641s] First Iteration Infinite Tw... 
[12/23 00:41:42    644s] **WARN: (IMPESI-3086):	The cell 'SRAM' does not have characterized noise model(s) for 'SRAM_WC, SRAM_BC, SRAM_TC' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/23 00:41:42    644s] Type 'man IMPESI-3086' for more detail.
[12/23 00:41:42    644s] **WARN: (IMPESI-3086):	The cell 'tag_array' does not have characterized noise model(s) for 'tag_array_WC, tag_array_BC, tag_array_TC' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/23 00:41:42    644s] Type 'man IMPESI-3086' for more detail.
[12/23 00:41:42    644s] **WARN: (IMPESI-3086):	The cell 'data_array' does not have characterized noise model(s) for 'data_array_WC, data_array_BC, data_array_TC' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/23 00:41:42    644s] Type 'man IMPESI-3086' for more detail.
[12/23 00:41:50    652s] Total number of fetched objects 21995
[12/23 00:41:59    661s] Total number of fetched objects 21995
[12/23 00:41:59    661s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[12/23 00:41:59    661s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[12/23 00:41:59    661s] End delay calculation. (MEM=1884.49 CPU=0:00:17.5 REAL=0:00:17.0)
[12/23 00:41:59    661s] End delay calculation (fullDC). (MEM=1838.33 CPU=0:00:20.7 REAL=0:00:20.0)
[12/23 00:41:59    661s] *** CDM Built up (cpu=0:00:22.9  real=0:00:22.0  mem= 1838.3M) ***
[12/23 00:42:01    663s] *** Done Building Timing Graph (cpu=0:00:24.6 real=0:00:25.0 totSessionCpu=0:11:04 mem=1838.3M)
[12/23 00:42:02    664s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max AV_typ 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -62.358 |
|           TNS (ns):|-1.42e+05|
|    Violating Paths:|  5346   |
|          All Paths:|  6353   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    357 (357)     |   -6.317   |    358 (358)     |
|   max_tran     |   464 (17848)    |  -68.433   |   464 (17852)    |
|   max_fanout   |      3 (3)       |    -204    |      5 (5)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.905%
------------------------------------------------------------
**optDesign ... cpu = 0:00:40, real = 0:00:39, mem = 1398.8M, totSessionCpu=0:11:05 **
[12/23 00:42:02    664s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/23 00:42:02    664s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/23 00:42:02    664s] ### Creating PhyDesignMc. totSessionCpu=0:11:05 mem=1810.6M
[12/23 00:42:02    664s] OPERPROF: Starting DPlace-Init at level 1, MEM:1810.6M
[12/23 00:42:02    664s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[12/23 00:42:02    665s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1810.6M
[12/23 00:42:03    665s] OPERPROF:     Starting CMU at level 3, MEM:1810.6M
[12/23 00:42:03    665s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1810.6M
[12/23 00:42:03    665s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.082, MEM:1810.6M
[12/23 00:42:03    665s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1810.6MB).
[12/23 00:42:03    665s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.125, MEM:1810.6M
[12/23 00:42:03    665s] TotalInstCnt at PhyDesignMc Initialization: 20,679
[12/23 00:42:03    665s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:05 mem=1810.6M
[12/23 00:42:03    665s] TotalInstCnt at PhyDesignMc Destruction: 20,679
[12/23 00:42:03    665s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/23 00:42:03    665s] ### Creating PhyDesignMc. totSessionCpu=0:11:05 mem=1810.6M
[12/23 00:42:03    665s] OPERPROF: Starting DPlace-Init at level 1, MEM:1810.6M
[12/23 00:42:03    665s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[12/23 00:42:03    665s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1810.6M
[12/23 00:42:03    665s] OPERPROF:     Starting CMU at level 3, MEM:1810.6M
[12/23 00:42:03    665s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1810.6M
[12/23 00:42:03    665s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.076, MEM:1810.6M
[12/23 00:42:03    665s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1810.6MB).
[12/23 00:42:03    665s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.110, MEM:1810.6M
[12/23 00:42:03    665s] TotalInstCnt at PhyDesignMc Initialization: 20,679
[12/23 00:42:03    665s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:05 mem=1810.6M
[12/23 00:42:03    665s] TotalInstCnt at PhyDesignMc Destruction: 20,679
[12/23 00:42:03    665s] *** Starting optimizing excluded clock nets MEM= 1810.6M) ***
[12/23 00:42:03    665s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1810.6M) ***
[12/23 00:42:03    665s] The useful skew maximum allowed delay is: 0.3
[12/23 00:42:08    670s] Deleting Lib Analyzer.
[12/23 00:42:08    670s] 
[12/23 00:42:08    670s] Optimization is working on the following views:
[12/23 00:42:08    670s]   Setup views: AV_max 
[12/23 00:42:08    670s]   Hold  views: AV_min 
[12/23 00:42:08    670s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/23 00:42:08    670s] Info: 2 clock nets excluded from IPO operation.
[12/23 00:42:08    671s] ### Creating LA Mngr. totSessionCpu=0:11:11 mem=1810.6M
[12/23 00:42:08    671s] ### Creating LA Mngr, finished. totSessionCpu=0:11:11 mem=1810.6M
[12/23 00:42:09    671s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:11.1/0:28:22.0 (0.4), mem = 1810.6M
[12/23 00:42:09    671s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25528.1
[12/23 00:42:09    671s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/23 00:42:09    671s] ### Creating PhyDesignMc. totSessionCpu=0:11:11 mem=1818.6M
[12/23 00:42:09    671s] OPERPROF: Starting DPlace-Init at level 1, MEM:1818.6M
[12/23 00:42:09    671s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[12/23 00:42:09    671s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1818.6M
[12/23 00:42:09    671s] OPERPROF:     Starting CMU at level 3, MEM:1818.6M
[12/23 00:42:09    671s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1818.6M
[12/23 00:42:09    671s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.077, MEM:1818.6M
[12/23 00:42:09    671s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1818.6MB).
[12/23 00:42:09    671s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.110, MEM:1818.6M
[12/23 00:42:09    671s] TotalInstCnt at PhyDesignMc Initialization: 20,679
[12/23 00:42:09    671s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:11 mem=1818.6M
[12/23 00:42:09    671s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:42:09    671s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:42:09    671s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:42:09    671s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:42:09    671s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:42:09    671s] 
[12/23 00:42:09    671s] Footprint cell information for calculating maxBufDist
[12/23 00:42:09    671s] *info: There are 14 candidate Buffer cells
[12/23 00:42:09    671s] *info: There are 14 candidate Inverter cells
[12/23 00:42:09    671s] 
[12/23 00:42:09    671s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:42:09    671s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:42:10    672s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:42:10    672s] 
[12/23 00:42:10    672s] Creating Lib Analyzer ...
[12/23 00:42:10    672s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:42:10    672s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/23 00:42:10    672s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/23 00:42:10    672s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/23 00:42:10    672s] 
[12/23 00:42:10    672s] {RT RC 0 6 6 {5 0} 1}
[12/23 00:42:13    675s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:15 mem=1926.8M
[12/23 00:42:13    675s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:15 mem=1926.8M
[12/23 00:42:13    675s] Creating Lib Analyzer, finished. 
[12/23 00:42:13    675s] 
[12/23 00:42:13    675s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/23 00:42:15    677s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1945.9M
[12/23 00:42:15    677s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1945.9M
[12/23 00:42:15    678s] 
[12/23 00:42:15    678s] Netlist preparation processing... 
[12/23 00:42:16    678s] Removed 1144 instances
[12/23 00:42:16    678s] *info: Marking 0 isolation instances dont touch
[12/23 00:42:16    678s] *info: Marking 0 level shifter instances dont touch
[12/23 00:42:17    679s] TotalInstCnt at PhyDesignMc Destruction: 19,535
[12/23 00:42:17    679s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25528.1
[12/23 00:42:17    679s] *** AreaOpt [finish] : cpu/real = 0:00:08.1/0:00:08.1 (1.0), totSession cpu/real = 0:11:19.1/0:28:30.1 (0.4), mem = 1926.8M
[12/23 00:42:17    679s] 
[12/23 00:42:17    679s] =============================================================================================
[12/23 00:42:17    679s]  Step TAT Report for SimplifyNetlist #1
[12/23 00:42:17    679s] =============================================================================================
[12/23 00:42:17    679s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/23 00:42:17    679s] ---------------------------------------------------------------------------------------------
[12/23 00:42:17    679s] [ LibAnalyzerInit        ]      1   0:00:03.1  (  37.2 % )     0:00:03.1 /  0:00:03.1    1.0
[12/23 00:42:17    679s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:42:17    679s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   4.7 % )     0:00:00.4 /  0:00:00.4    1.0
[12/23 00:42:17    679s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.1 % )     0:00:03.2 /  0:00:03.2    1.0
[12/23 00:42:17    679s] [ SteinerInterfaceInit   ]      1   0:00:00.7  (   8.9 % )     0:00:00.7 /  0:00:00.7    1.0
[12/23 00:42:17    679s] [ PostCommitDelayCalc    ]      1   0:00:00.8  (  10.2 % )     0:00:00.8 /  0:00:00.8    1.0
[12/23 00:42:17    679s] [ MISC                   ]          0:00:03.0  (  36.8 % )     0:00:03.0 /  0:00:03.0    1.0
[12/23 00:42:17    679s] ---------------------------------------------------------------------------------------------
[12/23 00:42:17    679s]  SimplifyNetlist #1 TOTAL           0:00:08.2  ( 100.0 % )     0:00:08.2 /  0:00:08.2    1.0
[12/23 00:42:17    679s] ---------------------------------------------------------------------------------------------
[12/23 00:42:17    679s] 
[12/23 00:42:18    680s] Deleting Lib Analyzer.
[12/23 00:42:18    680s] Begin: GigaOpt high fanout net optimization
[12/23 00:42:18    680s] GigaOpt HFN: use maxLocalDensity 1.2
[12/23 00:42:18    680s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/23 00:42:18    680s] Info: 2 clock nets excluded from IPO operation.
[12/23 00:42:18    680s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:20.6/0:28:31.5 (0.4), mem = 1877.8M
[12/23 00:42:18    680s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25528.2
[12/23 00:42:18    680s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/23 00:42:18    680s] ### Creating PhyDesignMc. totSessionCpu=0:11:21 mem=1877.8M
[12/23 00:42:18    680s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/23 00:42:18    680s] OPERPROF: Starting DPlace-Init at level 1, MEM:1877.8M
[12/23 00:42:18    680s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[12/23 00:42:18    680s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1877.8M
[12/23 00:42:18    680s] OPERPROF:     Starting CMU at level 3, MEM:1877.8M
[12/23 00:42:18    680s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1877.8M
[12/23 00:42:18    680s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.081, MEM:1877.8M
[12/23 00:42:18    680s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1877.8MB).
[12/23 00:42:18    680s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.114, MEM:1877.8M
[12/23 00:42:18    681s] TotalInstCnt at PhyDesignMc Initialization: 19,535
[12/23 00:42:18    681s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:21 mem=1877.8M
[12/23 00:42:18    681s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:42:19    681s] 
[12/23 00:42:19    681s] Creating Lib Analyzer ...
[12/23 00:42:19    681s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:42:19    681s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/23 00:42:19    681s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/23 00:42:19    681s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/23 00:42:19    681s] 
[12/23 00:42:19    681s] {RT RC 0 6 6 {5 0} 1}
[12/23 00:42:22    684s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:24 mem=1877.8M
[12/23 00:42:22    684s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:24 mem=1877.8M
[12/23 00:42:22    684s] Creating Lib Analyzer, finished. 
[12/23 00:42:22    684s] 
[12/23 00:42:22    684s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/23 00:42:26    688s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/23 00:42:26    688s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1896.9M
[12/23 00:42:26    688s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1896.9M
[12/23 00:42:27    689s] +----------+---------+--------+-----------+------------+--------+
[12/23 00:42:27    689s] | Density  | Commits |  WNS   |    TNS    |    Real    |  Mem   |
[12/23 00:42:27    689s] +----------+---------+--------+-----------+------------+--------+
[12/23 00:42:27    689s] |    16.37%|        -| -60.312|-132883.058|   0:00:00.0| 1896.9M|
[12/23 00:42:27    689s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/23 00:42:30    692s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/23 00:42:30    692s] |    16.39%|       16| -11.601| -18868.686|   0:00:03.0| 1944.1M|
[12/23 00:42:30    692s] +----------+---------+--------+-----------+------------+--------+
[12/23 00:42:30    692s] 
[12/23 00:42:30    692s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=1944.1M) ***
[12/23 00:42:30    692s] 
[12/23 00:42:30    692s] ###############################################################################
[12/23 00:42:30    692s] #
[12/23 00:42:30    692s] #  Large fanout net report:  
[12/23 00:42:30    692s] #     - there are 2 high fanout ( > 75) nets in the design. (excluding clock nets)
[12/23 00:42:30    692s] #     - current density: 16.39
[12/23 00:42:30    692s] #
[12/23 00:42:30    692s] #  List of high fanout nets:
[12/23 00:42:30    692s] #        Net(1):  CPU_wrapper/CPU/ID/n422: (fanouts = 178)
[12/23 00:42:30    692s] #        Net(2):  CPU_wrapper/CPU/ID/FE_DBTN12_n268: (fanouts = 135)
[12/23 00:42:30    692s] #
[12/23 00:42:30    692s] ###############################################################################
[12/23 00:42:30    692s] Bottom Preferred Layer:
[12/23 00:42:30    692s]     None
[12/23 00:42:30    692s] Via Pillar Rule:
[12/23 00:42:30    692s]     None
[12/23 00:42:30    692s] 
[12/23 00:42:30    692s] 
[12/23 00:42:30    692s] =======================================================================
[12/23 00:42:30    692s]                 Reasons for remaining drv violations
[12/23 00:42:30    692s] =======================================================================
[12/23 00:42:30    692s] *info: Total 2 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[12/23 00:42:30    692s] 
[12/23 00:42:30    692s] TotalInstCnt at PhyDesignMc Destruction: 19,551
[12/23 00:42:30    692s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25528.2
[12/23 00:42:30    692s] *** DrvOpt [finish] : cpu/real = 0:00:11.5/0:00:11.6 (1.0), totSession cpu/real = 0:11:32.2/0:28:43.0 (0.4), mem = 1925.0M
[12/23 00:42:30    692s] 
[12/23 00:42:30    692s] =============================================================================================
[12/23 00:42:30    692s]  Step TAT Report for DrvOpt #1
[12/23 00:42:30    692s] =============================================================================================
[12/23 00:42:30    692s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/23 00:42:30    692s] ---------------------------------------------------------------------------------------------
[12/23 00:42:30    692s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/23 00:42:30    692s] [ LibAnalyzerInit        ]      1   0:00:03.1  (  26.5 % )     0:00:03.1 /  0:00:03.1    1.0
[12/23 00:42:30    692s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:42:30    692s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   3.3 % )     0:00:00.4 /  0:00:00.4    1.0
[12/23 00:42:30    692s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.5 % )     0:00:03.3 /  0:00:03.3    1.0
[12/23 00:42:30    692s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:42:30    692s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:02.9 /  0:00:02.9    1.0
[12/23 00:42:30    692s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:42:30    692s] [ OptEval                ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/23 00:42:30    692s] [ OptCommit              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.0
[12/23 00:42:30    692s] [ IncrTimingUpdate       ]      1   0:00:00.8  (   7.3 % )     0:00:00.8 /  0:00:00.9    1.0
[12/23 00:42:30    692s] [ PostCommitDelayCalc    ]      1   0:00:01.9  (  16.4 % )     0:00:01.9 /  0:00:01.9    1.0
[12/23 00:42:30    692s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[12/23 00:42:30    692s] [ MISC                   ]          0:00:04.8  (  41.3 % )     0:00:04.8 /  0:00:04.8    1.0
[12/23 00:42:30    692s] ---------------------------------------------------------------------------------------------
[12/23 00:42:30    692s]  DrvOpt #1 TOTAL                    0:00:11.6  ( 100.0 % )     0:00:11.6 /  0:00:11.6    1.0
[12/23 00:42:30    692s] ---------------------------------------------------------------------------------------------
[12/23 00:42:30    692s] 
[12/23 00:42:30    692s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/23 00:42:30    692s] End: GigaOpt high fanout net optimization
[12/23 00:42:30    692s] Begin: GigaOpt DRV Optimization
[12/23 00:42:30    692s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/23 00:42:30    692s] Info: 2 clock nets excluded from IPO operation.
[12/23 00:42:30    692s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:32.2/0:28:43.1 (0.4), mem = 1925.0M
[12/23 00:42:30    692s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25528.3
[12/23 00:42:30    692s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/23 00:42:30    692s] ### Creating PhyDesignMc. totSessionCpu=0:11:32 mem=1925.0M
[12/23 00:42:30    692s] OPERPROF: Starting DPlace-Init at level 1, MEM:1925.0M
[12/23 00:42:30    692s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[12/23 00:42:30    692s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1925.0M
[12/23 00:42:30    692s] OPERPROF:     Starting CMU at level 3, MEM:1925.0M
[12/23 00:42:30    692s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1925.0M
[12/23 00:42:30    692s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.080, MEM:1925.0M
[12/23 00:42:30    692s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1925.0MB).
[12/23 00:42:30    692s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.112, MEM:1925.0M
[12/23 00:42:30    692s] TotalInstCnt at PhyDesignMc Initialization: 19,551
[12/23 00:42:30    692s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:33 mem=1925.0M
[12/23 00:42:30    692s] 
[12/23 00:42:30    692s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/23 00:42:35    697s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1944.1M
[12/23 00:42:35    697s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1944.1M
[12/23 00:42:35    697s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/23 00:42:35    697s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/23 00:42:35    697s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/23 00:42:35    697s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/23 00:42:35    697s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/23 00:42:35    697s] Info: violation cost 33554.640625 (cap = 415.117401, tran = 33129.535156, len = 0.000000, fanout load = 0.000000, fanout count = 10.000000, glitch 0.000000)
[12/23 00:42:35    697s] |   533| 17655|   -11.96|   467|   467|    -1.34|     3|     3|     0|     0|   -11.60|-18868.69|       0|       0|       0|  16.39|          |         |
[12/23 00:42:59    721s] Info: violation cost 0.008553 (cap = 0.008553, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/23 00:42:59    721s] |     0|     0|     0.00|     2|     2|    -0.00|     3|     3|     0|     0|    -4.81| -6277.82|     279|      88|     258|  16.58| 0:00:24.0|  1953.6M|
[12/23 00:43:00    722s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/23 00:43:00    722s] |     0|     0|     0.00|     0|     0|     0.00|     3|     3|     0|     0|    -4.63| -6237.31|       1|       0|       2|  16.58| 0:00:01.0|  1953.6M|
[12/23 00:43:00    722s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/23 00:43:00    722s] Bottom Preferred Layer:
[12/23 00:43:00    722s]     None
[12/23 00:43:00    722s] Via Pillar Rule:
[12/23 00:43:00    722s]     None
[12/23 00:43:00    722s] 
[12/23 00:43:00    722s] *** Finish DRV Fixing (cpu=0:00:25.6 real=0:00:25.0 mem=1953.6M) ***
[12/23 00:43:00    722s] 
[12/23 00:43:00    723s] TotalInstCnt at PhyDesignMc Destruction: 19,919
[12/23 00:43:00    723s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25528.3
[12/23 00:43:00    723s] *** DrvOpt [finish] : cpu/real = 0:00:30.8/0:00:30.7 (1.0), totSession cpu/real = 0:12:03.0/0:29:13.8 (0.4), mem = 1934.5M
[12/23 00:43:00    723s] 
[12/23 00:43:00    723s] =============================================================================================
[12/23 00:43:00    723s]  Step TAT Report for DrvOpt #2
[12/23 00:43:00    723s] =============================================================================================
[12/23 00:43:00    723s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/23 00:43:00    723s] ---------------------------------------------------------------------------------------------
[12/23 00:43:00    723s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.3    1.0
[12/23 00:43:00    723s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:43:00    723s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[12/23 00:43:00    723s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/23 00:43:00    723s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:43:00    723s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:24.6 /  0:00:24.6    1.0
[12/23 00:43:00    723s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:43:00    723s] [ OptEval                ]      4   0:00:05.8  (  18.7 % )     0:00:05.8 /  0:00:05.8    1.0
[12/23 00:43:00    723s] [ OptCommit              ]      4   0:00:00.8  (   2.5 % )     0:00:00.8 /  0:00:00.8    1.0
[12/23 00:43:00    723s] [ IncrTimingUpdate       ]      4   0:00:04.4  (  14.1 % )     0:00:04.4 /  0:00:04.4    1.0
[12/23 00:43:00    723s] [ PostCommitDelayCalc    ]      4   0:00:13.7  (  44.3 % )     0:00:13.7 /  0:00:13.6    1.0
[12/23 00:43:00    723s] [ DrvFindVioNets         ]      3   0:00:00.5  (   1.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/23 00:43:00    723s] [ DrvComputeSummary      ]      3   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[12/23 00:43:00    723s] [ MISC                   ]          0:00:04.8  (  15.6 % )     0:00:04.8 /  0:00:04.8    1.0
[12/23 00:43:00    723s] ---------------------------------------------------------------------------------------------
[12/23 00:43:00    723s]  DrvOpt #2 TOTAL                    0:00:30.8  ( 100.0 % )     0:00:30.8 /  0:00:30.8    1.0
[12/23 00:43:00    723s] ---------------------------------------------------------------------------------------------
[12/23 00:43:00    723s] 
[12/23 00:43:00    723s] End: GigaOpt DRV Optimization
[12/23 00:43:00    723s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/23 00:43:00    723s] **optDesign ... cpu = 0:01:38, real = 0:01:37, mem = 1521.1M, totSessionCpu=0:12:03 **
[12/23 00:43:01    723s] 
[12/23 00:43:01    723s] Active setup views:
[12/23 00:43:01    723s]  AV_max
[12/23 00:43:01    723s]   Dominating endpoints: 0
[12/23 00:43:01    723s]   Dominating TNS: -0.000
[12/23 00:43:01    723s] 
[12/23 00:43:01    723s] Deleting Lib Analyzer.
[12/23 00:43:01    723s] Begin: GigaOpt Global Optimization
[12/23 00:43:01    723s] *info: use new DP (enabled)
[12/23 00:43:01    723s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/23 00:43:01    723s] Info: 2 clock nets excluded from IPO operation.
[12/23 00:43:01    723s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:03.5/0:29:14.3 (0.4), mem = 1888.5M
[12/23 00:43:01    723s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25528.4
[12/23 00:43:01    723s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/23 00:43:01    723s] ### Creating PhyDesignMc. totSessionCpu=0:12:04 mem=1888.5M
[12/23 00:43:01    723s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/23 00:43:01    723s] OPERPROF: Starting DPlace-Init at level 1, MEM:1888.5M
[12/23 00:43:01    723s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[12/23 00:43:01    723s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1888.5M
[12/23 00:43:01    723s] OPERPROF:     Starting CMU at level 3, MEM:1888.5M
[12/23 00:43:01    723s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1888.5M
[12/23 00:43:01    723s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.087, MEM:1888.5M
[12/23 00:43:01    723s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1888.5MB).
[12/23 00:43:01    723s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.124, MEM:1888.5M
[12/23 00:43:01    723s] TotalInstCnt at PhyDesignMc Initialization: 19,919
[12/23 00:43:01    723s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:04 mem=1888.5M
[12/23 00:43:01    723s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:43:01    724s] 
[12/23 00:43:01    724s] Creating Lib Analyzer ...
[12/23 00:43:01    724s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:43:02    724s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/23 00:43:02    724s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/23 00:43:02    724s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/23 00:43:02    724s] 
[12/23 00:43:02    724s] {RT RC 0 6 6 {5 0} 1}
[12/23 00:43:05    727s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:07 mem=1888.5M
[12/23 00:43:05    727s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:07 mem=1888.5M
[12/23 00:43:05    727s] Creating Lib Analyzer, finished. 
[12/23 00:43:05    727s] 
[12/23 00:43:05    727s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/23 00:43:15    737s] *info: 2 clock nets excluded
[12/23 00:43:15    737s] *info: 2 special nets excluded.
[12/23 00:43:15    737s] *info: 1320 no-driver nets excluded.
[12/23 00:43:18    740s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1907.6M
[12/23 00:43:18    740s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:1907.6M
[12/23 00:43:19    741s] ** GigaOpt Global Opt WNS Slack -4.628  TNS Slack -6237.308 
[12/23 00:43:19    741s] +--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
[12/23 00:43:19    741s] |  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
[12/23 00:43:19    741s] +--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
[12/23 00:43:19    741s] |  -4.628|-6237.308|    16.58%|   0:00:00.0| 1907.6M|    AV_max|  default| CPU_wrapper/CPU/ID/IDEXEo.ID_rs1data_reg[18]/D    |
[12/23 00:43:32    754s] |  -1.781| -619.330|    16.62%|   0:00:13.0| 1957.4M|    AV_max|  default| DRAM_WEn[3]                                       |
[12/23 00:43:39    761s] |  -0.791| -105.906|    16.65%|   0:00:07.0| 1957.4M|    AV_max|  default| DRAM_WEn[1]                                       |
[12/23 00:43:40    762s] |  -0.791| -105.906|    16.65%|   0:00:01.0| 1957.4M|    AV_max|  default| DRAM_WEn[1]                                       |
[12/23 00:43:43    766s] |  -0.481|  -55.820|    16.66%|   0:00:03.0| 1957.4M|    AV_max|  default| DRAM_WEn[1]                                       |
[12/23 00:43:47    769s] |  -0.299|   -7.592|    16.68%|   0:00:04.0| 1957.4M|    AV_max|  default| DRAM_WEn[1]                                       |
[12/23 00:43:48    770s] |  -0.263|   -2.262|    16.68%|   0:00:01.0| 1957.4M|    AV_max|  default| DRAM_WEn[1]                                       |
[12/23 00:43:48    770s] |  -0.263|   -2.262|    16.68%|   0:00:00.0| 1957.4M|    AV_max|  default| DRAM_WEn[1]                                       |
[12/23 00:43:48    771s] |  -0.203|   -3.237|    16.68%|   0:00:00.0| 1957.4M|    AV_max|  default| DRAM_WEn[1]                                       |
[12/23 00:43:50    772s] |  -0.137|   -1.841|    16.68%|   0:00:02.0| 1957.4M|    AV_max|  default| ROM_address_reg[11]/D                             |
[12/23 00:43:50    772s] |  -0.137|   -0.537|    16.68%|   0:00:00.0| 1957.4M|    AV_max|  default| ROM_address_reg[11]/D                             |
[12/23 00:43:50    772s] |  -0.137|   -0.537|    16.68%|   0:00:00.0| 1957.4M|    AV_max|  default| ROM_address_reg[11]/D                             |
[12/23 00:43:50    772s] |  -0.137|   -0.361|    16.69%|   0:00:00.0| 1957.4M|    AV_max|  default| ROM_address_reg[11]/D                             |
[12/23 00:43:50    772s] |  -0.137|   -0.361|    16.69%|   0:00:00.0| 1957.4M|    AV_max|  default| ROM_address_reg[11]/D                             |
[12/23 00:43:50    772s] |  -0.137|   -0.361|    16.69%|   0:00:00.0| 1957.4M|    AV_max|  default| ROM_address_reg[11]/D                             |
[12/23 00:43:50    773s] |  -0.137|   -0.361|    16.69%|   0:00:00.0| 1957.4M|    AV_max|  default| ROM_address_reg[11]/D                             |
[12/23 00:43:50    773s] |  -0.137|   -0.269|    16.69%|   0:00:00.0| 1957.4M|    AV_max|  default| ROM_address_reg[11]/D                             |
[12/23 00:43:51    773s] |  -0.137|   -0.269|    16.69%|   0:00:01.0| 1957.4M|    AV_max|  default| ROM_address_reg[11]/D                             |
[12/23 00:43:51    773s] |  -0.137|   -0.269|    16.69%|   0:00:00.0| 1957.4M|    AV_max|  default| ROM_address_reg[11]/D                             |
[12/23 00:43:51    773s] |  -0.137|   -0.269|    16.69%|   0:00:00.0| 1957.4M|    AV_max|  default| ROM_address_reg[11]/D                             |
[12/23 00:43:51    773s] |  -0.137|   -0.269|    16.69%|   0:00:00.0| 1957.4M|    AV_max|  default| ROM_address_reg[11]/D                             |
[12/23 00:43:51    773s] |  -0.137|   -0.269|    16.69%|   0:00:00.0| 1957.4M|    AV_max|  default| ROM_address_reg[11]/D                             |
[12/23 00:43:51    773s] +--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
[12/23 00:43:51    773s] 
[12/23 00:43:51    773s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:32.3 real=0:00:32.0 mem=1957.4M) ***
[12/23 00:43:51    773s] 
[12/23 00:43:51    773s] *** Finish pre-CTS Setup Fixing (cpu=0:00:32.3 real=0:00:32.0 mem=1957.4M) ***
[12/23 00:43:51    773s] Bottom Preferred Layer:
[12/23 00:43:51    773s]     None
[12/23 00:43:51    773s] Via Pillar Rule:
[12/23 00:43:51    773s]     None
[12/23 00:43:51    773s] ** GigaOpt Global Opt End WNS Slack -0.137  TNS Slack -0.269 
[12/23 00:43:51    773s] TotalInstCnt at PhyDesignMc Destruction: 20,035
[12/23 00:43:51    773s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25528.4
[12/23 00:43:51    773s] *** SetupOpt [finish] : cpu/real = 0:00:50.2/0:00:50.1 (1.0), totSession cpu/real = 0:12:53.7/0:30:04.5 (0.4), mem = 1938.3M
[12/23 00:43:51    773s] 
[12/23 00:43:51    773s] =============================================================================================
[12/23 00:43:51    773s]  Step TAT Report for GlobalOpt #1
[12/23 00:43:51    773s] =============================================================================================
[12/23 00:43:51    773s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/23 00:43:51    773s] ---------------------------------------------------------------------------------------------
[12/23 00:43:51    773s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/23 00:43:51    773s] [ LibAnalyzerInit        ]      1   0:00:03.1  (   6.2 % )     0:00:03.1 /  0:00:03.1    1.0
[12/23 00:43:51    773s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:43:51    773s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.0
[12/23 00:43:51    773s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.4 % )     0:00:03.3 /  0:00:03.3    1.0
[12/23 00:43:51    773s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:43:51    773s] [ TransformInit          ]      1   0:00:13.3  (  26.4 % )     0:00:13.3 /  0:00:13.3    1.0
[12/23 00:43:51    773s] [ OptSingleIteration     ]     21   0:00:00.1  (   0.1 % )     0:00:32.0 /  0:00:32.0    1.0
[12/23 00:43:51    773s] [ OptGetWeight           ]     21   0:00:03.1  (   6.1 % )     0:00:03.1 /  0:00:03.1    1.0
[12/23 00:43:51    773s] [ OptEval                ]     21   0:00:13.2  (  26.2 % )     0:00:13.2 /  0:00:13.2    1.0
[12/23 00:43:51    773s] [ OptCommit              ]     21   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:00.4    1.0
[12/23 00:43:51    773s] [ IncrTimingUpdate       ]     10   0:00:04.1  (   8.2 % )     0:00:04.1 /  0:00:04.1    1.0
[12/23 00:43:51    773s] [ PostCommitDelayCalc    ]     21   0:00:06.2  (  12.3 % )     0:00:06.2 /  0:00:06.2    1.0
[12/23 00:43:51    773s] [ SetupOptGetWorkingSet  ]     21   0:00:02.2  (   4.5 % )     0:00:02.2 /  0:00:02.3    1.0
[12/23 00:43:51    773s] [ SetupOptGetActiveNode  ]     21   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:00.3    1.0
[12/23 00:43:51    773s] [ SetupOptSlackGraph     ]     21   0:00:02.5  (   5.0 % )     0:00:02.5 /  0:00:02.5    1.0
[12/23 00:43:51    773s] [ MISC                   ]          0:00:00.9  (   1.8 % )     0:00:00.9 /  0:00:00.9    1.0
[12/23 00:43:51    773s] ---------------------------------------------------------------------------------------------
[12/23 00:43:51    773s]  GlobalOpt #1 TOTAL                 0:00:50.1  ( 100.0 % )     0:00:50.1 /  0:00:50.2    1.0
[12/23 00:43:51    773s] ---------------------------------------------------------------------------------------------
[12/23 00:43:51    773s] 
[12/23 00:43:51    773s] End: GigaOpt Global Optimization
[12/23 00:43:51    773s] *** Timing NOT met, worst failing slack is -0.137
[12/23 00:43:51    773s] *** Check timing (0:00:00.0)
[12/23 00:43:51    773s] Deleting Lib Analyzer.
[12/23 00:43:51    773s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/23 00:43:51    773s] Info: 2 clock nets excluded from IPO operation.
[12/23 00:43:51    773s] ### Creating LA Mngr. totSessionCpu=0:12:54 mem=1891.3M
[12/23 00:43:51    773s] ### Creating LA Mngr, finished. totSessionCpu=0:12:54 mem=1891.3M
[12/23 00:43:51    773s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/23 00:43:51    773s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/23 00:43:51    773s] ### Creating PhyDesignMc. totSessionCpu=0:12:54 mem=1910.4M
[12/23 00:43:51    773s] OPERPROF: Starting DPlace-Init at level 1, MEM:1910.4M
[12/23 00:43:51    773s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[12/23 00:43:51    773s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1910.4M
[12/23 00:43:51    773s] OPERPROF:     Starting CMU at level 3, MEM:1910.4M
[12/23 00:43:51    773s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1910.4M
[12/23 00:43:51    773s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.085, MEM:1910.4M
[12/23 00:43:51    773s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1910.4MB).
[12/23 00:43:51    773s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.121, MEM:1910.4M
[12/23 00:43:52    774s] TotalInstCnt at PhyDesignMc Initialization: 20,035
[12/23 00:43:52    774s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:54 mem=1910.4M
[12/23 00:43:52    774s] Begin: Area Reclaim Optimization
[12/23 00:43:52    774s] 
[12/23 00:43:52    774s] Creating Lib Analyzer ...
[12/23 00:43:52    774s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:43:52    774s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/23 00:43:52    774s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/23 00:43:52    774s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/23 00:43:52    774s] 
[12/23 00:43:52    774s] {RT RC 0 6 6 {5 0} 1}
[12/23 00:43:55    777s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:57 mem=1912.4M
[12/23 00:43:55    777s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:57 mem=1912.4M
[12/23 00:43:55    777s] Creating Lib Analyzer, finished. 
[12/23 00:43:55    777s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:57.5/0:30:08.2 (0.4), mem = 1912.4M
[12/23 00:43:55    777s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25528.5
[12/23 00:43:55    777s] 
[12/23 00:43:55    777s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/23 00:43:56    779s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1912.4M
[12/23 00:43:56    779s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1912.4M
[12/23 00:43:57    779s] Reclaim Optimization WNS Slack -0.137  TNS Slack -0.269 Density 16.69
[12/23 00:43:57    779s] +----------+---------+--------+--------+------------+--------+
[12/23 00:43:57    779s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/23 00:43:57    779s] +----------+---------+--------+--------+------------+--------+
[12/23 00:43:57    779s] |    16.69%|        -|  -0.137|  -0.269|   0:00:00.0| 1912.4M|
[12/23 00:45:48    890s] |    16.69%|        4|  -0.137|  -0.269|   0:01:51.0| 1972.6M|
[12/23 00:45:50    892s] |    16.68%|        1|  -0.137|  -0.269|   0:00:02.0| 1972.6M|
[12/23 00:45:52    894s] |    16.68%|        1|  -0.137|  -0.269|   0:00:02.0| 1972.6M|
[12/23 00:45:54    896s] |    16.68%|        1|  -0.137|  -0.269|   0:00:02.0| 1972.6M|
[12/23 00:45:56    898s] |    16.68%|        1|  -0.137|  -0.269|   0:00:02.0| 1972.6M|
[12/23 00:45:56    898s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/23 00:45:56    898s] |    16.68%|        0|  -0.137|  -0.269|   0:00:00.0| 1972.6M|
[12/23 00:45:59    902s] |    16.59%|      157|  -0.137|  -0.264|   0:00:03.0| 1972.6M|
[12/23 00:46:19    921s] |    16.38%|      574|  -0.105|  -0.126|   0:00:20.0| 1972.6M|
[12/23 00:46:22    924s] |    16.37%|       44|  -0.105|  -0.126|   0:00:03.0| 1972.6M|
[12/23 00:46:22    924s] |    16.37%|        0|  -0.105|  -0.126|   0:00:00.0| 1972.6M|
[12/23 00:46:22    924s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/23 00:46:22    924s] |    16.37%|        0|  -0.105|  -0.126|   0:00:00.0| 1972.6M|
[12/23 00:46:22    924s] +----------+---------+--------+--------+------------+--------+
[12/23 00:46:22    924s] Reclaim Optimization End WNS Slack -0.105  TNS Slack -0.126 Density 16.37
[12/23 00:46:22    924s] 
[12/23 00:46:22    924s] ** Summary: Restruct = 8 Buffer Deletion = 34 Declone = 225 Resize = 607 **
[12/23 00:46:22    924s] --------------------------------------------------------------
[12/23 00:46:22    924s] |                                   | Total     | Sequential |
[12/23 00:46:22    924s] --------------------------------------------------------------
[12/23 00:46:22    924s] | Num insts resized                 |     575  |       6    |
[12/23 00:46:22    924s] | Num insts undone                  |       7  |       0    |
[12/23 00:46:22    924s] | Num insts Downsized               |     575  |       6    |
[12/23 00:46:22    924s] | Num insts Samesized               |       0  |       0    |
[12/23 00:46:22    924s] | Num insts Upsized                 |       0  |       0    |
[12/23 00:46:22    924s] | Num multiple commits+uncommits    |      40  |       -    |
[12/23 00:46:22    924s] --------------------------------------------------------------
[12/23 00:46:22    924s] Bottom Preferred Layer:
[12/23 00:46:22    924s]     None
[12/23 00:46:22    924s] Via Pillar Rule:
[12/23 00:46:22    924s]     None
[12/23 00:46:22    924s] End: Core Area Reclaim Optimization (cpu = 0:02:31) (real = 0:02:30) **
[12/23 00:46:22    924s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25528.5
[12/23 00:46:22    924s] *** AreaOpt [finish] : cpu/real = 0:02:27.5/0:02:27.3 (1.0), totSession cpu/real = 0:15:24.9/0:32:35.5 (0.5), mem = 1972.6M
[12/23 00:46:22    924s] 
[12/23 00:46:22    924s] =============================================================================================
[12/23 00:46:22    924s]  Step TAT Report for AreaOpt #1
[12/23 00:46:22    924s] =============================================================================================
[12/23 00:46:22    924s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/23 00:46:22    924s] ---------------------------------------------------------------------------------------------
[12/23 00:46:22    924s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.3    1.0
[12/23 00:46:22    924s] [ LibAnalyzerInit        ]      1   0:00:03.2  (   2.1 % )     0:00:03.2 /  0:00:03.2    1.0
[12/23 00:46:22    924s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:46:22    924s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/23 00:46:22    924s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:46:22    924s] [ OptSingleIteration     ]     11   0:00:00.5  (   0.3 % )     0:02:24.4 /  0:02:24.5    1.0
[12/23 00:46:22    924s] [ OptGetWeight           ]    497   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[12/23 00:46:22    924s] [ OptEval                ]    497   0:01:59.6  (  79.5 % )     0:01:59.6 /  0:01:59.7    1.0
[12/23 00:46:22    924s] [ OptCommit              ]    497   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.2    0.8
[12/23 00:46:22    924s] [ IncrTimingUpdate       ]    117   0:00:11.6  (   7.7 % )     0:00:11.6 /  0:00:11.6    1.0
[12/23 00:46:22    924s] [ PostCommitDelayCalc    ]    507   0:00:12.4  (   8.3 % )     0:00:12.4 /  0:00:12.5    1.0
[12/23 00:46:22    924s] [ MISC                   ]          0:00:02.5  (   1.7 % )     0:00:02.5 /  0:00:02.5    1.0
[12/23 00:46:22    924s] ---------------------------------------------------------------------------------------------
[12/23 00:46:22    924s]  AreaOpt #1 TOTAL                   0:02:30.5  ( 100.0 % )     0:02:30.5 /  0:02:30.7    1.0
[12/23 00:46:22    924s] ---------------------------------------------------------------------------------------------
[12/23 00:46:22    924s] 
[12/23 00:46:22    924s] Executing incremental physical updates
[12/23 00:46:22    924s] Executing incremental physical updates
[12/23 00:46:22    925s] TotalInstCnt at PhyDesignMc Destruction: 19,773
[12/23 00:46:22    925s] End: Area Reclaim Optimization (cpu=0:02:31, real=0:02:30, mem=1893.54M, totSessionCpu=0:15:25).
[12/23 00:46:23    925s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1893.5M
[12/23 00:46:23    925s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.088, MEM:1893.5M
[12/23 00:46:23    925s] **INFO: Flow update: Design is easy to close.
[12/23 00:46:23    925s] 
[12/23 00:46:23    925s] *** Start incrementalPlace ***
[12/23 00:46:23    925s] User Input Parameters:
[12/23 00:46:23    925s] - Congestion Driven    : On
[12/23 00:46:23    925s] - Timing Driven        : On
[12/23 00:46:23    925s] - Area-Violation Based : On
[12/23 00:46:23    925s] - Start Rollback Level : -5
[12/23 00:46:23    925s] - Legalized            : On
[12/23 00:46:23    925s] - Window Based         : Off
[12/23 00:46:23    925s] - eDen incr mode       : Off
[12/23 00:46:23    925s] - Small incr mode      : Off
[12/23 00:46:23    925s] 
[12/23 00:46:23    925s] no activity file in design. spp won't run.
[12/23 00:46:23    925s] Effort level <high> specified for reg2reg path_group
[12/23 00:46:24    926s] Collecting buffer chain nets ...
[12/23 00:46:24    926s] SKP will enable view:
[12/23 00:46:24    926s]   AV_max
[12/23 00:46:24    926s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1895.5M
[12/23 00:46:24    926s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.013, MEM:1895.5M
[12/23 00:46:24    926s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1895.5M
[12/23 00:46:24    926s] Starting Early Global Route congestion estimation: mem = 1895.5M
[12/23 00:46:24    926s] (I)       Started Loading and Dumping File ( Curr Mem: 1895.54 MB )
[12/23 00:46:24    926s] (I)       Reading DB...
[12/23 00:46:24    926s] (I)       Read data from FE... (mem=1895.5M)
[12/23 00:46:24    926s] (I)       Read nodes and places... (mem=1895.5M)
[12/23 00:46:24    926s] (I)       Done Read nodes and places (cpu=0.030s, mem=1901.9M)
[12/23 00:46:24    926s] (I)       Read nets... (mem=1901.9M)
[12/23 00:46:24    926s] (I)       Done Read nets (cpu=0.080s, mem=1908.4M)
[12/23 00:46:24    926s] (I)       Done Read data from FE (cpu=0.110s, mem=1908.4M)
[12/23 00:46:24    926s] (I)       before initializing RouteDB syMemory usage = 1908.4 MB
[12/23 00:46:24    926s] (I)       == Non-default Options ==
[12/23 00:46:24    926s] (I)       Maximum routing layer                              : 6
[12/23 00:46:24    926s] (I)       Use non-blocking free Dbs wires                    : false
[12/23 00:46:24    926s] (I)       Counted 132591 PG shapes. We will not process PG shapes layer by layer.
[12/23 00:46:24    926s] (I)       Use row-based GCell size
[12/23 00:46:24    926s] (I)       GCell unit size  : 5040
[12/23 00:46:24    926s] (I)       GCell multiplier : 1
[12/23 00:46:24    926s] (I)       build grid graph
[12/23 00:46:24    926s] (I)       build grid graph start
[12/23 00:46:24    926s] [NR-eGR] Track table information for default rule: 
[12/23 00:46:24    926s] [NR-eGR] metal1 has no routable track
[12/23 00:46:24    926s] [NR-eGR] metal2 has single uniform track structure
[12/23 00:46:24    926s] [NR-eGR] metal3 has single uniform track structure
[12/23 00:46:24    926s] [NR-eGR] metal4 has single uniform track structure
[12/23 00:46:24    926s] [NR-eGR] metal5 has single uniform track structure
[12/23 00:46:24    926s] [NR-eGR] metal6 has single uniform track structure
[12/23 00:46:24    926s] (I)       build grid graph end
[12/23 00:46:24    926s] (I)       ===========================================================================
[12/23 00:46:24    926s] (I)       == Report All Rule Vias ==
[12/23 00:46:24    926s] (I)       ===========================================================================
[12/23 00:46:24    926s] (I)        Via Rule : (Default)
[12/23 00:46:24    926s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/23 00:46:24    926s] (I)       ---------------------------------------------------------------------------
[12/23 00:46:24    926s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[12/23 00:46:24    926s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[12/23 00:46:24    926s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[12/23 00:46:24    926s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[12/23 00:46:24    926s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[12/23 00:46:24    926s] (I)       ===========================================================================
[12/23 00:46:24    926s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1908.41 MB )
[12/23 00:46:24    926s] (I)       Num PG vias on layer 2 : 0
[12/23 00:46:24    926s] (I)       Num PG vias on layer 3 : 0
[12/23 00:46:24    926s] (I)       Num PG vias on layer 4 : 0
[12/23 00:46:24    926s] (I)       Num PG vias on layer 5 : 0
[12/23 00:46:24    926s] (I)       Num PG vias on layer 6 : 0
[12/23 00:46:24    926s] [NR-eGR] Read 213401 PG shapes
[12/23 00:46:24    926s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1914.66 MB )
[12/23 00:46:24    926s] [NR-eGR] #Routing Blockages  : 0
[12/23 00:46:24    926s] [NR-eGR] #Instance Blockages : 11196
[12/23 00:46:24    926s] [NR-eGR] #PG Blockages       : 213401
[12/23 00:46:24    926s] [NR-eGR] #Halo Blockages     : 0
[12/23 00:46:24    926s] [NR-eGR] #Boundary Blockages : 0
[12/23 00:46:24    926s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/23 00:46:24    926s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/23 00:46:24    926s] (I)       readDataFromPlaceDB
[12/23 00:46:24    926s] (I)       Read net information..
[12/23 00:46:24    926s] [NR-eGR] Read numTotalNets=20526  numIgnoredNets=0
[12/23 00:46:24    926s] (I)       Read testcase time = 0.020 seconds
[12/23 00:46:24    926s] 
[12/23 00:46:24    926s] (I)       early_global_route_priority property id does not exist.
[12/23 00:46:24    926s] (I)       Start initializing grid graph
[12/23 00:46:24    927s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/23 00:46:24    927s] (I)       End initializing grid graph
[12/23 00:46:24    927s] (I)       Model blockages into capacity
[12/23 00:46:24    927s] (I)       Read Num Blocks=224597  Num Prerouted Wires=0  Num CS=0
[12/23 00:46:24    927s] (I)       Started Modeling ( Curr Mem: 1919.21 MB )
[12/23 00:46:24    927s] (I)       Layer 1 (V) : #blockages 79213 : #preroutes 0
[12/23 00:46:24    927s] (I)       Layer 2 (H) : #blockages 71829 : #preroutes 0
[12/23 00:46:24    927s] (I)       Layer 3 (V) : #blockages 55451 : #preroutes 0
[12/23 00:46:24    927s] (I)       Layer 4 (H) : #blockages 18104 : #preroutes 0
[12/23 00:46:24    927s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/23 00:46:24    927s] (I)       Finished Modeling ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1919.21 MB )
[12/23 00:46:24    927s] (I)       -- layer congestion ratio --
[12/23 00:46:24    927s] (I)       Layer 1 : 0.100000
[12/23 00:46:24    927s] (I)       Layer 2 : 0.700000
[12/23 00:46:24    927s] (I)       Layer 3 : 0.700000
[12/23 00:46:24    927s] (I)       Layer 4 : 0.700000
[12/23 00:46:24    927s] (I)       Layer 5 : 0.700000
[12/23 00:46:24    927s] (I)       Layer 6 : 0.700000
[12/23 00:46:24    927s] (I)       ----------------------------
[12/23 00:46:24    927s] (I)       Number of ignored nets = 0
[12/23 00:46:24    927s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/23 00:46:24    927s] (I)       Number of clock nets = 2.  Ignored: No
[12/23 00:46:24    927s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/23 00:46:24    927s] (I)       Number of special nets = 0.  Ignored: Yes
[12/23 00:46:24    927s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/23 00:46:24    927s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/23 00:46:24    927s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/23 00:46:24    927s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/23 00:46:24    927s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/23 00:46:24    927s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/23 00:46:24    927s] (I)       Before initializing Early Global Route syMemory usage = 1919.2 MB
[12/23 00:46:24    927s] (I)       Ndr track 0 does not exist
[12/23 00:46:24    927s] (I)       ---------------------Grid Graph Info--------------------
[12/23 00:46:24    927s] (I)       Routing area        : (0, 0) - (3162000, 3160080)
[12/23 00:46:24    927s] (I)       Core area           : (35340, 35280) - (3126660, 3124800)
[12/23 00:46:24    927s] (I)       Site width          :   620  (dbu)
[12/23 00:46:24    927s] (I)       Row height          :  5040  (dbu)
[12/23 00:46:24    927s] (I)       GCell width         :  5040  (dbu)
[12/23 00:46:24    927s] (I)       GCell height        :  5040  (dbu)
[12/23 00:46:24    927s] (I)       Grid                :   628   627     6
[12/23 00:46:24    927s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/23 00:46:24    927s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/23 00:46:24    927s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/23 00:46:24    927s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/23 00:46:24    927s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/23 00:46:24    927s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/23 00:46:24    927s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/23 00:46:24    927s] (I)       First track coord   :     0   310   280   310   280  3410
[12/23 00:46:24    927s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/23 00:46:24    927s] (I)       Total num of tracks :     0  5100  5643  5100  5643  1274
[12/23 00:46:24    927s] (I)       Num of masks        :     1     1     1     1     1     1
[12/23 00:46:24    927s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/23 00:46:24    927s] (I)       --------------------------------------------------------
[12/23 00:46:24    927s] 
[12/23 00:46:24    927s] [NR-eGR] ============ Routing rule table ============
[12/23 00:46:24    927s] [NR-eGR] Rule id: 0  Nets: 20526 
[12/23 00:46:24    927s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/23 00:46:24    927s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/23 00:46:24    927s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/23 00:46:24    927s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/23 00:46:24    927s] [NR-eGR] ========================================
[12/23 00:46:24    927s] [NR-eGR] 
[12/23 00:46:24    927s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/23 00:46:24    927s] (I)       blocked tracks on layer2 : = 2225263 / 3197700 (69.59%)
[12/23 00:46:24    927s] (I)       blocked tracks on layer3 : = 2271681 / 3543804 (64.10%)
[12/23 00:46:24    927s] (I)       blocked tracks on layer4 : = 2152311 / 3197700 (67.31%)
[12/23 00:46:24    927s] (I)       blocked tracks on layer5 : = 595320 / 3543804 (16.80%)
[12/23 00:46:24    927s] (I)       blocked tracks on layer6 : = 0 / 798798 (0.00%)
[12/23 00:46:24    927s] (I)       After initializing Early Global Route syMemory usage = 1938.0 MB
[12/23 00:46:24    927s] (I)       Finished Loading and Dumping File ( CPU: 0.44 sec, Real: 0.45 sec, Curr Mem: 1937.99 MB )
[12/23 00:46:24    927s] (I)       Reset routing kernel
[12/23 00:46:24    927s] (I)       Started Global Routing ( Curr Mem: 1937.99 MB )
[12/23 00:46:24    927s] (I)       ============= Initialization =============
[12/23 00:46:24    927s] (I)       totalPins=78464  totalGlobalPin=74759 (95.28%)
[12/23 00:46:24    927s] (I)       Started Net group 1 ( Curr Mem: 1937.99 MB )
[12/23 00:46:24    927s] (I)       Started Build MST ( Curr Mem: 1937.99 MB )
[12/23 00:46:24    927s] (I)       Generate topology with single threads
[12/23 00:46:24    927s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       total 2D Cap : 7140944 = (4229316 H, 2911628 V)
[12/23 00:46:25    927s] [NR-eGR] Layer group 1: route 20526 net(s) in layer range [2, 6]
[12/23 00:46:25    927s] (I)       
[12/23 00:46:25    927s] (I)       ============  Phase 1a Route ============
[12/23 00:46:25    927s] (I)       Started Phase 1a ( Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Started Pattern routing ( Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Finished Pattern routing ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/23 00:46:25    927s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Usage: 388729 = (166893 H, 221836 V) = (3.95% H, 7.62% V) = (8.411e+05um H, 1.118e+06um V)
[12/23 00:46:25    927s] (I)       Finished Phase 1a ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       
[12/23 00:46:25    927s] (I)       ============  Phase 1b Route ============
[12/23 00:46:25    927s] (I)       Started Phase 1b ( Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Started Monotonic routing ( Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Finished Monotonic routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Usage: 388956 = (167098 H, 221858 V) = (3.95% H, 7.62% V) = (8.422e+05um H, 1.118e+06um V)
[12/23 00:46:25    927s] (I)       Overflow of layer group 1: 0.02% H + 0.17% V. EstWL: 1.960338e+06um
[12/23 00:46:25    927s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       
[12/23 00:46:25    927s] (I)       ============  Phase 1c Route ============
[12/23 00:46:25    927s] (I)       Started Phase 1c ( Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Started Two level routing ( Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Level2 Grid: 126 x 126
[12/23 00:46:25    927s] (I)       Started Two Level Routing ( Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Finished Two level routing ( CPU: 0.05 sec, Real: 0.03 sec, Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Usage: 389074 = (167211 H, 221863 V) = (3.95% H, 7.62% V) = (8.427e+05um H, 1.118e+06um V)
[12/23 00:46:25    927s] (I)       Finished Phase 1c ( CPU: 0.05 sec, Real: 0.03 sec, Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       
[12/23 00:46:25    927s] (I)       ============  Phase 1d Route ============
[12/23 00:46:25    927s] (I)       Started Phase 1d ( Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Started Detoured routing ( Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Finished Detoured routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Usage: 389199 = (167336 H, 221863 V) = (3.96% H, 7.62% V) = (8.434e+05um H, 1.118e+06um V)
[12/23 00:46:25    927s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       
[12/23 00:46:25    927s] (I)       ============  Phase 1e Route ============
[12/23 00:46:25    927s] (I)       Started Phase 1e ( Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Started Route legalization ( Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Usage: 389199 = (167336 H, 221863 V) = (3.96% H, 7.62% V) = (8.434e+05um H, 1.118e+06um V)
[12/23 00:46:25    927s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.961563e+06um
[12/23 00:46:25    927s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Started Layer assignment ( Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Current Layer assignment [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Running layer assignment with 1 threads
[12/23 00:46:25    927s] (I)       Finished Layer assignment ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Finished Net group 1 ( CPU: 0.69 sec, Real: 0.68 sec, Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       
[12/23 00:46:25    927s] (I)       ============  Phase 1l Route ============
[12/23 00:46:25    927s] (I)       Started Phase 1l ( Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1937.99 MB )
[12/23 00:46:25    927s] (I)       
[12/23 00:46:25    927s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/23 00:46:25    927s] [NR-eGR]                        OverCon           OverCon            
[12/23 00:46:25    927s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/23 00:46:25    927s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[12/23 00:46:25    927s] [NR-eGR] ---------------------------------------------------------------
[12/23 00:46:25    927s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 00:46:25    927s] [NR-eGR]  metal2  (2)       362( 0.24%)        18( 0.01%)   ( 0.26%) 
[12/23 00:46:25    927s] [NR-eGR]  metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 00:46:25    927s] [NR-eGR]  metal4  (4)        86( 0.06%)         0( 0.00%)   ( 0.06%) 
[12/23 00:46:25    927s] [NR-eGR]  metal5  (5)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[12/23 00:46:25    928s] [NR-eGR]  metal6  (6)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 00:46:25    928s] [NR-eGR] ---------------------------------------------------------------
[12/23 00:46:25    928s] [NR-eGR] Total              451( 0.04%)        19( 0.00%)   ( 0.04%) 
[12/23 00:46:25    928s] [NR-eGR] 
[12/23 00:46:25    928s] (I)       Finished Global Routing ( CPU: 0.77 sec, Real: 0.76 sec, Curr Mem: 1937.99 MB )
[12/23 00:46:25    928s] (I)       total 2D Cap : 7221235 = (4282489 H, 2938746 V)
[12/23 00:46:25    928s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.02% V
[12/23 00:46:25    928s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.02% V
[12/23 00:46:25    928s] Early Global Route congestion estimation runtime: 1.30 seconds, mem = 1938.0M
[12/23 00:46:25    928s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.300, REAL:1.308, MEM:1938.0M
[12/23 00:46:25    928s] OPERPROF: Starting HotSpotCal at level 1, MEM:1938.0M
[12/23 00:46:25    928s] [hotspot] +------------+---------------+---------------+
[12/23 00:46:25    928s] [hotspot] |            |   max hotspot | total hotspot |
[12/23 00:46:25    928s] [hotspot] +------------+---------------+---------------+
[12/23 00:46:25    928s] [hotspot] | normalized |          0.00 |          0.00 |
[12/23 00:46:25    928s] [hotspot] +------------+---------------+---------------+
[12/23 00:46:25    928s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/23 00:46:25    928s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/23 00:46:25    928s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.031, MEM:1938.0M
[12/23 00:46:25    928s] 
[12/23 00:46:25    928s] === incrementalPlace Internal Loop 1 ===
[12/23 00:46:25    928s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/23 00:46:25    928s] OPERPROF: Starting IPInitSPData at level 1, MEM:1938.0M
[12/23 00:46:25    928s] #spOpts: N=180 minPadR=1.1 
[12/23 00:46:25    928s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1938.0M
[12/23 00:46:26    928s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.820, REAL:0.820, MEM:1938.0M
[12/23 00:46:26    928s] OPERPROF:   Starting post-place ADS at level 2, MEM:1938.0M
[12/23 00:46:26    929s] ADSU 0.164 -> 0.164. GS 40.320
[12/23 00:46:26    929s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.240, REAL:0.248, MEM:1938.0M
[12/23 00:46:26    929s] OPERPROF:   Starting spMPad at level 2, MEM:1938.0M
[12/23 00:46:26    929s] OPERPROF:     Starting spContextMPad at level 3, MEM:1938.0M
[12/23 00:46:26    929s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1938.0M
[12/23 00:46:26    929s] OPERPROF:   Finished spMPad at level 2, CPU:0.070, REAL:0.066, MEM:1938.0M
[12/23 00:46:27    929s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1938.0M
[12/23 00:46:27    929s] no activity file in design. spp won't run.
[12/23 00:46:27    929s] [spp] 0
[12/23 00:46:27    929s] [adp] 0:1:1:3
[12/23 00:46:27    929s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.008, MEM:1938.0M
[12/23 00:46:27    929s] SP #FI/SF FL/PI 0/0 19773/0
[12/23 00:46:27    929s] OPERPROF: Finished IPInitSPData at level 1, CPU:1.240, REAL:1.242, MEM:1938.0M
[12/23 00:46:27    929s] PP off. flexM 0
[12/23 00:46:27    929s] OPERPROF: Starting CDPad at level 1, MEM:1938.0M
[12/23 00:46:27    929s] 3DP is on.
[12/23 00:46:27    929s] 3DP OF M2 0.005, M4 0.001. Diff 0
[12/23 00:46:27    929s] design sh 0.091.
[12/23 00:46:27    929s] design sh 0.091.
[12/23 00:46:27    929s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[12/23 00:46:27    929s] design sh 0.074.
[12/23 00:46:28    931s] CDPadU 0.291 -> 0.220. R=0.164, N=19773, GS=5.040
[12/23 00:46:29    931s] OPERPROF: Finished CDPad at level 1, CPU:1.870, REAL:1.880, MEM:1976.5M
[12/23 00:46:29    931s] OPERPROF: Starting InitSKP at level 1, MEM:1976.5M
[12/23 00:46:29    931s] no activity file in design. spp won't run.
[12/23 00:46:31    934s] no activity file in design. spp won't run.
[12/23 00:46:36    939s] *** Finished SKP initialization (cpu=0:00:07.9, real=0:00:07.0)***
[12/23 00:46:36    939s] OPERPROF: Finished InitSKP at level 1, CPU:7.890, REAL:7.890, MEM:1976.5M
[12/23 00:46:36    939s] NP #FI/FS/SF FL/PI: 6/0/0 19773/0
[12/23 00:46:36    939s] no activity file in design. spp won't run.
[12/23 00:46:36    939s] 
[12/23 00:46:36    939s] AB Est...
[12/23 00:46:36    939s] OPERPROF: Starting npPlace at level 1, MEM:1976.5M
[12/23 00:46:37    939s] OPERPROF: Finished npPlace at level 1, CPU:0.330, REAL:0.327, MEM:2044.1M
[12/23 00:46:37    939s] Iteration  5: Skipped, with CDP Off
[12/23 00:46:37    939s] 
[12/23 00:46:37    939s] AB Est...
[12/23 00:46:37    939s] OPERPROF: Starting npPlace at level 1, MEM:2044.1M
[12/23 00:46:37    940s] OPERPROF: Finished npPlace at level 1, CPU:0.310, REAL:0.311, MEM:2013.1M
[12/23 00:46:37    940s] Iteration  6: Skipped, with CDP Off
[12/23 00:46:37    940s] 
[12/23 00:46:37    940s] AB Est...
[12/23 00:46:37    940s] OPERPROF: Starting npPlace at level 1, MEM:2013.1M
[12/23 00:46:38    940s] OPERPROF: Finished npPlace at level 1, CPU:0.300, REAL:0.296, MEM:2030.6M
[12/23 00:46:38    940s] Iteration  7: Skipped, with CDP Off
[12/23 00:46:38    940s] OPERPROF: Starting npPlace at level 1, MEM:2030.6M
[12/23 00:46:38    940s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/23 00:46:38    940s] No instances found in the vector
[12/23 00:46:38    940s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2030.6M, DRC: 0)
[12/23 00:46:38    940s] 0 (out of 0) MH cells were successfully legalized.
[12/23 00:46:44    946s] Iteration  8: Total net bbox = 1.564e+06 (6.48e+05 9.15e+05)
[12/23 00:46:44    946s]               Est.  stn bbox = 1.905e+06 (8.06e+05 1.10e+06)
[12/23 00:46:44    946s]               cpu = 0:00:05.5 real = 0:00:06.0 mem = 2122.3M
[12/23 00:46:44    946s] OPERPROF: Finished npPlace at level 1, CPU:5.730, REAL:5.735, MEM:2122.3M
[12/23 00:46:44    946s] no activity file in design. spp won't run.
[12/23 00:46:44    946s] NP #FI/FS/SF FL/PI: 6/0/0 19773/0
[12/23 00:46:44    946s] no activity file in design. spp won't run.
[12/23 00:46:44    946s] OPERPROF: Starting npPlace at level 1, MEM:2122.3M
[12/23 00:46:44    947s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/23 00:46:44    947s] No instances found in the vector
[12/23 00:46:44    947s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2122.3M, DRC: 0)
[12/23 00:46:44    947s] 0 (out of 0) MH cells were successfully legalized.
[12/23 00:46:58    960s] Iteration  9: Total net bbox = 1.518e+06 (6.33e+05 8.85e+05)
[12/23 00:46:58    960s]               Est.  stn bbox = 1.838e+06 (7.83e+05 1.06e+06)
[12/23 00:46:58    960s]               cpu = 0:00:13.8 real = 0:00:14.0 mem = 2110.3M
[12/23 00:46:58    960s] OPERPROF: Finished npPlace at level 1, CPU:14.070, REAL:13.991, MEM:2110.3M
[12/23 00:46:58    960s] no activity file in design. spp won't run.
[12/23 00:46:58    960s] NP #FI/FS/SF FL/PI: 6/0/0 19773/0
[12/23 00:46:58    961s] no activity file in design. spp won't run.
[12/23 00:46:58    961s] OPERPROF: Starting npPlace at level 1, MEM:2110.3M
[12/23 00:46:59    961s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/23 00:46:59    961s] No instances found in the vector
[12/23 00:46:59    961s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2110.3M, DRC: 0)
[12/23 00:46:59    961s] 0 (out of 0) MH cells were successfully legalized.
[12/23 00:46:59    961s] Starting Early Global Route supply map. mem = 2110.3M
[12/23 00:46:59    962s] Finished Early Global Route supply map. mem = 2146.9M
[12/23 00:47:57   1019s] Iteration 10: Total net bbox = 1.535e+06 (6.44e+05 8.91e+05)
[12/23 00:47:57   1019s]               Est.  stn bbox = 1.859e+06 (7.98e+05 1.06e+06)
[12/23 00:47:57   1019s]               cpu = 0:00:58.5 real = 0:00:58.0 mem = 2111.9M
[12/23 00:47:57   1019s] OPERPROF: Finished npPlace at level 1, CPU:58.750, REAL:58.703, MEM:2111.9M
[12/23 00:47:57   1020s] no activity file in design. spp won't run.
[12/23 00:47:57   1020s] NP #FI/FS/SF FL/PI: 6/0/0 19773/0
[12/23 00:47:57   1020s] no activity file in design. spp won't run.
[12/23 00:47:57   1020s] OPERPROF: Starting npPlace at level 1, MEM:2111.9M
[12/23 00:47:58   1020s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/23 00:47:58   1020s] No instances found in the vector
[12/23 00:47:58   1020s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2111.9M, DRC: 0)
[12/23 00:47:58   1020s] 0 (out of 0) MH cells were successfully legalized.
[12/23 00:49:59   1141s] Iteration 11: Total net bbox = 1.589e+06 (6.70e+05 9.19e+05)
[12/23 00:49:59   1141s]               Est.  stn bbox = 1.914e+06 (8.25e+05 1.09e+06)
[12/23 00:49:59   1141s]               cpu = 0:02:01 real = 0:02:01 mem = 2206.2M
[12/23 00:49:59   1141s] OPERPROF: Finished npPlace at level 1, CPU:121.320, REAL:121.203, MEM:2206.2M
[12/23 00:49:59   1141s] no activity file in design. spp won't run.
[12/23 00:49:59   1141s] NP #FI/FS/SF FL/PI: 6/0/0 19773/0
[12/23 00:49:59   1141s] no activity file in design. spp won't run.
[12/23 00:49:59   1142s] OPERPROF: Starting npPlace at level 1, MEM:2206.2M
[12/23 00:49:59   1142s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/23 00:49:59   1142s] No instances found in the vector
[12/23 00:49:59   1142s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2206.2M, DRC: 0)
[12/23 00:49:59   1142s] 0 (out of 0) MH cells were successfully legalized.
[12/23 00:50:09   1151s] Iteration 12: Total net bbox = 1.641e+06 (6.90e+05 9.51e+05)
[12/23 00:50:09   1151s]               Est.  stn bbox = 1.965e+06 (8.44e+05 1.12e+06)
[12/23 00:50:09   1151s]               cpu = 0:00:09.5 real = 0:00:10.0 mem = 2114.2M
[12/23 00:50:09   1151s] OPERPROF: Finished npPlace at level 1, CPU:9.730, REAL:9.731, MEM:2114.2M
[12/23 00:50:09   1151s] Move report: Timing Driven Placement moves 19773 insts, mean move: 54.31 um, max move: 1166.51 um
[12/23 00:50:09   1151s] 	Max move on inst (AXI/WD/U137): (61.38, 1456.56) --> (1052.64, 1631.80)
[12/23 00:50:09   1151s] no activity file in design. spp won't run.
[12/23 00:50:09   1151s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2114.2M
[12/23 00:50:09   1151s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2114.2M
[12/23 00:50:09   1152s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.090, REAL:0.089, MEM:2114.2M
[12/23 00:50:09   1152s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2114.2M
[12/23 00:50:09   1152s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2114.2M
[12/23 00:50:09   1152s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.170, REAL:0.170, MEM:2114.2M
[12/23 00:50:09   1152s] 
[12/23 00:50:09   1152s] Finished Incremental Placement (cpu=0:03:44, real=0:03:44, mem=2114.2M)
[12/23 00:50:09   1152s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/23 00:50:09   1152s] Type 'man IMPSP-9025' for more detail.
[12/23 00:50:09   1152s] CongRepair sets shifter mode to gplace
[12/23 00:50:09   1152s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2114.2M
[12/23 00:50:09   1152s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2114.2M
[12/23 00:50:09   1152s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2114.2M
[12/23 00:50:09   1152s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[12/23 00:50:09   1152s] All LLGs are deleted
[12/23 00:50:09   1152s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2114.2M
[12/23 00:50:09   1152s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:2114.2M
[12/23 00:50:09   1152s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2114.2M
[12/23 00:50:09   1152s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2114.2M
[12/23 00:50:09   1152s] Core basic site is core_5040
[12/23 00:50:09   1152s] Fast DP-INIT is on for default
[12/23 00:50:09   1152s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/23 00:50:09   1152s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.300, REAL:0.114, MEM:2114.9M
[12/23 00:50:09   1152s] # Found 4 fixed insts to be non-legal.
[12/23 00:50:09   1152s] OPERPROF:         Starting CMU at level 5, MEM:2114.9M
[12/23 00:50:09   1152s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.003, MEM:2114.9M
[12/23 00:50:09   1152s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.360, REAL:0.159, MEM:2114.9M
[12/23 00:50:09   1152s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2114.9MB).
[12/23 00:50:09   1152s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.390, REAL:0.194, MEM:2114.9M
[12/23 00:50:09   1152s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.390, REAL:0.195, MEM:2114.9M
[12/23 00:50:09   1152s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25528.2
[12/23 00:50:09   1152s] OPERPROF:   Starting RefinePlace at level 2, MEM:2114.9M
[12/23 00:50:09   1152s] *** Starting refinePlace (0:19:12 mem=2114.9M) ***
[12/23 00:50:09   1152s] Total net bbox length = 1.671e+06 (7.191e+05 9.520e+05) (ext = 2.133e+05)
[12/23 00:50:09   1152s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/23 00:50:09   1152s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2114.9M
[12/23 00:50:09   1152s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.002, MEM:2114.9M
[12/23 00:50:09   1152s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2114.9M
[12/23 00:50:09   1152s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.002, MEM:2114.9M
[12/23 00:50:09   1152s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2114.9M
[12/23 00:50:09   1152s] Starting refinePlace ...
[12/23 00:50:10   1152s] ** Cut row section cpu time 0:00:00.0.
[12/23 00:50:10   1152s]    Spread Effort: high, pre-route mode, useDDP on.
[12/23 00:50:10   1153s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=2114.9MB) @(0:19:13 - 0:19:13).
[12/23 00:50:10   1153s] Move report: preRPlace moves 19773 insts, mean move: 1.52 um, max move: 8.36 um
[12/23 00:50:10   1153s] 	Max move on inst (CPU_wrapper/CPU/ID/RF/U1217): (2729.34, 2038.32) --> (2734.82, 2041.20)
[12/23 00:50:10   1153s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: MOAI1S
[12/23 00:50:10   1153s] wireLenOptFixPriorityInst 0 inst fixed
[12/23 00:50:10   1153s] Placement tweakage begins.
[12/23 00:50:10   1153s] wire length = 1.921e+06
[12/23 00:50:12   1155s] wire length = 1.878e+06
[12/23 00:50:12   1155s] Placement tweakage ends.
[12/23 00:50:12   1155s] Move report: tweak moves 2721 insts, mean move: 5.78 um, max move: 39.68 um
[12/23 00:50:12   1155s] 	Max move on inst (sensor_wrapper/sensor_ctrl/FE_OFC208_n3631): (2834.64, 1199.52) --> (2794.96, 1199.52)
[12/23 00:50:12   1155s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.1, real=0:00:02.0, mem=2114.9MB) @(0:19:13 - 0:19:15).
[12/23 00:50:12   1155s] 
[12/23 00:50:12   1155s] Running Spiral with 1 thread in Normal Mode  fetchWidth=900 
[12/23 00:50:13   1156s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/23 00:50:13   1156s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=2114.9MB) @(0:19:15 - 0:19:16).
[12/23 00:50:13   1156s] Move report: Detail placement moves 19773 insts, mean move: 2.24 um, max move: 41.48 um
[12/23 00:50:13   1156s] 	Max move on inst (sensor_wrapper/sensor_ctrl/FE_OFC208_n3631): (2834.80, 1201.17) --> (2794.96, 1199.52)
[12/23 00:50:13   1156s] 	Runtime: CPU: 0:00:03.9 REAL: 0:00:04.0 MEM: 2114.9MB
[12/23 00:50:13   1156s] Statistics of distance of Instance movement in refine placement:
[12/23 00:50:13   1156s]   maximum (X+Y) =        41.48 um
[12/23 00:50:13   1156s]   inst (sensor_wrapper/sensor_ctrl/FE_OFC208_n3631) with max move: (2834.8, 1201.17) -> (2794.96, 1199.52)
[12/23 00:50:13   1156s]   mean    (X+Y) =         2.24 um
[12/23 00:50:13   1156s] Summary Report:
[12/23 00:50:13   1156s] Instances move: 19773 (out of 19773 movable)
[12/23 00:50:13   1156s] Instances flipped: 0
[12/23 00:50:13   1156s] Mean displacement: 2.24 um
[12/23 00:50:13   1156s] Max displacement: 41.48 um (Instance: sensor_wrapper/sensor_ctrl/FE_OFC208_n3631) (2834.8, 1201.17) -> (2794.96, 1199.52)
[12/23 00:50:13   1156s] 	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: BUF2
[12/23 00:50:13   1156s] Total instances moved : 19773
[12/23 00:50:13   1156s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.930, REAL:3.929, MEM:2114.9M
[12/23 00:50:13   1156s] Total net bbox length = 1.638e+06 (6.824e+05 9.556e+05) (ext = 2.130e+05)
[12/23 00:50:13   1156s] Runtime: CPU: 0:00:04.0 REAL: 0:00:04.0 MEM: 2114.9MB
[12/23 00:50:13   1156s] [CPU] RefinePlace/total (cpu=0:00:04.0, real=0:00:04.0, mem=2114.9MB) @(0:19:12 - 0:19:16).
[12/23 00:50:13   1156s] *** Finished refinePlace (0:19:17 mem=2114.9M) ***
[12/23 00:50:13   1156s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25528.2
[12/23 00:50:13   1156s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.010, REAL:4.013, MEM:2114.9M
[12/23 00:50:13   1156s] OPERPROF: Finished RefinePlace2 at level 1, CPU:4.480, REAL:4.282, MEM:2114.9M
[12/23 00:50:13   1156s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2114.9M
[12/23 00:50:13   1156s] Starting Early Global Route congestion estimation: mem = 2114.9M
[12/23 00:50:13   1156s] (I)       Started Loading and Dumping File ( Curr Mem: 2114.93 MB )
[12/23 00:50:13   1156s] (I)       Reading DB...
[12/23 00:50:13   1156s] (I)       Read data from FE... (mem=2114.9M)
[12/23 00:50:13   1156s] (I)       Read nodes and places... (mem=2114.9M)
[12/23 00:50:13   1156s] (I)       Done Read nodes and places (cpu=0.030s, mem=2114.9M)
[12/23 00:50:13   1156s] (I)       Read nets... (mem=2114.9M)
[12/23 00:50:13   1156s] (I)       Done Read nets (cpu=0.070s, mem=2114.9M)
[12/23 00:50:13   1156s] (I)       Done Read data from FE (cpu=0.100s, mem=2114.9M)
[12/23 00:50:13   1156s] (I)       before initializing RouteDB syMemory usage = 2114.9 MB
[12/23 00:50:13   1156s] (I)       == Non-default Options ==
[12/23 00:50:13   1156s] (I)       Maximum routing layer                              : 6
[12/23 00:50:13   1156s] (I)       Use non-blocking free Dbs wires                    : false
[12/23 00:50:13   1156s] (I)       Counted 132591 PG shapes. We will not process PG shapes layer by layer.
[12/23 00:50:13   1156s] (I)       Use row-based GCell size
[12/23 00:50:13   1156s] (I)       GCell unit size  : 5040
[12/23 00:50:13   1156s] (I)       GCell multiplier : 1
[12/23 00:50:13   1156s] (I)       build grid graph
[12/23 00:50:13   1156s] (I)       build grid graph start
[12/23 00:50:13   1156s] [NR-eGR] Track table information for default rule: 
[12/23 00:50:13   1156s] [NR-eGR] metal1 has no routable track
[12/23 00:50:13   1156s] [NR-eGR] metal2 has single uniform track structure
[12/23 00:50:13   1156s] [NR-eGR] metal3 has single uniform track structure
[12/23 00:50:13   1156s] [NR-eGR] metal4 has single uniform track structure
[12/23 00:50:13   1156s] [NR-eGR] metal5 has single uniform track structure
[12/23 00:50:13   1156s] [NR-eGR] metal6 has single uniform track structure
[12/23 00:50:13   1156s] (I)       build grid graph end
[12/23 00:50:13   1156s] (I)       ===========================================================================
[12/23 00:50:13   1156s] (I)       == Report All Rule Vias ==
[12/23 00:50:13   1156s] (I)       ===========================================================================
[12/23 00:50:13   1156s] (I)        Via Rule : (Default)
[12/23 00:50:13   1156s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/23 00:50:13   1156s] (I)       ---------------------------------------------------------------------------
[12/23 00:50:13   1156s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[12/23 00:50:13   1156s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[12/23 00:50:13   1156s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[12/23 00:50:13   1156s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[12/23 00:50:13   1156s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[12/23 00:50:13   1156s] (I)       ===========================================================================
[12/23 00:50:13   1156s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2114.93 MB )
[12/23 00:50:14   1156s] (I)       Num PG vias on layer 2 : 0
[12/23 00:50:14   1156s] (I)       Num PG vias on layer 3 : 0
[12/23 00:50:14   1156s] (I)       Num PG vias on layer 4 : 0
[12/23 00:50:14   1156s] (I)       Num PG vias on layer 5 : 0
[12/23 00:50:14   1156s] (I)       Num PG vias on layer 6 : 0
[12/23 00:50:14   1156s] [NR-eGR] Read 213401 PG shapes
[12/23 00:50:14   1156s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:14   1156s] [NR-eGR] #Routing Blockages  : 0
[12/23 00:50:14   1156s] [NR-eGR] #Instance Blockages : 11196
[12/23 00:50:14   1156s] [NR-eGR] #PG Blockages       : 213401
[12/23 00:50:14   1156s] [NR-eGR] #Halo Blockages     : 0
[12/23 00:50:14   1156s] [NR-eGR] #Boundary Blockages : 0
[12/23 00:50:14   1156s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/23 00:50:14   1156s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/23 00:50:14   1156s] (I)       readDataFromPlaceDB
[12/23 00:50:14   1156s] (I)       Read net information..
[12/23 00:50:14   1156s] [NR-eGR] Read numTotalNets=20526  numIgnoredNets=0
[12/23 00:50:14   1156s] (I)       Read testcase time = 0.010 seconds
[12/23 00:50:14   1156s] 
[12/23 00:50:14   1156s] (I)       early_global_route_priority property id does not exist.
[12/23 00:50:14   1156s] (I)       Start initializing grid graph
[12/23 00:50:14   1156s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/23 00:50:14   1156s] (I)       End initializing grid graph
[12/23 00:50:14   1156s] (I)       Model blockages into capacity
[12/23 00:50:14   1156s] (I)       Read Num Blocks=224597  Num Prerouted Wires=0  Num CS=0
[12/23 00:50:14   1156s] (I)       Started Modeling ( Curr Mem: 2114.93 MB )
[12/23 00:50:14   1156s] (I)       Layer 1 (V) : #blockages 79213 : #preroutes 0
[12/23 00:50:14   1156s] (I)       Layer 2 (H) : #blockages 71829 : #preroutes 0
[12/23 00:50:14   1156s] (I)       Layer 3 (V) : #blockages 55451 : #preroutes 0
[12/23 00:50:14   1156s] (I)       Layer 4 (H) : #blockages 18104 : #preroutes 0
[12/23 00:50:14   1156s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/23 00:50:14   1156s] (I)       Finished Modeling ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:14   1156s] (I)       -- layer congestion ratio --
[12/23 00:50:14   1156s] (I)       Layer 1 : 0.100000
[12/23 00:50:14   1156s] (I)       Layer 2 : 0.700000
[12/23 00:50:14   1156s] (I)       Layer 3 : 0.700000
[12/23 00:50:14   1156s] (I)       Layer 4 : 0.700000
[12/23 00:50:14   1156s] (I)       Layer 5 : 0.700000
[12/23 00:50:14   1156s] (I)       Layer 6 : 0.700000
[12/23 00:50:14   1156s] (I)       ----------------------------
[12/23 00:50:14   1156s] (I)       Number of ignored nets = 0
[12/23 00:50:14   1156s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/23 00:50:14   1156s] (I)       Number of clock nets = 2.  Ignored: No
[12/23 00:50:14   1156s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/23 00:50:14   1156s] (I)       Number of special nets = 0.  Ignored: Yes
[12/23 00:50:14   1156s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/23 00:50:14   1156s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/23 00:50:14   1156s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/23 00:50:14   1156s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/23 00:50:14   1156s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/23 00:50:14   1156s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/23 00:50:14   1156s] (I)       Before initializing Early Global Route syMemory usage = 2114.9 MB
[12/23 00:50:14   1156s] (I)       Ndr track 0 does not exist
[12/23 00:50:14   1156s] (I)       ---------------------Grid Graph Info--------------------
[12/23 00:50:14   1156s] (I)       Routing area        : (0, 0) - (3162000, 3160080)
[12/23 00:50:14   1156s] (I)       Core area           : (35340, 35280) - (3126660, 3124800)
[12/23 00:50:14   1156s] (I)       Site width          :   620  (dbu)
[12/23 00:50:14   1156s] (I)       Row height          :  5040  (dbu)
[12/23 00:50:14   1156s] (I)       GCell width         :  5040  (dbu)
[12/23 00:50:14   1156s] (I)       GCell height        :  5040  (dbu)
[12/23 00:50:14   1156s] (I)       Grid                :   628   627     6
[12/23 00:50:14   1156s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/23 00:50:14   1156s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/23 00:50:14   1156s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/23 00:50:14   1156s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/23 00:50:14   1156s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/23 00:50:14   1156s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/23 00:50:14   1156s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/23 00:50:14   1156s] (I)       First track coord   :     0   310   280   310   280  3410
[12/23 00:50:14   1156s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/23 00:50:14   1156s] (I)       Total num of tracks :     0  5100  5643  5100  5643  1274
[12/23 00:50:14   1156s] (I)       Num of masks        :     1     1     1     1     1     1
[12/23 00:50:14   1156s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/23 00:50:14   1156s] (I)       --------------------------------------------------------
[12/23 00:50:14   1156s] 
[12/23 00:50:14   1156s] [NR-eGR] ============ Routing rule table ============
[12/23 00:50:14   1156s] [NR-eGR] Rule id: 0  Nets: 20526 
[12/23 00:50:14   1156s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/23 00:50:14   1156s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/23 00:50:14   1156s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/23 00:50:14   1156s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/23 00:50:14   1156s] [NR-eGR] ========================================
[12/23 00:50:14   1156s] [NR-eGR] 
[12/23 00:50:14   1156s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/23 00:50:14   1156s] (I)       blocked tracks on layer2 : = 2225263 / 3197700 (69.59%)
[12/23 00:50:14   1156s] (I)       blocked tracks on layer3 : = 2271681 / 3543804 (64.10%)
[12/23 00:50:14   1156s] (I)       blocked tracks on layer4 : = 2152311 / 3197700 (67.31%)
[12/23 00:50:14   1156s] (I)       blocked tracks on layer5 : = 595320 / 3543804 (16.80%)
[12/23 00:50:14   1156s] (I)       blocked tracks on layer6 : = 0 / 798798 (0.00%)
[12/23 00:50:14   1156s] (I)       After initializing Early Global Route syMemory usage = 2114.9 MB
[12/23 00:50:14   1156s] (I)       Finished Loading and Dumping File ( CPU: 0.41 sec, Real: 0.42 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:14   1156s] (I)       Reset routing kernel
[12/23 00:50:14   1156s] (I)       Started Global Routing ( Curr Mem: 2114.93 MB )
[12/23 00:50:14   1156s] (I)       ============= Initialization =============
[12/23 00:50:14   1157s] (I)       totalPins=78464  totalGlobalPin=74366 (94.78%)
[12/23 00:50:14   1157s] (I)       Started Net group 1 ( Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Started Build MST ( Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Generate topology with single threads
[12/23 00:50:14   1157s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       total 2D Cap : 7140944 = (4229316 H, 2911628 V)
[12/23 00:50:14   1157s] [NR-eGR] Layer group 1: route 20526 net(s) in layer range [2, 6]
[12/23 00:50:14   1157s] (I)       
[12/23 00:50:14   1157s] (I)       ============  Phase 1a Route ============
[12/23 00:50:14   1157s] (I)       Started Phase 1a ( Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Started Pattern routing ( Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Finished Pattern routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/23 00:50:14   1157s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Usage: 365807 = (157492 H, 208315 V) = (3.72% H, 7.15% V) = (7.938e+05um H, 1.050e+06um V)
[12/23 00:50:14   1157s] (I)       Finished Phase 1a ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       
[12/23 00:50:14   1157s] (I)       ============  Phase 1b Route ============
[12/23 00:50:14   1157s] (I)       Started Phase 1b ( Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Started Monotonic routing ( Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Finished Monotonic routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Usage: 365945 = (157615 H, 208330 V) = (3.73% H, 7.16% V) = (7.944e+05um H, 1.050e+06um V)
[12/23 00:50:14   1157s] (I)       Overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 1.844363e+06um
[12/23 00:50:14   1157s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       
[12/23 00:50:14   1157s] (I)       ============  Phase 1c Route ============
[12/23 00:50:14   1157s] (I)       Started Phase 1c ( Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Started Two level routing ( Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Level2 Grid: 126 x 126
[12/23 00:50:14   1157s] (I)       Started Two Level Routing ( Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Usage: 365951 = (157621 H, 208330 V) = (3.73% H, 7.16% V) = (7.944e+05um H, 1.050e+06um V)
[12/23 00:50:14   1157s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       
[12/23 00:50:14   1157s] (I)       ============  Phase 1d Route ============
[12/23 00:50:14   1157s] (I)       Started Phase 1d ( Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Started Detoured routing ( Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Usage: 366075 = (157741 H, 208334 V) = (3.73% H, 7.16% V) = (7.950e+05um H, 1.050e+06um V)
[12/23 00:50:14   1157s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       
[12/23 00:50:14   1157s] (I)       ============  Phase 1e Route ============
[12/23 00:50:14   1157s] (I)       Started Phase 1e ( Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Started Route legalization ( Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Usage: 366075 = (157741 H, 208334 V) = (3.73% H, 7.16% V) = (7.950e+05um H, 1.050e+06um V)
[12/23 00:50:14   1157s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.845018e+06um
[12/23 00:50:14   1157s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Started Layer assignment ( Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Current Layer assignment [Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Running layer assignment with 1 threads
[12/23 00:50:14   1157s] (I)       Finished Layer assignment ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Finished Net group 1 ( CPU: 0.65 sec, Real: 0.65 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       
[12/23 00:50:14   1157s] (I)       ============  Phase 1l Route ============
[12/23 00:50:14   1157s] (I)       Started Phase 1l ( Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:14   1157s] (I)       
[12/23 00:50:14   1157s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/23 00:50:14   1157s] [NR-eGR]                        OverCon           OverCon            
[12/23 00:50:14   1157s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/23 00:50:14   1157s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/23 00:50:14   1157s] [NR-eGR] ---------------------------------------------------------------
[12/23 00:50:14   1157s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 00:50:14   1157s] [NR-eGR]  metal2  (2)       322( 0.22%)        14( 0.01%)   ( 0.23%) 
[12/23 00:50:14   1157s] [NR-eGR]  metal3  (3)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 00:50:14   1157s] [NR-eGR]  metal4  (4)        23( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/23 00:50:14   1157s] [NR-eGR]  metal5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 00:50:14   1157s] [NR-eGR]  metal6  (6)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 00:50:14   1157s] [NR-eGR] ---------------------------------------------------------------
[12/23 00:50:14   1157s] [NR-eGR] Total              354( 0.03%)        14( 0.00%)   ( 0.03%) 
[12/23 00:50:14   1157s] [NR-eGR] 
[12/23 00:50:14   1157s] (I)       Finished Global Routing ( CPU: 0.73 sec, Real: 0.73 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:15   1157s] (I)       total 2D Cap : 7221235 = (4282489 H, 2938746 V)
[12/23 00:50:15   1157s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[12/23 00:50:15   1157s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[12/23 00:50:15   1157s] Early Global Route congestion estimation runtime: 1.24 seconds, mem = 2114.9M
[12/23 00:50:15   1157s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.240, REAL:1.248, MEM:2114.9M
[12/23 00:50:15   1157s] OPERPROF: Starting HotSpotCal at level 1, MEM:2114.9M
[12/23 00:50:15   1157s] [hotspot] +------------+---------------+---------------+
[12/23 00:50:15   1157s] [hotspot] |            |   max hotspot | total hotspot |
[12/23 00:50:15   1157s] [hotspot] +------------+---------------+---------------+
[12/23 00:50:15   1157s] [hotspot] | normalized |          0.00 |          0.00 |
[12/23 00:50:15   1157s] [hotspot] +------------+---------------+---------------+
[12/23 00:50:15   1157s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/23 00:50:15   1157s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/23 00:50:15   1157s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.032, MEM:2114.9M
[12/23 00:50:15   1157s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2114.9M
[12/23 00:50:15   1157s] Starting Early Global Route wiring: mem = 2114.9M
[12/23 00:50:15   1157s] (I)       ============= track Assignment ============
[12/23 00:50:15   1157s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2114.93 MB )
[12/23 00:50:15   1157s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:15   1157s] (I)       Started Track Assignment ( Curr Mem: 2114.93 MB )
[12/23 00:50:15   1157s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/23 00:50:15   1157s] (I)       Running track assignment with 1 threads
[12/23 00:50:15   1157s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:15   1157s] (I)       Run Multi-thread track assignment
[12/23 00:50:15   1158s] (I)       Finished Track Assignment ( CPU: 0.54 sec, Real: 0.55 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:15   1158s] [NR-eGR] Started Export DB wires ( Curr Mem: 2114.93 MB )
[12/23 00:50:15   1158s] [NR-eGR] Started Export all nets ( Curr Mem: 2114.93 MB )
[12/23 00:50:15   1158s] [NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:15   1158s] [NR-eGR] Started Set wire vias ( Curr Mem: 2114.93 MB )
[12/23 00:50:15   1158s] [NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:15   1158s] [NR-eGR] Finished Export DB wires ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2114.93 MB )
[12/23 00:50:15   1158s] [NR-eGR] --------------------------------------------------------------------------
[12/23 00:50:15   1158s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 78297
[12/23 00:50:15   1158s] [NR-eGR] metal2  (2V) length: 5.342986e+05um, number of vias: 117373
[12/23 00:50:15   1158s] [NR-eGR] metal3  (3H) length: 5.620321e+05um, number of vias: 10415
[12/23 00:50:15   1158s] [NR-eGR] metal4  (4V) length: 3.894918e+05um, number of vias: 3110
[12/23 00:50:15   1158s] [NR-eGR] metal5  (5H) length: 2.533109e+05um, number of vias: 959
[12/23 00:50:15   1158s] [NR-eGR] metal6  (6V) length: 1.519911e+05um, number of vias: 0
[12/23 00:50:15   1158s] [NR-eGR] Total length: 1.891124e+06um, number of vias: 210154
[12/23 00:50:15   1158s] [NR-eGR] --------------------------------------------------------------------------
[12/23 00:50:15   1158s] [NR-eGR] Total eGR-routed clock nets wire length: 5.928953e+04um 
[12/23 00:50:15   1158s] [NR-eGR] --------------------------------------------------------------------------
[12/23 00:50:16   1158s] Early Global Route wiring runtime: 0.92 seconds, mem = 2062.9M
[12/23 00:50:16   1158s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.920, REAL:0.910, MEM:2062.9M
[12/23 00:50:16   1158s] 0 delay mode for cte disabled.
[12/23 00:50:16   1158s] SKP cleared!
[12/23 00:50:16   1158s] 
[12/23 00:50:16   1158s] *** Finished incrementalPlace (cpu=0:03:53, real=0:03:53)***
[12/23 00:50:16   1158s] All LLGs are deleted
[12/23 00:50:16   1158s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2062.9M
[12/23 00:50:16   1158s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.006, MEM:2062.9M
[12/23 00:50:16   1158s] Start to check current routing status for nets...
[12/23 00:50:16   1158s] All nets are already routed correctly.
[12/23 00:50:16   1158s] End to check current routing status for nets (mem=2062.9M)
[12/23 00:50:16   1158s] Extraction called for design 'top' of instances=19779 and nets=22044 using extraction engine 'preRoute' .
[12/23 00:50:16   1158s] PreRoute RC Extraction called for design top.
[12/23 00:50:16   1158s] RC Extraction called in multi-corner(1) mode.
[12/23 00:50:16   1158s] RCMode: PreRoute
[12/23 00:50:16   1158s]       RC Corner Indexes            0   
[12/23 00:50:16   1158s] Capacitance Scaling Factor   : 1.00000 
[12/23 00:50:16   1158s] Resistance Scaling Factor    : 1.00000 
[12/23 00:50:16   1158s] Clock Cap. Scaling Factor    : 1.00000 
[12/23 00:50:16   1158s] Clock Res. Scaling Factor    : 1.00000 
[12/23 00:50:16   1158s] Shrink Factor                : 1.00000
[12/23 00:50:16   1158s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/23 00:50:16   1158s] Using capacitance table file ...
[12/23 00:50:16   1159s] LayerId::1 widthSet size::4
[12/23 00:50:16   1159s] LayerId::2 widthSet size::4
[12/23 00:50:16   1159s] LayerId::3 widthSet size::4
[12/23 00:50:16   1159s] LayerId::4 widthSet size::4
[12/23 00:50:16   1159s] LayerId::5 widthSet size::4
[12/23 00:50:16   1159s] LayerId::6 widthSet size::2
[12/23 00:50:16   1159s] Updating RC grid for preRoute extraction ...
[12/23 00:50:16   1159s] Initializing multi-corner capacitance tables ... 
[12/23 00:50:16   1159s] Initializing multi-corner resistance tables ...
[12/23 00:50:16   1159s] {RT RC 0 6 6 {5 0} 1}
[12/23 00:50:16   1159s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.313168 ; uaWl: 1.000000 ; uaWlH: 0.420276 ; aWlH: 0.000000 ; Pmax: 0.885000 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[12/23 00:50:16   1159s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2062.930M)
[12/23 00:50:17   1160s] Compute RC Scale Done ...
[12/23 00:50:17   1160s] **optDesign ... cpu = 0:08:55, real = 0:08:54, mem = 1493.9M, totSessionCpu=0:19:20 **
[12/23 00:50:17   1160s] #################################################################################
[12/23 00:50:17   1160s] # Design Stage: PreRoute
[12/23 00:50:17   1160s] # Design Name: top
[12/23 00:50:17   1160s] # Design Mode: 180nm
[12/23 00:50:17   1160s] # Analysis Mode: MMMC Non-OCV 
[12/23 00:50:17   1160s] # Parasitics Mode: No SPEF/RCDB
[12/23 00:50:17   1160s] # Signoff Settings: SI Off 
[12/23 00:50:17   1160s] #################################################################################
[12/23 00:50:19   1162s] Calculate delays in BcWc mode...
[12/23 00:50:20   1162s] Topological Sorting (REAL = 0:00:00.0, MEM = 1948.0M, InitMEM = 1945.0M)
[12/23 00:50:20   1162s] Start delay calculation (fullDC) (1 T). (MEM=1948)
[12/23 00:50:20   1163s] End AAE Lib Interpolated Model. (MEM=1964.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/23 00:50:29   1172s] Total number of fetched objects 21017
[12/23 00:50:29   1172s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[12/23 00:50:29   1172s] End delay calculation. (MEM=1980.32 CPU=0:00:08.1 REAL=0:00:08.0)
[12/23 00:50:29   1172s] End delay calculation (fullDC). (MEM=1980.32 CPU=0:00:09.7 REAL=0:00:09.0)
[12/23 00:50:29   1172s] *** CDM Built up (cpu=0:00:12.0  real=0:00:12.0  mem= 1980.3M) ***
[12/23 00:50:33   1176s] Deleting Lib Analyzer.
[12/23 00:50:33   1176s] Begin: GigaOpt DRV Optimization
[12/23 00:50:33   1176s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[12/23 00:50:33   1176s] Info: 2 clock nets excluded from IPO operation.
[12/23 00:50:33   1176s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:19:36.3/0:36:46.4 (0.5), mem = 1996.3M
[12/23 00:50:33   1176s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25528.6
[12/23 00:50:33   1176s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/23 00:50:33   1176s] ### Creating PhyDesignMc. totSessionCpu=0:19:36 mem=1996.3M
[12/23 00:50:33   1176s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/23 00:50:33   1176s] OPERPROF: Starting DPlace-Init at level 1, MEM:1996.3M
[12/23 00:50:33   1176s] #spOpts: N=180 minPadR=1.1 
[12/23 00:50:33   1176s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1996.3M
[12/23 00:50:33   1176s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1996.3M
[12/23 00:50:33   1176s] Core basic site is core_5040
[12/23 00:50:33   1176s] Fast DP-INIT is on for default
[12/23 00:50:33   1176s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/23 00:50:33   1176s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.310, REAL:0.118, MEM:2012.3M
[12/23 00:50:33   1176s] OPERPROF:     Starting CMU at level 3, MEM:2012.3M
[12/23 00:50:33   1176s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2012.3M
[12/23 00:50:33   1176s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.340, REAL:0.160, MEM:2012.3M
[12/23 00:50:33   1176s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2012.3MB).
[12/23 00:50:33   1176s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.390, REAL:0.200, MEM:2012.3M
[12/23 00:50:33   1176s] TotalInstCnt at PhyDesignMc Initialization: 19,773
[12/23 00:50:33   1176s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:37 mem=2012.3M
[12/23 00:50:33   1176s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:50:34   1177s] 
[12/23 00:50:34   1177s] Creating Lib Analyzer ...
[12/23 00:50:34   1177s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:50:34   1177s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/23 00:50:34   1177s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/23 00:50:34   1177s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/23 00:50:34   1177s] 
[12/23 00:50:34   1177s] {RT RC 0 6 6 {5 0} 1}
[12/23 00:50:37   1180s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:41 mem=2012.3M
[12/23 00:50:37   1180s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:41 mem=2012.3M
[12/23 00:50:37   1180s] Creating Lib Analyzer, finished. 
[12/23 00:50:37   1180s] 
[12/23 00:50:37   1180s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/23 00:50:37   1180s] ### Creating LA Mngr. totSessionCpu=0:19:41 mem=2012.3M
[12/23 00:50:37   1180s] ### Creating LA Mngr, finished. totSessionCpu=0:19:41 mem=2012.3M
[12/23 00:50:43   1186s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2031.4M
[12/23 00:50:43   1186s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2031.4M
[12/23 00:50:44   1186s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/23 00:50:44   1186s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/23 00:50:44   1186s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/23 00:50:44   1186s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/23 00:50:44   1186s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/23 00:50:44   1187s] Info: violation cost 4.935559 (cap = 1.097048, tran = 3.838512, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/23 00:50:44   1187s] |    16|    30|    -1.07|    10|    10|    -0.04|     3|     3|     0|     0|    -0.12|    -7.37|       0|       0|       0|  16.37|          |         |
[12/23 00:50:44   1187s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/23 00:50:44   1187s] |     0|     0|     0.00|     0|     0|     0.00|     3|     3|     0|     0|    -0.12|    -6.63|       4|       0|      14|  16.38| 0:00:00.0|  2042.4M|
[12/23 00:50:44   1187s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/23 00:50:45   1187s] |     0|     0|     0.00|     0|     0|     0.00|     3|     3|     0|     0|    -0.12|    -6.63|       0|       0|       0|  16.38| 0:00:00.0|  2042.4M|
[12/23 00:50:45   1187s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/23 00:50:45   1188s] Bottom Preferred Layer:
[12/23 00:50:45   1188s]     None
[12/23 00:50:45   1188s] Via Pillar Rule:
[12/23 00:50:45   1188s]     None
[12/23 00:50:45   1188s] 
[12/23 00:50:45   1188s] *** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:02.0 mem=2042.4M) ***
[12/23 00:50:45   1188s] 
[12/23 00:50:45   1188s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2042.4M
[12/23 00:50:45   1188s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2042.4M
[12/23 00:50:45   1188s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2042.4M
[12/23 00:50:45   1188s] OPERPROF:       Starting CMU at level 4, MEM:2042.4M
[12/23 00:50:45   1188s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.004, MEM:2042.4M
[12/23 00:50:45   1188s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.091, MEM:2042.4M
[12/23 00:50:45   1188s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2042.4M
[12/23 00:50:45   1188s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2042.4M
[12/23 00:50:45   1188s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.120, REAL:0.127, MEM:2042.4M
[12/23 00:50:45   1188s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.120, REAL:0.128, MEM:2042.4M
[12/23 00:50:45   1188s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25528.3
[12/23 00:50:45   1188s] OPERPROF: Starting RefinePlace at level 1, MEM:2042.4M
[12/23 00:50:45   1188s] *** Starting refinePlace (0:19:48 mem=2042.4M) ***
[12/23 00:50:45   1188s] Total net bbox length = 1.638e+06 (6.825e+05 9.556e+05) (ext = 2.120e+05)
[12/23 00:50:45   1188s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/23 00:50:45   1188s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2042.4M
[12/23 00:50:45   1188s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.002, MEM:2042.4M
[12/23 00:50:45   1188s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2042.4M
[12/23 00:50:45   1188s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.002, MEM:2042.4M
[12/23 00:50:45   1188s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2042.4M
[12/23 00:50:45   1188s] Starting refinePlace ...
[12/23 00:50:45   1188s]   Spread Effort: high, pre-route mode, useDDP on.
[12/23 00:50:45   1188s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2045.1MB) @(0:19:48 - 0:19:48).
[12/23 00:50:45   1188s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/23 00:50:45   1188s] wireLenOptFixPriorityInst 0 inst fixed
[12/23 00:50:45   1188s] 
[12/23 00:50:45   1188s] Running Spiral with 1 thread in Normal Mode  fetchWidth=900 
[12/23 00:50:46   1189s] Move report: legalization moves 2 insts, mean move: 3.10 um, max move: 3.10 um
[12/23 00:50:46   1189s] 	Max move on inst (CPU_wrapper/L1CD/FE_OFC686_DA_in_90): (2561.22, 2096.64) --> (2558.12, 2096.64)
[12/23 00:50:46   1189s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=2045.1MB) @(0:19:48 - 0:19:50).
[12/23 00:50:46   1189s] Move report: Detail placement moves 2 insts, mean move: 3.10 um, max move: 3.10 um
[12/23 00:50:46   1189s] 	Max move on inst (CPU_wrapper/L1CD/FE_OFC686_DA_in_90): (2561.22, 2096.64) --> (2558.12, 2096.64)
[12/23 00:50:46   1189s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2045.1MB
[12/23 00:50:46   1189s] Statistics of distance of Instance movement in refine placement:
[12/23 00:50:46   1189s]   maximum (X+Y) =         3.10 um
[12/23 00:50:46   1189s]   inst (CPU_wrapper/L1CD/FE_OFC686_DA_in_90) with max move: (2561.22, 2096.64) -> (2558.12, 2096.64)
[12/23 00:50:46   1189s]   mean    (X+Y) =         3.10 um
[12/23 00:50:46   1189s] Summary Report:
[12/23 00:50:46   1189s] Instances move: 2 (out of 19777 movable)
[12/23 00:50:46   1189s] Instances flipped: 0
[12/23 00:50:46   1189s] Mean displacement: 3.10 um
[12/23 00:50:46   1189s] Max displacement: 3.10 um (Instance: CPU_wrapper/L1CD/FE_OFC686_DA_in_90) (2561.22, 2096.64) -> (2558.12, 2096.64)
[12/23 00:50:46   1189s] 	Length: 4 sites, height: 1 rows, site name: core_5040, cell type: BUF1
[12/23 00:50:46   1189s] Total instances moved : 2
[12/23 00:50:46   1189s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.270, REAL:1.278, MEM:2045.1M
[12/23 00:50:46   1189s] Total net bbox length = 1.638e+06 (6.825e+05 9.556e+05) (ext = 2.120e+05)
[12/23 00:50:46   1189s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2045.1MB
[12/23 00:50:46   1189s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=2045.1MB) @(0:19:48 - 0:19:50).
[12/23 00:50:46   1189s] *** Finished refinePlace (0:19:50 mem=2045.1M) ***
[12/23 00:50:46   1189s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25528.3
[12/23 00:50:46   1189s] OPERPROF: Finished RefinePlace at level 1, CPU:1.360, REAL:1.360, MEM:2045.1M
[12/23 00:50:46   1189s] *** maximum move = 3.10 um ***
[12/23 00:50:46   1189s] *** Finished re-routing un-routed nets (2045.1M) ***
[12/23 00:50:46   1189s] OPERPROF: Starting DPlace-Init at level 1, MEM:2045.1M
[12/23 00:50:46   1189s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2045.1M
[12/23 00:50:47   1190s] OPERPROF:     Starting CMU at level 3, MEM:2045.1M
[12/23 00:50:47   1190s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2045.1M
[12/23 00:50:47   1190s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.085, MEM:2045.1M
[12/23 00:50:47   1190s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2045.1M
[12/23 00:50:47   1190s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2045.1M
[12/23 00:50:47   1190s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.120, MEM:2045.1M
[12/23 00:50:47   1190s] 
[12/23 00:50:47   1190s] *** Finish Physical Update (cpu=0:00:02.3 real=0:00:02.0 mem=2045.1M) ***
[12/23 00:50:47   1190s] TotalInstCnt at PhyDesignMc Destruction: 19,777
[12/23 00:50:47   1190s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25528.6
[12/23 00:50:47   1190s] *** DrvOpt [finish] : cpu/real = 0:00:14.2/0:00:14.0 (1.0), totSession cpu/real = 0:19:50.4/0:37:00.4 (0.5), mem = 2026.0M
[12/23 00:50:47   1190s] 
[12/23 00:50:47   1190s] =============================================================================================
[12/23 00:50:47   1190s]  Step TAT Report for DrvOpt #3
[12/23 00:50:47   1190s] =============================================================================================
[12/23 00:50:47   1190s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/23 00:50:47   1190s] ---------------------------------------------------------------------------------------------
[12/23 00:50:47   1190s] [ RefinePlace            ]      1   0:00:02.3  (  16.7 % )     0:00:02.3 /  0:00:02.3    1.0
[12/23 00:50:47   1190s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/23 00:50:47   1190s] [ LibAnalyzerInit        ]      1   0:00:03.7  (  26.2 % )     0:00:03.7 /  0:00:03.7    1.0
[12/23 00:50:47   1190s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:50:47   1190s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   3.4 % )     0:00:00.5 /  0:00:00.7    1.4
[12/23 00:50:47   1190s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.3 % )     0:00:03.9 /  0:00:03.8    1.0
[12/23 00:50:47   1190s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:50:47   1190s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/23 00:50:47   1190s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:50:47   1190s] [ OptEval                ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/23 00:50:47   1190s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.9
[12/23 00:50:47   1190s] [ IncrTimingUpdate       ]      1   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/23 00:50:47   1190s] [ PostCommitDelayCalc    ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[12/23 00:50:47   1190s] [ DrvFindVioNets         ]      3   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/23 00:50:47   1190s] [ DrvComputeSummary      ]      3   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[12/23 00:50:47   1190s] [ MISC                   ]          0:00:06.1  (  43.3 % )     0:00:06.1 /  0:00:06.1    1.0
[12/23 00:50:47   1190s] ---------------------------------------------------------------------------------------------
[12/23 00:50:47   1190s]  DrvOpt #3 TOTAL                    0:00:14.1  ( 100.0 % )     0:00:14.1 /  0:00:14.3    1.0
[12/23 00:50:47   1190s] ---------------------------------------------------------------------------------------------
[12/23 00:50:47   1190s] 
[12/23 00:50:47   1190s] End: GigaOpt DRV Optimization
[12/23 00:50:47   1190s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/23 00:50:47   1190s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1977.0M
[12/23 00:50:47   1190s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.076, MEM:1977.0M
[12/23 00:50:49   1192s] 
------------------------------------------------------------
     Summary (cpu=0.24min real=0.23min mem=1977.0M)                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.117  | -0.078  | -0.117  |
|           TNS (ns):| -6.633  | -0.105  | -6.528  |
|    Violating Paths:|   206   |    3    |   203   |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      3 (3)       |    -28     |      5 (5)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.375%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:09:27, real = 0:09:26, mem = 1559.1M, totSessionCpu=0:19:52 **
[12/23 00:50:49   1192s] *** Timing NOT met, worst failing slack is -0.117
[12/23 00:50:49   1192s] *** Check timing (0:00:00.0)
[12/23 00:50:49   1192s] Deleting Lib Analyzer.
[12/23 00:50:49   1192s] Begin: GigaOpt Optimization in WNS mode
[12/23 00:50:49   1192s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[12/23 00:50:49   1192s] Info: 2 clock nets excluded from IPO operation.
[12/23 00:50:49   1192s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:19:52.2/0:37:02.2 (0.5), mem = 1976.0M
[12/23 00:50:49   1192s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25528.7
[12/23 00:50:49   1192s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/23 00:50:49   1192s] ### Creating PhyDesignMc. totSessionCpu=0:19:52 mem=1976.0M
[12/23 00:50:49   1192s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/23 00:50:49   1192s] OPERPROF: Starting DPlace-Init at level 1, MEM:1976.0M
[12/23 00:50:49   1192s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[12/23 00:50:49   1192s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1976.0M
[12/23 00:50:49   1192s] OPERPROF:     Starting CMU at level 3, MEM:1976.0M
[12/23 00:50:49   1192s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1976.0M
[12/23 00:50:49   1192s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.076, MEM:1976.0M
[12/23 00:50:49   1192s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1976.0MB).
[12/23 00:50:49   1192s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.112, MEM:1976.0M
[12/23 00:50:49   1192s] TotalInstCnt at PhyDesignMc Initialization: 19,777
[12/23 00:50:49   1192s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:53 mem=1976.0M
[12/23 00:50:49   1192s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:50:49   1192s] 
[12/23 00:50:49   1192s] Creating Lib Analyzer ...
[12/23 00:50:49   1192s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:50:49   1192s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/23 00:50:49   1192s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/23 00:50:49   1192s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/23 00:50:49   1192s] 
[12/23 00:50:49   1192s] {RT RC 0 6 6 {5 0} 1}
[12/23 00:50:53   1196s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:56 mem=1976.0M
[12/23 00:50:53   1196s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:56 mem=1976.0M
[12/23 00:50:53   1196s] Creating Lib Analyzer, finished. 
[12/23 00:50:53   1196s] 
[12/23 00:50:53   1196s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/23 00:50:53   1196s] ### Creating LA Mngr. totSessionCpu=0:19:56 mem=1976.0M
[12/23 00:50:53   1196s] ### Creating LA Mngr, finished. totSessionCpu=0:19:56 mem=1976.0M
[12/23 00:51:03   1206s] *info: 2 clock nets excluded
[12/23 00:51:03   1206s] *info: 2 special nets excluded.
[12/23 00:51:03   1206s] *info: 1518 no-driver nets excluded.
[12/23 00:51:07   1210s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.25528.1
[12/23 00:51:09   1212s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[12/23 00:51:11   1214s] ** GigaOpt Optimizer WNS Slack -0.117 TNS Slack -6.633 Density 16.38
[12/23 00:51:11   1214s] Optimizer WNS Pass 0
[12/23 00:51:11   1214s] OptDebug: Start of Optimizer WNS Pass 0: default* WNS -0.117 TNS -6.528; reg2reg* WNS -0.078 TNS -0.105; HEPG WNS -0.078 TNS -0.105; all paths WNS -0.117 TNS -6.633
[12/23 00:51:11   1214s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1995.1M
[12/23 00:51:11   1214s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1995.1M
[12/23 00:51:11   1214s] Active Path Group: reg2reg  
[12/23 00:51:12   1215s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
[12/23 00:51:12   1215s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
[12/23 00:51:12   1215s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
[12/23 00:51:12   1215s] |  -0.078|   -0.117|  -0.105|   -6.633|    16.38%|   0:00:01.0| 1995.1M|    AV_max|  reg2reg| CPU_wrapper/L1CI/DA/i_data_array/DI123            |
[12/23 00:51:12   1215s] |   0.012|   -0.117|   0.000|   -6.528|    16.38%|   0:00:00.0| 2036.3M|    AV_max|  reg2reg| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
[12/23 00:51:12   1215s] |   0.050|   -0.117|   0.000|   -6.529|    16.38%|   0:00:00.0| 2036.3M|    AV_max|  reg2reg| CPU_wrapper/CPU/IF/PC/PC_out_reg[30]/D            |
[12/23 00:51:12   1215s] |   0.080|   -0.117|   0.000|   -6.529|    16.38%|   0:00:00.0| 2036.3M|        NA|       NA| NA                                                |
[12/23 00:51:12   1215s] |   0.080|   -0.117|   0.000|   -6.529|    16.38%|   0:00:00.0| 2036.3M|    AV_max|       NA| NA                                                |
[12/23 00:51:12   1215s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
[12/23 00:51:12   1215s] 
[12/23 00:51:12   1215s] *** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=2036.3M) ***
[12/23 00:51:12   1215s] Active Path Group: default 
[12/23 00:51:12   1215s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
[12/23 00:51:12   1215s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
[12/23 00:51:12   1215s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
[12/23 00:51:12   1215s] |  -0.117|   -0.117|  -6.529|   -6.529|    16.38%|   0:00:00.0| 2036.3M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[8]/D             |
[12/23 00:51:13   1216s] |  -0.059|   -0.059|  -0.192|   -0.192|    16.38%|   0:00:01.0| 2036.3M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[8]/D             |
[12/23 00:51:13   1216s] |  -0.004|   -0.004|  -0.004|   -0.004|    16.38%|   0:00:00.0| 2039.3M|    AV_max|  default| DRAM_WEn[0]                                       |
[12/23 00:51:13   1216s] |   0.042|    0.042|   0.000|    0.000|    16.38%|   0:00:00.0| 2039.3M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[8]/D             |
[12/23 00:51:14   1217s] |   0.080|    0.081|   0.000|    0.000|    16.38%|   0:00:01.0| 2039.3M|        NA|       NA| NA                                                |
[12/23 00:51:14   1217s] |   0.080|    0.081|   0.000|    0.000|    16.38%|   0:00:00.0| 2039.3M|    AV_max|       NA| NA                                                |
[12/23 00:51:14   1217s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
[12/23 00:51:14   1217s] 
[12/23 00:51:14   1217s] *** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:02.0 mem=2039.3M) ***
[12/23 00:51:14   1217s] 
[12/23 00:51:14   1217s] *** Finished Optimize Step Cumulative (cpu=0:00:02.3 real=0:00:03.0 mem=2039.3M) ***
[12/23 00:51:14   1217s] OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.083 TNS 0.000; reg2reg* WNS 0.081 TNS 0.000; HEPG WNS 0.081 TNS 0.000; all paths WNS 0.081 TNS 0.000
[12/23 00:51:14   1217s] ** GigaOpt Optimizer WNS Slack 0.080 TNS Slack 0.000 Density 16.38
[12/23 00:51:14   1217s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.25528.1
[12/23 00:51:14   1217s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2039.3M
[12/23 00:51:14   1217s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2039.3M
[12/23 00:51:14   1217s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2039.3M
[12/23 00:51:14   1217s] OPERPROF:       Starting CMU at level 4, MEM:2039.3M
[12/23 00:51:14   1217s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.004, MEM:2039.3M
[12/23 00:51:14   1217s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.094, MEM:2039.3M
[12/23 00:51:14   1217s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.120, REAL:0.129, MEM:2039.3M
[12/23 00:51:14   1217s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.120, REAL:0.130, MEM:2039.3M
[12/23 00:51:14   1217s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25528.4
[12/23 00:51:14   1217s] OPERPROF: Starting RefinePlace at level 1, MEM:2039.3M
[12/23 00:51:14   1217s] *** Starting refinePlace (0:20:18 mem=2039.3M) ***
[12/23 00:51:14   1217s] Total net bbox length = 1.638e+06 (6.825e+05 9.556e+05) (ext = 2.120e+05)
[12/23 00:51:14   1217s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/23 00:51:14   1217s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2039.3M
[12/23 00:51:14   1217s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:2039.3M
[12/23 00:51:14   1217s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2039.3M
[12/23 00:51:14   1217s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2039.3M
[12/23 00:51:14   1217s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.034, MEM:2039.3M
[12/23 00:51:14   1217s] default core: bins with density > 0.750 =  0.08 % ( 3 / 3844 )
[12/23 00:51:14   1217s] Density distribution unevenness ratio = 67.066%
[12/23 00:51:14   1217s] RPlace IncrNP Skipped
[12/23 00:51:14   1217s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2039.3MB) @(0:20:18 - 0:20:18).
[12/23 00:51:14   1217s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.040, REAL:0.043, MEM:2039.3M
[12/23 00:51:14   1217s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2039.3M
[12/23 00:51:14   1217s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:2039.3M
[12/23 00:51:14   1217s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2039.3M
[12/23 00:51:14   1217s] Starting refinePlace ...
[12/23 00:51:14   1217s]   Spread Effort: high, pre-route mode, useDDP on.
[12/23 00:51:14   1217s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2042.0MB) @(0:20:18 - 0:20:18).
[12/23 00:51:14   1217s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/23 00:51:14   1217s] wireLenOptFixPriorityInst 0 inst fixed
[12/23 00:51:14   1217s] 
[12/23 00:51:14   1217s] Running Spiral with 1 thread in Normal Mode  fetchWidth=900 
[12/23 00:51:15   1218s] Move report: legalization moves 6 insts, mean move: 2.07 um, max move: 3.72 um
[12/23 00:51:15   1218s] 	Max move on inst (CPU_wrapper/CPU/FU/FE_RC_12_0): (2818.52, 2031.12) --> (2822.24, 2031.12)
[12/23 00:51:15   1218s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=2042.0MB) @(0:20:18 - 0:20:19).
[12/23 00:51:15   1218s] Move report: Detail placement moves 6 insts, mean move: 2.07 um, max move: 3.72 um
[12/23 00:51:15   1218s] 	Max move on inst (CPU_wrapper/CPU/FU/FE_RC_12_0): (2818.52, 2031.12) --> (2822.24, 2031.12)
[12/23 00:51:15   1218s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2042.0MB
[12/23 00:51:15   1218s] Statistics of distance of Instance movement in refine placement:
[12/23 00:51:15   1218s]   maximum (X+Y) =         3.72 um
[12/23 00:51:15   1218s]   inst (CPU_wrapper/CPU/FU/FE_RC_12_0) with max move: (2818.52, 2031.12) -> (2822.24, 2031.12)
[12/23 00:51:15   1218s]   mean    (X+Y) =         2.07 um
[12/23 00:51:15   1218s] Summary Report:
[12/23 00:51:15   1218s] Instances move: 6 (out of 19780 movable)
[12/23 00:51:15   1218s] Instances flipped: 0
[12/23 00:51:15   1218s] Mean displacement: 2.07 um
[12/23 00:51:15   1218s] Max displacement: 3.72 um (Instance: CPU_wrapper/CPU/FU/FE_RC_12_0) (2818.52, 2031.12) -> (2822.24, 2031.12)
[12/23 00:51:15   1218s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
[12/23 00:51:15   1218s] Total instances moved : 6
[12/23 00:51:15   1218s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.300, REAL:1.293, MEM:2042.0M
[12/23 00:51:15   1218s] Total net bbox length = 1.638e+06 (6.825e+05 9.556e+05) (ext = 2.120e+05)
[12/23 00:51:15   1218s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2042.0MB
[12/23 00:51:15   1218s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=2042.0MB) @(0:20:18 - 0:20:19).
[12/23 00:51:15   1218s] *** Finished refinePlace (0:20:19 mem=2042.0M) ***
[12/23 00:51:15   1218s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25528.4
[12/23 00:51:15   1218s] OPERPROF: Finished RefinePlace at level 1, CPU:1.430, REAL:1.428, MEM:2042.0M
[12/23 00:51:16   1219s] *** maximum move = 3.72 um ***
[12/23 00:51:16   1219s] *** Finished re-routing un-routed nets (2042.0M) ***
[12/23 00:51:16   1219s] OPERPROF: Starting DPlace-Init at level 1, MEM:2042.0M
[12/23 00:51:16   1219s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2042.0M
[12/23 00:51:16   1219s] OPERPROF:     Starting CMU at level 3, MEM:2042.0M
[12/23 00:51:16   1219s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2042.0M
[12/23 00:51:16   1219s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.085, MEM:2042.0M
[12/23 00:51:16   1219s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.119, MEM:2042.0M
[12/23 00:51:16   1219s] 
[12/23 00:51:16   1219s] *** Finish Physical Update (cpu=0:00:02.4 real=0:00:02.0 mem=2042.0M) ***
[12/23 00:51:16   1219s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.25528.1
[12/23 00:51:16   1219s] ** GigaOpt Optimizer WNS Slack 0.080 TNS Slack 0.000 Density 16.38
[12/23 00:51:16   1219s] Bottom Preferred Layer:
[12/23 00:51:16   1219s]     None
[12/23 00:51:16   1219s] Via Pillar Rule:
[12/23 00:51:16   1219s]     None
[12/23 00:51:16   1219s] 
[12/23 00:51:16   1219s] *** Finish pre-CTS Setup Fixing (cpu=0:00:09.7 real=0:00:09.0 mem=2042.0M) ***
[12/23 00:51:16   1219s] 
[12/23 00:51:16   1219s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.25528.1
[12/23 00:51:17   1220s] TotalInstCnt at PhyDesignMc Destruction: 19,780
[12/23 00:51:17   1220s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25528.7
[12/23 00:51:17   1220s] *** SetupOpt [finish] : cpu/real = 0:00:27.8/0:00:27.8 (1.0), totSession cpu/real = 0:20:20.0/0:37:30.0 (0.5), mem = 2023.0M
[12/23 00:51:17   1220s] 
[12/23 00:51:17   1220s] =============================================================================================
[12/23 00:51:17   1220s]  Step TAT Report for WnsOpt #1
[12/23 00:51:17   1220s] =============================================================================================
[12/23 00:51:17   1220s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/23 00:51:17   1220s] ---------------------------------------------------------------------------------------------
[12/23 00:51:17   1220s] [ RefinePlace            ]      1   0:00:02.4  (   8.6 % )     0:00:02.4 /  0:00:02.4    1.0
[12/23 00:51:17   1220s] [ SlackTraversorInit     ]      2   0:00:02.1  (   7.6 % )     0:00:02.1 /  0:00:02.1    1.0
[12/23 00:51:17   1220s] [ LibAnalyzerInit        ]      1   0:00:03.7  (  13.2 % )     0:00:03.7 /  0:00:03.7    1.0
[12/23 00:51:17   1220s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:51:17   1220s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.4    1.0
[12/23 00:51:17   1220s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.6 % )     0:00:03.9 /  0:00:03.9    1.0
[12/23 00:51:17   1220s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:51:17   1220s] [ TransformInit          ]      1   0:00:13.7  (  49.3 % )     0:00:13.7 /  0:00:13.7    1.0
[12/23 00:51:17   1220s] [ OptSingleIteration     ]      7   0:00:00.0  (   0.1 % )     0:00:02.0 /  0:00:02.0    1.0
[12/23 00:51:17   1220s] [ OptGetWeight           ]      7   0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:00.3    1.0
[12/23 00:51:17   1220s] [ OptEval                ]      7   0:00:00.5  (   1.9 % )     0:00:00.5 /  0:00:00.5    1.0
[12/23 00:51:17   1220s] [ OptCommit              ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:51:17   1220s] [ IncrTimingUpdate       ]     13   0:00:00.8  (   2.9 % )     0:00:00.8 /  0:00:00.8    1.0
[12/23 00:51:17   1220s] [ PostCommitDelayCalc    ]      8   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/23 00:51:17   1220s] [ SetupOptGetWorkingSet  ]     21   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.9
[12/23 00:51:17   1220s] [ SetupOptGetActiveNode  ]     21   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:51:17   1220s] [ SetupOptSlackGraph     ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/23 00:51:17   1220s] [ MISC                   ]          0:00:03.3  (  11.9 % )     0:00:03.3 /  0:00:03.3    1.0
[12/23 00:51:17   1220s] ---------------------------------------------------------------------------------------------
[12/23 00:51:17   1220s]  WnsOpt #1 TOTAL                    0:00:27.8  ( 100.0 % )     0:00:27.8 /  0:00:27.8    1.0
[12/23 00:51:17   1220s] ---------------------------------------------------------------------------------------------
[12/23 00:51:17   1220s] 
[12/23 00:51:17   1220s] End: GigaOpt Optimization in WNS mode
[12/23 00:51:17   1220s] *** Timing Is met
[12/23 00:51:17   1220s] *** Check timing (0:00:00.0)
[12/23 00:51:17   1220s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/23 00:51:17   1220s] Info: 2 clock nets excluded from IPO operation.
[12/23 00:51:17   1220s] ### Creating LA Mngr. totSessionCpu=0:20:20 mem=1974.0M
[12/23 00:51:17   1220s] ### Creating LA Mngr, finished. totSessionCpu=0:20:20 mem=1974.0M
[12/23 00:51:17   1220s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/23 00:51:17   1220s] ### Creating PhyDesignMc. totSessionCpu=0:20:20 mem=1993.0M
[12/23 00:51:17   1220s] OPERPROF: Starting DPlace-Init at level 1, MEM:1993.0M
[12/23 00:51:17   1220s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[12/23 00:51:17   1220s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1993.0M
[12/23 00:51:17   1220s] OPERPROF:     Starting CMU at level 3, MEM:1993.0M
[12/23 00:51:17   1220s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1993.0M
[12/23 00:51:17   1220s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.087, MEM:1993.0M
[12/23 00:51:17   1220s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1993.0MB).
[12/23 00:51:17   1220s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.131, MEM:1993.0M
[12/23 00:51:17   1220s] TotalInstCnt at PhyDesignMc Initialization: 19,780
[12/23 00:51:17   1220s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:21 mem=1993.0M
[12/23 00:51:17   1220s] Begin: Area Reclaim Optimization
[12/23 00:51:17   1220s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:20:20.9/0:37:30.8 (0.5), mem = 1993.0M
[12/23 00:51:17   1220s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25528.8
[12/23 00:51:18   1221s] 
[12/23 00:51:18   1221s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/23 00:51:18   1221s] ### Creating LA Mngr. totSessionCpu=0:20:21 mem=1993.0M
[12/23 00:51:18   1221s] ### Creating LA Mngr, finished. totSessionCpu=0:20:21 mem=1993.0M
[12/23 00:51:19   1222s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1993.0M
[12/23 00:51:19   1222s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:1993.0M
[12/23 00:51:19   1223s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 16.38
[12/23 00:51:19   1223s] +----------+---------+--------+--------+------------+--------+
[12/23 00:51:19   1223s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/23 00:51:19   1223s] +----------+---------+--------+--------+------------+--------+
[12/23 00:51:19   1223s] |    16.38%|        -|   0.000|   0.000|   0:00:00.0| 1993.0M|
[12/23 00:51:20   1223s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/23 00:51:20   1223s] |    16.38%|        0|   0.000|   0.000|   0:00:01.0| 1993.0M|
[12/23 00:51:21   1224s] |    16.37%|       21|   0.000|   0.000|   0:00:01.0| 2034.2M|
[12/23 00:51:34   1237s] |    16.32%|      175|   0.000|   0.000|   0:00:13.0| 2034.2M|
[12/23 00:51:35   1238s] |    16.32%|        5|   0.000|   0.000|   0:00:01.0| 2034.2M|
[12/23 00:51:35   1238s] |    16.32%|        0|   0.000|   0.000|   0:00:00.0| 2034.2M|
[12/23 00:51:35   1238s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/23 00:51:35   1238s] |    16.32%|        0|   0.000|   0.000|   0:00:00.0| 2034.2M|
[12/23 00:51:35   1238s] +----------+---------+--------+--------+------------+--------+
[12/23 00:51:35   1238s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 16.32
[12/23 00:51:35   1238s] 
[12/23 00:51:35   1238s] ** Summary: Restruct = 0 Buffer Deletion = 5 Declone = 21 Resize = 177 **
[12/23 00:51:35   1238s] --------------------------------------------------------------
[12/23 00:51:35   1238s] |                                   | Total     | Sequential |
[12/23 00:51:35   1238s] --------------------------------------------------------------
[12/23 00:51:35   1238s] | Num insts resized                 |     176  |       2    |
[12/23 00:51:35   1238s] | Num insts undone                  |       2  |       0    |
[12/23 00:51:35   1238s] | Num insts Downsized               |     176  |       2    |
[12/23 00:51:35   1238s] | Num insts Samesized               |       0  |       0    |
[12/23 00:51:35   1238s] | Num insts Upsized                 |       0  |       0    |
[12/23 00:51:35   1238s] | Num multiple commits+uncommits    |       3  |       -    |
[12/23 00:51:35   1238s] --------------------------------------------------------------
[12/23 00:51:35   1238s] Bottom Preferred Layer:
[12/23 00:51:35   1238s]     None
[12/23 00:51:35   1238s] Via Pillar Rule:
[12/23 00:51:35   1238s]     None
[12/23 00:51:35   1238s] End: Core Area Reclaim Optimization (cpu = 0:00:17.6) (real = 0:00:18.0) **
[12/23 00:51:35   1238s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2034.2M
[12/23 00:51:35   1238s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2034.2M
[12/23 00:51:35   1238s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2034.2M
[12/23 00:51:35   1238s] OPERPROF:       Starting CMU at level 4, MEM:2034.2M
[12/23 00:51:35   1238s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.004, MEM:2034.2M
[12/23 00:51:35   1238s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.099, MEM:2034.2M
[12/23 00:51:35   1238s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2034.2M
[12/23 00:51:35   1238s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2034.2M
[12/23 00:51:35   1238s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.134, MEM:2034.2M
[12/23 00:51:35   1238s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.135, MEM:2034.2M
[12/23 00:51:35   1238s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25528.5
[12/23 00:51:35   1238s] OPERPROF: Starting RefinePlace at level 1, MEM:2034.2M
[12/23 00:51:35   1238s] *** Starting refinePlace (0:20:39 mem=2034.2M) ***
[12/23 00:51:35   1238s] Total net bbox length = 1.642e+06 (6.867e+05 9.552e+05) (ext = 2.120e+05)
[12/23 00:51:35   1238s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/23 00:51:35   1238s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2034.2M
[12/23 00:51:35   1238s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:2034.2M
[12/23 00:51:35   1238s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2034.2M
[12/23 00:51:35   1238s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:2034.2M
[12/23 00:51:35   1238s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2034.2M
[12/23 00:51:35   1238s] Starting refinePlace ...
[12/23 00:51:35   1238s] 
[12/23 00:51:35   1238s] Running Spiral with 1 thread in Normal Mode  fetchWidth=900 
[12/23 00:51:36   1239s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/23 00:51:36   1239s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=2034.2MB) @(0:20:39 - 0:20:40).
[12/23 00:51:36   1239s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/23 00:51:36   1239s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2034.2MB
[12/23 00:51:36   1239s] Statistics of distance of Instance movement in refine placement:
[12/23 00:51:36   1239s]   maximum (X+Y) =         0.00 um
[12/23 00:51:36   1239s]   mean    (X+Y) =         0.00 um
[12/23 00:51:36   1239s] Summary Report:
[12/23 00:51:36   1239s] Instances move: 0 (out of 19755 movable)
[12/23 00:51:36   1239s] Instances flipped: 0
[12/23 00:51:36   1239s] Mean displacement: 0.00 um
[12/23 00:51:36   1239s] Max displacement: 0.00 um 
[12/23 00:51:36   1239s] Total instances moved : 0
[12/23 00:51:36   1239s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.090, REAL:1.079, MEM:2034.2M
[12/23 00:51:36   1239s] Total net bbox length = 1.642e+06 (6.867e+05 9.552e+05) (ext = 2.120e+05)
[12/23 00:51:36   1239s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2034.2MB
[12/23 00:51:36   1239s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2034.2MB) @(0:20:39 - 0:20:40).
[12/23 00:51:36   1239s] *** Finished refinePlace (0:20:40 mem=2034.2M) ***
[12/23 00:51:36   1239s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25528.5
[12/23 00:51:36   1239s] OPERPROF: Finished RefinePlace at level 1, CPU:1.160, REAL:1.161, MEM:2034.2M
[12/23 00:51:37   1240s] *** maximum move = 0.00 um ***
[12/23 00:51:37   1240s] *** Finished re-routing un-routed nets (2034.2M) ***
[12/23 00:51:37   1240s] OPERPROF: Starting DPlace-Init at level 1, MEM:2034.2M
[12/23 00:51:37   1240s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2034.2M
[12/23 00:51:37   1240s] OPERPROF:     Starting CMU at level 3, MEM:2034.2M
[12/23 00:51:37   1240s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2034.2M
[12/23 00:51:37   1240s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.085, MEM:2034.2M
[12/23 00:51:37   1240s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2034.2M
[12/23 00:51:37   1240s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.010, REAL:0.001, MEM:2034.2M
[12/23 00:51:37   1240s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.120, MEM:2034.2M
[12/23 00:51:37   1240s] 
[12/23 00:51:37   1240s] *** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=2034.2M) ***
[12/23 00:51:37   1240s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25528.8
[12/23 00:51:37   1240s] *** AreaOpt [finish] : cpu/real = 0:00:19.7/0:00:19.7 (1.0), totSession cpu/real = 0:20:40.6/0:37:50.5 (0.5), mem = 2034.2M
[12/23 00:51:37   1240s] 
[12/23 00:51:37   1240s] =============================================================================================
[12/23 00:51:37   1240s]  Step TAT Report for AreaOpt #2
[12/23 00:51:37   1240s] =============================================================================================
[12/23 00:51:37   1240s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/23 00:51:37   1240s] ---------------------------------------------------------------------------------------------
[12/23 00:51:37   1240s] [ RefinePlace            ]      1   0:00:02.1  (  10.9 % )     0:00:02.1 /  0:00:02.1    1.0
[12/23 00:51:37   1240s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/23 00:51:37   1240s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:51:37   1240s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    0.9
[12/23 00:51:37   1240s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:51:37   1240s] [ OptSingleIteration     ]      6   0:00:00.2  (   1.1 % )     0:00:14.8 /  0:00:14.8    1.0
[12/23 00:51:37   1240s] [ OptGetWeight           ]    218   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/23 00:51:37   1240s] [ OptEval                ]    218   0:00:03.3  (  16.9 % )     0:00:03.3 /  0:00:03.3    1.0
[12/23 00:51:37   1240s] [ OptCommit              ]    218   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.3
[12/23 00:51:37   1240s] [ IncrTimingUpdate       ]     56   0:00:06.9  (  34.9 % )     0:00:06.9 /  0:00:06.9    1.0
[12/23 00:51:37   1240s] [ PostCommitDelayCalc    ]    222   0:00:04.3  (  21.8 % )     0:00:04.3 /  0:00:04.3    1.0
[12/23 00:51:37   1240s] [ MISC                   ]          0:00:02.3  (  11.7 % )     0:00:02.3 /  0:00:02.3    1.0
[12/23 00:51:37   1240s] ---------------------------------------------------------------------------------------------
[12/23 00:51:37   1240s]  AreaOpt #2 TOTAL                   0:00:19.7  ( 100.0 % )     0:00:19.7 /  0:00:19.7    1.0
[12/23 00:51:37   1240s] ---------------------------------------------------------------------------------------------
[12/23 00:51:37   1240s] 
[12/23 00:51:37   1240s] TotalInstCnt at PhyDesignMc Destruction: 19,755
[12/23 00:51:37   1240s] End: Area Reclaim Optimization (cpu=0:00:20, real=0:00:20, mem=1974.11M, totSessionCpu=0:20:41).
[12/23 00:51:37   1240s] **INFO: Flow update: Design timing is met.
[12/23 00:51:37   1240s] Begin: GigaOpt postEco DRV Optimization
[12/23 00:51:37   1240s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
[12/23 00:51:38   1241s] Info: 2 clock nets excluded from IPO operation.
[12/23 00:51:38   1241s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:20:41.0/0:37:51.0 (0.5), mem = 1974.1M
[12/23 00:51:38   1241s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25528.9
[12/23 00:51:38   1241s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/23 00:51:38   1241s] ### Creating PhyDesignMc. totSessionCpu=0:20:41 mem=1974.1M
[12/23 00:51:38   1241s] OPERPROF: Starting DPlace-Init at level 1, MEM:1974.1M
[12/23 00:51:38   1241s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[12/23 00:51:38   1241s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1974.1M
[12/23 00:51:38   1241s] OPERPROF:     Starting CMU at level 3, MEM:1974.1M
[12/23 00:51:38   1241s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1974.1M
[12/23 00:51:38   1241s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.077, MEM:1974.1M
[12/23 00:51:38   1241s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1974.1MB).
[12/23 00:51:38   1241s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.111, MEM:1974.1M
[12/23 00:51:38   1241s] TotalInstCnt at PhyDesignMc Initialization: 19,755
[12/23 00:51:38   1241s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:41 mem=1974.1M
[12/23 00:51:38   1241s] 
[12/23 00:51:38   1241s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/23 00:51:38   1241s] ### Creating LA Mngr. totSessionCpu=0:20:42 mem=1974.1M
[12/23 00:51:38   1241s] ### Creating LA Mngr, finished. totSessionCpu=0:20:42 mem=1974.1M
[12/23 00:51:43   1246s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1993.2M
[12/23 00:51:43   1246s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1993.2M
[12/23 00:51:43   1246s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/23 00:51:43   1246s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/23 00:51:43   1246s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/23 00:51:43   1246s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/23 00:51:43   1246s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/23 00:51:43   1246s] Info: violation cost 0.037687 (cap = 0.000000, tran = 0.037687, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/23 00:51:43   1246s] |     1|     2|    -0.03|     0|     0|     0.00|     2|     2|     0|     0|     0.00|     0.00|       0|       0|       0|  16.32|          |         |
[12/23 00:51:43   1246s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/23 00:51:44   1247s] |     0|     0|     0.00|     0|     0|     0.00|     2|     2|     0|     0|     0.00|     0.00|       0|       0|       1|  16.32| 0:00:00.0|  2037.4M|
[12/23 00:51:44   1247s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/23 00:51:44   1247s] |     0|     0|     0.00|     0|     0|     0.00|     2|     2|     0|     0|     0.00|     0.00|       0|       0|       0|  16.32| 0:00:00.0|  2037.4M|
[12/23 00:51:44   1247s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/23 00:51:44   1247s] Bottom Preferred Layer:
[12/23 00:51:44   1247s]     None
[12/23 00:51:44   1247s] Via Pillar Rule:
[12/23 00:51:44   1247s]     None
[12/23 00:51:44   1247s] 
[12/23 00:51:44   1247s] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2037.4M) ***
[12/23 00:51:44   1247s] 
[12/23 00:51:44   1247s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2037.4M
[12/23 00:51:44   1247s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2037.4M
[12/23 00:51:44   1247s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2037.4M
[12/23 00:51:44   1247s] OPERPROF:       Starting CMU at level 4, MEM:2037.4M
[12/23 00:51:44   1247s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:2037.4M
[12/23 00:51:44   1247s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.089, MEM:2037.4M
[12/23 00:51:44   1247s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2037.4M
[12/23 00:51:44   1247s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2037.4M
[12/23 00:51:44   1247s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.130, REAL:0.123, MEM:2037.4M
[12/23 00:51:44   1247s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.130, REAL:0.123, MEM:2037.4M
[12/23 00:51:44   1247s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25528.6
[12/23 00:51:44   1247s] OPERPROF: Starting RefinePlace at level 1, MEM:2037.4M
[12/23 00:51:44   1247s] *** Starting refinePlace (0:20:47 mem=2037.4M) ***
[12/23 00:51:44   1247s] Total net bbox length = 1.642e+06 (6.867e+05 9.552e+05) (ext = 2.120e+05)
[12/23 00:51:44   1247s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/23 00:51:44   1247s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2037.4M
[12/23 00:51:44   1247s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:2037.4M
[12/23 00:51:44   1247s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2037.4M
[12/23 00:51:44   1247s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:2037.4M
[12/23 00:51:44   1247s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2037.4M
[12/23 00:51:44   1247s] Starting refinePlace ...
[12/23 00:51:44   1247s] 
[12/23 00:51:44   1247s] Running Spiral with 1 thread in Normal Mode  fetchWidth=900 
[12/23 00:51:45   1248s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/23 00:51:45   1248s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=2037.4MB) @(0:20:47 - 0:20:48).
[12/23 00:51:45   1248s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/23 00:51:45   1248s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2037.4MB
[12/23 00:51:45   1248s] Statistics of distance of Instance movement in refine placement:
[12/23 00:51:45   1248s]   maximum (X+Y) =         0.00 um
[12/23 00:51:45   1248s]   mean    (X+Y) =         0.00 um
[12/23 00:51:45   1248s] Summary Report:
[12/23 00:51:45   1248s] Instances move: 0 (out of 19755 movable)
[12/23 00:51:45   1248s] Instances flipped: 0
[12/23 00:51:45   1248s] Mean displacement: 0.00 um
[12/23 00:51:45   1248s] Max displacement: 0.00 um 
[12/23 00:51:45   1248s] Total instances moved : 0
[12/23 00:51:45   1248s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.070, REAL:1.063, MEM:2037.4M
[12/23 00:51:45   1248s] Total net bbox length = 1.642e+06 (6.867e+05 9.552e+05) (ext = 2.120e+05)
[12/23 00:51:45   1248s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2037.4MB
[12/23 00:51:45   1248s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2037.4MB) @(0:20:47 - 0:20:48).
[12/23 00:51:45   1248s] *** Finished refinePlace (0:20:48 mem=2037.4M) ***
[12/23 00:51:45   1248s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25528.6
[12/23 00:51:45   1248s] OPERPROF: Finished RefinePlace at level 1, CPU:1.140, REAL:1.143, MEM:2037.4M
[12/23 00:51:45   1248s] *** maximum move = 0.00 um ***
[12/23 00:51:45   1248s] *** Finished re-routing un-routed nets (2037.4M) ***
[12/23 00:51:45   1248s] OPERPROF: Starting DPlace-Init at level 1, MEM:2037.4M
[12/23 00:51:45   1248s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2037.4M
[12/23 00:51:45   1248s] OPERPROF:     Starting CMU at level 3, MEM:2037.4M
[12/23 00:51:45   1248s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2037.4M
[12/23 00:51:45   1248s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.082, MEM:2037.4M
[12/23 00:51:45   1248s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2037.4M
[12/23 00:51:45   1248s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2037.4M
[12/23 00:51:45   1248s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.116, MEM:2037.4M
[12/23 00:51:46   1249s] 
[12/23 00:51:46   1249s] *** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=2037.4M) ***
[12/23 00:51:46   1249s] TotalInstCnt at PhyDesignMc Destruction: 19,755
[12/23 00:51:46   1249s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25528.9
[12/23 00:51:46   1249s] *** DrvOpt [finish] : cpu/real = 0:00:08.2/0:00:08.2 (1.0), totSession cpu/real = 0:20:49.3/0:37:59.2 (0.5), mem = 2018.3M
[12/23 00:51:46   1249s] 
[12/23 00:51:46   1249s] =============================================================================================
[12/23 00:51:46   1249s]  Step TAT Report for DrvOpt #4
[12/23 00:51:46   1249s] =============================================================================================
[12/23 00:51:46   1249s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/23 00:51:46   1249s] ---------------------------------------------------------------------------------------------
[12/23 00:51:46   1249s] [ RefinePlace            ]      1   0:00:02.1  (  25.2 % )     0:00:02.1 /  0:00:02.1    1.0
[12/23 00:51:46   1249s] [ SlackTraversorInit     ]      1   0:00:00.3  (   3.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/23 00:51:46   1249s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:51:46   1249s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   4.7 % )     0:00:00.4 /  0:00:00.4    1.0
[12/23 00:51:46   1249s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/23 00:51:46   1249s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:51:46   1249s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[12/23 00:51:46   1249s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:51:46   1249s] [ OptEval                ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.5
[12/23 00:51:46   1249s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    8.2
[12/23 00:51:46   1249s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:51:46   1249s] [ PostCommitDelayCalc    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/23 00:51:46   1249s] [ DrvFindVioNets         ]      3   0:00:00.3  (   3.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/23 00:51:46   1249s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/23 00:51:46   1249s] [ MISC                   ]          0:00:04.9  (  59.3 % )     0:00:04.9 /  0:00:04.9    1.0
[12/23 00:51:46   1249s] ---------------------------------------------------------------------------------------------
[12/23 00:51:46   1249s]  DrvOpt #4 TOTAL                    0:00:08.3  ( 100.0 % )     0:00:08.3 /  0:00:08.3    1.0
[12/23 00:51:46   1249s] ---------------------------------------------------------------------------------------------
[12/23 00:51:46   1249s] 
[12/23 00:51:46   1249s] End: GigaOpt postEco DRV Optimization
[12/23 00:51:46   1249s] 
[12/23 00:51:46   1249s] Active setup views:
[12/23 00:51:46   1249s]  AV_max
[12/23 00:51:46   1249s]   Dominating endpoints: 0
[12/23 00:51:46   1249s]   Dominating TNS: -0.000
[12/23 00:51:46   1249s] 
[12/23 00:51:46   1249s] Extraction called for design 'top' of instances=19761 and nets=22042 using extraction engine 'preRoute' .
[12/23 00:51:46   1249s] PreRoute RC Extraction called for design top.
[12/23 00:51:46   1249s] RC Extraction called in multi-corner(1) mode.
[12/23 00:51:46   1249s] RCMode: PreRoute
[12/23 00:51:46   1249s]       RC Corner Indexes            0   
[12/23 00:51:46   1249s] Capacitance Scaling Factor   : 1.00000 
[12/23 00:51:46   1249s] Resistance Scaling Factor    : 1.00000 
[12/23 00:51:46   1249s] Clock Cap. Scaling Factor    : 1.00000 
[12/23 00:51:46   1249s] Clock Res. Scaling Factor    : 1.00000 
[12/23 00:51:46   1249s] Shrink Factor                : 1.00000
[12/23 00:51:46   1249s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/23 00:51:46   1249s] Using capacitance table file ...
[12/23 00:51:46   1249s] RC Grid backup saved.
[12/23 00:51:47   1250s] LayerId::1 widthSet size::4
[12/23 00:51:47   1250s] LayerId::2 widthSet size::4
[12/23 00:51:47   1250s] LayerId::3 widthSet size::4
[12/23 00:51:47   1250s] LayerId::4 widthSet size::4
[12/23 00:51:47   1250s] LayerId::5 widthSet size::4
[12/23 00:51:47   1250s] LayerId::6 widthSet size::2
[12/23 00:51:47   1250s] Skipped RC grid update for preRoute extraction.
[12/23 00:51:47   1250s] Initializing multi-corner capacitance tables ... 
[12/23 00:51:47   1250s] Initializing multi-corner resistance tables ...
[12/23 00:51:47   1250s] {RT RC 0 6 6 {5 0} 1}
[12/23 00:51:47   1250s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.313168 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.885000 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[12/23 00:51:47   1250s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1940.688M)
[12/23 00:51:47   1250s] Skewing Data Summary (End_of_FINAL)
[12/23 00:51:49   1252s] --------------------------------------------------
[12/23 00:51:49   1252s]  Total skewed count:0
[12/23 00:51:49   1252s] --------------------------------------------------
[12/23 00:51:49   1252s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1950.73 MB )
[12/23 00:51:49   1252s] (I)       Started Loading and Dumping File ( Curr Mem: 1950.73 MB )
[12/23 00:51:49   1252s] (I)       Reading DB...
[12/23 00:51:49   1252s] (I)       Read data from FE... (mem=1950.7M)
[12/23 00:51:49   1252s] (I)       Read nodes and places... (mem=1950.7M)
[12/23 00:51:49   1252s] (I)       Done Read nodes and places (cpu=0.030s, mem=1957.1M)
[12/23 00:51:49   1252s] (I)       Read nets... (mem=1957.1M)
[12/23 00:51:49   1253s] (I)       Done Read nets (cpu=0.090s, mem=1963.6M)
[12/23 00:51:49   1253s] (I)       Done Read data from FE (cpu=0.120s, mem=1963.6M)
[12/23 00:51:49   1253s] (I)       before initializing RouteDB syMemory usage = 1963.6 MB
[12/23 00:51:49   1253s] (I)       == Non-default Options ==
[12/23 00:51:49   1253s] (I)       Build term to term wires                           : false
[12/23 00:51:49   1253s] (I)       Maximum routing layer                              : 6
[12/23 00:51:49   1253s] (I)       Counted 132591 PG shapes. We will not process PG shapes layer by layer.
[12/23 00:51:49   1253s] (I)       Use row-based GCell size
[12/23 00:51:49   1253s] (I)       GCell unit size  : 5040
[12/23 00:51:49   1253s] (I)       GCell multiplier : 1
[12/23 00:51:49   1253s] (I)       build grid graph
[12/23 00:51:49   1253s] (I)       build grid graph start
[12/23 00:51:49   1253s] [NR-eGR] Track table information for default rule: 
[12/23 00:51:49   1253s] [NR-eGR] metal1 has no routable track
[12/23 00:51:49   1253s] [NR-eGR] metal2 has single uniform track structure
[12/23 00:51:49   1253s] [NR-eGR] metal3 has single uniform track structure
[12/23 00:51:49   1253s] [NR-eGR] metal4 has single uniform track structure
[12/23 00:51:49   1253s] [NR-eGR] metal5 has single uniform track structure
[12/23 00:51:49   1253s] [NR-eGR] metal6 has single uniform track structure
[12/23 00:51:49   1253s] (I)       build grid graph end
[12/23 00:51:49   1253s] (I)       ===========================================================================
[12/23 00:51:49   1253s] (I)       == Report All Rule Vias ==
[12/23 00:51:49   1253s] (I)       ===========================================================================
[12/23 00:51:49   1253s] (I)        Via Rule : (Default)
[12/23 00:51:49   1253s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/23 00:51:49   1253s] (I)       ---------------------------------------------------------------------------
[12/23 00:51:49   1253s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[12/23 00:51:49   1253s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[12/23 00:51:49   1253s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[12/23 00:51:49   1253s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[12/23 00:51:49   1253s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[12/23 00:51:49   1253s] (I)       ===========================================================================
[12/23 00:51:49   1253s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1963.60 MB )
[12/23 00:51:50   1253s] (I)       Num PG vias on layer 2 : 0
[12/23 00:51:50   1253s] (I)       Num PG vias on layer 3 : 0
[12/23 00:51:50   1253s] (I)       Num PG vias on layer 4 : 0
[12/23 00:51:50   1253s] (I)       Num PG vias on layer 5 : 0
[12/23 00:51:50   1253s] (I)       Num PG vias on layer 6 : 0
[12/23 00:51:50   1253s] [NR-eGR] Read 213401 PG shapes
[12/23 00:51:50   1253s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1968.60 MB )
[12/23 00:51:50   1253s] [NR-eGR] #Routing Blockages  : 0
[12/23 00:51:50   1253s] [NR-eGR] #Instance Blockages : 11196
[12/23 00:51:50   1253s] [NR-eGR] #PG Blockages       : 213401
[12/23 00:51:50   1253s] [NR-eGR] #Halo Blockages     : 0
[12/23 00:51:50   1253s] [NR-eGR] #Boundary Blockages : 0
[12/23 00:51:50   1253s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/23 00:51:50   1253s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/23 00:51:50   1253s] (I)       readDataFromPlaceDB
[12/23 00:51:50   1253s] (I)       Read net information..
[12/23 00:51:50   1253s] [NR-eGR] Read numTotalNets=20508  numIgnoredNets=0
[12/23 00:51:50   1253s] (I)       Read testcase time = 0.020 seconds
[12/23 00:51:50   1253s] 
[12/23 00:51:50   1253s] (I)       early_global_route_priority property id does not exist.
[12/23 00:51:50   1253s] (I)       Start initializing grid graph
[12/23 00:51:50   1253s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/23 00:51:50   1253s] (I)       End initializing grid graph
[12/23 00:51:50   1253s] (I)       Model blockages into capacity
[12/23 00:51:50   1253s] (I)       Read Num Blocks=224597  Num Prerouted Wires=0  Num CS=0
[12/23 00:51:50   1253s] (I)       Started Modeling ( Curr Mem: 1973.14 MB )
[12/23 00:51:50   1253s] (I)       Layer 1 (V) : #blockages 79213 : #preroutes 0
[12/23 00:51:50   1253s] (I)       Layer 2 (H) : #blockages 71829 : #preroutes 0
[12/23 00:51:50   1253s] (I)       Layer 3 (V) : #blockages 55451 : #preroutes 0
[12/23 00:51:50   1253s] (I)       Layer 4 (H) : #blockages 18104 : #preroutes 0
[12/23 00:51:50   1253s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/23 00:51:50   1253s] (I)       Finished Modeling ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1973.14 MB )
[12/23 00:51:50   1253s] (I)       -- layer congestion ratio --
[12/23 00:51:50   1253s] (I)       Layer 1 : 0.100000
[12/23 00:51:50   1253s] (I)       Layer 2 : 0.700000
[12/23 00:51:50   1253s] (I)       Layer 3 : 0.700000
[12/23 00:51:50   1253s] (I)       Layer 4 : 0.700000
[12/23 00:51:50   1253s] (I)       Layer 5 : 0.700000
[12/23 00:51:50   1253s] (I)       Layer 6 : 0.700000
[12/23 00:51:50   1253s] (I)       ----------------------------
[12/23 00:51:50   1253s] (I)       Number of ignored nets = 0
[12/23 00:51:50   1253s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/23 00:51:50   1253s] (I)       Number of clock nets = 2.  Ignored: No
[12/23 00:51:50   1253s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/23 00:51:50   1253s] (I)       Number of special nets = 0.  Ignored: Yes
[12/23 00:51:50   1253s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/23 00:51:50   1253s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/23 00:51:50   1253s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/23 00:51:50   1253s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/23 00:51:50   1253s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/23 00:51:50   1253s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/23 00:51:50   1253s] (I)       Before initializing Early Global Route syMemory usage = 1973.1 MB
[12/23 00:51:50   1253s] (I)       Ndr track 0 does not exist
[12/23 00:51:50   1253s] (I)       ---------------------Grid Graph Info--------------------
[12/23 00:51:50   1253s] (I)       Routing area        : (0, 0) - (3162000, 3160080)
[12/23 00:51:50   1253s] (I)       Core area           : (35340, 35280) - (3126660, 3124800)
[12/23 00:51:50   1253s] (I)       Site width          :   620  (dbu)
[12/23 00:51:50   1253s] (I)       Row height          :  5040  (dbu)
[12/23 00:51:50   1253s] (I)       GCell width         :  5040  (dbu)
[12/23 00:51:50   1253s] (I)       GCell height        :  5040  (dbu)
[12/23 00:51:50   1253s] (I)       Grid                :   628   627     6
[12/23 00:51:50   1253s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/23 00:51:50   1253s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/23 00:51:50   1253s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/23 00:51:50   1253s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/23 00:51:50   1253s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/23 00:51:50   1253s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/23 00:51:50   1253s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/23 00:51:50   1253s] (I)       First track coord   :     0   310   280   310   280  3410
[12/23 00:51:50   1253s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/23 00:51:50   1253s] (I)       Total num of tracks :     0  5100  5643  5100  5643  1274
[12/23 00:51:50   1253s] (I)       Num of masks        :     1     1     1     1     1     1
[12/23 00:51:50   1253s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/23 00:51:50   1253s] (I)       --------------------------------------------------------
[12/23 00:51:50   1253s] 
[12/23 00:51:50   1253s] [NR-eGR] ============ Routing rule table ============
[12/23 00:51:50   1253s] [NR-eGR] Rule id: 0  Nets: 20508 
[12/23 00:51:50   1253s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/23 00:51:50   1253s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/23 00:51:50   1253s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/23 00:51:50   1253s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/23 00:51:50   1253s] [NR-eGR] ========================================
[12/23 00:51:50   1253s] [NR-eGR] 
[12/23 00:51:50   1253s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/23 00:51:50   1253s] (I)       blocked tracks on layer2 : = 2225263 / 3197700 (69.59%)
[12/23 00:51:50   1253s] (I)       blocked tracks on layer3 : = 2271681 / 3543804 (64.10%)
[12/23 00:51:50   1253s] (I)       blocked tracks on layer4 : = 2152311 / 3197700 (67.31%)
[12/23 00:51:50   1253s] (I)       blocked tracks on layer5 : = 595320 / 3543804 (16.80%)
[12/23 00:51:50   1253s] (I)       blocked tracks on layer6 : = 0 / 798798 (0.00%)
[12/23 00:51:50   1253s] (I)       After initializing Early Global Route syMemory usage = 1991.9 MB
[12/23 00:51:50   1253s] (I)       Finished Loading and Dumping File ( CPU: 0.43 sec, Real: 0.43 sec, Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Reset routing kernel
[12/23 00:51:50   1253s] (I)       Started Global Routing ( Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       ============= Initialization =============
[12/23 00:51:50   1253s] (I)       totalPins=78426  totalGlobalPin=74340 (94.79%)
[12/23 00:51:50   1253s] (I)       Started Net group 1 ( Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Started Build MST ( Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Generate topology with single threads
[12/23 00:51:50   1253s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       total 2D Cap : 7140944 = (4229316 H, 2911628 V)
[12/23 00:51:50   1253s] [NR-eGR] Layer group 1: route 20508 net(s) in layer range [2, 6]
[12/23 00:51:50   1253s] (I)       
[12/23 00:51:50   1253s] (I)       ============  Phase 1a Route ============
[12/23 00:51:50   1253s] (I)       Started Phase 1a ( Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Started Pattern routing ( Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Finished Pattern routing ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/23 00:51:50   1253s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Usage: 366645 = (158299 H, 208346 V) = (3.74% H, 7.16% V) = (7.978e+05um H, 1.050e+06um V)
[12/23 00:51:50   1253s] (I)       Finished Phase 1a ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       
[12/23 00:51:50   1253s] (I)       ============  Phase 1b Route ============
[12/23 00:51:50   1253s] (I)       Started Phase 1b ( Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Started Monotonic routing ( Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Finished Monotonic routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Usage: 366784 = (158422 H, 208362 V) = (3.75% H, 7.16% V) = (7.984e+05um H, 1.050e+06um V)
[12/23 00:51:50   1253s] (I)       Overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 1.848591e+06um
[12/23 00:51:50   1253s] (I)       Finished Phase 1b ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       
[12/23 00:51:50   1253s] (I)       ============  Phase 1c Route ============
[12/23 00:51:50   1253s] (I)       Started Phase 1c ( Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Started Two level routing ( Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Level2 Grid: 126 x 126
[12/23 00:51:50   1253s] (I)       Started Two Level Routing ( Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Usage: 366790 = (158428 H, 208362 V) = (3.75% H, 7.16% V) = (7.985e+05um H, 1.050e+06um V)
[12/23 00:51:50   1253s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       
[12/23 00:51:50   1253s] (I)       ============  Phase 1d Route ============
[12/23 00:51:50   1253s] (I)       Started Phase 1d ( Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Started Detoured routing ( Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Usage: 366915 = (158547 H, 208368 V) = (3.75% H, 7.16% V) = (7.991e+05um H, 1.050e+06um V)
[12/23 00:51:50   1253s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       
[12/23 00:51:50   1253s] (I)       ============  Phase 1e Route ============
[12/23 00:51:50   1253s] (I)       Started Phase 1e ( Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Started Route legalization ( Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Usage: 366915 = (158547 H, 208368 V) = (3.75% H, 7.16% V) = (7.991e+05um H, 1.050e+06um V)
[12/23 00:51:50   1253s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.849252e+06um
[12/23 00:51:50   1253s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Started Layer assignment ( Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Current Layer assignment [Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Running layer assignment with 1 threads
[12/23 00:51:50   1253s] (I)       Finished Layer assignment ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Finished Net group 1 ( CPU: 0.62 sec, Real: 0.63 sec, Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       
[12/23 00:51:50   1253s] (I)       ============  Phase 1l Route ============
[12/23 00:51:50   1253s] (I)       Started Phase 1l ( Curr Mem: 1991.92 MB )
[12/23 00:51:50   1253s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1991.92 MB )
[12/23 00:51:50   1254s] (I)       
[12/23 00:51:50   1254s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/23 00:51:50   1254s] [NR-eGR]                        OverCon           OverCon            
[12/23 00:51:50   1254s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/23 00:51:50   1254s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/23 00:51:50   1254s] [NR-eGR] ---------------------------------------------------------------
[12/23 00:51:50   1254s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 00:51:50   1254s] [NR-eGR]  metal2  (2)       299( 0.20%)        14( 0.01%)   ( 0.21%) 
[12/23 00:51:50   1254s] [NR-eGR]  metal3  (3)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 00:51:50   1254s] [NR-eGR]  metal4  (4)        27( 0.02%)         0( 0.00%)   ( 0.02%) 
[12/23 00:51:50   1254s] [NR-eGR]  metal5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 00:51:50   1254s] [NR-eGR]  metal6  (6)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 00:51:50   1254s] [NR-eGR] ---------------------------------------------------------------
[12/23 00:51:50   1254s] [NR-eGR] Total              335( 0.03%)        14( 0.00%)   ( 0.03%) 
[12/23 00:51:50   1254s] [NR-eGR] 
[12/23 00:51:50   1254s] (I)       Finished Global Routing ( CPU: 0.70 sec, Real: 0.71 sec, Curr Mem: 1991.92 MB )
[12/23 00:51:51   1254s] (I)       total 2D Cap : 7221235 = (4282489 H, 2938746 V)
[12/23 00:51:51   1254s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[12/23 00:51:51   1254s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[12/23 00:51:51   1254s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.24 sec, Real: 1.25 sec, Curr Mem: 1991.92 MB )
[12/23 00:51:51   1254s] OPERPROF: Starting HotSpotCal at level 1, MEM:1991.9M
[12/23 00:51:51   1254s] [hotspot] +------------+---------------+---------------+
[12/23 00:51:51   1254s] [hotspot] |            |   max hotspot | total hotspot |
[12/23 00:51:51   1254s] [hotspot] +------------+---------------+---------------+
[12/23 00:51:51   1254s] [hotspot] | normalized |          0.00 |          0.00 |
[12/23 00:51:51   1254s] [hotspot] +------------+---------------+---------------+
[12/23 00:51:51   1254s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/23 00:51:51   1254s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/23 00:51:51   1254s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.032, MEM:1991.9M
[12/23 00:51:51   1254s] Starting delay calculation for Setup views
[12/23 00:51:51   1254s] #################################################################################
[12/23 00:51:51   1254s] # Design Stage: PreRoute
[12/23 00:51:51   1254s] # Design Name: top
[12/23 00:51:51   1254s] # Design Mode: 180nm
[12/23 00:51:51   1254s] # Analysis Mode: MMMC Non-OCV 
[12/23 00:51:51   1254s] # Parasitics Mode: No SPEF/RCDB
[12/23 00:51:51   1254s] # Signoff Settings: SI Off 
[12/23 00:51:51   1254s] #################################################################################
[12/23 00:51:52   1255s] Calculate delays in BcWc mode...
[12/23 00:51:52   1255s] Topological Sorting (REAL = 0:00:00.0, MEM = 1981.9M, InitMEM = 1981.9M)
[12/23 00:51:52   1255s] Start delay calculation (fullDC) (1 T). (MEM=1981.92)
[12/23 00:51:52   1255s] End AAE Lib Interpolated Model. (MEM=1998.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/23 00:52:01   1264s] Total number of fetched objects 20999
[12/23 00:52:02   1265s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[12/23 00:52:02   1265s] End delay calculation. (MEM=2004.7 CPU=0:00:08.0 REAL=0:00:08.0)
[12/23 00:52:02   1265s] End delay calculation (fullDC). (MEM=2004.7 CPU=0:00:09.6 REAL=0:00:10.0)
[12/23 00:52:02   1265s] *** CDM Built up (cpu=0:00:11.0  real=0:00:11.0  mem= 2004.7M) ***
[12/23 00:52:03   1266s] *** Done Building Timing Graph (cpu=0:00:12.5 real=0:00:12.0 totSessionCpu=0:21:07 mem=2004.7M)
[12/23 00:52:03   1266s] Reported timing to dir ./timingReports
[12/23 00:52:03   1266s] **optDesign ... cpu = 0:10:41, real = 0:10:40, mem = 1565.3M, totSessionCpu=0:21:07 **
[12/23 00:52:03   1266s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1935.7M
[12/23 00:52:03   1266s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.084, MEM:1935.7M
[12/23 00:52:07   1269s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.003  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      2 (2)       |    -28     |      4 (4)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.323%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:10:44, real = 0:10:44, mem = 1568.5M, totSessionCpu=0:21:10 **
[12/23 00:52:07   1269s] Deleting Cell Server ...
[12/23 00:52:07   1269s] Deleting Lib Analyzer.
[12/23 00:52:07   1269s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/23 00:52:07   1269s] Type 'man IMPOPT-3195' for more detail.
[12/23 00:52:07   1269s] *** Finished optDesign ***
[12/23 00:52:07   1269s] 
[12/23 00:52:07   1269s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:11:24 real=  0:11:23)
[12/23 00:52:07   1269s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:08.2 real=0:00:08.2)
[12/23 00:52:07   1269s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:50.3 real=0:00:50.2)
[12/23 00:52:07   1269s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:02:52 real=  0:02:51)
[12/23 00:52:07   1269s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:03:55 real=  0:03:54)
[12/23 00:52:07   1269s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:27.9 real=0:00:27.9)
[12/23 00:52:07   1269s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/23 00:52:07   1269s] Info: pop threads available for lower-level modules during optimization.
[12/23 00:52:07   1269s] clean pInstBBox. size 0
[12/23 00:52:08   1270s] All LLGs are deleted
[12/23 00:52:08   1270s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1951.0M
[12/23 00:52:08   1270s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1951.0M
[12/23 00:52:08   1270s] #optDebug: fT-D <X 1 0 0 0>
[12/23 00:52:08   1270s] VSMManager cleared!
[12/23 00:52:08   1270s] **place_opt_design ... cpu = 0:14:06, real = 0:14:05, mem = 1896.0M **
[12/23 00:52:08   1270s] *** Finished GigaPlace ***
[12/23 00:52:08   1270s] 
[12/23 00:52:08   1270s] *** Summary of all messages that are not suppressed in this session:
[12/23 00:52:08   1270s] Severity  ID               Count  Summary                                  
[12/23 00:52:08   1270s] WARNING   IMPESI-3086          3  The cell '%s' does not have characterize...
[12/23 00:52:08   1270s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[12/23 00:52:08   1270s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[12/23 00:52:08   1270s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[12/23 00:52:08   1270s] *** Message Summary: 8 warning(s), 0 error(s)
[12/23 00:52:08   1270s] 
[12/23 00:52:08   1270s] 
[12/23 00:52:08   1270s] =============================================================================================
[12/23 00:52:08   1270s]  Final TAT Report for place_opt_design
[12/23 00:52:08   1270s] =============================================================================================
[12/23 00:52:08   1270s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/23 00:52:08   1270s] ---------------------------------------------------------------------------------------------
[12/23 00:52:08   1270s] [ WnsOpt                 ]      1   0:00:25.4  (   3.0 % )     0:00:27.8 /  0:00:27.8    1.0
[12/23 00:52:08   1270s] [ GlobalOpt              ]      1   0:00:50.1  (   5.9 % )     0:00:50.1 /  0:00:50.2    1.0
[12/23 00:52:08   1270s] [ DrvOpt                 ]      4   0:01:00.3  (   7.1 % )     0:01:04.8 /  0:01:05.0    1.0
[12/23 00:52:08   1270s] [ SimplifyNetlist        ]      1   0:00:08.2  (   1.0 % )     0:00:08.2 /  0:00:08.2    1.0
[12/23 00:52:08   1270s] [ AreaOpt                ]      2   0:02:48.1  (  19.9 % )     0:02:50.2 /  0:02:50.4    1.0
[12/23 00:52:08   1270s] [ ViewPruning            ]      8   0:00:03.6  (   0.4 % )     0:00:03.6 /  0:00:03.5    1.0
[12/23 00:52:08   1270s] [ IncrReplace            ]      1   0:03:54.3  (  27.7 % )     0:03:54.3 /  0:03:54.7    1.0
[12/23 00:52:08   1270s] [ RefinePlace            ]      4   0:00:09.0  (   1.1 % )     0:00:09.0 /  0:00:09.0    1.0
[12/23 00:52:08   1270s] [ TimingUpdate           ]      5   0:00:03.2  (   0.4 % )     0:00:37.0 /  0:00:37.2    1.0
[12/23 00:52:08   1270s] [ FullDelayCalc          ]      2   0:00:33.9  (   4.0 % )     0:00:33.9 /  0:00:34.0    1.0
[12/23 00:52:08   1270s] [ OptSummaryReport       ]      3   0:00:00.6  (   0.1 % )     0:00:31.9 /  0:00:31.3    1.0
[12/23 00:52:08   1270s] [ TimingReport           ]      3   0:00:01.9  (   0.2 % )     0:00:01.9 /  0:00:02.0    1.0
[12/23 00:52:08   1270s] [ DrvReport              ]      3   0:00:04.3  (   0.5 % )     0:00:04.3 /  0:00:03.2    0.8
[12/23 00:52:08   1270s] [ GenerateReports        ]      1   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[12/23 00:52:08   1270s] [ MISC                   ]          0:04:01.5  (  28.6 % )     0:04:01.5 /  0:04:02.2    1.0
[12/23 00:52:08   1270s] ---------------------------------------------------------------------------------------------
[12/23 00:52:08   1270s]  place_opt_design TOTAL             0:14:05.0  ( 100.0 % )     0:14:05.0 /  0:14:05.9    1.0
[12/23 00:52:08   1270s] ---------------------------------------------------------------------------------------------
[12/23 00:52:08   1270s] 
[12/23 00:56:35   1318s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[12/23 00:56:35   1318s] <CMD> optDesign -preCTS
[12/23 00:56:35   1318s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1511.5M, totSessionCpu=0:21:59 **
[12/23 00:56:35   1318s] Executing: place_opt_design -opt
[12/23 00:56:35   1318s] *** Starting GigaPlace ***
[12/23 00:56:35   1318s] **INFO: User settings:
[12/23 00:56:35   1318s] setDesignMode -process                    180
[12/23 00:56:35   1318s] setExtractRCMode -coupling_c_th           3
[12/23 00:56:35   1318s] setExtractRCMode -engine                  preRoute
[12/23 00:56:35   1318s] setExtractRCMode -relative_c_th           0.03
[12/23 00:56:35   1318s] setExtractRCMode -total_c_th              5
[12/23 00:56:35   1318s] setDelayCalMode -enable_high_fanout       true
[12/23 00:56:35   1318s] setDelayCalMode -eng_copyNetPropToNewNet  true
[12/23 00:56:35   1318s] setDelayCalMode -engine                   aae
[12/23 00:56:35   1318s] setDelayCalMode -ignoreNetLoad            false
[12/23 00:56:35   1318s] setOptMode -activeHoldViews               { AV_min }
[12/23 00:56:35   1318s] setOptMode -activeSetupViews              { AV_max AV_typ }
[12/23 00:56:35   1318s] setOptMode -autoSetupViews                { AV_max}
[12/23 00:56:35   1318s] setOptMode -autoTDGRSetupViews            { AV_max}
[12/23 00:56:35   1318s] setOptMode -drcMargin                     0
[12/23 00:56:35   1318s] setOptMode -fixCap                        true
[12/23 00:56:35   1318s] setOptMode -fixDrc                        true
[12/23 00:56:35   1318s] setOptMode -fixFanoutLoad                 false
[12/23 00:56:35   1318s] setOptMode -fixTran                       true
[12/23 00:56:35   1318s] setOptMode -optimizeFF                    true
[12/23 00:56:35   1318s] setOptMode -placementSetupViews           { AV_max  }
[12/23 00:56:35   1318s] setOptMode -setupTargetSlack              0
[12/23 00:56:35   1318s] setPlaceMode -MXPBoundaryLevel            7
[12/23 00:56:35   1318s] setPlaceMode -MXPConstraintFile           {}
[12/23 00:56:35   1318s] setPlaceMode -MXPControlSetting           0
[12/23 00:56:35   1318s] setPlaceMode -MXPLogicHierAware           0
[12/23 00:56:35   1318s] setPlaceMode -MXPPreplaceSetting          5
[12/23 00:56:35   1318s] setPlaceMode -MXPRefineSetting            17
[12/23 00:56:35   1318s] setPlaceMode -place_global_place_io_pins  false
[12/23 00:56:35   1318s] setPlaceMode -timingDriven                true
[12/23 00:56:35   1318s] setAnalysisMode -checkType                setup
[12/23 00:56:35   1318s] setAnalysisMode -clkSrcPath               true
[12/23 00:56:35   1318s] setAnalysisMode -clockPropagation         forcedIdeal
[12/23 00:56:35   1318s] setAnalysisMode -usefulSkew               true
[12/23 00:56:35   1318s] setAnalysisMode -virtualIPO               false
[12/23 00:56:35   1318s] 
[12/23 00:56:35   1318s] #optDebug: fT-E <X 2 3 1 0>
[12/23 00:56:35   1318s] OPERPROF: Starting DPlace-Init at level 1, MEM:1904.3M
[12/23 00:56:35   1318s] #spOpts: N=180 mergeVia=F 
[12/23 00:56:35   1318s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1892.3M
[12/23 00:56:35   1318s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1892.3M
[12/23 00:56:35   1318s] Core basic site is core_5040
[12/23 00:56:35   1319s] SiteArray: non-trimmed site array dimensions = 613 x 4986
[12/23 00:56:35   1319s] SiteArray: use 12,554,240 bytes
[12/23 00:56:35   1319s] SiteArray: current memory after site array memory allocation 1921.1M
[12/23 00:56:35   1319s] SiteArray: FP blocked sites are writable
[12/23 00:56:35   1319s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/23 00:56:35   1319s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1921.1M
[12/23 00:56:35   1319s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.280, REAL:0.279, MEM:1921.1M
[12/23 00:56:36   1319s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.690, REAL:0.428, MEM:1921.1M
[12/23 00:56:36   1319s] OPERPROF:     Starting CMU at level 3, MEM:1921.1M
[12/23 00:56:36   1319s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:1921.1M
[12/23 00:56:36   1319s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.740, REAL:0.472, MEM:1921.1M
[12/23 00:56:36   1319s] [CPU] DPlace-Init (cpu=0:00:00.8, real=0:00:01.0, mem=1921.1MB).
[12/23 00:56:36   1319s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.840, REAL:0.582, MEM:1921.1M
[12/23 00:56:36   1319s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1921.1M
[12/23 00:56:36   1319s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1921.1M
[12/23 00:56:36   1319s] All LLGs are deleted
[12/23 00:56:36   1319s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1921.1M
[12/23 00:56:36   1319s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1921.1M
[12/23 00:56:36   1319s] VSMManager cleared!
[12/23 00:56:36   1319s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1512.1M, totSessionCpu=0:22:00 **
[12/23 00:56:36   1319s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/23 00:56:36   1319s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:56:36   1319s] GigaOpt running with 1 threads.
[12/23 00:56:36   1319s] Info: 1 threads available for lower-level modules during optimization.
[12/23 00:56:36   1319s] OPERPROF: Starting DPlace-Init at level 1, MEM:1921.1M
[12/23 00:56:36   1319s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[12/23 00:56:36   1319s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1921.1M
[12/23 00:56:36   1319s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1921.1M
[12/23 00:56:36   1319s] Core basic site is core_5040
[12/23 00:56:36   1319s] Fast DP-INIT is on for default
[12/23 00:56:36   1319s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/23 00:56:36   1319s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.290, REAL:0.112, MEM:1921.1M
[12/23 00:56:36   1320s] OPERPROF:     Starting CMU at level 3, MEM:1921.1M
[12/23 00:56:36   1320s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1921.1M
[12/23 00:56:36   1320s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.330, REAL:0.154, MEM:1921.1M
[12/23 00:56:36   1320s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=1921.1MB).
[12/23 00:56:36   1320s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.420, REAL:0.243, MEM:1921.1M
[12/23 00:56:36   1320s] Creating Cell Server ...(0, 0, 0, 0)
[12/23 00:56:36   1320s] Summary for sequential cells identification: 
[12/23 00:56:36   1320s]   Identified SBFF number: 42
[12/23 00:56:36   1320s]   Identified MBFF number: 0
[12/23 00:56:36   1320s]   Identified SB Latch number: 0
[12/23 00:56:36   1320s]   Identified MB Latch number: 0
[12/23 00:56:36   1320s]   Not identified SBFF number: 10
[12/23 00:56:36   1320s]   Not identified MBFF number: 0
[12/23 00:56:36   1320s]   Not identified SB Latch number: 0
[12/23 00:56:36   1320s]   Not identified MB Latch number: 0
[12/23 00:56:36   1320s]   Number of sequential cells which are not FFs: 27
[12/23 00:56:36   1320s]  Visiting view : AV_max
[12/23 00:56:36   1320s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/23 00:56:36   1320s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/23 00:56:36   1320s]  Visiting view : AV_min
[12/23 00:56:36   1320s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[12/23 00:56:36   1320s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[12/23 00:56:36   1320s]  Setting StdDelay to 53.60
[12/23 00:56:36   1320s] Creating Cell Server, finished. 
[12/23 00:56:36   1320s] 
[12/23 00:56:36   1320s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:56:36   1320s] 
[12/23 00:56:36   1320s] Creating Lib Analyzer ...
[12/23 00:56:36   1320s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:56:36   1320s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/23 00:56:36   1320s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/23 00:56:36   1320s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/23 00:56:36   1320s] 
[12/23 00:56:36   1320s] {RT RC 0 6 6 {5 0} 1}
[12/23 00:56:40   1323s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:04 mem=1927.1M
[12/23 00:56:40   1323s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:04 mem=1927.1M
[12/23 00:56:40   1323s] Creating Lib Analyzer, finished. 
[12/23 00:56:40   1323s] #optDebug: fT-S <1 2 3 1 0>
[12/23 00:56:40   1323s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[12/23 00:56:40   1323s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[12/23 00:56:40   1323s] 			Cell tag_array is dont_touch but not dont_use
[12/23 00:56:40   1323s] 			Cell tag_array is dont_touch but not dont_use
[12/23 00:56:40   1323s] 			Cell tag_array is dont_touch but not dont_use
[12/23 00:56:40   1323s] 			Cell data_array is dont_touch but not dont_use
[12/23 00:56:40   1323s] 			Cell data_array is dont_touch but not dont_use
[12/23 00:56:40   1323s] 			Cell data_array is dont_touch but not dont_use
[12/23 00:56:40   1323s] 			Cell SRAM is dont_touch but not dont_use
[12/23 00:56:40   1323s] 			Cell SRAM is dont_touch but not dont_use
[12/23 00:56:40   1323s] 			Cell SRAM is dont_touch but not dont_use
[12/23 00:56:40   1323s] 			Cell ZMA2GSD is dont_touch but not dont_use
[12/23 00:56:40   1323s] 			Cell ZMA2GSD is dont_touch but not dont_use
[12/23 00:56:40   1323s] 			Cell ZMA2GSD is dont_touch but not dont_use
[12/23 00:56:40   1323s] 			Cell ZMA2GSC is dont_touch but not dont_use
[12/23 00:56:40   1323s] 			Cell ZMA2GSC is dont_touch but not dont_use
[12/23 00:56:40   1323s] 			Cell ZMA2GSC is dont_touch but not dont_use
[12/23 00:56:40   1323s] 			Cell YA2GSD is dont_touch but not dont_use
[12/23 00:56:40   1323s] 			Cell YA2GSD is dont_touch but not dont_use
[12/23 00:56:40   1323s] 			Cell YA2GSD is dont_touch but not dont_use
[12/23 00:56:40   1323s] 			Cell YA2GSC is dont_touch but not dont_use
[12/23 00:56:40   1323s] 			Cell YA2GSC is dont_touch but not dont_use
[12/23 00:56:40   1323s] 	...
[12/23 00:56:40   1323s] 	Reporting only the 20 first cells found...
[12/23 00:56:40   1323s] 
[12/23 00:56:40   1323s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1516.2M, totSessionCpu=0:22:04 **
[12/23 00:56:40   1323s] *** optDesign -preCTS ***
[12/23 00:56:40   1323s] DRC Margin: user margin 0.0; extra margin 0.2
[12/23 00:56:40   1323s] Setup Target Slack: user slack 0; extra slack 0.0
[12/23 00:56:40   1323s] Hold Target Slack: user slack 0
[12/23 00:56:40   1324s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1927.1M
[12/23 00:56:40   1324s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.081, MEM:1927.1M
[12/23 00:56:40   1324s] Deleting Cell Server ...
[12/23 00:56:40   1324s] Deleting Lib Analyzer.
[12/23 00:56:40   1324s] Multi-VT timing optimization disabled based on library information.
[12/23 00:56:40   1324s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/23 00:56:40   1324s] Creating Cell Server ...(0, 0, 0, 0)
[12/23 00:56:40   1324s] Summary for sequential cells identification: 
[12/23 00:56:40   1324s]   Identified SBFF number: 42
[12/23 00:56:40   1324s]   Identified MBFF number: 0
[12/23 00:56:40   1324s]   Identified SB Latch number: 0
[12/23 00:56:40   1324s]   Identified MB Latch number: 0
[12/23 00:56:40   1324s]   Not identified SBFF number: 10
[12/23 00:56:40   1324s]   Not identified MBFF number: 0
[12/23 00:56:40   1324s]   Not identified SB Latch number: 0
[12/23 00:56:40   1324s]   Not identified MB Latch number: 0
[12/23 00:56:40   1324s]   Number of sequential cells which are not FFs: 27
[12/23 00:56:40   1324s]  Visiting view : AV_max
[12/23 00:56:40   1324s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/23 00:56:40   1324s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/23 00:56:40   1324s]  Visiting view : AV_min
[12/23 00:56:40   1324s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[12/23 00:56:40   1324s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[12/23 00:56:40   1324s]  Setting StdDelay to 53.60
[12/23 00:56:40   1324s] Creating Cell Server, finished. 
[12/23 00:56:40   1324s] 
[12/23 00:56:40   1324s] Deleting Cell Server ...
[12/23 00:56:40   1324s] 
[12/23 00:56:40   1324s] Creating Lib Analyzer ...
[12/23 00:56:40   1324s] Creating Cell Server ...(0, 0, 0, 0)
[12/23 00:56:40   1324s] Summary for sequential cells identification: 
[12/23 00:56:40   1324s]   Identified SBFF number: 42
[12/23 00:56:40   1324s]   Identified MBFF number: 0
[12/23 00:56:40   1324s]   Identified SB Latch number: 0
[12/23 00:56:40   1324s]   Identified MB Latch number: 0
[12/23 00:56:40   1324s]   Not identified SBFF number: 10
[12/23 00:56:40   1324s]   Not identified MBFF number: 0
[12/23 00:56:40   1324s]   Not identified SB Latch number: 0
[12/23 00:56:40   1324s]   Not identified MB Latch number: 0
[12/23 00:56:40   1324s]   Number of sequential cells which are not FFs: 27
[12/23 00:56:40   1324s]  Visiting view : AV_max
[12/23 00:56:40   1324s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/23 00:56:40   1324s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/23 00:56:40   1324s]  Visiting view : AV_min
[12/23 00:56:40   1324s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[12/23 00:56:40   1324s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[12/23 00:56:40   1324s]  Setting StdDelay to 53.60
[12/23 00:56:40   1324s] Creating Cell Server, finished. 
[12/23 00:56:40   1324s] 
[12/23 00:56:40   1324s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:56:40   1324s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/23 00:56:40   1324s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/23 00:56:40   1324s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/23 00:56:40   1324s] 
[12/23 00:56:40   1324s] {RT RC 0 6 6 {5 0} 1}
[12/23 00:56:43   1327s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:08 mem=1927.1M
[12/23 00:56:44   1327s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:08 mem=1927.1M
[12/23 00:56:44   1327s] Creating Lib Analyzer, finished. 
[12/23 00:56:44   1327s] All LLGs are deleted
[12/23 00:56:44   1327s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1927.1M
[12/23 00:56:44   1327s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:1927.1M
[12/23 00:56:44   1327s] ### Creating LA Mngr. totSessionCpu=0:22:08 mem=1927.1M
[12/23 00:56:44   1327s] ### Creating LA Mngr, finished. totSessionCpu=0:22:08 mem=1927.1M
[12/23 00:56:44   1327s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1927.07 MB )
[12/23 00:56:44   1327s] (I)       Started Loading and Dumping File ( Curr Mem: 1927.07 MB )
[12/23 00:56:44   1327s] (I)       Reading DB...
[12/23 00:56:44   1327s] (I)       Read data from FE... (mem=1927.1M)
[12/23 00:56:44   1327s] (I)       Read nodes and places... (mem=1927.1M)
[12/23 00:56:44   1327s] (I)       Number of ignored instance 0
[12/23 00:56:44   1327s] (I)       Number of inbound cells 6
[12/23 00:56:44   1327s] (I)       numMoveCells=19755, numMacros=6  numPads=167  numMultiRowHeightInsts=0
[12/23 00:56:44   1327s] (I)       cell height: 5040, count: 19755
[12/23 00:56:44   1327s] (I)       Done Read nodes and places (cpu=0.040s, mem=1933.4M)
[12/23 00:56:44   1327s] (I)       Read nets... (mem=1933.4M)
[12/23 00:56:44   1327s] (I)       Number of nets = 20508 ( 0 ignored )
[12/23 00:56:44   1327s] (I)       Done Read nets (cpu=0.080s, mem=1939.9M)
[12/23 00:56:44   1327s] (I)       Read rows... (mem=1939.9M)
[12/23 00:56:44   1327s] (I)       Done Read rows (cpu=0.010s, mem=1939.9M)
[12/23 00:56:44   1327s] (I)       Identified Clock instances: Flop 4775, Clock buffer/inverter 0, Gate 0, Logic 0
[12/23 00:56:44   1327s] (I)       Read module constraints... (mem=1939.9M)
[12/23 00:56:44   1327s] (I)       Done Read module constraints (cpu=0.000s, mem=1939.9M)
[12/23 00:56:44   1327s] (I)       Done Read data from FE (cpu=0.140s, mem=1939.9M)
[12/23 00:56:44   1327s] (I)       before initializing RouteDB syMemory usage = 1939.9 MB
[12/23 00:56:44   1327s] (I)       == Non-default Options ==
[12/23 00:56:44   1327s] (I)       Maximum routing layer                              : 6
[12/23 00:56:44   1327s] (I)       Buffering-aware routing                            : true
[12/23 00:56:44   1327s] (I)       Spread congestion away from blockages              : true
[12/23 00:56:44   1327s] (I)       Overflow penalty cost                              : 10
[12/23 00:56:44   1327s] (I)       Punch through distance                             : 4642.740000
[12/23 00:56:44   1327s] (I)       Source-to-sink ratio                               : 0.300000
[12/23 00:56:44   1327s] (I)       Counted 132591 PG shapes. We will not process PG shapes layer by layer.
[12/23 00:56:44   1327s] (I)       Use row-based GCell size
[12/23 00:56:44   1327s] (I)       GCell unit size  : 5040
[12/23 00:56:44   1327s] (I)       GCell multiplier : 1
[12/23 00:56:44   1327s] (I)       build grid graph
[12/23 00:56:44   1327s] (I)       build grid graph start
[12/23 00:56:44   1327s] [NR-eGR] Track table information for default rule: 
[12/23 00:56:44   1327s] [NR-eGR] metal1 has no routable track
[12/23 00:56:44   1327s] [NR-eGR] metal2 has single uniform track structure
[12/23 00:56:44   1327s] [NR-eGR] metal3 has single uniform track structure
[12/23 00:56:44   1327s] [NR-eGR] metal4 has single uniform track structure
[12/23 00:56:44   1327s] [NR-eGR] metal5 has single uniform track structure
[12/23 00:56:44   1327s] [NR-eGR] metal6 has single uniform track structure
[12/23 00:56:44   1327s] (I)       build grid graph end
[12/23 00:56:44   1327s] (I)       ===========================================================================
[12/23 00:56:44   1327s] (I)       == Report All Rule Vias ==
[12/23 00:56:44   1327s] (I)       ===========================================================================
[12/23 00:56:44   1327s] (I)        Via Rule : (Default)
[12/23 00:56:44   1327s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/23 00:56:44   1327s] (I)       ---------------------------------------------------------------------------
[12/23 00:56:44   1327s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[12/23 00:56:44   1327s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[12/23 00:56:44   1327s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[12/23 00:56:44   1327s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[12/23 00:56:44   1327s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[12/23 00:56:44   1327s] (I)       ===========================================================================
[12/23 00:56:44   1327s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1939.95 MB )
[12/23 00:56:44   1327s] (I)       Num PG vias on layer 2 : 0
[12/23 00:56:44   1327s] (I)       Num PG vias on layer 3 : 0
[12/23 00:56:44   1327s] (I)       Num PG vias on layer 4 : 0
[12/23 00:56:44   1327s] (I)       Num PG vias on layer 5 : 0
[12/23 00:56:44   1327s] (I)       Num PG vias on layer 6 : 0
[12/23 00:56:44   1327s] [NR-eGR] Read 213401 PG shapes
[12/23 00:56:44   1327s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1944.95 MB )
[12/23 00:56:44   1327s] [NR-eGR] #Routing Blockages  : 0
[12/23 00:56:44   1327s] [NR-eGR] #Instance Blockages : 11196
[12/23 00:56:44   1327s] [NR-eGR] #PG Blockages       : 213401
[12/23 00:56:44   1327s] [NR-eGR] #Halo Blockages     : 0
[12/23 00:56:44   1327s] [NR-eGR] #Boundary Blockages : 0
[12/23 00:56:44   1327s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/23 00:56:44   1327s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/23 00:56:44   1327s] (I)       readDataFromPlaceDB
[12/23 00:56:44   1327s] (I)       Read net information..
[12/23 00:56:44   1327s] [NR-eGR] Read numTotalNets=20508  numIgnoredNets=0
[12/23 00:56:44   1327s] (I)       Read testcase time = 0.020 seconds
[12/23 00:56:44   1327s] 
[12/23 00:56:44   1327s] (I)       early_global_route_priority property id does not exist.
[12/23 00:56:44   1327s] (I)       Start initializing grid graph
[12/23 00:56:44   1327s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/23 00:56:44   1327s] (I)       End initializing grid graph
[12/23 00:56:44   1327s] (I)       Model blockages into capacity
[12/23 00:56:44   1327s] (I)       Read Num Blocks=224597  Num Prerouted Wires=0  Num CS=0
[12/23 00:56:44   1327s] (I)       Started Modeling ( Curr Mem: 1949.49 MB )
[12/23 00:56:44   1327s] (I)       Layer 1 (V) : #blockages 79213 : #preroutes 0
[12/23 00:56:44   1328s] (I)       Layer 2 (H) : #blockages 71829 : #preroutes 0
[12/23 00:56:44   1328s] (I)       Layer 3 (V) : #blockages 55451 : #preroutes 0
[12/23 00:56:44   1328s] (I)       Layer 4 (H) : #blockages 18104 : #preroutes 0
[12/23 00:56:44   1328s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/23 00:56:44   1328s] (I)       Finished Modeling ( CPU: 0.19 sec, Real: 0.18 sec, Curr Mem: 1949.49 MB )
[12/23 00:56:44   1328s] (I)       -- layer congestion ratio --
[12/23 00:56:44   1328s] (I)       Layer 1 : 0.100000
[12/23 00:56:44   1328s] (I)       Layer 2 : 0.700000
[12/23 00:56:44   1328s] (I)       Layer 3 : 0.700000
[12/23 00:56:44   1328s] (I)       Layer 4 : 0.700000
[12/23 00:56:44   1328s] (I)       Layer 5 : 0.700000
[12/23 00:56:44   1328s] (I)       Layer 6 : 0.700000
[12/23 00:56:44   1328s] (I)       ----------------------------
[12/23 00:56:44   1328s] (I)       Number of ignored nets = 0
[12/23 00:56:44   1328s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/23 00:56:44   1328s] (I)       Number of clock nets = 2.  Ignored: No
[12/23 00:56:44   1328s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/23 00:56:44   1328s] (I)       Number of special nets = 0.  Ignored: Yes
[12/23 00:56:44   1328s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/23 00:56:44   1328s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/23 00:56:44   1328s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/23 00:56:44   1328s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/23 00:56:44   1328s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/23 00:56:44   1328s] (I)       Constructing bin map
[12/23 00:56:44   1328s] (I)       Initialize bin information with width=10080 height=10080
[12/23 00:56:44   1328s] (I)       Done constructing bin map
[12/23 00:56:44   1328s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/23 00:56:44   1328s] (I)       Before initializing Early Global Route syMemory usage = 1955.2 MB
[12/23 00:56:44   1328s] (I)       Ndr track 0 does not exist
[12/23 00:56:44   1328s] (I)       ---------------------Grid Graph Info--------------------
[12/23 00:56:44   1328s] (I)       Routing area        : (0, 0) - (3162000, 3160080)
[12/23 00:56:44   1328s] (I)       Core area           : (35340, 35280) - (3126660, 3124800)
[12/23 00:56:44   1328s] (I)       Site width          :   620  (dbu)
[12/23 00:56:44   1328s] (I)       Row height          :  5040  (dbu)
[12/23 00:56:44   1328s] (I)       GCell width         :  5040  (dbu)
[12/23 00:56:44   1328s] (I)       GCell height        :  5040  (dbu)
[12/23 00:56:44   1328s] (I)       Grid                :   628   627     6
[12/23 00:56:44   1328s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/23 00:56:44   1328s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/23 00:56:44   1328s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/23 00:56:44   1328s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/23 00:56:44   1328s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/23 00:56:44   1328s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/23 00:56:44   1328s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/23 00:56:44   1328s] (I)       First track coord   :     0   310   280   310   280  3410
[12/23 00:56:44   1328s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/23 00:56:44   1328s] (I)       Total num of tracks :     0  5100  5643  5100  5643  1274
[12/23 00:56:44   1328s] (I)       Num of masks        :     1     1     1     1     1     1
[12/23 00:56:44   1328s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/23 00:56:44   1328s] (I)       --------------------------------------------------------
[12/23 00:56:44   1328s] 
[12/23 00:56:44   1328s] [NR-eGR] ============ Routing rule table ============
[12/23 00:56:44   1328s] [NR-eGR] Rule id: 0  Nets: 20508 
[12/23 00:56:44   1328s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/23 00:56:44   1328s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/23 00:56:44   1328s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/23 00:56:44   1328s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/23 00:56:44   1328s] [NR-eGR] ========================================
[12/23 00:56:44   1328s] [NR-eGR] 
[12/23 00:56:44   1328s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/23 00:56:44   1328s] (I)       blocked tracks on layer2 : = 2225263 / 3197700 (69.59%)
[12/23 00:56:44   1328s] (I)       blocked tracks on layer3 : = 2271681 / 3543804 (64.10%)
[12/23 00:56:44   1328s] (I)       blocked tracks on layer4 : = 2152311 / 3197700 (67.31%)
[12/23 00:56:44   1328s] (I)       blocked tracks on layer5 : = 595320 / 3543804 (16.80%)
[12/23 00:56:44   1328s] (I)       blocked tracks on layer6 : = 0 / 798798 (0.00%)
[12/23 00:56:44   1328s] (I)       After initializing Early Global Route syMemory usage = 1977.0 MB
[12/23 00:56:44   1328s] (I)       Finished Loading and Dumping File ( CPU: 0.48 sec, Real: 0.47 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       Reset routing kernel
[12/23 00:56:44   1328s] (I)       Started Global Routing ( Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       ============= Initialization =============
[12/23 00:56:44   1328s] (I)       totalPins=78426  totalGlobalPin=74340 (94.79%)
[12/23 00:56:44   1328s] (I)       Started Net group 1 ( Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       Started Build MST ( Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       Generate topology with single threads
[12/23 00:56:44   1328s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       total 2D Cap : 7140944 = (4229316 H, 2911628 V)
[12/23 00:56:44   1328s] (I)       #blocked areas for congestion spreading : 9
[12/23 00:56:44   1328s] [NR-eGR] Layer group 1: route 20508 net(s) in layer range [2, 6]
[12/23 00:56:44   1328s] (I)       
[12/23 00:56:44   1328s] (I)       ============  Phase 1a Route ============
[12/23 00:56:44   1328s] (I)       Started Phase 1a ( Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       Started Pattern routing ( Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       Finished Pattern routing ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/23 00:56:44   1328s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       Usage: 368891 = (159476 H, 209415 V) = (3.77% H, 7.19% V) = (8.038e+05um H, 1.055e+06um V)
[12/23 00:56:44   1328s] (I)       Finished Phase 1a ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       
[12/23 00:56:44   1328s] (I)       ============  Phase 1b Route ============
[12/23 00:56:44   1328s] (I)       Started Phase 1b ( Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       Started Monotonic routing ( Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       Finished Monotonic routing ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       Usage: 369007 = (159565 H, 209442 V) = (3.77% H, 7.19% V) = (8.042e+05um H, 1.056e+06um V)
[12/23 00:56:44   1328s] (I)       Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 1.859795e+06um
[12/23 00:56:44   1328s] (I)       Finished Phase 1b ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       
[12/23 00:56:44   1328s] (I)       ============  Phase 1c Route ============
[12/23 00:56:44   1328s] (I)       Started Phase 1c ( Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       Started Two level routing ( Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       Level2 Grid: 126 x 126
[12/23 00:56:44   1328s] (I)       Started Two Level Routing ( Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       Finished Two level routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       Usage: 369007 = (159565 H, 209442 V) = (3.77% H, 7.19% V) = (8.042e+05um H, 1.056e+06um V)
[12/23 00:56:44   1328s] (I)       Finished Phase 1c ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       
[12/23 00:56:44   1328s] (I)       ============  Phase 1d Route ============
[12/23 00:56:44   1328s] (I)       Started Phase 1d ( Curr Mem: 1977.04 MB )
[12/23 00:56:44   1328s] (I)       Started Detoured routing ( Curr Mem: 1977.04 MB )
[12/23 00:56:45   1328s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:45   1328s] (I)       Usage: 369142 = (159697 H, 209445 V) = (3.78% H, 7.19% V) = (8.049e+05um H, 1.056e+06um V)
[12/23 00:56:45   1328s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:45   1328s] (I)       
[12/23 00:56:45   1328s] (I)       ============  Phase 1e Route ============
[12/23 00:56:45   1328s] (I)       Started Phase 1e ( Curr Mem: 1977.04 MB )
[12/23 00:56:45   1328s] (I)       Started Route legalization ( Curr Mem: 1977.04 MB )
[12/23 00:56:45   1328s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1977.04 MB )
[12/23 00:56:45   1328s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:45   1328s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:45   1328s] (I)       Usage: 369142 = (159697 H, 209445 V) = (3.78% H, 7.19% V) = (8.049e+05um H, 1.056e+06um V)
[12/23 00:56:45   1328s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.860476e+06um
[12/23 00:56:45   1328s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:45   1328s] (I)       Started Layer assignment ( Curr Mem: 1977.04 MB )
[12/23 00:56:45   1328s] (I)       Current Layer assignment [Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:45   1328s] (I)       Running layer assignment with 1 threads
[12/23 00:56:45   1328s] (I)       Finished Layer assignment ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:45   1328s] (I)       Finished Net group 1 ( CPU: 0.69 sec, Real: 0.69 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:45   1328s] (I)       
[12/23 00:56:45   1328s] (I)       ============  Phase 1l Route ============
[12/23 00:56:45   1328s] (I)       Started Phase 1l ( Curr Mem: 1977.04 MB )
[12/23 00:56:45   1328s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:45   1328s] (I)       
[12/23 00:56:45   1328s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/23 00:56:45   1328s] [NR-eGR]                        OverCon           OverCon            
[12/23 00:56:45   1328s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/23 00:56:45   1328s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[12/23 00:56:45   1328s] [NR-eGR] ---------------------------------------------------------------
[12/23 00:56:45   1328s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 00:56:45   1328s] [NR-eGR]  metal2  (2)       311( 0.21%)        12( 0.01%)   ( 0.22%) 
[12/23 00:56:45   1328s] [NR-eGR]  metal3  (3)         7( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 00:56:45   1328s] [NR-eGR]  metal4  (4)        32( 0.02%)         0( 0.00%)   ( 0.02%) 
[12/23 00:56:45   1328s] [NR-eGR]  metal5  (5)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 00:56:45   1328s] [NR-eGR]  metal6  (6)         8( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 00:56:45   1328s] [NR-eGR] ---------------------------------------------------------------
[12/23 00:56:45   1328s] [NR-eGR] Total              360( 0.03%)        12( 0.00%)   ( 0.03%) 
[12/23 00:56:45   1328s] [NR-eGR] 
[12/23 00:56:45   1328s] (I)       Finished Global Routing ( CPU: 0.79 sec, Real: 0.79 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:45   1328s] (I)       total 2D Cap : 7221235 = (4282489 H, 2938746 V)
[12/23 00:56:45   1329s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[12/23 00:56:45   1329s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[12/23 00:56:45   1329s] (I)       ============= track Assignment ============
[12/23 00:56:45   1329s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1977.04 MB )
[12/23 00:56:45   1329s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:45   1329s] (I)       Started Track Assignment ( Curr Mem: 1977.04 MB )
[12/23 00:56:45   1329s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/23 00:56:45   1329s] (I)       Running track assignment with 1 threads
[12/23 00:56:45   1329s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:45   1329s] (I)       Run Multi-thread track assignment
[12/23 00:56:46   1329s] (I)       Finished Track Assignment ( CPU: 0.61 sec, Real: 0.62 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:46   1329s] [NR-eGR] Started Export DB wires ( Curr Mem: 1977.04 MB )
[12/23 00:56:46   1329s] [NR-eGR] Started Export all nets ( Curr Mem: 1977.04 MB )
[12/23 00:56:46   1329s] [NR-eGR] Finished Export all nets ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:46   1329s] [NR-eGR] Started Set wire vias ( Curr Mem: 1977.04 MB )
[12/23 00:56:46   1329s] [NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:46   1329s] [NR-eGR] Finished Export DB wires ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 1977.04 MB )
[12/23 00:56:46   1329s] [NR-eGR] --------------------------------------------------------------------------
[12/23 00:56:46   1329s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 78259
[12/23 00:56:46   1329s] [NR-eGR] metal2  (2V) length: 5.349639e+05um, number of vias: 117341
[12/23 00:56:46   1329s] [NR-eGR] metal3  (3H) length: 5.685680e+05um, number of vias: 10415
[12/23 00:56:46   1329s] [NR-eGR] metal4  (4V) length: 3.945803e+05um, number of vias: 3170
[12/23 00:56:46   1329s] [NR-eGR] metal5  (5H) length: 2.562473e+05um, number of vias: 889
[12/23 00:56:46   1329s] [NR-eGR] metal6  (6V) length: 1.524557e+05um, number of vias: 0
[12/23 00:56:46   1329s] [NR-eGR] Total length: 1.906815e+06um, number of vias: 210074
[12/23 00:56:46   1329s] [NR-eGR] --------------------------------------------------------------------------
[12/23 00:56:46   1329s] [NR-eGR] Total eGR-routed clock nets wire length: 6.199051e+04um 
[12/23 00:56:46   1329s] [NR-eGR] --------------------------------------------------------------------------
[12/23 00:56:46   1330s] Saved RC grid cleaned up.
[12/23 00:56:46   1330s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.66 sec, Real: 2.66 sec, Curr Mem: 1910.41 MB )
[12/23 00:56:46   1330s] ### Creating LA Mngr. totSessionCpu=0:22:10 mem=1890.4M
[12/23 00:56:46   1330s] LayerId::1 widthSet size::4
[12/23 00:56:46   1330s] LayerId::2 widthSet size::4
[12/23 00:56:46   1330s] LayerId::3 widthSet size::4
[12/23 00:56:46   1330s] LayerId::4 widthSet size::4
[12/23 00:56:46   1330s] LayerId::5 widthSet size::4
[12/23 00:56:46   1330s] LayerId::6 widthSet size::2
[12/23 00:56:46   1330s] Updating RC grid for preRoute extraction ...
[12/23 00:56:46   1330s] Initializing multi-corner capacitance tables ... 
[12/23 00:56:46   1330s] Initializing multi-corner resistance tables ...
[12/23 00:56:47   1330s] {RT RC 0 6 6 {5 0} 1}
[12/23 00:56:47   1330s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.317317 ; uaWl: 1.000000 ; uaWlH: 0.421270 ; aWlH: 0.000000 ; Pmax: 0.885300 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[12/23 00:56:47   1330s] ### Creating LA Mngr, finished. totSessionCpu=0:22:11 mem=1890.4M
[12/23 00:56:47   1330s] Extraction called for design 'top' of instances=19761 and nets=22042 using extraction engine 'preRoute' .
[12/23 00:56:47   1330s] PreRoute RC Extraction called for design top.
[12/23 00:56:47   1330s] RC Extraction called in multi-corner(1) mode.
[12/23 00:56:47   1330s] RCMode: PreRoute
[12/23 00:56:47   1330s]       RC Corner Indexes            0   
[12/23 00:56:47   1330s] Capacitance Scaling Factor   : 1.00000 
[12/23 00:56:47   1330s] Resistance Scaling Factor    : 1.00000 
[12/23 00:56:47   1330s] Clock Cap. Scaling Factor    : 1.00000 
[12/23 00:56:47   1330s] Clock Res. Scaling Factor    : 1.00000 
[12/23 00:56:47   1330s] Shrink Factor                : 1.00000
[12/23 00:56:47   1330s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/23 00:56:47   1330s] Using capacitance table file ...
[12/23 00:56:47   1330s] LayerId::1 widthSet size::4
[12/23 00:56:47   1330s] LayerId::2 widthSet size::4
[12/23 00:56:47   1330s] LayerId::3 widthSet size::4
[12/23 00:56:47   1330s] LayerId::4 widthSet size::4
[12/23 00:56:47   1330s] LayerId::5 widthSet size::4
[12/23 00:56:47   1330s] LayerId::6 widthSet size::2
[12/23 00:56:47   1330s] Updating RC grid for preRoute extraction ...
[12/23 00:56:47   1330s] Initializing multi-corner capacitance tables ... 
[12/23 00:56:47   1330s] Initializing multi-corner resistance tables ...
[12/23 00:56:47   1330s] {RT RC 0 6 6 {5 0} 1}
[12/23 00:56:47   1330s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.317317 ; uaWl: 1.000000 ; uaWlH: 0.421270 ; aWlH: 0.000000 ; Pmax: 0.885300 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[12/23 00:56:47   1331s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1890.406M)
[12/23 00:56:47   1331s] *** Enable all active views. ***
[12/23 00:56:49   1333s] 
[12/23 00:56:49   1333s] Optimization is working on the following views:
[12/23 00:56:49   1333s]   Setup views: AV_max 
[12/23 00:56:49   1333s]   Hold  views: AV_min 
[12/23 00:56:49   1333s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1900.4M
[12/23 00:56:49   1333s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1900.4M
[12/23 00:56:49   1333s] Fast DP-INIT is on for default
[12/23 00:56:49   1333s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.300, REAL:0.118, MEM:1900.4M
[12/23 00:56:49   1333s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.340, REAL:0.157, MEM:1900.4M
[12/23 00:56:49   1333s] Starting delay calculation for Setup views
[12/23 00:56:49   1333s] #################################################################################
[12/23 00:56:49   1333s] # Design Stage: PreRoute
[12/23 00:56:49   1333s] # Design Name: top
[12/23 00:56:49   1333s] # Design Mode: 180nm
[12/23 00:56:49   1333s] # Analysis Mode: MMMC Non-OCV 
[12/23 00:56:49   1333s] # Parasitics Mode: No SPEF/RCDB
[12/23 00:56:49   1333s] # Signoff Settings: SI Off 
[12/23 00:56:49   1333s] #################################################################################
[12/23 00:56:50   1333s] Calculate delays in BcWc mode...
[12/23 00:56:50   1333s] Topological Sorting (REAL = 0:00:00.0, MEM = 1901.5M, InitMEM = 1898.4M)
[12/23 00:56:50   1333s] Start delay calculation (fullDC) (1 T). (MEM=1901.47)
[12/23 00:56:50   1334s] End AAE Lib Interpolated Model. (MEM=1918.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/23 00:56:59   1343s] Total number of fetched objects 20999
[12/23 00:56:59   1343s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[12/23 00:56:59   1343s] End delay calculation. (MEM=1933.79 CPU=0:00:07.8 REAL=0:00:08.0)
[12/23 00:56:59   1343s] End delay calculation (fullDC). (MEM=1933.79 CPU=0:00:09.6 REAL=0:00:09.0)
[12/23 00:56:59   1343s] *** CDM Built up (cpu=0:00:09.8  real=0:00:10.0  mem= 1933.8M) ***
[12/23 00:57:00   1344s] *** Done Building Timing Graph (cpu=0:00:11.2 real=0:00:11.0 totSessionCpu=0:22:25 mem=1933.8M)
[12/23 00:57:01   1345s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.034  |
|           TNS (ns):| -0.190  |
|    Violating Paths:|   16    |
|          All Paths:|  6203   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      2 (2)       |    -28     |      4 (4)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.323%
------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:25, mem = 1508.4M, totSessionCpu=0:22:26 **
[12/23 00:57:01   1345s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/23 00:57:01   1345s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/23 00:57:01   1345s] ### Creating PhyDesignMc. totSessionCpu=0:22:26 mem=1908.1M
[12/23 00:57:01   1345s] OPERPROF: Starting DPlace-Init at level 1, MEM:1908.1M
[12/23 00:57:01   1345s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[12/23 00:57:01   1345s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1908.1M
[12/23 00:57:02   1345s] OPERPROF:     Starting CMU at level 3, MEM:1908.1M
[12/23 00:57:02   1345s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1908.1M
[12/23 00:57:02   1345s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.083, MEM:1908.1M
[12/23 00:57:02   1345s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1908.1MB).
[12/23 00:57:02   1345s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.125, MEM:1908.1M
[12/23 00:57:02   1345s] TotalInstCnt at PhyDesignMc Initialization: 19,755
[12/23 00:57:02   1345s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:26 mem=1908.1M
[12/23 00:57:02   1346s] TotalInstCnt at PhyDesignMc Destruction: 19,755
[12/23 00:57:02   1346s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/23 00:57:02   1346s] ### Creating PhyDesignMc. totSessionCpu=0:22:26 mem=1908.1M
[12/23 00:57:02   1346s] OPERPROF: Starting DPlace-Init at level 1, MEM:1908.1M
[12/23 00:57:02   1346s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[12/23 00:57:02   1346s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1908.1M
[12/23 00:57:02   1346s] OPERPROF:     Starting CMU at level 3, MEM:1908.1M
[12/23 00:57:02   1346s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1908.1M
[12/23 00:57:02   1346s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.076, MEM:1908.1M
[12/23 00:57:02   1346s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1908.1MB).
[12/23 00:57:02   1346s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.109, MEM:1908.1M
[12/23 00:57:02   1346s] TotalInstCnt at PhyDesignMc Initialization: 19,755
[12/23 00:57:02   1346s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:26 mem=1908.1M
[12/23 00:57:02   1346s] TotalInstCnt at PhyDesignMc Destruction: 19,755
[12/23 00:57:02   1346s] *** Starting optimizing excluded clock nets MEM= 1908.1M) ***
[12/23 00:57:02   1346s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1908.1M) ***
[12/23 00:57:02   1346s] The useful skew maximum allowed delay is: 0.3
[12/23 00:57:04   1348s] Deleting Lib Analyzer.
[12/23 00:57:04   1348s] Info: 2 clock nets excluded from IPO operation.
[12/23 00:57:04   1348s] ### Creating LA Mngr. totSessionCpu=0:22:29 mem=1906.1M
[12/23 00:57:04   1348s] ### Creating LA Mngr, finished. totSessionCpu=0:22:29 mem=1906.1M
[12/23 00:57:04   1348s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/23 00:57:04   1348s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:28.6/0:43:17.7 (0.5), mem = 1906.1M
[12/23 00:57:04   1348s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25528.10
[12/23 00:57:04   1348s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/23 00:57:04   1348s] ### Creating PhyDesignMc. totSessionCpu=0:22:29 mem=1914.1M
[12/23 00:57:04   1348s] OPERPROF: Starting DPlace-Init at level 1, MEM:1914.1M
[12/23 00:57:04   1348s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[12/23 00:57:04   1348s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1914.1M
[12/23 00:57:04   1348s] OPERPROF:     Starting CMU at level 3, MEM:1914.1M
[12/23 00:57:04   1348s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1914.1M
[12/23 00:57:04   1348s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.077, MEM:1914.1M
[12/23 00:57:04   1348s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1914.1MB).
[12/23 00:57:04   1348s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.110, MEM:1914.1M
[12/23 00:57:05   1349s] TotalInstCnt at PhyDesignMc Initialization: 19,755
[12/23 00:57:05   1349s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:29 mem=1914.1M
[12/23 00:57:05   1349s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:57:05   1349s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:57:05   1349s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:57:05   1349s] 
[12/23 00:57:05   1349s] Creating Lib Analyzer ...
[12/23 00:57:05   1349s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:57:05   1349s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/23 00:57:05   1349s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/23 00:57:05   1349s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/23 00:57:05   1349s] 
[12/23 00:57:05   1349s] {RT RC 0 6 6 {5 0} 1}
[12/23 00:57:09   1353s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:33 mem=2022.2M
[12/23 00:57:09   1353s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:33 mem=2022.2M
[12/23 00:57:09   1353s] Creating Lib Analyzer, finished. 
[12/23 00:57:09   1353s] 
[12/23 00:57:09   1353s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/23 00:57:11   1355s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2041.3M
[12/23 00:57:11   1355s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2041.3M
[12/23 00:57:11   1355s] 
[12/23 00:57:11   1355s] Netlist preparation processing... 
[12/23 00:57:11   1355s] Removed 0 instance
[12/23 00:57:11   1355s] *info: Marking 0 isolation instances dont touch
[12/23 00:57:11   1355s] *info: Marking 0 level shifter instances dont touch
[12/23 00:57:12   1355s] TotalInstCnt at PhyDesignMc Destruction: 19,755
[12/23 00:57:12   1355s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25528.10
[12/23 00:57:12   1355s] *** AreaOpt [finish] : cpu/real = 0:00:07.3/0:00:07.3 (1.0), totSession cpu/real = 0:22:35.9/0:43:25.0 (0.5), mem = 2022.2M
[12/23 00:57:12   1355s] 
[12/23 00:57:12   1355s] =============================================================================================
[12/23 00:57:12   1355s]  Step TAT Report for SimplifyNetlist #2
[12/23 00:57:12   1355s] =============================================================================================
[12/23 00:57:12   1355s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/23 00:57:12   1355s] ---------------------------------------------------------------------------------------------
[12/23 00:57:12   1355s] [ LibAnalyzerInit        ]      1   0:00:03.6  (  48.8 % )     0:00:03.6 /  0:00:03.6    1.0
[12/23 00:57:12   1355s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:57:12   1355s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   5.1 % )     0:00:00.4 /  0:00:00.4    1.0
[12/23 00:57:12   1355s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.4 % )     0:00:03.8 /  0:00:03.8    1.0
[12/23 00:57:12   1355s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (   3.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/23 00:57:12   1355s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:57:12   1355s] [ MISC                   ]          0:00:03.0  (  39.8 % )     0:00:03.0 /  0:00:03.0    1.0
[12/23 00:57:12   1355s] ---------------------------------------------------------------------------------------------
[12/23 00:57:12   1355s]  SimplifyNetlist #2 TOTAL           0:00:07.5  ( 100.0 % )     0:00:07.5 /  0:00:07.5    1.0
[12/23 00:57:12   1355s] ---------------------------------------------------------------------------------------------
[12/23 00:57:12   1355s] 
[12/23 00:57:13   1356s] 
[12/23 00:57:13   1356s] Active setup views:
[12/23 00:57:13   1356s]  AV_max
[12/23 00:57:13   1356s]   Dominating endpoints: 0
[12/23 00:57:13   1356s]   Dominating TNS: -0.000
[12/23 00:57:13   1356s] 
[12/23 00:57:13   1356s] Deleting Lib Analyzer.
[12/23 00:57:13   1356s] Begin: GigaOpt Global Optimization
[12/23 00:57:13   1356s] *info: use new DP (enabled)
[12/23 00:57:13   1356s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/23 00:57:13   1357s] Info: 2 clock nets excluded from IPO operation.
[12/23 00:57:13   1357s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:37.0/0:43:26.1 (0.5), mem = 1971.2M
[12/23 00:57:13   1357s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25528.11
[12/23 00:57:13   1357s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/23 00:57:13   1357s] ### Creating PhyDesignMc. totSessionCpu=0:22:37 mem=1971.2M
[12/23 00:57:13   1357s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/23 00:57:13   1357s] OPERPROF: Starting DPlace-Init at level 1, MEM:1971.2M
[12/23 00:57:13   1357s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[12/23 00:57:13   1357s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1971.2M
[12/23 00:57:13   1357s] OPERPROF:     Starting CMU at level 3, MEM:1971.2M
[12/23 00:57:13   1357s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1971.2M
[12/23 00:57:13   1357s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.082, MEM:1971.2M
[12/23 00:57:13   1357s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1971.2MB).
[12/23 00:57:13   1357s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.114, MEM:1971.2M
[12/23 00:57:13   1357s] TotalInstCnt at PhyDesignMc Initialization: 19,755
[12/23 00:57:13   1357s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:37 mem=1971.2M
[12/23 00:57:13   1357s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:57:13   1357s] 
[12/23 00:57:13   1357s] Creating Lib Analyzer ...
[12/23 00:57:13   1357s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:57:13   1357s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/23 00:57:13   1357s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/23 00:57:13   1357s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/23 00:57:13   1357s] 
[12/23 00:57:13   1357s] {RT RC 0 6 6 {5 0} 1}
[12/23 00:57:17   1361s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:41 mem=1971.2M
[12/23 00:57:17   1361s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:41 mem=1971.2M
[12/23 00:57:17   1361s] Creating Lib Analyzer, finished. 
[12/23 00:57:17   1361s] 
[12/23 00:57:17   1361s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/23 00:57:27   1371s] *info: 2 clock nets excluded
[12/23 00:57:27   1371s] *info: 2 special nets excluded.
[12/23 00:57:27   1371s] *info: 1534 no-driver nets excluded.
[12/23 00:57:30   1374s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1990.3M
[12/23 00:57:30   1374s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1990.3M
[12/23 00:57:31   1375s] ** GigaOpt Global Opt WNS Slack -0.034  TNS Slack -0.190 
[12/23 00:57:31   1375s] +--------+--------+----------+------------+--------+----------+---------+---------------------------------------------------+
[12/23 00:57:31   1375s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
[12/23 00:57:31   1375s] +--------+--------+----------+------------+--------+----------+---------+---------------------------------------------------+
[12/23 00:57:31   1375s] |  -0.034|  -0.190|    16.32%|   0:00:00.0| 1990.3M|    AV_max|  default| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
[12/23 00:57:32   1376s] |  -0.034|  -0.110|    16.32%|   0:00:01.0| 2034.5M|    AV_max|  default| DRAM_WEn[0]                                       |
[12/23 00:57:32   1376s] |  -0.034|  -0.077|    16.33%|   0:00:00.0| 2034.5M|    AV_max|  default| DRAM_WEn[0]                                       |
[12/23 00:57:33   1376s] |  -0.034|  -0.077|    16.33%|   0:00:01.0| 2034.5M|    AV_max|  default| DRAM_WEn[0]                                       |
[12/23 00:57:33   1377s] |  -0.013|  -0.019|    16.33%|   0:00:00.0| 2034.5M|    AV_max|  default| DRAM_WEn[0]                                       |
[12/23 00:57:33   1377s] |  -0.013|  -0.019|    16.33%|   0:00:00.0| 2034.5M|    AV_max|  default| DRAM_WEn[0]                                       |
[12/23 00:57:33   1377s] |  -0.013|  -0.019|    16.33%|   0:00:00.0| 2034.5M|    AV_max|  default| DRAM_WEn[0]                                       |
[12/23 00:57:33   1377s] |  -0.013|  -0.019|    16.33%|   0:00:00.0| 2034.5M|    AV_max|  default| DRAM_WEn[0]                                       |
[12/23 00:57:33   1377s] |   0.000|   0.000|    16.33%|   0:00:00.0| 2034.5M|        NA|       NA| NA                                                |
[12/23 00:57:33   1377s] +--------+--------+----------+------------+--------+----------+---------+---------------------------------------------------+
[12/23 00:57:33   1377s] 
[12/23 00:57:33   1377s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:02.3 real=0:00:02.0 mem=2034.5M) ***
[12/23 00:57:33   1377s] 
[12/23 00:57:33   1377s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.3 real=0:00:02.0 mem=2034.5M) ***
[12/23 00:57:33   1377s] Bottom Preferred Layer:
[12/23 00:57:33   1377s]     None
[12/23 00:57:33   1377s] Via Pillar Rule:
[12/23 00:57:33   1377s]     None
[12/23 00:57:33   1377s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/23 00:57:33   1377s] TotalInstCnt at PhyDesignMc Destruction: 19,760
[12/23 00:57:33   1377s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25528.11
[12/23 00:57:33   1377s] *** SetupOpt [finish] : cpu/real = 0:00:20.6/0:00:20.5 (1.0), totSession cpu/real = 0:22:57.6/0:43:46.7 (0.5), mem = 2015.4M
[12/23 00:57:33   1377s] 
[12/23 00:57:33   1377s] =============================================================================================
[12/23 00:57:33   1377s]  Step TAT Report for GlobalOpt #2
[12/23 00:57:33   1377s] =============================================================================================
[12/23 00:57:33   1377s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/23 00:57:33   1377s] ---------------------------------------------------------------------------------------------
[12/23 00:57:33   1377s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/23 00:57:33   1377s] [ LibAnalyzerInit        ]      1   0:00:03.7  (  17.9 % )     0:00:03.7 /  0:00:03.7    1.0
[12/23 00:57:33   1377s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:57:33   1377s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   1.9 % )     0:00:00.4 /  0:00:00.4    1.0
[12/23 00:57:33   1377s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.8 % )     0:00:03.8 /  0:00:03.8    1.0
[12/23 00:57:33   1377s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:57:33   1377s] [ TransformInit          ]      1   0:00:13.1  (  64.0 % )     0:00:13.1 /  0:00:13.2    1.0
[12/23 00:57:33   1377s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.1 % )     0:00:02.2 /  0:00:02.2    1.0
[12/23 00:57:33   1377s] [ OptGetWeight           ]      8   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    1.0
[12/23 00:57:33   1377s] [ OptEval                ]      8   0:00:01.0  (   4.8 % )     0:00:01.0 /  0:00:01.0    1.0
[12/23 00:57:33   1377s] [ OptCommit              ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[12/23 00:57:33   1377s] [ IncrTimingUpdate       ]      4   0:00:00.7  (   3.3 % )     0:00:00.7 /  0:00:00.7    1.0
[12/23 00:57:33   1377s] [ PostCommitDelayCalc    ]      8   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/23 00:57:33   1377s] [ SetupOptGetWorkingSet  ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[12/23 00:57:33   1377s] [ SetupOptGetActiveNode  ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[12/23 00:57:33   1377s] [ SetupOptSlackGraph     ]      8   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[12/23 00:57:33   1377s] [ MISC                   ]          0:00:00.7  (   3.6 % )     0:00:00.7 /  0:00:00.7    1.0
[12/23 00:57:33   1377s] ---------------------------------------------------------------------------------------------
[12/23 00:57:33   1377s]  GlobalOpt #2 TOTAL                 0:00:20.5  ( 100.0 % )     0:00:20.5 /  0:00:20.6    1.0
[12/23 00:57:33   1377s] ---------------------------------------------------------------------------------------------
[12/23 00:57:33   1377s] 
[12/23 00:57:33   1377s] End: GigaOpt Global Optimization
[12/23 00:57:33   1377s] *** Timing Is met
[12/23 00:57:33   1377s] *** Check timing (0:00:00.0)
[12/23 00:57:33   1377s] Deleting Lib Analyzer.
[12/23 00:57:33   1377s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/23 00:57:33   1377s] Info: 2 clock nets excluded from IPO operation.
[12/23 00:57:33   1377s] ### Creating LA Mngr. totSessionCpu=0:22:58 mem=1969.4M
[12/23 00:57:33   1377s] ### Creating LA Mngr, finished. totSessionCpu=0:22:58 mem=1969.4M
[12/23 00:57:33   1377s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/23 00:57:33   1377s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/23 00:57:33   1377s] ### Creating PhyDesignMc. totSessionCpu=0:22:58 mem=1988.5M
[12/23 00:57:33   1377s] OPERPROF: Starting DPlace-Init at level 1, MEM:1988.5M
[12/23 00:57:33   1377s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[12/23 00:57:33   1377s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1988.5M
[12/23 00:57:33   1377s] OPERPROF:     Starting CMU at level 3, MEM:1988.5M
[12/23 00:57:33   1377s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1988.5M
[12/23 00:57:33   1377s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.083, MEM:1988.5M
[12/23 00:57:33   1377s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1988.5MB).
[12/23 00:57:33   1377s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.117, MEM:1988.5M
[12/23 00:57:34   1378s] TotalInstCnt at PhyDesignMc Initialization: 19,760
[12/23 00:57:34   1378s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:58 mem=1988.5M
[12/23 00:57:34   1378s] Begin: Area Reclaim Optimization
[12/23 00:57:34   1378s] 
[12/23 00:57:34   1378s] Creating Lib Analyzer ...
[12/23 00:57:34   1378s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 00:57:34   1378s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/23 00:57:34   1378s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/23 00:57:34   1378s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/23 00:57:34   1378s] 
[12/23 00:57:34   1378s] {RT RC 0 6 6 {5 0} 1}
[12/23 00:57:37   1381s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:23:01 mem=1990.5M
[12/23 00:57:37   1381s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:23:01 mem=1990.5M
[12/23 00:57:37   1381s] Creating Lib Analyzer, finished. 
[12/23 00:57:37   1381s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:23:01.4/0:43:50.5 (0.5), mem = 1990.5M
[12/23 00:57:37   1381s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25528.12
[12/23 00:57:37   1381s] 
[12/23 00:57:37   1381s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/23 00:57:39   1383s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1990.5M
[12/23 00:57:39   1383s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1990.5M
[12/23 00:57:39   1383s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 16.33
[12/23 00:57:39   1383s] +----------+---------+--------+--------+------------+--------+
[12/23 00:57:39   1383s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/23 00:57:39   1383s] +----------+---------+--------+--------+------------+--------+
[12/23 00:57:39   1383s] |    16.33%|        -|   0.000|   0.000|   0:00:00.0| 1990.5M|
[12/23 00:57:39   1383s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/23 00:57:39   1383s] |    16.33%|        0|   0.000|   0.000|   0:00:00.0| 1990.5M|
[12/23 00:57:40   1384s] |    16.33%|        1|   0.000|   0.000|   0:00:01.0| 2031.7M|
[12/23 00:57:44   1388s] |    16.32%|       40|   0.000|   0.000|   0:00:04.0| 2031.7M|
[12/23 00:57:44   1388s] |    16.32%|        0|   0.000|   0.000|   0:00:00.0| 2031.7M|
[12/23 00:57:44   1388s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/23 00:57:45   1388s] |    16.32%|        0|   0.000|   0.000|   0:00:01.0| 2031.7M|
[12/23 00:57:45   1389s] +----------+---------+--------+--------+------------+--------+
[12/23 00:57:45   1389s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 16.32
[12/23 00:57:45   1389s] 
[12/23 00:57:45   1389s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 38 **
[12/23 00:57:45   1389s] --------------------------------------------------------------
[12/23 00:57:45   1389s] |                                   | Total     | Sequential |
[12/23 00:57:45   1389s] --------------------------------------------------------------
[12/23 00:57:45   1389s] | Num insts resized                 |      38  |       0    |
[12/23 00:57:45   1389s] | Num insts undone                  |       2  |       0    |
[12/23 00:57:45   1389s] | Num insts Downsized               |      38  |       0    |
[12/23 00:57:45   1389s] | Num insts Samesized               |       0  |       0    |
[12/23 00:57:45   1389s] | Num insts Upsized                 |       0  |       0    |
[12/23 00:57:45   1389s] | Num multiple commits+uncommits    |       0  |       -    |
[12/23 00:57:45   1389s] --------------------------------------------------------------
[12/23 00:57:45   1389s] Bottom Preferred Layer:
[12/23 00:57:45   1389s]     None
[12/23 00:57:45   1389s] Via Pillar Rule:
[12/23 00:57:45   1389s]     None
[12/23 00:57:45   1389s] End: Core Area Reclaim Optimization (cpu = 0:00:10.9) (real = 0:00:11.0) **
[12/23 00:57:45   1389s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25528.12
[12/23 00:57:45   1389s] *** AreaOpt [finish] : cpu/real = 0:00:07.6/0:00:07.6 (1.0), totSession cpu/real = 0:23:09.0/0:43:58.1 (0.5), mem = 2031.7M
[12/23 00:57:45   1389s] 
[12/23 00:57:45   1389s] =============================================================================================
[12/23 00:57:45   1389s]  Step TAT Report for AreaOpt #3
[12/23 00:57:45   1389s] =============================================================================================
[12/23 00:57:45   1389s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/23 00:57:45   1389s] ---------------------------------------------------------------------------------------------
[12/23 00:57:45   1389s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.3    1.0
[12/23 00:57:45   1389s] [ LibAnalyzerInit        ]      1   0:00:03.3  (  30.0 % )     0:00:03.3 /  0:00:03.3    1.0
[12/23 00:57:45   1389s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:57:45   1389s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/23 00:57:45   1389s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 00:57:45   1389s] [ OptSingleIteration     ]      5   0:00:00.2  (   1.4 % )     0:00:05.1 /  0:00:05.1    1.0
[12/23 00:57:45   1389s] [ OptGetWeight           ]    162   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[12/23 00:57:45   1389s] [ OptEval                ]    162   0:00:02.4  (  22.1 % )     0:00:02.4 /  0:00:02.4    1.0
[12/23 00:57:45   1389s] [ OptCommit              ]    162   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.5
[12/23 00:57:45   1389s] [ IncrTimingUpdate       ]     27   0:00:01.7  (  15.4 % )     0:00:01.7 /  0:00:01.7    1.0
[12/23 00:57:45   1389s] [ PostCommitDelayCalc    ]    164   0:00:00.8  (   7.7 % )     0:00:00.8 /  0:00:00.8    1.0
[12/23 00:57:45   1389s] [ MISC                   ]          0:00:02.1  (  19.1 % )     0:00:02.1 /  0:00:02.1    1.0
[12/23 00:57:45   1389s] ---------------------------------------------------------------------------------------------
[12/23 00:57:45   1389s]  AreaOpt #3 TOTAL                   0:00:10.9  ( 100.0 % )     0:00:10.9 /  0:00:10.9    1.0
[12/23 00:57:45   1389s] ---------------------------------------------------------------------------------------------
[12/23 00:57:45   1389s] 
[12/23 00:57:45   1389s] Executing incremental physical updates
[12/23 00:57:45   1389s] Executing incremental physical updates
[12/23 00:57:45   1389s] TotalInstCnt at PhyDesignMc Destruction: 19,759
[12/23 00:57:45   1389s] End: Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1971.60M, totSessionCpu=0:23:09).
[12/23 00:57:45   1389s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1971.6M
[12/23 00:57:45   1389s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.081, MEM:1971.6M
[12/23 00:57:45   1389s] **INFO: Flow update: Design is easy to close.
[12/23 00:57:45   1389s] 
[12/23 00:57:45   1389s] *** Start incrementalPlace ***
[12/23 00:57:45   1389s] User Input Parameters:
[12/23 00:57:45   1389s] - Congestion Driven    : On
[12/23 00:57:45   1389s] - Timing Driven        : On
[12/23 00:57:45   1389s] - Area-Violation Based : On
[12/23 00:57:45   1389s] - Start Rollback Level : -5
[12/23 00:57:45   1389s] - Legalized            : On
[12/23 00:57:45   1389s] - Window Based         : Off
[12/23 00:57:45   1389s] - eDen incr mode       : Off
[12/23 00:57:45   1389s] - Small incr mode      : Off
[12/23 00:57:45   1389s] 
[12/23 00:57:45   1389s] no activity file in design. spp won't run.
[12/23 00:57:46   1389s] Effort level <high> specified for reg2reg path_group
[12/23 00:57:46   1390s] Collecting buffer chain nets ...
[12/23 00:57:46   1390s] SKP will enable view:
[12/23 00:57:46   1390s]   AV_max
[12/23 00:57:46   1390s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1973.6M
[12/23 00:57:46   1390s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.012, MEM:1973.6M
[12/23 00:57:46   1390s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1973.6M
[12/23 00:57:46   1390s] Starting Early Global Route congestion estimation: mem = 1973.6M
[12/23 00:57:46   1390s] (I)       Started Loading and Dumping File ( Curr Mem: 1973.60 MB )
[12/23 00:57:46   1390s] (I)       Reading DB...
[12/23 00:57:46   1390s] (I)       Read data from FE... (mem=1973.6M)
[12/23 00:57:46   1390s] (I)       Read nodes and places... (mem=1973.6M)
[12/23 00:57:46   1390s] (I)       Done Read nodes and places (cpu=0.020s, mem=1980.0M)
[12/23 00:57:46   1390s] (I)       Read nets... (mem=1980.0M)
[12/23 00:57:47   1390s] (I)       Done Read nets (cpu=0.090s, mem=1986.5M)
[12/23 00:57:47   1390s] (I)       Done Read data from FE (cpu=0.110s, mem=1986.5M)
[12/23 00:57:47   1390s] (I)       before initializing RouteDB syMemory usage = 1986.5 MB
[12/23 00:57:47   1390s] (I)       == Non-default Options ==
[12/23 00:57:47   1390s] (I)       Maximum routing layer                              : 6
[12/23 00:57:47   1390s] (I)       Use non-blocking free Dbs wires                    : false
[12/23 00:57:47   1390s] (I)       Counted 132591 PG shapes. We will not process PG shapes layer by layer.
[12/23 00:57:47   1390s] (I)       Use row-based GCell size
[12/23 00:57:47   1390s] (I)       GCell unit size  : 5040
[12/23 00:57:47   1390s] (I)       GCell multiplier : 1
[12/23 00:57:47   1390s] (I)       build grid graph
[12/23 00:57:47   1390s] (I)       build grid graph start
[12/23 00:57:47   1390s] [NR-eGR] Track table information for default rule: 
[12/23 00:57:47   1390s] [NR-eGR] metal1 has no routable track
[12/23 00:57:47   1390s] [NR-eGR] metal2 has single uniform track structure
[12/23 00:57:47   1390s] [NR-eGR] metal3 has single uniform track structure
[12/23 00:57:47   1390s] [NR-eGR] metal4 has single uniform track structure
[12/23 00:57:47   1390s] [NR-eGR] metal5 has single uniform track structure
[12/23 00:57:47   1390s] [NR-eGR] metal6 has single uniform track structure
[12/23 00:57:47   1390s] (I)       build grid graph end
[12/23 00:57:47   1390s] (I)       ===========================================================================
[12/23 00:57:47   1390s] (I)       == Report All Rule Vias ==
[12/23 00:57:47   1390s] (I)       ===========================================================================
[12/23 00:57:47   1390s] (I)        Via Rule : (Default)
[12/23 00:57:47   1390s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/23 00:57:47   1390s] (I)       ---------------------------------------------------------------------------
[12/23 00:57:47   1390s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[12/23 00:57:47   1390s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[12/23 00:57:47   1390s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[12/23 00:57:47   1390s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[12/23 00:57:47   1390s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[12/23 00:57:47   1390s] (I)       ===========================================================================
[12/23 00:57:47   1390s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1986.48 MB )
[12/23 00:57:47   1390s] (I)       Num PG vias on layer 2 : 0
[12/23 00:57:47   1390s] (I)       Num PG vias on layer 3 : 0
[12/23 00:57:47   1390s] (I)       Num PG vias on layer 4 : 0
[12/23 00:57:47   1390s] (I)       Num PG vias on layer 5 : 0
[12/23 00:57:47   1390s] (I)       Num PG vias on layer 6 : 0
[12/23 00:57:47   1390s] [NR-eGR] Read 213401 PG shapes
[12/23 00:57:47   1390s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1991.48 MB )
[12/23 00:57:47   1390s] [NR-eGR] #Routing Blockages  : 0
[12/23 00:57:47   1390s] [NR-eGR] #Instance Blockages : 11196
[12/23 00:57:47   1390s] [NR-eGR] #PG Blockages       : 213401
[12/23 00:57:47   1390s] [NR-eGR] #Halo Blockages     : 0
[12/23 00:57:47   1390s] [NR-eGR] #Boundary Blockages : 0
[12/23 00:57:47   1390s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/23 00:57:47   1390s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/23 00:57:47   1390s] (I)       readDataFromPlaceDB
[12/23 00:57:47   1390s] (I)       Read net information..
[12/23 00:57:47   1390s] [NR-eGR] Read numTotalNets=20512  numIgnoredNets=0
[12/23 00:57:47   1390s] (I)       Read testcase time = 0.020 seconds
[12/23 00:57:47   1390s] 
[12/23 00:57:47   1390s] (I)       early_global_route_priority property id does not exist.
[12/23 00:57:47   1390s] (I)       Start initializing grid graph
[12/23 00:57:47   1391s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/23 00:57:47   1391s] (I)       End initializing grid graph
[12/23 00:57:47   1391s] (I)       Model blockages into capacity
[12/23 00:57:47   1391s] (I)       Read Num Blocks=224597  Num Prerouted Wires=0  Num CS=0
[12/23 00:57:47   1391s] (I)       Started Modeling ( Curr Mem: 1996.02 MB )
[12/23 00:57:47   1391s] (I)       Layer 1 (V) : #blockages 79213 : #preroutes 0
[12/23 00:57:47   1391s] (I)       Layer 2 (H) : #blockages 71829 : #preroutes 0
[12/23 00:57:47   1391s] (I)       Layer 3 (V) : #blockages 55451 : #preroutes 0
[12/23 00:57:47   1391s] (I)       Layer 4 (H) : #blockages 18104 : #preroutes 0
[12/23 00:57:47   1391s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/23 00:57:47   1391s] (I)       Finished Modeling ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 1996.02 MB )
[12/23 00:57:47   1391s] (I)       -- layer congestion ratio --
[12/23 00:57:47   1391s] (I)       Layer 1 : 0.100000
[12/23 00:57:47   1391s] (I)       Layer 2 : 0.700000
[12/23 00:57:47   1391s] (I)       Layer 3 : 0.700000
[12/23 00:57:47   1391s] (I)       Layer 4 : 0.700000
[12/23 00:57:47   1391s] (I)       Layer 5 : 0.700000
[12/23 00:57:47   1391s] (I)       Layer 6 : 0.700000
[12/23 00:57:47   1391s] (I)       ----------------------------
[12/23 00:57:47   1391s] (I)       Number of ignored nets = 0
[12/23 00:57:47   1391s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/23 00:57:47   1391s] (I)       Number of clock nets = 2.  Ignored: No
[12/23 00:57:47   1391s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/23 00:57:47   1391s] (I)       Number of special nets = 0.  Ignored: Yes
[12/23 00:57:47   1391s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/23 00:57:47   1391s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/23 00:57:47   1391s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/23 00:57:47   1391s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/23 00:57:47   1391s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/23 00:57:47   1391s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/23 00:57:47   1391s] (I)       Before initializing Early Global Route syMemory usage = 1996.0 MB
[12/23 00:57:47   1391s] (I)       Ndr track 0 does not exist
[12/23 00:57:47   1391s] (I)       ---------------------Grid Graph Info--------------------
[12/23 00:57:47   1391s] (I)       Routing area        : (0, 0) - (3162000, 3160080)
[12/23 00:57:47   1391s] (I)       Core area           : (35340, 35280) - (3126660, 3124800)
[12/23 00:57:47   1391s] (I)       Site width          :   620  (dbu)
[12/23 00:57:47   1391s] (I)       Row height          :  5040  (dbu)
[12/23 00:57:47   1391s] (I)       GCell width         :  5040  (dbu)
[12/23 00:57:47   1391s] (I)       GCell height        :  5040  (dbu)
[12/23 00:57:47   1391s] (I)       Grid                :   628   627     6
[12/23 00:57:47   1391s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/23 00:57:47   1391s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/23 00:57:47   1391s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/23 00:57:47   1391s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/23 00:57:47   1391s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/23 00:57:47   1391s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/23 00:57:47   1391s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/23 00:57:47   1391s] (I)       First track coord   :     0   310   280   310   280  3410
[12/23 00:57:47   1391s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/23 00:57:47   1391s] (I)       Total num of tracks :     0  5100  5643  5100  5643  1274
[12/23 00:57:47   1391s] (I)       Num of masks        :     1     1     1     1     1     1
[12/23 00:57:47   1391s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/23 00:57:47   1391s] (I)       --------------------------------------------------------
[12/23 00:57:47   1391s] 
[12/23 00:57:47   1391s] [NR-eGR] ============ Routing rule table ============
[12/23 00:57:47   1391s] [NR-eGR] Rule id: 0  Nets: 20512 
[12/23 00:57:47   1391s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/23 00:57:47   1391s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/23 00:57:47   1391s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/23 00:57:47   1391s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/23 00:57:47   1391s] [NR-eGR] ========================================
[12/23 00:57:47   1391s] [NR-eGR] 
[12/23 00:57:47   1391s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/23 00:57:47   1391s] (I)       blocked tracks on layer2 : = 2225263 / 3197700 (69.59%)
[12/23 00:57:47   1391s] (I)       blocked tracks on layer3 : = 2271681 / 3543804 (64.10%)
[12/23 00:57:47   1391s] (I)       blocked tracks on layer4 : = 2152311 / 3197700 (67.31%)
[12/23 00:57:47   1391s] (I)       blocked tracks on layer5 : = 595320 / 3543804 (16.80%)
[12/23 00:57:47   1391s] (I)       blocked tracks on layer6 : = 0 / 798798 (0.00%)
[12/23 00:57:47   1391s] (I)       After initializing Early Global Route syMemory usage = 2017.8 MB
[12/23 00:57:47   1391s] (I)       Finished Loading and Dumping File ( CPU: 0.42 sec, Real: 0.42 sec, Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Reset routing kernel
[12/23 00:57:47   1391s] (I)       Started Global Routing ( Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       ============= Initialization =============
[12/23 00:57:47   1391s] (I)       totalPins=78434  totalGlobalPin=74340 (94.78%)
[12/23 00:57:47   1391s] (I)       Started Net group 1 ( Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Started Build MST ( Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Generate topology with single threads
[12/23 00:57:47   1391s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       total 2D Cap : 7140944 = (4229316 H, 2911628 V)
[12/23 00:57:47   1391s] [NR-eGR] Layer group 1: route 20512 net(s) in layer range [2, 6]
[12/23 00:57:47   1391s] (I)       
[12/23 00:57:47   1391s] (I)       ============  Phase 1a Route ============
[12/23 00:57:47   1391s] (I)       Started Phase 1a ( Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Started Pattern routing ( Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Finished Pattern routing ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/23 00:57:47   1391s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Usage: 366661 = (158340 H, 208321 V) = (3.74% H, 7.15% V) = (7.980e+05um H, 1.050e+06um V)
[12/23 00:57:47   1391s] (I)       Finished Phase 1a ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       
[12/23 00:57:47   1391s] (I)       ============  Phase 1b Route ============
[12/23 00:57:47   1391s] (I)       Started Phase 1b ( Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Started Monotonic routing ( Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Finished Monotonic routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Usage: 366800 = (158463 H, 208337 V) = (3.75% H, 7.16% V) = (7.987e+05um H, 1.050e+06um V)
[12/23 00:57:47   1391s] (I)       Overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 1.848672e+06um
[12/23 00:57:47   1391s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       
[12/23 00:57:47   1391s] (I)       ============  Phase 1c Route ============
[12/23 00:57:47   1391s] (I)       Started Phase 1c ( Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Started Two level routing ( Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Level2 Grid: 126 x 126
[12/23 00:57:47   1391s] (I)       Started Two Level Routing ( Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Usage: 366806 = (158469 H, 208337 V) = (3.75% H, 7.16% V) = (7.987e+05um H, 1.050e+06um V)
[12/23 00:57:47   1391s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       
[12/23 00:57:47   1391s] (I)       ============  Phase 1d Route ============
[12/23 00:57:47   1391s] (I)       Started Phase 1d ( Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Started Detoured routing ( Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Usage: 366935 = (158592 H, 208343 V) = (3.75% H, 7.16% V) = (7.993e+05um H, 1.050e+06um V)
[12/23 00:57:47   1391s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       
[12/23 00:57:47   1391s] (I)       ============  Phase 1e Route ============
[12/23 00:57:47   1391s] (I)       Started Phase 1e ( Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Started Route legalization ( Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Usage: 366935 = (158592 H, 208343 V) = (3.75% H, 7.16% V) = (7.993e+05um H, 1.050e+06um V)
[12/23 00:57:47   1391s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.849352e+06um
[12/23 00:57:47   1391s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Started Layer assignment ( Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Current Layer assignment [Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Running layer assignment with 1 threads
[12/23 00:57:47   1391s] (I)       Finished Layer assignment ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Finished Net group 1 ( CPU: 0.61 sec, Real: 0.62 sec, Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       
[12/23 00:57:47   1391s] (I)       ============  Phase 1l Route ============
[12/23 00:57:47   1391s] (I)       Started Phase 1l ( Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2017.80 MB )
[12/23 00:57:47   1391s] (I)       
[12/23 00:57:47   1391s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/23 00:57:47   1391s] [NR-eGR]                        OverCon           OverCon            
[12/23 00:57:47   1391s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/23 00:57:47   1391s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/23 00:57:48   1391s] [NR-eGR] ---------------------------------------------------------------
[12/23 00:57:48   1391s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 00:57:48   1391s] [NR-eGR]  metal2  (2)       334( 0.22%)        14( 0.01%)   ( 0.23%) 
[12/23 00:57:48   1391s] [NR-eGR]  metal3  (3)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 00:57:48   1391s] [NR-eGR]  metal4  (4)        33( 0.02%)         0( 0.00%)   ( 0.02%) 
[12/23 00:57:48   1391s] [NR-eGR]  metal5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 00:57:48   1391s] [NR-eGR]  metal6  (6)         7( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 00:57:48   1391s] [NR-eGR] ---------------------------------------------------------------
[12/23 00:57:48   1391s] [NR-eGR] Total              380( 0.03%)        14( 0.00%)   ( 0.03%) 
[12/23 00:57:48   1391s] [NR-eGR] 
[12/23 00:57:48   1391s] (I)       Finished Global Routing ( CPU: 0.70 sec, Real: 0.70 sec, Curr Mem: 2017.80 MB )
[12/23 00:57:48   1391s] (I)       total 2D Cap : 7221235 = (4282489 H, 2938746 V)
[12/23 00:57:48   1392s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[12/23 00:57:48   1392s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[12/23 00:57:48   1392s] Early Global Route congestion estimation runtime: 1.22 seconds, mem = 2017.8M
[12/23 00:57:48   1392s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.220, REAL:1.226, MEM:2017.8M
[12/23 00:57:48   1392s] OPERPROF: Starting HotSpotCal at level 1, MEM:2017.8M
[12/23 00:57:48   1392s] [hotspot] +------------+---------------+---------------+
[12/23 00:57:48   1392s] [hotspot] |            |   max hotspot | total hotspot |
[12/23 00:57:48   1392s] [hotspot] +------------+---------------+---------------+
[12/23 00:57:48   1392s] [hotspot] | normalized |          0.00 |          0.00 |
[12/23 00:57:48   1392s] [hotspot] +------------+---------------+---------------+
[12/23 00:57:48   1392s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/23 00:57:48   1392s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/23 00:57:48   1392s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.032, MEM:2017.8M
[12/23 00:57:48   1392s] 
[12/23 00:57:48   1392s] === incrementalPlace Internal Loop 1 ===
[12/23 00:57:48   1392s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/23 00:57:48   1392s] OPERPROF: Starting IPInitSPData at level 1, MEM:2017.8M
[12/23 00:57:48   1392s] #spOpts: N=180 minPadR=1.1 
[12/23 00:57:48   1392s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2017.8M
[12/23 00:57:48   1392s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.850, REAL:0.804, MEM:2017.8M
[12/23 00:57:48   1392s] OPERPROF:   Starting post-place ADS at level 2, MEM:2017.8M
[12/23 00:57:49   1393s] ADSU 0.163 -> 0.163. GS 40.320
[12/23 00:57:49   1393s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.240, REAL:0.238, MEM:2017.8M
[12/23 00:57:49   1393s] OPERPROF:   Starting spMPad at level 2, MEM:2017.8M
[12/23 00:57:49   1393s] OPERPROF:     Starting spContextMPad at level 3, MEM:2017.8M
[12/23 00:57:49   1393s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2017.8M
[12/23 00:57:49   1393s] OPERPROF:   Finished spMPad at level 2, CPU:0.060, REAL:0.064, MEM:2017.8M
[12/23 00:57:49   1393s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2017.8M
[12/23 00:57:49   1393s] no activity file in design. spp won't run.
[12/23 00:57:49   1393s] [spp] 0
[12/23 00:57:49   1393s] [adp] 0:1:1:3
[12/23 00:57:49   1393s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.008, MEM:2017.8M
[12/23 00:57:49   1393s] SP #FI/SF FL/PI 0/0 19759/0
[12/23 00:57:49   1393s] OPERPROF: Finished IPInitSPData at level 1, CPU:1.260, REAL:1.210, MEM:2017.8M
[12/23 00:57:49   1393s] PP off. flexM 0
[12/23 00:57:49   1393s] OPERPROF: Starting CDPad at level 1, MEM:2017.8M
[12/23 00:57:49   1393s] 3DP is on.
[12/23 00:57:49   1393s] 3DP OF M2 0.005, M4 0.000. Diff 0
[12/23 00:57:49   1393s] design sh 0.053.
[12/23 00:57:49   1393s] design sh 0.053.
[12/23 00:57:49   1393s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[12/23 00:57:49   1393s] design sh 0.044.
[12/23 00:57:51   1395s] CDPadU 0.251 -> 0.210. R=0.163, N=19759, GS=5.040
[12/23 00:57:51   1395s] OPERPROF: Finished CDPad at level 1, CPU:1.810, REAL:1.811, MEM:2049.4M
[12/23 00:57:51   1395s] OPERPROF: Starting InitSKP at level 1, MEM:2049.4M
[12/23 00:57:51   1395s] no activity file in design. spp won't run.
[12/23 00:57:54   1397s] no activity file in design. spp won't run.
[12/23 00:57:59   1402s] *** Finished SKP initialization (cpu=0:00:07.8, real=0:00:08.0)***
[12/23 00:57:59   1402s] OPERPROF: Finished InitSKP at level 1, CPU:7.780, REAL:7.778, MEM:2056.7M
[12/23 00:57:59   1402s] NP #FI/FS/SF FL/PI: 6/0/0 19759/0
[12/23 00:57:59   1403s] no activity file in design. spp won't run.
[12/23 00:57:59   1403s] 
[12/23 00:57:59   1403s] AB Est...
[12/23 00:57:59   1403s] OPERPROF: Starting npPlace at level 1, MEM:2056.7M
[12/23 00:57:59   1403s] OPERPROF: Finished npPlace at level 1, CPU:0.320, REAL:0.315, MEM:2101.6M
[12/23 00:57:59   1403s] Iteration  5: Skipped, with CDP Off
[12/23 00:57:59   1403s] 
[12/23 00:57:59   1403s] AB Est...
[12/23 00:57:59   1403s] OPERPROF: Starting npPlace at level 1, MEM:2101.6M
[12/23 00:57:59   1403s] OPERPROF: Finished npPlace at level 1, CPU:0.290, REAL:0.295, MEM:2101.6M
[12/23 00:57:59   1403s] Iteration  6: Skipped, with CDP Off
[12/23 00:57:59   1403s] 
[12/23 00:57:59   1403s] AB Est...
[12/23 00:57:59   1403s] OPERPROF: Starting npPlace at level 1, MEM:2101.6M
[12/23 00:58:00   1404s] OPERPROF: Finished npPlace at level 1, CPU:0.280, REAL:0.284, MEM:2101.6M
[12/23 00:58:00   1404s] Iteration  7: Skipped, with CDP Off
[12/23 00:58:00   1404s] OPERPROF: Starting npPlace at level 1, MEM:2101.6M
[12/23 00:58:00   1404s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/23 00:58:00   1404s] No instances found in the vector
[12/23 00:58:00   1404s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2101.6M, DRC: 0)
[12/23 00:58:00   1404s] 0 (out of 0) MH cells were successfully legalized.
[12/23 00:58:03   1407s] Iteration  8: Total net bbox = 1.552e+06 (6.53e+05 8.99e+05)
[12/23 00:58:03   1407s]               Est.  stn bbox = 1.872e+06 (8.05e+05 1.07e+06)
[12/23 00:58:03   1407s]               cpu = 0:00:03.3 real = 0:00:03.0 mem = 2158.8M
[12/23 00:58:03   1407s] OPERPROF: Finished npPlace at level 1, CPU:3.580, REAL:3.582, MEM:2158.8M
[12/23 00:58:04   1408s] no activity file in design. spp won't run.
[12/23 00:58:04   1408s] NP #FI/FS/SF FL/PI: 6/0/0 19759/0
[12/23 00:58:04   1408s] no activity file in design. spp won't run.
[12/23 00:58:04   1408s] OPERPROF: Starting npPlace at level 1, MEM:2158.8M
[12/23 00:58:04   1408s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/23 00:58:04   1408s] No instances found in the vector
[12/23 00:58:04   1408s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2158.8M, DRC: 0)
[12/23 00:58:04   1408s] 0 (out of 0) MH cells were successfully legalized.
[12/23 00:58:09   1413s] Iteration  9: Total net bbox = 1.510e+06 (6.34e+05 8.76e+05)
[12/23 00:58:09   1413s]               Est.  stn bbox = 1.823e+06 (7.83e+05 1.04e+06)
[12/23 00:58:09   1413s]               cpu = 0:00:04.7 real = 0:00:05.0 mem = 2155.8M
[12/23 00:58:09   1413s] OPERPROF: Finished npPlace at level 1, CPU:4.980, REAL:4.977, MEM:2155.8M
[12/23 00:58:09   1413s] no activity file in design. spp won't run.
[12/23 00:58:09   1413s] NP #FI/FS/SF FL/PI: 6/0/0 19759/0
[12/23 00:58:09   1413s] no activity file in design. spp won't run.
[12/23 00:58:09   1413s] OPERPROF: Starting npPlace at level 1, MEM:2155.8M
[12/23 00:58:09   1413s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/23 00:58:09   1413s] No instances found in the vector
[12/23 00:58:09   1413s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2155.8M, DRC: 0)
[12/23 00:58:09   1413s] 0 (out of 0) MH cells were successfully legalized.
[12/23 00:58:10   1413s] Starting Early Global Route supply map. mem = 2155.8M
[12/23 00:58:10   1414s] Finished Early Global Route supply map. mem = 2198.4M
[12/23 00:58:52   1456s] Iteration 10: Total net bbox = 1.511e+06 (6.35e+05 8.75e+05)
[12/23 00:58:52   1456s]               Est.  stn bbox = 1.827e+06 (7.87e+05 1.04e+06)
[12/23 00:58:52   1456s]               cpu = 0:00:42.7 real = 0:00:43.0 mem = 2157.4M
[12/23 00:58:52   1456s] OPERPROF: Finished npPlace at level 1, CPU:42.970, REAL:42.893, MEM:2157.4M
[12/23 00:58:52   1456s] no activity file in design. spp won't run.
[12/23 00:58:52   1456s] NP #FI/FS/SF FL/PI: 6/0/0 19759/0
[12/23 00:58:52   1456s] no activity file in design. spp won't run.
[12/23 00:58:52   1456s] OPERPROF: Starting npPlace at level 1, MEM:2157.4M
[12/23 00:58:53   1457s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/23 00:58:53   1457s] No instances found in the vector
[12/23 00:58:53   1457s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2157.4M, DRC: 0)
[12/23 00:58:53   1457s] 0 (out of 0) MH cells were successfully legalized.
[12/23 01:00:58   1582s] Iteration 11: Total net bbox = 1.563e+06 (6.61e+05 9.02e+05)
[12/23 01:00:58   1582s]               Est.  stn bbox = 1.881e+06 (8.14e+05 1.07e+06)
[12/23 01:00:58   1582s]               cpu = 0:02:06 real = 0:02:05 mem = 2253.7M
[12/23 01:00:58   1582s] OPERPROF: Finished npPlace at level 1, CPU:125.780, REAL:125.630, MEM:2253.7M
[12/23 01:00:58   1582s] no activity file in design. spp won't run.
[12/23 01:00:58   1582s] NP #FI/FS/SF FL/PI: 6/0/0 19759/0
[12/23 01:00:58   1582s] no activity file in design. spp won't run.
[12/23 01:00:58   1583s] OPERPROF: Starting npPlace at level 1, MEM:2253.7M
[12/23 01:00:59   1583s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/23 01:00:59   1583s] No instances found in the vector
[12/23 01:00:59   1583s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2253.7M, DRC: 0)
[12/23 01:00:59   1583s] 0 (out of 0) MH cells were successfully legalized.
[12/23 01:01:08   1592s] Iteration 12: Total net bbox = 1.619e+06 (6.82e+05 9.37e+05)
[12/23 01:01:08   1592s]               Est.  stn bbox = 1.938e+06 (8.35e+05 1.10e+06)
[12/23 01:01:08   1592s]               cpu = 0:00:09.1 real = 0:00:09.0 mem = 2161.7M
[12/23 01:01:08   1592s] OPERPROF: Finished npPlace at level 1, CPU:9.350, REAL:9.345, MEM:2161.7M
[12/23 01:01:08   1592s] Move report: Timing Driven Placement moves 19759 insts, mean move: 17.91 um, max move: 666.76 um
[12/23 01:01:08   1592s] 	Max move on inst (AXI/WD/U115): (754.54, 1622.88) --> (1335.86, 1708.32)
[12/23 01:01:08   1592s] no activity file in design. spp won't run.
[12/23 01:01:08   1592s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2161.7M
[12/23 01:01:08   1592s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2161.7M
[12/23 01:01:08   1592s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.090, REAL:0.083, MEM:2161.7M
[12/23 01:01:08   1592s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2161.7M
[12/23 01:01:08   1592s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2161.7M
[12/23 01:01:08   1592s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.160, REAL:0.163, MEM:2161.7M
[12/23 01:01:08   1592s] 
[12/23 01:01:08   1592s] Finished Incremental Placement (cpu=0:03:21, real=0:03:20, mem=2161.7M)
[12/23 01:01:08   1592s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/23 01:01:08   1592s] Type 'man IMPSP-9025' for more detail.
[12/23 01:01:08   1592s] CongRepair sets shifter mode to gplace
[12/23 01:01:08   1592s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2161.7M
[12/23 01:01:08   1592s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2161.7M
[12/23 01:01:08   1592s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2161.7M
[12/23 01:01:08   1592s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[12/23 01:01:08   1592s] All LLGs are deleted
[12/23 01:01:08   1592s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2161.7M
[12/23 01:01:08   1592s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:2161.7M
[12/23 01:01:08   1592s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2161.7M
[12/23 01:01:08   1592s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2161.7M
[12/23 01:01:08   1592s] Core basic site is core_5040
[12/23 01:01:08   1592s] Fast DP-INIT is on for default
[12/23 01:01:08   1592s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/23 01:01:08   1592s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.310, REAL:0.112, MEM:2162.4M
[12/23 01:01:08   1593s] # Found 4 fixed insts to be non-legal.
[12/23 01:01:08   1593s] OPERPROF:         Starting CMU at level 5, MEM:2162.4M
[12/23 01:01:08   1593s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.003, MEM:2162.4M
[12/23 01:01:08   1593s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.360, REAL:0.156, MEM:2162.4M
[12/23 01:01:08   1593s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2162.4MB).
[12/23 01:01:08   1593s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.390, REAL:0.191, MEM:2162.4M
[12/23 01:01:08   1593s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.390, REAL:0.191, MEM:2162.4M
[12/23 01:01:08   1593s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25528.7
[12/23 01:01:08   1593s] OPERPROF:   Starting RefinePlace at level 2, MEM:2162.4M
[12/23 01:01:08   1593s] *** Starting refinePlace (0:26:33 mem=2162.4M) ***
[12/23 01:01:08   1593s] Total net bbox length = 1.650e+06 (7.118e+05 9.381e+05) (ext = 2.145e+05)
[12/23 01:01:08   1593s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/23 01:01:08   1593s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2162.4M
[12/23 01:01:08   1593s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.002, MEM:2162.4M
[12/23 01:01:08   1593s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2162.4M
[12/23 01:01:08   1593s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.002, MEM:2162.4M
[12/23 01:01:08   1593s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2162.4M
[12/23 01:01:08   1593s] Starting refinePlace ...
[12/23 01:01:08   1593s] ** Cut row section cpu time 0:00:00.0.
[12/23 01:01:08   1593s]    Spread Effort: high, pre-route mode, useDDP on.
[12/23 01:01:09   1593s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=2162.4MB) @(0:26:33 - 0:26:34).
[12/23 01:01:09   1593s] Move report: preRPlace moves 19759 insts, mean move: 1.56 um, max move: 8.83 um
[12/23 01:01:09   1593s] 	Max move on inst (CPU_wrapper/CPU/ID/RF/U1015): (2762.70, 2084.13) --> (2768.92, 2081.52)
[12/23 01:01:09   1593s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: MOAI1S
[12/23 01:01:09   1593s] wireLenOptFixPriorityInst 0 inst fixed
[12/23 01:01:09   1593s] Placement tweakage begins.
[12/23 01:01:09   1593s] wire length = 1.894e+06
[12/23 01:01:11   1595s] wire length = 1.850e+06
[12/23 01:01:11   1595s] Placement tweakage ends.
[12/23 01:01:11   1595s] Move report: tweak moves 2792 insts, mean move: 5.43 um, max move: 48.36 um
[12/23 01:01:11   1595s] 	Max move on inst (sensor_wrapper/sensor_ctrl/U15): (2931.36, 1043.28) --> (2979.72, 1043.28)
[12/23 01:01:11   1595s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.1, real=0:00:02.0, mem=2162.4MB) @(0:26:34 - 0:26:36).
[12/23 01:01:11   1595s] 
[12/23 01:01:11   1595s] Running Spiral with 1 thread in Normal Mode  fetchWidth=900 
[12/23 01:01:12   1596s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/23 01:01:12   1596s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=2162.4MB) @(0:26:36 - 0:26:37).
[12/23 01:01:12   1596s] Move report: Detail placement moves 19759 insts, mean move: 2.23 um, max move: 49.56 um
[12/23 01:01:12   1596s] 	Max move on inst (sensor_wrapper/sensor_ctrl/U15): (2931.67, 1044.79) --> (2979.72, 1043.28)
[12/23 01:01:12   1596s] 	Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 2162.4MB
[12/23 01:01:12   1596s] Statistics of distance of Instance movement in refine placement:
[12/23 01:01:12   1596s]   maximum (X+Y) =        49.56 um
[12/23 01:01:12   1596s]   inst (sensor_wrapper/sensor_ctrl/U15) with max move: (2931.67, 1044.79) -> (2979.72, 1043.28)
[12/23 01:01:12   1596s]   mean    (X+Y) =         2.23 um
[12/23 01:01:12   1596s] Summary Report:
[12/23 01:01:12   1596s] Instances move: 19759 (out of 19759 movable)
[12/23 01:01:12   1596s] Instances flipped: 0
[12/23 01:01:12   1596s] Mean displacement: 2.23 um
[12/23 01:01:12   1596s] Max displacement: 49.56 um (Instance: sensor_wrapper/sensor_ctrl/U15) (2931.67, 1044.79) -> (2979.72, 1043.28)
[12/23 01:01:12   1596s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: ND2P
[12/23 01:01:12   1596s] Total instances moved : 19759
[12/23 01:01:12   1596s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.840, REAL:3.836, MEM:2162.4M
[12/23 01:01:12   1596s] Total net bbox length = 1.618e+06 (6.756e+05 9.421e+05) (ext = 2.143e+05)
[12/23 01:01:12   1596s] Runtime: CPU: 0:00:03.9 REAL: 0:00:04.0 MEM: 2162.4MB
[12/23 01:01:12   1596s] [CPU] RefinePlace/total (cpu=0:00:03.9, real=0:00:04.0, mem=2162.4MB) @(0:26:33 - 0:26:37).
[12/23 01:01:12   1596s] *** Finished refinePlace (0:26:37 mem=2162.4M) ***
[12/23 01:01:12   1596s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25528.7
[12/23 01:01:12   1596s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.920, REAL:3.919, MEM:2162.4M
[12/23 01:01:12   1597s] OPERPROF: Finished RefinePlace2 at level 1, CPU:4.380, REAL:4.182, MEM:2162.4M
[12/23 01:01:12   1597s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2162.4M
[12/23 01:01:12   1597s] Starting Early Global Route congestion estimation: mem = 2162.4M
[12/23 01:01:12   1597s] (I)       Started Loading and Dumping File ( Curr Mem: 2162.41 MB )
[12/23 01:01:12   1597s] (I)       Reading DB...
[12/23 01:01:12   1597s] (I)       Read data from FE... (mem=2162.4M)
[12/23 01:01:12   1597s] (I)       Read nodes and places... (mem=2162.4M)
[12/23 01:01:12   1597s] (I)       Done Read nodes and places (cpu=0.030s, mem=2162.4M)
[12/23 01:01:12   1597s] (I)       Read nets... (mem=2162.4M)
[12/23 01:01:12   1597s] (I)       Done Read nets (cpu=0.070s, mem=2162.4M)
[12/23 01:01:12   1597s] (I)       Done Read data from FE (cpu=0.100s, mem=2162.4M)
[12/23 01:01:12   1597s] (I)       before initializing RouteDB syMemory usage = 2162.4 MB
[12/23 01:01:12   1597s] (I)       == Non-default Options ==
[12/23 01:01:12   1597s] (I)       Maximum routing layer                              : 6
[12/23 01:01:12   1597s] (I)       Use non-blocking free Dbs wires                    : false
[12/23 01:01:12   1597s] (I)       Counted 132591 PG shapes. We will not process PG shapes layer by layer.
[12/23 01:01:12   1597s] (I)       Use row-based GCell size
[12/23 01:01:12   1597s] (I)       GCell unit size  : 5040
[12/23 01:01:12   1597s] (I)       GCell multiplier : 1
[12/23 01:01:12   1597s] (I)       build grid graph
[12/23 01:01:12   1597s] (I)       build grid graph start
[12/23 01:01:12   1597s] [NR-eGR] Track table information for default rule: 
[12/23 01:01:12   1597s] [NR-eGR] metal1 has no routable track
[12/23 01:01:12   1597s] [NR-eGR] metal2 has single uniform track structure
[12/23 01:01:12   1597s] [NR-eGR] metal3 has single uniform track structure
[12/23 01:01:12   1597s] [NR-eGR] metal4 has single uniform track structure
[12/23 01:01:12   1597s] [NR-eGR] metal5 has single uniform track structure
[12/23 01:01:12   1597s] [NR-eGR] metal6 has single uniform track structure
[12/23 01:01:12   1597s] (I)       build grid graph end
[12/23 01:01:12   1597s] (I)       ===========================================================================
[12/23 01:01:12   1597s] (I)       == Report All Rule Vias ==
[12/23 01:01:12   1597s] (I)       ===========================================================================
[12/23 01:01:12   1597s] (I)        Via Rule : (Default)
[12/23 01:01:12   1597s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/23 01:01:12   1597s] (I)       ---------------------------------------------------------------------------
[12/23 01:01:12   1597s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[12/23 01:01:12   1597s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[12/23 01:01:12   1597s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[12/23 01:01:12   1597s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[12/23 01:01:12   1597s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[12/23 01:01:12   1597s] (I)       ===========================================================================
[12/23 01:01:12   1597s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2162.41 MB )
[12/23 01:01:12   1597s] (I)       Num PG vias on layer 2 : 0
[12/23 01:01:12   1597s] (I)       Num PG vias on layer 3 : 0
[12/23 01:01:12   1597s] (I)       Num PG vias on layer 4 : 0
[12/23 01:01:12   1597s] (I)       Num PG vias on layer 5 : 0
[12/23 01:01:12   1597s] (I)       Num PG vias on layer 6 : 0
[12/23 01:01:12   1597s] [NR-eGR] Read 213401 PG shapes
[12/23 01:01:12   1597s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:12   1597s] [NR-eGR] #Routing Blockages  : 0
[12/23 01:01:12   1597s] [NR-eGR] #Instance Blockages : 11196
[12/23 01:01:12   1597s] [NR-eGR] #PG Blockages       : 213401
[12/23 01:01:12   1597s] [NR-eGR] #Halo Blockages     : 0
[12/23 01:01:12   1597s] [NR-eGR] #Boundary Blockages : 0
[12/23 01:01:12   1597s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/23 01:01:12   1597s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/23 01:01:12   1597s] (I)       readDataFromPlaceDB
[12/23 01:01:12   1597s] (I)       Read net information..
[12/23 01:01:12   1597s] [NR-eGR] Read numTotalNets=20512  numIgnoredNets=0
[12/23 01:01:12   1597s] (I)       Read testcase time = 0.010 seconds
[12/23 01:01:12   1597s] 
[12/23 01:01:12   1597s] (I)       early_global_route_priority property id does not exist.
[12/23 01:01:12   1597s] (I)       Start initializing grid graph
[12/23 01:01:12   1597s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/23 01:01:12   1597s] (I)       End initializing grid graph
[12/23 01:01:12   1597s] (I)       Model blockages into capacity
[12/23 01:01:12   1597s] (I)       Read Num Blocks=224597  Num Prerouted Wires=0  Num CS=0
[12/23 01:01:12   1597s] (I)       Started Modeling ( Curr Mem: 2162.41 MB )
[12/23 01:01:12   1597s] (I)       Layer 1 (V) : #blockages 79213 : #preroutes 0
[12/23 01:01:12   1597s] (I)       Layer 2 (H) : #blockages 71829 : #preroutes 0
[12/23 01:01:12   1597s] (I)       Layer 3 (V) : #blockages 55451 : #preroutes 0
[12/23 01:01:13   1597s] (I)       Layer 4 (H) : #blockages 18104 : #preroutes 0
[12/23 01:01:13   1597s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/23 01:01:13   1597s] (I)       Finished Modeling ( CPU: 0.18 sec, Real: 0.17 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       -- layer congestion ratio --
[12/23 01:01:13   1597s] (I)       Layer 1 : 0.100000
[12/23 01:01:13   1597s] (I)       Layer 2 : 0.700000
[12/23 01:01:13   1597s] (I)       Layer 3 : 0.700000
[12/23 01:01:13   1597s] (I)       Layer 4 : 0.700000
[12/23 01:01:13   1597s] (I)       Layer 5 : 0.700000
[12/23 01:01:13   1597s] (I)       Layer 6 : 0.700000
[12/23 01:01:13   1597s] (I)       ----------------------------
[12/23 01:01:13   1597s] (I)       Number of ignored nets = 0
[12/23 01:01:13   1597s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/23 01:01:13   1597s] (I)       Number of clock nets = 2.  Ignored: No
[12/23 01:01:13   1597s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/23 01:01:13   1597s] (I)       Number of special nets = 0.  Ignored: Yes
[12/23 01:01:13   1597s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/23 01:01:13   1597s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/23 01:01:13   1597s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/23 01:01:13   1597s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/23 01:01:13   1597s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/23 01:01:13   1597s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/23 01:01:13   1597s] (I)       Before initializing Early Global Route syMemory usage = 2162.4 MB
[12/23 01:01:13   1597s] (I)       Ndr track 0 does not exist
[12/23 01:01:13   1597s] (I)       ---------------------Grid Graph Info--------------------
[12/23 01:01:13   1597s] (I)       Routing area        : (0, 0) - (3162000, 3160080)
[12/23 01:01:13   1597s] (I)       Core area           : (35340, 35280) - (3126660, 3124800)
[12/23 01:01:13   1597s] (I)       Site width          :   620  (dbu)
[12/23 01:01:13   1597s] (I)       Row height          :  5040  (dbu)
[12/23 01:01:13   1597s] (I)       GCell width         :  5040  (dbu)
[12/23 01:01:13   1597s] (I)       GCell height        :  5040  (dbu)
[12/23 01:01:13   1597s] (I)       Grid                :   628   627     6
[12/23 01:01:13   1597s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/23 01:01:13   1597s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/23 01:01:13   1597s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/23 01:01:13   1597s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/23 01:01:13   1597s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/23 01:01:13   1597s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/23 01:01:13   1597s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/23 01:01:13   1597s] (I)       First track coord   :     0   310   280   310   280  3410
[12/23 01:01:13   1597s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/23 01:01:13   1597s] (I)       Total num of tracks :     0  5100  5643  5100  5643  1274
[12/23 01:01:13   1597s] (I)       Num of masks        :     1     1     1     1     1     1
[12/23 01:01:13   1597s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/23 01:01:13   1597s] (I)       --------------------------------------------------------
[12/23 01:01:13   1597s] 
[12/23 01:01:13   1597s] [NR-eGR] ============ Routing rule table ============
[12/23 01:01:13   1597s] [NR-eGR] Rule id: 0  Nets: 20512 
[12/23 01:01:13   1597s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/23 01:01:13   1597s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/23 01:01:13   1597s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/23 01:01:13   1597s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/23 01:01:13   1597s] [NR-eGR] ========================================
[12/23 01:01:13   1597s] [NR-eGR] 
[12/23 01:01:13   1597s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/23 01:01:13   1597s] (I)       blocked tracks on layer2 : = 2225263 / 3197700 (69.59%)
[12/23 01:01:13   1597s] (I)       blocked tracks on layer3 : = 2271681 / 3543804 (64.10%)
[12/23 01:01:13   1597s] (I)       blocked tracks on layer4 : = 2152311 / 3197700 (67.31%)
[12/23 01:01:13   1597s] (I)       blocked tracks on layer5 : = 595320 / 3543804 (16.80%)
[12/23 01:01:13   1597s] (I)       blocked tracks on layer6 : = 0 / 798798 (0.00%)
[12/23 01:01:13   1597s] (I)       After initializing Early Global Route syMemory usage = 2162.4 MB
[12/23 01:01:13   1597s] (I)       Finished Loading and Dumping File ( CPU: 0.41 sec, Real: 0.41 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Reset routing kernel
[12/23 01:01:13   1597s] (I)       Started Global Routing ( Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       ============= Initialization =============
[12/23 01:01:13   1597s] (I)       totalPins=78434  totalGlobalPin=73860 (94.17%)
[12/23 01:01:13   1597s] (I)       Started Net group 1 ( Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Started Build MST ( Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Generate topology with single threads
[12/23 01:01:13   1597s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       total 2D Cap : 7140944 = (4229316 H, 2911628 V)
[12/23 01:01:13   1597s] [NR-eGR] Layer group 1: route 20512 net(s) in layer range [2, 6]
[12/23 01:01:13   1597s] (I)       
[12/23 01:01:13   1597s] (I)       ============  Phase 1a Route ============
[12/23 01:01:13   1597s] (I)       Started Phase 1a ( Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Started Pattern routing ( Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Finished Pattern routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/23 01:01:13   1597s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Usage: 360324 = (154969 H, 205355 V) = (3.66% H, 7.05% V) = (7.810e+05um H, 1.035e+06um V)
[12/23 01:01:13   1597s] (I)       Finished Phase 1a ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       
[12/23 01:01:13   1597s] (I)       ============  Phase 1b Route ============
[12/23 01:01:13   1597s] (I)       Started Phase 1b ( Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Started Monotonic routing ( Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Finished Monotonic routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Usage: 360471 = (155098 H, 205373 V) = (3.67% H, 7.05% V) = (7.817e+05um H, 1.035e+06um V)
[12/23 01:01:13   1597s] (I)       Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 1.816774e+06um
[12/23 01:01:13   1597s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       
[12/23 01:01:13   1597s] (I)       ============  Phase 1c Route ============
[12/23 01:01:13   1597s] (I)       Started Phase 1c ( Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Started Two level routing ( Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Level2 Grid: 126 x 126
[12/23 01:01:13   1597s] (I)       Started Two Level Routing ( Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Finished Two level routing ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Usage: 360475 = (155100 H, 205375 V) = (3.67% H, 7.05% V) = (7.817e+05um H, 1.035e+06um V)
[12/23 01:01:13   1597s] (I)       Finished Phase 1c ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       
[12/23 01:01:13   1597s] (I)       ============  Phase 1d Route ============
[12/23 01:01:13   1597s] (I)       Started Phase 1d ( Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Started Detoured routing ( Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Usage: 360581 = (155201 H, 205380 V) = (3.67% H, 7.05% V) = (7.822e+05um H, 1.035e+06um V)
[12/23 01:01:13   1597s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       
[12/23 01:01:13   1597s] (I)       ============  Phase 1e Route ============
[12/23 01:01:13   1597s] (I)       Started Phase 1e ( Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Started Route legalization ( Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Usage: 360581 = (155201 H, 205380 V) = (3.67% H, 7.05% V) = (7.822e+05um H, 1.035e+06um V)
[12/23 01:01:13   1597s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.817328e+06um
[12/23 01:01:13   1597s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Started Layer assignment ( Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Current Layer assignment [Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:13   1597s] (I)       Running layer assignment with 1 threads
[12/23 01:01:13   1598s] (I)       Finished Layer assignment ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:13   1598s] (I)       Finished Net group 1 ( CPU: 0.64 sec, Real: 0.64 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:13   1598s] (I)       
[12/23 01:01:13   1598s] (I)       ============  Phase 1l Route ============
[12/23 01:01:13   1598s] (I)       Started Phase 1l ( Curr Mem: 2162.41 MB )
[12/23 01:01:13   1598s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:13   1598s] (I)       
[12/23 01:01:13   1598s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/23 01:01:13   1598s] [NR-eGR]                        OverCon           OverCon            
[12/23 01:01:13   1598s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/23 01:01:13   1598s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/23 01:01:13   1598s] [NR-eGR] ---------------------------------------------------------------
[12/23 01:01:13   1598s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 01:01:13   1598s] [NR-eGR]  metal2  (2)       309( 0.21%)        12( 0.01%)   ( 0.22%) 
[12/23 01:01:13   1598s] [NR-eGR]  metal3  (3)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 01:01:13   1598s] [NR-eGR]  metal4  (4)        44( 0.03%)         0( 0.00%)   ( 0.03%) 
[12/23 01:01:13   1598s] [NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 01:01:13   1598s] [NR-eGR]  metal6  (6)        18( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 01:01:13   1598s] [NR-eGR] ---------------------------------------------------------------
[12/23 01:01:13   1598s] [NR-eGR] Total              375( 0.03%)        12( 0.00%)   ( 0.03%) 
[12/23 01:01:13   1598s] [NR-eGR] 
[12/23 01:01:13   1598s] (I)       Finished Global Routing ( CPU: 0.72 sec, Real: 0.72 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:13   1598s] (I)       total 2D Cap : 7221235 = (4282489 H, 2938746 V)
[12/23 01:01:13   1598s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[12/23 01:01:13   1598s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[12/23 01:01:13   1598s] Early Global Route congestion estimation runtime: 1.23 seconds, mem = 2162.4M
[12/23 01:01:13   1598s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.230, REAL:1.226, MEM:2162.4M
[12/23 01:01:13   1598s] OPERPROF: Starting HotSpotCal at level 1, MEM:2162.4M
[12/23 01:01:13   1598s] [hotspot] +------------+---------------+---------------+
[12/23 01:01:13   1598s] [hotspot] |            |   max hotspot | total hotspot |
[12/23 01:01:13   1598s] [hotspot] +------------+---------------+---------------+
[12/23 01:01:13   1598s] [hotspot] | normalized |          0.00 |          0.00 |
[12/23 01:01:13   1598s] [hotspot] +------------+---------------+---------------+
[12/23 01:01:13   1598s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/23 01:01:13   1598s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/23 01:01:13   1598s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.031, MEM:2162.4M
[12/23 01:01:13   1598s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2162.4M
[12/23 01:01:13   1598s] Starting Early Global Route wiring: mem = 2162.4M
[12/23 01:01:13   1598s] (I)       ============= track Assignment ============
[12/23 01:01:14   1598s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2162.41 MB )
[12/23 01:01:14   1598s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:14   1598s] (I)       Started Track Assignment ( Curr Mem: 2162.41 MB )
[12/23 01:01:14   1598s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/23 01:01:14   1598s] (I)       Running track assignment with 1 threads
[12/23 01:01:14   1598s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:14   1598s] (I)       Run Multi-thread track assignment
[12/23 01:01:14   1598s] (I)       Finished Track Assignment ( CPU: 0.60 sec, Real: 0.59 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:14   1598s] [NR-eGR] Started Export DB wires ( Curr Mem: 2162.41 MB )
[12/23 01:01:14   1598s] [NR-eGR] Started Export all nets ( Curr Mem: 2162.41 MB )
[12/23 01:01:14   1599s] [NR-eGR] Finished Export all nets ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:14   1599s] [NR-eGR] Started Set wire vias ( Curr Mem: 2162.41 MB )
[12/23 01:01:14   1599s] [NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:14   1599s] [NR-eGR] Finished Export DB wires ( CPU: 0.20 sec, Real: 0.19 sec, Curr Mem: 2162.41 MB )
[12/23 01:01:14   1599s] [NR-eGR] --------------------------------------------------------------------------
[12/23 01:01:14   1599s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 78267
[12/23 01:01:14   1599s] [NR-eGR] metal2  (2V) length: 5.149234e+05um, number of vias: 116426
[12/23 01:01:14   1599s] [NR-eGR] metal3  (3H) length: 5.546524e+05um, number of vias: 10992
[12/23 01:01:14   1599s] [NR-eGR] metal4  (4V) length: 3.882774e+05um, number of vias: 3287
[12/23 01:01:14   1599s] [NR-eGR] metal5  (5H) length: 2.488103e+05um, number of vias: 1086
[12/23 01:01:14   1599s] [NR-eGR] metal6  (6V) length: 1.580914e+05um, number of vias: 0
[12/23 01:01:14   1599s] [NR-eGR] Total length: 1.864755e+06um, number of vias: 210058
[12/23 01:01:14   1599s] [NR-eGR] --------------------------------------------------------------------------
[12/23 01:01:14   1599s] [NR-eGR] Total eGR-routed clock nets wire length: 5.850640e+04um 
[12/23 01:01:14   1599s] [NR-eGR] --------------------------------------------------------------------------
[12/23 01:01:14   1599s] Early Global Route wiring runtime: 0.96 seconds, mem = 2117.4M
[12/23 01:01:14   1599s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.960, REAL:0.947, MEM:2117.4M
[12/23 01:01:14   1599s] 0 delay mode for cte disabled.
[12/23 01:01:14   1599s] SKP cleared!
[12/23 01:01:14   1599s] 
[12/23 01:01:14   1599s] *** Finished incrementalPlace (cpu=0:03:29, real=0:03:29)***
[12/23 01:01:14   1599s] All LLGs are deleted
[12/23 01:01:14   1599s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2117.4M
[12/23 01:01:14   1599s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.007, MEM:2117.4M
[12/23 01:01:14   1599s] Start to check current routing status for nets...
[12/23 01:01:15   1599s] All nets are already routed correctly.
[12/23 01:01:15   1599s] End to check current routing status for nets (mem=2117.4M)
[12/23 01:01:15   1599s] Extraction called for design 'top' of instances=19765 and nets=22046 using extraction engine 'preRoute' .
[12/23 01:01:15   1599s] PreRoute RC Extraction called for design top.
[12/23 01:01:15   1599s] RC Extraction called in multi-corner(1) mode.
[12/23 01:01:15   1599s] RCMode: PreRoute
[12/23 01:01:15   1599s]       RC Corner Indexes            0   
[12/23 01:01:15   1599s] Capacitance Scaling Factor   : 1.00000 
[12/23 01:01:15   1599s] Resistance Scaling Factor    : 1.00000 
[12/23 01:01:15   1599s] Clock Cap. Scaling Factor    : 1.00000 
[12/23 01:01:15   1599s] Clock Res. Scaling Factor    : 1.00000 
[12/23 01:01:15   1599s] Shrink Factor                : 1.00000
[12/23 01:01:15   1599s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/23 01:01:15   1599s] Using capacitance table file ...
[12/23 01:01:15   1599s] LayerId::1 widthSet size::4
[12/23 01:01:15   1599s] LayerId::2 widthSet size::4
[12/23 01:01:15   1599s] LayerId::3 widthSet size::4
[12/23 01:01:15   1599s] LayerId::4 widthSet size::4
[12/23 01:01:15   1599s] LayerId::5 widthSet size::4
[12/23 01:01:15   1599s] LayerId::6 widthSet size::2
[12/23 01:01:15   1599s] Updating RC grid for preRoute extraction ...
[12/23 01:01:15   1599s] Initializing multi-corner capacitance tables ... 
[12/23 01:01:15   1599s] Initializing multi-corner resistance tables ...
[12/23 01:01:15   1599s] {RT RC 0 6 6 {5 0} 1}
[12/23 01:01:15   1599s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.321007 ; uaWl: 1.000000 ; uaWlH: 0.426426 ; aWlH: 0.000000 ; Pmax: 0.886600 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[12/23 01:01:15   1599s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2117.414M)
[12/23 01:01:16   1600s] Compute RC Scale Done ...
[12/23 01:01:16   1600s] **optDesign ... cpu = 0:04:41, real = 0:04:40, mem = 1540.2M, totSessionCpu=0:26:41 **
[12/23 01:01:16   1601s] #################################################################################
[12/23 01:01:16   1601s] # Design Stage: PreRoute
[12/23 01:01:16   1601s] # Design Name: top
[12/23 01:01:16   1601s] # Design Mode: 180nm
[12/23 01:01:16   1601s] # Analysis Mode: MMMC Non-OCV 
[12/23 01:01:16   1601s] # Parasitics Mode: No SPEF/RCDB
[12/23 01:01:16   1601s] # Signoff Settings: SI Off 
[12/23 01:01:16   1601s] #################################################################################
[12/23 01:01:18   1603s] Calculate delays in BcWc mode...
[12/23 01:01:18   1603s] Topological Sorting (REAL = 0:00:00.0, MEM = 2018.5M, InitMEM = 2015.5M)
[12/23 01:01:18   1603s] Start delay calculation (fullDC) (1 T). (MEM=2018.48)
[12/23 01:01:19   1603s] End AAE Lib Interpolated Model. (MEM=2035.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/23 01:01:28   1612s] Total number of fetched objects 21003
[12/23 01:01:28   1612s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[12/23 01:01:28   1612s] End delay calculation. (MEM=2050.8 CPU=0:00:07.9 REAL=0:00:08.0)
[12/23 01:01:28   1612s] End delay calculation (fullDC). (MEM=2050.8 CPU=0:00:09.6 REAL=0:00:10.0)
[12/23 01:01:28   1612s] *** CDM Built up (cpu=0:00:11.8  real=0:00:12.0  mem= 2050.8M) ***
[12/23 01:01:32   1616s] *** Timing NOT met, worst failing slack is -0.004
[12/23 01:01:32   1616s] *** Check timing (0:00:00.0)
[12/23 01:01:32   1616s] Deleting Lib Analyzer.
[12/23 01:01:32   1616s] Begin: GigaOpt Optimization in WNS mode
[12/23 01:01:32   1616s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[12/23 01:01:32   1616s] Info: 2 clock nets excluded from IPO operation.
[12/23 01:01:32   1616s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:26:56.7/0:47:45.2 (0.6), mem = 2066.8M
[12/23 01:01:32   1616s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25528.13
[12/23 01:01:32   1616s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/23 01:01:32   1616s] ### Creating PhyDesignMc. totSessionCpu=0:26:57 mem=2066.8M
[12/23 01:01:32   1616s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/23 01:01:32   1616s] OPERPROF: Starting DPlace-Init at level 1, MEM:2066.8M
[12/23 01:01:32   1616s] #spOpts: N=180 minPadR=1.1 
[12/23 01:01:32   1616s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2066.8M
[12/23 01:01:32   1616s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2066.8M
[12/23 01:01:32   1616s] Core basic site is core_5040
[12/23 01:01:32   1617s] Fast DP-INIT is on for default
[12/23 01:01:32   1617s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/23 01:01:32   1617s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.360, REAL:0.132, MEM:2082.8M
[12/23 01:01:32   1617s] OPERPROF:     Starting CMU at level 3, MEM:2082.8M
[12/23 01:01:32   1617s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:2082.8M
[12/23 01:01:32   1617s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.400, REAL:0.180, MEM:2082.8M
[12/23 01:01:32   1617s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=2082.8MB).
[12/23 01:01:32   1617s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.460, REAL:0.230, MEM:2082.8M
[12/23 01:01:32   1617s] TotalInstCnt at PhyDesignMc Initialization: 19,759
[12/23 01:01:32   1617s] ### Creating PhyDesignMc, finished. totSessionCpu=0:26:57 mem=2082.8M
[12/23 01:01:32   1617s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 01:01:32   1617s] 
[12/23 01:01:32   1617s] Creating Lib Analyzer ...
[12/23 01:01:32   1617s] **Info: Trial Route has Max Route Layer 15/6.
[12/23 01:01:33   1617s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/23 01:01:33   1617s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/23 01:01:33   1617s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/23 01:01:33   1617s] 
[12/23 01:01:33   1617s] {RT RC 0 6 6 {5 0} 1}
[12/23 01:01:36   1621s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:27:01 mem=2082.8M
[12/23 01:01:36   1621s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:27:01 mem=2082.8M
[12/23 01:01:36   1621s] Creating Lib Analyzer, finished. 
[12/23 01:01:36   1621s] 
[12/23 01:01:36   1621s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/23 01:01:36   1621s] ### Creating LA Mngr. totSessionCpu=0:27:01 mem=2082.8M
[12/23 01:01:36   1621s] ### Creating LA Mngr, finished. totSessionCpu=0:27:01 mem=2082.8M
[12/23 01:01:48   1632s] *info: 2 clock nets excluded
[12/23 01:01:48   1632s] *info: 2 special nets excluded.
[12/23 01:01:48   1632s] *info: 1534 no-driver nets excluded.
[12/23 01:01:51   1635s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.25528.2
[12/23 01:01:53   1638s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[12/23 01:01:55   1640s] ** GigaOpt Optimizer WNS Slack -0.004 TNS Slack -0.007 Density 16.32
[12/23 01:01:55   1640s] Optimizer WNS Pass 0
[12/23 01:01:55   1640s] OptDebug: Start of Optimizer WNS Pass 0: default* WNS -0.004 TNS -0.004; reg2reg* WNS -0.003 TNS -0.003; HEPG WNS -0.003 TNS -0.003; all paths WNS -0.004 TNS -0.007
[12/23 01:01:55   1640s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2101.9M
[12/23 01:01:55   1640s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2101.9M
[12/23 01:01:56   1640s] Active Path Group: reg2reg  
[12/23 01:01:56   1641s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
[12/23 01:01:56   1641s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
[12/23 01:01:56   1641s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
[12/23 01:01:56   1641s] |  -0.003|   -0.004|  -0.003|   -0.007|    16.32%|   0:00:00.0| 2101.9M|    AV_max|  reg2reg| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
[12/23 01:01:56   1641s] |   0.032|   -0.004|   0.000|   -0.004|    16.32%|   0:00:00.0| 2101.9M|    AV_max|  reg2reg| CPU_wrapper/L1CI/DA/i_data_array/DI124            |
[12/23 01:01:56   1641s] |   0.067|   -0.004|   0.000|   -0.004|    16.32%|   0:00:00.0| 2101.9M|    AV_max|  reg2reg| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
[12/23 01:01:56   1641s] |   0.067|   -0.004|   0.000|   -0.004|    16.32%|   0:00:00.0| 2101.9M|    AV_max|  reg2reg| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
[12/23 01:01:56   1641s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
[12/23 01:01:56   1641s] 
[12/23 01:01:56   1641s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2101.9M) ***
[12/23 01:01:56   1641s] Active Path Group: default 
[12/23 01:01:56   1641s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
[12/23 01:01:56   1641s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
[12/23 01:01:56   1641s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
[12/23 01:01:56   1641s] |  -0.004|   -0.004|  -0.004|   -0.004|    16.32%|   0:00:00.0| 2101.9M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI107            |
[12/23 01:01:58   1642s] |   0.028|    0.028|   0.000|    0.000|    16.32%|   0:00:02.0| 2104.9M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI124            |
[12/23 01:01:59   1644s] |   0.057|    0.057|   0.000|    0.000|    16.32%|   0:00:01.0| 2112.9M|    AV_max|  default| DRAM_WEn[0]                                       |
[12/23 01:01:59   1644s] |   0.057|    0.057|   0.000|    0.000|    16.32%|   0:00:00.0| 2112.9M|    AV_max|  default| DRAM_WEn[0]                                       |
[12/23 01:01:59   1644s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
[12/23 01:01:59   1644s] 
[12/23 01:01:59   1644s] *** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:03.0 mem=2112.9M) ***
[12/23 01:01:59   1644s] 
[12/23 01:01:59   1644s] *** Finished Optimize Step Cumulative (cpu=0:00:03.2 real=0:00:03.0 mem=2112.9M) ***
[12/23 01:01:59   1644s] OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.057 TNS 0.000; reg2reg* WNS 0.067 TNS 0.000; HEPG WNS 0.067 TNS 0.000; all paths WNS 0.057 TNS 0.000
[12/23 01:01:59   1644s] ** GigaOpt Optimizer WNS Slack 0.057 TNS Slack 0.000 Density 16.32
[12/23 01:01:59   1644s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.25528.2
[12/23 01:01:59   1644s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2112.9M
[12/23 01:01:59   1644s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2112.9M
[12/23 01:01:59   1644s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2112.9M
[12/23 01:01:59   1644s] OPERPROF:       Starting CMU at level 4, MEM:2112.9M
[12/23 01:01:59   1644s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.004, MEM:2112.9M
[12/23 01:01:59   1644s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.107, MEM:2112.9M
[12/23 01:01:59   1644s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.151, MEM:2112.9M
[12/23 01:01:59   1644s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.151, MEM:2112.9M
[12/23 01:01:59   1644s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25528.8
[12/23 01:01:59   1644s] OPERPROF: Starting RefinePlace at level 1, MEM:2112.9M
[12/23 01:01:59   1644s] *** Starting refinePlace (0:27:24 mem=2112.9M) ***
[12/23 01:01:59   1644s] Total net bbox length = 1.618e+06 (6.756e+05 9.421e+05) (ext = 2.143e+05)
[12/23 01:01:59   1644s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/23 01:01:59   1644s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2112.9M
[12/23 01:01:59   1644s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:2112.9M
[12/23 01:01:59   1644s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2112.9M
[12/23 01:01:59   1644s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2112.9M
[12/23 01:01:59   1644s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.034, MEM:2112.9M
[12/23 01:01:59   1644s] default core: bins with density > 0.750 =  0.29 % ( 11 / 3844 )
[12/23 01:01:59   1644s] Density distribution unevenness ratio = 68.428%
[12/23 01:01:59   1644s] RPlace IncrNP Skipped
[12/23 01:01:59   1644s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2112.9MB) @(0:27:24 - 0:27:25).
[12/23 01:01:59   1644s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.050, REAL:0.044, MEM:2112.9M
[12/23 01:01:59   1644s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2112.9M
[12/23 01:01:59   1644s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.002, MEM:2112.9M
[12/23 01:01:59   1644s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2112.9M
[12/23 01:01:59   1644s] Starting refinePlace ...
[12/23 01:01:59   1644s]   Spread Effort: high, pre-route mode, useDDP on.
[12/23 01:01:59   1644s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2115.7MB) @(0:27:25 - 0:27:25).
[12/23 01:01:59   1644s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/23 01:01:59   1644s] wireLenOptFixPriorityInst 0 inst fixed
[12/23 01:02:00   1644s] 
[12/23 01:02:00   1644s] Running Spiral with 1 thread in Normal Mode  fetchWidth=900 
[12/23 01:02:01   1645s] Move report: legalization moves 7 insts, mean move: 2.58 um, max move: 5.04 um
[12/23 01:02:01   1645s] 	Max move on inst (CPU_wrapper/M0/FE_RC_19_0): (2057.16, 1638.00) --> (2057.16, 1643.04)
[12/23 01:02:01   1645s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:02.0, mem=2118.7MB) @(0:27:25 - 0:27:26).
[12/23 01:02:01   1645s] Move report: Detail placement moves 7 insts, mean move: 2.58 um, max move: 5.04 um
[12/23 01:02:01   1645s] 	Max move on inst (CPU_wrapper/M0/FE_RC_19_0): (2057.16, 1638.00) --> (2057.16, 1643.04)
[12/23 01:02:01   1645s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2118.7MB
[12/23 01:02:01   1645s] Statistics of distance of Instance movement in refine placement:
[12/23 01:02:01   1645s]   maximum (X+Y) =         5.04 um
[12/23 01:02:01   1645s]   inst (CPU_wrapper/M0/FE_RC_19_0) with max move: (2057.16, 1638) -> (2057.16, 1643.04)
[12/23 01:02:01   1645s]   mean    (X+Y) =         2.58 um
[12/23 01:02:01   1645s] Summary Report:
[12/23 01:02:01   1645s] Instances move: 7 (out of 19761 movable)
[12/23 01:02:01   1645s] Instances flipped: 0
[12/23 01:02:01   1645s] Mean displacement: 2.58 um
[12/23 01:02:01   1645s] Max displacement: 5.04 um (Instance: CPU_wrapper/M0/FE_RC_19_0) (2057.16, 1638) -> (2057.16, 1643.04)
[12/23 01:02:01   1645s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: NR2
[12/23 01:02:01   1645s] Total instances moved : 7
[12/23 01:02:01   1645s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.330, REAL:1.332, MEM:2118.7M
[12/23 01:02:01   1645s] Total net bbox length = 1.618e+06 (6.756e+05 9.421e+05) (ext = 2.143e+05)
[12/23 01:02:01   1645s] Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2118.7MB
[12/23 01:02:01   1645s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:02.0, mem=2118.7MB) @(0:27:24 - 0:27:26).
[12/23 01:02:01   1645s] *** Finished refinePlace (0:27:26 mem=2118.7M) ***
[12/23 01:02:01   1645s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25528.8
[12/23 01:02:01   1645s] OPERPROF: Finished RefinePlace at level 1, CPU:1.480, REAL:1.466, MEM:2118.7M
[12/23 01:02:01   1646s] *** maximum move = 5.04 um ***
[12/23 01:02:01   1646s] *** Finished re-routing un-routed nets (2118.7M) ***
[12/23 01:02:01   1646s] OPERPROF: Starting DPlace-Init at level 1, MEM:2118.7M
[12/23 01:02:01   1646s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2118.7M
[12/23 01:02:01   1646s] OPERPROF:     Starting CMU at level 3, MEM:2118.7M
[12/23 01:02:01   1646s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:2118.7M
[12/23 01:02:01   1646s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.086, MEM:2118.7M
[12/23 01:02:01   1646s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.121, MEM:2118.7M
[12/23 01:02:01   1646s] 
[12/23 01:02:01   1646s] *** Finish Physical Update (cpu=0:00:02.5 real=0:00:02.0 mem=2118.7M) ***
[12/23 01:02:01   1646s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.25528.2
[12/23 01:02:02   1646s] ** GigaOpt Optimizer WNS Slack 0.057 TNS Slack 0.000 Density 16.32
[12/23 01:02:02   1646s] Bottom Preferred Layer:
[12/23 01:02:02   1646s]     None
[12/23 01:02:02   1646s] Via Pillar Rule:
[12/23 01:02:02   1646s]     None
[12/23 01:02:02   1646s] 
[12/23 01:02:02   1646s] *** Finish pre-CTS Setup Fixing (cpu=0:00:10.9 real=0:00:11.0 mem=2118.7M) ***
[12/23 01:02:02   1646s] 
[12/23 01:02:02   1646s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.25528.2
[12/23 01:02:02   1646s] TotalInstCnt at PhyDesignMc Destruction: 19,761
[12/23 01:02:02   1646s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25528.13
[12/23 01:02:02   1646s] *** SetupOpt [finish] : cpu/real = 0:00:30.3/0:00:30.0 (1.0), totSession cpu/real = 0:27:27.0/0:48:15.2 (0.6), mem = 2099.6M
[12/23 01:02:02   1646s] 
[12/23 01:02:02   1646s] =============================================================================================
[12/23 01:02:02   1646s]  Step TAT Report for WnsOpt #2
[12/23 01:02:02   1646s] =============================================================================================
[12/23 01:02:02   1646s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/23 01:02:02   1646s] ---------------------------------------------------------------------------------------------
[12/23 01:02:02   1646s] [ RefinePlace            ]      1   0:00:02.5  (   8.3 % )     0:00:02.5 /  0:00:02.5    1.0
[12/23 01:02:02   1646s] [ SlackTraversorInit     ]      2   0:00:02.2  (   7.3 % )     0:00:02.2 /  0:00:02.2    1.0
[12/23 01:02:02   1646s] [ LibAnalyzerInit        ]      1   0:00:03.8  (  12.7 % )     0:00:03.8 /  0:00:03.8    1.0
[12/23 01:02:02   1646s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 01:02:02   1646s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   1.8 % )     0:00:00.5 /  0:00:00.8    1.4
[12/23 01:02:02   1646s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.7 % )     0:00:04.0 /  0:00:04.0    1.0
[12/23 01:02:02   1646s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 01:02:02   1646s] [ TransformInit          ]      1   0:00:14.4  (  48.0 % )     0:00:14.4 /  0:00:14.5    1.0
[12/23 01:02:02   1646s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.0 % )     0:00:02.9 /  0:00:02.9    1.0
[12/23 01:02:02   1646s] [ OptGetWeight           ]      4   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[12/23 01:02:02   1646s] [ OptEval                ]      4   0:00:01.6  (   5.3 % )     0:00:01.6 /  0:00:01.6    1.0
[12/23 01:02:02   1646s] [ OptCommit              ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/23 01:02:02   1646s] [ IncrTimingUpdate       ]     10   0:00:00.7  (   2.3 % )     0:00:00.7 /  0:00:00.7    1.0
[12/23 01:02:02   1646s] [ PostCommitDelayCalc    ]      5   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/23 01:02:02   1646s] [ SetupOptGetWorkingSet  ]     12   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.2
[12/23 01:02:02   1646s] [ SetupOptGetActiveNode  ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 01:02:02   1646s] [ SetupOptSlackGraph     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/23 01:02:02   1646s] [ MISC                   ]          0:00:03.5  (  11.7 % )     0:00:03.5 /  0:00:03.5    1.0
[12/23 01:02:02   1646s] ---------------------------------------------------------------------------------------------
[12/23 01:02:02   1646s]  WnsOpt #2 TOTAL                    0:00:30.0  ( 100.0 % )     0:00:30.0 /  0:00:30.3    1.0
[12/23 01:02:02   1646s] ---------------------------------------------------------------------------------------------
[12/23 01:02:02   1646s] 
[12/23 01:02:02   1646s] End: GigaOpt Optimization in WNS mode
[12/23 01:02:02   1647s] *** Timing Is met
[12/23 01:02:02   1647s] *** Check timing (0:00:00.0)
[12/23 01:02:02   1647s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/23 01:02:02   1647s] Info: 2 clock nets excluded from IPO operation.
[12/23 01:02:02   1647s] ### Creating LA Mngr. totSessionCpu=0:27:27 mem=2045.6M
[12/23 01:02:02   1647s] ### Creating LA Mngr, finished. totSessionCpu=0:27:27 mem=2045.6M
[12/23 01:02:02   1647s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/23 01:02:02   1647s] ### Creating PhyDesignMc. totSessionCpu=0:27:27 mem=2064.7M
[12/23 01:02:02   1647s] OPERPROF: Starting DPlace-Init at level 1, MEM:2064.7M
[12/23 01:02:02   1647s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[12/23 01:02:02   1647s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2064.7M
[12/23 01:02:02   1647s] OPERPROF:     Starting CMU at level 3, MEM:2064.7M
[12/23 01:02:02   1647s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:2064.7M
[12/23 01:02:02   1647s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.080, MEM:2064.7M
[12/23 01:02:02   1647s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2064.7MB).
[12/23 01:02:02   1647s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.116, MEM:2064.7M
[12/23 01:02:03   1647s] TotalInstCnt at PhyDesignMc Initialization: 19,761
[12/23 01:02:03   1647s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:28 mem=2064.7M
[12/23 01:02:03   1647s] Begin: Area Reclaim Optimization
[12/23 01:02:03   1647s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:27:27.7/0:48:16.0 (0.6), mem = 2064.7M
[12/23 01:02:03   1647s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25528.14
[12/23 01:02:03   1647s] 
[12/23 01:02:03   1647s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/23 01:02:03   1647s] ### Creating LA Mngr. totSessionCpu=0:27:28 mem=2064.7M
[12/23 01:02:03   1647s] ### Creating LA Mngr, finished. totSessionCpu=0:27:28 mem=2064.7M
[12/23 01:02:04   1649s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2064.7M
[12/23 01:02:04   1649s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2064.7M
[12/23 01:02:05   1649s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 16.32
[12/23 01:02:05   1649s] +----------+---------+--------+--------+------------+--------+
[12/23 01:02:05   1649s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/23 01:02:05   1649s] +----------+---------+--------+--------+------------+--------+
[12/23 01:02:05   1649s] |    16.32%|        -|   0.000|   0.000|   0:00:00.0| 2064.7M|
[12/23 01:02:05   1649s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/23 01:02:05   1649s] |    16.32%|        0|   0.000|   0.000|   0:00:00.0| 2064.7M|
[12/23 01:02:06   1651s] |    16.32%|        6|  -0.009|  -0.019|   0:00:01.0| 2105.9M|
[12/23 01:02:13   1657s] |    16.31%|       55|  -0.007|  -0.014|   0:00:07.0| 2105.9M|
[12/23 01:02:13   1658s] |    16.31%|        0|  -0.007|  -0.014|   0:00:00.0| 2105.9M|
[12/23 01:02:13   1658s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/23 01:02:13   1658s] |    16.31%|        0|  -0.007|  -0.014|   0:00:00.0| 2105.9M|
[12/23 01:02:13   1658s] +----------+---------+--------+--------+------------+--------+
[12/23 01:02:13   1658s] Reclaim Optimization End WNS Slack -0.007  TNS Slack -0.014 Density 16.31
[12/23 01:02:13   1658s] 
[12/23 01:02:13   1658s] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 4 Resize = 54 **
[12/23 01:02:13   1658s] --------------------------------------------------------------
[12/23 01:02:13   1658s] |                                   | Total     | Sequential |
[12/23 01:02:13   1658s] --------------------------------------------------------------
[12/23 01:02:13   1658s] | Num insts resized                 |      54  |       1    |
[12/23 01:02:13   1658s] | Num insts undone                  |       1  |       0    |
[12/23 01:02:13   1658s] | Num insts Downsized               |      54  |       1    |
[12/23 01:02:13   1658s] | Num insts Samesized               |       0  |       0    |
[12/23 01:02:13   1658s] | Num insts Upsized                 |       0  |       0    |
[12/23 01:02:13   1658s] | Num multiple commits+uncommits    |       0  |       -    |
[12/23 01:02:13   1658s] --------------------------------------------------------------
[12/23 01:02:13   1658s] Bottom Preferred Layer:
[12/23 01:02:13   1658s]     None
[12/23 01:02:13   1658s] Via Pillar Rule:
[12/23 01:02:13   1658s]     None
[12/23 01:02:13   1658s] End: Core Area Reclaim Optimization (cpu = 0:00:10.6) (real = 0:00:10.0) **
[12/23 01:02:13   1658s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2105.9M
[12/23 01:02:13   1658s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2105.9M
[12/23 01:02:13   1658s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2105.9M
[12/23 01:02:13   1658s] OPERPROF:       Starting CMU at level 4, MEM:2105.9M
[12/23 01:02:13   1658s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:2105.9M
[12/23 01:02:13   1658s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.097, MEM:2105.9M
[12/23 01:02:13   1658s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2105.9M
[12/23 01:02:13   1658s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2105.9M
[12/23 01:02:13   1658s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.130, REAL:0.134, MEM:2105.9M
[12/23 01:02:13   1658s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.130, REAL:0.134, MEM:2105.9M
[12/23 01:02:13   1658s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25528.9
[12/23 01:02:13   1658s] OPERPROF: Starting RefinePlace at level 1, MEM:2105.9M
[12/23 01:02:13   1658s] *** Starting refinePlace (0:27:39 mem=2105.9M) ***
[12/23 01:02:13   1658s] Total net bbox length = 1.618e+06 (6.757e+05 9.422e+05) (ext = 2.143e+05)
[12/23 01:02:13   1658s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/23 01:02:13   1658s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2105.9M
[12/23 01:02:13   1658s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:2105.9M
[12/23 01:02:13   1658s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2105.9M
[12/23 01:02:13   1658s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:2105.9M
[12/23 01:02:13   1658s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2105.9M
[12/23 01:02:13   1658s] Starting refinePlace ...
[12/23 01:02:14   1658s] 
[12/23 01:02:14   1658s] Running Spiral with 1 thread in Normal Mode  fetchWidth=900 
[12/23 01:02:15   1659s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/23 01:02:15   1659s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:02.0, mem=2105.9MB) @(0:27:39 - 0:27:40).
[12/23 01:02:15   1659s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/23 01:02:15   1659s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:02.0 MEM: 2105.9MB
[12/23 01:02:15   1659s] Statistics of distance of Instance movement in refine placement:
[12/23 01:02:15   1659s]   maximum (X+Y) =         0.00 um
[12/23 01:02:15   1659s]   mean    (X+Y) =         0.00 um
[12/23 01:02:15   1659s] Summary Report:
[12/23 01:02:15   1659s] Instances move: 0 (out of 19755 movable)
[12/23 01:02:15   1659s] Instances flipped: 0
[12/23 01:02:15   1659s] Mean displacement: 0.00 um
[12/23 01:02:15   1659s] Max displacement: 0.00 um 
[12/23 01:02:15   1659s] Total instances moved : 0
[12/23 01:02:15   1659s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.070, REAL:1.061, MEM:2105.9M
[12/23 01:02:15   1659s] Total net bbox length = 1.618e+06 (6.757e+05 9.422e+05) (ext = 2.143e+05)
[12/23 01:02:15   1659s] Runtime: CPU: 0:00:01.1 REAL: 0:00:02.0 MEM: 2105.9MB
[12/23 01:02:15   1659s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:02.0, mem=2105.9MB) @(0:27:39 - 0:27:40).
[12/23 01:02:15   1659s] *** Finished refinePlace (0:27:40 mem=2105.9M) ***
[12/23 01:02:15   1659s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25528.9
[12/23 01:02:15   1659s] OPERPROF: Finished RefinePlace at level 1, CPU:1.150, REAL:1.142, MEM:2105.9M
[12/23 01:02:15   1660s] *** maximum move = 0.00 um ***
[12/23 01:02:15   1660s] *** Finished re-routing un-routed nets (2105.9M) ***
[12/23 01:02:15   1660s] OPERPROF: Starting DPlace-Init at level 1, MEM:2105.9M
[12/23 01:02:15   1660s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2105.9M
[12/23 01:02:15   1660s] OPERPROF:     Starting CMU at level 3, MEM:2105.9M
[12/23 01:02:15   1660s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2105.9M
[12/23 01:02:15   1660s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.085, MEM:2105.9M
[12/23 01:02:15   1660s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2105.9M
[12/23 01:02:15   1660s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2105.9M
[12/23 01:02:15   1660s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.119, MEM:2105.9M
[12/23 01:02:15   1660s] 
[12/23 01:02:15   1660s] *** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=2105.9M) ***
[12/23 01:02:15   1660s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25528.14
[12/23 01:02:15   1660s] *** AreaOpt [finish] : cpu/real = 0:00:12.7/0:00:12.7 (1.0), totSession cpu/real = 0:27:40.5/0:48:28.7 (0.6), mem = 2105.9M
[12/23 01:02:15   1660s] 
[12/23 01:02:15   1660s] =============================================================================================
[12/23 01:02:15   1660s]  Step TAT Report for AreaOpt #4
[12/23 01:02:15   1660s] =============================================================================================
[12/23 01:02:15   1660s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/23 01:02:15   1660s] ---------------------------------------------------------------------------------------------
[12/23 01:02:15   1660s] [ RefinePlace            ]      1   0:00:02.1  (  16.5 % )     0:00:02.1 /  0:00:02.1    1.0
[12/23 01:02:15   1660s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/23 01:02:15   1660s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 01:02:15   1660s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/23 01:02:15   1660s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 01:02:15   1660s] [ OptSingleIteration     ]      5   0:00:00.2  (   1.3 % )     0:00:08.1 /  0:00:08.1    1.0
[12/23 01:02:15   1660s] [ OptGetWeight           ]    162   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[12/23 01:02:15   1660s] [ OptEval                ]    162   0:00:02.5  (  19.5 % )     0:00:02.5 /  0:00:02.4    1.0
[12/23 01:02:15   1660s] [ OptCommit              ]    162   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[12/23 01:02:15   1660s] [ IncrTimingUpdate       ]     30   0:00:03.7  (  29.3 % )     0:00:03.7 /  0:00:03.8    1.0
[12/23 01:02:15   1660s] [ PostCommitDelayCalc    ]    164   0:00:01.6  (  12.9 % )     0:00:01.6 /  0:00:01.5    0.9
[12/23 01:02:15   1660s] [ MISC                   ]          0:00:02.2  (  16.9 % )     0:00:02.2 /  0:00:02.1    1.0
[12/23 01:02:15   1660s] ---------------------------------------------------------------------------------------------
[12/23 01:02:15   1660s]  AreaOpt #4 TOTAL                   0:00:12.7  ( 100.0 % )     0:00:12.7 /  0:00:12.7    1.0
[12/23 01:02:15   1660s] ---------------------------------------------------------------------------------------------
[12/23 01:02:15   1660s] 
[12/23 01:02:15   1660s] TotalInstCnt at PhyDesignMc Destruction: 19,755
[12/23 01:02:15   1660s] End: Area Reclaim Optimization (cpu=0:00:13, real=0:00:12, mem=2045.79M, totSessionCpu=0:27:41).
[12/23 01:02:16   1661s] GigaOpt: WNS changes during reclaim: 0.000 -> -0.001 (bump 0.001, threshold 0.536) 1
[12/23 01:02:16   1661s] GigaOpt: TNS changes during reclaim: 0.000 -> -0.014 (bump 0.0, threshold 2.0) 0
[12/23 01:02:16   1661s] GigaOpt: TNS changes during reclaim: 0.000 -> -0.014 (bump 0.014, threshold 268.0) 0
[12/23 01:02:16   1661s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 2.0) 0
[12/23 01:02:16   1661s] GigaOpt: TNS changes during reclaim: 0.000 -> -0.014 (bump 0.0, threshold 268.0) 0
[12/23 01:02:16   1661s] Begin: GigaOpt postEco DRV Optimization
[12/23 01:02:16   1661s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[12/23 01:02:16   1661s] Info: 2 clock nets excluded from IPO operation.
[12/23 01:02:16   1661s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:27:41.2/0:48:29.4 (0.6), mem = 2045.8M
[12/23 01:02:16   1661s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25528.15
[12/23 01:02:16   1661s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/23 01:02:16   1661s] ### Creating PhyDesignMc. totSessionCpu=0:27:41 mem=2045.8M
[12/23 01:02:16   1661s] OPERPROF: Starting DPlace-Init at level 1, MEM:2045.8M
[12/23 01:02:16   1661s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[12/23 01:02:16   1661s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2045.8M
[12/23 01:02:16   1661s] OPERPROF:     Starting CMU at level 3, MEM:2045.8M
[12/23 01:02:16   1661s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2045.8M
[12/23 01:02:16   1661s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.078, MEM:2045.8M
[12/23 01:02:16   1661s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2045.8MB).
[12/23 01:02:16   1661s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.112, MEM:2045.8M
[12/23 01:02:16   1661s] TotalInstCnt at PhyDesignMc Initialization: 19,755
[12/23 01:02:16   1661s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:42 mem=2045.8M
[12/23 01:02:17   1661s] 
[12/23 01:02:17   1661s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/23 01:02:17   1661s] ### Creating LA Mngr. totSessionCpu=0:27:42 mem=2045.8M
[12/23 01:02:17   1661s] ### Creating LA Mngr, finished. totSessionCpu=0:27:42 mem=2045.8M
[12/23 01:02:21   1666s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2064.9M
[12/23 01:02:21   1666s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2064.9M
[12/23 01:02:21   1666s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/23 01:02:21   1666s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/23 01:02:21   1666s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/23 01:02:21   1666s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/23 01:02:21   1666s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/23 01:02:22   1666s] Info: violation cost 0.690930 (cap = 0.349446, tran = 0.341485, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/23 01:02:22   1666s] |    11|    17|    -0.19|    10|    10|    -0.03|     2|     2|     0|     0|    -0.01|    -0.01|       0|       0|       0|  16.31|          |         |
[12/23 01:02:22   1667s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/23 01:02:22   1667s] |     0|     0|     0.00|     0|     0|     0.00|     2|     2|     0|     0|    -0.01|    -0.01|       6|       0|      13|  16.31| 0:00:00.0|  2112.1M|
[12/23 01:02:22   1667s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/23 01:02:22   1667s] |     0|     0|     0.00|     0|     0|     0.00|     2|     2|     0|     0|    -0.01|    -0.01|       0|       0|       0|  16.31| 0:00:00.0|  2112.1M|
[12/23 01:02:22   1667s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/23 01:02:22   1667s] Bottom Preferred Layer:
[12/23 01:02:22   1667s]     None
[12/23 01:02:22   1667s] Via Pillar Rule:
[12/23 01:02:22   1667s]     None
[12/23 01:02:22   1667s] 
[12/23 01:02:22   1667s] *** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=2112.1M) ***
[12/23 01:02:22   1667s] 
[12/23 01:02:22   1667s] TotalInstCnt at PhyDesignMc Destruction: 19,761
[12/23 01:02:22   1667s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25528.15
[12/23 01:02:22   1667s] *** DrvOpt [finish] : cpu/real = 0:00:06.4/0:00:06.4 (1.0), totSession cpu/real = 0:27:47.6/0:48:35.8 (0.6), mem = 2093.0M
[12/23 01:02:22   1667s] 
[12/23 01:02:22   1667s] =============================================================================================
[12/23 01:02:22   1667s]  Step TAT Report for DrvOpt #5
[12/23 01:02:22   1667s] =============================================================================================
[12/23 01:02:22   1667s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/23 01:02:22   1667s] ---------------------------------------------------------------------------------------------
[12/23 01:02:22   1667s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/23 01:02:22   1667s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 01:02:22   1667s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   5.9 % )     0:00:00.4 /  0:00:00.4    1.0
[12/23 01:02:22   1667s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/23 01:02:22   1667s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 01:02:22   1667s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[12/23 01:02:22   1667s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 01:02:22   1667s] [ OptEval                ]      2   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/23 01:02:22   1667s] [ OptCommit              ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.6
[12/23 01:02:22   1667s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/23 01:02:22   1667s] [ PostCommitDelayCalc    ]      2   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/23 01:02:22   1667s] [ DrvFindVioNets         ]      3   0:00:00.3  (   4.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/23 01:02:22   1667s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/23 01:02:22   1667s] [ MISC                   ]          0:00:04.8  (  74.3 % )     0:00:04.8 /  0:00:04.9    1.0
[12/23 01:02:22   1667s] ---------------------------------------------------------------------------------------------
[12/23 01:02:22   1667s]  DrvOpt #5 TOTAL                    0:00:06.5  ( 100.0 % )     0:00:06.5 /  0:00:06.5    1.0
[12/23 01:02:22   1667s] ---------------------------------------------------------------------------------------------
[12/23 01:02:22   1667s] 
[12/23 01:02:22   1667s] End: GigaOpt postEco DRV Optimization
[12/23 01:02:23   1668s] GigaOpt: WNS changes after postEco optimization: -0.001 -> -0.001 (bump = 0.0)
[12/23 01:02:23   1668s] GigaOpt: Skipping nonLegal postEco optimization
[12/23 01:02:24   1668s] Design TNS changes after trial route: -0.014 -> -0.014
[12/23 01:02:24   1668s] Begin: GigaOpt TNS non-legal recovery
[12/23 01:02:24   1668s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[12/23 01:02:24   1668s] Info: 2 clock nets excluded from IPO operation.
[12/23 01:02:24   1668s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:27:49.0/0:48:37.2 (0.6), mem = 2093.0M
[12/23 01:02:24   1668s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25528.16
[12/23 01:02:24   1668s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/23 01:02:24   1668s] ### Creating PhyDesignMc. totSessionCpu=0:27:49 mem=2093.0M
[12/23 01:02:24   1668s] OPERPROF: Starting DPlace-Init at level 1, MEM:2093.0M
[12/23 01:02:24   1668s] #spOpts: N=180 minPadR=1.1 mergeVia=F 
[12/23 01:02:24   1669s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2093.0M
[12/23 01:02:24   1669s] OPERPROF:     Starting CMU at level 3, MEM:2093.0M
[12/23 01:02:24   1669s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2093.0M
[12/23 01:02:24   1669s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.086, MEM:2093.0M
[12/23 01:02:24   1669s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2093.0MB).
[12/23 01:02:24   1669s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.120, MEM:2093.0M
[12/23 01:02:24   1669s] TotalInstCnt at PhyDesignMc Initialization: 19,761
[12/23 01:02:24   1669s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:49 mem=2093.0M
[12/23 01:02:24   1669s] 
[12/23 01:02:24   1669s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/23 01:02:24   1669s] ### Creating LA Mngr. totSessionCpu=0:27:50 mem=2093.0M
[12/23 01:02:24   1669s] ### Creating LA Mngr, finished. totSessionCpu=0:27:50 mem=2093.0M
[12/23 01:02:34   1679s] *info: 2 clock nets excluded
[12/23 01:02:34   1679s] *info: 2 special nets excluded.
[12/23 01:02:34   1679s] *info: 1537 no-driver nets excluded.
[12/23 01:02:38   1682s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.25528.3
[12/23 01:02:38   1682s] PathGroup :  reg2reg  TargetSlack : 0 
[12/23 01:02:38   1683s] ** GigaOpt Optimizer WNS Slack -0.007 TNS Slack -0.014 Density 16.31
[12/23 01:02:38   1683s] Optimizer TNS Opt
[12/23 01:02:38   1683s] OptDebug: Start of Optimizer TNS Pass: default* WNS -0.007 TNS -0.014; reg2reg* WNS 0.002 TNS 0.000; HEPG WNS 0.002 TNS 0.000; all paths WNS -0.007 TNS -0.014
[12/23 01:02:38   1683s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2112.1M
[12/23 01:02:38   1683s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2112.1M
[12/23 01:02:38   1683s] Active Path Group: default 
[12/23 01:02:38   1683s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
[12/23 01:02:38   1683s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
[12/23 01:02:38   1683s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
[12/23 01:02:38   1683s] |  -0.007|   -0.007|  -0.014|   -0.014|    16.31%|   0:00:00.0| 2112.1M|    AV_max|  default| DRAM_WEn[3]                                       |
[12/23 01:02:39   1683s] |   0.000|    0.002|   0.000|    0.000|    16.31%|   0:00:01.0| 2112.1M|    AV_max|       NA| NA                                                |
[12/23 01:02:39   1683s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
[12/23 01:02:39   1683s] 
[12/23 01:02:39   1683s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=2112.1M) ***
[12/23 01:02:39   1683s] 
[12/23 01:02:39   1683s] *** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:01.0 mem=2112.1M) ***
[12/23 01:02:39   1683s] OptDebug: End of Optimizer TNS Pass: default* WNS 0.002 TNS 0.000; reg2reg* WNS 0.002 TNS 0.000; HEPG WNS 0.002 TNS 0.000; all paths WNS 0.002 TNS 0.000
[12/23 01:02:39   1683s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 16.31
[12/23 01:02:39   1683s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.25528.3
[12/23 01:02:39   1684s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2112.1M
[12/23 01:02:39   1684s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2112.1M
[12/23 01:02:39   1684s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2112.1M
[12/23 01:02:39   1684s] OPERPROF:       Starting CMU at level 4, MEM:2112.1M
[12/23 01:02:39   1684s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:2112.1M
[12/23 01:02:39   1684s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.088, MEM:2112.1M
[12/23 01:02:39   1684s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.120, REAL:0.122, MEM:2112.1M
[12/23 01:02:39   1684s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.120, REAL:0.122, MEM:2112.1M
[12/23 01:02:39   1684s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25528.10
[12/23 01:02:39   1684s] OPERPROF: Starting RefinePlace at level 1, MEM:2112.1M
[12/23 01:02:39   1684s] *** Starting refinePlace (0:28:04 mem=2112.1M) ***
[12/23 01:02:39   1684s] Total net bbox length = 1.618e+06 (6.758e+05 9.422e+05) (ext = 2.140e+05)
[12/23 01:02:39   1684s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/23 01:02:39   1684s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2112.1M
[12/23 01:02:39   1684s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:2112.1M
[12/23 01:02:39   1684s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2112.1M
[12/23 01:02:39   1684s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2112.1M
[12/23 01:02:39   1684s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.033, MEM:2112.1M
[12/23 01:02:39   1684s] default core: bins with density > 0.750 =  0.29 % ( 11 / 3844 )
[12/23 01:02:39   1684s] Density distribution unevenness ratio = 68.439%
[12/23 01:02:39   1684s] RPlace IncrNP Skipped
[12/23 01:02:39   1684s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2112.1MB) @(0:28:04 - 0:28:04).
[12/23 01:02:39   1684s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.040, REAL:0.042, MEM:2112.1M
[12/23 01:02:39   1684s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2112.1M
[12/23 01:02:39   1684s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:2112.1M
[12/23 01:02:39   1684s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2112.1M
[12/23 01:02:39   1684s] Starting refinePlace ...
[12/23 01:02:39   1684s]   Spread Effort: high, pre-route mode, useDDP on.
[12/23 01:02:39   1684s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2114.8MB) @(0:28:04 - 0:28:04).
[12/23 01:02:39   1684s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/23 01:02:39   1684s] wireLenOptFixPriorityInst 0 inst fixed
[12/23 01:02:39   1684s] 
[12/23 01:02:39   1684s] Running Spiral with 1 thread in Normal Mode  fetchWidth=900 
[12/23 01:02:40   1685s] Move report: legalization moves 3 insts, mean move: 1.45 um, max move: 1.86 um
[12/23 01:02:40   1685s] 	Max move on inst (FE_OFC707_DRAM_D_27): (1161.26, 1708.56) --> (1163.12, 1708.56)
[12/23 01:02:40   1685s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=2114.8MB) @(0:28:04 - 0:28:05).
[12/23 01:02:40   1685s] Move report: Detail placement moves 3 insts, mean move: 1.45 um, max move: 1.86 um
[12/23 01:02:40   1685s] 	Max move on inst (FE_OFC707_DRAM_D_27): (1161.26, 1708.56) --> (1163.12, 1708.56)
[12/23 01:02:40   1685s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2114.8MB
[12/23 01:02:40   1685s] Statistics of distance of Instance movement in refine placement:
[12/23 01:02:40   1685s]   maximum (X+Y) =         1.86 um
[12/23 01:02:40   1685s]   inst (FE_OFC707_DRAM_D_27) with max move: (1161.26, 1708.56) -> (1163.12, 1708.56)
[12/23 01:02:40   1685s]   mean    (X+Y) =         1.45 um
[12/23 01:02:40   1685s] Summary Report:
[12/23 01:02:40   1685s] Instances move: 3 (out of 19761 movable)
[12/23 01:02:40   1685s] Instances flipped: 0
[12/23 01:02:40   1685s] Mean displacement: 1.45 um
[12/23 01:02:40   1685s] Max displacement: 1.86 um (Instance: FE_OFC707_DRAM_D_27) (1161.26, 1708.56) -> (1163.12, 1708.56)
[12/23 01:02:40   1685s] 	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: BUF2
[12/23 01:02:40   1685s] Total instances moved : 3
[12/23 01:02:40   1685s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.260, REAL:1.261, MEM:2114.8M
[12/23 01:02:40   1685s] Total net bbox length = 1.618e+06 (6.758e+05 9.422e+05) (ext = 2.140e+05)
[12/23 01:02:40   1685s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2114.8MB
[12/23 01:02:40   1685s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=2114.8MB) @(0:28:04 - 0:28:06).
[12/23 01:02:40   1685s] *** Finished refinePlace (0:28:06 mem=2114.8M) ***
[12/23 01:02:40   1685s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25528.10
[12/23 01:02:40   1685s] OPERPROF: Finished RefinePlace at level 1, CPU:1.390, REAL:1.392, MEM:2114.8M
[12/23 01:02:41   1685s] *** maximum move = 1.86 um ***
[12/23 01:02:41   1685s] *** Finished re-routing un-routed nets (2114.8M) ***
[12/23 01:02:41   1685s] OPERPROF: Starting DPlace-Init at level 1, MEM:2114.8M
[12/23 01:02:41   1685s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2114.8M
[12/23 01:02:41   1685s] OPERPROF:     Starting CMU at level 3, MEM:2114.8M
[12/23 01:02:41   1685s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2114.8M
[12/23 01:02:41   1685s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.085, MEM:2114.8M
[12/23 01:02:41   1685s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.122, MEM:2114.8M
[12/23 01:02:41   1686s] 
[12/23 01:02:41   1686s] *** Finish Physical Update (cpu=0:00:02.3 real=0:00:02.0 mem=2114.8M) ***
[12/23 01:02:41   1686s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.25528.3
[12/23 01:02:41   1686s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 16.31
[12/23 01:02:41   1686s] Bottom Preferred Layer:
[12/23 01:02:41   1686s]     None
[12/23 01:02:41   1686s] Via Pillar Rule:
[12/23 01:02:41   1686s]     None
[12/23 01:02:41   1686s] 
[12/23 01:02:41   1686s] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.7 real=0:00:03.0 mem=2114.8M) ***
[12/23 01:02:41   1686s] 
[12/23 01:02:41   1686s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.25528.3
[12/23 01:02:41   1686s] TotalInstCnt at PhyDesignMc Destruction: 19,761
[12/23 01:02:41   1686s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25528.16
[12/23 01:02:41   1686s] *** SetupOpt [finish] : cpu/real = 0:00:17.6/0:00:17.6 (1.0), totSession cpu/real = 0:28:06.6/0:48:54.8 (0.6), mem = 2095.8M
[12/23 01:02:41   1686s] 
[12/23 01:02:41   1686s] =============================================================================================
[12/23 01:02:41   1686s]  Step TAT Report for TnsOpt #1
[12/23 01:02:41   1686s] =============================================================================================
[12/23 01:02:41   1686s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/23 01:02:41   1686s] ---------------------------------------------------------------------------------------------
[12/23 01:02:41   1686s] [ RefinePlace            ]      1   0:00:02.3  (  13.2 % )     0:00:02.3 /  0:00:02.3    1.0
[12/23 01:02:41   1686s] [ SlackTraversorInit     ]      2   0:00:00.5  (   2.9 % )     0:00:00.5 /  0:00:00.5    1.0
[12/23 01:02:41   1686s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 01:02:41   1686s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   2.2 % )     0:00:00.4 /  0:00:00.4    1.0
[12/23 01:02:41   1686s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/23 01:02:41   1686s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 01:02:41   1686s] [ TransformInit          ]      1   0:00:13.2  (  75.1 % )     0:00:13.2 /  0:00:13.2    1.0
[12/23 01:02:41   1686s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/23 01:02:41   1686s] [ OptGetWeight           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/23 01:02:41   1686s] [ OptEval                ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/23 01:02:41   1686s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 01:02:41   1686s] [ IncrTimingUpdate       ]      5   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/23 01:02:41   1686s] [ PostCommitDelayCalc    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/23 01:02:41   1686s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.7
[12/23 01:02:41   1686s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 01:02:41   1686s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/23 01:02:41   1686s] [ MISC                   ]          0:00:00.8  (   4.3 % )     0:00:00.8 /  0:00:00.8    1.0
[12/23 01:02:41   1686s] ---------------------------------------------------------------------------------------------
[12/23 01:02:41   1686s]  TnsOpt #1 TOTAL                    0:00:17.6  ( 100.0 % )     0:00:17.6 /  0:00:17.6    1.0
[12/23 01:02:41   1686s] ---------------------------------------------------------------------------------------------
[12/23 01:02:41   1686s] 
[12/23 01:02:41   1686s] End: GigaOpt TNS non-legal recovery
[12/23 01:02:42   1686s] 
[12/23 01:02:42   1686s] Active setup views:
[12/23 01:02:42   1686s]  AV_max
[12/23 01:02:42   1686s]   Dominating endpoints: 0
[12/23 01:02:42   1686s]   Dominating TNS: -0.000
[12/23 01:02:42   1686s] 
[12/23 01:02:42   1687s] Extraction called for design 'top' of instances=19767 and nets=22051 using extraction engine 'preRoute' .
[12/23 01:02:42   1687s] PreRoute RC Extraction called for design top.
[12/23 01:02:42   1687s] RC Extraction called in multi-corner(1) mode.
[12/23 01:02:42   1687s] RCMode: PreRoute
[12/23 01:02:42   1687s]       RC Corner Indexes            0   
[12/23 01:02:42   1687s] Capacitance Scaling Factor   : 1.00000 
[12/23 01:02:42   1687s] Resistance Scaling Factor    : 1.00000 
[12/23 01:02:42   1687s] Clock Cap. Scaling Factor    : 1.00000 
[12/23 01:02:42   1687s] Clock Res. Scaling Factor    : 1.00000 
[12/23 01:02:42   1687s] Shrink Factor                : 1.00000
[12/23 01:02:42   1687s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/23 01:02:42   1687s] Using capacitance table file ...
[12/23 01:02:42   1687s] RC Grid backup saved.
[12/23 01:02:42   1687s] LayerId::1 widthSet size::4
[12/23 01:02:42   1687s] LayerId::2 widthSet size::4
[12/23 01:02:42   1687s] LayerId::3 widthSet size::4
[12/23 01:02:42   1687s] LayerId::4 widthSet size::4
[12/23 01:02:42   1687s] LayerId::5 widthSet size::4
[12/23 01:02:42   1687s] LayerId::6 widthSet size::2
[12/23 01:02:42   1687s] Skipped RC grid update for preRoute extraction.
[12/23 01:02:42   1687s] Initializing multi-corner capacitance tables ... 
[12/23 01:02:42   1687s] Initializing multi-corner resistance tables ...
[12/23 01:02:42   1687s] {RT RC 0 6 6 {5 0} 1}
[12/23 01:02:42   1687s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.321007 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.886600 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[12/23 01:02:43   1687s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 2013.133M)
[12/23 01:02:43   1687s] Skewing Data Summary (End_of_FINAL)
[12/23 01:02:45   1690s] --------------------------------------------------
[12/23 01:02:45   1690s]  Total skewed count:0
[12/23 01:02:45   1690s] --------------------------------------------------
[12/23 01:02:45   1690s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2023.17 MB )
[12/23 01:02:45   1690s] (I)       Started Loading and Dumping File ( Curr Mem: 2023.17 MB )
[12/23 01:02:45   1690s] (I)       Reading DB...
[12/23 01:02:45   1690s] (I)       Read data from FE... (mem=2023.2M)
[12/23 01:02:45   1690s] (I)       Read nodes and places... (mem=2023.2M)
[12/23 01:02:45   1690s] (I)       Done Read nodes and places (cpu=0.030s, mem=2029.5M)
[12/23 01:02:45   1690s] (I)       Read nets... (mem=2029.5M)
[12/23 01:02:45   1690s] (I)       Done Read nets (cpu=0.120s, mem=2036.0M)
[12/23 01:02:45   1690s] (I)       Done Read data from FE (cpu=0.150s, mem=2036.0M)
[12/23 01:02:45   1690s] (I)       before initializing RouteDB syMemory usage = 2036.0 MB
[12/23 01:02:45   1690s] (I)       == Non-default Options ==
[12/23 01:02:45   1690s] (I)       Build term to term wires                           : false
[12/23 01:02:45   1690s] (I)       Maximum routing layer                              : 6
[12/23 01:02:45   1690s] (I)       Counted 132591 PG shapes. We will not process PG shapes layer by layer.
[12/23 01:02:45   1690s] (I)       Use row-based GCell size
[12/23 01:02:45   1690s] (I)       GCell unit size  : 5040
[12/23 01:02:45   1690s] (I)       GCell multiplier : 1
[12/23 01:02:45   1690s] (I)       build grid graph
[12/23 01:02:45   1690s] (I)       build grid graph start
[12/23 01:02:45   1690s] [NR-eGR] Track table information for default rule: 
[12/23 01:02:45   1690s] [NR-eGR] metal1 has no routable track
[12/23 01:02:45   1690s] [NR-eGR] metal2 has single uniform track structure
[12/23 01:02:45   1690s] [NR-eGR] metal3 has single uniform track structure
[12/23 01:02:45   1690s] [NR-eGR] metal4 has single uniform track structure
[12/23 01:02:45   1690s] [NR-eGR] metal5 has single uniform track structure
[12/23 01:02:45   1690s] [NR-eGR] metal6 has single uniform track structure
[12/23 01:02:45   1690s] (I)       build grid graph end
[12/23 01:02:45   1690s] (I)       ===========================================================================
[12/23 01:02:45   1690s] (I)       == Report All Rule Vias ==
[12/23 01:02:45   1690s] (I)       ===========================================================================
[12/23 01:02:45   1690s] (I)        Via Rule : (Default)
[12/23 01:02:45   1690s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/23 01:02:45   1690s] (I)       ---------------------------------------------------------------------------
[12/23 01:02:45   1690s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[12/23 01:02:45   1690s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[12/23 01:02:45   1690s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[12/23 01:02:45   1690s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[12/23 01:02:45   1690s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[12/23 01:02:45   1690s] (I)       ===========================================================================
[12/23 01:02:45   1690s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2036.05 MB )
[12/23 01:02:46   1690s] (I)       Num PG vias on layer 2 : 0
[12/23 01:02:46   1690s] (I)       Num PG vias on layer 3 : 0
[12/23 01:02:46   1690s] (I)       Num PG vias on layer 4 : 0
[12/23 01:02:46   1690s] (I)       Num PG vias on layer 5 : 0
[12/23 01:02:46   1690s] (I)       Num PG vias on layer 6 : 0
[12/23 01:02:46   1690s] [NR-eGR] Read 213401 PG shapes
[12/23 01:02:46   1690s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2041.05 MB )
[12/23 01:02:46   1690s] [NR-eGR] #Routing Blockages  : 0
[12/23 01:02:46   1690s] [NR-eGR] #Instance Blockages : 11196
[12/23 01:02:46   1690s] [NR-eGR] #PG Blockages       : 213401
[12/23 01:02:46   1690s] [NR-eGR] #Halo Blockages     : 0
[12/23 01:02:46   1690s] [NR-eGR] #Boundary Blockages : 0
[12/23 01:02:46   1690s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/23 01:02:46   1690s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/23 01:02:46   1690s] (I)       readDataFromPlaceDB
[12/23 01:02:46   1690s] (I)       Read net information..
[12/23 01:02:46   1690s] [NR-eGR] Read numTotalNets=20514  numIgnoredNets=0
[12/23 01:02:46   1690s] (I)       Read testcase time = 0.010 seconds
[12/23 01:02:46   1690s] 
[12/23 01:02:46   1690s] (I)       early_global_route_priority property id does not exist.
[12/23 01:02:46   1690s] (I)       Start initializing grid graph
[12/23 01:02:46   1690s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/23 01:02:46   1690s] (I)       End initializing grid graph
[12/23 01:02:46   1690s] (I)       Model blockages into capacity
[12/23 01:02:46   1690s] (I)       Read Num Blocks=224597  Num Prerouted Wires=0  Num CS=0
[12/23 01:02:46   1690s] (I)       Started Modeling ( Curr Mem: 2045.59 MB )
[12/23 01:02:46   1690s] (I)       Layer 1 (V) : #blockages 79213 : #preroutes 0
[12/23 01:02:46   1690s] (I)       Layer 2 (H) : #blockages 71829 : #preroutes 0
[12/23 01:02:46   1690s] (I)       Layer 3 (V) : #blockages 55451 : #preroutes 0
[12/23 01:02:46   1691s] (I)       Layer 4 (H) : #blockages 18104 : #preroutes 0
[12/23 01:02:46   1691s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/23 01:02:46   1691s] (I)       Finished Modeling ( CPU: 0.20 sec, Real: 0.19 sec, Curr Mem: 2045.59 MB )
[12/23 01:02:46   1691s] (I)       -- layer congestion ratio --
[12/23 01:02:46   1691s] (I)       Layer 1 : 0.100000
[12/23 01:02:46   1691s] (I)       Layer 2 : 0.700000
[12/23 01:02:46   1691s] (I)       Layer 3 : 0.700000
[12/23 01:02:46   1691s] (I)       Layer 4 : 0.700000
[12/23 01:02:46   1691s] (I)       Layer 5 : 0.700000
[12/23 01:02:46   1691s] (I)       Layer 6 : 0.700000
[12/23 01:02:46   1691s] (I)       ----------------------------
[12/23 01:02:46   1691s] (I)       Number of ignored nets = 0
[12/23 01:02:46   1691s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/23 01:02:46   1691s] (I)       Number of clock nets = 2.  Ignored: No
[12/23 01:02:46   1691s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/23 01:02:46   1691s] (I)       Number of special nets = 0.  Ignored: Yes
[12/23 01:02:46   1691s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/23 01:02:46   1691s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/23 01:02:46   1691s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/23 01:02:46   1691s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/23 01:02:46   1691s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/23 01:02:46   1691s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/23 01:02:46   1691s] (I)       Before initializing Early Global Route syMemory usage = 2045.6 MB
[12/23 01:02:46   1691s] (I)       Ndr track 0 does not exist
[12/23 01:02:46   1691s] (I)       ---------------------Grid Graph Info--------------------
[12/23 01:02:46   1691s] (I)       Routing area        : (0, 0) - (3162000, 3160080)
[12/23 01:02:46   1691s] (I)       Core area           : (35340, 35280) - (3126660, 3124800)
[12/23 01:02:46   1691s] (I)       Site width          :   620  (dbu)
[12/23 01:02:46   1691s] (I)       Row height          :  5040  (dbu)
[12/23 01:02:46   1691s] (I)       GCell width         :  5040  (dbu)
[12/23 01:02:46   1691s] (I)       GCell height        :  5040  (dbu)
[12/23 01:02:46   1691s] (I)       Grid                :   628   627     6
[12/23 01:02:46   1691s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/23 01:02:46   1691s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/23 01:02:46   1691s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/23 01:02:46   1691s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/23 01:02:46   1691s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/23 01:02:46   1691s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/23 01:02:46   1691s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/23 01:02:46   1691s] (I)       First track coord   :     0   310   280   310   280  3410
[12/23 01:02:46   1691s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/23 01:02:46   1691s] (I)       Total num of tracks :     0  5100  5643  5100  5643  1274
[12/23 01:02:46   1691s] (I)       Num of masks        :     1     1     1     1     1     1
[12/23 01:02:46   1691s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/23 01:02:46   1691s] (I)       --------------------------------------------------------
[12/23 01:02:46   1691s] 
[12/23 01:02:46   1691s] [NR-eGR] ============ Routing rule table ============
[12/23 01:02:46   1691s] [NR-eGR] Rule id: 0  Nets: 20514 
[12/23 01:02:46   1691s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/23 01:02:46   1691s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/23 01:02:46   1691s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/23 01:02:46   1691s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/23 01:02:46   1691s] [NR-eGR] ========================================
[12/23 01:02:46   1691s] [NR-eGR] 
[12/23 01:02:46   1691s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/23 01:02:46   1691s] (I)       blocked tracks on layer2 : = 2225263 / 3197700 (69.59%)
[12/23 01:02:46   1691s] (I)       blocked tracks on layer3 : = 2271681 / 3543804 (64.10%)
[12/23 01:02:46   1691s] (I)       blocked tracks on layer4 : = 2152311 / 3197700 (67.31%)
[12/23 01:02:46   1691s] (I)       blocked tracks on layer5 : = 595320 / 3543804 (16.80%)
[12/23 01:02:46   1691s] (I)       blocked tracks on layer6 : = 0 / 798798 (0.00%)
[12/23 01:02:46   1691s] (I)       After initializing Early Global Route syMemory usage = 2064.4 MB
[12/23 01:02:46   1691s] (I)       Finished Loading and Dumping File ( CPU: 0.52 sec, Real: 0.52 sec, Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Reset routing kernel
[12/23 01:02:46   1691s] (I)       Started Global Routing ( Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       ============= Initialization =============
[12/23 01:02:46   1691s] (I)       totalPins=78438  totalGlobalPin=73867 (94.17%)
[12/23 01:02:46   1691s] (I)       Started Net group 1 ( Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Started Build MST ( Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Generate topology with single threads
[12/23 01:02:46   1691s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       total 2D Cap : 7140944 = (4229316 H, 2911628 V)
[12/23 01:02:46   1691s] [NR-eGR] Layer group 1: route 20514 net(s) in layer range [2, 6]
[12/23 01:02:46   1691s] (I)       
[12/23 01:02:46   1691s] (I)       ============  Phase 1a Route ============
[12/23 01:02:46   1691s] (I)       Started Phase 1a ( Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Started Pattern routing ( Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Finished Pattern routing ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/23 01:02:46   1691s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Usage: 360385 = (154970 H, 205415 V) = (3.66% H, 7.05% V) = (7.810e+05um H, 1.035e+06um V)
[12/23 01:02:46   1691s] (I)       Finished Phase 1a ( CPU: 0.19 sec, Real: 0.18 sec, Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       
[12/23 01:02:46   1691s] (I)       ============  Phase 1b Route ============
[12/23 01:02:46   1691s] (I)       Started Phase 1b ( Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Started Monotonic routing ( Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Finished Monotonic routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Usage: 360533 = (155099 H, 205434 V) = (3.67% H, 7.06% V) = (7.817e+05um H, 1.035e+06um V)
[12/23 01:02:46   1691s] (I)       Overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 1.817086e+06um
[12/23 01:02:46   1691s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       
[12/23 01:02:46   1691s] (I)       ============  Phase 1c Route ============
[12/23 01:02:46   1691s] (I)       Started Phase 1c ( Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Started Two level routing ( Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Level2 Grid: 126 x 126
[12/23 01:02:46   1691s] (I)       Started Two Level Routing ( Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Finished Two level routing ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Usage: 360541 = (155105 H, 205436 V) = (3.67% H, 7.06% V) = (7.817e+05um H, 1.035e+06um V)
[12/23 01:02:46   1691s] (I)       Finished Phase 1c ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       
[12/23 01:02:46   1691s] (I)       ============  Phase 1d Route ============
[12/23 01:02:46   1691s] (I)       Started Phase 1d ( Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Started Detoured routing ( Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Usage: 360648 = (155207 H, 205441 V) = (3.67% H, 7.06% V) = (7.822e+05um H, 1.035e+06um V)
[12/23 01:02:46   1691s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       
[12/23 01:02:46   1691s] (I)       ============  Phase 1e Route ============
[12/23 01:02:46   1691s] (I)       Started Phase 1e ( Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Started Route legalization ( Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Usage: 360648 = (155207 H, 205441 V) = (3.67% H, 7.06% V) = (7.822e+05um H, 1.035e+06um V)
[12/23 01:02:46   1691s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.817666e+06um
[12/23 01:02:46   1691s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Started Layer assignment ( Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Current Layer assignment [Initialization] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2064.37 MB )
[12/23 01:02:46   1691s] (I)       Running layer assignment with 1 threads
[12/23 01:02:47   1691s] (I)       Finished Layer assignment ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 2064.37 MB )
[12/23 01:02:47   1691s] (I)       Finished Net group 1 ( CPU: 0.74 sec, Real: 0.75 sec, Curr Mem: 2064.37 MB )
[12/23 01:02:47   1691s] (I)       
[12/23 01:02:47   1691s] (I)       ============  Phase 1l Route ============
[12/23 01:02:47   1691s] (I)       Started Phase 1l ( Curr Mem: 2064.37 MB )
[12/23 01:02:47   1691s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2064.37 MB )
[12/23 01:02:47   1691s] (I)       
[12/23 01:02:47   1691s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/23 01:02:47   1691s] [NR-eGR]                        OverCon           OverCon            
[12/23 01:02:47   1691s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/23 01:02:47   1691s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/23 01:02:47   1691s] [NR-eGR] ---------------------------------------------------------------
[12/23 01:02:47   1691s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 01:02:47   1691s] [NR-eGR]  metal2  (2)       310( 0.21%)         9( 0.01%)   ( 0.21%) 
[12/23 01:02:47   1691s] [NR-eGR]  metal3  (3)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 01:02:47   1691s] [NR-eGR]  metal4  (4)        39( 0.03%)         0( 0.00%)   ( 0.03%) 
[12/23 01:02:47   1691s] [NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 01:02:47   1691s] [NR-eGR]  metal6  (6)        15( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/23 01:02:47   1691s] [NR-eGR] ---------------------------------------------------------------
[12/23 01:02:47   1691s] [NR-eGR] Total              369( 0.03%)         9( 0.00%)   ( 0.03%) 
[12/23 01:02:47   1691s] [NR-eGR] 
[12/23 01:02:47   1691s] (I)       Finished Global Routing ( CPU: 0.85 sec, Real: 0.85 sec, Curr Mem: 2064.37 MB )
[12/23 01:02:47   1691s] (I)       total 2D Cap : 7221235 = (4282489 H, 2938746 V)
[12/23 01:02:47   1692s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[12/23 01:02:47   1692s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[12/23 01:02:47   1692s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.48 sec, Real: 1.48 sec, Curr Mem: 2064.37 MB )
[12/23 01:02:47   1692s] OPERPROF: Starting HotSpotCal at level 1, MEM:2064.4M
[12/23 01:02:47   1692s] [hotspot] +------------+---------------+---------------+
[12/23 01:02:47   1692s] [hotspot] |            |   max hotspot | total hotspot |
[12/23 01:02:47   1692s] [hotspot] +------------+---------------+---------------+
[12/23 01:02:47   1692s] [hotspot] | normalized |          0.00 |          0.00 |
[12/23 01:02:47   1692s] [hotspot] +------------+---------------+---------------+
[12/23 01:02:47   1692s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/23 01:02:47   1692s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/23 01:02:47   1692s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.037, MEM:2064.4M
[12/23 01:02:47   1692s] Starting delay calculation for Setup views
[12/23 01:02:47   1692s] #################################################################################
[12/23 01:02:47   1692s] # Design Stage: PreRoute
[12/23 01:02:47   1692s] # Design Name: top
[12/23 01:02:47   1692s] # Design Mode: 180nm
[12/23 01:02:47   1692s] # Analysis Mode: MMMC Non-OCV 
[12/23 01:02:47   1692s] # Parasitics Mode: No SPEF/RCDB
[12/23 01:02:47   1692s] # Signoff Settings: SI Off 
[12/23 01:02:47   1692s] #################################################################################
[12/23 01:02:48   1693s] Calculate delays in BcWc mode...
[12/23 01:02:48   1693s] Topological Sorting (REAL = 0:00:00.0, MEM = 2054.4M, InitMEM = 2054.4M)
[12/23 01:02:48   1693s] Start delay calculation (fullDC) (1 T). (MEM=2054.37)
[12/23 01:02:49   1693s] End AAE Lib Interpolated Model. (MEM=2071 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/23 01:02:58   1703s] Total number of fetched objects 21005
[12/23 01:02:58   1703s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[12/23 01:02:58   1703s] End delay calculation. (MEM=2077.14 CPU=0:00:08.0 REAL=0:00:08.0)
[12/23 01:02:58   1703s] End delay calculation (fullDC). (MEM=2077.14 CPU=0:00:09.8 REAL=0:00:10.0)
[12/23 01:02:58   1703s] *** CDM Built up (cpu=0:00:11.1  real=0:00:11.0  mem= 2077.1M) ***
[12/23 01:03:00   1704s] *** Done Building Timing Graph (cpu=0:00:12.8 real=0:00:13.0 totSessionCpu=0:28:25 mem=2077.1M)
[12/23 01:03:00   1704s] Reported timing to dir ./timingReports
[12/23 01:03:00   1704s] **optDesign ... cpu = 0:06:25, real = 0:06:24, mem = 1594.1M, totSessionCpu=0:28:25 **
[12/23 01:03:00   1704s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2008.1M
[12/23 01:03:00   1705s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.086, MEM:2008.1M
[12/23 01:03:04   1708s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      2 (2)       |    -28     |      4 (4)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.311%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:06:28, real = 0:06:28, mem = 1595.8M, totSessionCpu=0:28:28 **
[12/23 01:03:04   1708s] Deleting Cell Server ...
[12/23 01:03:04   1708s] Deleting Lib Analyzer.
[12/23 01:03:04   1708s] *** Finished optDesign ***
[12/23 01:03:04   1708s] 
[12/23 01:03:04   1708s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:06:52 real=  0:06:52)
[12/23 01:03:04   1708s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:07.5 real=0:00:07.5)
[12/23 01:03:04   1708s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:20.6 real=0:00:20.6)
[12/23 01:03:04   1708s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:24.7 real=0:00:24.7)
[12/23 01:03:04   1708s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:03:31 real=  0:03:31)
[12/23 01:03:04   1708s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:30.4 real=0:00:30.1)
[12/23 01:03:04   1708s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:25.5 real=0:00:25.5)
[12/23 01:03:04   1708s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/23 01:03:04   1708s] Info: pop threads available for lower-level modules during optimization.
[12/23 01:03:04   1708s] clean pInstBBox. size 0
[12/23 01:03:04   1708s] All LLGs are deleted
[12/23 01:03:04   1708s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2023.4M
[12/23 01:03:04   1708s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2023.4M
[12/23 01:03:04   1708s] #optDebug: fT-D <X 1 0 0 0>
[12/23 01:03:04   1708s] VSMManager cleared!
[12/23 01:03:04   1708s] **place_opt_design ... cpu = 0:06:30, real = 0:06:29, mem = 1973.4M **
[12/23 01:03:04   1708s] *** Finished GigaPlace ***
[12/23 01:03:04   1708s] 
[12/23 01:03:04   1708s] *** Summary of all messages that are not suppressed in this session:
[12/23 01:03:04   1708s] Severity  ID               Count  Summary                                  
[12/23 01:03:04   1708s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/23 01:03:04   1708s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[12/23 01:03:04   1708s] *** Message Summary: 2 warning(s), 0 error(s)
[12/23 01:03:04   1708s] 
[12/23 01:03:04   1708s] 
[12/23 01:03:04   1708s] =============================================================================================
[12/23 01:03:04   1708s]  Final TAT Report for place_opt_design
[12/23 01:03:04   1708s] =============================================================================================
[12/23 01:03:04   1708s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/23 01:03:04   1708s] ---------------------------------------------------------------------------------------------
[12/23 01:03:04   1708s] [ WnsOpt                 ]      1   0:00:27.5  (   7.1 % )     0:00:30.0 /  0:00:30.3    1.0
[12/23 01:03:04   1708s] [ TnsOpt                 ]      1   0:00:15.3  (   3.9 % )     0:00:17.6 /  0:00:17.6    1.0
[12/23 01:03:04   1708s] [ GlobalOpt              ]      1   0:00:20.5  (   5.3 % )     0:00:20.5 /  0:00:20.6    1.0
[12/23 01:03:04   1708s] [ DrvOpt                 ]      1   0:00:06.5  (   1.7 % )     0:00:06.5 /  0:00:06.5    1.0
[12/23 01:03:04   1708s] [ SimplifyNetlist        ]      1   0:00:07.5  (   1.9 % )     0:00:07.5 /  0:00:07.5    1.0
[12/23 01:03:04   1708s] [ AreaOpt                ]      2   0:00:21.5  (   5.5 % )     0:00:23.6 /  0:00:23.6    1.0
[12/23 01:03:04   1708s] [ ViewPruning            ]      8   0:00:00.7  (   0.2 % )     0:00:00.7 /  0:00:00.6    1.0
[12/23 01:03:04   1708s] [ IncrReplace            ]      1   0:03:30.6  (  54.1 % )     0:03:30.6 /  0:03:31.1    1.0
[12/23 01:03:04   1708s] [ RefinePlace            ]      3   0:00:06.9  (   1.8 % )     0:00:06.9 /  0:00:06.9    1.0
[12/23 01:03:04   1708s] [ TimingUpdate           ]      4   0:00:02.8  (   0.7 % )     0:00:23.8 /  0:00:24.0    1.0
[12/23 01:03:04   1708s] [ FullDelayCalc          ]      2   0:00:21.0  (   5.4 % )     0:00:21.0 /  0:00:21.1    1.0
[12/23 01:03:04   1708s] [ OptSummaryReport       ]      2   0:00:00.5  (   0.1 % )     0:00:16.7 /  0:00:15.8    0.9
[12/23 01:03:04   1708s] [ TimingReport           ]      2   0:00:01.1  (   0.3 % )     0:00:01.1 /  0:00:01.1    1.0
[12/23 01:03:04   1708s] [ DrvReport              ]      2   0:00:03.4  (   0.9 % )     0:00:03.4 /  0:00:02.3    0.7
[12/23 01:03:04   1708s] [ GenerateReports        ]      1   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[12/23 01:03:04   1708s] [ MISC                   ]          0:00:42.8  (  11.0 % )     0:00:42.8 /  0:00:43.3    1.0
[12/23 01:03:04   1708s] ---------------------------------------------------------------------------------------------
[12/23 01:03:04   1708s]  place_opt_design TOTAL             0:06:29.3  ( 100.0 % )     0:06:29.3 /  0:06:29.8    1.0
[12/23 01:03:04   1708s] ---------------------------------------------------------------------------------------------
[12/23 01:03:04   1708s] 
[12/23 01:05:07   1731s] 
--------------------------------------------------------------------------------
Exiting Innovus on Fri Dec 23 01:05:07 2022
  Total CPU time:     0:28:55
  Total real time:    0:51:23
  Peak memory (main): 1864.13MB

[12/23 01:05:07   1731s] 
[12/23 01:05:07   1731s] *** Memory Usage v#1 (Current mem = 1984.012M, initial mem = 268.250M) ***
[12/23 01:05:07   1731s] 
[12/23 01:05:07   1731s] *** Summary of all messages that are not suppressed in this session:
[12/23 01:05:07   1731s] Severity  ID               Count  Summary                                  
[12/23 01:05:07   1731s] ERROR     IMPLF-40             3  Macro '%s' references a site '%s' that h...
[12/23 01:05:07   1731s] WARNING   IMPLF-58           382  MACRO '%s' has been found in the databas...
[12/23 01:05:07   1731s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/23 01:05:07   1731s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/23 01:05:07   1731s] WARNING   IMPLF-119            6  LAYER '%s' has been found in the databas...
[12/23 01:05:07   1731s] WARNING   IMPFP-10013         15  Halo should be created around block %s a...
[12/23 01:05:07   1731s] WARNING   IMPFP-3961          16  The techSite '%s' has no related standar...
[12/23 01:05:07   1731s] WARNING   IMPTS-141            8  Cell (%s) is marked as dont_touch, but i...
[12/23 01:05:07   1731s] WARNING   IMPVL-159          770  Pin '%s' of cell '%s' is defined in LEF ...
[12/23 01:05:07   1731s] WARNING   IMPESI-3086          3  The cell '%s' does not have characterize...
[12/23 01:05:07   1731s] WARNING   IMPPP-531           52  ViaGen Warning: %s rule violation, no vi...
[12/23 01:05:07   1731s] WARNING   IMPPP-532          528  ViaGen Warning: top layer and bottom lay...
[12/23 01:05:07   1731s] WARNING   IMPPP-170          308  The power planner failed to create a wir...
[12/23 01:05:07   1731s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[12/23 01:05:07   1731s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[12/23 01:05:07   1731s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[12/23 01:05:07   1731s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[12/23 01:05:07   1731s] WARNING   IMPOPT-6118          2  The following cells have a dont_touch pr...
[12/23 01:05:07   1731s] WARNING   IMPAFP-9024          2  planDesign is obsolete. This command wil...
[12/23 01:05:07   1731s] WARNING   IMPCTE-290           8  Could not locate cell %s in any library ...
[12/23 01:05:07   1731s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[12/23 01:05:07   1731s] WARNING   TECHLIB-302          3  No function defined for cell '%s'. The c...
[12/23 01:05:07   1731s] *** Message Summary: 2113 warning(s), 3 error(s)
[12/23 01:05:07   1731s] 
[12/23 01:05:07   1731s] --- Ending "Innovus" (totcpu=0:28:52, real=0:51:22, mem=1984.0M) ---
