###############################################################
#  Generated by:      Cadence Innovus 20.10-p004_1
#  OS:                Linux x86_64(Host ID edatools-server2.iiitd.edu.in)
#  Generated on:      Sun Jan 11 16:41:10 2026
#  Design:            picorv32
#  Command:           report_timing -max_path 100 -nworst 100 > $report_dir/routing_report/timing_setup_report_GBA.rpt
###############################################################
Path 1: VIOLATED Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.711
- Arrival Time                  4.725
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |   -0.036 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.513 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.700 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.912 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.159 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.529 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.787 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.054 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.396 |    2.382 | 
     | g131201          | B v -> Y v  | AND2X2    | 0.548 |   2.945 |    2.930 | 
     | g130189__8428    | B1 v -> Y ^ | AOI222XL  | 0.406 |   3.350 |    3.336 | 
     | g130016__5477    | D ^ -> Y v  | NAND4BXL  | 0.475 |   3.825 |    3.811 | 
     | g129955__3680    | A2 v -> Y ^ | OAI31X1   | 0.593 |   4.419 |    4.404 | 
     | g129899__9945    | C ^ -> Y v  | NAND4XL   | 0.307 |   4.725 |    4.711 | 
     | reg_op1_reg[11]  | D0 v        | SMDFFHQX1 | 0.000 |   4.725 |    4.711 | 
     +-------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.711
- Arrival Time                  4.725
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |   -0.036 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.514 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.700 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.912 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.159 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.529 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.787 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.054 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.396 |    2.382 | 
     | g131201          | B v -> Y v  | AND2X2    | 0.548 |   2.945 |    2.930 | 
     | g130189__8428    | B1 v -> Y ^ | AOI222XL  | 0.405 |   3.350 |    3.336 | 
     | g130016__5477    | D ^ -> Y v  | NAND4BXL  | 0.475 |   3.825 |    3.811 | 
     | g129955__3680    | A2 v -> Y ^ | OAI31X1   | 0.593 |   4.418 |    4.404 | 
     | g129899__9945    | C ^ -> Y v  | NAND4XL   | 0.307 |   4.725 |    4.711 | 
     | reg_op1_reg[11]  | D0 v        | SMDFFHQX1 | 0.000 |   4.725 |    4.711 | 
     +-------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.724
= Slack Time                   -0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |   -0.034 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.516 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.703 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.914 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.162 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.532 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.789 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.057 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.326 |   2.395 |    2.383 | 
     | g131212          | B ^ -> Y v  | NOR2XL    | 0.139 |   2.534 |    2.522 | 
     | FE_OFC39_n_1477  | A v -> Y v  | CLKBUFX6  | 0.255 |   2.789 |    2.778 | 
     | g130448          | B0 v -> Y ^ | AOI22XL   | 0.204 |   2.994 |    2.982 | 
     | g130093__9315    | B ^ -> Y v  | NAND4XL   | 0.433 |   3.427 |    3.415 | 
     | g130014__7410    | AN v -> Y v | NAND4BXL  | 0.429 |   3.856 |    3.844 | 
     | g129953__5526    | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.396 |    4.385 | 
     | g129930__1666    | D ^ -> Y v  | NAND4XL   | 0.328 |   4.724 |    4.713 | 
     | reg_op1_reg[9]   | D0 v        | SMDFFHQX1 | 0.000 |   4.724 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.724
= Slack Time                   -0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |   -0.033 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.517 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.703 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.915 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.162 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.532 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.790 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.057 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.326 |   2.395 |    2.383 | 
     | g131212          | B ^ -> Y v  | NOR2XL    | 0.139 |   2.534 |    2.522 | 
     | FE_OFC39_n_1477  | A v -> Y v  | CLKBUFX6  | 0.255 |   2.789 |    2.778 | 
     | g130448          | B0 v -> Y ^ | AOI22XL   | 0.204 |   2.994 |    2.982 | 
     | g130093__9315    | B ^ -> Y v  | NAND4XL   | 0.433 |   3.427 |    3.415 | 
     | g130014__7410    | AN v -> Y v | NAND4BXL  | 0.429 |   3.855 |    3.844 | 
     | g129953__5526    | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.396 |    4.385 | 
     | g129930__1666    | D ^ -> Y v  | NAND4XL   | 0.328 |   4.724 |    4.713 | 
     | reg_op1_reg[9]   | D0 v        | SMDFFHQX1 | 0.000 |   4.724 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.711
- Arrival Time                  4.712
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg  | CK ^        |           |       |   0.007 |    0.006 | 
     | instr_slli_reg  | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.397 | 
     | g133979         | B v -> Y ^  | NOR2XL    | 0.362 |   0.761 |    0.760 | 
     | g133420         | A ^ -> Y v  | NAND2XL   | 0.155 |   0.916 |    0.914 | 
     | g132817         | C v -> Y ^  | NOR4X1    | 0.245 |   1.161 |    1.159 | 
     | g132361         | C ^ -> Y v  | NAND4X2   | 0.370 |   1.530 |    1.529 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.788 |    1.787 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.267 |   2.055 |    2.054 | 
     | g134381         | AN v -> Y v | NOR3BX1   | 0.328 |   2.383 |    2.382 | 
     | g131201         | B v -> Y v  | AND2X2    | 0.548 |   2.932 |    2.930 | 
     | g130189__8428   | B1 v -> Y ^ | AOI222XL  | 0.406 |   3.337 |    3.336 | 
     | g130016__5477   | D ^ -> Y v  | NAND4BXL  | 0.475 |   3.812 |    3.811 | 
     | g129955__3680   | A2 v -> Y ^ | OAI31X1   | 0.593 |   4.405 |    4.404 | 
     | g129899__9945   | C ^ -> Y v  | NAND4XL   | 0.307 |   4.712 |    4.711 | 
     | reg_op1_reg[11] | D0 v        | SMDFFHQX1 | 0.000 |   4.712 |    4.711 | 
     +------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.711
- Arrival Time                  4.712
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg  | CK ^        |           |       |   0.007 |    0.006 | 
     | instr_slli_reg  | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.398 | 
     | g133979         | B v -> Y ^  | NOR2XL    | 0.362 |   0.761 |    0.760 | 
     | g133420         | A ^ -> Y v  | NAND2XL   | 0.155 |   0.916 |    0.914 | 
     | g132817         | C v -> Y ^  | NOR4X1    | 0.245 |   1.161 |    1.159 | 
     | g132361         | C ^ -> Y v  | NAND4X2   | 0.370 |   1.530 |    1.529 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.788 |    1.787 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.267 |   2.055 |    2.054 | 
     | g134381         | AN v -> Y v | NOR3BX1   | 0.328 |   2.383 |    2.382 | 
     | g131201         | B v -> Y v  | AND2X2    | 0.548 |   2.932 |    2.930 | 
     | g130189__8428   | B1 v -> Y ^ | AOI222XL  | 0.405 |   3.337 |    3.336 | 
     | g130016__5477   | D ^ -> Y v  | NAND4BXL  | 0.475 |   3.812 |    3.811 | 
     | g129955__3680   | A2 v -> Y ^ | OAI31X1   | 0.593 |   4.405 |    4.404 | 
     | g129899__9945   | C ^ -> Y v  | NAND4XL   | 0.307 |   4.712 |    4.711 | 
     | reg_op1_reg[11] | D0 v        | SMDFFHQX1 | 0.000 |   4.712 |    4.711 | 
     +------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.711
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg  | CK ^        |           |       |   0.007 |    0.009 | 
     | instr_slli_reg  | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.400 | 
     | g133979         | B v -> Y ^  | NOR2XL    | 0.362 |   0.761 |    0.762 | 
     | g133420         | A ^ -> Y v  | NAND2XL   | 0.155 |   0.916 |    0.917 | 
     | g132817         | C v -> Y ^  | NOR4X1    | 0.245 |   1.161 |    1.162 | 
     | g132361         | C ^ -> Y v  | NAND4X2   | 0.370 |   1.530 |    1.532 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.788 |    1.789 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.267 |   2.055 |    2.057 | 
     | g131267         | C v -> Y ^  | NAND3X1   | 0.326 |   2.382 |    2.383 | 
     | g131212         | B ^ -> Y v  | NOR2XL    | 0.139 |   2.521 |    2.522 | 
     | FE_OFC39_n_1477 | A v -> Y v  | CLKBUFX6  | 0.255 |   2.776 |    2.778 | 
     | g130448         | B0 v -> Y ^ | AOI22XL   | 0.204 |   2.981 |    2.982 | 
     | g130093__9315   | B ^ -> Y v  | NAND4XL   | 0.433 |   3.414 |    3.415 | 
     | g130014__7410   | AN v -> Y v | NAND4BXL  | 0.429 |   3.842 |    3.844 | 
     | g129953__5526   | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.383 |    4.385 | 
     | g129930__1666   | D ^ -> Y v  | NAND4XL   | 0.328 |   4.711 |    4.713 | 
     | reg_op1_reg[9]  | D0 v        | SMDFFHQX1 | 0.000 |   4.711 |    4.713 | 
     +------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.711
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg  | CK ^        |           |       |   0.007 |    0.009 | 
     | instr_slli_reg  | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.401 | 
     | g133979         | B v -> Y ^  | NOR2XL    | 0.362 |   0.761 |    0.763 | 
     | g133420         | A ^ -> Y v  | NAND2XL   | 0.155 |   0.916 |    0.917 | 
     | g132817         | C v -> Y ^  | NOR4X1    | 0.245 |   1.161 |    1.162 | 
     | g132361         | C ^ -> Y v  | NAND4X2   | 0.370 |   1.530 |    1.532 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.788 |    1.790 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.267 |   2.055 |    2.057 | 
     | g131267         | C v -> Y ^  | NAND3X1   | 0.326 |   2.382 |    2.383 | 
     | g131212         | B ^ -> Y v  | NOR2XL    | 0.139 |   2.521 |    2.522 | 
     | FE_OFC39_n_1477 | A v -> Y v  | CLKBUFX6  | 0.255 |   2.776 |    2.778 | 
     | g130448         | B0 v -> Y ^ | AOI22XL   | 0.204 |   2.981 |    2.982 | 
     | g130093__9315   | B ^ -> Y v  | NAND4XL   | 0.433 |   3.414 |    3.415 | 
     | g130014__7410   | AN v -> Y v | NAND4BXL  | 0.429 |   3.842 |    3.844 | 
     | g129953__5526   | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.383 |    4.385 | 
     | g129930__1666   | D ^ -> Y v  | NAND4XL   | 0.328 |   4.711 |    4.713 | 
     | reg_op1_reg[9]  | D0 v        | SMDFFHQX1 | 0.000 |   4.711 |    4.713 | 
     +------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.711
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |   -0.020 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.530 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.716 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.928 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.175 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.545 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.803 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.070 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.326 |   2.395 |    2.396 | 
     | g131192          | B ^ -> Y v  | NOR2X1    | 0.069 |   2.464 |    2.466 | 
     | FE_OFC129_n_1489 | A v -> Y v  | BUFX4     | 0.334 |   2.798 |    2.800 | 
     | g130452          | B0 v -> Y ^ | AOI22XL   | 0.199 |   2.997 |    2.999 | 
     | g130093__9315    | D ^ -> Y v  | NAND4XL   | 0.416 |   3.413 |    3.415 | 
     | g130014__7410    | AN v -> Y v | NAND4BXL  | 0.429 |   3.842 |    3.844 | 
     | g129953__5526    | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.383 |    4.385 | 
     | g129930__1666    | D ^ -> Y v  | NAND4XL   | 0.328 |   4.711 |    4.713 | 
     | reg_op1_reg[9]   | D0 v        | SMDFFHQX1 | 0.000 |   4.711 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.711
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |   -0.020 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.530 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.716 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.928 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.176 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.545 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.803 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.070 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.326 |   2.395 |    2.396 | 
     | g131192          | B ^ -> Y v  | NOR2X1    | 0.069 |   2.464 |    2.466 | 
     | FE_OFC129_n_1489 | A v -> Y v  | BUFX4     | 0.334 |   2.798 |    2.800 | 
     | g130452          | B0 v -> Y ^ | AOI22XL   | 0.199 |   2.997 |    2.999 | 
     | g130093__9315    | D ^ -> Y v  | NAND4XL   | 0.416 |   3.413 |    3.415 | 
     | g130014__7410    | AN v -> Y v | NAND4BXL  | 0.429 |   3.842 |    3.844 | 
     | g129953__5526    | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.383 |    4.385 | 
     | g129930__1666    | D ^ -> Y v  | NAND4XL   | 0.328 |   4.711 |    4.713 | 
     | reg_op1_reg[9]   | D0 v        | SMDFFHQX1 | 0.000 |   4.711 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0  (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.711
- Arrival Time                  4.708
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycle_reg | CK ^        |           |       |  -0.022 |   -0.019 | 
     | instr_rdcycle_reg | CK ^ -> Q v | SMDFFHQX1 | 0.461 |   0.439 |    0.442 | 
     | g133901           | A v -> Y ^  | NOR4X1    | 0.196 |   0.635 |    0.638 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.218 |   0.853 |    0.855 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.148 |   1.000 |    1.003 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.188 |   1.189 |    1.191 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.337 |   1.526 |    1.529 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.784 |    1.787 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.051 |    2.054 | 
     | g134381           | AN v -> Y v | NOR3BX1   | 0.328 |   2.379 |    2.382 | 
     | g131201           | B v -> Y v  | AND2X2    | 0.548 |   2.927 |    2.930 | 
     | g130189__8428     | B1 v -> Y ^ | AOI222XL  | 0.406 |   3.333 |    3.336 | 
     | g130016__5477     | D ^ -> Y v  | NAND4BXL  | 0.475 |   3.808 |    3.811 | 
     | g129955__3680     | A2 v -> Y ^ | OAI31X1   | 0.593 |   4.401 |    4.404 | 
     | g129899__9945     | C ^ -> Y v  | NAND4XL   | 0.307 |   4.708 |    4.711 | 
     | reg_op1_reg[11]   | D0 v        | SMDFFHQX1 | 0.000 |   4.708 |    4.711 | 
     +--------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0  (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.711
- Arrival Time                  4.707
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycle_reg | CK ^        |           |       |  -0.022 |   -0.019 | 
     | instr_rdcycle_reg | CK ^ -> Q v | SMDFFHQX1 | 0.461 |   0.439 |    0.442 | 
     | g133901           | A v -> Y ^  | NOR4X1    | 0.196 |   0.635 |    0.638 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.218 |   0.853 |    0.856 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.148 |   1.000 |    1.004 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.188 |   1.189 |    1.192 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.337 |   1.526 |    1.529 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.784 |    1.787 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.051 |    2.054 | 
     | g134381           | AN v -> Y v | NOR3BX1   | 0.328 |   2.379 |    2.382 | 
     | g131201           | B v -> Y v  | AND2X2    | 0.548 |   2.927 |    2.930 | 
     | g130189__8428     | B1 v -> Y ^ | AOI222XL  | 0.405 |   3.333 |    3.336 | 
     | g130016__5477     | D ^ -> Y v  | NAND4BXL  | 0.475 |   3.808 |    3.811 | 
     | g129955__3680     | A2 v -> Y ^ | OAI31X1   | 0.593 |   4.401 |    4.404 | 
     | g129899__9945     | C ^ -> Y v  | NAND4XL   | 0.307 |   4.707 |    4.711 | 
     | reg_op1_reg[11]   | D0 v        | SMDFFHQX1 | 0.000 |   4.707 |    4.711 | 
     +--------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.705
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |   -0.017 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.533 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.720 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.931 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.179 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.549 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.806 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.074 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.396 |    2.401 | 
     | g131201          | B v -> Y v  | AND2X2    | 0.548 |   2.945 |    2.950 | 
     | g130203__4733    | B1 v -> Y ^ | AOI222XL  | 0.403 |   3.347 |    3.353 | 
     | g130030__7098    | D ^ -> Y v  | NAND4BXL  | 0.403 |   3.751 |    3.756 | 
     | g129969__9945    | A2 v -> Y ^ | OAI31X1   | 0.641 |   4.392 |    4.397 | 
     | g129913__3680    | C ^ -> Y v  | NAND4XL   | 0.313 |   4.705 |    4.710 | 
     | reg_op1_reg[25]  | D0 v        | SMDFFHQX1 | 0.000 |   4.705 |    4.710 | 
     +-------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.705
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |   -0.016 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.534 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.720 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.932 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.179 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.549 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.807 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.074 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.396 |    2.402 | 
     | g131201          | B v -> Y v  | AND2X2    | 0.548 |   2.945 |    2.950 | 
     | g130203__4733    | B1 v -> Y ^ | AOI222XL  | 0.403 |   3.347 |    3.353 | 
     | g130030__7098    | D ^ -> Y v  | NAND4BXL  | 0.403 |   3.751 |    3.756 | 
     | g129969__9945    | A2 v -> Y ^ | OAI31X1   | 0.641 |   4.392 |    4.397 | 
     | g129913__3680    | C ^ -> Y v  | NAND4XL   | 0.313 |   4.705 |    4.710 | 
     | reg_op1_reg[25]  | D0 v        | SMDFFHQX1 | 0.000 |   4.705 |    4.710 | 
     +-------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0   (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.707
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycle_reg | CK ^        |           |       |  -0.022 |   -0.016 | 
     | instr_rdcycle_reg | CK ^ -> Q v | SMDFFHQX1 | 0.461 |   0.439 |    0.445 | 
     | g133901           | A v -> Y ^  | NOR4X1    | 0.196 |   0.635 |    0.641 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.218 |   0.853 |    0.858 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.148 |   1.000 |    1.006 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.188 |   1.189 |    1.194 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.337 |   1.526 |    1.532 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.784 |    1.789 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.051 |    2.057 | 
     | g131267           | C v -> Y ^  | NAND3X1   | 0.326 |   2.377 |    2.383 | 
     | g131212           | B ^ -> Y v  | NOR2XL    | 0.139 |   2.516 |    2.522 | 
     | FE_OFC39_n_1477   | A v -> Y v  | CLKBUFX6  | 0.255 |   2.772 |    2.778 | 
     | g130448           | B0 v -> Y ^ | AOI22XL   | 0.204 |   2.976 |    2.982 | 
     | g130093__9315     | B ^ -> Y v  | NAND4XL   | 0.433 |   3.409 |    3.415 | 
     | g130014__7410     | AN v -> Y v | NAND4BXL  | 0.429 |   3.838 |    3.844 | 
     | g129953__5526     | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.379 |    4.385 | 
     | g129930__1666     | D ^ -> Y v  | NAND4XL   | 0.328 |   4.707 |    4.713 | 
     | reg_op1_reg[9]    | D0 v        | SMDFFHQX1 | 0.000 |   4.707 |    4.713 | 
     +--------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0   (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.707
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycle_reg | CK ^        |           |       |  -0.022 |   -0.016 | 
     | instr_rdcycle_reg | CK ^ -> Q v | SMDFFHQX1 | 0.461 |   0.439 |    0.445 | 
     | g133901           | A v -> Y ^  | NOR4X1    | 0.196 |   0.635 |    0.641 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.218 |   0.853 |    0.859 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.148 |   1.000 |    1.006 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.188 |   1.189 |    1.195 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.337 |   1.526 |    1.532 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.784 |    1.790 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.051 |    2.057 | 
     | g131267           | C v -> Y ^  | NAND3X1   | 0.326 |   2.377 |    2.383 | 
     | g131212           | B ^ -> Y v  | NOR2XL    | 0.139 |   2.516 |    2.522 | 
     | FE_OFC39_n_1477   | A v -> Y v  | CLKBUFX6  | 0.255 |   2.772 |    2.778 | 
     | g130448           | B0 v -> Y ^ | AOI22XL   | 0.204 |   2.976 |    2.982 | 
     | g130093__9315     | B ^ -> Y v  | NAND4XL   | 0.433 |   3.409 |    3.415 | 
     | g130014__7410     | AN v -> Y v | NAND4BXL  | 0.429 |   3.838 |    3.844 | 
     | g129953__5526     | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.379 |    4.385 | 
     | g129930__1666     | D ^ -> Y v  | NAND4XL   | 0.328 |   4.707 |    4.713 | 
     | reg_op1_reg[9]    | D0 v        | SMDFFHQX1 | 0.000 |   4.707 |    4.713 | 
     +--------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0  (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdinstr_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.711
- Arrival Time                  4.700
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdinstr_reg | CK ^        |           |       |  -0.023 |   -0.012 | 
     | instr_rdinstr_reg | CK ^ -> Q v | SMDFFHQX1 | 0.470 |   0.447 |    0.458 | 
     | g133901           | C v -> Y ^  | NOR4X1    | 0.180 |   0.627 |    0.638 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.218 |   0.845 |    0.855 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.148 |   0.992 |    1.003 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.188 |   1.181 |    1.191 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.337 |   1.518 |    1.529 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.776 |    1.787 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.043 |    2.054 | 
     | g134381           | AN v -> Y v | NOR3BX1   | 0.328 |   2.371 |    2.382 | 
     | g131201           | B v -> Y v  | AND2X2    | 0.548 |   2.919 |    2.930 | 
     | g130189__8428     | B1 v -> Y ^ | AOI222XL  | 0.406 |   3.325 |    3.336 | 
     | g130016__5477     | D ^ -> Y v  | NAND4BXL  | 0.475 |   3.800 |    3.811 | 
     | g129955__3680     | A2 v -> Y ^ | OAI31X1   | 0.593 |   4.393 |    4.404 | 
     | g129899__9945     | C ^ -> Y v  | NAND4XL   | 0.307 |   4.700 |    4.711 | 
     | reg_op1_reg[11]   | D0 v        | SMDFFHQX1 | 0.000 |   4.700 |    4.711 | 
     +--------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0  (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdinstr_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.711
- Arrival Time                  4.699
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdinstr_reg | CK ^        |           |       |  -0.023 |   -0.012 | 
     | instr_rdinstr_reg | CK ^ -> Q v | SMDFFHQX1 | 0.470 |   0.447 |    0.458 | 
     | g133901           | C v -> Y ^  | NOR4X1    | 0.180 |   0.627 |    0.638 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.218 |   0.845 |    0.856 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.148 |   0.992 |    1.004 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.188 |   1.181 |    1.192 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.337 |   1.518 |    1.529 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.776 |    1.787 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.043 |    2.054 | 
     | g134381           | AN v -> Y v | NOR3BX1   | 0.328 |   2.371 |    2.382 | 
     | g131201           | B v -> Y v  | AND2X2    | 0.548 |   2.919 |    2.930 | 
     | g130189__8428     | B1 v -> Y ^ | AOI222XL  | 0.405 |   3.325 |    3.336 | 
     | g130016__5477     | D ^ -> Y v  | NAND4BXL  | 0.475 |   3.800 |    3.811 | 
     | g129955__3680     | A2 v -> Y ^ | OAI31X1   | 0.593 |   4.393 |    4.404 | 
     | g129899__9945     | C ^ -> Y v  | NAND4XL   | 0.307 |   4.699 |    4.711 | 
     | reg_op1_reg[11]   | D0 v        | SMDFFHQX1 | 0.000 |   4.699 |    4.711 | 
     +--------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0   (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdinstr_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.699
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdinstr_reg | CK ^        |           |       |  -0.023 |   -0.009 | 
     | instr_rdinstr_reg | CK ^ -> Q v | SMDFFHQX1 | 0.470 |   0.447 |    0.461 | 
     | g133901           | C v -> Y ^  | NOR4X1    | 0.180 |   0.627 |    0.641 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.218 |   0.845 |    0.858 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.148 |   0.992 |    1.006 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.188 |   1.181 |    1.194 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.337 |   1.518 |    1.532 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.776 |    1.789 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.043 |    2.057 | 
     | g131267           | C v -> Y ^  | NAND3X1   | 0.326 |   2.369 |    2.383 | 
     | g131212           | B ^ -> Y v  | NOR2XL    | 0.139 |   2.508 |    2.522 | 
     | FE_OFC39_n_1477   | A v -> Y v  | CLKBUFX6  | 0.255 |   2.764 |    2.778 | 
     | g130448           | B0 v -> Y ^ | AOI22XL   | 0.204 |   2.968 |    2.982 | 
     | g130093__9315     | B ^ -> Y v  | NAND4XL   | 0.433 |   3.401 |    3.415 | 
     | g130014__7410     | AN v -> Y v | NAND4BXL  | 0.429 |   3.830 |    3.844 | 
     | g129953__5526     | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.371 |    4.385 | 
     | g129930__1666     | D ^ -> Y v  | NAND4XL   | 0.328 |   4.699 |    4.713 | 
     | reg_op1_reg[9]    | D0 v        | SMDFFHQX1 | 0.000 |   4.699 |    4.713 | 
     +--------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0   (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdinstr_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.699
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdinstr_reg | CK ^        |           |       |  -0.023 |   -0.009 | 
     | instr_rdinstr_reg | CK ^ -> Q v | SMDFFHQX1 | 0.470 |   0.447 |    0.461 | 
     | g133901           | C v -> Y ^  | NOR4X1    | 0.180 |   0.627 |    0.641 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.218 |   0.845 |    0.859 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.148 |   0.992 |    1.006 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.188 |   1.181 |    1.195 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.337 |   1.518 |    1.532 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.776 |    1.790 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.043 |    2.057 | 
     | g131267           | C v -> Y ^  | NAND3X1   | 0.326 |   2.369 |    2.383 | 
     | g131212           | B ^ -> Y v  | NOR2XL    | 0.139 |   2.508 |    2.522 | 
     | FE_OFC39_n_1477   | A v -> Y v  | CLKBUFX6  | 0.255 |   2.764 |    2.778 | 
     | g130448           | B0 v -> Y ^ | AOI22XL   | 0.204 |   2.968 |    2.982 | 
     | g130093__9315     | B ^ -> Y v  | NAND4XL   | 0.433 |   3.401 |    3.415 | 
     | g130014__7410     | AN v -> Y v | NAND4BXL  | 0.429 |   3.830 |    3.844 | 
     | g129953__5526     | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.371 |    4.385 | 
     | g129930__1666     | D ^ -> Y v  | NAND4XL   | 0.328 |   4.699 |    4.713 | 
     | reg_op1_reg[9]    | D0 v        | SMDFFHQX1 | 0.000 |   4.699 |    4.713 | 
     +--------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.698
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg   | CK ^        |           |       |   0.007 |    0.022 | 
     | instr_slli_reg   | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.414 | 
     | g133979          | B v -> Y ^  | NOR2XL    | 0.362 |   0.761 |    0.776 | 
     | g133420          | A ^ -> Y v  | NAND2XL   | 0.155 |   0.916 |    0.930 | 
     | g132817          | C v -> Y ^  | NOR4X1    | 0.245 |   1.161 |    1.175 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.530 |    1.545 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.788 |    1.803 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.055 |    2.070 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.326 |   2.382 |    2.396 | 
     | g131192          | B ^ -> Y v  | NOR2X1    | 0.069 |   2.451 |    2.466 | 
     | FE_OFC129_n_1489 | A v -> Y v  | BUFX4     | 0.334 |   2.785 |    2.800 | 
     | g130452          | B0 v -> Y ^ | AOI22XL   | 0.199 |   2.984 |    2.999 | 
     | g130093__9315    | D ^ -> Y v  | NAND4XL   | 0.416 |   3.400 |    3.415 | 
     | g130014__7410    | AN v -> Y v | NAND4BXL  | 0.429 |   3.829 |    3.844 | 
     | g129953__5526    | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.370 |    4.385 | 
     | g129930__1666    | D ^ -> Y v  | NAND4XL   | 0.328 |   4.698 |    4.713 | 
     | reg_op1_reg[9]   | D0 v        | SMDFFHQX1 | 0.000 |   4.698 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.698
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg   | CK ^        |           |       |   0.007 |    0.022 | 
     | instr_slli_reg   | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.414 | 
     | g133979          | B v -> Y ^  | NOR2XL    | 0.362 |   0.761 |    0.776 | 
     | g133420          | A ^ -> Y v  | NAND2XL   | 0.155 |   0.916 |    0.931 | 
     | g132817          | C v -> Y ^  | NOR4X1    | 0.245 |   1.161 |    1.176 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.530 |    1.545 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.788 |    1.803 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.055 |    2.070 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.326 |   2.382 |    2.396 | 
     | g131192          | B ^ -> Y v  | NOR2X1    | 0.069 |   2.451 |    2.466 | 
     | FE_OFC129_n_1489 | A v -> Y v  | BUFX4     | 0.334 |   2.785 |    2.800 | 
     | g130452          | B0 v -> Y ^ | AOI22XL   | 0.199 |   2.984 |    2.999 | 
     | g130093__9315    | D ^ -> Y v  | NAND4XL   | 0.416 |   3.400 |    3.415 | 
     | g130014__7410    | AN v -> Y v | NAND4BXL  | 0.429 |   3.829 |    3.844 | 
     | g129953__5526    | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.370 |    4.385 | 
     | g129930__1666    | D ^ -> Y v  | NAND4XL   | 0.328 |   4.698 |    4.713 | 
     | reg_op1_reg[9]   | D0 v        | SMDFFHQX1 | 0.000 |   4.698 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin reg_op1_reg[27]/CK 
Endpoint:   reg_op1_reg[27]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.291
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.697
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |   -0.005 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.545 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.731 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.943 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.190 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.560 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.818 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.085 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.396 |    2.413 | 
     | g131219          | AN v -> Y v | NOR2BX1   | 0.164 |   2.560 |    2.577 | 
     | FE_OFC130_n_1470 | A v -> Y v  | BUFX4     | 0.362 |   2.923 |    2.939 | 
     | g130707          | B1 v -> Y ^ | AOI22X1   | 0.153 |   3.076 |    3.092 | 
     | g130147__4733    | B ^ -> Y v  | NAND4XL   | 0.483 |   3.559 |    3.575 | 
     | g130032__1881    | AN v -> Y v | NAND4BXL  | 0.400 |   3.958 |    3.975 | 
     | g129971__2346    | A2 v -> Y ^ | OAI31X1   | 0.443 |   4.401 |    4.417 | 
     | g129915__2802    | C ^ -> Y v  | NAND4XL   | 0.296 |   4.697 |    4.713 | 
     | reg_op1_reg[27]  | D0 v        | SMDFFHQX1 | 0.000 |   4.697 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin reg_op1_reg[27]/CK 
Endpoint:   reg_op1_reg[27]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.291
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.696
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |   -0.005 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.545 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.731 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.943 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.191 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.560 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.818 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.085 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.396 |    2.413 | 
     | g131219          | AN v -> Y v | NOR2BX1   | 0.164 |   2.560 |    2.577 | 
     | FE_OFC130_n_1470 | A v -> Y v  | BUFX4     | 0.362 |   2.923 |    2.940 | 
     | g130707          | B1 v -> Y ^ | AOI22X1   | 0.153 |   3.075 |    3.092 | 
     | g130147__4733    | B ^ -> Y v  | NAND4XL   | 0.483 |   3.559 |    3.575 | 
     | g130032__1881    | AN v -> Y v | NAND4BXL  | 0.400 |   3.958 |    3.975 | 
     | g129971__2346    | A2 v -> Y ^ | OAI31X1   | 0.443 |   4.401 |    4.417 | 
     | g129915__2802    | C ^ -> Y v  | NAND4XL   | 0.296 |   4.696 |    4.713 | 
     | reg_op1_reg[27]  | D0 v        | SMDFFHQX1 | 0.000 |   4.696 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.692
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg  | CK ^        |           |       |   0.007 |    0.026 | 
     | instr_slli_reg  | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.417 | 
     | g133979         | B v -> Y ^  | NOR2XL    | 0.362 |   0.761 |    0.779 | 
     | g133420         | A ^ -> Y v  | NAND2XL   | 0.155 |   0.916 |    0.934 | 
     | g132817         | C v -> Y ^  | NOR4X1    | 0.245 |   1.161 |    1.179 | 
     | g132361         | C ^ -> Y v  | NAND4X2   | 0.370 |   1.530 |    1.549 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.788 |    1.806 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.267 |   2.055 |    2.074 | 
     | g134381         | AN v -> Y v | NOR3BX1   | 0.328 |   2.383 |    2.401 | 
     | g131201         | B v -> Y v  | AND2X2    | 0.548 |   2.932 |    2.950 | 
     | g130203__4733   | B1 v -> Y ^ | AOI222XL  | 0.403 |   3.334 |    3.353 | 
     | g130030__7098   | D ^ -> Y v  | NAND4BXL  | 0.403 |   3.738 |    3.756 | 
     | g129969__9945   | A2 v -> Y ^ | OAI31X1   | 0.641 |   4.379 |    4.397 | 
     | g129913__3680   | C ^ -> Y v  | NAND4XL   | 0.313 |   4.692 |    4.710 | 
     | reg_op1_reg[25] | D0 v        | SMDFFHQX1 | 0.000 |   4.692 |    4.710 | 
     +------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.692
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg  | CK ^        |           |       |   0.007 |    0.026 | 
     | instr_slli_reg  | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.418 | 
     | g133979         | B v -> Y ^  | NOR2XL    | 0.362 |   0.761 |    0.780 | 
     | g133420         | A ^ -> Y v  | NAND2XL   | 0.155 |   0.916 |    0.934 | 
     | g132817         | C v -> Y ^  | NOR4X1    | 0.245 |   1.161 |    1.179 | 
     | g132361         | C ^ -> Y v  | NAND4X2   | 0.370 |   1.530 |    1.549 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.788 |    1.807 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.267 |   2.055 |    2.074 | 
     | g134381         | AN v -> Y v | NOR3BX1   | 0.328 |   2.383 |    2.402 | 
     | g131201         | B v -> Y v  | AND2X2    | 0.548 |   2.932 |    2.950 | 
     | g130203__4733   | B1 v -> Y ^ | AOI222XL  | 0.403 |   3.334 |    3.353 | 
     | g130030__7098   | D ^ -> Y v  | NAND4BXL  | 0.403 |   3.738 |    3.756 | 
     | g129969__9945   | A2 v -> Y ^ | OAI31X1   | 0.641 |   4.378 |    4.397 | 
     | g129913__3680   | C ^ -> Y v  | NAND4XL   | 0.313 |   4.692 |    4.710 | 
     | reg_op1_reg[25] | D0 v        | SMDFFHQX1 | 0.000 |   4.692 |    4.710 | 
     +------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin reg_op1_reg[4]/CK 
Endpoint:   reg_op1_reg[4]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.022
- Setup                         0.283
+ Phase Shift                   5.000
= Required Time                 4.695
- Arrival Time                  4.677
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg     | CK ^        |           |       |  -0.022 |   -0.003 | 
     | instr_jal_reg     | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.547 | 
     | FE_OFC172_n_5305  | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.733 | 
     | g75862__8246      | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.945 | 
     | g132817           | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.192 | 
     | g132361           | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.562 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.820 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.087 | 
     | g131269           | C v -> Y ^  | NAND3X1   | 0.224 |   2.292 |    2.311 | 
     | FE_OCPC193_n_1426 | A ^ -> Y ^  | CLKBUFX3  | 0.175 |   2.467 |    2.486 | 
     | g131200           | B ^ -> Y v  | NOR2XL    | 0.072 |   2.539 |    2.558 | 
     | FE_OFC127_n_1481  | A v -> Y v  | BUFX4     | 0.359 |   2.898 |    2.916 | 
     | g130379__7410     | B0 v -> Y ^ | AOI22XL   | 0.393 |   3.291 |    3.310 | 
     | g130078__5526     | B ^ -> Y v  | NAND4X1   | 0.243 |   3.534 |    3.553 | 
     | g130009__9315     | AN v -> Y v | NAND4BX1  | 0.365 |   3.899 |    3.918 | 
     | g129934__2398     | A2 v -> Y ^ | OAI31X1   | 0.525 |   4.424 |    4.443 | 
     | g129921__1881     | D ^ -> Y v  | NAND4X1   | 0.252 |   4.677 |    4.695 | 
     | reg_op1_reg[4]    | D0 v        | SMDFFHQX1 | 0.000 |   4.677 |    4.695 | 
     +--------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin reg_op1_reg[4]/CK 
Endpoint:   reg_op1_reg[4]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.022
- Setup                         0.283
+ Phase Shift                   5.000
= Required Time                 4.695
- Arrival Time                  4.676
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg     | CK ^        |           |       |  -0.022 |   -0.003 | 
     | instr_jal_reg     | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.547 | 
     | FE_OFC172_n_5305  | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.733 | 
     | g75862__8246      | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.945 | 
     | g132817           | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.193 | 
     | g132361           | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.562 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.820 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.087 | 
     | g131269           | C v -> Y ^  | NAND3X1   | 0.224 |   2.292 |    2.311 | 
     | FE_OCPC193_n_1426 | A ^ -> Y ^  | CLKBUFX3  | 0.175 |   2.467 |    2.486 | 
     | g131200           | B ^ -> Y v  | NOR2XL    | 0.072 |   2.539 |    2.558 | 
     | FE_OFC127_n_1481  | A v -> Y v  | BUFX4     | 0.359 |   2.898 |    2.917 | 
     | g130379__7410     | B0 v -> Y ^ | AOI22XL   | 0.393 |   3.291 |    3.310 | 
     | g130078__5526     | B ^ -> Y v  | NAND4X1   | 0.243 |   3.534 |    3.553 | 
     | g130009__9315     | AN v -> Y v | NAND4BX1  | 0.365 |   3.899 |    3.918 | 
     | g129934__2398     | A2 v -> Y ^ | OAI31X1   | 0.525 |   4.424 |    4.443 | 
     | g129921__1881     | D ^ -> Y v  | NAND4X1   | 0.252 |   4.676 |    4.695 | 
     | reg_op1_reg[4]    | D0 v        | SMDFFHQX1 | 0.000 |   4.676 |    4.695 | 
     +--------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0   (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.693
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycle_reg | CK ^        |           |       |  -0.022 |   -0.003 | 
     | instr_rdcycle_reg | CK ^ -> Q v | SMDFFHQX1 | 0.461 |   0.439 |    0.458 | 
     | g133901           | A v -> Y ^  | NOR4X1    | 0.196 |   0.635 |    0.654 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.218 |   0.853 |    0.872 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.148 |   1.000 |    1.020 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.188 |   1.189 |    1.208 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.337 |   1.526 |    1.545 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.784 |    1.803 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.051 |    2.070 | 
     | g131267           | C v -> Y ^  | NAND3X1   | 0.326 |   2.377 |    2.396 | 
     | g131192           | B ^ -> Y v  | NOR2X1    | 0.069 |   2.446 |    2.466 | 
     | FE_OFC129_n_1489  | A v -> Y v  | BUFX4     | 0.334 |   2.781 |    2.800 | 
     | g130452           | B0 v -> Y ^ | AOI22XL   | 0.199 |   2.980 |    2.999 | 
     | g130093__9315     | D ^ -> Y v  | NAND4XL   | 0.416 |   3.396 |    3.415 | 
     | g130014__7410     | AN v -> Y v | NAND4BXL  | 0.429 |   3.825 |    3.844 | 
     | g129953__5526     | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.365 |    4.385 | 
     | g129930__1666     | D ^ -> Y v  | NAND4XL   | 0.328 |   4.693 |    4.713 | 
     | reg_op1_reg[9]    | D0 v        | SMDFFHQX1 | 0.000 |   4.693 |    4.713 | 
     +--------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0   (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.693
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycle_reg | CK ^        |           |       |  -0.022 |   -0.002 | 
     | instr_rdcycle_reg | CK ^ -> Q v | SMDFFHQX1 | 0.461 |   0.439 |    0.458 | 
     | g133901           | A v -> Y ^  | NOR4X1    | 0.196 |   0.635 |    0.654 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.218 |   0.853 |    0.872 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.148 |   1.000 |    1.020 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.188 |   1.189 |    1.208 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.337 |   1.526 |    1.545 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.784 |    1.803 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.051 |    2.070 | 
     | g131267           | C v -> Y ^  | NAND3X1   | 0.326 |   2.377 |    2.396 | 
     | g131192           | B ^ -> Y v  | NOR2X1    | 0.069 |   2.446 |    2.466 | 
     | FE_OFC129_n_1489  | A v -> Y v  | BUFX4     | 0.334 |   2.781 |    2.800 | 
     | g130452           | B0 v -> Y ^ | AOI22XL   | 0.199 |   2.980 |    2.999 | 
     | g130093__9315     | D ^ -> Y v  | NAND4XL   | 0.416 |   3.396 |    3.415 | 
     | g130014__7410     | AN v -> Y v | NAND4BXL  | 0.429 |   3.824 |    3.844 | 
     | g129953__5526     | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.365 |    4.385 | 
     | g129930__1666     | D ^ -> Y v  | NAND4XL   | 0.328 |   4.693 |    4.713 | 
     | reg_op1_reg[9]    | D0 v        | SMDFFHQX1 | 0.000 |   4.693 |    4.713 | 
     +--------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_sll_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.711
- Arrival Time                  4.691
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_sll_reg   | CK ^        |           |       |   0.007 |    0.027 | 
     | instr_sll_reg   | CK ^ -> Q v | SDFFQX2   | 0.373 |   0.381 |    0.401 | 
     | g133979         | A v -> Y ^  | NOR2XL    | 0.359 |   0.740 |    0.760 | 
     | g133420         | A ^ -> Y v  | NAND2XL   | 0.155 |   0.894 |    0.914 | 
     | g132817         | C v -> Y ^  | NOR4X1    | 0.245 |   1.139 |    1.159 | 
     | g132361         | C ^ -> Y v  | NAND4X2   | 0.370 |   1.509 |    1.529 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.767 |    1.787 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.267 |   2.034 |    2.054 | 
     | g134381         | AN v -> Y v | NOR3BX1   | 0.328 |   2.362 |    2.382 | 
     | g131201         | B v -> Y v  | AND2X2    | 0.548 |   2.910 |    2.930 | 
     | g130189__8428   | B1 v -> Y ^ | AOI222XL  | 0.406 |   3.316 |    3.336 | 
     | g130016__5477   | D ^ -> Y v  | NAND4BXL  | 0.475 |   3.791 |    3.811 | 
     | g129955__3680   | A2 v -> Y ^ | OAI31X1   | 0.593 |   4.384 |    4.404 | 
     | g129899__9945   | C ^ -> Y v  | NAND4XL   | 0.307 |   4.691 |    4.711 | 
     | reg_op1_reg[11] | D0 v        | SMDFFHQX1 | 0.000 |   4.691 |    4.711 | 
     +------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_sll_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.711
- Arrival Time                  4.690
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_sll_reg   | CK ^        |           |       |   0.007 |    0.027 | 
     | instr_sll_reg   | CK ^ -> Q v | SDFFQX2   | 0.373 |   0.381 |    0.401 | 
     | g133979         | A v -> Y ^  | NOR2XL    | 0.359 |   0.740 |    0.760 | 
     | g133420         | A ^ -> Y v  | NAND2XL   | 0.155 |   0.894 |    0.914 | 
     | g132817         | C v -> Y ^  | NOR4X1    | 0.245 |   1.139 |    1.159 | 
     | g132361         | C ^ -> Y v  | NAND4X2   | 0.370 |   1.509 |    1.529 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.767 |    1.787 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.267 |   2.034 |    2.054 | 
     | g134381         | AN v -> Y v | NOR3BX1   | 0.328 |   2.362 |    2.382 | 
     | g131201         | B v -> Y v  | AND2X2    | 0.548 |   2.910 |    2.930 | 
     | g130189__8428   | B1 v -> Y ^ | AOI222XL  | 0.405 |   3.315 |    3.336 | 
     | g130016__5477   | D ^ -> Y v  | NAND4BXL  | 0.475 |   3.791 |    3.811 | 
     | g129955__3680   | A2 v -> Y ^ | OAI31X1   | 0.593 |   4.384 |    4.404 | 
     | g129899__9945   | C ^ -> Y v  | NAND4XL   | 0.307 |   4.690 |    4.711 | 
     | reg_op1_reg[11] | D0 v        | SMDFFHQX1 | 0.000 |   4.690 |    4.711 | 
     +------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0  (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.688
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycle_reg | CK ^        |           |       |  -0.022 |    0.001 | 
     | instr_rdcycle_reg | CK ^ -> Q v | SMDFFHQX1 | 0.461 |   0.439 |    0.462 | 
     | g133901           | A v -> Y ^  | NOR4X1    | 0.196 |   0.635 |    0.658 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.218 |   0.853 |    0.875 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.148 |   1.000 |    1.023 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.188 |   1.189 |    1.211 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.337 |   1.526 |    1.549 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.784 |    1.806 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.051 |    2.074 | 
     | g134381           | AN v -> Y v | NOR3BX1   | 0.328 |   2.379 |    2.401 | 
     | g131201           | B v -> Y v  | AND2X2    | 0.548 |   2.927 |    2.950 | 
     | g130203__4733     | B1 v -> Y ^ | AOI222XL  | 0.403 |   3.330 |    3.353 | 
     | g130030__7098     | D ^ -> Y v  | NAND4BXL  | 0.403 |   3.733 |    3.756 | 
     | g129969__9945     | A2 v -> Y ^ | OAI31X1   | 0.641 |   4.374 |    4.397 | 
     | g129913__3680     | C ^ -> Y v  | NAND4XL   | 0.313 |   4.688 |    4.710 | 
     | reg_op1_reg[25]   | D0 v        | SMDFFHQX1 | 0.000 |   4.688 |    4.710 | 
     +--------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_sll_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.690
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_sll_reg   | CK ^        |           |       |   0.007 |    0.030 | 
     | instr_sll_reg   | CK ^ -> Q v | SDFFQX2   | 0.373 |   0.381 |    0.403 | 
     | g133979         | A v -> Y ^  | NOR2XL    | 0.359 |   0.740 |    0.762 | 
     | g133420         | A ^ -> Y v  | NAND2XL   | 0.155 |   0.894 |    0.917 | 
     | g132817         | C v -> Y ^  | NOR4X1    | 0.245 |   1.139 |    1.162 | 
     | g132361         | C ^ -> Y v  | NAND4X2   | 0.370 |   1.509 |    1.532 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.767 |    1.789 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.267 |   2.034 |    2.057 | 
     | g131267         | C v -> Y ^  | NAND3X1   | 0.326 |   2.360 |    2.383 | 
     | g131212         | B ^ -> Y v  | NOR2XL    | 0.139 |   2.499 |    2.522 | 
     | FE_OFC39_n_1477 | A v -> Y v  | CLKBUFX6  | 0.255 |   2.755 |    2.778 | 
     | g130448         | B0 v -> Y ^ | AOI22XL   | 0.204 |   2.959 |    2.982 | 
     | g130093__9315   | B ^ -> Y v  | NAND4XL   | 0.433 |   3.392 |    3.415 | 
     | g130014__7410   | AN v -> Y v | NAND4BXL  | 0.429 |   3.821 |    3.844 | 
     | g129953__5526   | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.362 |    4.385 | 
     | g129930__1666   | D ^ -> Y v  | NAND4XL   | 0.328 |   4.690 |    4.713 | 
     | reg_op1_reg[9]  | D0 v        | SMDFFHQX1 | 0.000 |   4.690 |    4.713 | 
     +------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0  (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.687
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycle_reg | CK ^        |           |       |  -0.022 |    0.001 | 
     | instr_rdcycle_reg | CK ^ -> Q v | SMDFFHQX1 | 0.461 |   0.439 |    0.462 | 
     | g133901           | A v -> Y ^  | NOR4X1    | 0.196 |   0.635 |    0.658 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.218 |   0.853 |    0.876 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.148 |   1.000 |    1.023 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.188 |   1.189 |    1.212 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.337 |   1.526 |    1.549 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.784 |    1.807 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.051 |    2.074 | 
     | g134381           | AN v -> Y v | NOR3BX1   | 0.328 |   2.379 |    2.402 | 
     | g131201           | B v -> Y v  | AND2X2    | 0.548 |   2.927 |    2.950 | 
     | g130203__4733     | B1 v -> Y ^ | AOI222XL  | 0.403 |   3.330 |    3.353 | 
     | g130030__7098     | D ^ -> Y v  | NAND4BXL  | 0.403 |   3.733 |    3.756 | 
     | g129969__9945     | A2 v -> Y ^ | OAI31X1   | 0.641 |   4.374 |    4.397 | 
     | g129913__3680     | C ^ -> Y v  | NAND4XL   | 0.313 |   4.687 |    4.710 | 
     | reg_op1_reg[25]   | D0 v        | SMDFFHQX1 | 0.000 |   4.687 |    4.710 | 
     +--------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_sll_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.690
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_sll_reg   | CK ^        |           |       |   0.007 |    0.030 | 
     | instr_sll_reg   | CK ^ -> Q v | SDFFQX2   | 0.373 |   0.381 |    0.404 | 
     | g133979         | A v -> Y ^  | NOR2XL    | 0.359 |   0.740 |    0.763 | 
     | g133420         | A ^ -> Y v  | NAND2XL   | 0.155 |   0.894 |    0.917 | 
     | g132817         | C v -> Y ^  | NOR4X1    | 0.245 |   1.139 |    1.162 | 
     | g132361         | C ^ -> Y v  | NAND4X2   | 0.370 |   1.509 |    1.532 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.767 |    1.790 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.267 |   2.034 |    2.057 | 
     | g131267         | C v -> Y ^  | NAND3X1   | 0.326 |   2.360 |    2.383 | 
     | g131212         | B ^ -> Y v  | NOR2XL    | 0.139 |   2.499 |    2.522 | 
     | FE_OFC39_n_1477 | A v -> Y v  | CLKBUFX6  | 0.255 |   2.755 |    2.778 | 
     | g130448         | B0 v -> Y ^ | AOI22XL   | 0.204 |   2.959 |    2.982 | 
     | g130093__9315   | B ^ -> Y v  | NAND4XL   | 0.433 |   3.392 |    3.415 | 
     | g130014__7410   | AN v -> Y v | NAND4BXL  | 0.429 |   3.821 |    3.844 | 
     | g129953__5526   | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.362 |    4.385 | 
     | g129930__1666   | D ^ -> Y v  | NAND4XL   | 0.328 |   4.690 |    4.713 | 
     | reg_op1_reg[9]  | D0 v        | SMDFFHQX1 | 0.000 |   4.690 |    4.713 | 
     +------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.711
- Arrival Time                  4.687
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |    0.001 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.551 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.738 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.949 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.197 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.567 | 
     | g132327          | B v -> Y ^  | NAND2X1   | 0.227 |   1.771 |    1.794 | 
     | g131286          | A ^ -> Y v  | NAND2X2   | 0.260 |   2.031 |    2.054 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.358 |    2.382 | 
     | g131201          | B v -> Y v  | AND2X2    | 0.548 |   2.907 |    2.930 | 
     | g130189__8428    | B1 v -> Y ^ | AOI222XL  | 0.406 |   3.312 |    3.336 | 
     | g130016__5477    | D ^ -> Y v  | NAND4BXL  | 0.475 |   3.788 |    3.811 | 
     | g129955__3680    | A2 v -> Y ^ | OAI31X1   | 0.593 |   4.381 |    4.404 | 
     | g129899__9945    | C ^ -> Y v  | NAND4XL   | 0.307 |   4.687 |    4.711 | 
     | reg_op1_reg[11]  | D0 v        | SMDFFHQX1 | 0.000 |   4.687 |    4.711 | 
     +-------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.711
- Arrival Time                  4.687
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |    0.002 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.552 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.738 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.950 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.197 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.567 | 
     | g132327          | B v -> Y ^  | NAND2X1   | 0.227 |   1.771 |    1.794 | 
     | g131286          | A ^ -> Y v  | NAND2X2   | 0.260 |   2.031 |    2.054 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.358 |    2.382 | 
     | g131201          | B v -> Y v  | AND2X2    | 0.548 |   2.907 |    2.930 | 
     | g130189__8428    | B1 v -> Y ^ | AOI222XL  | 0.405 |   3.312 |    3.336 | 
     | g130016__5477    | D ^ -> Y v  | NAND4BXL  | 0.475 |   3.787 |    3.811 | 
     | g129955__3680    | A2 v -> Y ^ | OAI31X1   | 0.593 |   4.380 |    4.404 | 
     | g129899__9945    | C ^ -> Y v  | NAND4XL   | 0.307 |   4.687 |    4.711 | 
     | reg_op1_reg[11]  | D0 v        | SMDFFHQX1 | 0.000 |   4.687 |    4.711 | 
     +-------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.686
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |    0.002 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.552 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.739 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.950 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.198 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.568 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.825 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.093 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.396 |    2.420 | 
     | g131219          | AN v -> Y v | NOR2BX1   | 0.164 |   2.560 |    2.585 | 
     | FE_OFC130_n_1470 | A v -> Y v  | BUFX4     | 0.362 |   2.923 |    2.947 | 
     | g130687          | B1 v -> Y ^ | AOI22X1   | 0.164 |   3.087 |    3.112 | 
     | g130143__6131    | B ^ -> Y v  | NAND4XL   | 0.573 |   3.660 |    3.684 | 
     | g129969__9945    | A1 v -> Y ^ | OAI31X1   | 0.713 |   4.373 |    4.397 | 
     | g129913__3680    | C ^ -> Y v  | NAND4XL   | 0.313 |   4.686 |    4.710 | 
     | reg_op1_reg[25]  | D0 v        | SMDFFHQX1 | 0.000 |   4.686 |    4.710 | 
     +-------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.686
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |    0.003 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.553 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.739 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.951 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.198 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.568 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.826 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.093 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.396 |    2.421 | 
     | g131219          | AN v -> Y v | NOR2BX1   | 0.164 |   2.560 |    2.585 | 
     | FE_OFC130_n_1470 | A v -> Y v  | BUFX4     | 0.362 |   2.923 |    2.947 | 
     | g130687          | B1 v -> Y ^ | AOI22X1   | 0.164 |   3.087 |    3.112 | 
     | g130143__6131    | B ^ -> Y v  | NAND4XL   | 0.573 |   3.660 |    3.684 | 
     | g129969__9945    | A1 v -> Y ^ | OAI31X1   | 0.713 |   4.373 |    4.397 | 
     | g129913__3680    | C ^ -> Y v  | NAND4XL   | 0.313 |   4.686 |    4.710 | 
     | reg_op1_reg[25]  | D0 v        | SMDFFHQX1 | 0.000 |   4.686 |    4.710 | 
     +-------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.720
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[2]          | CK ^        |           |       |  -0.023 |    0.002 | 
     | decoded_imm_reg[2]          | CK ^ -> Q v | SDFFQX2   | 0.409 |   0.385 |    0.410 | 
     | add_1879_23_g1444           | A v -> Y ^  | NOR2XL    | 0.189 |   0.575 |    0.600 | 
     | add_1879_23_g1353           | B ^ -> Y v  | NOR2X1    | 0.063 |   0.637 |    0.662 | 
     | add_1879_23_g1349           | B v -> Y ^  | NOR2BX1   | 0.139 |   0.777 |    0.802 | 
     | add_1879_23_g1344           | A1 ^ -> Y v | OAI21X2   | 0.119 |   0.896 |    0.921 | 
     | add_1879_23_g1343           | B v -> Y ^  | NAND2X1   | 0.097 |   0.993 |    1.018 | 
     | add_1879_23_g1340           | C0 ^ -> Y v | OAI211X2  | 0.152 |   1.144 |    1.169 | 
     | FE_OFC177_add_1879_23_n_842 | A v -> Y ^  | INVX2     | 0.089 |   1.233 |    1.258 | 
     | add_1879_23_g1335           | A1 ^ -> Y v | OAI21X2   | 0.107 |   1.340 |    1.365 | 
     | add_1879_23_g1330           | A1 v -> Y ^ | AOI21X2   | 0.135 |   1.475 |    1.500 | 
     | add_1879_23_g1328           | C ^ -> Y v  | NOR3X2    | 0.071 |   1.546 |    1.571 | 
     | add_1879_23_g1323           | A1 v -> Y ^ | AOI211X2  | 0.226 |   1.772 |    1.797 | 
     | add_1879_23_g1315           | B ^ -> Y v  | NOR2X1    | 0.100 |   1.872 |    1.897 | 
     | add_1879_23_g1311           | A1 v -> Y ^ | AOI21X1   | 0.163 |   2.036 |    2.061 | 
     | add_1879_23_g1305           | A1 ^ -> Y ^ | OA21XL    | 0.195 |   2.230 |    2.255 | 
     | add_1879_23_g1301           | A1 ^ -> Y v | OAI21X2   | 0.122 |   2.353 |    2.378 | 
     | add_1879_23_g1300           | A v -> Y ^  | CLKINVX2  | 0.082 |   2.435 |    2.460 | 
     | add_1879_23_g1299           | C ^ -> Y v  | NOR3X1    | 0.064 |   2.499 |    2.524 | 
     | add_1879_23_g1296           | B v -> Y ^  | NAND2X1   | 0.079 |   2.578 |    2.603 | 
     | add_1879_23_g1294           | C0 ^ -> Y v | OAI211X1  | 0.267 |   2.846 |    2.871 | 
     | add_1879_23_g1287           | B v -> Y ^  | NAND2BX2  | 0.105 |   2.951 |    2.976 | 
     | add_1879_23_g1283           | B ^ -> Y v  | NOR2X1    | 0.073 |   3.024 |    3.049 | 
     | add_1879_23_g1278           | A1 v -> Y ^ | OAI21X1   | 0.122 |   3.146 |    3.171 | 
     | add_1879_23_g1273           | A1 ^ -> Y v | AOI21X1   | 0.095 |   3.241 |    3.266 | 
     | add_1879_23_g1271           | B v -> Y ^  | NOR2BX1   | 0.138 |   3.379 |    3.404 | 
     | add_1879_23_g1268           | B ^ -> Y v  | NOR2X1    | 0.080 |   3.459 |    3.484 | 
     | add_1879_23_g1265           | A1 v -> Y ^ | AOI21X1   | 0.192 |   3.652 |    3.677 | 
     | add_1879_23_g1260           | A1 ^ -> Y v | OAI21X2   | 0.123 |   3.775 |    3.800 | 
     | add_1879_23_g1257           | A1 v -> Y ^ | AOI21X1   | 0.181 |   3.956 |    3.981 | 
     | add_1879_23_g1254           | A1 ^ -> Y v | OAI21X2   | 0.120 |   4.076 |    4.101 | 
     | add_1879_23_g1251           | A1 v -> Y ^ | AOI21X2   | 0.119 |   4.195 |    4.220 | 
     | add_1879_23_g1248           | A1 ^ -> Y v | OAI21X1   | 0.103 |   4.298 |    4.323 | 
     | add_1879_23_g1247           | B v -> Y ^  | CLKXOR2X1 | 0.195 |   4.493 |    4.518 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.097 |   4.590 |    4.615 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.130 |   4.720 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.720 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.720
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[2]          | CK ^        |           |       |  -0.023 |    0.002 | 
     | decoded_imm_reg[2]          | CK ^ -> Q v | SDFFQX2   | 0.409 |   0.385 |    0.410 | 
     | add_1879_23_g1444           | A v -> Y ^  | NOR2XL    | 0.189 |   0.575 |    0.600 | 
     | add_1879_23_g1353           | B ^ -> Y v  | NOR2X1    | 0.063 |   0.637 |    0.663 | 
     | add_1879_23_g1349           | B v -> Y ^  | NOR2BX1   | 0.139 |   0.777 |    0.802 | 
     | add_1879_23_g1344           | A1 ^ -> Y v | OAI21X2   | 0.119 |   0.896 |    0.921 | 
     | add_1879_23_g1343           | B v -> Y ^  | NAND2X1   | 0.097 |   0.993 |    1.018 | 
     | add_1879_23_g1340           | C0 ^ -> Y v | OAI211X2  | 0.152 |   1.144 |    1.169 | 
     | FE_OFC177_add_1879_23_n_842 | A v -> Y ^  | INVX2     | 0.089 |   1.233 |    1.258 | 
     | add_1879_23_g1335           | A1 ^ -> Y v | OAI21X2   | 0.107 |   1.340 |    1.365 | 
     | add_1879_23_g1330           | A1 v -> Y ^ | AOI21X2   | 0.135 |   1.475 |    1.500 | 
     | add_1879_23_g1328           | C ^ -> Y v  | NOR3X2    | 0.071 |   1.546 |    1.571 | 
     | add_1879_23_g1323           | A1 v -> Y ^ | AOI211X2  | 0.226 |   1.772 |    1.797 | 
     | add_1879_23_g1315           | B ^ -> Y v  | NOR2X1    | 0.100 |   1.872 |    1.897 | 
     | add_1879_23_g1311           | A1 v -> Y ^ | AOI21X1   | 0.163 |   2.035 |    2.061 | 
     | add_1879_23_g1305           | A1 ^ -> Y ^ | OA21XL    | 0.195 |   2.230 |    2.255 | 
     | add_1879_23_g1301           | A1 ^ -> Y v | OAI21X2   | 0.122 |   2.353 |    2.378 | 
     | add_1879_23_g1300           | A v -> Y ^  | CLKINVX2  | 0.082 |   2.435 |    2.460 | 
     | add_1879_23_g1299           | C ^ -> Y v  | NOR3X1    | 0.064 |   2.499 |    2.524 | 
     | add_1879_23_g1296           | B v -> Y ^  | NAND2X1   | 0.079 |   2.578 |    2.603 | 
     | add_1879_23_g1294           | C0 ^ -> Y v | OAI211X1  | 0.267 |   2.845 |    2.871 | 
     | add_1879_23_g1287           | B v -> Y ^  | NAND2BX2  | 0.105 |   2.951 |    2.976 | 
     | add_1879_23_g1283           | B ^ -> Y v  | NOR2X1    | 0.073 |   3.024 |    3.049 | 
     | add_1879_23_g1278           | A1 v -> Y ^ | OAI21X1   | 0.122 |   3.146 |    3.171 | 
     | add_1879_23_g1273           | A1 ^ -> Y v | AOI21X1   | 0.095 |   3.241 |    3.266 | 
     | add_1879_23_g1271           | B v -> Y ^  | NOR2BX1   | 0.138 |   3.379 |    3.404 | 
     | add_1879_23_g1268           | B ^ -> Y v  | NOR2X1    | 0.080 |   3.459 |    3.484 | 
     | add_1879_23_g1265           | A1 v -> Y ^ | AOI21X1   | 0.192 |   3.652 |    3.677 | 
     | add_1879_23_g1260           | A1 ^ -> Y v | OAI21X2   | 0.123 |   3.775 |    3.800 | 
     | add_1879_23_g1257           | A1 v -> Y ^ | AOI21X1   | 0.181 |   3.956 |    3.981 | 
     | add_1879_23_g1254           | A1 ^ -> Y v | OAI21X2   | 0.120 |   4.076 |    4.101 | 
     | add_1879_23_g1251           | A1 v -> Y ^ | AOI21X2   | 0.119 |   4.195 |    4.220 | 
     | add_1879_23_g1248           | A1 ^ -> Y v | OAI21X1   | 0.103 |   4.298 |    4.323 | 
     | add_1879_23_g1247           | B v -> Y ^  | CLKXOR2X1 | 0.195 |   4.493 |    4.518 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.097 |   4.590 |    4.615 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.130 |   4.720 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.720 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.720
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[2]          | CK ^        |           |       |  -0.023 |    0.002 | 
     | decoded_imm_reg[2]          | CK ^ -> Q v | SDFFQX2   | 0.409 |   0.385 |    0.410 | 
     | add_1879_23_g1444           | A v -> Y ^  | NOR2XL    | 0.189 |   0.575 |    0.600 | 
     | add_1879_23_g1353           | B ^ -> Y v  | NOR2X1    | 0.063 |   0.637 |    0.663 | 
     | add_1879_23_g1349           | B v -> Y ^  | NOR2BX1   | 0.139 |   0.777 |    0.802 | 
     | add_1879_23_g1344           | A1 ^ -> Y v | OAI21X2   | 0.119 |   0.896 |    0.921 | 
     | add_1879_23_g1343           | B v -> Y ^  | NAND2X1   | 0.097 |   0.993 |    1.018 | 
     | add_1879_23_g1340           | C0 ^ -> Y v | OAI211X2  | 0.152 |   1.144 |    1.170 | 
     | FE_OFC177_add_1879_23_n_842 | A v -> Y ^  | INVX2     | 0.089 |   1.233 |    1.259 | 
     | add_1879_23_g1335           | A1 ^ -> Y v | OAI21X2   | 0.107 |   1.340 |    1.365 | 
     | add_1879_23_g1330           | A1 v -> Y ^ | AOI21X2   | 0.135 |   1.475 |    1.500 | 
     | add_1879_23_g1328           | C ^ -> Y v  | NOR3X2    | 0.071 |   1.546 |    1.571 | 
     | add_1879_23_g1323           | A1 v -> Y ^ | AOI211X2  | 0.226 |   1.772 |    1.797 | 
     | add_1879_23_g1315           | B ^ -> Y v  | NOR2X1    | 0.100 |   1.872 |    1.898 | 
     | add_1879_23_g1311           | A1 v -> Y ^ | AOI21X1   | 0.163 |   2.036 |    2.061 | 
     | add_1879_23_g1305           | A1 ^ -> Y ^ | OA21XL    | 0.195 |   2.230 |    2.256 | 
     | add_1879_23_g1301           | A1 ^ -> Y v | OAI21X2   | 0.122 |   2.353 |    2.378 | 
     | add_1879_23_g1300           | A v -> Y ^  | CLKINVX2  | 0.082 |   2.435 |    2.460 | 
     | add_1879_23_g1299           | C ^ -> Y v  | NOR3X1    | 0.064 |   2.499 |    2.524 | 
     | add_1879_23_g1296           | B v -> Y ^  | NAND2X1   | 0.079 |   2.578 |    2.603 | 
     | add_1879_23_g1294           | C0 ^ -> Y v | OAI211X1  | 0.267 |   2.845 |    2.871 | 
     | add_1879_23_g1287           | B v -> Y ^  | NAND2BX2  | 0.105 |   2.951 |    2.976 | 
     | add_1879_23_g1283           | B ^ -> Y v  | NOR2X1    | 0.073 |   3.024 |    3.049 | 
     | add_1879_23_g1278           | A1 v -> Y ^ | OAI21X1   | 0.122 |   3.146 |    3.171 | 
     | add_1879_23_g1273           | A1 ^ -> Y v | AOI21X1   | 0.095 |   3.241 |    3.266 | 
     | add_1879_23_g1271           | B v -> Y ^  | NOR2BX1   | 0.138 |   3.379 |    3.404 | 
     | add_1879_23_g1268           | B ^ -> Y v  | NOR2X1    | 0.080 |   3.459 |    3.484 | 
     | add_1879_23_g1265           | A1 v -> Y ^ | AOI21X1   | 0.192 |   3.652 |    3.677 | 
     | add_1879_23_g1260           | A1 ^ -> Y v | OAI21X2   | 0.123 |   3.775 |    3.800 | 
     | add_1879_23_g1257           | A1 v -> Y ^ | AOI21X1   | 0.181 |   3.956 |    3.981 | 
     | add_1879_23_g1254           | A1 ^ -> Y v | OAI21X2   | 0.120 |   4.076 |    4.101 | 
     | add_1879_23_g1251           | A1 v -> Y ^ | AOI21X2   | 0.119 |   4.195 |    4.220 | 
     | add_1879_23_g1248           | A1 ^ -> Y v | OAI21X1   | 0.103 |   4.298 |    4.323 | 
     | add_1879_23_g1247           | B v -> Y ^  | CLKXOR2X1 | 0.195 |   4.493 |    4.518 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.097 |   4.590 |    4.615 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.130 |   4.720 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.720 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.719
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[2]          | CK ^        |           |       |  -0.023 |    0.002 | 
     | decoded_imm_reg[2]          | CK ^ -> Q v | SDFFQX2   | 0.409 |   0.385 |    0.411 | 
     | add_1879_23_g1444           | A v -> Y ^  | NOR2XL    | 0.189 |   0.575 |    0.600 | 
     | add_1879_23_g1353           | B ^ -> Y v  | NOR2X1    | 0.063 |   0.637 |    0.663 | 
     | add_1879_23_g1349           | B v -> Y ^  | NOR2BX1   | 0.139 |   0.777 |    0.802 | 
     | add_1879_23_g1344           | A1 ^ -> Y v | OAI21X2   | 0.119 |   0.896 |    0.921 | 
     | add_1879_23_g1343           | B v -> Y ^  | NAND2X1   | 0.097 |   0.993 |    1.018 | 
     | add_1879_23_g1340           | C0 ^ -> Y v | OAI211X2  | 0.152 |   1.144 |    1.170 | 
     | FE_OFC177_add_1879_23_n_842 | A v -> Y ^  | INVX2     | 0.089 |   1.233 |    1.259 | 
     | add_1879_23_g1335           | A1 ^ -> Y v | OAI21X2   | 0.107 |   1.340 |    1.365 | 
     | add_1879_23_g1330           | A1 v -> Y ^ | AOI21X2   | 0.135 |   1.475 |    1.500 | 
     | add_1879_23_g1328           | C ^ -> Y v  | NOR3X2    | 0.071 |   1.546 |    1.571 | 
     | add_1879_23_g1323           | A1 v -> Y ^ | AOI211X2  | 0.226 |   1.772 |    1.797 | 
     | add_1879_23_g1315           | B ^ -> Y v  | NOR2X1    | 0.100 |   1.872 |    1.898 | 
     | add_1879_23_g1311           | A1 v -> Y ^ | AOI21X1   | 0.163 |   2.035 |    2.061 | 
     | add_1879_23_g1305           | A1 ^ -> Y ^ | OA21XL    | 0.195 |   2.230 |    2.256 | 
     | add_1879_23_g1301           | A1 ^ -> Y v | OAI21X2   | 0.122 |   2.353 |    2.378 | 
     | add_1879_23_g1300           | A v -> Y ^  | CLKINVX2  | 0.082 |   2.435 |    2.460 | 
     | add_1879_23_g1299           | C ^ -> Y v  | NOR3X1    | 0.064 |   2.499 |    2.524 | 
     | add_1879_23_g1296           | B v -> Y ^  | NAND2X1   | 0.079 |   2.578 |    2.603 | 
     | add_1879_23_g1294           | C0 ^ -> Y v | OAI211X1  | 0.267 |   2.845 |    2.871 | 
     | add_1879_23_g1287           | B v -> Y ^  | NAND2BX2  | 0.105 |   2.951 |    2.976 | 
     | add_1879_23_g1283           | B ^ -> Y v  | NOR2X1    | 0.073 |   3.024 |    3.049 | 
     | add_1879_23_g1278           | A1 v -> Y ^ | OAI21X1   | 0.122 |   3.146 |    3.171 | 
     | add_1879_23_g1273           | A1 ^ -> Y v | AOI21X1   | 0.095 |   3.241 |    3.266 | 
     | add_1879_23_g1271           | B v -> Y ^  | NOR2BX1   | 0.138 |   3.379 |    3.404 | 
     | add_1879_23_g1268           | B ^ -> Y v  | NOR2X1    | 0.080 |   3.459 |    3.484 | 
     | add_1879_23_g1265           | A1 v -> Y ^ | AOI21X1   | 0.192 |   3.651 |    3.677 | 
     | add_1879_23_g1260           | A1 ^ -> Y v | OAI21X2   | 0.123 |   3.774 |    3.800 | 
     | add_1879_23_g1257           | A1 v -> Y ^ | AOI21X1   | 0.181 |   3.956 |    3.981 | 
     | add_1879_23_g1254           | A1 ^ -> Y v | OAI21X2   | 0.120 |   4.076 |    4.101 | 
     | add_1879_23_g1251           | A1 v -> Y ^ | AOI21X2   | 0.119 |   4.194 |    4.220 | 
     | add_1879_23_g1248           | A1 ^ -> Y v | OAI21X1   | 0.103 |   4.298 |    4.323 | 
     | add_1879_23_g1247           | B v -> Y ^  | CLKXOR2X1 | 0.195 |   4.493 |    4.518 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.097 |   4.590 |    4.615 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.130 |   4.719 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.719 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.687
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |    0.004 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.554 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.740 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.952 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.200 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.569 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.827 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.094 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.326 |   2.395 |    2.421 | 
     | g131254          | A ^ -> Y v  | CLKINVX2  | 0.118 |   2.513 |    2.539 | 
     | g131220          | B v -> Y v  | AND2X6    | 0.268 |   2.781 |    2.807 | 
     | g130450          | A0 v -> Y ^ | AOI22XL   | 0.183 |   2.964 |    2.990 | 
     | g130093__9315    | A ^ -> Y v  | NAND4XL   | 0.425 |   3.389 |    3.415 | 
     | g130014__7410    | AN v -> Y v | NAND4BXL  | 0.429 |   3.818 |    3.844 | 
     | g129953__5526    | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.359 |    4.385 | 
     | g129930__1666    | D ^ -> Y v  | NAND4XL   | 0.328 |   4.687 |    4.713 | 
     | reg_op1_reg[9]   | D0 v        | SMDFFHQX1 | 0.000 |   4.687 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin reg_next_pc_reg[30]/CK 
Endpoint:   reg_next_pc_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_stalu_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.005
- Setup                         0.261
+ Phase Shift                   5.000
= Required Time                 4.744
- Arrival Time                  4.718
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_stalu_reg               | CK ^         |           |       |  -0.022 |    0.004 | 
     | latched_stalu_reg               | CK ^ -> Q v  | SDFFQX4   | 0.486 |   0.465 |    0.491 | 
     | g134434                         | S0 v -> Y ^  | MX2X1     | 0.347 |   0.812 |    0.838 | 
     | g75746__6131                    | A ^ -> Y ^   | CLKMX2X3  | 0.229 |   1.041 |    1.067 | 
     | add_1642_33_Y_add_1633_32_g2632 | B ^ -> Y v   | NAND2X2   | 0.085 |   1.126 |    1.151 | 
     | add_1642_33_Y_add_1633_32_g2559 | A v -> Y ^   | NOR2XL    | 0.122 |   1.248 |    1.274 | 
     | add_1642_33_Y_add_1633_32_g2555 | B ^ -> Y v   | NOR2BX1   | 0.072 |   1.320 |    1.346 | 
     | add_1642_33_Y_add_1633_32_g2546 | A1 v -> Y ^  | OAI21X1   | 0.119 |   1.439 |    1.465 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.089 |   1.528 |    1.554 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.114 |   1.642 |    1.668 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.058 |   1.700 |    1.726 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.104 |   1.804 |    1.830 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.196 |   2.000 |    2.026 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.213 |   2.213 |    2.239 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.123 |   2.336 |    2.362 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.113 |   2.450 |    2.476 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.541 |    2.567 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.082 |   2.623 |    2.649 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.062 |   2.686 |    2.711 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.080 |   2.766 |    2.791 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.823 |    2.849 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.130 |   2.953 |    2.978 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.123 |   3.076 |    3.102 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.144 |   3.220 |    3.246 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.084 |   3.304 |    3.330 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.093 |   3.397 |    3.423 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.082 |   3.479 |    3.505 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.147 |   3.626 |    3.652 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.711 |    3.737 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.128 |   3.839 |    3.865 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.075 |   3.915 |    3.940 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.085 |   4.000 |    4.026 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.064 |   4.064 |    4.090 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.111 |   4.174 |    4.200 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.111 |   4.286 |    4.311 | 
     | add_1642_33_Y_add_1633_32_g2    | A v -> Y ^   | XNOR2XL   | 0.215 |   4.501 |    4.527 | 
     | g132845                         | C0 ^ -> Y v  | AOI222XL  | 0.101 |   4.602 |    4.628 | 
     | g132774                         | A v -> Y ^   | INVXL     | 0.116 |   4.718 |    4.744 | 
     | reg_next_pc_reg[30]             | D ^          | SDFFQXL   | 0.000 |   4.718 |    4.744 | 
     +-----------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.687
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |    0.004 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.554 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.741 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.952 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.200 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.570 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.827 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.095 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.326 |   2.395 |    2.421 | 
     | g131254          | A ^ -> Y v  | CLKINVX2  | 0.118 |   2.513 |    2.539 | 
     | g131220          | B v -> Y v  | AND2X6    | 0.268 |   2.781 |    2.807 | 
     | g130450          | A0 v -> Y ^ | AOI22XL   | 0.183 |   2.964 |    2.990 | 
     | g130093__9315    | A ^ -> Y v  | NAND4XL   | 0.425 |   3.389 |    3.415 | 
     | g130014__7410    | AN v -> Y v | NAND4BXL  | 0.429 |   3.818 |    3.844 | 
     | g129953__5526    | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.359 |    4.385 | 
     | g129930__1666    | D ^ -> Y v  | NAND4XL   | 0.328 |   4.687 |    4.713 | 
     | reg_op1_reg[9]   | D0 v        | SMDFFHQX1 | 0.000 |   4.687 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.687
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |    0.004 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.554 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.741 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.952 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.200 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.570 | 
     | g132327          | B v -> Y ^  | NAND2X1   | 0.227 |   1.771 |    1.797 | 
     | g131286          | A ^ -> Y v  | NAND2X2   | 0.260 |   2.031 |    2.057 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.326 |   2.357 |    2.383 | 
     | g131212          | B ^ -> Y v  | NOR2XL    | 0.139 |   2.496 |    2.522 | 
     | FE_OFC39_n_1477  | A v -> Y v  | CLKBUFX6  | 0.255 |   2.752 |    2.778 | 
     | g130448          | B0 v -> Y ^ | AOI22XL   | 0.204 |   2.956 |    2.982 | 
     | g130093__9315    | B ^ -> Y v  | NAND4XL   | 0.433 |   3.389 |    3.415 | 
     | g130014__7410    | AN v -> Y v | NAND4BXL  | 0.429 |   3.818 |    3.844 | 
     | g129953__5526    | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.359 |    4.385 | 
     | g129930__1666    | D ^ -> Y v  | NAND4XL   | 0.328 |   4.687 |    4.713 | 
     | reg_op1_reg[9]   | D0 v        | SMDFFHQX1 | 0.000 |   4.687 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin reg_next_pc_reg[30]/CK 
Endpoint:   reg_next_pc_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_stalu_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.005
- Setup                         0.261
+ Phase Shift                   5.000
= Required Time                 4.744
- Arrival Time                  4.718
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_stalu_reg               | CK ^         |           |       |  -0.022 |    0.005 | 
     | latched_stalu_reg               | CK ^ -> Q v  | SDFFQX4   | 0.486 |   0.465 |    0.491 | 
     | g134434                         | S0 v -> Y ^  | MX2X1     | 0.347 |   0.812 |    0.838 | 
     | g75746__6131                    | A ^ -> Y ^   | CLKMX2X3  | 0.229 |   1.041 |    1.067 | 
     | add_1642_33_Y_add_1633_32_g2632 | B ^ -> Y v   | NAND2X2   | 0.085 |   1.126 |    1.152 | 
     | add_1642_33_Y_add_1633_32_g2559 | A v -> Y ^   | NOR2XL    | 0.122 |   1.248 |    1.274 | 
     | add_1642_33_Y_add_1633_32_g2555 | B ^ -> Y v   | NOR2BX1   | 0.072 |   1.320 |    1.346 | 
     | add_1642_33_Y_add_1633_32_g2546 | A1 v -> Y ^  | OAI21X1   | 0.119 |   1.439 |    1.465 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.089 |   1.528 |    1.554 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.114 |   1.642 |    1.668 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.058 |   1.700 |    1.726 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.104 |   1.804 |    1.830 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.196 |   2.000 |    2.026 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.213 |   2.213 |    2.239 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.123 |   2.336 |    2.362 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.113 |   2.450 |    2.476 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.541 |    2.567 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.082 |   2.623 |    2.649 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.062 |   2.686 |    2.712 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.080 |   2.766 |    2.792 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.823 |    2.849 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.130 |   2.953 |    2.979 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.123 |   3.076 |    3.102 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.144 |   3.220 |    3.246 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.084 |   3.304 |    3.331 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.093 |   3.397 |    3.424 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.082 |   3.479 |    3.505 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.147 |   3.626 |    3.652 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.711 |    3.738 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.128 |   3.839 |    3.865 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.075 |   3.915 |    3.941 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.085 |   4.000 |    4.026 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.064 |   4.064 |    4.090 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.111 |   4.174 |    4.201 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.111 |   4.286 |    4.312 | 
     | add_1642_33_Y_add_1633_32_g2    | A v -> Y ^   | XNOR2XL   | 0.215 |   4.501 |    4.527 | 
     | g132845                         | C0 ^ -> Y v  | AOI222XL  | 0.101 |   4.601 |    4.628 | 
     | g132774                         | A v -> Y ^   | INVXL     | 0.116 |   4.718 |    4.744 | 
     | reg_next_pc_reg[30]             | D ^          | SDFFQXL   | 0.000 |   4.718 |    4.744 | 
     +-----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.686
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |    0.005 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.554 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.741 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.953 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.200 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.570 | 
     | g132327          | B v -> Y ^  | NAND2X1   | 0.227 |   1.771 |    1.797 | 
     | g131286          | A ^ -> Y v  | NAND2X2   | 0.260 |   2.031 |    2.057 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.326 |   2.357 |    2.383 | 
     | g131212          | B ^ -> Y v  | NOR2XL    | 0.139 |   2.496 |    2.522 | 
     | FE_OFC39_n_1477  | A v -> Y v  | CLKBUFX6  | 0.255 |   2.752 |    2.778 | 
     | g130448          | B0 v -> Y ^ | AOI22XL   | 0.204 |   2.956 |    2.982 | 
     | g130093__9315    | B ^ -> Y v  | NAND4XL   | 0.433 |   3.389 |    3.415 | 
     | g130014__7410    | AN v -> Y v | NAND4BXL  | 0.429 |   3.817 |    3.844 | 
     | g129953__5526    | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.358 |    4.385 | 
     | g129930__1666    | D ^ -> Y v  | NAND4XL   | 0.328 |   4.686 |    4.713 | 
     | reg_op1_reg[9]   | D0 v        | SMDFFHQX1 | 0.000 |   4.686 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 51: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0   (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdinstr_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.685
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdinstr_reg | CK ^        |           |       |  -0.023 |    0.004 | 
     | instr_rdinstr_reg | CK ^ -> Q v | SMDFFHQX1 | 0.470 |   0.447 |    0.474 | 
     | g133901           | C v -> Y ^  | NOR4X1    | 0.180 |   0.627 |    0.654 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.218 |   0.845 |    0.872 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.148 |   0.992 |    1.020 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.188 |   1.181 |    1.208 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.337 |   1.518 |    1.545 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.776 |    1.803 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.043 |    2.070 | 
     | g131267           | C v -> Y ^  | NAND3X1   | 0.326 |   2.369 |    2.396 | 
     | g131192           | B ^ -> Y v  | NOR2X1    | 0.069 |   2.438 |    2.466 | 
     | FE_OFC129_n_1489  | A v -> Y v  | BUFX4     | 0.334 |   2.773 |    2.800 | 
     | g130452           | B0 v -> Y ^ | AOI22XL   | 0.199 |   2.972 |    2.999 | 
     | g130093__9315     | D ^ -> Y v  | NAND4XL   | 0.416 |   3.388 |    3.415 | 
     | g130014__7410     | AN v -> Y v | NAND4BXL  | 0.429 |   3.817 |    3.844 | 
     | g129953__5526     | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.357 |    4.385 | 
     | g129930__1666     | D ^ -> Y v  | NAND4XL   | 0.328 |   4.685 |    4.713 | 
     | reg_op1_reg[9]    | D0 v        | SMDFFHQX1 | 0.000 |   4.685 |    4.713 | 
     +--------------------------------------------------------------------------+ 
Path 52: MET Setup Check with Pin reg_op1_reg[31]/CK 
Endpoint:   reg_op1_reg[31]/D0   (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.254
+ Phase Shift                   5.000
= Required Time                 4.753
- Arrival Time                  4.726
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[0] | CK ^         |           |       |  -0.025 |    0.002 | 
     | decoded_imm_reg[0] | CK ^ -> Q ^  | SDFFQX2   | 0.411 |   0.386 |    0.413 | 
     | add_1942_26_g2726  | A ^ -> Y v   | NAND2XL   | 0.209 |   0.595 |    0.622 | 
     | add_1942_26_g2619  | A0 v -> Y v  | OA21X1    | 0.244 |   0.839 |    0.867 | 
     | add_1942_26_g2610  | A1 v -> Y ^  | OAI21X2   | 0.118 |   0.958 |    0.985 | 
     | add_1942_26_g2607  | A1 ^ -> Y v  | AOI21X1   | 0.127 |   1.085 |    1.112 | 
     | add_1942_26_g2604  | A1 v -> Y ^  | OAI21X1   | 0.140 |   1.225 |    1.252 | 
     | add_1942_26_g2603  | A ^ -> Y v   | CLKINVX1  | 0.069 |   1.295 |    1.322 | 
     | add_1942_26_g2601  | A1 v -> Y ^  | OAI21X1   | 0.125 |   1.420 |    1.447 | 
     | add_1942_26_g2600  | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.508 |    1.535 | 
     | add_1942_26_g2598  | A1 v -> Y ^  | OAI21X2   | 0.113 |   1.621 |    1.648 | 
     | add_1942_26_g2595  | A1N ^ -> Y ^ | OAI2BB1X1 | 0.219 |   1.840 |    1.867 | 
     | add_1942_26_g2594  | B ^ -> Y v   | NAND2BX2  | 0.116 |   1.956 |    1.984 | 
     | add_1942_26_g2590  | A1 v -> Y ^  | OAI211X2  | 0.168 |   2.125 |    2.152 | 
     | add_1942_26_g2584  | A1 ^ -> Y v  | AOI21X2   | 0.127 |   2.252 |    2.279 | 
     | add_1942_26_g2577  | B v -> Y ^   | NOR2X1    | 0.106 |   2.358 |    2.385 | 
     | add_1942_26_g2574  | B ^ -> Y v   | NOR2BX1   | 0.076 |   2.434 |    2.461 | 
     | add_1942_26_g2572  | B v -> Y ^   | NOR2X1    | 0.082 |   2.516 |    2.543 | 
     | add_1942_26_g2569  | B ^ -> Y v   | NOR2BX1   | 0.094 |   2.610 |    2.637 | 
     | add_1942_26_g2566  | A1 v -> Y ^  | OAI21X2   | 0.142 |   2.752 |    2.779 | 
     | add_1942_26_g2565  | B ^ -> Y ^   | CLKAND2X2 | 0.170 |   2.922 |    2.949 | 
     | add_1942_26_g2559  | A2 ^ -> Y v  | AOI31X2   | 0.147 |   3.069 |    3.097 | 
     | add_1942_26_g2552  | B v -> Y ^   | NOR2X1    | 0.157 |   3.227 |    3.254 | 
     | add_1942_26_g2547  | A1 ^ -> Y v  | AOI21X1   | 0.171 |   3.398 |    3.425 | 
     | add_1942_26_g2733  | A1 v -> Y ^  | OAI21X2   | 0.158 |   3.556 |    3.583 | 
     | add_1942_26_g2538  | A1 ^ -> Y v  | AOI21X2   | 0.157 |   3.713 |    3.740 | 
     | add_1942_26_g2536  | B v -> Y ^   | NOR2X1    | 0.113 |   3.826 |    3.853 | 
     | add_1942_26_g2532  | B ^ -> Y v   | NOR2X1    | 0.099 |   3.925 |    3.952 | 
     | add_1942_26_g2523  | A1 v -> Y ^  | OAI21X2   | 0.122 |   4.047 |    4.075 | 
     | add_1942_26_g2517  | A1 ^ -> Y v  | AOI21X2   | 0.115 |   4.163 |    4.190 | 
     | add_1942_26_g2514  | A1 v -> Y ^  | OAI21X1   | 0.121 |   4.284 |    4.311 | 
     | add_1942_26_g2     | A ^ -> Y v   | XOR2XL    | 0.219 |   4.503 |    4.530 | 
     | g133686            | B v -> Y ^   | NAND2XL   | 0.075 |   4.578 |    4.605 | 
     | g129916__1705      | C0 ^ -> Y v  | OAI211X1  | 0.148 |   4.726 |    4.753 | 
     | reg_op1_reg[31]    | D0 v         | SMDFFHQX1 | 0.000 |   4.726 |    4.753 | 
     +----------------------------------------------------------------------------+ 
Path 53: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0   (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdinstr_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.685
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdinstr_reg | CK ^        |           |       |  -0.023 |    0.004 | 
     | instr_rdinstr_reg | CK ^ -> Q v | SMDFFHQX1 | 0.470 |   0.447 |    0.474 | 
     | g133901           | C v -> Y ^  | NOR4X1    | 0.180 |   0.627 |    0.654 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.218 |   0.845 |    0.872 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.148 |   0.992 |    1.020 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.188 |   1.181 |    1.208 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.337 |   1.518 |    1.545 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.776 |    1.803 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.043 |    2.070 | 
     | g131267           | C v -> Y ^  | NAND3X1   | 0.326 |   2.369 |    2.396 | 
     | g131192           | B ^ -> Y v  | NOR2X1    | 0.069 |   2.438 |    2.466 | 
     | FE_OFC129_n_1489  | A v -> Y v  | BUFX4     | 0.334 |   2.773 |    2.800 | 
     | g130452           | B0 v -> Y ^ | AOI22XL   | 0.199 |   2.972 |    2.999 | 
     | g130093__9315     | D ^ -> Y v  | NAND4XL   | 0.416 |   3.388 |    3.415 | 
     | g130014__7410     | AN v -> Y v | NAND4BXL  | 0.429 |   3.816 |    3.844 | 
     | g129953__5526     | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.357 |    4.385 | 
     | g129930__1666     | D ^ -> Y v  | NAND4XL   | 0.328 |   4.685 |    4.713 | 
     | reg_op1_reg[9]    | D0 v        | SMDFFHQX1 | 0.000 |   4.685 |    4.713 | 
     +--------------------------------------------------------------------------+ 
Path 54: MET Setup Check with Pin reg_op1_reg[31]/CK 
Endpoint:   reg_op1_reg[31]/D0   (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.254
+ Phase Shift                   5.000
= Required Time                 4.753
- Arrival Time                  4.726
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[0] | CK ^         |           |       |  -0.025 |    0.002 | 
     | decoded_imm_reg[0] | CK ^ -> Q ^  | SDFFQX2   | 0.411 |   0.386 |    0.414 | 
     | add_1942_26_g2726  | A ^ -> Y v   | NAND2XL   | 0.209 |   0.595 |    0.623 | 
     | add_1942_26_g2619  | A0 v -> Y v  | OA21X1    | 0.244 |   0.839 |    0.867 | 
     | add_1942_26_g2610  | A1 v -> Y ^  | OAI21X2   | 0.118 |   0.958 |    0.985 | 
     | add_1942_26_g2607  | A1 ^ -> Y v  | AOI21X1   | 0.127 |   1.085 |    1.112 | 
     | add_1942_26_g2604  | A1 v -> Y ^  | OAI21X1   | 0.140 |   1.225 |    1.252 | 
     | add_1942_26_g2603  | A ^ -> Y v   | CLKINVX1  | 0.069 |   1.295 |    1.322 | 
     | add_1942_26_g2601  | A1 v -> Y ^  | OAI21X1   | 0.125 |   1.420 |    1.447 | 
     | add_1942_26_g2600  | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.508 |    1.535 | 
     | add_1942_26_g2598  | A1 v -> Y ^  | OAI21X2   | 0.113 |   1.621 |    1.649 | 
     | add_1942_26_g2595  | A1N ^ -> Y ^ | OAI2BB1X1 | 0.219 |   1.840 |    1.868 | 
     | add_1942_26_g2594  | B ^ -> Y v   | NAND2BX2  | 0.116 |   1.956 |    1.984 | 
     | add_1942_26_g2590  | A1 v -> Y ^  | OAI211X2  | 0.168 |   2.125 |    2.152 | 
     | add_1942_26_g2584  | A1 ^ -> Y v  | AOI21X2   | 0.127 |   2.252 |    2.279 | 
     | add_1942_26_g2577  | B v -> Y ^   | NOR2X1    | 0.106 |   2.358 |    2.385 | 
     | add_1942_26_g2574  | B ^ -> Y v   | NOR2BX1   | 0.076 |   2.434 |    2.461 | 
     | add_1942_26_g2572  | B v -> Y ^   | NOR2X1    | 0.082 |   2.516 |    2.543 | 
     | add_1942_26_g2569  | B ^ -> Y v   | NOR2BX1   | 0.094 |   2.610 |    2.637 | 
     | add_1942_26_g2566  | A1 v -> Y ^  | OAI21X2   | 0.142 |   2.752 |    2.779 | 
     | add_1942_26_g2565  | B ^ -> Y ^   | CLKAND2X2 | 0.170 |   2.922 |    2.950 | 
     | add_1942_26_g2559  | A2 ^ -> Y v  | AOI31X2   | 0.147 |   3.069 |    3.097 | 
     | add_1942_26_g2552  | B v -> Y ^   | NOR2X1    | 0.157 |   3.227 |    3.254 | 
     | add_1942_26_g2547  | A1 ^ -> Y v  | AOI21X1   | 0.171 |   3.398 |    3.425 | 
     | add_1942_26_g2733  | A1 v -> Y ^  | OAI21X2   | 0.158 |   3.556 |    3.583 | 
     | add_1942_26_g2538  | A1 ^ -> Y v  | AOI21X2   | 0.157 |   3.713 |    3.740 | 
     | add_1942_26_g2536  | B v -> Y ^   | NOR2X1    | 0.113 |   3.826 |    3.853 | 
     | add_1942_26_g2532  | B ^ -> Y v   | NOR2X1    | 0.099 |   3.925 |    3.952 | 
     | add_1942_26_g2523  | A1 v -> Y ^  | OAI21X2   | 0.122 |   4.047 |    4.075 | 
     | add_1942_26_g2517  | A1 ^ -> Y v  | AOI21X2   | 0.115 |   4.163 |    4.190 | 
     | add_1942_26_g2514  | A1 v -> Y ^  | OAI21X1   | 0.121 |   4.284 |    4.311 | 
     | add_1942_26_g2     | A ^ -> Y v   | XOR2XL    | 0.219 |   4.503 |    4.530 | 
     | g133686            | B v -> Y ^   | NAND2XL   | 0.075 |   4.578 |    4.605 | 
     | g129916__1705      | C0 ^ -> Y v  | OAI211X1  | 0.148 |   4.726 |    4.753 | 
     | reg_op1_reg[31]    | D0 v         | SMDFFHQX1 | 0.000 |   4.726 |    4.753 | 
     +----------------------------------------------------------------------------+ 
Path 55: MET Setup Check with Pin reg_op1_reg[31]/CK 
Endpoint:   reg_op1_reg[31]/D0   (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.320
+ Phase Shift                   5.000
= Required Time                 4.687
- Arrival Time                  4.659
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[0] | CK ^         |           |       |  -0.025 |    0.003 | 
     | decoded_imm_reg[0] | CK ^ -> Q ^  | SDFFQX2   | 0.411 |   0.386 |    0.414 | 
     | add_1942_26_g2726  | A ^ -> Y v   | NAND2XL   | 0.209 |   0.595 |    0.623 | 
     | add_1942_26_g2619  | A0 v -> Y v  | OA21X1    | 0.244 |   0.839 |    0.867 | 
     | add_1942_26_g2610  | A1 v -> Y ^  | OAI21X2   | 0.118 |   0.958 |    0.985 | 
     | add_1942_26_g2607  | A1 ^ -> Y v  | AOI21X1   | 0.127 |   1.085 |    1.113 | 
     | add_1942_26_g2604  | A1 v -> Y ^  | OAI21X1   | 0.140 |   1.225 |    1.253 | 
     | add_1942_26_g2603  | A ^ -> Y v   | CLKINVX1  | 0.069 |   1.295 |    1.322 | 
     | add_1942_26_g2601  | A1 v -> Y ^  | OAI21X1   | 0.125 |   1.420 |    1.448 | 
     | add_1942_26_g2600  | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.508 |    1.536 | 
     | add_1942_26_g2598  | A1 v -> Y ^  | OAI21X2   | 0.113 |   1.621 |    1.649 | 
     | add_1942_26_g2595  | A1N ^ -> Y ^ | OAI2BB1X1 | 0.219 |   1.840 |    1.868 | 
     | add_1942_26_g2594  | B ^ -> Y v   | NAND2BX2  | 0.116 |   1.956 |    1.984 | 
     | add_1942_26_g2590  | A1 v -> Y ^  | OAI211X2  | 0.168 |   2.125 |    2.153 | 
     | add_1942_26_g2584  | A1 ^ -> Y v  | AOI21X2   | 0.127 |   2.252 |    2.279 | 
     | add_1942_26_g2577  | B v -> Y ^   | NOR2X1    | 0.106 |   2.358 |    2.386 | 
     | add_1942_26_g2574  | B ^ -> Y v   | NOR2BX1   | 0.076 |   2.434 |    2.462 | 
     | add_1942_26_g2572  | B v -> Y ^   | NOR2X1    | 0.082 |   2.516 |    2.544 | 
     | add_1942_26_g2569  | B ^ -> Y v   | NOR2BX1   | 0.094 |   2.610 |    2.638 | 
     | add_1942_26_g2566  | A1 v -> Y ^  | OAI21X2   | 0.142 |   2.752 |    2.780 | 
     | add_1942_26_g2565  | B ^ -> Y ^   | CLKAND2X2 | 0.170 |   2.922 |    2.950 | 
     | add_1942_26_g2559  | A2 ^ -> Y v  | AOI31X2   | 0.147 |   3.069 |    3.097 | 
     | add_1942_26_g2552  | B v -> Y ^   | NOR2X1    | 0.157 |   3.227 |    3.255 | 
     | add_1942_26_g2547  | A1 ^ -> Y v  | AOI21X1   | 0.171 |   3.398 |    3.426 | 
     | add_1942_26_g2733  | A1 v -> Y ^  | OAI21X2   | 0.158 |   3.556 |    3.584 | 
     | add_1942_26_g2538  | A1 ^ -> Y v  | AOI21X2   | 0.157 |   3.713 |    3.740 | 
     | add_1942_26_g2536  | B v -> Y ^   | NOR2X1    | 0.113 |   3.826 |    3.854 | 
     | add_1942_26_g2532  | B ^ -> Y v   | NOR2X1    | 0.099 |   3.925 |    3.953 | 
     | add_1942_26_g2523  | A1 v -> Y ^  | OAI21X2   | 0.122 |   4.047 |    4.075 | 
     | add_1942_26_g2517  | A1 ^ -> Y v  | AOI21X2   | 0.115 |   4.163 |    4.190 | 
     | add_1942_26_g2514  | A1 v -> Y ^  | OAI21X1   | 0.121 |   4.284 |    4.312 | 
     | add_1942_26_g2     | A ^ -> Y ^   | XOR2XL    | 0.182 |   4.466 |    4.494 | 
     | g133686            | B ^ -> Y v   | NAND2XL   | 0.098 |   4.564 |    4.591 | 
     | g129916__1705      | C0 v -> Y ^  | OAI211X1  | 0.095 |   4.659 |    4.687 | 
     | reg_op1_reg[31]    | D0 ^         | SMDFFHQX1 | 0.000 |   4.659 |    4.687 | 
     +----------------------------------------------------------------------------+ 
Path 56: MET Setup Check with Pin reg_op1_reg[31]/CK 
Endpoint:   reg_op1_reg[31]/D0   (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.320
+ Phase Shift                   5.000
= Required Time                 4.687
- Arrival Time                  4.659
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[0] | CK ^         |           |       |  -0.025 |    0.003 | 
     | decoded_imm_reg[0] | CK ^ -> Q ^  | SDFFQX2   | 0.411 |   0.386 |    0.414 | 
     | add_1942_26_g2726  | A ^ -> Y v   | NAND2XL   | 0.209 |   0.595 |    0.623 | 
     | add_1942_26_g2619  | A0 v -> Y v  | OA21X1    | 0.244 |   0.839 |    0.867 | 
     | add_1942_26_g2610  | A1 v -> Y ^  | OAI21X2   | 0.118 |   0.958 |    0.986 | 
     | add_1942_26_g2607  | A1 ^ -> Y v  | AOI21X1   | 0.127 |   1.085 |    1.113 | 
     | add_1942_26_g2604  | A1 v -> Y ^  | OAI21X1   | 0.140 |   1.225 |    1.253 | 
     | add_1942_26_g2603  | A ^ -> Y v   | CLKINVX1  | 0.069 |   1.295 |    1.323 | 
     | add_1942_26_g2601  | A1 v -> Y ^  | OAI21X1   | 0.125 |   1.420 |    1.448 | 
     | add_1942_26_g2600  | A ^ -> Y v   | CLKINVX1  | 0.088 |   1.508 |    1.536 | 
     | add_1942_26_g2598  | A1 v -> Y ^  | OAI21X2   | 0.113 |   1.621 |    1.649 | 
     | add_1942_26_g2595  | A1N ^ -> Y ^ | OAI2BB1X1 | 0.219 |   1.840 |    1.868 | 
     | add_1942_26_g2594  | B ^ -> Y v   | NAND2BX2  | 0.116 |   1.956 |    1.984 | 
     | add_1942_26_g2590  | A1 v -> Y ^  | OAI211X2  | 0.168 |   2.125 |    2.153 | 
     | add_1942_26_g2584  | A1 ^ -> Y v  | AOI21X2   | 0.127 |   2.252 |    2.280 | 
     | add_1942_26_g2577  | B v -> Y ^   | NOR2X1    | 0.106 |   2.358 |    2.386 | 
     | add_1942_26_g2574  | B ^ -> Y v   | NOR2BX1   | 0.076 |   2.434 |    2.462 | 
     | add_1942_26_g2572  | B v -> Y ^   | NOR2X1    | 0.082 |   2.516 |    2.544 | 
     | add_1942_26_g2569  | B ^ -> Y v   | NOR2BX1   | 0.094 |   2.610 |    2.638 | 
     | add_1942_26_g2566  | A1 v -> Y ^  | OAI21X2   | 0.142 |   2.752 |    2.780 | 
     | add_1942_26_g2565  | B ^ -> Y ^   | CLKAND2X2 | 0.170 |   2.922 |    2.950 | 
     | add_1942_26_g2559  | A2 ^ -> Y v  | AOI31X2   | 0.147 |   3.069 |    3.097 | 
     | add_1942_26_g2552  | B v -> Y ^   | NOR2X1    | 0.157 |   3.227 |    3.255 | 
     | add_1942_26_g2547  | A1 ^ -> Y v  | AOI21X1   | 0.171 |   3.398 |    3.426 | 
     | add_1942_26_g2733  | A1 v -> Y ^  | OAI21X2   | 0.158 |   3.556 |    3.584 | 
     | add_1942_26_g2538  | A1 ^ -> Y v  | AOI21X2   | 0.157 |   3.713 |    3.741 | 
     | add_1942_26_g2536  | B v -> Y ^   | NOR2X1    | 0.113 |   3.826 |    3.854 | 
     | add_1942_26_g2532  | B ^ -> Y v   | NOR2X1    | 0.099 |   3.925 |    3.953 | 
     | add_1942_26_g2523  | A1 v -> Y ^  | OAI21X2   | 0.122 |   4.047 |    4.075 | 
     | add_1942_26_g2517  | A1 ^ -> Y v  | AOI21X2   | 0.115 |   4.163 |    4.191 | 
     | add_1942_26_g2514  | A1 v -> Y ^  | OAI21X1   | 0.121 |   4.284 |    4.312 | 
     | add_1942_26_g2     | A ^ -> Y ^   | XOR2XL    | 0.182 |   4.466 |    4.494 | 
     | g133686            | B ^ -> Y v   | NAND2XL   | 0.098 |   4.564 |    4.592 | 
     | g129916__1705      | C0 v -> Y ^  | OAI211X1  | 0.095 |   4.659 |    4.687 | 
     | reg_op1_reg[31]    | D0 ^         | SMDFFHQX1 | 0.000 |   4.659 |    4.687 | 
     +----------------------------------------------------------------------------+ 
Path 57: MET Setup Check with Pin reg_op1_reg[27]/CK 
Endpoint:   reg_op1_reg[27]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.291
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.683
= Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg   | CK ^        |           |       |   0.007 |    0.037 | 
     | instr_slli_reg   | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.429 | 
     | g133979          | B v -> Y ^  | NOR2XL    | 0.362 |   0.761 |    0.791 | 
     | g133420          | A ^ -> Y v  | NAND2XL   | 0.155 |   0.916 |    0.945 | 
     | g132817          | C v -> Y ^  | NOR4X1    | 0.245 |   1.161 |    1.190 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.530 |    1.560 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.788 |    1.818 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.055 |    2.085 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.383 |    2.413 | 
     | g131219          | AN v -> Y v | NOR2BX1   | 0.164 |   2.547 |    2.577 | 
     | FE_OFC130_n_1470 | A v -> Y v  | BUFX4     | 0.362 |   2.910 |    2.939 | 
     | g130707          | B1 v -> Y ^ | AOI22X1   | 0.153 |   3.063 |    3.092 | 
     | g130147__4733    | B ^ -> Y v  | NAND4XL   | 0.483 |   3.546 |    3.575 | 
     | g130032__1881    | AN v -> Y v | NAND4BXL  | 0.400 |   3.945 |    3.975 | 
     | g129971__2346    | A2 v -> Y ^ | OAI31X1   | 0.443 |   4.388 |    4.417 | 
     | g129915__2802    | C ^ -> Y v  | NAND4XL   | 0.296 |   4.683 |    4.713 | 
     | reg_op1_reg[27]  | D0 v        | SMDFFHQX1 | 0.000 |   4.683 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 58: MET Setup Check with Pin reg_op1_reg[27]/CK 
Endpoint:   reg_op1_reg[27]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.291
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.683
= Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg   | CK ^        |           |       |   0.007 |    0.037 | 
     | instr_slli_reg   | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.429 | 
     | g133979          | B v -> Y ^  | NOR2XL    | 0.362 |   0.761 |    0.791 | 
     | g133420          | A ^ -> Y v  | NAND2XL   | 0.155 |   0.916 |    0.945 | 
     | g132817          | C v -> Y ^  | NOR4X1    | 0.245 |   1.161 |    1.191 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.530 |    1.560 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.788 |    1.818 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.055 |    2.085 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.383 |    2.413 | 
     | g131219          | AN v -> Y v | NOR2BX1   | 0.164 |   2.547 |    2.577 | 
     | FE_OFC130_n_1470 | A v -> Y v  | BUFX4     | 0.362 |   2.910 |    2.940 | 
     | g130707          | B1 v -> Y ^ | AOI22X1   | 0.153 |   3.062 |    3.092 | 
     | g130147__4733    | B ^ -> Y v  | NAND4XL   | 0.483 |   3.545 |    3.575 | 
     | g130032__1881    | AN v -> Y v | NAND4BXL  | 0.400 |   3.945 |    3.975 | 
     | g129971__2346    | A2 v -> Y ^ | OAI31X1   | 0.443 |   4.388 |    4.417 | 
     | g129915__2802    | C ^ -> Y v  | NAND4XL   | 0.296 |   4.683 |    4.713 | 
     | reg_op1_reg[27]  | D0 v        | SMDFFHQX1 | 0.000 |   4.683 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 59: MET Setup Check with Pin reg_op1_reg[15]/CK 
Endpoint:   reg_op1_reg[15]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.028
- Setup                         0.299
+ Phase Shift                   5.000
= Required Time                 4.673
- Arrival Time                  4.643
= Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |    0.009 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.559 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.745 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.957 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.204 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.574 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.832 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.099 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.396 |    2.427 | 
     | g131201          | B v -> Y v  | AND2X2    | 0.548 |   2.945 |    2.975 | 
     | g130193__1617    | B1 v -> Y ^ | AOI222XL  | 0.369 |   3.313 |    3.344 | 
     | g130020__4319    | D ^ -> Y v  | NAND4BXL  | 0.447 |   3.761 |    3.791 | 
     | g129959__5122    | A2 v -> Y ^ | OAI31X1   | 0.572 |   4.333 |    4.363 | 
     | g129898__9315    | C ^ -> Y v  | NAND4XL   | 0.310 |   4.643 |    4.673 | 
     | reg_op1_reg[15]  | D0 v        | SMDFFHQX1 | 0.000 |   4.643 |    4.673 | 
     +-------------------------------------------------------------------------+ 
Path 60: MET Setup Check with Pin reg_op1_reg[15]/CK 
Endpoint:   reg_op1_reg[15]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.028
- Setup                         0.299
+ Phase Shift                   5.000
= Required Time                 4.673
- Arrival Time                  4.643
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |    0.009 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.559 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.745 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.957 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.204 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.574 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.832 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.099 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.396 |    2.427 | 
     | g131201          | B v -> Y v  | AND2X2    | 0.548 |   2.945 |    2.975 | 
     | g130193__1617    | B1 v -> Y ^ | AOI222XL  | 0.368 |   3.313 |    3.344 | 
     | g130020__4319    | D ^ -> Y v  | NAND4BXL  | 0.447 |   3.761 |    3.791 | 
     | g129959__5122    | A2 v -> Y ^ | OAI31X1   | 0.572 |   4.333 |    4.363 | 
     | g129898__9315    | C ^ -> Y v  | NAND4XL   | 0.310 |   4.643 |    4.673 | 
     | reg_op1_reg[15]  | D0 v        | SMDFFHQX1 | 0.000 |   4.643 |    4.673 | 
     +-------------------------------------------------------------------------+ 
Path 61: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0   (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycleh_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.711
- Arrival Time                  4.680
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycleh_reg | CK ^        |           |       |  -0.023 |    0.007 | 
     | instr_rdcycleh_reg | CK ^ -> Q v | SMDFFHQX1 | 0.443 |   0.419 |    0.450 | 
     | g133901            | B v -> Y ^  | NOR4X1    | 0.188 |   0.607 |    0.638 | 
     | FE_OFC120_n_343    | A ^ -> Y ^  | BUFX2     | 0.218 |   0.825 |    0.855 | 
     | g134387            | D ^ -> Y v  | NAND4BX1  | 0.148 |   0.973 |    1.003 | 
     | g132539            | C v -> Y ^  | NOR3X1    | 0.188 |   1.161 |    1.191 | 
     | g132361            | D ^ -> Y v  | NAND4X2   | 0.337 |   1.498 |    1.529 | 
     | g131803            | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.756 |    1.787 | 
     | g131286            | B ^ -> Y v  | NAND2X2   | 0.267 |   2.023 |    2.054 | 
     | g134381            | AN v -> Y v | NOR3BX1   | 0.328 |   2.351 |    2.382 | 
     | g131201            | B v -> Y v  | AND2X2    | 0.548 |   2.899 |    2.930 | 
     | g130189__8428      | B1 v -> Y ^ | AOI222XL  | 0.406 |   3.305 |    3.336 | 
     | g130016__5477      | D ^ -> Y v  | NAND4BXL  | 0.475 |   3.780 |    3.811 | 
     | g129955__3680      | A2 v -> Y ^ | OAI31X1   | 0.593 |   4.373 |    4.404 | 
     | g129899__9945      | C ^ -> Y v  | NAND4XL   | 0.307 |   4.680 |    4.711 | 
     | reg_op1_reg[11]    | D0 v        | SMDFFHQX1 | 0.000 |   4.680 |    4.711 | 
     +---------------------------------------------------------------------------+ 
Path 62: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0  (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdinstr_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.680
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdinstr_reg | CK ^        |           |       |  -0.023 |    0.008 | 
     | instr_rdinstr_reg | CK ^ -> Q v | SMDFFHQX1 | 0.470 |   0.447 |    0.478 | 
     | g133901           | C v -> Y ^  | NOR4X1    | 0.180 |   0.627 |    0.658 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.218 |   0.845 |    0.875 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.148 |   0.992 |    1.023 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.188 |   1.181 |    1.211 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.337 |   1.518 |    1.549 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.776 |    1.806 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.043 |    2.074 | 
     | g134381           | AN v -> Y v | NOR3BX1   | 0.328 |   2.371 |    2.401 | 
     | g131201           | B v -> Y v  | AND2X2    | 0.548 |   2.919 |    2.950 | 
     | g130203__4733     | B1 v -> Y ^ | AOI222XL  | 0.403 |   3.322 |    3.353 | 
     | g130030__7098     | D ^ -> Y v  | NAND4BXL  | 0.403 |   3.725 |    3.756 | 
     | g129969__9945     | A2 v -> Y ^ | OAI31X1   | 0.641 |   4.366 |    4.397 | 
     | g129913__3680     | C ^ -> Y v  | NAND4XL   | 0.313 |   4.680 |    4.710 | 
     | reg_op1_reg[25]   | D0 v        | SMDFFHQX1 | 0.000 |   4.680 |    4.710 | 
     +--------------------------------------------------------------------------+ 
Path 63: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0   (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycleh_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.711
- Arrival Time                  4.680
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycleh_reg | CK ^        |           |       |  -0.023 |    0.008 | 
     | instr_rdcycleh_reg | CK ^ -> Q v | SMDFFHQX1 | 0.443 |   0.419 |    0.450 | 
     | g133901            | B v -> Y ^  | NOR4X1    | 0.188 |   0.607 |    0.638 | 
     | FE_OFC120_n_343    | A ^ -> Y ^  | BUFX2     | 0.218 |   0.825 |    0.856 | 
     | g134387            | D ^ -> Y v  | NAND4BX1  | 0.148 |   0.973 |    1.004 | 
     | g132539            | C v -> Y ^  | NOR3X1    | 0.188 |   1.161 |    1.192 | 
     | g132361            | D ^ -> Y v  | NAND4X2   | 0.337 |   1.498 |    1.529 | 
     | g131803            | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.756 |    1.787 | 
     | g131286            | B ^ -> Y v  | NAND2X2   | 0.267 |   2.023 |    2.054 | 
     | g134381            | AN v -> Y v | NOR3BX1   | 0.328 |   2.351 |    2.382 | 
     | g131201            | B v -> Y v  | AND2X2    | 0.548 |   2.899 |    2.930 | 
     | g130189__8428      | B1 v -> Y ^ | AOI222XL  | 0.405 |   3.305 |    3.336 | 
     | g130016__5477      | D ^ -> Y v  | NAND4BXL  | 0.475 |   3.780 |    3.811 | 
     | g129955__3680      | A2 v -> Y ^ | OAI31X1   | 0.593 |   4.373 |    4.404 | 
     | g129899__9945      | C ^ -> Y v  | NAND4XL   | 0.307 |   4.680 |    4.711 | 
     | reg_op1_reg[11]    | D0 v        | SMDFFHQX1 | 0.000 |   4.680 |    4.711 | 
     +---------------------------------------------------------------------------+ 
Path 64: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0  (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdinstr_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.679
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdinstr_reg | CK ^        |           |       |  -0.023 |    0.008 | 
     | instr_rdinstr_reg | CK ^ -> Q v | SMDFFHQX1 | 0.470 |   0.447 |    0.478 | 
     | g133901           | C v -> Y ^  | NOR4X1    | 0.180 |   0.627 |    0.658 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.218 |   0.845 |    0.876 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.148 |   0.992 |    1.023 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.188 |   1.181 |    1.212 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.337 |   1.518 |    1.549 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.776 |    1.807 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.043 |    2.074 | 
     | g134381           | AN v -> Y v | NOR3BX1   | 0.328 |   2.371 |    2.402 | 
     | g131201           | B v -> Y v  | AND2X2    | 0.548 |   2.919 |    2.950 | 
     | g130203__4733     | B1 v -> Y ^ | AOI222XL  | 0.403 |   3.322 |    3.353 | 
     | g130030__7098     | D ^ -> Y v  | NAND4BXL  | 0.403 |   3.725 |    3.756 | 
     | g129969__9945     | A2 v -> Y ^ | OAI31X1   | 0.641 |   4.366 |    4.397 | 
     | g129913__3680     | C ^ -> Y v  | NAND4XL   | 0.313 |   4.679 |    4.710 | 
     | reg_op1_reg[25]   | D0 v        | SMDFFHQX1 | 0.000 |   4.679 |    4.710 | 
     +--------------------------------------------------------------------------+ 
Path 65: MET Setup Check with Pin reg_op1_reg[4]/CK 
Endpoint:   reg_op1_reg[4]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.022
- Setup                         0.283
+ Phase Shift                   5.000
= Required Time                 4.695
- Arrival Time                  4.664
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg    | CK ^        |           |       |   0.007 |    0.039 | 
     | instr_slli_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.431 | 
     | g133979           | B v -> Y ^  | NOR2XL    | 0.362 |   0.761 |    0.793 | 
     | g133420           | A ^ -> Y v  | NAND2XL   | 0.155 |   0.916 |    0.947 | 
     | g132817           | C v -> Y ^  | NOR4X1    | 0.245 |   1.161 |    1.192 | 
     | g132361           | C ^ -> Y v  | NAND4X2   | 0.370 |   1.530 |    1.562 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.788 |    1.820 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.055 |    2.087 | 
     | g131269           | C v -> Y ^  | NAND3X1   | 0.224 |   2.279 |    2.311 | 
     | FE_OCPC193_n_1426 | A ^ -> Y ^  | CLKBUFX3  | 0.175 |   2.454 |    2.486 | 
     | g131200           | B ^ -> Y v  | NOR2XL    | 0.072 |   2.526 |    2.558 | 
     | FE_OFC127_n_1481  | A v -> Y v  | BUFX4     | 0.359 |   2.885 |    2.916 | 
     | g130379__7410     | B0 v -> Y ^ | AOI22XL   | 0.393 |   3.278 |    3.310 | 
     | g130078__5526     | B ^ -> Y v  | NAND4X1   | 0.243 |   3.521 |    3.553 | 
     | g130009__9315     | AN v -> Y v | NAND4BX1  | 0.365 |   3.886 |    3.918 | 
     | g129934__2398     | A2 v -> Y ^ | OAI31X1   | 0.525 |   4.411 |    4.443 | 
     | g129921__1881     | D ^ -> Y v  | NAND4X1   | 0.252 |   4.664 |    4.695 | 
     | reg_op1_reg[4]    | D0 v        | SMDFFHQX1 | 0.000 |   4.664 |    4.695 | 
     +--------------------------------------------------------------------------+ 
Path 66: MET Setup Check with Pin reg_op1_reg[4]/CK 
Endpoint:   reg_op1_reg[4]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.022
- Setup                         0.283
+ Phase Shift                   5.000
= Required Time                 4.695
- Arrival Time                  4.663
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg    | CK ^        |           |       |   0.007 |    0.039 | 
     | instr_slli_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.431 | 
     | g133979           | B v -> Y ^  | NOR2XL    | 0.362 |   0.761 |    0.793 | 
     | g133420           | A ^ -> Y v  | NAND2XL   | 0.155 |   0.916 |    0.948 | 
     | g132817           | C v -> Y ^  | NOR4X1    | 0.245 |   1.161 |    1.193 | 
     | g132361           | C ^ -> Y v  | NAND4X2   | 0.370 |   1.530 |    1.562 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.788 |    1.820 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.055 |    2.087 | 
     | g131269           | C v -> Y ^  | NAND3X1   | 0.224 |   2.279 |    2.311 | 
     | FE_OCPC193_n_1426 | A ^ -> Y ^  | CLKBUFX3  | 0.175 |   2.454 |    2.486 | 
     | g131200           | B ^ -> Y v  | NOR2XL    | 0.072 |   2.526 |    2.558 | 
     | FE_OFC127_n_1481  | A v -> Y v  | BUFX4     | 0.359 |   2.885 |    2.917 | 
     | g130379__7410     | B0 v -> Y ^ | AOI22XL   | 0.393 |   3.278 |    3.310 | 
     | g130078__5526     | B ^ -> Y v  | NAND4X1   | 0.243 |   3.521 |    3.553 | 
     | g130009__9315     | AN v -> Y v | NAND4BX1  | 0.365 |   3.886 |    3.918 | 
     | g129934__2398     | A2 v -> Y ^ | OAI31X1   | 0.525 |   4.411 |    4.443 | 
     | g129921__1881     | D ^ -> Y v  | NAND4X1   | 0.252 |   4.663 |    4.695 | 
     | reg_op1_reg[4]    | D0 v        | SMDFFHQX1 | 0.000 |   4.663 |    4.695 | 
     +--------------------------------------------------------------------------+ 
Path 67: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0    (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycleh_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.679
= Slack Time                    0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycleh_reg | CK ^        |           |       |  -0.023 |    0.010 | 
     | instr_rdcycleh_reg | CK ^ -> Q v | SMDFFHQX1 | 0.443 |   0.419 |    0.453 | 
     | g133901            | B v -> Y ^  | NOR4X1    | 0.188 |   0.607 |    0.641 | 
     | FE_OFC120_n_343    | A ^ -> Y ^  | BUFX2     | 0.218 |   0.825 |    0.858 | 
     | g134387            | D ^ -> Y v  | NAND4BX1  | 0.148 |   0.973 |    1.006 | 
     | g132539            | C v -> Y ^  | NOR3X1    | 0.188 |   1.161 |    1.194 | 
     | g132361            | D ^ -> Y v  | NAND4X2   | 0.337 |   1.498 |    1.532 | 
     | g131803            | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.756 |    1.789 | 
     | g131286            | B ^ -> Y v  | NAND2X2   | 0.267 |   2.023 |    2.057 | 
     | g131267            | C v -> Y ^  | NAND3X1   | 0.326 |   2.349 |    2.383 | 
     | g131212            | B ^ -> Y v  | NOR2XL    | 0.139 |   2.488 |    2.522 | 
     | FE_OFC39_n_1477    | A v -> Y v  | CLKBUFX6  | 0.255 |   2.744 |    2.778 | 
     | g130448            | B0 v -> Y ^ | AOI22XL   | 0.204 |   2.948 |    2.982 | 
     | g130093__9315      | B ^ -> Y v  | NAND4XL   | 0.433 |   3.381 |    3.415 | 
     | g130014__7410      | AN v -> Y v | NAND4BXL  | 0.429 |   3.810 |    3.844 | 
     | g129953__5526      | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.351 |    4.385 | 
     | g129930__1666      | D ^ -> Y v  | NAND4XL   | 0.328 |   4.679 |    4.713 | 
     | reg_op1_reg[9]     | D0 v        | SMDFFHQX1 | 0.000 |   4.679 |    4.713 | 
     +---------------------------------------------------------------------------+ 
Path 68: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0    (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycleh_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.679
= Slack Time                    0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                    |             |           |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycleh_reg | CK ^        |           |       |  -0.023 |    0.011 | 
     | instr_rdcycleh_reg | CK ^ -> Q v | SMDFFHQX1 | 0.443 |   0.419 |    0.453 | 
     | g133901            | B v -> Y ^  | NOR4X1    | 0.188 |   0.607 |    0.641 | 
     | FE_OFC120_n_343    | A ^ -> Y ^  | BUFX2     | 0.218 |   0.825 |    0.859 | 
     | g134387            | D ^ -> Y v  | NAND4BX1  | 0.148 |   0.973 |    1.006 | 
     | g132539            | C v -> Y ^  | NOR3X1    | 0.188 |   1.161 |    1.195 | 
     | g132361            | D ^ -> Y v  | NAND4X2   | 0.337 |   1.498 |    1.532 | 
     | g131803            | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.756 |    1.790 | 
     | g131286            | B ^ -> Y v  | NAND2X2   | 0.267 |   2.023 |    2.057 | 
     | g131267            | C v -> Y ^  | NAND3X1   | 0.326 |   2.349 |    2.383 | 
     | g131212            | B ^ -> Y v  | NOR2XL    | 0.139 |   2.488 |    2.522 | 
     | FE_OFC39_n_1477    | A v -> Y v  | CLKBUFX6  | 0.255 |   2.744 |    2.778 | 
     | g130448            | B0 v -> Y ^ | AOI22XL   | 0.204 |   2.948 |    2.982 | 
     | g130093__9315      | B ^ -> Y v  | NAND4XL   | 0.433 |   3.381 |    3.415 | 
     | g130014__7410      | AN v -> Y v | NAND4BXL  | 0.429 |   3.810 |    3.844 | 
     | g129953__5526      | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.351 |    4.385 | 
     | g129930__1666      | D ^ -> Y v  | NAND4XL   | 0.328 |   4.679 |    4.713 | 
     | reg_op1_reg[9]     | D0 v        | SMDFFHQX1 | 0.000 |   4.679 |    4.713 | 
     +---------------------------------------------------------------------------+ 
Path 69: MET Setup Check with Pin reg_op1_reg[27]/CK 
Endpoint:   reg_op1_reg[27]/D0  (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.291
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.679
= Slack Time                    0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycle_reg | CK ^        |           |       |  -0.022 |    0.012 | 
     | instr_rdcycle_reg | CK ^ -> Q v | SMDFFHQX1 | 0.461 |   0.439 |    0.473 | 
     | g133901           | A v -> Y ^  | NOR4X1    | 0.196 |   0.635 |    0.669 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.218 |   0.853 |    0.887 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.148 |   1.000 |    1.035 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.188 |   1.189 |    1.223 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.337 |   1.526 |    1.560 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.784 |    1.818 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.051 |    2.085 | 
     | g134381           | AN v -> Y v | NOR3BX1   | 0.328 |   2.379 |    2.413 | 
     | g131219           | AN v -> Y v | NOR2BX1   | 0.164 |   2.543 |    2.577 | 
     | FE_OFC130_n_1470  | A v -> Y v  | BUFX4     | 0.362 |   2.905 |    2.939 | 
     | g130707           | B1 v -> Y ^ | AOI22X1   | 0.153 |   3.058 |    3.092 | 
     | g130147__4733     | B ^ -> Y v  | NAND4XL   | 0.483 |   3.541 |    3.575 | 
     | g130032__1881     | AN v -> Y v | NAND4BXL  | 0.400 |   3.941 |    3.975 | 
     | g129971__2346     | A2 v -> Y ^ | OAI31X1   | 0.443 |   4.383 |    4.417 | 
     | g129915__2802     | C ^ -> Y v  | NAND4XL   | 0.296 |   4.679 |    4.713 | 
     | reg_op1_reg[27]   | D0 v        | SMDFFHQX1 | 0.000 |   4.679 |    4.713 | 
     +--------------------------------------------------------------------------+ 
Path 70: MET Setup Check with Pin reg_op1_reg[27]/CK 
Endpoint:   reg_op1_reg[27]/D0  (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.004
- Setup                         0.291
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.679
= Slack Time                    0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycle_reg | CK ^        |           |       |  -0.022 |    0.012 | 
     | instr_rdcycle_reg | CK ^ -> Q v | SMDFFHQX1 | 0.461 |   0.439 |    0.473 | 
     | g133901           | A v -> Y ^  | NOR4X1    | 0.196 |   0.635 |    0.669 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.218 |   0.853 |    0.887 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.148 |   1.000 |    1.035 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.188 |   1.189 |    1.223 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.337 |   1.526 |    1.560 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.784 |    1.818 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.051 |    2.085 | 
     | g134381           | AN v -> Y v | NOR3BX1   | 0.328 |   2.379 |    2.413 | 
     | g131219           | AN v -> Y v | NOR2BX1   | 0.164 |   2.543 |    2.577 | 
     | FE_OFC130_n_1470  | A v -> Y v  | BUFX4     | 0.362 |   2.905 |    2.940 | 
     | g130707           | B1 v -> Y ^ | AOI22X1   | 0.153 |   3.058 |    3.092 | 
     | g130147__4733     | B ^ -> Y v  | NAND4XL   | 0.483 |   3.541 |    3.575 | 
     | g130032__1881     | AN v -> Y v | NAND4BXL  | 0.400 |   3.941 |    3.975 | 
     | g129971__2346     | A2 v -> Y ^ | OAI31X1   | 0.443 |   4.383 |    4.417 | 
     | g129915__2802     | C ^ -> Y v  | NAND4XL   | 0.296 |   4.679 |    4.713 | 
     | reg_op1_reg[27]   | D0 v        | SMDFFHQX1 | 0.000 |   4.679 |    4.713 | 
     +--------------------------------------------------------------------------+ 
Path 71: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_srai_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.711
- Arrival Time                  4.676
= Slack Time                    0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_srai_reg  | CK ^        |           |       |   0.007 |    0.042 | 
     | instr_srai_reg  | CK ^ -> Q v | SMDFFHQX1 | 0.399 |   0.406 |    0.441 | 
     | g133987         | B v -> Y ^  | NOR2X1    | 0.162 |   0.568 |    0.603 | 
     | g133725         | A ^ -> Y v  | NAND2X1   | 0.156 |   0.724 |    0.759 | 
     | g134387         | AN v -> Y v | NAND4BX1  | 0.244 |   0.969 |    1.003 | 
     | g132539         | C v -> Y ^  | NOR3X1    | 0.188 |   1.157 |    1.191 | 
     | g132361         | D ^ -> Y v  | NAND4X2   | 0.337 |   1.494 |    1.529 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.752 |    1.787 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.267 |   2.019 |    2.054 | 
     | g134381         | AN v -> Y v | NOR3BX1   | 0.328 |   2.347 |    2.382 | 
     | g131201         | B v -> Y v  | AND2X2    | 0.548 |   2.895 |    2.930 | 
     | g130189__8428   | B1 v -> Y ^ | AOI222XL  | 0.406 |   3.301 |    3.336 | 
     | g130016__5477   | D ^ -> Y v  | NAND4BXL  | 0.475 |   3.776 |    3.811 | 
     | g129955__3680   | A2 v -> Y ^ | OAI31X1   | 0.593 |   4.369 |    4.404 | 
     | g129899__9945   | C ^ -> Y v  | NAND4XL   | 0.307 |   4.676 |    4.711 | 
     | reg_op1_reg[11] | D0 v        | SMDFFHQX1 | 0.000 |   4.676 |    4.711 | 
     +------------------------------------------------------------------------+ 
Path 72: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_srai_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.711
- Arrival Time                  4.676
= Slack Time                    0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_srai_reg  | CK ^        |           |       |   0.007 |    0.042 | 
     | instr_srai_reg  | CK ^ -> Q v | SMDFFHQX1 | 0.399 |   0.406 |    0.441 | 
     | g133987         | B v -> Y ^  | NOR2X1    | 0.162 |   0.568 |    0.603 | 
     | g133725         | A ^ -> Y v  | NAND2X1   | 0.156 |   0.724 |    0.759 | 
     | g134387         | AN v -> Y v | NAND4BX1  | 0.244 |   0.969 |    1.004 | 
     | g132539         | C v -> Y ^  | NOR3X1    | 0.188 |   1.157 |    1.192 | 
     | g132361         | D ^ -> Y v  | NAND4X2   | 0.337 |   1.494 |    1.529 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.752 |    1.787 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.267 |   2.019 |    2.054 | 
     | g134381         | AN v -> Y v | NOR3BX1   | 0.328 |   2.347 |    2.382 | 
     | g131201         | B v -> Y v  | AND2X2    | 0.548 |   2.895 |    2.930 | 
     | g130189__8428   | B1 v -> Y ^ | AOI222XL  | 0.405 |   3.301 |    3.336 | 
     | g130016__5477   | D ^ -> Y v  | NAND4BXL  | 0.475 |   3.776 |    3.811 | 
     | g129955__3680   | A2 v -> Y ^ | OAI31X1   | 0.593 |   4.369 |    4.404 | 
     | g129899__9945   | C ^ -> Y v  | NAND4XL   | 0.307 |   4.676 |    4.711 | 
     | reg_op1_reg[11] | D0 v        | SMDFFHQX1 | 0.000 |   4.676 |    4.711 | 
     +------------------------------------------------------------------------+ 
Path 73: MET Setup Check with Pin reg_op1_reg[4]/CK 
Endpoint:   reg_op1_reg[4]/D0   (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.022
- Setup                         0.283
+ Phase Shift                   5.000
= Required Time                 4.695
- Arrival Time                  4.659
= Slack Time                    0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycle_reg | CK ^        |           |       |  -0.022 |    0.014 | 
     | instr_rdcycle_reg | CK ^ -> Q v | SMDFFHQX1 | 0.461 |   0.439 |    0.475 | 
     | g133901           | A v -> Y ^  | NOR4X1    | 0.196 |   0.635 |    0.671 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.218 |   0.853 |    0.889 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.148 |   1.000 |    1.037 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.188 |   1.189 |    1.225 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.337 |   1.526 |    1.562 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.784 |    1.820 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.051 |    2.087 | 
     | g131269           | C v -> Y ^  | NAND3X1   | 0.224 |   2.275 |    2.311 | 
     | FE_OCPC193_n_1426 | A ^ -> Y ^  | CLKBUFX3  | 0.175 |   2.450 |    2.486 | 
     | g131200           | B ^ -> Y v  | NOR2XL    | 0.072 |   2.522 |    2.558 | 
     | FE_OFC127_n_1481  | A v -> Y v  | BUFX4     | 0.359 |   2.880 |    2.916 | 
     | g130379__7410     | B0 v -> Y ^ | AOI22XL   | 0.393 |   3.274 |    3.310 | 
     | g130078__5526     | B ^ -> Y v  | NAND4X1   | 0.243 |   3.516 |    3.553 | 
     | g130009__9315     | AN v -> Y v | NAND4BX1  | 0.365 |   3.881 |    3.918 | 
     | g129934__2398     | A2 v -> Y ^ | OAI31X1   | 0.525 |   4.407 |    4.443 | 
     | g129921__1881     | D ^ -> Y v  | NAND4X1   | 0.252 |   4.659 |    4.695 | 
     | reg_op1_reg[4]    | D0 v        | SMDFFHQX1 | 0.000 |   4.659 |    4.695 | 
     +--------------------------------------------------------------------------+ 
Path 74: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_sll_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.676
= Slack Time                    0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_sll_reg    | CK ^        |           |       |   0.007 |    0.043 | 
     | instr_sll_reg    | CK ^ -> Q v | SDFFQX2   | 0.373 |   0.381 |    0.417 | 
     | g133979          | A v -> Y ^  | NOR2XL    | 0.359 |   0.740 |    0.776 | 
     | g133420          | A ^ -> Y v  | NAND2XL   | 0.155 |   0.894 |    0.930 | 
     | g132817          | C v -> Y ^  | NOR4X1    | 0.245 |   1.139 |    1.175 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.509 |    1.545 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.767 |    1.803 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.034 |    2.070 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.326 |   2.360 |    2.396 | 
     | g131192          | B ^ -> Y v  | NOR2X1    | 0.069 |   2.429 |    2.466 | 
     | FE_OFC129_n_1489 | A v -> Y v  | BUFX4     | 0.334 |   2.763 |    2.800 | 
     | g130452          | B0 v -> Y ^ | AOI22XL   | 0.199 |   2.963 |    2.999 | 
     | g130093__9315    | D ^ -> Y v  | NAND4XL   | 0.416 |   3.379 |    3.415 | 
     | g130014__7410    | AN v -> Y v | NAND4BXL  | 0.429 |   3.807 |    3.844 | 
     | g129953__5526    | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.348 |    4.385 | 
     | g129930__1666    | D ^ -> Y v  | NAND4XL   | 0.328 |   4.676 |    4.713 | 
     | reg_op1_reg[9]   | D0 v        | SMDFFHQX1 | 0.000 |   4.676 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 75: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.711
- Arrival Time                  4.674
= Slack Time                    0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg  | CK ^        |           |       |   0.007 |    0.044 | 
     | instr_slli_reg  | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.435 | 
     | g133979         | B v -> Y ^  | NOR2XL    | 0.362 |   0.761 |    0.797 | 
     | g133420         | A ^ -> Y v  | NAND2XL   | 0.155 |   0.916 |    0.952 | 
     | g132817         | C v -> Y ^  | NOR4X1    | 0.245 |   1.161 |    1.197 | 
     | g132361         | C ^ -> Y v  | NAND4X2   | 0.370 |   1.530 |    1.567 | 
     | g132327         | B v -> Y ^  | NAND2X1   | 0.227 |   1.758 |    1.794 | 
     | g131286         | A ^ -> Y v  | NAND2X2   | 0.260 |   2.018 |    2.054 | 
     | g134381         | AN v -> Y v | NOR3BX1   | 0.328 |   2.345 |    2.382 | 
     | g131201         | B v -> Y v  | AND2X2    | 0.548 |   2.894 |    2.930 | 
     | g130189__8428   | B1 v -> Y ^ | AOI222XL  | 0.406 |   3.299 |    3.336 | 
     | g130016__5477   | D ^ -> Y v  | NAND4BXL  | 0.475 |   3.774 |    3.811 | 
     | g129955__3680   | A2 v -> Y ^ | OAI31X1   | 0.593 |   4.368 |    4.404 | 
     | g129899__9945   | C ^ -> Y v  | NAND4XL   | 0.307 |   4.674 |    4.711 | 
     | reg_op1_reg[11] | D0 v        | SMDFFHQX1 | 0.000 |   4.674 |    4.711 | 
     +------------------------------------------------------------------------+ 
Path 76: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_stalu_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.219
+ Phase Shift                   5.000
= Required Time                 4.786
- Arrival Time                  4.750
= Slack Time                    0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_stalu_reg               | CK ^         |           |       |  -0.022 |    0.015 | 
     | latched_stalu_reg               | CK ^ -> Q v  | SDFFQX4   | 0.486 |   0.465 |    0.501 | 
     | g134434                         | S0 v -> Y ^  | MX2X1     | 0.347 |   0.812 |    0.848 | 
     | g75746__6131                    | A ^ -> Y ^   | CLKMX2X3  | 0.229 |   1.041 |    1.077 | 
     | add_1642_33_Y_add_1633_32_g2632 | B ^ -> Y v   | NAND2X2   | 0.085 |   1.126 |    1.162 | 
     | add_1642_33_Y_add_1633_32_g2559 | A v -> Y ^   | NOR2XL    | 0.122 |   1.248 |    1.284 | 
     | add_1642_33_Y_add_1633_32_g2555 | B ^ -> Y v   | NOR2BX1   | 0.072 |   1.320 |    1.356 | 
     | add_1642_33_Y_add_1633_32_g2546 | A1 v -> Y ^  | OAI21X1   | 0.119 |   1.439 |    1.475 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.089 |   1.528 |    1.564 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.114 |   1.642 |    1.678 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.058 |   1.700 |    1.737 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.104 |   1.804 |    1.841 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.196 |   2.000 |    2.037 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.213 |   2.213 |    2.250 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.123 |   2.336 |    2.373 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.113 |   2.450 |    2.486 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.541 |    2.578 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.082 |   2.623 |    2.660 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.062 |   2.686 |    2.722 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.080 |   2.766 |    2.802 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.823 |    2.859 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.130 |   2.953 |    2.989 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.123 |   3.076 |    3.112 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.144 |   3.220 |    3.257 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.084 |   3.304 |    3.341 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.093 |   3.397 |    3.434 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.082 |   3.479 |    3.515 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.147 |   3.626 |    3.663 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.711 |    3.748 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.128 |   3.839 |    3.875 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.075 |   3.915 |    3.951 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.085 |   4.000 |    4.036 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.064 |   4.064 |    4.100 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.111 |   4.174 |    4.211 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.111 |   4.286 |    4.322 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 v -> Y ^  | OAI21X2   | 0.109 |   4.395 |    4.431 | 
     | add_1642_33_Y_add_1633_32_g2673 | B ^ -> Y ^   | XNOR2XL   | 0.139 |   4.533 |    4.570 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.080 |   4.613 |    4.649 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.137 |   4.750 |    4.786 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.750 |    4.786 | 
     +-----------------------------------------------------------------------------------------+ 
Path 77: MET Setup Check with Pin reg_op1_reg[4]/CK 
Endpoint:   reg_op1_reg[4]/D0   (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.022
- Setup                         0.283
+ Phase Shift                   5.000
= Required Time                 4.695
- Arrival Time                  4.659
= Slack Time                    0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycle_reg | CK ^        |           |       |  -0.022 |    0.015 | 
     | instr_rdcycle_reg | CK ^ -> Q v | SMDFFHQX1 | 0.461 |   0.439 |    0.475 | 
     | g133901           | A v -> Y ^  | NOR4X1    | 0.196 |   0.635 |    0.671 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.218 |   0.853 |    0.889 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.148 |   1.000 |    1.037 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.188 |   1.189 |    1.225 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.337 |   1.526 |    1.562 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.784 |    1.820 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.051 |    2.087 | 
     | g131269           | C v -> Y ^  | NAND3X1   | 0.224 |   2.275 |    2.311 | 
     | FE_OCPC193_n_1426 | A ^ -> Y ^  | CLKBUFX3  | 0.175 |   2.450 |    2.486 | 
     | g131200           | B ^ -> Y v  | NOR2XL    | 0.072 |   2.522 |    2.558 | 
     | FE_OFC127_n_1481  | A v -> Y v  | BUFX4     | 0.359 |   2.880 |    2.917 | 
     | g130379__7410     | B0 v -> Y ^ | AOI22XL   | 0.393 |   3.274 |    3.310 | 
     | g130078__5526     | B ^ -> Y v  | NAND4X1   | 0.243 |   3.516 |    3.553 | 
     | g130009__9315     | AN v -> Y v | NAND4BX1  | 0.365 |   3.881 |    3.918 | 
     | g129934__2398     | A2 v -> Y ^ | OAI31X1   | 0.525 |   4.407 |    4.443 | 
     | g129921__1881     | D ^ -> Y v  | NAND4X1   | 0.252 |   4.659 |    4.695 | 
     | reg_op1_reg[4]    | D0 v        | SMDFFHQX1 | 0.000 |   4.659 |    4.695 | 
     +--------------------------------------------------------------------------+ 
Path 78: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_sll_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.676
= Slack Time                    0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_sll_reg    | CK ^        |           |       |   0.007 |    0.044 | 
     | instr_sll_reg    | CK ^ -> Q v | SDFFQX2   | 0.373 |   0.381 |    0.417 | 
     | g133979          | A v -> Y ^  | NOR2XL    | 0.359 |   0.740 |    0.776 | 
     | g133420          | A ^ -> Y v  | NAND2XL   | 0.155 |   0.894 |    0.931 | 
     | g132817          | C v -> Y ^  | NOR4X1    | 0.245 |   1.139 |    1.176 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.509 |    1.545 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.767 |    1.803 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.034 |    2.070 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.326 |   2.360 |    2.396 | 
     | g131192          | B ^ -> Y v  | NOR2X1    | 0.069 |   2.429 |    2.466 | 
     | FE_OFC129_n_1489 | A v -> Y v  | BUFX4     | 0.334 |   2.763 |    2.800 | 
     | g130452          | B0 v -> Y ^ | AOI22XL   | 0.199 |   2.963 |    2.999 | 
     | g130093__9315    | D ^ -> Y v  | NAND4XL   | 0.416 |   3.379 |    3.415 | 
     | g130014__7410    | AN v -> Y v | NAND4BXL  | 0.429 |   3.807 |    3.844 | 
     | g129953__5526    | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.348 |    4.385 | 
     | g129930__1666    | D ^ -> Y v  | NAND4XL   | 0.328 |   4.676 |    4.713 | 
     | reg_op1_reg[9]   | D0 v        | SMDFFHQX1 | 0.000 |   4.676 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 79: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.711
- Arrival Time                  4.674
= Slack Time                    0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg  | CK ^        |           |       |   0.007 |    0.044 | 
     | instr_slli_reg  | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.436 | 
     | g133979         | B v -> Y ^  | NOR2XL    | 0.362 |   0.761 |    0.798 | 
     | g133420         | A ^ -> Y v  | NAND2XL   | 0.155 |   0.916 |    0.952 | 
     | g132817         | C v -> Y ^  | NOR4X1    | 0.245 |   1.161 |    1.197 | 
     | g132361         | C ^ -> Y v  | NAND4X2   | 0.370 |   1.530 |    1.567 | 
     | g132327         | B v -> Y ^  | NAND2X1   | 0.227 |   1.758 |    1.794 | 
     | g131286         | A ^ -> Y v  | NAND2X2   | 0.260 |   2.018 |    2.054 | 
     | g134381         | AN v -> Y v | NOR3BX1   | 0.328 |   2.345 |    2.382 | 
     | g131201         | B v -> Y v  | AND2X2    | 0.548 |   2.894 |    2.930 | 
     | g130189__8428   | B1 v -> Y ^ | AOI222XL  | 0.405 |   3.299 |    3.336 | 
     | g130016__5477   | D ^ -> Y v  | NAND4BXL  | 0.475 |   3.774 |    3.811 | 
     | g129955__3680   | A2 v -> Y ^ | OAI31X1   | 0.593 |   4.367 |    4.404 | 
     | g129899__9945   | C ^ -> Y v  | NAND4XL   | 0.307 |   4.674 |    4.711 | 
     | reg_op1_reg[11] | D0 v        | SMDFFHQX1 | 0.000 |   4.674 |    4.711 | 
     +------------------------------------------------------------------------+ 
Path 80: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_stalu_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.006
- Setup                         0.219
+ Phase Shift                   5.000
= Required Time                 4.786
- Arrival Time                  4.750
= Slack Time                    0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                 |              |           |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+---------+----------| 
     | latched_stalu_reg               | CK ^         |           |       |  -0.022 |    0.015 | 
     | latched_stalu_reg               | CK ^ -> Q v  | SDFFQX4   | 0.486 |   0.465 |    0.501 | 
     | g134434                         | S0 v -> Y ^  | MX2X1     | 0.347 |   0.812 |    0.848 | 
     | g75746__6131                    | A ^ -> Y ^   | CLKMX2X3  | 0.229 |   1.041 |    1.077 | 
     | add_1642_33_Y_add_1633_32_g2632 | B ^ -> Y v   | NAND2X2   | 0.085 |   1.126 |    1.162 | 
     | add_1642_33_Y_add_1633_32_g2559 | A v -> Y ^   | NOR2XL    | 0.122 |   1.248 |    1.284 | 
     | add_1642_33_Y_add_1633_32_g2555 | B ^ -> Y v   | NOR2BX1   | 0.072 |   1.320 |    1.357 | 
     | add_1642_33_Y_add_1633_32_g2546 | A1 v -> Y ^  | OAI21X1   | 0.119 |   1.439 |    1.476 | 
     | add_1642_33_Y_add_1633_32_g2545 | A ^ -> Y v   | CLKINVX1  | 0.089 |   1.528 |    1.564 | 
     | add_1642_33_Y_add_1633_32_g2543 | A1 v -> Y ^  | OAI21X2   | 0.114 |   1.642 |    1.679 | 
     | add_1642_33_Y_add_1633_32_g2542 | A ^ -> Y v   | CLKINVX2  | 0.058 |   1.700 |    1.737 | 
     | add_1642_33_Y_add_1633_32_g2540 | A1 v -> Y ^  | OAI21X2   | 0.104 |   1.804 |    1.841 | 
     | add_1642_33_Y_add_1633_32_g2537 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.196 |   2.000 |    2.037 | 
     | add_1642_33_Y_add_1633_32_g2534 | A1N ^ -> Y ^ | OAI2BB1X2 | 0.213 |   2.213 |    2.250 | 
     | add_1642_33_Y_add_1633_32_g2532 | B ^ -> Y v   | NAND2BX1  | 0.123 |   2.336 |    2.373 | 
     | add_1642_33_Y_add_1633_32_g2530 | B v -> Y ^   | NOR2BX1   | 0.113 |   2.450 |    2.486 | 
     | add_1642_33_Y_add_1633_32_g2528 | B ^ -> Y v   | NOR2X1    | 0.092 |   2.541 |    2.578 | 
     | add_1642_33_Y_add_1633_32_g2521 | B v -> Y ^   | NOR2X2    | 0.082 |   2.623 |    2.660 | 
     | add_1642_33_Y_add_1633_32_g2520 | B ^ -> Y v   | NOR2BX2   | 0.062 |   2.686 |    2.722 | 
     | add_1642_33_Y_add_1633_32_g2512 | B v -> Y ^   | NOR2X2    | 0.080 |   2.766 |    2.802 | 
     | add_1642_33_Y_add_1633_32_g2510 | B ^ -> Y v   | NOR2BX2   | 0.057 |   2.823 |    2.859 | 
     | add_1642_33_Y_add_1633_32_g2507 | A1 v -> Y ^  | OAI21X2   | 0.130 |   2.953 |    2.989 | 
     | add_1642_33_Y_add_1633_32_g2504 | A1 ^ -> Y v  | AOI21X2   | 0.123 |   3.076 |    3.113 | 
     | add_1642_33_Y_add_1633_32_g2502 | B v -> Y ^   | NOR2X2    | 0.144 |   3.220 |    3.257 | 
     | add_1642_33_Y_add_1633_32_g2498 | B ^ -> Y v   | NAND2X2   | 0.084 |   3.304 |    3.341 | 
     | add_1642_33_Y_add_1633_32_g2496 | B v -> Y ^   | NAND2X2   | 0.093 |   3.397 |    3.434 | 
     | add_1642_33_Y_add_1633_32_g2490 | B ^ -> Y v   | NAND2BX2  | 0.082 |   3.479 |    3.516 | 
     | add_1642_33_Y_add_1633_32_g2485 | A1 v -> Y ^  | OAI21X2   | 0.147 |   3.626 |    3.663 | 
     | add_1642_33_Y_add_1633_32_g2479 | B ^ -> Y v   | NAND2BX2  | 0.085 |   3.711 |    3.748 | 
     | add_1642_33_Y_add_1633_32_g2475 | A1 v -> Y ^  | AOI21X2   | 0.128 |   3.839 |    3.876 | 
     | add_1642_33_Y_add_1633_32_g2473 | B ^ -> Y v   | NOR2BX4   | 0.075 |   3.915 |    3.951 | 
     | add_1642_33_Y_add_1633_32_g2471 | B v -> Y ^   | NOR2BX2   | 0.085 |   4.000 |    4.036 | 
     | add_1642_33_Y_add_1633_32_g2468 | B ^ -> Y v   | NOR2X2    | 0.064 |   4.064 |    4.100 | 
     | add_1642_33_Y_add_1633_32_g2460 | A1 v -> Y ^  | OAI21X2   | 0.111 |   4.174 |    4.211 | 
     | add_1642_33_Y_add_1633_32_g2454 | A1 ^ -> Y v  | AOI21X2   | 0.111 |   4.286 |    4.322 | 
     | add_1642_33_Y_add_1633_32_g2451 | A1 v -> Y ^  | OAI21X2   | 0.109 |   4.395 |    4.431 | 
     | add_1642_33_Y_add_1633_32_g2673 | B ^ -> Y ^   | XNOR2XL   | 0.139 |   4.533 |    4.570 | 
     | g132873                         | C0 ^ -> Y v  | AOI222X1  | 0.080 |   4.613 |    4.649 | 
     | g132787                         | A v -> Y ^   | INVXL     | 0.137 |   4.750 |    4.786 | 
     | reg_next_pc_reg[31]             | D ^          | SDFFHQX1  | 0.000 |   4.750 |    4.786 | 
     +-----------------------------------------------------------------------------------------+ 
Path 81: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.673
= Slack Time                    0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg   | CK ^        |           |       |   0.007 |    0.045 | 
     | instr_slli_reg   | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.436 | 
     | g133979          | B v -> Y ^  | NOR2XL    | 0.362 |   0.761 |    0.798 | 
     | g133420          | A ^ -> Y v  | NAND2XL   | 0.155 |   0.916 |    0.953 | 
     | g132817          | C v -> Y ^  | NOR4X1    | 0.245 |   1.161 |    1.198 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.530 |    1.568 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.788 |    1.825 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.055 |    2.093 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.383 |    2.420 | 
     | g131219          | AN v -> Y v | NOR2BX1   | 0.164 |   2.547 |    2.585 | 
     | FE_OFC130_n_1470 | A v -> Y v  | BUFX4     | 0.362 |   2.910 |    2.947 | 
     | g130687          | B1 v -> Y ^ | AOI22X1   | 0.164 |   3.074 |    3.112 | 
     | g130143__6131    | B ^ -> Y v  | NAND4XL   | 0.573 |   3.647 |    3.684 | 
     | g129969__9945    | A1 v -> Y ^ | OAI31X1   | 0.713 |   4.360 |    4.397 | 
     | g129913__3680    | C ^ -> Y v  | NAND4XL   | 0.313 |   4.673 |    4.710 | 
     | reg_op1_reg[25]  | D0 v        | SMDFFHQX1 | 0.000 |   4.673 |    4.710 | 
     +-------------------------------------------------------------------------+ 
Path 82: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.707
= Slack Time                    0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]               | CK ^        |           |       |  -0.023 |    0.014 | 
     | reg_pc_reg[2]               | CK ^ -> Q v | SDFFQX4   | 0.409 |   0.385 |    0.423 | 
     | add_1879_23_g1444           | B v -> Y ^  | NOR2XL    | 0.177 |   0.562 |    0.600 | 
     | add_1879_23_g1353           | B ^ -> Y v  | NOR2X1    | 0.063 |   0.625 |    0.662 | 
     | add_1879_23_g1349           | B v -> Y ^  | NOR2BX1   | 0.139 |   0.764 |    0.802 | 
     | add_1879_23_g1344           | A1 ^ -> Y v | OAI21X2   | 0.119 |   0.883 |    0.921 | 
     | add_1879_23_g1343           | B v -> Y ^  | NAND2X1   | 0.097 |   0.980 |    1.018 | 
     | add_1879_23_g1340           | C0 ^ -> Y v | OAI211X2  | 0.152 |   1.132 |    1.169 | 
     | FE_OFC177_add_1879_23_n_842 | A v -> Y ^  | INVX2     | 0.089 |   1.221 |    1.258 | 
     | add_1879_23_g1335           | A1 ^ -> Y v | OAI21X2   | 0.107 |   1.328 |    1.365 | 
     | add_1879_23_g1330           | A1 v -> Y ^ | AOI21X2   | 0.135 |   1.463 |    1.500 | 
     | add_1879_23_g1328           | C ^ -> Y v  | NOR3X2    | 0.071 |   1.534 |    1.571 | 
     | add_1879_23_g1323           | A1 v -> Y ^ | AOI211X2  | 0.226 |   1.760 |    1.797 | 
     | add_1879_23_g1315           | B ^ -> Y v  | NOR2X1    | 0.100 |   1.860 |    1.897 | 
     | add_1879_23_g1311           | A1 v -> Y ^ | AOI21X1   | 0.163 |   2.023 |    2.061 | 
     | add_1879_23_g1305           | A1 ^ -> Y ^ | OA21XL    | 0.195 |   2.218 |    2.255 | 
     | add_1879_23_g1301           | A1 ^ -> Y v | OAI21X2   | 0.122 |   2.341 |    2.378 | 
     | add_1879_23_g1300           | A v -> Y ^  | CLKINVX2  | 0.082 |   2.423 |    2.460 | 
     | add_1879_23_g1299           | C ^ -> Y v  | NOR3X1    | 0.064 |   2.487 |    2.524 | 
     | add_1879_23_g1296           | B v -> Y ^  | NAND2X1   | 0.079 |   2.566 |    2.603 | 
     | add_1879_23_g1294           | C0 ^ -> Y v | OAI211X1  | 0.267 |   2.833 |    2.871 | 
     | add_1879_23_g1287           | B v -> Y ^  | NAND2BX2  | 0.105 |   2.939 |    2.976 | 
     | add_1879_23_g1283           | B ^ -> Y v  | NOR2X1    | 0.073 |   3.012 |    3.049 | 
     | add_1879_23_g1278           | A1 v -> Y ^ | OAI21X1   | 0.122 |   3.134 |    3.171 | 
     | add_1879_23_g1273           | A1 ^ -> Y v | AOI21X1   | 0.095 |   3.229 |    3.266 | 
     | add_1879_23_g1271           | B v -> Y ^  | NOR2BX1   | 0.138 |   3.367 |    3.404 | 
     | add_1879_23_g1268           | B ^ -> Y v  | NOR2X1    | 0.080 |   3.447 |    3.484 | 
     | add_1879_23_g1265           | A1 v -> Y ^ | AOI21X1   | 0.192 |   3.639 |    3.677 | 
     | add_1879_23_g1260           | A1 ^ -> Y v | OAI21X2   | 0.123 |   3.762 |    3.800 | 
     | add_1879_23_g1257           | A1 v -> Y ^ | AOI21X1   | 0.181 |   3.944 |    3.981 | 
     | add_1879_23_g1254           | A1 ^ -> Y v | OAI21X2   | 0.120 |   4.064 |    4.101 | 
     | add_1879_23_g1251           | A1 v -> Y ^ | AOI21X2   | 0.119 |   4.182 |    4.220 | 
     | add_1879_23_g1248           | A1 ^ -> Y v | OAI21X1   | 0.103 |   4.286 |    4.323 | 
     | add_1879_23_g1247           | B v -> Y ^  | CLKXOR2X1 | 0.195 |   4.481 |    4.518 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.097 |   4.578 |    4.615 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.130 |   4.707 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.707 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 83: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_srai_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.675
= Slack Time                    0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_srai_reg  | CK ^        |           |       |   0.007 |    0.045 | 
     | instr_srai_reg  | CK ^ -> Q v | SMDFFHQX1 | 0.399 |   0.406 |    0.444 | 
     | g133987         | B v -> Y ^  | NOR2X1    | 0.162 |   0.568 |    0.606 | 
     | g133725         | A ^ -> Y v  | NAND2X1   | 0.156 |   0.724 |    0.762 | 
     | g134387         | AN v -> Y v | NAND4BX1  | 0.244 |   0.969 |    1.006 | 
     | g132539         | C v -> Y ^  | NOR3X1    | 0.188 |   1.157 |    1.194 | 
     | g132361         | D ^ -> Y v  | NAND4X2   | 0.337 |   1.494 |    1.532 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.752 |    1.789 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.267 |   2.019 |    2.057 | 
     | g131267         | C v -> Y ^  | NAND3X1   | 0.326 |   2.345 |    2.383 | 
     | g131212         | B ^ -> Y v  | NOR2XL    | 0.139 |   2.485 |    2.522 | 
     | FE_OFC39_n_1477 | A v -> Y v  | CLKBUFX6  | 0.255 |   2.740 |    2.778 | 
     | g130448         | B0 v -> Y ^ | AOI22XL   | 0.204 |   2.945 |    2.982 | 
     | g130093__9315   | B ^ -> Y v  | NAND4XL   | 0.433 |   3.378 |    3.415 | 
     | g130014__7410   | AN v -> Y v | NAND4BXL  | 0.429 |   3.806 |    3.844 | 
     | g129953__5526   | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.347 |    4.385 | 
     | g129930__1666   | D ^ -> Y v  | NAND4XL   | 0.328 |   4.675 |    4.713 | 
     | reg_op1_reg[9]  | D0 v        | SMDFFHQX1 | 0.000 |   4.675 |    4.713 | 
     +------------------------------------------------------------------------+ 
Path 84: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.673
= Slack Time                    0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg   | CK ^        |           |       |   0.007 |    0.045 | 
     | instr_slli_reg   | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.437 | 
     | g133979          | B v -> Y ^  | NOR2XL    | 0.362 |   0.761 |    0.799 | 
     | g133420          | A ^ -> Y v  | NAND2XL   | 0.155 |   0.916 |    0.953 | 
     | g132817          | C v -> Y ^  | NOR4X1    | 0.245 |   1.161 |    1.198 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.530 |    1.568 | 
     | g131803          | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.788 |    1.826 | 
     | g131286          | B ^ -> Y v  | NAND2X2   | 0.267 |   2.055 |    2.093 | 
     | g134381          | AN v -> Y v | NOR3BX1   | 0.328 |   2.383 |    2.421 | 
     | g131219          | AN v -> Y v | NOR2BX1   | 0.164 |   2.547 |    2.585 | 
     | FE_OFC130_n_1470 | A v -> Y v  | BUFX4     | 0.362 |   2.910 |    2.947 | 
     | g130687          | B1 v -> Y ^ | AOI22X1   | 0.164 |   3.074 |    3.112 | 
     | g130143__6131    | B ^ -> Y v  | NAND4XL   | 0.573 |   3.647 |    3.684 | 
     | g129969__9945    | A1 v -> Y ^ | OAI31X1   | 0.713 |   4.359 |    4.397 | 
     | g129913__3680    | C ^ -> Y v  | NAND4XL   | 0.313 |   4.673 |    4.710 | 
     | reg_op1_reg[25]  | D0 v        | SMDFFHQX1 | 0.000 |   4.673 |    4.710 | 
     +-------------------------------------------------------------------------+ 
Path 85: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.707
= Slack Time                    0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]               | CK ^        |           |       |  -0.023 |    0.014 | 
     | reg_pc_reg[2]               | CK ^ -> Q v | SDFFQX4   | 0.409 |   0.385 |    0.423 | 
     | add_1879_23_g1444           | B v -> Y ^  | NOR2XL    | 0.177 |   0.562 |    0.600 | 
     | add_1879_23_g1353           | B ^ -> Y v  | NOR2X1    | 0.063 |   0.625 |    0.663 | 
     | add_1879_23_g1349           | B v -> Y ^  | NOR2BX1   | 0.139 |   0.764 |    0.802 | 
     | add_1879_23_g1344           | A1 ^ -> Y v | OAI21X2   | 0.119 |   0.883 |    0.921 | 
     | add_1879_23_g1343           | B v -> Y ^  | NAND2X1   | 0.097 |   0.980 |    1.018 | 
     | add_1879_23_g1340           | C0 ^ -> Y v | OAI211X2  | 0.152 |   1.132 |    1.169 | 
     | FE_OFC177_add_1879_23_n_842 | A v -> Y ^  | INVX2     | 0.089 |   1.221 |    1.258 | 
     | add_1879_23_g1335           | A1 ^ -> Y v | OAI21X2   | 0.107 |   1.328 |    1.365 | 
     | add_1879_23_g1330           | A1 v -> Y ^ | AOI21X2   | 0.135 |   1.462 |    1.500 | 
     | add_1879_23_g1328           | C ^ -> Y v  | NOR3X2    | 0.071 |   1.534 |    1.571 | 
     | add_1879_23_g1323           | A1 v -> Y ^ | AOI211X2  | 0.226 |   1.759 |    1.797 | 
     | add_1879_23_g1315           | B ^ -> Y v  | NOR2X1    | 0.100 |   1.860 |    1.897 | 
     | add_1879_23_g1311           | A1 v -> Y ^ | AOI21X1   | 0.163 |   2.023 |    2.061 | 
     | add_1879_23_g1305           | A1 ^ -> Y ^ | OA21XL    | 0.195 |   2.218 |    2.255 | 
     | add_1879_23_g1301           | A1 ^ -> Y v | OAI21X2   | 0.122 |   2.340 |    2.378 | 
     | add_1879_23_g1300           | A v -> Y ^  | CLKINVX2  | 0.082 |   2.422 |    2.460 | 
     | add_1879_23_g1299           | C ^ -> Y v  | NOR3X1    | 0.064 |   2.486 |    2.524 | 
     | add_1879_23_g1296           | B v -> Y ^  | NAND2X1   | 0.079 |   2.566 |    2.603 | 
     | add_1879_23_g1294           | C0 ^ -> Y v | OAI211X1  | 0.267 |   2.833 |    2.871 | 
     | add_1879_23_g1287           | B v -> Y ^  | NAND2BX2  | 0.105 |   2.938 |    2.976 | 
     | add_1879_23_g1283           | B ^ -> Y v  | NOR2X1    | 0.073 |   3.012 |    3.049 | 
     | add_1879_23_g1278           | A1 v -> Y ^ | OAI21X1   | 0.122 |   3.133 |    3.171 | 
     | add_1879_23_g1273           | A1 ^ -> Y v | AOI21X1   | 0.095 |   3.229 |    3.266 | 
     | add_1879_23_g1271           | B v -> Y ^  | NOR2BX1   | 0.138 |   3.366 |    3.404 | 
     | add_1879_23_g1268           | B ^ -> Y v  | NOR2X1    | 0.080 |   3.447 |    3.484 | 
     | add_1879_23_g1265           | A1 v -> Y ^ | AOI21X1   | 0.192 |   3.639 |    3.677 | 
     | add_1879_23_g1260           | A1 ^ -> Y v | OAI21X2   | 0.123 |   3.762 |    3.800 | 
     | add_1879_23_g1257           | A1 v -> Y ^ | AOI21X1   | 0.181 |   3.944 |    3.981 | 
     | add_1879_23_g1254           | A1 ^ -> Y v | OAI21X2   | 0.120 |   4.064 |    4.101 | 
     | add_1879_23_g1251           | A1 v -> Y ^ | AOI21X2   | 0.119 |   4.182 |    4.220 | 
     | add_1879_23_g1248           | A1 ^ -> Y v | OAI21X1   | 0.103 |   4.286 |    4.323 | 
     | add_1879_23_g1247           | B v -> Y ^  | CLKXOR2X1 | 0.195 |   4.481 |    4.518 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.097 |   4.578 |    4.615 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.130 |   4.707 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.707 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 86: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.707
= Slack Time                    0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]               | CK ^        |           |       |  -0.023 |    0.014 | 
     | reg_pc_reg[2]               | CK ^ -> Q v | SDFFQX4   | 0.409 |   0.385 |    0.423 | 
     | add_1879_23_g1444           | B v -> Y ^  | NOR2XL    | 0.177 |   0.562 |    0.600 | 
     | add_1879_23_g1353           | B ^ -> Y v  | NOR2X1    | 0.063 |   0.625 |    0.663 | 
     | add_1879_23_g1349           | B v -> Y ^  | NOR2BX1   | 0.139 |   0.764 |    0.802 | 
     | add_1879_23_g1344           | A1 ^ -> Y v | OAI21X2   | 0.119 |   0.883 |    0.921 | 
     | add_1879_23_g1343           | B v -> Y ^  | NAND2X1   | 0.097 |   0.980 |    1.018 | 
     | add_1879_23_g1340           | C0 ^ -> Y v | OAI211X2  | 0.152 |   1.132 |    1.170 | 
     | FE_OFC177_add_1879_23_n_842 | A v -> Y ^  | INVX2     | 0.089 |   1.221 |    1.259 | 
     | add_1879_23_g1335           | A1 ^ -> Y v | OAI21X2   | 0.107 |   1.328 |    1.365 | 
     | add_1879_23_g1330           | A1 v -> Y ^ | AOI21X2   | 0.135 |   1.463 |    1.500 | 
     | add_1879_23_g1328           | C ^ -> Y v  | NOR3X2    | 0.071 |   1.534 |    1.571 | 
     | add_1879_23_g1323           | A1 v -> Y ^ | AOI211X2  | 0.226 |   1.760 |    1.797 | 
     | add_1879_23_g1315           | B ^ -> Y v  | NOR2X1    | 0.100 |   1.860 |    1.898 | 
     | add_1879_23_g1311           | A1 v -> Y ^ | AOI21X1   | 0.163 |   2.023 |    2.061 | 
     | add_1879_23_g1305           | A1 ^ -> Y ^ | OA21XL    | 0.195 |   2.218 |    2.256 | 
     | add_1879_23_g1301           | A1 ^ -> Y v | OAI21X2   | 0.122 |   2.341 |    2.378 | 
     | add_1879_23_g1300           | A v -> Y ^  | CLKINVX2  | 0.082 |   2.423 |    2.460 | 
     | add_1879_23_g1299           | C ^ -> Y v  | NOR3X1    | 0.064 |   2.487 |    2.524 | 
     | add_1879_23_g1296           | B v -> Y ^  | NAND2X1   | 0.079 |   2.566 |    2.603 | 
     | add_1879_23_g1294           | C0 ^ -> Y v | OAI211X1  | 0.267 |   2.833 |    2.871 | 
     | add_1879_23_g1287           | B v -> Y ^  | NAND2BX2  | 0.105 |   2.938 |    2.976 | 
     | add_1879_23_g1283           | B ^ -> Y v  | NOR2X1    | 0.073 |   3.012 |    3.049 | 
     | add_1879_23_g1278           | A1 v -> Y ^ | OAI21X1   | 0.122 |   3.133 |    3.171 | 
     | add_1879_23_g1273           | A1 ^ -> Y v | AOI21X1   | 0.095 |   3.229 |    3.266 | 
     | add_1879_23_g1271           | B v -> Y ^  | NOR2BX1   | 0.138 |   3.366 |    3.404 | 
     | add_1879_23_g1268           | B ^ -> Y v  | NOR2X1    | 0.080 |   3.447 |    3.484 | 
     | add_1879_23_g1265           | A1 v -> Y ^ | AOI21X1   | 0.192 |   3.639 |    3.677 | 
     | add_1879_23_g1260           | A1 ^ -> Y v | OAI21X2   | 0.123 |   3.762 |    3.800 | 
     | add_1879_23_g1257           | A1 v -> Y ^ | AOI21X1   | 0.181 |   3.944 |    3.981 | 
     | add_1879_23_g1254           | A1 ^ -> Y v | OAI21X2   | 0.120 |   4.064 |    4.101 | 
     | add_1879_23_g1251           | A1 v -> Y ^ | AOI21X2   | 0.119 |   4.182 |    4.220 | 
     | add_1879_23_g1248           | A1 ^ -> Y v | OAI21X1   | 0.103 |   4.286 |    4.323 | 
     | add_1879_23_g1247           | B v -> Y ^  | CLKXOR2X1 | 0.195 |   4.481 |    4.518 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.097 |   4.578 |    4.615 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.130 |   4.707 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.707 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 87: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_srai_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.675
= Slack Time                    0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_srai_reg  | CK ^        |           |       |   0.007 |    0.045 | 
     | instr_srai_reg  | CK ^ -> Q v | SMDFFHQX1 | 0.399 |   0.406 |    0.444 | 
     | g133987         | B v -> Y ^  | NOR2X1    | 0.162 |   0.568 |    0.606 | 
     | g133725         | A ^ -> Y v  | NAND2X1   | 0.156 |   0.724 |    0.762 | 
     | g134387         | AN v -> Y v | NAND4BX1  | 0.244 |   0.969 |    1.006 | 
     | g132539         | C v -> Y ^  | NOR3X1    | 0.188 |   1.157 |    1.195 | 
     | g132361         | D ^ -> Y v  | NAND4X2   | 0.337 |   1.494 |    1.532 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.752 |    1.790 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.267 |   2.019 |    2.057 | 
     | g131267         | C v -> Y ^  | NAND3X1   | 0.326 |   2.345 |    2.383 | 
     | g131212         | B ^ -> Y v  | NOR2XL    | 0.139 |   2.485 |    2.522 | 
     | FE_OFC39_n_1477 | A v -> Y v  | CLKBUFX6  | 0.255 |   2.740 |    2.778 | 
     | g130448         | B0 v -> Y ^ | AOI22XL   | 0.204 |   2.944 |    2.982 | 
     | g130093__9315   | B ^ -> Y v  | NAND4XL   | 0.433 |   3.377 |    3.415 | 
     | g130014__7410   | AN v -> Y v | NAND4BXL  | 0.429 |   3.806 |    3.844 | 
     | g129953__5526   | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.347 |    4.385 | 
     | g129930__1666   | D ^ -> Y v  | NAND4XL   | 0.328 |   4.675 |    4.713 | 
     | reg_op1_reg[9]  | D0 v        | SMDFFHQX1 | 0.000 |   4.675 |    4.713 | 
     +------------------------------------------------------------------------+ 
Path 88: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.007
- Setup                         0.262
+ Phase Shift                   5.000
= Required Time                 4.745
- Arrival Time                  4.707
= Slack Time                    0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.023
     = Beginpoint Arrival Time       -0.023
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]               | CK ^        |           |       |  -0.023 |    0.014 | 
     | reg_pc_reg[2]               | CK ^ -> Q v | SDFFQX4   | 0.409 |   0.385 |    0.423 | 
     | add_1879_23_g1444           | B v -> Y ^  | NOR2XL    | 0.177 |   0.562 |    0.600 | 
     | add_1879_23_g1353           | B ^ -> Y v  | NOR2X1    | 0.063 |   0.625 |    0.663 | 
     | add_1879_23_g1349           | B v -> Y ^  | NOR2BX1   | 0.139 |   0.764 |    0.802 | 
     | add_1879_23_g1344           | A1 ^ -> Y v | OAI21X2   | 0.119 |   0.883 |    0.921 | 
     | add_1879_23_g1343           | B v -> Y ^  | NAND2X1   | 0.097 |   0.980 |    1.018 | 
     | add_1879_23_g1340           | C0 ^ -> Y v | OAI211X2  | 0.152 |   1.132 |    1.170 | 
     | FE_OFC177_add_1879_23_n_842 | A v -> Y ^  | INVX2     | 0.089 |   1.221 |    1.259 | 
     | add_1879_23_g1335           | A1 ^ -> Y v | OAI21X2   | 0.107 |   1.328 |    1.365 | 
     | add_1879_23_g1330           | A1 v -> Y ^ | AOI21X2   | 0.135 |   1.462 |    1.500 | 
     | add_1879_23_g1328           | C ^ -> Y v  | NOR3X2    | 0.071 |   1.534 |    1.571 | 
     | add_1879_23_g1323           | A1 v -> Y ^ | AOI211X2  | 0.226 |   1.759 |    1.797 | 
     | add_1879_23_g1315           | B ^ -> Y v  | NOR2X1    | 0.100 |   1.860 |    1.898 | 
     | add_1879_23_g1311           | A1 v -> Y ^ | AOI21X1   | 0.163 |   2.023 |    2.061 | 
     | add_1879_23_g1305           | A1 ^ -> Y ^ | OA21XL    | 0.195 |   2.218 |    2.256 | 
     | add_1879_23_g1301           | A1 ^ -> Y v | OAI21X2   | 0.122 |   2.340 |    2.378 | 
     | add_1879_23_g1300           | A v -> Y ^  | CLKINVX2  | 0.082 |   2.422 |    2.460 | 
     | add_1879_23_g1299           | C ^ -> Y v  | NOR3X1    | 0.064 |   2.486 |    2.524 | 
     | add_1879_23_g1296           | B v -> Y ^  | NAND2X1   | 0.079 |   2.566 |    2.603 | 
     | add_1879_23_g1294           | C0 ^ -> Y v | OAI211X1  | 0.267 |   2.833 |    2.871 | 
     | add_1879_23_g1287           | B v -> Y ^  | NAND2BX2  | 0.105 |   2.938 |    2.976 | 
     | add_1879_23_g1283           | B ^ -> Y v  | NOR2X1    | 0.073 |   3.012 |    3.049 | 
     | add_1879_23_g1278           | A1 v -> Y ^ | OAI21X1   | 0.122 |   3.133 |    3.171 | 
     | add_1879_23_g1273           | A1 ^ -> Y v | AOI21X1   | 0.095 |   3.228 |    3.266 | 
     | add_1879_23_g1271           | B v -> Y ^  | NOR2BX1   | 0.138 |   3.366 |    3.404 | 
     | add_1879_23_g1268           | B ^ -> Y v  | NOR2X1    | 0.080 |   3.446 |    3.484 | 
     | add_1879_23_g1265           | A1 v -> Y ^ | AOI21X1   | 0.192 |   3.639 |    3.677 | 
     | add_1879_23_g1260           | A1 ^ -> Y v | OAI21X2   | 0.123 |   3.762 |    3.800 | 
     | add_1879_23_g1257           | A1 v -> Y ^ | AOI21X1   | 0.181 |   3.943 |    3.981 | 
     | add_1879_23_g1254           | A1 ^ -> Y v | OAI21X2   | 0.120 |   4.063 |    4.101 | 
     | add_1879_23_g1251           | A1 v -> Y ^ | AOI21X2   | 0.119 |   4.182 |    4.220 | 
     | add_1879_23_g1248           | A1 ^ -> Y v | OAI21X1   | 0.103 |   4.285 |    4.323 | 
     | add_1879_23_g1247           | B v -> Y ^  | CLKXOR2X1 | 0.195 |   4.480 |    4.518 | 
     | g75624__4733                | A1 ^ -> Y v | AOI211X1  | 0.097 |   4.577 |    4.615 | 
     | g75609__5526                | B v -> Y ^  | NOR2XL    | 0.130 |   4.707 |    4.745 | 
     | reg_out_reg[31]             | D ^         | SDFFQXL   | 0.000 |   4.707 |    4.745 | 
     +------------------------------------------------------------------------------------+ 
Path 89: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.674
= Slack Time                    0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg | CK ^        |           |       |   0.007 |    0.046 | 
     | instr_slli_reg | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.438 | 
     | g133979        | B v -> Y ^  | NOR2XL    | 0.362 |   0.761 |    0.800 | 
     | g133420        | A ^ -> Y v  | NAND2XL   | 0.155 |   0.916 |    0.955 | 
     | g132817        | C v -> Y ^  | NOR4X1    | 0.245 |   1.161 |    1.200 | 
     | g132361        | C ^ -> Y v  | NAND4X2   | 0.370 |   1.530 |    1.569 | 
     | g131803        | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.788 |    1.827 | 
     | g131286        | B ^ -> Y v  | NAND2X2   | 0.267 |   2.055 |    2.094 | 
     | g131267        | C v -> Y ^  | NAND3X1   | 0.326 |   2.382 |    2.421 | 
     | g131254        | A ^ -> Y v  | CLKINVX2  | 0.118 |   2.500 |    2.539 | 
     | g131220        | B v -> Y v  | AND2X6    | 0.268 |   2.768 |    2.807 | 
     | g130450        | A0 v -> Y ^ | AOI22XL   | 0.183 |   2.951 |    2.990 | 
     | g130093__9315  | A ^ -> Y v  | NAND4XL   | 0.425 |   3.376 |    3.415 | 
     | g130014__7410  | AN v -> Y v | NAND4BXL  | 0.429 |   3.805 |    3.844 | 
     | g129953__5526  | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.346 |    4.385 | 
     | g129930__1666  | D ^ -> Y v  | NAND4XL   | 0.328 |   4.674 |    4.713 | 
     | reg_op1_reg[9] | D0 v        | SMDFFHQX1 | 0.000 |   4.674 |    4.713 | 
     +-----------------------------------------------------------------------+ 
Path 90: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_xor_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.711
- Arrival Time                  4.672
= Slack Time                    0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_xor_reg   | CK ^        |           |       |   0.008 |    0.047 | 
     | instr_xor_reg   | CK ^ -> Q v | SDFFQX1   | 0.385 |   0.392 |    0.431 | 
     | g76000__4733    | A v -> Y v  | OR2X2     | 0.435 |   0.828 |    0.867 | 
     | g134038         | A v -> Y ^  | NOR2X1    | 0.292 |   1.120 |    1.159 | 
     | g132361         | B ^ -> Y v  | NAND4X2   | 0.370 |   1.490 |    1.529 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.748 |    1.787 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.267 |   2.015 |    2.054 | 
     | g134381         | AN v -> Y v | NOR3BX1   | 0.328 |   2.343 |    2.382 | 
     | g131201         | B v -> Y v  | AND2X2    | 0.548 |   2.891 |    2.930 | 
     | g130189__8428   | B1 v -> Y ^ | AOI222XL  | 0.406 |   3.297 |    3.336 | 
     | g130016__5477   | D ^ -> Y v  | NAND4BXL  | 0.475 |   3.772 |    3.811 | 
     | g129955__3680   | A2 v -> Y ^ | OAI31X1   | 0.593 |   4.365 |    4.404 | 
     | g129899__9945   | C ^ -> Y v  | NAND4XL   | 0.307 |   4.672 |    4.711 | 
     | reg_op1_reg[11] | D0 v        | SMDFFHQX1 | 0.000 |   4.672 |    4.711 | 
     +------------------------------------------------------------------------+ 
Path 91: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.673
= Slack Time                    0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg | CK ^        |           |       |   0.007 |    0.047 | 
     | instr_slli_reg | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.438 | 
     | g133979        | B v -> Y ^  | NOR2XL    | 0.362 |   0.761 |    0.800 | 
     | g133420        | A ^ -> Y v  | NAND2XL   | 0.155 |   0.916 |    0.955 | 
     | g132817        | C v -> Y ^  | NOR4X1    | 0.245 |   1.161 |    1.200 | 
     | g132361        | C ^ -> Y v  | NAND4X2   | 0.370 |   1.530 |    1.570 | 
     | g131803        | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.788 |    1.827 | 
     | g131286        | B ^ -> Y v  | NAND2X2   | 0.267 |   2.055 |    2.095 | 
     | g131267        | C v -> Y ^  | NAND3X1   | 0.326 |   2.382 |    2.421 | 
     | g131254        | A ^ -> Y v  | CLKINVX2  | 0.118 |   2.500 |    2.539 | 
     | g131220        | B v -> Y v  | AND2X6    | 0.268 |   2.768 |    2.807 | 
     | g130450        | A0 v -> Y ^ | AOI22XL   | 0.183 |   2.950 |    2.990 | 
     | g130093__9315  | A ^ -> Y v  | NAND4XL   | 0.425 |   3.376 |    3.415 | 
     | g130014__7410  | AN v -> Y v | NAND4BXL  | 0.429 |   3.805 |    3.844 | 
     | g129953__5526  | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.345 |    4.385 | 
     | g129930__1666  | D ^ -> Y v  | NAND4XL   | 0.328 |   4.673 |    4.713 | 
     | reg_op1_reg[9] | D0 v        | SMDFFHQX1 | 0.000 |   4.673 |    4.713 | 
     +-----------------------------------------------------------------------+ 
Path 92: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.673
= Slack Time                    0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg  | CK ^        |           |       |   0.007 |    0.047 | 
     | instr_slli_reg  | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.438 | 
     | g133979         | B v -> Y ^  | NOR2XL    | 0.362 |   0.761 |    0.800 | 
     | g133420         | A ^ -> Y v  | NAND2XL   | 0.155 |   0.916 |    0.955 | 
     | g132817         | C v -> Y ^  | NOR4X1    | 0.245 |   1.161 |    1.200 | 
     | g132361         | C ^ -> Y v  | NAND4X2   | 0.370 |   1.530 |    1.570 | 
     | g132327         | B v -> Y ^  | NAND2X1   | 0.227 |   1.758 |    1.797 | 
     | g131286         | A ^ -> Y v  | NAND2X2   | 0.260 |   2.018 |    2.057 | 
     | g131267         | C v -> Y ^  | NAND3X1   | 0.326 |   2.344 |    2.383 | 
     | g131212         | B ^ -> Y v  | NOR2XL    | 0.139 |   2.483 |    2.522 | 
     | FE_OFC39_n_1477 | A v -> Y v  | CLKBUFX6  | 0.255 |   2.738 |    2.778 | 
     | g130448         | B0 v -> Y ^ | AOI22XL   | 0.204 |   2.943 |    2.982 | 
     | g130093__9315   | B ^ -> Y v  | NAND4XL   | 0.433 |   3.376 |    3.415 | 
     | g130014__7410   | AN v -> Y v | NAND4BXL  | 0.429 |   3.805 |    3.844 | 
     | g129953__5526   | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.345 |    4.385 | 
     | g129930__1666   | D ^ -> Y v  | NAND4XL   | 0.328 |   4.673 |    4.713 | 
     | reg_op1_reg[9]  | D0 v        | SMDFFHQX1 | 0.000 |   4.673 |    4.713 | 
     +------------------------------------------------------------------------+ 
Path 93: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_xor_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.711
- Arrival Time                  4.671
= Slack Time                    0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_xor_reg   | CK ^        |           |       |   0.008 |    0.047 | 
     | instr_xor_reg   | CK ^ -> Q v | SDFFQX1   | 0.385 |   0.392 |    0.432 | 
     | g76000__4733    | A v -> Y v  | OR2X2     | 0.435 |   0.828 |    0.867 | 
     | g134038         | A v -> Y ^  | NOR2X1    | 0.292 |   1.120 |    1.159 | 
     | g132361         | B ^ -> Y v  | NAND4X2   | 0.370 |   1.490 |    1.529 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.748 |    1.787 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.267 |   2.015 |    2.054 | 
     | g134381         | AN v -> Y v | NOR3BX1   | 0.328 |   2.343 |    2.382 | 
     | g131201         | B v -> Y v  | AND2X2    | 0.548 |   2.891 |    2.930 | 
     | g130189__8428   | B1 v -> Y ^ | AOI222XL  | 0.405 |   3.296 |    3.336 | 
     | g130016__5477   | D ^ -> Y v  | NAND4BXL  | 0.475 |   3.772 |    3.811 | 
     | g129955__3680   | A2 v -> Y ^ | OAI31X1   | 0.593 |   4.365 |    4.404 | 
     | g129899__9945   | C ^ -> Y v  | NAND4XL   | 0.307 |   4.671 |    4.711 | 
     | reg_op1_reg[11] | D0 v        | SMDFFHQX1 | 0.000 |   4.671 |    4.711 | 
     +------------------------------------------------------------------------+ 
Path 94: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_slli_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.673
= Slack Time                    0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_slli_reg  | CK ^        |           |       |   0.007 |    0.047 | 
     | instr_slli_reg  | CK ^ -> Q v | SMDFFHQX1 | 0.392 |   0.399 |    0.438 | 
     | g133979         | B v -> Y ^  | NOR2XL    | 0.362 |   0.761 |    0.801 | 
     | g133420         | A ^ -> Y v  | NAND2XL   | 0.155 |   0.916 |    0.955 | 
     | g132817         | C v -> Y ^  | NOR4X1    | 0.245 |   1.161 |    1.200 | 
     | g132361         | C ^ -> Y v  | NAND4X2   | 0.370 |   1.530 |    1.570 | 
     | g132327         | B v -> Y ^  | NAND2X1   | 0.227 |   1.758 |    1.797 | 
     | g131286         | A ^ -> Y v  | NAND2X2   | 0.260 |   2.018 |    2.057 | 
     | g131267         | C v -> Y ^  | NAND3X1   | 0.326 |   2.344 |    2.383 | 
     | g131212         | B ^ -> Y v  | NOR2XL    | 0.139 |   2.483 |    2.522 | 
     | FE_OFC39_n_1477 | A v -> Y v  | CLKBUFX6  | 0.255 |   2.738 |    2.778 | 
     | g130448         | B0 v -> Y ^ | AOI22XL   | 0.204 |   2.943 |    2.982 | 
     | g130093__9315   | B ^ -> Y v  | NAND4XL   | 0.433 |   3.376 |    3.415 | 
     | g130014__7410   | AN v -> Y v | NAND4BXL  | 0.429 |   3.804 |    3.844 | 
     | g129953__5526   | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.345 |    4.385 | 
     | g129930__1666   | D ^ -> Y v  | NAND4XL   | 0.328 |   4.673 |    4.713 | 
     | reg_op1_reg[9]  | D0 v        | SMDFFHQX1 | 0.000 |   4.673 |    4.713 | 
     +------------------------------------------------------------------------+ 
Path 95: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.673
= Slack Time                    0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |    0.018 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.568 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.754 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.966 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.213 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.583 | 
     | g132327          | B v -> Y ^  | NAND2X1   | 0.227 |   1.771 |    1.810 | 
     | g131286          | A ^ -> Y v  | NAND2X2   | 0.260 |   2.031 |    2.070 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.326 |   2.357 |    2.396 | 
     | g131192          | B ^ -> Y v  | NOR2X1    | 0.069 |   2.426 |    2.466 | 
     | FE_OFC129_n_1489 | A v -> Y v  | BUFX4     | 0.334 |   2.760 |    2.800 | 
     | g130452          | B0 v -> Y ^ | AOI22XL   | 0.199 |   2.960 |    2.999 | 
     | g130093__9315    | D ^ -> Y v  | NAND4XL   | 0.416 |   3.376 |    3.415 | 
     | g130014__7410    | AN v -> Y v | NAND4BXL  | 0.429 |   3.804 |    3.844 | 
     | g129953__5526    | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.345 |    4.385 | 
     | g129930__1666    | D ^ -> Y v  | NAND4XL   | 0.328 |   4.673 |    4.713 | 
     | reg_op1_reg[9]   | D0 v        | SMDFFHQX1 | 0.000 |   4.673 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 96: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.673
= Slack Time                    0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg    | CK ^        |           |       |  -0.022 |    0.018 | 
     | instr_jal_reg    | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.568 | 
     | FE_OFC172_n_5305 | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.754 | 
     | g75862__8246     | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.966 | 
     | g132817          | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.214 | 
     | g132361          | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.583 | 
     | g132327          | B v -> Y ^  | NAND2X1   | 0.227 |   1.771 |    1.811 | 
     | g131286          | A ^ -> Y v  | NAND2X2   | 0.260 |   2.031 |    2.070 | 
     | g131267          | C v -> Y ^  | NAND3X1   | 0.326 |   2.357 |    2.396 | 
     | g131192          | B ^ -> Y v  | NOR2X1    | 0.069 |   2.426 |    2.466 | 
     | FE_OFC129_n_1489 | A v -> Y v  | BUFX4     | 0.334 |   2.760 |    2.800 | 
     | g130452          | B0 v -> Y ^ | AOI22XL   | 0.199 |   2.959 |    2.999 | 
     | g130093__9315    | D ^ -> Y v  | NAND4XL   | 0.416 |   3.375 |    3.415 | 
     | g130014__7410    | AN v -> Y v | NAND4BXL  | 0.429 |   3.804 |    3.844 | 
     | g129953__5526    | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.345 |    4.385 | 
     | g129930__1666    | D ^ -> Y v  | NAND4XL   | 0.328 |   4.673 |    4.713 | 
     | reg_op1_reg[9]   | D0 v        | SMDFFHQX1 | 0.000 |   4.673 |    4.713 | 
     +-------------------------------------------------------------------------+ 
Path 97: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_sll_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.670
= Slack Time                    0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_sll_reg   | CK ^        |           |       |   0.007 |    0.047 | 
     | instr_sll_reg   | CK ^ -> Q v | SDFFQX2   | 0.373 |   0.381 |    0.420 | 
     | g133979         | A v -> Y ^  | NOR2XL    | 0.359 |   0.740 |    0.779 | 
     | g133420         | A ^ -> Y v  | NAND2XL   | 0.155 |   0.894 |    0.934 | 
     | g132817         | C v -> Y ^  | NOR4X1    | 0.245 |   1.139 |    1.179 | 
     | g132361         | C ^ -> Y v  | NAND4X2   | 0.370 |   1.509 |    1.549 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.767 |    1.806 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.267 |   2.034 |    2.074 | 
     | g134381         | AN v -> Y v | NOR3BX1   | 0.328 |   2.362 |    2.401 | 
     | g131201         | B v -> Y v  | AND2X2    | 0.548 |   2.910 |    2.950 | 
     | g130203__4733   | B1 v -> Y ^ | AOI222XL  | 0.403 |   3.313 |    3.353 | 
     | g130030__7098   | D ^ -> Y v  | NAND4BXL  | 0.403 |   3.716 |    3.756 | 
     | g129969__9945   | A2 v -> Y ^ | OAI31X1   | 0.641 |   4.357 |    4.397 | 
     | g129913__3680   | C ^ -> Y v  | NAND4XL   | 0.313 |   4.670 |    4.710 | 
     | reg_op1_reg[25] | D0 v        | SMDFFHQX1 | 0.000 |   4.670 |    4.710 | 
     +------------------------------------------------------------------------+ 
Path 98: MET Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_sll_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.293
+ Phase Shift                   5.000
= Required Time                 4.710
- Arrival Time                  4.670
= Slack Time                    0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | instr_sll_reg   | CK ^        |           |       |   0.007 |    0.047 | 
     | instr_sll_reg   | CK ^ -> Q v | SDFFQX2   | 0.373 |   0.381 |    0.421 | 
     | g133979         | A v -> Y ^  | NOR2XL    | 0.359 |   0.740 |    0.780 | 
     | g133420         | A ^ -> Y v  | NAND2XL   | 0.155 |   0.894 |    0.934 | 
     | g132817         | C v -> Y ^  | NOR4X1    | 0.245 |   1.139 |    1.179 | 
     | g132361         | C ^ -> Y v  | NAND4X2   | 0.370 |   1.509 |    1.549 | 
     | g131803         | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.767 |    1.807 | 
     | g131286         | B ^ -> Y v  | NAND2X2   | 0.267 |   2.034 |    2.074 | 
     | g134381         | AN v -> Y v | NOR3BX1   | 0.328 |   2.362 |    2.402 | 
     | g131201         | B v -> Y v  | AND2X2    | 0.548 |   2.910 |    2.950 | 
     | g130203__4733   | B1 v -> Y ^ | AOI222XL  | 0.403 |   3.313 |    3.353 | 
     | g130030__7098   | D ^ -> Y v  | NAND4BXL  | 0.403 |   3.716 |    3.756 | 
     | g129969__9945   | A2 v -> Y ^ | OAI31X1   | 0.641 |   4.357 |    4.397 | 
     | g129913__3680   | C ^ -> Y v  | NAND4XL   | 0.313 |   4.670 |    4.710 | 
     | reg_op1_reg[25] | D0 v        | SMDFFHQX1 | 0.000 |   4.670 |    4.710 | 
     +------------------------------------------------------------------------+ 
Path 99: MET Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.009
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.713
- Arrival Time                  4.672
= Slack Time                    0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_jal_reg     | CK ^        |           |       |  -0.022 |    0.019 | 
     | instr_jal_reg     | CK ^ -> Q v | SMDFFHQX1 | 0.550 |   0.528 |    0.569 | 
     | FE_OFC172_n_5305  | A v -> Y ^  | INVX1     | 0.186 |   0.714 |    0.755 | 
     | g75862__8246      | A ^ -> Y v  | NAND2X1   | 0.212 |   0.926 |    0.967 | 
     | g132817           | D v -> Y ^  | NOR4X1    | 0.248 |   1.174 |    1.215 | 
     | g132361           | C ^ -> Y v  | NAND4X2   | 0.370 |   1.543 |    1.584 | 
     | g131803           | A1 v -> Y ^ | AOI211X1  | 0.258 |   1.801 |    1.842 | 
     | g131286           | B ^ -> Y v  | NAND2X2   | 0.267 |   2.069 |    2.109 | 
     | g131269           | C v -> Y ^  | NAND3X1   | 0.224 |   2.292 |    2.333 | 
     | FE_OCPC193_n_1426 | A ^ -> Y ^  | CLKBUFX3  | 0.175 |   2.467 |    2.508 | 
     | g131256           | A ^ -> Y v  | CLKINVX2  | 0.072 |   2.539 |    2.580 | 
     | g131221           | B v -> Y v  | AND2X6    | 0.241 |   2.781 |    2.822 | 
     | g130450           | B0 v -> Y ^ | AOI22XL   | 0.168 |   2.949 |    2.990 | 
     | g130093__9315     | A ^ -> Y v  | NAND4XL   | 0.425 |   3.374 |    3.415 | 
     | g130014__7410     | AN v -> Y v | NAND4BXL  | 0.429 |   3.803 |    3.844 | 
     | g129953__5526     | A2 v -> Y ^ | OAI31X1   | 0.541 |   4.344 |    4.385 | 
     | g129930__1666     | D ^ -> Y v  | NAND4XL   | 0.328 |   4.672 |    4.713 | 
     | reg_op1_reg[9]    | D0 v        | SMDFFHQX1 | 0.000 |   4.672 |    4.713 | 
     +--------------------------------------------------------------------------+ 
Path 100: MET Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D0  (v) checked with  leading edge of 'clk'
Beginpoint: instr_rdcycle_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.003
- Setup                         0.292
+ Phase Shift                   5.000
= Required Time                 4.711
- Arrival Time                  4.670
= Slack Time                    0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.022
     = Beginpoint Arrival Time       -0.022
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                   |             |           |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+---------+----------| 
     | instr_rdcycle_reg | CK ^        |           |       |  -0.022 |    0.019 | 
     | instr_rdcycle_reg | CK ^ -> Q v | SMDFFHQX1 | 0.461 |   0.439 |    0.480 | 
     | g133901           | A v -> Y ^  | NOR4X1    | 0.196 |   0.635 |    0.676 | 
     | FE_OFC120_n_343   | A ^ -> Y ^  | BUFX2     | 0.218 |   0.853 |    0.893 | 
     | g134387           | D ^ -> Y v  | NAND4BX1  | 0.148 |   1.000 |    1.041 | 
     | g132539           | C v -> Y ^  | NOR3X1    | 0.188 |   1.189 |    1.229 | 
     | g132361           | D ^ -> Y v  | NAND4X2   | 0.337 |   1.526 |    1.567 | 
     | g132327           | B v -> Y ^  | NAND2X1   | 0.227 |   1.753 |    1.794 | 
     | g131286           | A ^ -> Y v  | NAND2X2   | 0.260 |   2.013 |    2.054 | 
     | g134381           | AN v -> Y v | NOR3BX1   | 0.328 |   2.341 |    2.382 | 
     | g131201           | B v -> Y v  | AND2X2    | 0.548 |   2.889 |    2.930 | 
     | g130189__8428     | B1 v -> Y ^ | AOI222XL  | 0.406 |   3.295 |    3.336 | 
     | g130016__5477     | D ^ -> Y v  | NAND4BXL  | 0.475 |   3.770 |    3.811 | 
     | g129955__3680     | A2 v -> Y ^ | OAI31X1   | 0.593 |   4.363 |    4.404 | 
     | g129899__9945     | C ^ -> Y v  | NAND4XL   | 0.307 |   4.670 |    4.711 | 
     | reg_op1_reg[11]   | D0 v        | SMDFFHQX1 | 0.000 |   4.670 |    4.711 | 
     +--------------------------------------------------------------------------+ 

