designtop="Stimulator_TestBench.TB_OneCH_Top:schematic"
cell="LSHVT18U3VX2" lib="D_CELLS_M3V" view="cmos_sch" 
cell="HalfBridge_ST" lib="Stimulator_IMP" view="schematic" 
cell="pe" view="analogtext" 
cell="vsource" view="analogtext" 
cell="invrv3" lib="GATES_3V" view="schematic" 
cell="nand2" lib="GATES_HD" view="schematic" 
cell="invr" lib="GATES_HD" view="schematic" 
cell="LSHVT18U3VX1" lib="D_CELLS_M3V" view="cmos_sch" 
cell="Digital_Stimulus_V2_ST" lib="Stimulator_IMP" view="functional" 
cell="Decoder8" lib="Stimulator_IMP" view="functional" 
cell="AND2HDX0" lib="D_CELLS_HD" view="cmos_sch" 
cell="ne3" view="analogtext" 
cell="Ext_Iref_ST" lib="Stimulator_IMP" view="schematic" 
cell="SingleChannel_ST" lib="Stimulator_IMP" view="schematic" 
cell="ne" view="analogtext" 
cell="ped_bjt" view="analogtext" 
cell="rpp1k1" view="analogtext" 
cell="nedia_bjt" view="analogtext" 
cell="isource" view="analogtext" 
cell="resistor" view="analogtext" 
cell="Idac_5bit_ST" lib="Stimulator_IMP" view="schematic" 
cell="IN_3VX2" lib="D_CELLS_3V" view="cmos_sch" 
cell="pe3" view="analogtext" 
cell="LS_LowSide_V2_ST" lib="Stimulator_IMP" view="schematic" 
cell="CurrentMirror_ST" lib="Stimulator_IMP" view="schematic" 
cell="CurrentSource_All_ST" lib="Stimulator_IMP" view="schematic" 
cell="LS_HighSide_V3_ST" lib="Stimulator_IMP" view="schematic" 
cell="csft5a" view="analogtext" 
