{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 16:34:13 2011 " "Info: Processing started: Sun Nov 27 16:34:13 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off int_osc -c int_osc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off int_osc -c int_osc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_div.v(31) " "Warning (10268): Verilog HDL information at clk_div.v(31): Always Construct contains both blocking and non-blocking assignments" {  } { { "clk_div.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX19/int_osc/clk_div.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info: Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX19/int_osc/clk_div.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "osc.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 osc_altufm_osc_rv5 " "Info: Found entity 1: osc_altufm_osc_rv5" {  } { { "osc.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX19/int_osc/osc.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 osc " "Info: Found entity 2: osc" {  } { { "osc.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX19/int_osc/osc.v" 101 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_osc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file int_osc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 int_osc " "Info: Found entity 1: int_osc" {  } { { "int_osc.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX19/int_osc/int_osc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "int_osc " "Info: Elaborating entity \"int_osc\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst1 " "Info: Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst1\"" {  } { { "int_osc.bdf" "inst1" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX19/int_osc/int_osc.bdf" { { 88 472 592 184 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osc osc:inst " "Info: Elaborating entity \"osc\" for hierarchy \"osc:inst\"" {  } { { "int_osc.bdf" "inst" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX19/int_osc/int_osc.bdf" { { 88 216 432 168 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osc_altufm_osc_rv5 osc:inst\|osc_altufm_osc_rv5:osc_altufm_osc_rv5_component " "Info: Elaborating entity \"osc_altufm_osc_rv5\" for hierarchy \"osc:inst\|osc_altufm_osc_rv5:osc_altufm_osc_rv5_component\"" {  } { { "osc.v" "osc_altufm_osc_rv5_component" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX19/int_osc/osc.v" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Info: Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Info: Implemented 0 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Info: Implemented 60 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Info: Implemented 1 User Flash Memory blocks" {  } {  } 0 0 "Implemented %1!d! User Flash Memory blocks" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX19/int_osc/int_osc.map.smsg " "Info: Generated suppressed messages file D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX19/int_osc/int_osc.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "140 " "Info: Allocated 140 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 27 16:34:15 2011 " "Info: Processing ended: Sun Nov 27 16:34:15 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
