// Seed: 766542662
module module_0 #(
    parameter id_13 = 32'd96
);
  logic id_1;
  ;
  logic id_2;
  ;
  logic [7:0] id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, _id_13;
  logic [-1 : -1] \id_14 ;
  always @(posedge id_12) begin : LABEL_0
    $clog2(61);
    ;
  end
  assign id_4[id_13] = -1'h0;
  wire  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ;
  assign id_38 = id_36;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  module_0 modCall_1 ();
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4[-1] = "";
endmodule
