
---------- Begin Simulation Statistics ----------
final_tick                                82421980000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 273601                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725764                       # Number of bytes of host memory used
host_op_rate                                   274147                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   365.50                       # Real time elapsed on the host
host_tick_rate                              225507174                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100199496                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082422                       # Number of seconds simulated
sim_ticks                                 82421980000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100199496                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.648440                       # CPI: cycles per instruction
system.cpu.discardedOps                        197448                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        32095592                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.606634                       # IPC: instructions per cycle
system.cpu.numCycles                        164843960                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438739     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199496                       # Class of committed instruction
system.cpu.tickCycles                       132748368                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168905                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370912                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           61                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       526615                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          476                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1055717                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            476                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397347                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642726                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83181                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2112875                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110675                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.895876                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66040                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             682                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                295                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              387                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          165                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51568869                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51568869                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51569374                       # number of overall hits
system.cpu.dcache.overall_hits::total        51569374                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       581093                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         581093                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       589007                       # number of overall misses
system.cpu.dcache.overall_misses::total        589007                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22650998000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22650998000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22650998000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22650998000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52149962                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52149962                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52158381                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52158381                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011143                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011293                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011293                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38979.987713                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38979.987713                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38456.245851                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38456.245851                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       213864                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3261                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.582337                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       451770                       # number of writebacks
system.cpu.dcache.writebacks::total            451770                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        60667                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        60667                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        60667                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        60667                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       520426                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       520426                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       528333                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       528333                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20548208000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20548208000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21241776999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21241776999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009979                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009979                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010129                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010129                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39483.438568                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39483.438568                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40205.281516                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40205.281516                       # average overall mshr miss latency
system.cpu.dcache.replacements                 526288                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40895880                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40895880                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       277027                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        277027                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7556162500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7556162500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41172907                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41172907                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006728                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006728                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27275.906320                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27275.906320                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          561                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          561                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       276466                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       276466                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7256582500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7256582500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006715                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006715                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26247.648897                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26247.648897                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10672989                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10672989                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       304066                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       304066                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15094835500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15094835500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027700                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027700                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49643.286326                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49643.286326                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        60106                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        60106                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       243960                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243960                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13291625500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13291625500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022225                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022225                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54482.806608                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54482.806608                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          505                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           505                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7914                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7914                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940017                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940017                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    693568999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    693568999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87715.821298                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87715.821298                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       244500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       244500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        61125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        61125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       240500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       240500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        60125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        60125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  82421980000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2011.483664                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52097782                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            528336                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             98.607292                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2011.483664                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982170                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982170                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          392                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1364                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104845250                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104845250                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82421980000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82421980000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82421980000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42703520                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43554991                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057071                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10235265                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10235265                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10235265                       # number of overall hits
system.cpu.icache.overall_hits::total        10235265                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          767                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            767                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          767                       # number of overall misses
system.cpu.icache.overall_misses::total           767                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54895500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54895500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54895500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54895500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10236032                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10236032                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10236032                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10236032                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71571.707953                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71571.707953                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71571.707953                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71571.707953                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          325                       # number of writebacks
system.cpu.icache.writebacks::total               325                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          767                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          767                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          767                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          767                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54128500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54128500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54128500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54128500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70571.707953                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70571.707953                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70571.707953                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70571.707953                       # average overall mshr miss latency
system.cpu.icache.replacements                    325                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10235265                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10235265                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          767                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           767                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54895500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54895500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10236032                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10236032                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71571.707953                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71571.707953                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          767                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          767                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54128500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54128500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70571.707953                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70571.707953                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  82421980000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           362.710092                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10236032                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               767                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13345.543677                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   362.710092                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.708418                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.708418                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          335                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20472831                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20472831                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82421980000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82421980000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82421980000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  82421980000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100199496                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   97                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               326988                       # number of demand (read+write) hits
system.l2.demand_hits::total                   327085                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  97                       # number of overall hits
system.l2.overall_hits::.cpu.data              326988                       # number of overall hits
system.l2.overall_hits::total                  327085                       # number of overall hits
system.l2.demand_misses::.cpu.inst                670                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201349                       # number of demand (read+write) misses
system.l2.demand_misses::total                 202019                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               670                       # number of overall misses
system.l2.overall_misses::.cpu.data            201349                       # number of overall misses
system.l2.overall_misses::total                202019                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51940000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17013973000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17065913000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51940000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17013973000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17065913000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              767                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           528337                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               529104                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             767                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          528337                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              529104                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.873533                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.381100                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.381813                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.873533                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.381100                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.381813                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77522.388060                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84499.913086                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84476.771987                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77522.388060                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84499.913086                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84476.771987                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111217                       # number of writebacks
system.l2.writebacks::total                    111217                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            202014                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           202014                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45240000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15000215000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15045455000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45240000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15000215000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15045455000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.873533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.381090                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.381804                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.873533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.381090                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.381804                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67522.388060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74500.432096                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74477.288703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67522.388060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74500.432096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74477.288703                       # average overall mshr miss latency
system.l2.replacements                         169375                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       451770                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           451770                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       451770                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       451770                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          321                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              321                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          321                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          321                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            107707                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                107707                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136253                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136253                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11793753000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11793753000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        243960                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243960                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.558505                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.558505                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86557.749187                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86557.749187                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10431233000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10431233000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.558505                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.558505                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76557.822580                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76557.822580                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             97                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 97                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51940000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51940000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.873533                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.873533                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77522.388060                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77522.388060                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45240000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45240000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.873533                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.873533                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67522.388060                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67522.388060                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        219281                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            219281                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5220220000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5220220000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       284377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        284377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.228907                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.228907                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80192.638565                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80192.638565                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65091                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65091                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4568982000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4568982000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.228890                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.228890                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70193.759506                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70193.759506                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  82421980000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31879.080620                       # Cycle average of tags in use
system.l2.tags.total_refs                     1055650                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    202143                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.222293                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      43.591884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        81.170964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31754.317772                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972872                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15796                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15535                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8647391                       # Number of tag accesses
system.l2.tags.data_accesses                  8647391                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82421980000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003462550500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6659                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6659                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              525735                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104685                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      202013                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111217                       # Number of write requests accepted
system.mem_ctrls.readBursts                    202013                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111217                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     35                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.56                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                202013                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111217                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.331431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.834280                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.349624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6497     97.57%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           31      0.47%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          129      1.94%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6659                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.698904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.670031                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.997391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4409     66.21%     66.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               43      0.65%     66.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2019     30.32%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              180      2.70%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6659                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12928832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7117888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    156.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   82421702000                       # Total gap between requests
system.mem_ctrls.avgGap                     263134.76                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12883712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7116672                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 520249.574203386030                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 156314031.766768991947                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 86344346.495922565460                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          670                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201343                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111217                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17789000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6706307000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1940962127750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26550.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33307.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17452027.37                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12885952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12928832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7117888                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7117888                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          670                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201343                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         202013                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111217                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111217                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       520250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    156341209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        156861459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       520250                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       520250                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     86359100                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        86359100                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     86359100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       520250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    156341209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       243220558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201978                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111198                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12813                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12635                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12393                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12608                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12615                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12800                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12751                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12679                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12829                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12771                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7041                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7031                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7038                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6946                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6797                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6493                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6918                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7011                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6948                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6935                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7059                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7090                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2937008500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1009890000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6724096000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14541.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33291.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              139064                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              70038                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.85                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           62.98                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       104068                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   192.594073                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   112.306823                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   256.563097                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        68382     65.71%     65.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14238     13.68%     79.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2629      2.53%     81.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1563      1.50%     83.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9226      8.87%     92.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1580      1.52%     93.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          442      0.42%     94.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          337      0.32%     94.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5671      5.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       104068                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12926592                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7116672                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              156.834281                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               86.344346                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.90                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  82421980000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       371001540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       197180610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      714721140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     288921780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6505964400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  20952409980                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  14005905600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43036105050                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   522.143548                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  36197795500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2752100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  43472084500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       372086820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       197757450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      727401780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     291531780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6505964400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21612336030                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13450178400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43157256660                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   523.613442                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  34745514750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2752100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  44924365250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  82421980000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65761                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111217                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57682                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136252                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136252                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65761                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572925                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572925                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20046720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20046720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            202013                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  202013    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              202013                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  82421980000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           847130500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1087877000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            285144                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       562987                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          325                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          132676                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243960                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243959                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           767                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       284377                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1859                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1582961                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1584820                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        69888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     62726784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               62796672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169375                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7117888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           698479                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000772                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027768                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 697940     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    539      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             698479                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  82421980000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          979953500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1150500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         792506495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
