AArch64 LB+dmb.sy+addr
"DMB.SYdRW Rfe DpAddrdW Rfe"
Cycle=Rfe DMB.SYdRW Rfe DpAddrdW
Generator=diycross7 (version 7.56+02~dev)
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Rf
Orig=DMB.SYdRW Rfe DpAddrdW Rfe
{
0:X0=x:green; 0:X3=y:green;
1:X0=y:green; 1:X4=x:green;
}
 P0          | P1                  ;
 LDR W1,[X0] | LDR W1,[X0]         ;
 DMB SY      | EOR W2,W1,W1        ;
 MOV W2,#1   | MOV W3,#1           ;
 STR W2,[X3] | STR W3,[X4,W2,SXTW] ;
exists (0:X1=1 /\ 1:X1=1)
