#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Apr  8 11:43:42 2025
# Process ID: 60364
# Current directory: D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent54940 D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\project_1.xpr
# Log file: D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/vivado.log
# Journal file: D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1\vivado.jou
# Running On        :DESKTOP-R9-7945HX
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 7945HX with Radeon Graphics        
# CPU Frequency     :2495 MHz
# CPU Physical cores:16
# CPU Logical cores :32
# Host memory       :16308 MB
# Swap memory       :21510 MB
# Total Virtual     :37818 MB
# Available Virtual :14752 MB
#-----------------------------------------------------------
start_gui
open_project D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/GiaPhuc/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/GiaPhuc/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/GiaPhuc/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/GiaPhuc/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/GiaPhuc/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/GiaPhuc/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/GiaPhuc/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/GiaPhuc/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/GiaPhuc/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1773.387 ; gain = 461.945
update_compile_order -fileset sources_1
ipx::open_ipxact_file {D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\component.xml}
WARNING: [IP_Flow 19-4963] ila_top has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kv260_som:part0:1.4'
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/cons_axi.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/ila_top/ila_top.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/ila_module/ila_module.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/mult/mult.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/BUF_group.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/adder.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/adder_tree_16.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/controller.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/data_buffer.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/datapath.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/fxp_mult.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/ping_pong_buffer.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/process_unit.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/pu_array.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/top_design.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/common.vh' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/MY_IP.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/tmp_edit_project.srcs/sources_1/ip/ila_test/ila_test.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/ila_test/ila_test.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/ila_top/ila_top.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/ila_module/ila_module.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/mult/mult.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/BUF_group.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/adder.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/adder_tree_16.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/controller.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/data_buffer.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/datapath.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/fxp_mult.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/ping_pong_buffer.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/process_unit.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/pu_array.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/top_design.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/common.vh' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/MY_IP.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/tmp_edit_project.srcs/sources_1/ip/ila_test/ila_test.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/ila_test/ila_test.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_implementation (Implementation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/ila_top/ila_top.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_implementation (Implementation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/ila_module/ila_module.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_implementation (Implementation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/tmp_edit_project.srcs/sources_1/ip/ila_test/ila_test.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/src/ila_test/ila_test.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-5897] The set of required XPM macros has changed from 'XPM_CDC,XPM_MEMORY' to ''
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  8 11:44:22 2025...
