$version Generated by VerilatedVcd $end
$date Wed Feb  7 09:54:13 2024
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire 32 . inputFP [31:0] $end
  $var wire  8 0 outputInt8 [7:0] $end
  $var wire 32 / scale [31:0] $end
  $var wire 32 1 scaledFp32 [31:0] $end
  $scope module quantization $end
   $var wire 10 & cvrtInt [9:0] $end
   $var wire 32 . inputFP [31:0] $end
   $var wire  8 $ j [7:0] $end
   $var wire 24 ' manScale [23:0] $end
   $var wire  8 0 outputInt8 [7:0] $end
   $var wire 32 / scale [31:0] $end
   $var wire 32 # scaledFp [31:0] $end
   $var wire 32 1 scaledFp32 [31:0] $end
   $var wire  8 % temp [7:0] $end
   $scope module d0 $end
    $var wire  8 2 exp1 [7:0] $end
    $var wire  8 3 exp2 [7:0] $end
    $var wire  8 , expC [7:0] $end
    $var wire 32 ( i [31:0] $end
    $var wire 32 . in1 [31:0] $end
    $var wire 32 / in2 [31:0] $end
    $var wire 23 7 mantissa [22:0] $end
    $var wire 24 * mantissa1 [23:0] $end
    $var wire 24 5 mantissa2 [23:0] $end
    $var wire 24 + mantissaProd [23:0] $end
    $var wire  1 4 nAn $end
    $var wire 32 6 out [31:0] $end
    $var wire 32 # result [31:0] $end
    $var wire  1 - signF $end
    $var wire 24 ) t [23:0] $end
    $var wire 32 . var1 [31:0] $end
    $var wire 32 / var2 [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00111111110001110001110001110000 #
b00001001 $
b00000000 %
b0000000001 &
b010001110001110001110000 '
b00000000000000000000000000011000 (
b101100000000000000000000 )
b100000000000000000000000 *
b100011100011100011100000 +
b01111111 ,
0-
b01000001000000000000000000000000 .
b01000001000100000000000000000000 /
b00000001 0
b00111111110001110001110001110000 1
b10000010 2
b10000010 3
04
b100100000000000000000000 5
b00000000000000000000000000000000 6
b00000000000000000000000 7
#1
#2
#3
#4
#5
#6
#7
#8
#9
#10
#11
#12
#13
#14
#15
#16
#17
#18
#19
