#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Apr 25 20:06:58 2016
# Process ID: 592
# Current directory: C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.runs/impl_1
# Command line: vivado.exe -log base_block_design_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source base_block_design_wrapper.tcl -notrace
# Log file: C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.runs/impl_1/base_block_design_wrapper.vdi
# Journal file: C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source base_block_design_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 518 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_processing_system7_0_0/base_block_design_processing_system7_0_0.xdc] for cell 'base_block_design_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_processing_system7_0_0/base_block_design_processing_system7_0_0.xdc] for cell 'base_block_design_i/processing_system7_0/inst'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_rst_processing_system7_0_50M_0/base_block_design_rst_processing_system7_0_50M_0_board.xdc] for cell 'base_block_design_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_rst_processing_system7_0_50M_0/base_block_design_rst_processing_system7_0_50M_0_board.xdc] for cell 'base_block_design_i/rst_processing_system7_0_50M'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_rst_processing_system7_0_50M_0/base_block_design_rst_processing_system7_0_50M_0.xdc] for cell 'base_block_design_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_rst_processing_system7_0_50M_0/base_block_design_rst_processing_system7_0_50M_0.xdc] for cell 'base_block_design_i/rst_processing_system7_0_50M'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_0/base_block_design_axi_timer_0_0.xdc] for cell 'base_block_design_i/axi_timer_0'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_0/base_block_design_axi_timer_0_0.xdc] for cell 'base_block_design_i/axi_timer_0'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_1/base_block_design_axi_timer_0_1.xdc] for cell 'base_block_design_i/axi_timer_1'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_1/base_block_design_axi_timer_0_1.xdc] for cell 'base_block_design_i/axi_timer_1'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_2/base_block_design_axi_timer_0_2.xdc] for cell 'base_block_design_i/axi_timer_2'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_2/base_block_design_axi_timer_0_2.xdc] for cell 'base_block_design_i/axi_timer_2'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_3/base_block_design_axi_timer_0_3.xdc] for cell 'base_block_design_i/axi_timer_3'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_3/base_block_design_axi_timer_0_3.xdc] for cell 'base_block_design_i/axi_timer_3'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_3_0/base_block_design_axi_timer_3_0.xdc] for cell 'base_block_design_i/axi_timer_4'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_3_0/base_block_design_axi_timer_3_0.xdc] for cell 'base_block_design_i/axi_timer_4'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_3_1/base_block_design_axi_timer_3_1.xdc] for cell 'base_block_design_i/axi_timer_5'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_3_1/base_block_design_axi_timer_3_1.xdc] for cell 'base_block_design_i/axi_timer_5'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_3_2/base_block_design_axi_timer_3_2.xdc] for cell 'base_block_design_i/axi_timer_6'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_3_2/base_block_design_axi_timer_3_2.xdc] for cell 'base_block_design_i/axi_timer_6'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_3_3/base_block_design_axi_timer_3_3.xdc] for cell 'base_block_design_i/axi_timer_7'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_3_3/base_block_design_axi_timer_3_3.xdc] for cell 'base_block_design_i/axi_timer_7'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_3_4/base_block_design_axi_timer_3_4.xdc] for cell 'base_block_design_i/axi_timer_8'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_3_4/base_block_design_axi_timer_3_4.xdc] for cell 'base_block_design_i/axi_timer_8'
Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_3_5/base_block_design_axi_timer_3_5.xdc] for cell 'base_block_design_i/axi_timer_9'
Finished Parsing XDC File [c:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_3_5/base_block_design_axi_timer_3_5.xdc] for cell 'base_block_design_i/axi_timer_9'
Parsing XDC File [C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/constrs_1/new/snickerdoodle_constraints.xdc]
Finished Parsing XDC File [C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/constrs_1/new/snickerdoodle_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 493.770 ; gain = 302.598
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.359 . Memory (MB): peak = 496.633 ; gain = 2.863
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 22c8c276d

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17f2a032d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.882 . Memory (MB): peak = 979.352 ; gain = 0.016

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 352 cells.
Phase 2 Constant Propagation | Checksum: 135f9a2a6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 979.352 ; gain = 0.016

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1597 unconnected nets.
INFO: [Opt 31-11] Eliminated 615 unconnected cells.
Phase 3 Sweep | Checksum: 13a7a8404

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 979.352 ; gain = 0.016

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 979.352 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 13a7a8404

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 979.352 ; gain = 0.016

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13a7a8404

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 979.352 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 979.352 ; gain = 485.582
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 979.352 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.runs/impl_1/base_block_design_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 979.352 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 979.352 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 7b41cb61

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.288 . Memory (MB): peak = 979.352 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 7b41cb61

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 995.355 ; gain = 16.004

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 7b41cb61

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 995.355 ; gain = 16.004

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 0ad3ad73

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 995.355 ; gain = 16.004
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 40ddfe9b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 995.355 ; gain = 16.004

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: e1865adf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 995.355 ; gain = 16.004
Phase 1.2.1 Place Init Design | Checksum: 174829a0c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 995.355 ; gain = 16.004
Phase 1.2 Build Placer Netlist Model | Checksum: 174829a0c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 995.355 ; gain = 16.004

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 174829a0c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 995.355 ; gain = 16.004
Phase 1.3 Constrain Clocks/Macros | Checksum: 174829a0c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 995.355 ; gain = 16.004
Phase 1 Placer Initialization | Checksum: 174829a0c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 995.355 ; gain = 16.004

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: e289d84f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 995.355 ; gain = 16.004

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e289d84f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 995.355 ; gain = 16.004

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bfe22c41

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 995.355 ; gain = 16.004

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13ff97568

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 995.355 ; gain = 16.004

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 13ff97568

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 995.355 ; gain = 16.004

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 201acd60e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 995.355 ; gain = 16.004

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 201acd60e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 995.355 ; gain = 16.004

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 18e2b8f90

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 995.355 ; gain = 16.004
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 18e2b8f90

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 995.355 ; gain = 16.004

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 18e2b8f90

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 995.355 ; gain = 16.004

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 18e2b8f90

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 995.355 ; gain = 16.004
Phase 3.7 Small Shape Detail Placement | Checksum: 18e2b8f90

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 995.355 ; gain = 16.004

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 2092eabca

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 995.355 ; gain = 16.004
Phase 3 Detail Placement | Checksum: 2092eabca

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 995.355 ; gain = 16.004

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 2097b173e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 995.355 ; gain = 16.004

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 2097b173e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 995.355 ; gain = 16.004

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 2097b173e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 995.355 ; gain = 16.004

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 1299c94d6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 995.355 ; gain = 16.004
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 1299c94d6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 995.355 ; gain = 16.004
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 1299c94d6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 995.355 ; gain = 16.004

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.328. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 14ce77d07

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 995.355 ; gain = 16.004
Phase 4.1.3 Post Placement Optimization | Checksum: 14ce77d07

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 995.355 ; gain = 16.004
Phase 4.1 Post Commit Optimization | Checksum: 14ce77d07

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 995.355 ; gain = 16.004

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 14ce77d07

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 995.355 ; gain = 16.004

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 14ce77d07

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 995.355 ; gain = 16.004

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 14ce77d07

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 995.355 ; gain = 16.004
Phase 4.4 Placer Reporting | Checksum: 14ce77d07

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 995.355 ; gain = 16.004

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 16f0984bc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 995.355 ; gain = 16.004
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16f0984bc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 995.355 ; gain = 16.004
Ending Placer Task | Checksum: e01b1871

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 995.355 ; gain = 16.004
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 995.355 ; gain = 16.004
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 995.355 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 995.355 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 995.355 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 995.355 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b0a32843 ConstDB: 0 ShapeSum: 2f77f02e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 158d90fa4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 1102.207 ; gain = 106.852

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 158d90fa4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 1103.805 ; gain = 108.449

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 158d90fa4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 1111.289 ; gain = 115.934
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 15b1cc753

Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1136.816 ; gain = 141.461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.428 | TNS=0.000  | WHS=-0.185 | THS=-138.659|

Phase 2 Router Initialization | Checksum: 21cedb888

Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1136.816 ; gain = 141.461

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 8adbe0ea

Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1136.816 ; gain = 141.461

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 401
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 190a10b1a

Time (s): cpu = 00:01:02 ; elapsed = 00:01:01 . Memory (MB): peak = 1136.816 ; gain = 141.461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.577 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15b6c02e5

Time (s): cpu = 00:01:02 ; elapsed = 00:01:01 . Memory (MB): peak = 1136.816 ; gain = 141.461
Phase 4 Rip-up And Reroute | Checksum: 15b6c02e5

Time (s): cpu = 00:01:02 ; elapsed = 00:01:01 . Memory (MB): peak = 1136.816 ; gain = 141.461

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: c97d1e86

Time (s): cpu = 00:01:03 ; elapsed = 00:01:02 . Memory (MB): peak = 1136.816 ; gain = 141.461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.677 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: c97d1e86

Time (s): cpu = 00:01:03 ; elapsed = 00:01:02 . Memory (MB): peak = 1136.816 ; gain = 141.461

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c97d1e86

Time (s): cpu = 00:01:03 ; elapsed = 00:01:02 . Memory (MB): peak = 1136.816 ; gain = 141.461
Phase 5 Delay and Skew Optimization | Checksum: c97d1e86

Time (s): cpu = 00:01:03 ; elapsed = 00:01:02 . Memory (MB): peak = 1136.816 ; gain = 141.461

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1b31fbab7

Time (s): cpu = 00:01:04 ; elapsed = 00:01:02 . Memory (MB): peak = 1136.816 ; gain = 141.461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.677 | TNS=0.000  | WHS=0.073  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1b31fbab7

Time (s): cpu = 00:01:04 ; elapsed = 00:01:02 . Memory (MB): peak = 1136.816 ; gain = 141.461

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.08357 %
  Global Horizontal Routing Utilization  = 1.23377 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 158941adf

Time (s): cpu = 00:01:04 ; elapsed = 00:01:02 . Memory (MB): peak = 1136.816 ; gain = 141.461

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 158941adf

Time (s): cpu = 00:01:04 ; elapsed = 00:01:03 . Memory (MB): peak = 1136.816 ; gain = 141.461

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b7263f6e

Time (s): cpu = 00:01:05 ; elapsed = 00:01:03 . Memory (MB): peak = 1136.816 ; gain = 141.461

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.677 | TNS=0.000  | WHS=0.073  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b7263f6e

Time (s): cpu = 00:01:05 ; elapsed = 00:01:03 . Memory (MB): peak = 1136.816 ; gain = 141.461
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:05 ; elapsed = 00:01:03 . Memory (MB): peak = 1136.816 ; gain = 141.461

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:05 . Memory (MB): peak = 1136.816 ; gain = 141.461
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1136.816 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.runs/impl_1/base_block_design_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Apr 25 20:09:38 2016...
#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Apr 25 20:09:58 2016
# Process ID: 4932
# Current directory: C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.runs/impl_1
# Command line: vivado.exe -log base_block_design_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source base_block_design_wrapper.tcl -notrace
# Log file: C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.runs/impl_1/base_block_design_wrapper.vdi
# Journal file: C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source base_block_design_wrapper.tcl -notrace
Command: open_checkpoint base_block_design_wrapper_routed.dcp
INFO: [Netlist 29-17] Analyzing 512 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.runs/impl_1/.Xil/Vivado-4932-/dcp/base_block_design_wrapper_early.xdc]
Finished Parsing XDC File [C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.runs/impl_1/.Xil/Vivado-4932-/dcp/base_block_design_wrapper_early.xdc]
Parsing XDC File [C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.runs/impl_1/.Xil/Vivado-4932-/dcp/base_block_design_wrapper.xdc]
Finished Parsing XDC File [C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.runs/impl_1/.Xil/Vivado-4932-/dcp/base_block_design_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 496.871 ; gain = 6.789
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 496.871 ; gain = 6.789
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 496.871 ; gain = 309.410
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./base_block_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Apr 25 20:11:05 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 855.160 ; gain = 358.289
INFO: [Common 17-206] Exiting Vivado at Mon Apr 25 20:11:05 2016...
