****************************************
Report : Averaged Power
	-verbose
	-nosplit
Design : fdkex
Version: J-2014.06-SP2
Date   : Tue Mar 31 10:16:55 2015
****************************************

Library(s) Used:

    d04_nn_p1273_3x1r6u1_tttt_1.1v_90c_ccst_pwr_pincap (File: /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/nn/d04_nn_p1273_3x1r6u1_tttt_1.1v_90c_ccst_pwr_pincap.ldb)
    d04_ln_p1273_3x1r6u1_tttt_1.1v_90c_ccst_pwr_pincap (File: /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/ln/d04_ln_p1273_3x1r6u1_tttt_1.1v_90c_ccst_pwr_pincap.ldb)
    d04_wn_p1273_3x1r6u1_tttt_1.1v_90c_ccst_pwr_pincap (File: /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/wn/d04_wn_p1273_3x1r6u1_tttt_1.1v_90c_ccst_pwr_pincap.ldb)
    d04_yn_p1273_3x1r6u1_tttt_1.1v_90c_ccst_pwr_pincap (File: /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/yn/d04_yn_p1273_3x1r6u1_tttt_1.1v_90c_ccst_pwr_pincap.ldb)
    d04_nn_misc_p1273_3x1r6u1_tttt_1.1v_90c_nldm_pwr_pincap (File: /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/nn/d04_nn_misc_p1273_3x1r6u1_tttt_1.1v_90c_nldm_pwr_pincap.ldb)
    d04_ln_misc_p1273_3x1r6u1_tttt_1.1v_90c_nldm_pwr_pincap (File: /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/ln/d04_ln_misc_p1273_3x1r6u1_tttt_1.1v_90c_nldm_pwr_pincap.ldb)
    d04_wn_misc_p1273_3x1r6u1_tttt_1.1v_90c_nldm_pwr_pincap (File: /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/wn/d04_wn_misc_p1273_3x1r6u1_tttt_1.1v_90c_nldm_pwr_pincap.ldb)
    d04_yn_misc_p1273_3x1r6u1_tttt_1.1v_90c_nldm_pwr_pincap (File: /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_misc/lib/yn/d04_yn_misc_p1273_3x1r6u1_tttt_1.1v_90c_nldm_pwr_pincap.ldb)


Operating Conditions: typical_1.00   Library: d04_nn_p1273_3x1r6u1_tttt_1.1v_90c_ccst_pwr_pincap
Wire Load Model Mode: enclosed

<no wire load model is set>

Power-specific unit information :
    Voltage Units = 1 V
    Capacitance Units = 1 pf
    Time Units = 1 ns
    Dynamic Power Units = 1 W
    Leakage Power Units = 1 W



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network              0.0915    0.0428 3.049e-04    0.1347 (66.99%)  i
register                   0.0162 5.430e-04 6.454e-03    0.0232 (11.54%)  
combinational              0.0167    0.0192 7.300e-03    0.0432 (21.47%)  
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box               1.066e-08    0.0000 2.167e-07 2.273e-07 ( 0.00%)  

  Net Switching Power  =    0.0625   (31.11%)
  Cell Internal Power  =    0.1244   (61.90%)
  Cell Leakage Power   =    0.0141   ( 6.99%)
                         ---------
Total Power            =    0.2010  (100.00%)

1
