INFO-FLOW: Workspace /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1 opened at Tue May 02 18:47:12 CST 2023
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.12 sec.
Execute     source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.22 sec.
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.23 sec.
Command     ap_source done; 0.24 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z045ffg900-2 
Execute       add_library xilinx/zynq/zynq:xc7z045:ffg900:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7z045 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 54650}  {LUT 218600}    {FF 437200} {DSP48E 900}   {BRAM 1090}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
Execute       get_default_platform 
Command     set_part done; 0.14 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 54650}  {LUT 218600}    {FF 437200} {DSP48E 900}   {BRAM 1090}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.59 sec.
Execute   set_part xc7z045ffg900-2 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z045:ffg900:-2 
Execute       get_default_platform 
Execute       license_isbetapart xc7z045 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 54650}  {LUT 218600}    {FF 437200} {DSP48E 900}   {BRAM 1090}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'S4_4/Compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling S4_4/Compute.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted S4_4/Compute.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "S4_4/Compute.cpp"   --std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Compute.pp.0.cpp" 
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E S4_4/Compute.cpp --std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Compute.pp.0.cpp
Command       clang done; 2.23 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  --std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Compute.pp.0.cpp"  -o "/home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls --std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Compute.pp.0.cpp -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from S4_4/Compute.cpp:1:
In file included from S4_4/Compute.cpp:1:
In file included from S4_4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4_4/conv1d.h:62:15: note: in instantiation of function template specialization 'operator>><8, false>' requested here
      ei = ei >> OutWidth;
              ^
S4_4/Compute.cpp:139:2: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<8, 64, 256>' requested here
 StreamingDataWidthConverter_Batch<8, 64, 256>(inn, fc1, 1);
 ^
In file included from S4_4/Compute.cpp:1:
In file included from S4_4/Compute.cpp:1:
In file included from S4_4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4_4/conv1d.h:88:15: note: in instantiation of function template specialization 'operator>><64, false>' requested here
      eo = eo >> InWidth;
              ^
S4_4/Compute.cpp:139:2: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<8, 64, 256>' requested here
 StreamingDataWidthConverter_Batch<8, 64, 256>(inn, fc1, 1);
 ^
2 warnings generated.\n
Command       clang done; 9.5 sec.
INFO-FLOW: GCC PP time: 11 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Compute.pp.0.cpp std=c++11 -directive=/home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Compute.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 22.74 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Compute.pp.0.cpp std=c++11 -directive=/home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/solution1.json 
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/solution1.json -quiet -fix-errors /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Compute.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 21.21 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/xilinx-dataflow-lawyer.Compute.pp.0.cpp.diag.yml /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Compute.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/xilinx-dataflow-lawyer.Compute.pp.0.cpp.out.log 2> /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/xilinx-dataflow-lawyer.Compute.pp.0.cpp.err.log 
Command       ap_eval done; 14.26 sec.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: S4_4/Compute.cpp:87:11
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Compute.pp.0.cpp std=c++11 
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Compute.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Compute.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 44.49 sec.
INFO-FLOW: tidy-3.1 time 79 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Compute.pragma.1.cpp std=c++11 
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Compute.pragma.1.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 27.01 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Compute.pragma.1.cpp"   --std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Compute.pragma.2.cpp" 
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Compute.pragma.1.cpp --std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Compute.pragma.2.cpp
Command       clang done; 0.89 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Compute.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Compute.pragma.2.cpp"  --std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Compute.bc" 
INFO-FLOW: exec /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Compute.pragma.2.cpp --std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Compute.bc
Command       clang done; 8.86 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Compute.g.bc -hls-opt -except-internalize computeS4_4 -L/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 2.29 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:29 ; elapsed = 00:02:37 . Memory (MB): peak = 349.691 ; gain = 0.094 ; free physical = 20208 ; free virtual = 65425
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:29 ; elapsed = 00:02:37 . Memory (MB): peak = 349.691 ; gain = 0.094 ; free physical = 20208 ; free virtual = 65425
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/a.pp.bc -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.77 sec.
Execute         llvm-ld /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 2 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top computeS4_4 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/a.g.0.bc -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<72, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
Command         transform done; 930.29 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:56 ; elapsed = 00:18:10 . Memory (MB): peak = 39987.816 ; gain = 39638.219 ; free physical = 246 ; free virtual = 24155
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/a.g.1.bc -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 2.42 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] S4_4/conv1d.h:1572: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.36 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:57 ; elapsed = 00:18:13 . Memory (MB): peak = 39988.574 ; gain = 39638.977 ; free physical = 204 ; free virtual = 24179
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/a.g.1.bc to /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/a.o.1.bc -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_dim' (S4_4/conv1d.h:965) in function 'Relu1D_NP<(unsigned short)512, (unsigned short)1, (unsigned short)1, (unsigned short)64, (unsigned short)1, (unsigned short)64, (unsigned short)1>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_dim' (S4_4/conv1d.h:1503) in function 'FCMac<(unsigned short)256, (unsigned short)512, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)64, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 8u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 8u, 64u> >' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S4_4/conv1d.h:972) in function 'Relu1D_NP<(unsigned short)512, (unsigned short)1, (unsigned short)1, (unsigned short)64, (unsigned short)1, (unsigned short)64, (unsigned short)1>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_ne' (S4_4/conv1d.h:1510) in function 'FCMac<(unsigned short)256, (unsigned short)512, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)64, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 8u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 8u, 64u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S4_4/conv1d.h:1512) in function 'FCMac<(unsigned short)256, (unsigned short)512, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)64, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 8u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 8u, 64u> >' completely.
INFO: [XFORM 203-101] Partitioning array 'weights25.m_weights.V'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'bias25.m_weights.V'  accessed through non-constant indices on dimension 2 (S4_4/conv1d.h:1493:62), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'bias25.m_weights.V'  in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'macRegisters.V' (S4_4/conv1d.h:1481) accessed through non-constant indices on dimension 2 (S4_4/conv1d.h:1496:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S4_4/conv1d.h:1481) in dimension 2 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'computeS4_4', detected/extracted 6 process function(s): 
	 'ResizeStream<64u, 8u, 256u>'
	 'StreamingDataWidthConverter_Batch<8u, 64u, 256u>'
	 'FCMac<(unsigned short)256, (unsigned short)512, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)64, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 8u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 8u, 64u> >'
	 'Relu1D_NP<(unsigned short)512, (unsigned short)1, (unsigned short)1, (unsigned short)64, (unsigned short)1, (unsigned short)64, (unsigned short)1>'
	 'StreamingDataWidthConverter_Batch<64u, 8u, 64u>'
	 'ResizeStream<8u, 64u, 40u>'.
Command         transform done; 59.48 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 24.8 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:19 ; elapsed = 00:19:37 . Memory (MB): peak = 40067.809 ; gain = 39718.211 ; free physical = 217 ; free virtual = 24028
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/a.o.2.bc -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<8u, 64u, 256u>' to 'StreamingDataWidthCo' (S4_4/conv1d.h:84:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<64u, 8u, 64u>' to 'StreamingDataWidthCo.1' (S4_4/conv1d.h:52:46)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<8u, 64u, 40u>' to 'ResizeStream' (S4_4/conv1d.h:19:37)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<64u, 8u, 256u>' to 'ResizeStream.1' (S4_4/conv1d.h:19:37)
WARNING: [XFORM 203-631] Renaming function 'Relu1D_NP<(unsigned short)512, (unsigned short)1, (unsigned short)1, (unsigned short)64, (unsigned short)1, (unsigned short)64, (unsigned short)1>' to 'Relu1D_NP' (S4_4/conv1d.h:964:50)
WARNING: [XFORM 203-631] Renaming function 'FCMac<(unsigned short)256, (unsigned short)512, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)64, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 8u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 8u, 64u> >' to 'FCMac' (S4_4/conv1d.h:1481:57)
Command         transform done; 56.59 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:11 ; elapsed = 00:20:34 . Memory (MB): peak = 40067.809 ; gain = 39718.211 ; free physical = 226 ; free virtual = 23926
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1077.11 sec.
Command     elaborate done; 1232.21 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'computeS4_4' ...
Execute       ap_set_top_model computeS4_4 
WARNING: [SYN 201-103] Legalizing function name 'ResizeStream.1' to 'ResizeStream_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.1' to 'StreamingDataWidthCo_1'.
Execute       get_model_list computeS4_4 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model computeS4_4 
Execute       preproc_iomode -model ResizeStream 
Execute       preproc_iomode -model StreamingDataWidthCo.1 
Execute       preproc_iomode -model Relu1D_NP 
Execute       preproc_iomode -model FCMac 
Execute       preproc_iomode -model StreamingDataWidthCo 
Execute       preproc_iomode -model ResizeStream.1 
Execute       get_model_list computeS4_4 -filter all-wo-channel 
INFO-FLOW: Model list for configure: ResizeStream.1 StreamingDataWidthCo FCMac Relu1D_NP StreamingDataWidthCo.1 ResizeStream computeS4_4
INFO-FLOW: Configuring Module : ResizeStream.1 ...
Execute       set_default_model ResizeStream.1 
Execute       apply_spec_resource_limit ResizeStream.1 
INFO-FLOW: Configuring Module : StreamingDataWidthCo ...
Execute       set_default_model StreamingDataWidthCo 
Execute       apply_spec_resource_limit StreamingDataWidthCo 
INFO-FLOW: Configuring Module : FCMac ...
Execute       set_default_model FCMac 
Execute       apply_spec_resource_limit FCMac 
INFO-FLOW: Configuring Module : Relu1D_NP ...
Execute       set_default_model Relu1D_NP 
Execute       apply_spec_resource_limit Relu1D_NP 
INFO-FLOW: Configuring Module : StreamingDataWidthCo.1 ...
Execute       set_default_model StreamingDataWidthCo.1 
Execute       apply_spec_resource_limit StreamingDataWidthCo.1 
INFO-FLOW: Configuring Module : ResizeStream ...
Execute       set_default_model ResizeStream 
Execute       apply_spec_resource_limit ResizeStream 
INFO-FLOW: Configuring Module : computeS4_4 ...
Execute       set_default_model computeS4_4 
Execute       apply_spec_resource_limit computeS4_4 
INFO-FLOW: Model list for preprocess: ResizeStream.1 StreamingDataWidthCo FCMac Relu1D_NP StreamingDataWidthCo.1 ResizeStream computeS4_4
INFO-FLOW: Preprocessing Module: ResizeStream.1 ...
Execute       set_default_model ResizeStream.1 
Execute       cdfg_preprocess -model ResizeStream.1 
Execute       rtl_gen_preprocess ResizeStream.1 
INFO-FLOW: Preprocessing Module: StreamingDataWidthCo ...
Execute       set_default_model StreamingDataWidthCo 
Execute       cdfg_preprocess -model StreamingDataWidthCo 
Execute       rtl_gen_preprocess StreamingDataWidthCo 
INFO-FLOW: Preprocessing Module: FCMac ...
Execute       set_default_model FCMac 
Execute       cdfg_preprocess -model FCMac 
Command       cdfg_preprocess done; 1.44 sec.
Execute       rtl_gen_preprocess FCMac 
INFO-FLOW: Preprocessing Module: Relu1D_NP ...
Execute       set_default_model Relu1D_NP 
Execute       cdfg_preprocess -model Relu1D_NP 
Execute       rtl_gen_preprocess Relu1D_NP 
INFO-FLOW: Preprocessing Module: StreamingDataWidthCo.1 ...
Execute       set_default_model StreamingDataWidthCo.1 
Execute       cdfg_preprocess -model StreamingDataWidthCo.1 
Execute       rtl_gen_preprocess StreamingDataWidthCo.1 
INFO-FLOW: Preprocessing Module: ResizeStream ...
Execute       set_default_model ResizeStream 
Execute       cdfg_preprocess -model ResizeStream 
Execute       rtl_gen_preprocess ResizeStream 
INFO-FLOW: Preprocessing Module: computeS4_4 ...
Execute       set_default_model computeS4_4 
Execute       cdfg_preprocess -model computeS4_4 
Execute       rtl_gen_preprocess computeS4_4 
INFO-FLOW: Model list for synthesis: ResizeStream.1 StreamingDataWidthCo FCMac Relu1D_NP StreamingDataWidthCo.1 ResizeStream computeS4_4
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ResizeStream.1 
Execute       schedule -model ResizeStream.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.78 sec.
INFO: [HLS 200-111]  Elapsed time: 1240.68 seconds; current allocated memory: 1.669 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/ResizeStream_1.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
Command       report done; 0.19 sec.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/ResizeStream_1.sched.adb -f 
INFO-FLOW: Finish scheduling ResizeStream.1.
Execute       set_default_model ResizeStream.1 
Execute       bind -model ResizeStream.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=ResizeStream.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.669 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/ResizeStream_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/ResizeStream_1.bind.adb -f 
INFO-FLOW: Finish binding ResizeStream.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingDataWidthCo 
Execute       schedule -model StreamingDataWidthCo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.669 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/StreamingDataWidthCo.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/StreamingDataWidthCo.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingDataWidthCo.
Execute       set_default_model StreamingDataWidthCo 
Execute       bind -model StreamingDataWidthCo 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingDataWidthCo
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.670 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/StreamingDataWidthCo.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/StreamingDataWidthCo.bind.adb -f 
INFO-FLOW: Finish binding StreamingDataWidthCo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FCMac' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FCMac 
Execute       schedule -model FCMac 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 64, Final II = 64, Depth = 69.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 651.63 sec.
INFO: [HLS 200-111]  Elapsed time: 651.8 seconds; current allocated memory: 1.707 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/FCMac.verbose.sched.rpt -verbose -f 
Command       report done; 14.51 sec.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/FCMac.sched.adb -f 
Command       db_write done; 11.92 sec.
INFO-FLOW: Finish scheduling FCMac.
Execute       set_default_model FCMac 
Execute       bind -model FCMac 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=FCMac
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 14.13 sec.
INFO: [HLS 200-111]  Elapsed time: 40.65 seconds; current allocated memory: 1.747 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/FCMac.verbose.bind.rpt -verbose -f 
Command       report done; 16.88 sec.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/FCMac.bind.adb -f 
Command       db_write done; 11.96 sec.
INFO-FLOW: Finish binding FCMac.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D_NP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Relu1D_NP 
Execute       schedule -model Relu1D_NP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.98 seconds; current allocated memory: 1.750 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Relu1D_NP.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Relu1D_NP.sched.adb -f 
INFO-FLOW: Finish scheduling Relu1D_NP.
Execute       set_default_model Relu1D_NP 
Execute       bind -model Relu1D_NP 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Relu1D_NP
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.750 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Relu1D_NP.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Relu1D_NP.bind.adb -f 
INFO-FLOW: Finish binding Relu1D_NP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingDataWidthCo.1 
Execute       schedule -model StreamingDataWidthCo.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.750 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/StreamingDataWidthCo_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/StreamingDataWidthCo_1.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingDataWidthCo.1.
Execute       set_default_model StreamingDataWidthCo.1 
Execute       bind -model StreamingDataWidthCo.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingDataWidthCo.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.750 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/StreamingDataWidthCo_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/StreamingDataWidthCo_1.bind.adb -f 
INFO-FLOW: Finish binding StreamingDataWidthCo.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ResizeStream 
Execute       schedule -model ResizeStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.750 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/ResizeStream.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/ResizeStream.sched.adb -f 
INFO-FLOW: Finish scheduling ResizeStream.
Execute       set_default_model ResizeStream 
Execute       bind -model ResizeStream 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=ResizeStream
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.750 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/ResizeStream.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/ResizeStream.bind.adb -f 
INFO-FLOW: Finish binding ResizeStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeS4_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model computeS4_4 
Execute       schedule -model computeS4_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.750 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.sched.adb -f 
INFO-FLOW: Finish scheduling computeS4_4.
Execute       set_default_model computeS4_4 
Execute       bind -model computeS4_4 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=computeS4_4
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.97 sec.
INFO: [HLS 200-111]  Elapsed time: 3.12 seconds; current allocated memory: 1.753 GB.
Execute       report -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.verbose.bind.rpt -verbose -f 
Command       report done; 2.94 sec.
Execute       db_write -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.bind.adb -f 
INFO-FLOW: Finish binding computeS4_4.
Execute       get_model_list computeS4_4 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess ResizeStream.1 
Execute       rtl_gen_preprocess StreamingDataWidthCo 
Execute       rtl_gen_preprocess FCMac 
Execute       rtl_gen_preprocess Relu1D_NP 
Execute       rtl_gen_preprocess StreamingDataWidthCo.1 
Execute       rtl_gen_preprocess ResizeStream 
Execute       rtl_gen_preprocess computeS4_4 
INFO-FLOW: Model list for RTL generation: ResizeStream.1 StreamingDataWidthCo FCMac Relu1D_NP StreamingDataWidthCo.1 ResizeStream computeS4_4
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model ResizeStream.1 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/ResizeStream_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream_1'.
INFO: [HLS 200-111]  Elapsed time: 3.16 seconds; current allocated memory: 1.755 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl ResizeStream.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/systemc/ResizeStream_1 -synmodules ResizeStream.1 StreamingDataWidthCo FCMac Relu1D_NP StreamingDataWidthCo.1 ResizeStream computeS4_4 
Execute       gen_rtl ResizeStream.1 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/vhdl/ResizeStream_1 
Execute       gen_rtl ResizeStream.1 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/verilog/ResizeStream_1 
Execute       gen_tb_info ResizeStream.1 -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/ResizeStream_1 -p /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db 
Execute       report -model ResizeStream.1 -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/report/ResizeStream_1_csynth.rpt -f 
Execute       report -model ResizeStream.1 -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/report/ResizeStream_1_csynth.xml -f -x 
Execute       report -model ResizeStream.1 -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/ResizeStream_1.verbose.rpt -verbose -f 
Execute       db_write -model ResizeStream.1 -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/ResizeStream_1.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model StreamingDataWidthCo -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 1.756 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingDataWidthCo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/systemc/StreamingDataWidthCo -synmodules ResizeStream.1 StreamingDataWidthCo FCMac Relu1D_NP StreamingDataWidthCo.1 ResizeStream computeS4_4 
Execute       gen_rtl StreamingDataWidthCo -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/vhdl/StreamingDataWidthCo 
Execute       gen_rtl StreamingDataWidthCo -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/verilog/StreamingDataWidthCo 
Execute       gen_tb_info StreamingDataWidthCo -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/StreamingDataWidthCo -p /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db 
Execute       report -model StreamingDataWidthCo -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/report/StreamingDataWidthCo_csynth.rpt -f 
Execute       report -model StreamingDataWidthCo -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/report/StreamingDataWidthCo_csynth.xml -f -x 
Execute       report -model StreamingDataWidthCo -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/StreamingDataWidthCo.verbose.rpt -verbose -f 
Execute       db_write -model StreamingDataWidthCo -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/StreamingDataWidthCo.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FCMac' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model FCMac -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/FCMac.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_0' to 'FCMac_bias25_m_webkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_1' to 'FCMac_bias25_m_wecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_2' to 'FCMac_bias25_m_wedEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_3' to 'FCMac_bias25_m_weeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_4' to 'FCMac_bias25_m_wefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_5' to 'FCMac_bias25_m_weg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_6' to 'FCMac_bias25_m_wehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_7' to 'FCMac_bias25_m_weibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_8' to 'FCMac_bias25_m_wejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_9' to 'FCMac_bias25_m_wekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_10' to 'FCMac_bias25_m_welbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_11' to 'FCMac_bias25_m_wemb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_12' to 'FCMac_bias25_m_wencg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_13' to 'FCMac_bias25_m_weocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_14' to 'FCMac_bias25_m_wepcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_15' to 'FCMac_bias25_m_weqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_16' to 'FCMac_bias25_m_wercU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_17' to 'FCMac_bias25_m_wesc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_18' to 'FCMac_bias25_m_wetde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_19' to 'FCMac_bias25_m_weudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_20' to 'FCMac_bias25_m_wevdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_21' to 'FCMac_bias25_m_wewdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_22' to 'FCMac_bias25_m_wexdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_23' to 'FCMac_bias25_m_weyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_24' to 'FCMac_bias25_m_wezec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_25' to 'FCMac_bias25_m_weAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_26' to 'FCMac_bias25_m_weBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_27' to 'FCMac_bias25_m_weCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_28' to 'FCMac_bias25_m_weDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_29' to 'FCMac_bias25_m_weEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_30' to 'FCMac_bias25_m_weFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_31' to 'FCMac_bias25_m_weGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_32' to 'FCMac_bias25_m_weHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_33' to 'FCMac_bias25_m_weIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_34' to 'FCMac_bias25_m_weJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_35' to 'FCMac_bias25_m_weKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_36' to 'FCMac_bias25_m_weLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_37' to 'FCMac_bias25_m_weMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_38' to 'FCMac_bias25_m_weNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_39' to 'FCMac_bias25_m_weOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_40' to 'FCMac_bias25_m_wePgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_41' to 'FCMac_bias25_m_weQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_42' to 'FCMac_bias25_m_weRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_43' to 'FCMac_bias25_m_weShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_44' to 'FCMac_bias25_m_weThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_45' to 'FCMac_bias25_m_weUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_46' to 'FCMac_bias25_m_weVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_47' to 'FCMac_bias25_m_weWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_48' to 'FCMac_bias25_m_weXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_49' to 'FCMac_bias25_m_weYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_50' to 'FCMac_bias25_m_weZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_51' to 'FCMac_bias25_m_we0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_52' to 'FCMac_bias25_m_we1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_53' to 'FCMac_bias25_m_we2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_54' to 'FCMac_bias25_m_we3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_55' to 'FCMac_bias25_m_we4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_56' to 'FCMac_bias25_m_we5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_57' to 'FCMac_bias25_m_we6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_58' to 'FCMac_bias25_m_we7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_59' to 'FCMac_bias25_m_we8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_60' to 'FCMac_bias25_m_we9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_61' to 'FCMac_bias25_m_webak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_62' to 'FCMac_bias25_m_webbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_bias25_m_weights_V_63' to 'FCMac_bias25_m_webck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_weights25_m_weights_7' to 'FCMac_weights25_mbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_weights25_m_weights_6' to 'FCMac_weights25_mbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_weights25_m_weights_5' to 'FCMac_weights25_mbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_weights25_m_weights_4' to 'FCMac_weights25_mbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_weights25_m_weights_3' to 'FCMac_weights25_mbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_weights25_m_weights_2' to 'FCMac_weights25_mbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_weights25_m_weights_1' to 'FCMac_weights25_mbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_weights25_m_weights_s' to 'FCMac_weights25_mbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_0_V' to 'FCMac_macRegisterbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_1_V' to 'FCMac_macRegisterbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_2_V' to 'FCMac_macRegisterbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_3_V' to 'FCMac_macRegisterbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_4_V' to 'FCMac_macRegisterbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_5_V' to 'FCMac_macRegisterbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_6_V' to 'FCMac_macRegisterbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_7_V' to 'FCMac_macRegisterbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_8_V' to 'FCMac_macRegisterbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_9_V' to 'FCMac_macRegisterbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_10_V' to 'FCMac_macRegisterbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_11_V' to 'FCMac_macRegisterbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_12_V' to 'FCMac_macRegisterbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_13_V' to 'FCMac_macRegisterbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_14_V' to 'FCMac_macRegisterbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_15_V' to 'FCMac_macRegisterbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_16_V' to 'FCMac_macRegisterbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_17_V' to 'FCMac_macRegisterbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_18_V' to 'FCMac_macRegisterbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_19_V' to 'FCMac_macRegisterbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_20_V' to 'FCMac_macRegisterbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_21_V' to 'FCMac_macRegisterbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_22_V' to 'FCMac_macRegisterbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_23_V' to 'FCMac_macRegisterbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_24_V' to 'FCMac_macRegisterbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_25_V' to 'FCMac_macRegisterbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_26_V' to 'FCMac_macRegisterbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_27_V' to 'FCMac_macRegisterbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_28_V' to 'FCMac_macRegisterbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_29_V' to 'FCMac_macRegisterbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_30_V' to 'FCMac_macRegisterbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_31_V' to 'FCMac_macRegisterbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_32_V' to 'FCMac_macRegisterbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_33_V' to 'FCMac_macRegisterbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_34_V' to 'FCMac_macRegisterbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_35_V' to 'FCMac_macRegisterbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_36_V' to 'FCMac_macRegisterbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_37_V' to 'FCMac_macRegisterbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_38_V' to 'FCMac_macRegisterbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_39_V' to 'FCMac_macRegisterbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_40_V' to 'FCMac_macRegisterbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_41_V' to 'FCMac_macRegisterb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_42_V' to 'FCMac_macRegisterb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_43_V' to 'FCMac_macRegisterb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_44_V' to 'FCMac_macRegisterb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_45_V' to 'FCMac_macRegisterb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_46_V' to 'FCMac_macRegisterb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_47_V' to 'FCMac_macRegisterb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_48_V' to 'FCMac_macRegisterb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_49_V' to 'FCMac_macRegisterb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_50_V' to 'FCMac_macRegisterb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_51_V' to 'FCMac_macRegistercau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_52_V' to 'FCMac_macRegistercbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_53_V' to 'FCMac_macRegisterccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_54_V' to 'FCMac_macRegistercdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_55_V' to 'FCMac_macRegisterceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_56_V' to 'FCMac_macRegistercfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_57_V' to 'FCMac_macRegistercgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_58_V' to 'FCMac_macRegisterchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_59_V' to 'FCMac_macRegisterciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_60_V' to 'FCMac_macRegistercjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_61_V' to 'FCMac_macRegisterckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_62_V' to 'FCMac_macRegisterclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FCMac_macRegisters_63_V' to 'FCMac_macRegistercmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS4_4_mux_646_8_1_1' to 'computeS4_4_mux_6cnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS4_4_mul_7s_64s_70_2_1' to 'computeS4_4_mul_7cow' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'computeS4_4_mul_7cow': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'computeS4_4_mux_6cnw': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FCMac'.
Command       create_rtl_model done; 4 sec.
INFO: [HLS 200-111]  Elapsed time: 4.18 seconds; current allocated memory: 1.817 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl FCMac -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/systemc/FCMac -synmodules ResizeStream.1 StreamingDataWidthCo FCMac Relu1D_NP StreamingDataWidthCo.1 ResizeStream computeS4_4 
Execute       gen_rtl FCMac -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/vhdl/FCMac 
Execute       gen_rtl FCMac -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/verilog/FCMac 
Execute       gen_tb_info FCMac -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/FCMac -p /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db 
Command       gen_tb_info done; 0.93 sec.
Execute       report -model FCMac -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/report/FCMac_csynth.rpt -f 
Command       report done; 1.03 sec.
Execute       report -model FCMac -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/report/FCMac_csynth.xml -f -x 
Command       report done; 0.97 sec.
Execute       report -model FCMac -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/FCMac.verbose.rpt -verbose -f 
Command       report done; 18.42 sec.
Execute       db_write -model FCMac -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/FCMac.adb -f 
Command       db_write done; 18.13 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D_NP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Relu1D_NP -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Relu1D_NP.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D_NP'.
INFO: [HLS 200-111]  Elapsed time: 41.1 seconds; current allocated memory: 1.970 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl Relu1D_NP -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/systemc/Relu1D_NP -synmodules ResizeStream.1 StreamingDataWidthCo FCMac Relu1D_NP StreamingDataWidthCo.1 ResizeStream computeS4_4 
Execute       gen_rtl Relu1D_NP -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/vhdl/Relu1D_NP 
Execute       gen_rtl Relu1D_NP -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/verilog/Relu1D_NP 
Execute       gen_tb_info Relu1D_NP -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Relu1D_NP -p /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db 
Execute       report -model Relu1D_NP -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/report/Relu1D_NP_csynth.rpt -f 
Execute       report -model Relu1D_NP -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/report/Relu1D_NP_csynth.xml -f -x 
Execute       report -model Relu1D_NP -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Relu1D_NP.verbose.rpt -verbose -f 
Execute       db_write -model Relu1D_NP -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Relu1D_NP.adb -f 
Command       db_write done; 1.2 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model StreamingDataWidthCo.1 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_1'.
INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 1.971 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingDataWidthCo.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/systemc/StreamingDataWidthCo_1 -synmodules ResizeStream.1 StreamingDataWidthCo FCMac Relu1D_NP StreamingDataWidthCo.1 ResizeStream computeS4_4 
Execute       gen_rtl StreamingDataWidthCo.1 -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/vhdl/StreamingDataWidthCo_1 
Execute       gen_rtl StreamingDataWidthCo.1 -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/verilog/StreamingDataWidthCo_1 
Execute       gen_tb_info StreamingDataWidthCo.1 -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/StreamingDataWidthCo_1 -p /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db 
Execute       report -model StreamingDataWidthCo.1 -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/report/StreamingDataWidthCo_1_csynth.rpt -f 
Execute       report -model StreamingDataWidthCo.1 -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/report/StreamingDataWidthCo_1_csynth.xml -f -x 
Execute       report -model StreamingDataWidthCo.1 -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/StreamingDataWidthCo_1.verbose.rpt -verbose -f 
Execute       db_write -model StreamingDataWidthCo.1 -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/StreamingDataWidthCo_1.adb -f 
Command       db_write done; 1.28 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model ResizeStream -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/ResizeStream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream'.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 1.971 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl ResizeStream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/systemc/ResizeStream -synmodules ResizeStream.1 StreamingDataWidthCo FCMac Relu1D_NP StreamingDataWidthCo.1 ResizeStream computeS4_4 
Execute       gen_rtl ResizeStream -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/vhdl/ResizeStream 
Execute       gen_rtl ResizeStream -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/verilog/ResizeStream 
Execute       gen_tb_info ResizeStream -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/ResizeStream -p /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db 
Execute       report -model ResizeStream -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/report/ResizeStream_csynth.rpt -f 
Execute       report -model ResizeStream -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/report/ResizeStream_csynth.xml -f -x 
Execute       report -model ResizeStream -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/ResizeStream.verbose.rpt -verbose -f 
Execute       db_write -model ResizeStream -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/ResizeStream.adb -f 
Command       db_write done; 1.24 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeS4_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model computeS4_4 -vendor xilinx -mg_file /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS4_4/input1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS4_4/s4_out_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'computeS4_4' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_U0' to 'start_for_Streamicpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D_NP_U0' to 'start_for_Relu1D_cqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_1_U0' to 'start_for_Streamicrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_ResizeStream_U0' to 'start_for_ResizeScsw' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeS4_4'.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 1.972 GB.
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl computeS4_4 -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/systemc/computeS4_4 -synmodules ResizeStream.1 StreamingDataWidthCo FCMac Relu1D_NP StreamingDataWidthCo.1 ResizeStream computeS4_4 
Execute       gen_rtl computeS4_4 -istop -style xilinx -f -lang vhdl -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/vhdl/computeS4_4 
Execute       gen_rtl computeS4_4 -istop -style xilinx -f -lang vlog -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/verilog/computeS4_4 
Execute       export_constraint_db -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.constraint.tcl -f -tool general 
Execute       report -model computeS4_4 -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.design.xml -verbose -f -dv 
Command       report done; 1.96 sec.
Execute       report -model computeS4_4 -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info computeS4_4 -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4 -p /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db 
Execute       report -model computeS4_4 -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/report/computeS4_4_csynth.rpt -f 
Execute       report -model computeS4_4 -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/syn/report/computeS4_4_csynth.xml -f -x 
Execute       report -model computeS4_4 -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.verbose.rpt -verbose -f 
Command       report done; 2.96 sec.
Execute       db_write -model computeS4_4 -o /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.adb -f 
Command       db_write done; 1.32 sec.
Execute       sc_get_clocks computeS4_4 
Execute       sc_get_portdomain computeS4_4 
INFO-FLOW: Model list for RTL component generation: ResizeStream.1 StreamingDataWidthCo FCMac Relu1D_NP StreamingDataWidthCo.1 ResizeStream computeS4_4
INFO-FLOW: Handling components in module [ResizeStream_1] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/ResizeStream_1.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingDataWidthCo] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
INFO-FLOW: Handling components in module [FCMac] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/FCMac.compgen.tcl 
INFO-FLOW: Found component computeS4_4_mux_6cnw.
INFO-FLOW: Append model computeS4_4_mux_6cnw
INFO-FLOW: Found component computeS4_4_mul_7cow.
INFO-FLOW: Append model computeS4_4_mul_7cow
INFO-FLOW: Found component computeS4_4_mux_6cnw.
INFO-FLOW: Append model computeS4_4_mux_6cnw
INFO-FLOW: Found component FCMac_bias25_m_webkb.
INFO-FLOW: Append model FCMac_bias25_m_webkb
INFO-FLOW: Found component FCMac_bias25_m_wecud.
INFO-FLOW: Append model FCMac_bias25_m_wecud
INFO-FLOW: Found component FCMac_bias25_m_wedEe.
INFO-FLOW: Append model FCMac_bias25_m_wedEe
INFO-FLOW: Found component FCMac_bias25_m_weeOg.
INFO-FLOW: Append model FCMac_bias25_m_weeOg
INFO-FLOW: Found component FCMac_bias25_m_wefYi.
INFO-FLOW: Append model FCMac_bias25_m_wefYi
INFO-FLOW: Found component FCMac_bias25_m_weg8j.
INFO-FLOW: Append model FCMac_bias25_m_weg8j
INFO-FLOW: Found component FCMac_bias25_m_wehbi.
INFO-FLOW: Append model FCMac_bias25_m_wehbi
INFO-FLOW: Found component FCMac_bias25_m_weibs.
INFO-FLOW: Append model FCMac_bias25_m_weibs
INFO-FLOW: Found component FCMac_bias25_m_wejbC.
INFO-FLOW: Append model FCMac_bias25_m_wejbC
INFO-FLOW: Found component FCMac_bias25_m_wekbM.
INFO-FLOW: Append model FCMac_bias25_m_wekbM
INFO-FLOW: Found component FCMac_bias25_m_welbW.
INFO-FLOW: Append model FCMac_bias25_m_welbW
INFO-FLOW: Found component FCMac_bias25_m_wemb6.
INFO-FLOW: Append model FCMac_bias25_m_wemb6
INFO-FLOW: Found component FCMac_bias25_m_wencg.
INFO-FLOW: Append model FCMac_bias25_m_wencg
INFO-FLOW: Found component FCMac_bias25_m_weocq.
INFO-FLOW: Append model FCMac_bias25_m_weocq
INFO-FLOW: Found component FCMac_bias25_m_wepcA.
INFO-FLOW: Append model FCMac_bias25_m_wepcA
INFO-FLOW: Found component FCMac_bias25_m_weqcK.
INFO-FLOW: Append model FCMac_bias25_m_weqcK
INFO-FLOW: Found component FCMac_bias25_m_wercU.
INFO-FLOW: Append model FCMac_bias25_m_wercU
INFO-FLOW: Found component FCMac_bias25_m_wesc4.
INFO-FLOW: Append model FCMac_bias25_m_wesc4
INFO-FLOW: Found component FCMac_bias25_m_wetde.
INFO-FLOW: Append model FCMac_bias25_m_wetde
INFO-FLOW: Found component FCMac_bias25_m_weudo.
INFO-FLOW: Append model FCMac_bias25_m_weudo
INFO-FLOW: Found component FCMac_bias25_m_wevdy.
INFO-FLOW: Append model FCMac_bias25_m_wevdy
INFO-FLOW: Found component FCMac_bias25_m_wewdI.
INFO-FLOW: Append model FCMac_bias25_m_wewdI
INFO-FLOW: Found component FCMac_bias25_m_wexdS.
INFO-FLOW: Append model FCMac_bias25_m_wexdS
INFO-FLOW: Found component FCMac_bias25_m_weyd2.
INFO-FLOW: Append model FCMac_bias25_m_weyd2
INFO-FLOW: Found component FCMac_bias25_m_wezec.
INFO-FLOW: Append model FCMac_bias25_m_wezec
INFO-FLOW: Found component FCMac_bias25_m_weAem.
INFO-FLOW: Append model FCMac_bias25_m_weAem
INFO-FLOW: Found component FCMac_bias25_m_weBew.
INFO-FLOW: Append model FCMac_bias25_m_weBew
INFO-FLOW: Found component FCMac_bias25_m_weCeG.
INFO-FLOW: Append model FCMac_bias25_m_weCeG
INFO-FLOW: Found component FCMac_bias25_m_weDeQ.
INFO-FLOW: Append model FCMac_bias25_m_weDeQ
INFO-FLOW: Found component FCMac_bias25_m_weEe0.
INFO-FLOW: Append model FCMac_bias25_m_weEe0
INFO-FLOW: Found component FCMac_bias25_m_weFfa.
INFO-FLOW: Append model FCMac_bias25_m_weFfa
INFO-FLOW: Found component FCMac_bias25_m_weGfk.
INFO-FLOW: Append model FCMac_bias25_m_weGfk
INFO-FLOW: Found component FCMac_bias25_m_weHfu.
INFO-FLOW: Append model FCMac_bias25_m_weHfu
INFO-FLOW: Found component FCMac_bias25_m_weIfE.
INFO-FLOW: Append model FCMac_bias25_m_weIfE
INFO-FLOW: Found component FCMac_bias25_m_weJfO.
INFO-FLOW: Append model FCMac_bias25_m_weJfO
INFO-FLOW: Found component FCMac_bias25_m_weKfY.
INFO-FLOW: Append model FCMac_bias25_m_weKfY
INFO-FLOW: Found component FCMac_bias25_m_weLf8.
INFO-FLOW: Append model FCMac_bias25_m_weLf8
INFO-FLOW: Found component FCMac_bias25_m_weMgi.
INFO-FLOW: Append model FCMac_bias25_m_weMgi
INFO-FLOW: Found component FCMac_bias25_m_weNgs.
INFO-FLOW: Append model FCMac_bias25_m_weNgs
INFO-FLOW: Found component FCMac_bias25_m_weOgC.
INFO-FLOW: Append model FCMac_bias25_m_weOgC
INFO-FLOW: Found component FCMac_bias25_m_wePgM.
INFO-FLOW: Append model FCMac_bias25_m_wePgM
INFO-FLOW: Found component FCMac_bias25_m_weQgW.
INFO-FLOW: Append model FCMac_bias25_m_weQgW
INFO-FLOW: Found component FCMac_bias25_m_weRg6.
INFO-FLOW: Append model FCMac_bias25_m_weRg6
INFO-FLOW: Found component FCMac_bias25_m_weShg.
INFO-FLOW: Append model FCMac_bias25_m_weShg
INFO-FLOW: Found component FCMac_bias25_m_weThq.
INFO-FLOW: Append model FCMac_bias25_m_weThq
INFO-FLOW: Found component FCMac_bias25_m_weUhA.
INFO-FLOW: Append model FCMac_bias25_m_weUhA
INFO-FLOW: Found component FCMac_bias25_m_weVhK.
INFO-FLOW: Append model FCMac_bias25_m_weVhK
INFO-FLOW: Found component FCMac_bias25_m_weWhU.
INFO-FLOW: Append model FCMac_bias25_m_weWhU
INFO-FLOW: Found component FCMac_bias25_m_weXh4.
INFO-FLOW: Append model FCMac_bias25_m_weXh4
INFO-FLOW: Found component FCMac_bias25_m_weYie.
INFO-FLOW: Append model FCMac_bias25_m_weYie
INFO-FLOW: Found component FCMac_bias25_m_weZio.
INFO-FLOW: Append model FCMac_bias25_m_weZio
INFO-FLOW: Found component FCMac_bias25_m_we0iy.
INFO-FLOW: Append model FCMac_bias25_m_we0iy
INFO-FLOW: Found component FCMac_bias25_m_we1iI.
INFO-FLOW: Append model FCMac_bias25_m_we1iI
INFO-FLOW: Found component FCMac_bias25_m_we2iS.
INFO-FLOW: Append model FCMac_bias25_m_we2iS
INFO-FLOW: Found component FCMac_bias25_m_we3i2.
INFO-FLOW: Append model FCMac_bias25_m_we3i2
INFO-FLOW: Found component FCMac_bias25_m_we4jc.
INFO-FLOW: Append model FCMac_bias25_m_we4jc
INFO-FLOW: Found component FCMac_bias25_m_we5jm.
INFO-FLOW: Append model FCMac_bias25_m_we5jm
INFO-FLOW: Found component FCMac_bias25_m_we6jw.
INFO-FLOW: Append model FCMac_bias25_m_we6jw
INFO-FLOW: Found component FCMac_bias25_m_we7jG.
INFO-FLOW: Append model FCMac_bias25_m_we7jG
INFO-FLOW: Found component FCMac_bias25_m_we8jQ.
INFO-FLOW: Append model FCMac_bias25_m_we8jQ
INFO-FLOW: Found component FCMac_bias25_m_we9j0.
INFO-FLOW: Append model FCMac_bias25_m_we9j0
INFO-FLOW: Found component FCMac_bias25_m_webak.
INFO-FLOW: Append model FCMac_bias25_m_webak
INFO-FLOW: Found component FCMac_bias25_m_webbk.
INFO-FLOW: Append model FCMac_bias25_m_webbk
INFO-FLOW: Found component FCMac_bias25_m_webck.
INFO-FLOW: Append model FCMac_bias25_m_webck
INFO-FLOW: Found component FCMac_weights25_mbdk.
INFO-FLOW: Append model FCMac_weights25_mbdk
INFO-FLOW: Found component FCMac_weights25_mbek.
INFO-FLOW: Append model FCMac_weights25_mbek
INFO-FLOW: Found component FCMac_weights25_mbfk.
INFO-FLOW: Append model FCMac_weights25_mbfk
INFO-FLOW: Found component FCMac_weights25_mbgk.
INFO-FLOW: Append model FCMac_weights25_mbgk
INFO-FLOW: Found component FCMac_weights25_mbhl.
INFO-FLOW: Append model FCMac_weights25_mbhl
INFO-FLOW: Found component FCMac_weights25_mbil.
INFO-FLOW: Append model FCMac_weights25_mbil
INFO-FLOW: Found component FCMac_weights25_mbjl.
INFO-FLOW: Append model FCMac_weights25_mbjl
INFO-FLOW: Found component FCMac_weights25_mbkl.
INFO-FLOW: Append model FCMac_weights25_mbkl
INFO-FLOW: Found component FCMac_macRegisterbll.
INFO-FLOW: Append model FCMac_macRegisterbll
INFO-FLOW: Handling components in module [Relu1D_NP] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Relu1D_NP.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingDataWidthCo_1] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
INFO-FLOW: Handling components in module [ResizeStream] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/ResizeStream.compgen.tcl 
INFO-FLOW: Handling components in module [computeS4_4] ... 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w64_d2_A.
INFO-FLOW: Append model fifo_w64_d2_A
INFO-FLOW: Found component fifo_w64_d2_A.
INFO-FLOW: Append model fifo_w64_d2_A
INFO-FLOW: Found component fifo_w64_d2_A.
INFO-FLOW: Append model fifo_w64_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component start_for_Streamicpw.
INFO-FLOW: Append model start_for_Streamicpw
INFO-FLOW: Found component start_for_FCMac_U0.
INFO-FLOW: Append model start_for_FCMac_U0
INFO-FLOW: Found component start_for_Relu1D_cqw.
INFO-FLOW: Append model start_for_Relu1D_cqw
INFO-FLOW: Found component start_for_Streamicrw.
INFO-FLOW: Append model start_for_Streamicrw
INFO-FLOW: Found component start_for_ResizeScsw.
INFO-FLOW: Append model start_for_ResizeScsw
INFO-FLOW: Append model ResizeStream_1
INFO-FLOW: Append model StreamingDataWidthCo
INFO-FLOW: Append model FCMac
INFO-FLOW: Append model Relu1D_NP
INFO-FLOW: Append model StreamingDataWidthCo_1
INFO-FLOW: Append model ResizeStream
INFO-FLOW: Append model computeS4_4
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: computeS4_4_mux_6cnw computeS4_4_mul_7cow computeS4_4_mux_6cnw FCMac_bias25_m_webkb FCMac_bias25_m_wecud FCMac_bias25_m_wedEe FCMac_bias25_m_weeOg FCMac_bias25_m_wefYi FCMac_bias25_m_weg8j FCMac_bias25_m_wehbi FCMac_bias25_m_weibs FCMac_bias25_m_wejbC FCMac_bias25_m_wekbM FCMac_bias25_m_welbW FCMac_bias25_m_wemb6 FCMac_bias25_m_wencg FCMac_bias25_m_weocq FCMac_bias25_m_wepcA FCMac_bias25_m_weqcK FCMac_bias25_m_wercU FCMac_bias25_m_wesc4 FCMac_bias25_m_wetde FCMac_bias25_m_weudo FCMac_bias25_m_wevdy FCMac_bias25_m_wewdI FCMac_bias25_m_wexdS FCMac_bias25_m_weyd2 FCMac_bias25_m_wezec FCMac_bias25_m_weAem FCMac_bias25_m_weBew FCMac_bias25_m_weCeG FCMac_bias25_m_weDeQ FCMac_bias25_m_weEe0 FCMac_bias25_m_weFfa FCMac_bias25_m_weGfk FCMac_bias25_m_weHfu FCMac_bias25_m_weIfE FCMac_bias25_m_weJfO FCMac_bias25_m_weKfY FCMac_bias25_m_weLf8 FCMac_bias25_m_weMgi FCMac_bias25_m_weNgs FCMac_bias25_m_weOgC FCMac_bias25_m_wePgM FCMac_bias25_m_weQgW FCMac_bias25_m_weRg6 FCMac_bias25_m_weShg FCMac_bias25_m_weThq FCMac_bias25_m_weUhA FCMac_bias25_m_weVhK FCMac_bias25_m_weWhU FCMac_bias25_m_weXh4 FCMac_bias25_m_weYie FCMac_bias25_m_weZio FCMac_bias25_m_we0iy FCMac_bias25_m_we1iI FCMac_bias25_m_we2iS FCMac_bias25_m_we3i2 FCMac_bias25_m_we4jc FCMac_bias25_m_we5jm FCMac_bias25_m_we6jw FCMac_bias25_m_we7jG FCMac_bias25_m_we8jQ FCMac_bias25_m_we9j0 FCMac_bias25_m_webak FCMac_bias25_m_webbk FCMac_bias25_m_webck FCMac_weights25_mbdk FCMac_weights25_mbek FCMac_weights25_mbfk FCMac_weights25_mbgk FCMac_weights25_mbhl FCMac_weights25_mbil FCMac_weights25_mbjl FCMac_weights25_mbkl FCMac_macRegisterbll fifo_w8_d2_A fifo_w64_d2_A fifo_w64_d2_A fifo_w64_d2_A fifo_w8_d2_A start_for_Streamicpw start_for_FCMac_U0 start_for_Relu1D_cqw start_for_Streamicrw start_for_ResizeScsw ResizeStream_1 StreamingDataWidthCo FCMac Relu1D_NP StreamingDataWidthCo_1 ResizeStream computeS4_4
INFO-FLOW: To file: write model computeS4_4_mux_6cnw
INFO-FLOW: To file: write model computeS4_4_mul_7cow
INFO-FLOW: To file: write model computeS4_4_mux_6cnw
INFO-FLOW: To file: write model FCMac_bias25_m_webkb
INFO-FLOW: To file: write model FCMac_bias25_m_wecud
INFO-FLOW: To file: write model FCMac_bias25_m_wedEe
INFO-FLOW: To file: write model FCMac_bias25_m_weeOg
INFO-FLOW: To file: write model FCMac_bias25_m_wefYi
INFO-FLOW: To file: write model FCMac_bias25_m_weg8j
INFO-FLOW: To file: write model FCMac_bias25_m_wehbi
INFO-FLOW: To file: write model FCMac_bias25_m_weibs
INFO-FLOW: To file: write model FCMac_bias25_m_wejbC
INFO-FLOW: To file: write model FCMac_bias25_m_wekbM
INFO-FLOW: To file: write model FCMac_bias25_m_welbW
INFO-FLOW: To file: write model FCMac_bias25_m_wemb6
INFO-FLOW: To file: write model FCMac_bias25_m_wencg
INFO-FLOW: To file: write model FCMac_bias25_m_weocq
INFO-FLOW: To file: write model FCMac_bias25_m_wepcA
INFO-FLOW: To file: write model FCMac_bias25_m_weqcK
INFO-FLOW: To file: write model FCMac_bias25_m_wercU
INFO-FLOW: To file: write model FCMac_bias25_m_wesc4
INFO-FLOW: To file: write model FCMac_bias25_m_wetde
INFO-FLOW: To file: write model FCMac_bias25_m_weudo
INFO-FLOW: To file: write model FCMac_bias25_m_wevdy
INFO-FLOW: To file: write model FCMac_bias25_m_wewdI
INFO-FLOW: To file: write model FCMac_bias25_m_wexdS
INFO-FLOW: To file: write model FCMac_bias25_m_weyd2
INFO-FLOW: To file: write model FCMac_bias25_m_wezec
INFO-FLOW: To file: write model FCMac_bias25_m_weAem
INFO-FLOW: To file: write model FCMac_bias25_m_weBew
INFO-FLOW: To file: write model FCMac_bias25_m_weCeG
INFO-FLOW: To file: write model FCMac_bias25_m_weDeQ
INFO-FLOW: To file: write model FCMac_bias25_m_weEe0
INFO-FLOW: To file: write model FCMac_bias25_m_weFfa
INFO-FLOW: To file: write model FCMac_bias25_m_weGfk
INFO-FLOW: To file: write model FCMac_bias25_m_weHfu
INFO-FLOW: To file: write model FCMac_bias25_m_weIfE
INFO-FLOW: To file: write model FCMac_bias25_m_weJfO
INFO-FLOW: To file: write model FCMac_bias25_m_weKfY
INFO-FLOW: To file: write model FCMac_bias25_m_weLf8
INFO-FLOW: To file: write model FCMac_bias25_m_weMgi
INFO-FLOW: To file: write model FCMac_bias25_m_weNgs
INFO-FLOW: To file: write model FCMac_bias25_m_weOgC
INFO-FLOW: To file: write model FCMac_bias25_m_wePgM
INFO-FLOW: To file: write model FCMac_bias25_m_weQgW
INFO-FLOW: To file: write model FCMac_bias25_m_weRg6
INFO-FLOW: To file: write model FCMac_bias25_m_weShg
INFO-FLOW: To file: write model FCMac_bias25_m_weThq
INFO-FLOW: To file: write model FCMac_bias25_m_weUhA
INFO-FLOW: To file: write model FCMac_bias25_m_weVhK
INFO-FLOW: To file: write model FCMac_bias25_m_weWhU
INFO-FLOW: To file: write model FCMac_bias25_m_weXh4
INFO-FLOW: To file: write model FCMac_bias25_m_weYie
INFO-FLOW: To file: write model FCMac_bias25_m_weZio
INFO-FLOW: To file: write model FCMac_bias25_m_we0iy
INFO-FLOW: To file: write model FCMac_bias25_m_we1iI
INFO-FLOW: To file: write model FCMac_bias25_m_we2iS
INFO-FLOW: To file: write model FCMac_bias25_m_we3i2
INFO-FLOW: To file: write model FCMac_bias25_m_we4jc
INFO-FLOW: To file: write model FCMac_bias25_m_we5jm
INFO-FLOW: To file: write model FCMac_bias25_m_we6jw
INFO-FLOW: To file: write model FCMac_bias25_m_we7jG
INFO-FLOW: To file: write model FCMac_bias25_m_we8jQ
INFO-FLOW: To file: write model FCMac_bias25_m_we9j0
INFO-FLOW: To file: write model FCMac_bias25_m_webak
INFO-FLOW: To file: write model FCMac_bias25_m_webbk
INFO-FLOW: To file: write model FCMac_bias25_m_webck
INFO-FLOW: To file: write model FCMac_weights25_mbdk
INFO-FLOW: To file: write model FCMac_weights25_mbek
INFO-FLOW: To file: write model FCMac_weights25_mbfk
INFO-FLOW: To file: write model FCMac_weights25_mbgk
INFO-FLOW: To file: write model FCMac_weights25_mbhl
INFO-FLOW: To file: write model FCMac_weights25_mbil
INFO-FLOW: To file: write model FCMac_weights25_mbjl
INFO-FLOW: To file: write model FCMac_weights25_mbkl
INFO-FLOW: To file: write model FCMac_macRegisterbll
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w64_d2_A
INFO-FLOW: To file: write model fifo_w64_d2_A
INFO-FLOW: To file: write model fifo_w64_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model start_for_Streamicpw
INFO-FLOW: To file: write model start_for_FCMac_U0
INFO-FLOW: To file: write model start_for_Relu1D_cqw
INFO-FLOW: To file: write model start_for_Streamicrw
INFO-FLOW: To file: write model start_for_ResizeScsw
INFO-FLOW: To file: write model ResizeStream_1
INFO-FLOW: To file: write model StreamingDataWidthCo
INFO-FLOW: To file: write model FCMac
INFO-FLOW: To file: write model Relu1D_NP
INFO-FLOW: To file: write model StreamingDataWidthCo_1
INFO-FLOW: To file: write model ResizeStream
INFO-FLOW: To file: write model computeS4_4
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.37 sec.
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.37 sec.
Command       ap_source done; 0.38 sec.
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/ResizeStream_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/FCMac.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'computeS4_4_mul_7cow_MulnS_0'
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_webkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_wecud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_wedEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_wefYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_wehbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_wejbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_wekbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_welbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_wemb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_wencg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_wepcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_wercU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_wesc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_wetde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_wevdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_wewdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_wexdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_wezec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_wePgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weThq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weUhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weVhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weWhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_weZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_we0iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_we1iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_we2iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_we3i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_we4jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_we5jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_we6jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_we7jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_we8jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_we9j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_webak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_webbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_bias25_m_webck_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_weights25_mbdk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_weights25_mbek_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_weights25_mbfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_weights25_mbgk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_weights25_mbhl_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_weights25_mbil_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_weights25_mbjl_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FCMac_weights25_mbkl_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'FCMac_macRegisterbll_ram (RAM)' using block RAMs.
Command       ap_source done; 3.15 sec.
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Relu1D_NP.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/ResizeStream.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'inn_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fc1_V_V_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fc2_V_V_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fc3_V_V_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outStr_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamicpw_U(start_for_Streamicpw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FCMac_U0_U(start_for_FCMac_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D_cqw_U(start_for_Relu1D_cqw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamicrw_U(start_for_Streamicrw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ResizeScsw_U(start_for_ResizeScsw)' using Shift Registers.
Execute       get_config_sdx -target 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.rtl_wrap.cfg.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.rtl_wrap.cfg.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.rtl_wrap.cfg.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.tbgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.tbgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/ResizeStream_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/FCMac.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Relu1D_NP.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/ResizeStream.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/ResizeStream_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/FCMac.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Relu1D_NP.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/ResizeStream.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/ResizeStream_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/FCMac.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/Relu1D_NP.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/ResizeStream.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.compgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.constraint.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.tbgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.tbgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.tbgen.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/computeS4_4.constraint.tcl 
Execute       sc_get_clocks computeS4_4 
Execute       source /home/tukl/Amur/IndividualSyn/S4/S4_4/S4_4/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:19:12 ; elapsed = 00:33:51 . Memory (MB): peak = 40335.836 ; gain = 39986.238 ; free physical = 250 ; free virtual = 23709
INFO: [SYSC 207-301] Generating SystemC RTL for computeS4_4.
INFO: [VHDL 208-304] Generating VHDL RTL for computeS4_4.
INFO: [VLOG 209-307] Generating Verilog RTL for computeS4_4.
Command     autosyn done; 797.09 sec.
Command   csynth_design done; 2029.3 sec.
Command ap_source done; 2029.92 sec.
Execute cleanup_all 
Command cleanup_all done; 0.39 sec.
