# Castlab-DMA
This project implement a Direct Memory Access unit on Xilinx FPGA VCU118

![image](https://github.com/user-attachments/assets/6c510fdd-e01a-45ae-8129-0fdfc08dd3de)

![image](https://github.com/user-attachments/assets/fb5282f0-5f29-4477-8371-3bfa44a89b00)

![image](https://github.com/user-attachments/assets/45c34584-f4ae-4ff9-8a0e-8cb95ab15825)

![image](https://github.com/user-attachments/assets/9d1227af-168c-467d-9003-712907bbe00e)

1. ABP Interface
![image](https://github.com/user-attachments/assets/863c1a55-49bb-4d7e-aed2-2de13289f0ec)
![image](https://github.com/user-attachments/assets/3ca9ab30-e11d-4d10-b2f3-4fc51f2fa333)

2. DMA
![image](https://github.com/user-attachments/assets/e6347a4b-52cc-4a94-b8a1-21a9eff04bc3)
![image](https://github.com/user-attachments/assets/f63d7496-1134-42ca-b8eb-009dd8e20ce6)
![image](https://github.com/user-attachments/assets/e0eaee52-5096-441e-8bea-216c6c02c844)

3. Result
![image](https://github.com/user-attachments/assets/e9c0a51a-b7f6-427d-a692-c25edc5f04aa)
![image](https://github.com/user-attachments/assets/50ac6280-d6da-4e0f-8605-d297168af363)

![image](https://github.com/user-attachments/assets/02c01042-e337-489b-8957-361d783e1b1e)

![image](https://github.com/user-attachments/assets/f7dd8436-3cb0-4cf9-9f2d-eeb7f7282dd5)


