<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='625' c='_ZNK4llvm19MachineRegisterInfo15getPressureSetsENS_8RegisterE'/>
<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='1173' ll='1206'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='1208' c='_ZNK4llvm19MachineRegisterInfo15getPressureSetsENS_8RegisterE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='1210' c='_ZNK4llvm19MachineRegisterInfo15getPressureSetsENS_8RegisterE'/>
<size>16</size>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='1170'>/// Iterate over the pressure sets affected by the given physical or virtual
/// register. If Reg is physical, it must be a register unit (from
/// MCRegUnitIterator).</doc>
<mbr r='llvm::PSetIterator::PSet' o='0' t='const int *'/>
<mbr r='llvm::PSetIterator::Weight' o='64' t='unsigned int'/>
<fun r='_ZN4llvm12PSetIteratorC1Ev'/>
<fun r='_ZN4llvm12PSetIteratorC1ENS_8RegisterEPKNS_19MachineRegisterInfoE'/>
<fun r='_ZNK4llvm12PSetIterator7isValidEv'/>
<fun r='_ZNK4llvm12PSetIterator9getWeightEv'/>
<fun r='_ZNK4llvm12PSetIteratordeEv'/>
<fun r='_ZN4llvm12PSetIteratorppEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='57' c='_ZL19increaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoEjNS3_11LaneBitmaskES7_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='71' c='_ZL19decreaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoENS3_8RegisterENS3_11LaneBitmaskES8_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='161' c='_ZN4llvm18RegPressureTracker19increaseRegPressureENS_8RegisterENS_11LaneBitmaskES2_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='674' c='_ZN4llvm12PressureDiff17addPressureChangeENS_8RegisterEbPKNS_19MachineRegisterInfoE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1731' c='_ZN4llvm24SIScheduleBlockScheduler19checkRegUsageImpactERSt3setIjSt4lessIjESaIjEES6_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1741' c='_ZN4llvm24SIScheduleBlockScheduler19checkRegUsageImpactERSt3setIjSt4lessIjESaIjEES6_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1889' c='_ZN4llvm15SIScheduleDAGMI16fillVgprSgprCostET_S1_RjS2_'/>
<size>16</size>
