#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat May 25 23:35:35 2024
# Process ID: 20520
# Current directory: E:/GitHub Projects/216BProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18872 E:\GitHub Projects\216BProject\ECE216BNew.xpr
# Log file: E:/GitHub Projects/216BProject/vivado.log
# Journal file: E:/GitHub Projects/216BProject\vivado.jou
# Running On: Vicky-089f, OS: Windows, CPU Frequency: 2994 MHz, CPU Physical cores: 12, Host memory: 16495 MB
#-----------------------------------------------------------
start_gui
open_project {E:/GitHub Projects/216BProject/ECE216BNew.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_mem_to_array_0_2' generated file not found 'e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_mem_to_array_0_2/MEMDesign_mem_to_array_0_2.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_mem_to_array_0_2' generated file not found 'e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_mem_to_array_0_2/MEMDesign_mem_to_array_0_2_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_mem_to_array_0_2' generated file not found 'e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_mem_to_array_0_2/MEMDesign_mem_to_array_0_2_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_mem_to_array_0_2' generated file not found 'e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_mem_to_array_0_2/MEMDesign_mem_to_array_0_2_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_mem_to_array_0_2' generated file not found 'e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_mem_to_array_0_2/MEMDesign_mem_to_array_0_2_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1475.430 ; gain = 149.973
update_compile_order -fileset sources_1
close [ open {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v} w ]
add_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v}}
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
open_bd_design {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEM_Design/MEM_Design.bd}
Reading block design file <E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEM_Design/MEM_Design.bd>...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:ai_engine:1.0 ai_engine - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:ai_engine:1.0 ai_engine"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:aurora:1.0 aurora - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:aurora:1.0 aurora"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:axi4:1.0 axi4 - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:axi4:1.0 axi4"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:axi_chip2chip:1.0 axi_chip2chip - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:axi_chip2chip:1.0 axi_chip2chip"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:axi_ethernet:1.0 axi_ethernet - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:axi_ethernet:1.0 axi_ethernet"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:axi_noc2:1.0 axi_noc2 - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:axi_noc2:1.0 axi_noc2"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:axi_noc:1.0 axi_noc - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:axi_noc:1.0 axi_noc"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:board:1.0 board - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:board:1.0 board"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:cips:1.0 cips - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:cips:1.0 cips"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:clkrst:1.0 clkrst - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:clkrst:1.0 clkrst"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:cpri:1.0 cpri - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:cpri:1.0 cpri"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:dcmac:1.0 dcmac - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:dcmac:1.0 dcmac"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:ethernet_1_10_25g:1.0 ethernet_1_10_25g - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:ethernet_1_10_25g:1.0 ethernet_1_10_25g"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:gig_ethernet_pcs_pma:1.0 gig_ethernet_pcs_pma - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:gig_ethernet_pcs_pma:1.0 gig_ethernet_pcs_pma"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:gt_ips:1.0 gt_ips - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:gt_ips:1.0 gt_ips"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:gt_tx_rx:1.0 gt_tx_rx - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:gt_tx_rx:1.0 gt_tx_rx"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:hdmi_gt_controller:1.0 hdmi_gt_controller - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:hdmi_gt_controller:1.0 hdmi_gt_controller"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:ilknf:1.0 ilknf - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:ilknf:1.0 ilknf"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:jesd204c:1.0 jesd204c - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:jesd204c:1.0 jesd204c"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:l_ethernet:1.0 l_ethernet - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:l_ethernet:1.0 l_ethernet"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:microblaze:1.0 microblaze - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:microblaze:1.0 microblaze"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:microblaze_riscv:1.0 microblaze_riscv - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:microblaze_riscv:1.0 microblaze_riscv"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:mrmac:1.0 mrmac - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:mrmac:1.0 mrmac"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:oran_radio_if:1.0 oran_radio_if - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:oran_radio_if:1.0 oran_radio_if"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:pcie4_uscale_plus:1.0 pcie4_uscale_plus - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:pcie4_uscale_plus:1.0 pcie4_uscale_plus"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:pcie4c_uscale_plus:1.0 pcie4c_uscale_plus - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:pcie4c_uscale_plus:1.0 pcie4c_uscale_plus"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:pcie_dma_versal:1.0 pcie_dma_versal - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:pcie_dma_versal:1.0 pcie_dma_versal"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:pcie_phy_versal:1.0 pcie_phy_versal - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:pcie_phy_versal:1.0 pcie_phy_versal"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:pcie_versal:1.0 pcie_versal - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:pcie_versal:1.0 pcie_versal"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:ps_wizard:1.0 ps_wizard - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:ps_wizard:1.0 ps_wizard"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:qdma:1.0 qdma - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:qdma:1.0 qdma"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:quadsgmii:1.0 quadsgmii - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:quadsgmii:1.0 quadsgmii"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:tmr:1.0 tmr - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:tmr:1.0 tmr"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:usxgmii:1.0 usxgmii - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:usxgmii:1.0 usxgmii"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:v_vid_gt_bridge:2.0 v_vid_gt_bridge - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:v_vid_gt_bridge:2.0 v_vid_gt_bridge"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:versal_cips:1.0 versal_cips - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:versal_cips:1.0 versal_cips"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:versal_dp_rx_ss:1.0 versal_dp_rx_ss - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:versal_dp_rx_ss:1.0 versal_dp_rx_ss"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:versal_dp_tx_ss:1.0 versal_dp_tx_ss - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:versal_dp_tx_ss:1.0 versal_dp_tx_ss"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:versal_hdmi_rx_ss:1.0 versal_hdmi_rx_ss - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:versal_hdmi_rx_ss:1.0 versal_hdmi_rx_ss"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:versal_hdmi_tx_ss:1.0 versal_hdmi_tx_ss - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:versal_hdmi_tx_ss:1.0 versal_hdmi_tx_ss"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:xdma:1.0 xdma - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:xdma:1.0 xdma"
1
1
ERROR: [Ip 78-89] Error in evaluating command ::xgui::utils::init_utils ::xilinx.com:bd_rule:xxv_ethernet:1.0 xxv_ethernet - 1
    while executing
"catch {uplevel 1 [list rdi::tcl::unknown {*}$args]} result"
    (procedure "::unknown" line 40)
    invoked from within
"::xgui::utils::init_utils ::xilinx.com:bd_rule:xxv_ethernet:1.0 xxv_ethernet"
1
Adding component instance block -- xilinx.com:module_ref:ArrayTop:1.0 - ArrayTop_0
INFO: [BD 41-1808] Open Block Design has been cancelled.
open_bd_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1557.617 ; gain = 0.000
INFO: [Common 17-344] 'open_bd_design' was cancelled
open_bd_design {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}
Reading block design file <E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:module_ref:CADA_MEMControl:1.0 - CADA_MEMControl_0
Adding component instance block -- xilinx.com:module_ref:ArrayTop:1.0 - ArrayTop_0
Adding component instance block -- xilinx.com:module_ref:CADA_LaneSplit:1.0 - CADA_LaneSplit_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding component instance block -- xilinx.com:module_ref:CADA_MEMControl:1.0 - CADA_MEMControl_1
Adding component instance block -- xilinx.com:module_ref:mem_to_array:1.0 - mem_to_array_0
Successfully read diagram <MEMDesign> from block design file <E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd>
delete_bd_objs [get_bd_nets CADA_MEMControl_1_MEMout] [get_bd_nets mem_to_array_0_out] [get_bd_cells mem_to_array_0]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
create_bd_cell -type module -reference mem_to_array_1 mem_to_array_1_0
WARNING: [IP_Flow 19-3571] IP 'MEMDesign_mem_to_array_1_0_0' is restricted:
* Detected changes to module reference file(s).
set_property location {2 627 142} [get_bd_cells mem_to_array_1_0]
connect_bd_net [get_bd_pins CADA_MEMControl_1/MEMout] [get_bd_pins mem_to_array_1_0/from_mem]
connect_bd_net [get_bd_pins mem_to_array_1_0/to_array] [get_bd_pins ArrayTop_0/dataIn]
regenerate_bd_layout
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
regenerate_bd_layout
save_bd_design
Wrote  : <E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\bd\MEMDesign\MEMDesign.bd> 
Wrote  : <E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/ui/bd_b733f973.ui> 
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
delete_bd_objs [get_bd_nets CADA_MEMControl_1_MEMout] [get_bd_nets mem_to_array_1_0_to_array] [get_bd_cells mem_to_array_1_0]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
create_bd_cell -type module -reference mem_to_array_1 mem_to_array_1_0
WARNING: [IP_Flow 19-3571] IP 'MEMDesign_mem_to_array_1_0_1' is restricted:
* Detected changes to module reference file(s).
connect_bd_net [get_bd_pins mem_to_array_1_0/from_mem] [get_bd_pins CADA_MEMControl_1/MEMout]
connect_bd_net [get_bd_pins mem_to_array_1_0/to_array] [get_bd_pins ArrayTop_0/dataIn]
regenerate_bd_layout
make_wrapper -files [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -fileset [get_filesets sources_1] -inst_template
Wrote  : <E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\bd\MEMDesign\MEMDesign.bd> 
Wrote  : <E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/ui/bd_b733f973.ui> 
INFO: [Common 17-365] Interrupt caught but 'make_wrapper' cannot be canceled. Please wait for command to finish.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(4) to pin '/CADA_MEMControl_1/addrOut'(5) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ArrayTop_0/dataIn'(1728) to pin '/mem_to_array_1_0/to_array'(144) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(4) to pin '/CADA_MEMControl_1/addrOut'(5) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ArrayTop_0/dataIn'(1728) to pin '/mem_to_array_1_0/to_array'(144) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/sim/MEMDesign.v
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
make_wrapper: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1847.566 ; gain = 241.102
INFO: [Common 17-681] Processing pending cancel.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array.v:]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v} w ]
add_files -fileset sim_1 {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\synth\MEMDesign.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\synth\MEMDesign.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\Hw3Hw_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array.v:]
