/// Auto-generated register definitions for I2C1
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32g0::i2c1 {

// ============================================================================
// I2C1 - Inter-integrated circuit
// Base Address: 0x40005400
// ============================================================================

/// I2C1 Register Structure
struct I2C1_Registers {

    /// Control register 1
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t I2C_CR1;

    /// Control register 2
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t I2C_CR2;

    /// Own address register 1
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t I2C_OAR1;

    /// Own address register 2
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t I2C_OAR2;

    /// Timing register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t I2C_TIMINGR;

    /// Status register 1
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t I2C_TIMEOUTR;

    /// Interrupt and Status register
    /// Offset: 0x0018
    /// Reset value: 0x00000001
    volatile uint32_t I2C_ISR;

    /// Interrupt clear register
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t I2C_ICR;

    /// PEC register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t I2C_PECR;

    /// Receive data register
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t I2C_RXDR;

    /// Transmit data register
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t I2C_TXDR;
};

static_assert(sizeof(I2C1_Registers) >= 44, "I2C1_Registers size mismatch");

/// I2C1 peripheral instance
inline I2C1_Registers* I2C1() {
    return reinterpret_cast<I2C1_Registers*>(0x40005400);
}

}  // namespace alloy::hal::st::stm32g0::i2c1
