==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'HLS_SPFA_KWTA/solution1/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 375.668 ; gain = 0.113 ; free physical = 7126 ; free virtual = 28410
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 375.668 ; gain = 0.113 ; free physical = 7126 ; free virtual = 28410
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.703 ; gain = 0.148 ; free physical = 7121 ; free virtual = 28405
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.703 ; gain = 0.148 ; free physical = 7118 ; free virtual = 28403
INFO: [XFORM 203-101] Partitioning array 'HTA_heap' (HLS_SPFA_KWTA/solution1/top.cpp:63) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:145:13) to (HLS_SPFA_KWTA/solution1/top.cpp:184:13) in function 'HLS_SPFA_KWTA'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:118:6) to (HLS_SPFA_KWTA/solution1/top.cpp:132:14) in function 'HLS_SPFA_KWTA'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:301:9) to (HLS_SPFA_KWTA/solution1/top.cpp:312:5) in function 'HLS_SPFA_KWTA'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:317:9) to (HLS_SPFA_KWTA/solution1/top.cpp:315:24) in function 'HLS_SPFA_KWTA'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 503.555 ; gain = 128.000 ; free physical = 7095 ; free virtual = 28381
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 503.555 ; gain = 128.000 ; free physical = 7084 ; free virtual = 28370
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_SPFA_KWTA' ...
WARNING: [SYN 201-103] Legalizing function name 'HLS_malloc<1>' to 'HLS_malloc_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'HLS_free<1>' to 'HLS_free_1_s'.
WARNING: [SYN 201-107] Renaming port name 'HLS_SPFA_KWTA/map' to 'HLS_SPFA_KWTA/map_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_malloc_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<1>'.
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<1>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.03 seconds; current allocated memory: 92.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 92.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_free_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 92.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 92.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_SPFA_KWTA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 93.699 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 94.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_malloc_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_malloc_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 94.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_free_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_free_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 95.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_SPFA_KWTA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/map_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/dis_output' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_SPFA_KWTA' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_H' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'N_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'HLS_SPFA_KWTA_HTA_heap_0' to 'HLS_SPFA_KWTA_HTAbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HLS_SPFA_KWTA_HTA_heap_1' to 'HLS_SPFA_KWTA_HTAcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HLS_SPFA_KWTA_in_list' to 'HLS_SPFA_KWTA_in_dEe' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'HLS_SPFA_KWTA/solution1/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 7593 ; free virtual = 28339
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 7593 ; free virtual = 28339
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.707 ; gain = 0.148 ; free physical = 7587 ; free virtual = 28334
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.707 ; gain = 0.148 ; free physical = 7584 ; free virtual = 28331
INFO: [XFORM 203-101] Partitioning array 'HTA_heap' (HLS_SPFA_KWTA/solution1/top.cpp:63) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:145:13) to (HLS_SPFA_KWTA/solution1/top.cpp:184:13) in function 'HLS_SPFA_KWTA'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:118:6) to (HLS_SPFA_KWTA/solution1/top.cpp:132:14) in function 'HLS_SPFA_KWTA'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:301:9) to (HLS_SPFA_KWTA/solution1/top.cpp:312:5) in function 'HLS_SPFA_KWTA'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:317:9) to (HLS_SPFA_KWTA/solution1/top.cpp:315:24) in function 'HLS_SPFA_KWTA'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 7561 ; free virtual = 28309
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 7550 ; free virtual = 28298
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_SPFA_KWTA' ...
WARNING: [SYN 201-103] Legalizing function name 'HLS_malloc<1>' to 'HLS_malloc_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'HLS_free<1>' to 'HLS_free_1_s'.
WARNING: [SYN 201-107] Renaming port name 'HLS_SPFA_KWTA/map' to 'HLS_SPFA_KWTA/map_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_malloc_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<1>'.
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<1>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.91 seconds; current allocated memory: 92.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 92.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_free_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 92.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 92.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_SPFA_KWTA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 93.712 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 94.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_malloc_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_malloc_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 95.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_free_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_free_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 95.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_SPFA_KWTA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/map_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/dis_output' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_SPFA_KWTA' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_H' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'N_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'HLS_SPFA_KWTA_HTA_heap_0' to 'HLS_SPFA_KWTA_HTAbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HLS_SPFA_KWTA_HTA_heap_1' to 'HLS_SPFA_KWTA_HTAcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HLS_SPFA_KWTA_in_list' to 'HLS_SPFA_KWTA_in_dEe' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'HLS_SPFA_KWTA/solution1/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 6928 ; free virtual = 27809
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 6928 ; free virtual = 27809
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 375.703 ; gain = 0.141 ; free physical = 6935 ; free virtual = 27817
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 375.703 ; gain = 0.141 ; free physical = 6930 ; free virtual = 27813
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 6910 ; free virtual = 27794
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 6907 ; free virtual = 27791
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_SPFA_KWTA' ...
WARNING: [SYN 201-103] Legalizing function name 'HLS_malloc<1>' to 'HLS_malloc_1_s'.
WARNING: [SYN 201-107] Renaming port name 'HLS_SPFA_KWTA/map' to 'HLS_SPFA_KWTA/map_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_malloc_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<1>'.
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<1>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.76 seconds; current allocated memory: 79.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 79.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_SPFA_KWTA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 79.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 79.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_malloc_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_malloc_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 79.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_SPFA_KWTA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/map_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/dis_output' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_SPFA_KWTA' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'HLS_SPFA_KWTA/map_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'HLS_SPFA_KWTA/map_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'HLS_SPFA_KWTA/map_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'HLS_SPFA_KWTA/map_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'HLS_SPFA_KWTA/map_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'HLS_SPFA_KWTA/map_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'HLS_SPFA_KWTA/map_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'HLS_SPFA_KWTA/map_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'HLS_SPFA_KWTA/map_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'HLS_SPFA_KWTA/map_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'HLS_SPFA_KWTA/dis_output_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'HLS_SPFA_KWTA/dis_output_address0' to 0.
WARNING: [RTGEN 206-101] Port 'HLS_SPFA_KWTA/dis_output_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'HLS_SPFA_KWTA/dis_output_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'HLS_SPFA_KWTA/dis_output_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'HLS_SPFA_KWTA/dis_output_we0' to 0.
WARNING: [RTGEN 206-101] Port 'HLS_SPFA_KWTA/dis_output_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'HLS_SPFA_KWTA/dis_output_d0' to 0.
WARNING: [RTGEN 206-101] Port 'HLS_SPFA_KWTA/dis_output_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'HLS_SPFA_KWTA/solution1/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 7777 ; free virtual = 28665
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 7777 ; free virtual = 28665
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 375.707 ; gain = 0.148 ; free physical = 7767 ; free virtual = 28657
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 375.707 ; gain = 0.148 ; free physical = 7762 ; free virtual = 28652
INFO: [XFORM 203-101] Partitioning array 'HTA_heap' (HLS_SPFA_KWTA/solution1/top.cpp:63) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:146:13) to (HLS_SPFA_KWTA/solution1/top.cpp:185:13) in function 'HLS_SPFA_KWTA'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:119:6) to (HLS_SPFA_KWTA/solution1/top.cpp:133:14) in function 'HLS_SPFA_KWTA'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:302:9) to (HLS_SPFA_KWTA/solution1/top.cpp:313:5) in function 'HLS_SPFA_KWTA'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:318:9) to (HLS_SPFA_KWTA/solution1/top.cpp:316:24) in function 'HLS_SPFA_KWTA'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 7741 ; free virtual = 28631
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 7739 ; free virtual = 28629
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_SPFA_KWTA' ...
WARNING: [SYN 201-103] Legalizing function name 'HLS_malloc<1>' to 'HLS_malloc_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'HLS_free<1>' to 'HLS_free_1_s'.
WARNING: [SYN 201-107] Renaming port name 'HLS_SPFA_KWTA/map' to 'HLS_SPFA_KWTA/map_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_malloc_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<1>'.
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<1>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18 seconds; current allocated memory: 92.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 92.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_free_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 92.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 92.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_SPFA_KWTA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 93.723 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 94.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_malloc_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_malloc_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 95.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_free_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_free_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 95.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_SPFA_KWTA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/map_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/dis_output' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_SPFA_KWTA' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_H' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'N_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'HLS_SPFA_KWTA_HTA_heap_0' to 'HLS_SPFA_KWTA_HTAbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HLS_SPFA_KWTA_HTA_heap_1' to 'HLS_SPFA_KWTA_HTAcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HLS_SPFA_KWTA_in_list' to 'HLS_SPFA_KWTA_in_dEe' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'HLS_SPFA_KWTA/solution1/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 7665 ; free virtual = 28555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 7665 ; free virtual = 28555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.707 ; gain = 0.148 ; free physical = 7665 ; free virtual = 28555
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 375.707 ; gain = 0.148 ; free physical = 7652 ; free virtual = 28542
INFO: [XFORM 203-101] Partitioning array 'HTA_heap' (HLS_SPFA_KWTA/solution1/top.cpp:63) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:147:13) to (HLS_SPFA_KWTA/solution1/top.cpp:186:13) in function 'HLS_SPFA_KWTA'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:120:6) to (HLS_SPFA_KWTA/solution1/top.cpp:134:14) in function 'HLS_SPFA_KWTA'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:303:9) to (HLS_SPFA_KWTA/solution1/top.cpp:314:5) in function 'HLS_SPFA_KWTA'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:319:9) to (HLS_SPFA_KWTA/solution1/top.cpp:317:24) in function 'HLS_SPFA_KWTA'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 7638 ; free virtual = 28530
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 503.559 ; gain = 128.000 ; free physical = 7616 ; free virtual = 28507
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_SPFA_KWTA' ...
WARNING: [SYN 201-103] Legalizing function name 'HLS_malloc<1>' to 'HLS_malloc_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'HLS_free<1>' to 'HLS_free_1_s'.
WARNING: [SYN 201-107] Renaming port name 'HLS_SPFA_KWTA/map' to 'HLS_SPFA_KWTA/map_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_malloc_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<1>'.
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<1>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.67 seconds; current allocated memory: 92.451 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 92.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_free_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 92.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 92.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_SPFA_KWTA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 93.752 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 94.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_malloc_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_malloc_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 95.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_free_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_free_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 95.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_SPFA_KWTA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/map_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/dis_output' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_SPFA_KWTA' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_H' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'N_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'HLS_SPFA_KWTA_HTA_heap_0' to 'HLS_SPFA_KWTA_HTAbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HLS_SPFA_KWTA_HTA_heap_1' to 'HLS_SPFA_KWTA_HTAcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HLS_SPFA_KWTA_in_list' to 'HLS_SPFA_KWTA_in_dEe' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'HLS_SPFA_KWTA/solution1/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.668 ; gain = 0.113 ; free physical = 7780 ; free virtual = 28683
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.668 ; gain = 0.113 ; free physical = 7780 ; free virtual = 28683
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.703 ; gain = 0.148 ; free physical = 7776 ; free virtual = 28679
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.703 ; gain = 0.148 ; free physical = 7773 ; free virtual = 28676
INFO: [XFORM 203-101] Partitioning array 'HTA_heap' (HLS_SPFA_KWTA/solution1/top.cpp:63) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:147:13) to (HLS_SPFA_KWTA/solution1/top.cpp:186:13) in function 'HLS_SPFA_KWTA'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:120:6) to (HLS_SPFA_KWTA/solution1/top.cpp:134:14) in function 'HLS_SPFA_KWTA'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:303:9) to (HLS_SPFA_KWTA/solution1/top.cpp:314:5) in function 'HLS_SPFA_KWTA'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:319:9) to (HLS_SPFA_KWTA/solution1/top.cpp:317:24) in function 'HLS_SPFA_KWTA'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.555 ; gain = 128.000 ; free physical = 7750 ; free virtual = 28654
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.555 ; gain = 128.000 ; free physical = 7739 ; free virtual = 28643
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_SPFA_KWTA' ...
WARNING: [SYN 201-103] Legalizing function name 'HLS_malloc<1>' to 'HLS_malloc_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'HLS_free<1>' to 'HLS_free_1_s'.
WARNING: [SYN 201-107] Renaming port name 'HLS_SPFA_KWTA/map' to 'HLS_SPFA_KWTA/map_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_malloc_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<1>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.78 seconds; current allocated memory: 92.483 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 92.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_free_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 92.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 92.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_SPFA_KWTA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 93.732 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 94.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_malloc_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_malloc_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 95.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_free_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_free_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 95.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_SPFA_KWTA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/map_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/dis_output' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_SPFA_KWTA' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_H' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'N_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'HLS_SPFA_KWTA_HTA_heap_0' to 'HLS_SPFA_KWTA_HTAbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HLS_SPFA_KWTA_HTA_heap_1' to 'HLS_SPFA_KWTA_HTAcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HLS_SPFA_KWTA_in_list' to 'HLS_SPFA_KWTA_in_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_SPFA_KWTA'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'HLS_SPFA_KWTA/solution1/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 7833 ; free virtual = 28709
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 7833 ; free virtual = 28709
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'HLS_malloc<1>' into 'HLS_SPFA_KWTA' (HLS_SPFA_KWTA/solution1/top.cpp:248).
INFO: [XFORM 203-603] Inlining function 'HLS_malloc<1>' into 'HLS_SPFA_KWTA' (HLS_SPFA_KWTA/solution1/top.cpp:226).
INFO: [XFORM 203-603] Inlining function 'HLS_malloc<1>' into 'HLS_SPFA_KWTA' (HLS_SPFA_KWTA/solution1/top.cpp:205).
INFO: [XFORM 203-603] Inlining function 'HLS_malloc<1>' into 'HLS_SPFA_KWTA' (HLS_SPFA_KWTA/solution1/top.cpp:192).
INFO: [XFORM 203-603] Inlining function 'HLS_malloc<1>' into 'HLS_SPFA_KWTA' (HLS_SPFA_KWTA/solution1/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'HLS_malloc<1>' into 'HLS_SPFA_KWTA' (HLS_SPFA_KWTA/solution1/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.711 ; gain = 0.148 ; free physical = 7832 ; free virtual = 28709
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 375.711 ; gain = 0.148 ; free physical = 7829 ; free virtual = 28706
INFO: [XFORM 203-101] Partitioning array 'HTA_heap' (HLS_SPFA_KWTA/solution1/top.cpp:63) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:147:13) to (HLS_SPFA_KWTA/solution1/top.cpp:186:13) in function 'HLS_SPFA_KWTA'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:120:6) to (HLS_SPFA_KWTA/solution1/top.cpp:134:14) in function 'HLS_SPFA_KWTA'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:303:9) to (HLS_SPFA_KWTA/solution1/top.cpp:314:5) in function 'HLS_SPFA_KWTA'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:319:9) to (HLS_SPFA_KWTA/solution1/top.cpp:317:24) in function 'HLS_SPFA_KWTA'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 7806 ; free virtual = 28683
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 7804 ; free virtual = 28681
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_SPFA_KWTA' ...
WARNING: [SYN 201-103] Legalizing function name 'HLS_free<1>' to 'HLS_free_1_s'.
WARNING: [SYN 201-107] Renaming port name 'HLS_SPFA_KWTA/map' to 'HLS_SPFA_KWTA/map_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_free_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.87 seconds; current allocated memory: 83.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 83.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_SPFA_KWTA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 84.635 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 85.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_free_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_free_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 85.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_SPFA_KWTA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/map_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/dis_output' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_SPFA_KWTA' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_H' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'N_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'HLS_SPFA_KWTA_HTA_heap_0' to 'HLS_SPFA_KWTA_HTAbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HLS_SPFA_KWTA_HTA_heap_1' to 'HLS_SPFA_KWTA_HTAcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HLS_SPFA_KWTA_in_list' to 'HLS_SPFA_KWTA_in_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_SPFA_KWTA'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 88.149 MB.
INFO: [RTMG 210-278] Implementing memory 'HLS_SPFA_KWTA_HTAbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'HLS_SPFA_KWTA_in_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 7776 ; free virtual = 28658
INFO: [SYSC 207-301] Generating SystemC RTL for HLS_SPFA_KWTA.
INFO: [VHDL 208-304] Generating VHDL RTL for HLS_SPFA_KWTA.
INFO: ==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'HLS_SPFA_KWTA/solution1/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 375.668 ; gain = 0.113 ; free physical = 7595 ; free virtual = 28514
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 375.668 ; gain = 0.113 ; free physical = 7593 ; free virtual = 28512
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'HLS_malloc<1>' into 'HLS_SPFA_KWTA' (HLS_SPFA_KWTA/solution1/top.cpp:248).
INFO: [XFORM 203-603] Inlining function 'HLS_malloc<1>' into 'HLS_SPFA_KWTA' (HLS_SPFA_KWTA/solution1/top.cpp:226).
INFO: [XFORM 203-603] Inlining function 'HLS_malloc<1>' into 'HLS_SPFA_KWTA' (HLS_SPFA_KWTA/solution1/top.cpp:205).
INFO: [XFORM 203-603] Inlining function 'HLS_malloc<1>' into 'HLS_SPFA_KWTA' (HLS_SPFA_KWTA/solution1/top.cpp:192).
INFO: [XFORM 203-603] Inlining function 'HLS_malloc<1>' into 'HLS_SPFA_KWTA' (HLS_SPFA_KWTA/solution1/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'HLS_malloc<1>' into 'HLS_SPFA_KWTA' (HLS_SPFA_KWTA/solution1/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.703 ; gain = 0.148 ; free physical = 7592 ; free virtual = 28512
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 375.703 ; gain = 0.148 ; free physical = 7585 ; free virtual = 28505
INFO: [XFORM 203-101] Partitioning array 'HTA_heap' (HLS_SPFA_KWTA/solution1/top.cpp:63) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:147:13) to (HLS_SPFA_KWTA/solution1/top.cpp:186:13) in function 'HLS_SPFA_KWTA'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:120:6) to (HLS_SPFA_KWTA/solution1/top.cpp:134:14) in function 'HLS_SPFA_KWTA'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:303:9) to (HLS_SPFA_KWTA/solution1/top.cpp:314:5) in function 'HLS_SPFA_KWTA'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA_KWTA/solution1/top.cpp:319:9) to (HLS_SPFA_KWTA/solution1/top.cpp:317:24) in function 'HLS_SPFA_KWTA'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 503.555 ; gain = 128.000 ; free physical = 7561 ; free virtual = 28482
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 503.555 ; gain = 128.000 ; free physical = 7561 ; free virtual = 28482
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_SPFA_KWTA' ...
WARNING: [SYN 201-103] Legalizing function name 'HLS_free<1>' to 'HLS_free_1_s'.
WARNING: [SYN 201-107] Renaming port name 'HLS_SPFA_KWTA/map' to 'HLS_SPFA_KWTA/map_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_free_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.74 seconds; current allocated memory: 83.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 83.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_SPFA_KWTA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 84.639 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 85.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_free_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_free_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 85.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_SPFA_KWTA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/map_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/dis_output' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_HTA_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA_KWTA/alloc_KWTA_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_SPFA_KWTA' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_H' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'N_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'HLS_SPFA_KWTA_HTA_heap_0' to 'HLS_SPFA_KWTA_HTAbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HLS_SPFA_KWTA_HTA_heap_1' to 'HLS_SPFA_KWTA_HTAcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HLS_SPFA_KWTA_in_list' to 'HLS_SPFA_KWTA_in_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_SPFA_KWTA'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 88.151 MB.
INFO: [RTMG 210-278] Implementing memory 'HLS_SPFA_KWTA_HTAbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'HLS_SPFA_KWTA_in_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 503.555 ; gain = 128.000 ; free physical = 7534 ; free virtual = 28460
INFO: [SYSC 207-301] Generating SystemC RTL for HLS_SPFA_KWTA.
INFO: [VHDL 208-304] Generating VHDL RTL for HLS_SPFA_KWTA.
INFO: [VLOG 209-307]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

