Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 26 Nov 2018 08:52:09 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga001.fm.intel.com (fmsmga001.fm.intel.com [10.253.24.23])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id EFB345802E4
	for <like.xu@linux.intel.com>; Sun, 25 Nov 2018 13:18:17 -0800 (PST)
Received: from fmsmga102.fm.intel.com ([10.1.193.69])
  by fmsmga001-1.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 25 Nov 2018 13:18:17 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3A53sNgRz0oQdI03TXCy+O+j09IxM/srCxBDY+r6Qd?=
 =?us-ascii?q?0uoQI/ad9pjvdHbS+e9qxAeQG9mDu7Qc06L/iOPJYSQ4+5GPsXQPItRndiQuro?=
 =?us-ascii?q?EopTEmG9OPEkbhLfTnPGQQFcVGU0J5rTngaRAGUMnxaEfPrXKs8DUcBgvwNRZv?=
 =?us-ascii?q?JuTyB4Xek9m72/q99pHPYAhEniaxba9vJxiqsAvdsdUbj5F/Iagr0BvJpXVIe+?=
 =?us-ascii?q?VSxWx2IF+Yggjx6MSt8pN96ipco/0u+dJOXqX8ZKQ4UKdXDC86PGAv5c3krgfM?=
 =?us-ascii?q?QA2S7XYBSGoWkx5IAw/Y7BHmW5r6ryX3uvZh1CScIMb7Vq4/Vyi84Kh3SR/okC?=
 =?us-ascii?q?YHOCA/8GHLkcx7kaZXrAu8qxBj34LYZYeYP+d8cKzAZ9MXXXRPXshRWSJCDI2z?=
 =?us-ascii?q?YYQAAOgdMuhXsof9v1kDoxmxCAWxCu7j1iFHhmTt0K0m0OksCx3K0BAuEt8Mtn?=
 =?us-ascii?q?nfsdX7NL0VUeCw1KTG1zXDb/JS2Tf88IjIag4urumLU71qbcrRyUgvGB3YjlmJ?=
 =?us-ascii?q?p4LqJS6V2fkXtGOG6OdgTeKvi28jqwF0vzei3d0shZfUiYIV0F/E6T91z5oyJd?=
 =?us-ascii?q?29UUN2Z8OvHphItyyCKYd6XsAvT3t1tConybAKo4C3cSYKxZg92hLSaeSLf5aS?=
 =?us-ascii?q?7R7/SeqcJCl3iXxldb+6hBu961WsyuP5W8apzFlGszZJn9zXuX8R0xHc9M2KSv?=
 =?us-ascii?q?V880u81juC0h7f5fxFLE8vkKfWKYIuzaI0m5cVrE/NBDX5mF/sg6+Tbkgk+van?=
 =?us-ascii?q?6+DgYrj+op+cNpR0ih3lMqg0lcy/B/k4PhIJX2iB9uSwzLzj/UvnT7VWlvA6jL?=
 =?us-ascii?q?XVvZPAKcgGu6K0ABVZ3pgt5hu/FTuqzdYVkWECLF1feRKHi4bpO0vJIPD9Ffq/?=
 =?us-ascii?q?mkqjkDJ2x/zfI7LuHIvNIWbHkLv4Zrl97FNcyAwvwt9B/JJYDbUBIPPwWkDvrt?=
 =?us-ascii?q?DZAQI5PhSww+bmDtV9y4wfVXiOAq+fLKPdr1uI6vgzLOmLYY8YozD9K/8j5/7h?=
 =?us-ascii?q?i385hEURfa6z3ZsYcHy4BOhpI12FYXrwhdcMCWMKvgs9TOP0klGDXiNTam22X6?=
 =?us-ascii?q?I94DE7FY2nAZ3CRoCrnLyOwiO7EodKaWBBD1DfWUrubJiODvcQdDqJcIgmlj0f?=
 =?us-ascii?q?SaPnTYgn2hez8gjgxP1iJ+vQ/yQe8pX7yNly4faUjBw36Hl4AtqQ1zKwSXpplD?=
 =?us-ascii?q?YNTj4ywKctuEF41xKP3LZ1h7lCGMVO6uhVegE9M5Ha0qp9Ed+lQR/LfNqCVAO7?=
 =?us-ascii?q?RM67Cyo6VNM7zowyZBNZBt7qqxHI3yeuS+sRirfNAZ0/8q/Y93frKst70HHNz+?=
 =?us-ascii?q?8qiFxwBoNWOGi7w6Jy6QXXL4jOlUqfiuCtb6tP8jTK8TK7zWuKvVlAXTlVWLnF?=
 =?us-ascii?q?XH0CI2ffsNh4rhfaT76qDLgPKAZNyceebKBNb4u63h19WP7/NYGGMCqKkGCqCE?=
 =?us-ascii?q?PNn+vUYQ=3D=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0CEAAAyEPtbhxHrdtBhGwEBAQEDAQEBB?=
 =?us-ascii?q?wMBAQGBZYExgmKDeYh3ix+BYAglmS8SAQEYFIhaIjgSAQMBAQEBAQECARMBAQE?=
 =?us-ascii?q?KCwkIGw4vgjYFAgMaAQaCXAECAwECIAQLARMKKQMDAQIGAQEKGAICIgQCAgMBM?=
 =?us-ascii?q?AEFARwGAQwGAgEBAYMcgXUNAQSaFjyLDXwzhUCDSoENEnmKfheBf4ERJwyCX4g?=
 =?us-ascii?q?CglcCjxmQaQmRKQYYiVGHN5gJAgQCBAUCBQ8hgTyBdjMiGxWDJ4InFxKOC3GBB?=
 =?us-ascii?q?yGKMoF3AQE?=
X-IPAS-Result: =?us-ascii?q?A0CEAAAyEPtbhxHrdtBhGwEBAQEDAQEBBwMBAQGBZYExgmK?=
 =?us-ascii?q?DeYh3ix+BYAglmS8SAQEYFIhaIjgSAQMBAQEBAQECARMBAQEKCwkIGw4vgjYFA?=
 =?us-ascii?q?gMaAQaCXAECAwECIAQLARMKKQMDAQIGAQEKGAICIgQCAgMBMAEFARwGAQwGAgE?=
 =?us-ascii?q?BAYMcgXUNAQSaFjyLDXwzhUCDSoENEnmKfheBf4ERJwyCX4gCglcCjxmQaQmRK?=
 =?us-ascii?q?QYYiVGHN5gJAgQCBAUCBQ8hgTyBdjMiGxWDJ4InFxKOC3GBByGKMoF3AQE?=
X-IronPort-AV: E=Sophos;i="5.56,279,1539673200"; 
   d="scan'208";a="54223930"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 25 Nov 2018 13:18:17 -0800
Received: from localhost ([::1]:33112 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gR1nE-00081K-D9
	for like.xu@linux.intel.com; Sun, 25 Nov 2018 16:18:16 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:49935)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <philmd@redhat.com>) id 1gR1fq-0001iR-NP
	for qemu-devel@nongnu.org; Sun, 25 Nov 2018 16:10:39 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <philmd@redhat.com>) id 1gR1fm-0008GX-Lc
	for qemu-devel@nongnu.org; Sun, 25 Nov 2018 16:10:38 -0500
Received: from mail-wr1-f67.google.com ([209.85.221.67]:32974)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <philmd@redhat.com>) id 1gR1fm-0008GD-Fe
	for qemu-devel@nongnu.org; Sun, 25 Nov 2018 16:10:34 -0500
Received: by mail-wr1-f67.google.com with SMTP id c14so11241086wrr.0
	for <qemu-devel@nongnu.org>; Sun, 25 Nov 2018 13:10:34 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:subject:to:cc:references:from:openpgp:message-id
	:date:user-agent:mime-version:in-reply-to:content-language
	:content-transfer-encoding;
	bh=81UhkEUsHxXA8Gp6R36zGcO4/lOqA9ZthfMI4yfTNO0=;
	b=edIHV+BrvogqPuqjYLtn6stbJo9tb/YQ1ZEFD2bDvG7+IQtVDjO9cUdE6YeLJ2rB0H
	LjwT5TUQ2UDGAkPtHPaAUCRgPsJwU8DCZyy7HlKXFNkaBhIh+3zC8qU8C8G0u5ZFc0iS
	gP6qlz1uO3WZbrQReYK65txb6vEnaezVSavdFvcRv/XD20XJRWZXmWL4JIVbQ95jjkz4
	j/R5eTihQIQErLaVHYvDAoeTbFNClddImgMoApQjquHjk93CSRNfKr9s/CsbKM+ATDgL
	jGYgnIyIybr5FaJyxaJu7+KwffOpmpJeI9v1T0b727Ar4uGQjGS4RylHgqnL+k2TdF9x
	iklg==
X-Gm-Message-State: AA+aEWaDlyPPwR9OTPmg3fA0ghO8z8889/MZWTUr1nShcnuejBHpyaPy
	PalTMJBGtpy57xojXwzNZb+bfA==
X-Google-Smtp-Source: AFSGD/V/kPhL4mgzSksq1Lf60waA8GjFHHcknW8T7E8G/bT2bkibOHkAL5+B02VpLuMO80YJUqYQ/Q==
X-Received: by 2002:adf:f401:: with SMTP id g1mr21990878wro.103.1543180233477; 
	Sun, 25 Nov 2018 13:10:33 -0800 (PST)
Received: from ?IPv6:2a01:e35:8a1f:dc10:bc9e:f614:2d6b:7cc9?
	([2a01:e35:8a1f:dc10:bc9e:f614:2d6b:7cc9])
	by smtp.gmail.com with ESMTPSA id
	194sm15863490wmn.18.2018.11.25.13.10.31
	(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
	Sun, 25 Nov 2018 13:10:32 -0800 (PST)
To: Luc Michel <luc.michel@greensocs.com>, qemu-devel@nongnu.org
References: <20181123091729.29921-1-luc.michel@greensocs.com>
	<20181123091729.29921-17-luc.michel@greensocs.com>
From: =?UTF-8?Q?Philippe_Mathieu-Daud=c3=a9?= <philmd@redhat.com>
Openpgp: url=http://pgp.mit.edu/pks/lookup?op=get&search=0xA2A3FD6EDEADC0DE
Message-ID: <6c666049-bb54-bf0a-1709-40f4c7903a26@redhat.com>
Date: Sun, 25 Nov 2018 22:10:30 +0100
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
	Thunderbird/60.3.0
MIME-Version: 1.0
In-Reply-To: <20181123091729.29921-17-luc.michel@greensocs.com>
Content-Type: text/plain; charset=utf-8
Content-Language: en-US
Content-Transfer-Encoding: 8bit
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
	[fuzzy]
X-Received-From: 209.85.221.67
Subject: Re: [Qemu-devel] [PATCH v7 16/16] arm/xlnx-zynqmp: put APUs and
 RPUs in separate CPU clusters
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Peter Maydell <peter.maydell@linaro.org>,
	Eduardo Habkost <ehabkost@redhat.com>, alistair@alistair23.me,
	mark.burton@greensocs.com,
	=?UTF-8?Q?Philippe_Mathieu-Daud=c3=a9?= <f4bug@amsat.org>,
	saipava@xilinx.com, edgari@xilinx.com, qemu-arm@nongnu.org
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On 23/11/18 10:17, Luc Michel wrote:
> Create two separate CPU clusters for APUs and RPUs.
> 
> Signed-off-by: Luc Michel <luc.michel@greensocs.com>
> Reviewed-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
> ---
>  include/hw/arm/xlnx-zynqmp.h |  3 +++
>  hw/arm/xlnx-zynqmp.c         | 21 +++++++++++++++++----
>  2 files changed, 20 insertions(+), 4 deletions(-)
> 
> diff --git a/include/hw/arm/xlnx-zynqmp.h b/include/hw/arm/xlnx-zynqmp.h
> index 98f925ab84..591515c760 100644
> --- a/include/hw/arm/xlnx-zynqmp.h
> +++ b/include/hw/arm/xlnx-zynqmp.h
> @@ -29,10 +29,11 @@
>  #include "hw/dma/xlnx_dpdma.h"
>  #include "hw/dma/xlnx-zdma.h"
>  #include "hw/display/xlnx_dp.h"
>  #include "hw/intc/xlnx-zynqmp-ipi.h"
>  #include "hw/timer/xlnx-zynqmp-rtc.h"
> +#include "hw/cpu/cluster.h"
>  
>  #define TYPE_XLNX_ZYNQMP "xlnx,zynqmp"
>  #define XLNX_ZYNQMP(obj) OBJECT_CHECK(XlnxZynqMPState, (obj), \
>                                         TYPE_XLNX_ZYNQMP)
>  
> @@ -75,10 +76,12 @@
>  typedef struct XlnxZynqMPState {
>      /*< private >*/
>      DeviceState parent_obj;
>  
>      /*< public >*/
> +    CPUClusterState apu_cluster;
> +    CPUClusterState rpu_cluster;
>      ARMCPU apu_cpu[XLNX_ZYNQMP_NUM_APU_CPUS];
>      ARMCPU rpu_cpu[XLNX_ZYNQMP_NUM_RPU_CPUS];
>      GICState gic;
>      MemoryRegion gic_mr[XLNX_ZYNQMP_GIC_REGIONS][XLNX_ZYNQMP_GIC_ALIASES];
>  
> diff --git a/hw/arm/xlnx-zynqmp.c b/hw/arm/xlnx-zynqmp.c
> index c195040350..42a138074c 100644
> --- a/hw/arm/xlnx-zynqmp.c
> +++ b/hw/arm/xlnx-zynqmp.c
> @@ -176,16 +176,22 @@ static void xlnx_zynqmp_create_rpu(XlnxZynqMPState *s, const char *boot_cpu,
>  {
>      Error *err = NULL;
>      int i;
>      int num_rpus = MIN(smp_cpus - XLNX_ZYNQMP_NUM_APU_CPUS, XLNX_ZYNQMP_NUM_RPU_CPUS);
>  
> +    object_initialize_child(OBJECT(s), "rpu-cluster", &s->rpu_cluster,
> +                            sizeof(s->rpu_cluster), TYPE_CPU_CLUSTER,
> +                            &error_abort, NULL);
> +
> +    qdev_init_nofail(DEVICE(&s->rpu_cluster));
> +
>      for (i = 0; i < num_rpus; i++) {
>          char *name;
>  
>          object_initialize(&s->rpu_cpu[i], sizeof(s->rpu_cpu[i]),
>                            "cortex-r5f-" TYPE_ARM_CPU);
> -        object_property_add_child(OBJECT(s), "rpu-cpu[*]",
> +        object_property_add_child(OBJECT(&s->rpu_cluster), "rpu-cpu[*]",
>                                    OBJECT(&s->rpu_cpu[i]), &error_abort);
>  
>          name = object_get_canonical_path_component(OBJECT(&s->rpu_cpu[i]));
>          if (strcmp(name, boot_cpu)) {
>              /* Secondary CPUs start in PSCI powered-down state */
> @@ -211,14 +217,19 @@ static void xlnx_zynqmp_init(Object *obj)
>  {
>      XlnxZynqMPState *s = XLNX_ZYNQMP(obj);
>      int i;
>      int num_apus = MIN(smp_cpus, XLNX_ZYNQMP_NUM_APU_CPUS);
>  
> +    object_initialize_child(obj, "apu-cluster", &s->apu_cluster,
> +                            sizeof(s->apu_cluster), TYPE_CPU_CLUSTER,
> +                            &error_abort, NULL);

This is now very clean :) Thanks for the various efforts/versions
improving this series.

Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>

> +
>      for (i = 0; i < num_apus; i++) {
> -        object_initialize_child(obj, "apu-cpu[*]", &s->apu_cpu[i],
> -                                sizeof(s->apu_cpu[i]),
> -                                "cortex-a53-" TYPE_ARM_CPU, &error_abort, NULL);
> +        object_initialize_child(OBJECT(&s->apu_cluster), "apu-cpu[*]",
> +                                &s->apu_cpu[i], sizeof(s->apu_cpu[i]),
> +                                "cortex-a53-" TYPE_ARM_CPU, &error_abort,
> +                                NULL);
>      }
>  
>      sysbus_init_child_obj(obj, "gic", &s->gic, sizeof(s->gic),
>                            gic_class_name());
>  
> @@ -331,10 +342,12 @@ static void xlnx_zynqmp_realize(DeviceState *dev, Error **errp)
>      qdev_prop_set_uint32(DEVICE(&s->gic), "num-cpu", num_apus);
>      qdev_prop_set_bit(DEVICE(&s->gic), "has-security-extensions", s->secure);
>      qdev_prop_set_bit(DEVICE(&s->gic),
>                        "has-virtualization-extensions", s->virt);
>  
> +    qdev_init_nofail(DEVICE(&s->apu_cluster));
> +
>      /* Realize APUs before realizing the GIC. KVM requires this.  */
>      for (i = 0; i < num_apus; i++) {
>          char *name;
>  
>          object_property_set_int(OBJECT(&s->apu_cpu[i]), QEMU_PSCI_CONDUIT_SMC,
> 

