// Seed: 356216458
module module_0 (
    input id_0,
    input reg id_1
);
  type_5(
      id_0, id_0#(1)
  );
  reg id_2;
  initial begin
    if (1) begin
      id_2 <= id_1;
      id_2 = id_0;
      id_2 = 1;
    end else begin
      SystemTFIdentifier(1);
    end
  end
  assign id_2 = 1;
  type_7(
      id_0, 1 || 1, 1'b0 >>> id_3, 1, id_1 - id_3, 1
  );
endmodule
