#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Dec 11 17:40:52 2023
# Process ID: 21664
# Current directory: C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1
# Command line: vivado.exe -log new_top_v2.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source new_top_v2.tcl -notrace
# Log file: C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v2.vdi
# Journal file: C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1\vivado.jou
# Running On: Adelia-laptop, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 34088 MB
#-----------------------------------------------------------
source new_top_v2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top new_top_v2 -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.gen/sources_1/bd/BRAM/ip/BRAM_blk_mem_gen_0_0/BRAM_blk_mem_gen_0_0.dcp' for cell 'MultiPortRAM/blk_mem_gen_0/blk_mem_gen_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 936.961 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 363 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc]
WARNING: [Vivado 12-584] No ports matched 'tx_light'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_active'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_done'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_valid_light'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset_light'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_light'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_light[7]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_light[6]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_light[5]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_light[4]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_light[3]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_light[2]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_light[1]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_light[0]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dummy'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc]
Parsing XDC File [C:/Users/XTYAO/Desktop/551Final/EC551Project/blank_constraint.xdc]
Finished Parsing XDC File [C:/Users/XTYAO/Desktop/551Final/EC551Project/blank_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1063.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 15 Warnings, 15 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1063.996 ; gain = 564.035
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.832 . Memory (MB): peak = 1089.945 ; gain = 25.949

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 238207dc4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1632.359 ; gain = 542.414

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 238207dc4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1997.801 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 238207dc4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1997.801 ; gain = 0.000
Phase 1 Initialization | Checksum: 238207dc4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1997.801 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 238207dc4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1997.801 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 238207dc4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1997.801 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 238207dc4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1997.801 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2849da03a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1997.801 ; gain = 0.000
Retarget | Checksum: 2849da03a
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 281cab74c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1997.801 ; gain = 0.000
Constant propagation | Checksum: 281cab74c
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 24 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1bed3002a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 1997.801 ; gain = 0.000
Sweep | Checksum: 1bed3002a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 845 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1bed3002a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.284 . Memory (MB): peak = 1997.801 ; gain = 0.000
BUFG optimization | Checksum: 1bed3002a
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1bed3002a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.286 . Memory (MB): peak = 1997.801 ; gain = 0.000
Shift Register Optimization | Checksum: 1bed3002a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1bed3002a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.288 . Memory (MB): peak = 1997.801 ; gain = 0.000
Post Processing Netlist | Checksum: 1bed3002a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 240b53ef4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.317 . Memory (MB): peak = 1997.801 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1997.801 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 240b53ef4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.318 . Memory (MB): peak = 1997.801 ; gain = 0.000
Phase 9 Finalization | Checksum: 240b53ef4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.319 . Memory (MB): peak = 1997.801 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |              24  |                                              0  |
|  Sweep                        |               0  |             845  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 240b53ef4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.320 . Memory (MB): peak = 1997.801 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1997.801 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 240b53ef4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1997.801 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 240b53ef4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1997.801 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1997.801 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 240b53ef4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1997.801 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 15 Warnings, 15 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1997.801 ; gain = 933.805
INFO: [runtcl-4] Executing : report_drc -file new_top_v2_drc_opted.rpt -pb new_top_v2_drc_opted.pb -rpx new_top_v2_drc_opted.rpx
Command: report_drc -file new_top_v2_drc_opted.rpt -pb new_top_v2_drc_opted.pb -rpx new_top_v2_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v2_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1997.801 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1997.801 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1997.801 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1997.801 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1997.801 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1997.801 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1997.801 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v2_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1997.801 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1aed9d6fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1997.801 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1997.801 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e846d67f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.248 . Memory (MB): peak = 1997.801 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2a4006e9a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.494 . Memory (MB): peak = 1997.801 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2a4006e9a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.497 . Memory (MB): peak = 1997.801 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2a4006e9a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.500 . Memory (MB): peak = 1997.801 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 216c9ecfc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.658 . Memory (MB): peak = 1997.801 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 214bc60c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.757 . Memory (MB): peak = 1997.801 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 214bc60c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.760 . Memory (MB): peak = 1997.801 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2e0c4319b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.801 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 15 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 7 nets or LUTs. Breaked 0 LUT, combined 7 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1997.801 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              7  |                     7  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              7  |                     7  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 152678463

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.801 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 148cd6519

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.801 ; gain = 0.000
Phase 2 Global Placement | Checksum: 148cd6519

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.801 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16f363b24

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.801 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11c14719b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.801 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c94579d2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.801 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17c3025c8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.801 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: dc6fc447

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1997.801 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1275b71f4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1997.801 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 15510450d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1997.801 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a9f36907

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1997.801 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1489557f7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1997.801 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1489557f7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1997.801 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b6e126a1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.362 | TNS=-327.310 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b4e1ac9f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1997.879 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1b4e1ac9f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1997.879 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b6e126a1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1997.879 ; gain = 0.078

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.785. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1dcc0f336

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1997.879 ; gain = 0.078

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1997.879 ; gain = 0.078
Phase 4.1 Post Commit Optimization | Checksum: 1dcc0f336

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1997.879 ; gain = 0.078

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1dcc0f336

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1997.879 ; gain = 0.078

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1dcc0f336

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1997.879 ; gain = 0.078
Phase 4.3 Placer Reporting | Checksum: 1dcc0f336

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1997.879 ; gain = 0.078

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1997.879 ; gain = 0.000

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1997.879 ; gain = 0.078
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a4b48c6d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1997.879 ; gain = 0.078
Ending Placer Task | Checksum: 161bd79b1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1997.879 ; gain = 0.078
72 Infos, 15 Warnings, 15 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1997.879 ; gain = 0.078
INFO: [runtcl-4] Executing : report_io -file new_top_v2_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1997.879 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file new_top_v2_utilization_placed.rpt -pb new_top_v2_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file new_top_v2_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1997.879 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1998.863 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1998.863 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.863 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1998.863 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1998.863 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1998.863 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1998.863 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v2_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 2013.414 ; gain = 14.551
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.12s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2013.414 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.785 | TNS=-308.640 |
Phase 1 Physical Synthesis Initialization | Checksum: 18b546dfa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 2013.430 ; gain = 0.016
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.785 | TNS=-308.640 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 18b546dfa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 2013.430 ; gain = 0.016

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.785 | TNS=-308.640 |
INFO: [Physopt 32-702] Processed net parse1/data_out_b_reg[6]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/count_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___373_carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___373_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___368_carry_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___323_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___323_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__2_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.735 | TNS=-305.840 |
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net parse1/i___323_carry__2_i_9_n_0.  Re-placed instance parse1/i___323_carry__2_i_9
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__2_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.663 | TNS=-301.808 |
INFO: [Physopt 32-710] Processed net parse1/i___323_carry__2_i_1_n_0. Critical path length was reduced through logic transformation on cell parse1/i___323_carry__2_i_1_comp.
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__2_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.618 | TNS=-299.288 |
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__2_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net parse1/i___323_carry__2_i_12_n_0.  Re-placed instance parse1/i___323_carry__2_i_12
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__2_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.607 | TNS=-298.672 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__2_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.571 | TNS=-296.656 |
INFO: [Physopt 32-702] Processed net parse1/i___368_carry_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___323_carry__4_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__4_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.564 | TNS=-296.264 |
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___323_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__3_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.563 | TNS=-296.208 |
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__3_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net parse1/i___323_carry__3_i_3_n_0. Critical path length was reduced through logic transformation on cell parse1/i___323_carry__3_i_3_comp.
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__3_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.559 | TNS=-295.984 |
INFO: [Physopt 32-663] Processed net parse1/i___323_carry__2_i_13_n_0.  Re-placed instance parse1/i___323_carry__2_i_13
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__2_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.540 | TNS=-294.920 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__3_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.537 | TNS=-294.752 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__3_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.530 | TNS=-294.360 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__2_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.509 | TNS=-293.184 |
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___323_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__1_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net parse1/i___323_carry__1_i_8_n_0. Critical path length was reduced through logic transformation on cell parse1/i___323_carry__1_i_8_comp.
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__1_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.507 | TNS=-293.072 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__3_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.499 | TNS=-292.624 |
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__3_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net parse1/i___323_carry__3_i_4_n_0. Critical path length was reduced through logic transformation on cell parse1/i___323_carry__3_i_4_comp.
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__2_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.497 | TNS=-292.512 |
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__2_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___244_carry__3_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__4_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i__carry__3_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.433 | TNS=-288.928 |
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__1_i_4_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___244_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i__carry__1_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.429 | TNS=-288.704 |
INFO: [Physopt 32-663] Processed net parse1/i___323_carry__3_i_1_n_0.  Re-placed instance parse1/i___323_carry__3_i_1
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__3_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.417 | TNS=-288.032 |
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net parse1/i___323_carry__2_i_3_n_0. Critical path length was reduced through logic transformation on cell parse1/i___323_carry__2_i_3_comp.
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__2_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.399 | TNS=-287.024 |
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___70_carry__3_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___70_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___70_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__1_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready5[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready4[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net parse1/data_out_r[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.201 | TNS=-280.112 |
INFO: [Physopt 32-663] Processed net parse1/data_out_r_reg[7]_0[4].  Re-placed instance parse1/data_out_r_reg[4]
INFO: [Physopt 32-735] Processed net parse1/data_out_r_reg[7]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.181 | TNS=-279.464 |
INFO: [Physopt 32-702] Processed net parse1/data_out_g_reg[7]_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/data_g[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/data_out_g_reg[7]_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/count_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___373_carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___373_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___368_carry_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___323_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__2_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net parse1/i___323_carry__2_i_9_n_0.  Re-placed instance parse1/i___323_carry__2_i_9
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__2_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.173 | TNS=-279.016 |
INFO: [Physopt 32-702] Processed net parse1/i___368_carry_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___323_carry__4_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__3_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__3_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__5_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___244_carry__5_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__6_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i__carry__5_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.163 | TNS=-278.456 |
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__2_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__4_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___244_carry__3_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___70_carry__3_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___70_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__1_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready5[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready4[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/data_g[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.163 | TNS=-278.456 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2022.469 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 12433a473

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2022.469 ; gain = 9.055

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.163 | TNS=-278.456 |
INFO: [Physopt 32-702] Processed net parse1/data_out_g_reg[7]_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/count_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___373_carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___373_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___368_carry_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___323_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___323_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__2_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__2_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__4_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___244_carry__3_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___70_carry__3_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___70_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___70_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__1_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready5[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready4[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/data_g[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/data_out_g_reg[7]_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/count_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___373_carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___373_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___368_carry_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___323_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__2_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__2_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__4_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___244_carry__3_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___70_carry__3_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___70_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__1_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready5[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready4[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/data_g[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.163 | TNS=-278.456 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2022.469 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 12433a473

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2022.469 ; gain = 9.055
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2022.469 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.163 | TNS=-278.456 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.622  |         30.184  |            0  |              0  |                    23  |           0  |           2  |  00:00:04  |
|  Total          |          0.622  |         30.184  |            0  |              0  |                    23  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2022.469 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 12433a473

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2022.469 ; gain = 9.055
INFO: [Common 17-83] Releasing license: Implementation
270 Infos, 15 Warnings, 15 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2040.160 ; gain = 6.930
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2040.160 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2040.160 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2040.160 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2040.160 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2040.160 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2040.160 ; gain = 6.930
INFO: [Common 17-1381] The checkpoint 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v2_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6c5dc036 ConstDB: 0 ShapeSum: 318f03fd RouteDB: 0
Post Restoration Checksum: NetGraph: 8e606400 | NumContArr: c0c19635 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2d473ef6f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2172.469 ; gain = 120.090

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2d473ef6f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2172.469 ; gain = 120.090

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2d473ef6f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2172.469 ; gain = 120.090
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 3269e9193

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2236.879 ; gain = 184.500
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.936 | TNS=-264.560| WHS=-0.145 | THS=-2.544 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 712
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 712
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 289038f3b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2246.004 ; gain = 193.625

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 289038f3b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2246.004 ; gain = 193.625

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2bb97a1bb

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2246.004 ; gain = 193.625
Phase 3 Initial Routing | Checksum: 2bb97a1bb

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2246.004 ; gain = 193.625
INFO: [Route 35-580] Design has 8 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+============================+
| Launch Setup Clock | Launch Hold Clock | Pin                        |
+====================+===================+============================+
| sys_clk_pin        | sys_clk_pin       | parse1/data_out_r_reg[4]/D |
| sys_clk_pin        | sys_clk_pin       | parse1/data_r_reg[7]/D     |
| sys_clk_pin        | sys_clk_pin       | parse1/data_r_reg[1]/D     |
| sys_clk_pin        | sys_clk_pin       | parse1/data_g_reg[4]/D     |
| sys_clk_pin        | sys_clk_pin       | parse1/data_r_reg[3]/D     |
+--------------------+-------------------+----------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 404
 Number of Nodes with overlaps = 206
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.705 | TNS=-302.810| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23a147bf2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2246.004 ; gain = 193.625

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 200
 Number of Nodes with overlaps = 184
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.602 | TNS=-296.729| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 29374641f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2246.004 ; gain = 193.625

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 237
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.629 | TNS=-298.603| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 24103532a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2246.004 ; gain = 193.625
Phase 4 Rip-up And Reroute | Checksum: 24103532a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2246.004 ; gain = 193.625

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 20a2a5132

Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2246.004 ; gain = 193.625
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.595 | TNS=-296.337| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 18f00a56d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2246.004 ; gain = 193.625

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18f00a56d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2246.004 ; gain = 193.625
Phase 5 Delay and Skew Optimization | Checksum: 18f00a56d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2246.004 ; gain = 193.625

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cba3347b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2246.004 ; gain = 193.625
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.595 | TNS=-296.334| WHS=0.169  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cba3347b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2246.004 ; gain = 193.625
Phase 6 Post Hold Fix | Checksum: 1cba3347b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2246.004 ; gain = 193.625

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.159203 %
  Global Horizontal Routing Utilization  = 0.195865 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 23.4234%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 58.5586%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1cba3347b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2246.004 ; gain = 193.625

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cba3347b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2246.004 ; gain = 193.625

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e60a52d2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2246.004 ; gain = 193.625

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.595 | TNS=-296.334| WHS=0.169  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1e60a52d2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2246.004 ; gain = 193.625
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 58924e7c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2246.004 ; gain = 193.625
Ending Routing Task | Checksum: 58924e7c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2246.004 ; gain = 193.625

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
290 Infos, 16 Warnings, 15 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 2246.004 ; gain = 205.844
INFO: [runtcl-4] Executing : report_drc -file new_top_v2_drc_routed.rpt -pb new_top_v2_drc_routed.pb -rpx new_top_v2_drc_routed.rpx
Command: report_drc -file new_top_v2_drc_routed.rpt -pb new_top_v2_drc_routed.pb -rpx new_top_v2_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v2_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file new_top_v2_methodology_drc_routed.rpt -pb new_top_v2_methodology_drc_routed.pb -rpx new_top_v2_methodology_drc_routed.rpx
Command: report_methodology -file new_top_v2_methodology_drc_routed.rpt -pb new_top_v2_methodology_drc_routed.pb -rpx new_top_v2_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v2_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file new_top_v2_power_routed.rpt -pb new_top_v2_power_summary_routed.pb -rpx new_top_v2_power_routed.rpx
Command: report_power -file new_top_v2_power_routed.rpt -pb new_top_v2_power_summary_routed.pb -rpx new_top_v2_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
300 Infos, 16 Warnings, 15 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file new_top_v2_route_status.rpt -pb new_top_v2_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file new_top_v2_timing_summary_routed.rpt -pb new_top_v2_timing_summary_routed.pb -rpx new_top_v2_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file new_top_v2_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file new_top_v2_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file new_top_v2_bus_skew_routed.rpt -pb new_top_v2_bus_skew_routed.pb -rpx new_top_v2_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2246.004 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2246.004 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2246.004 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2246.004 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2246.004 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2246.004 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.078 . Memory (MB): peak = 2246.004 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v2_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 17:42:17 2023...
