# Reading pref.tcl
# //  Questa Sim-64
# //  Version 2020.1 win64 Jan 28 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do complie.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:36:16 on Mar 26,2021
# vlog -reportprogress 300 clock_div.v 
# -- Compiling module clock_div1
# -- Compiling module Odd_Divider
# -- Compiling module clock_div2
# 
# Top level modules:
# 	clock_div1
# 	Odd_Divider
# 	clock_div2
# End time: 16:36:16 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:36:16 on Mar 26,2021
# vlog -reportprogress 300 clock_div_tb.v 
# -- Compiling module DUT
# 
# Top level modules:
# 	DUT
# End time: 16:36:16 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# vsim -voptargs="+acc" work.DUT 
# Start time: 16:36:22 on Mar 26,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.DUT(fast)
# Loading work.Odd_Divider(fast)
# Loading work.clock_div1(fast)
# Loading work.clock_div2(fast)
# ** Note: $stop    : clock_div_tb.v(14)
#    Time: 1015 ns  Iteration: 0  Instance: /DUT
# Break in Module DUT at clock_div_tb.v line 14
do sim.do
# End time: 16:39:42 on Mar 26,2021, Elapsed time: 0:03:20
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.DUT 
# Start time: 16:39:42 on Mar 26,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.DUT(fast)
# Loading work.Odd_Divider(fast)
# Loading work.clock_div1(fast)
# Loading work.clock_div2(fast)
# ** Note: $stop    : clock_div_tb.v(14)
#    Time: 1015 ns  Iteration: 0  Instance: /DUT
# Break in Module DUT at clock_div_tb.v line 14
add wave -position insertpoint  \
sim:/DUT/div1/cnt1 \
sim:/DUT/div1/cnt2
# End time: 16:53:03 on Mar 26,2021, Elapsed time: 0:13:21
# Errors: 0, Warnings: 0
